<!DOCTYPE HTML>
<html lang="en" class="light sidebar-visible" dir="ltr">
    <head>
        <!-- Book generated using mdBook -->
        <meta charset="UTF-8">
        <title>PowerPC 405 - Project Combine</title>


        <!-- Custom HTML head -->

        <meta name="description" content="">
        <meta name="viewport" content="width=device-width, initial-scale=1">
        <meta name="theme-color" content="#ffffff">

        <link rel="icon" href="../favicon-de23e50b.svg">
        <link rel="shortcut icon" href="../favicon-8114d1fc.png">
        <link rel="stylesheet" href="../css/variables-8adf115d.css">
        <link rel="stylesheet" href="../css/general-2459343d.css">
        <link rel="stylesheet" href="../css/chrome-ae938929.css">

        <!-- Fonts -->
        <link rel="stylesheet" href="../fonts/fonts-9644e21d.css">

        <!-- Highlight.js Stylesheets -->
        <link rel="stylesheet" id="mdbook-highlight-css" href="../highlight-493f70e1.css">
        <link rel="stylesheet" id="mdbook-tomorrow-night-css" href="../tomorrow-night-4c0ae647.css">
        <link rel="stylesheet" id="mdbook-ayu-highlight-css" href="../ayu-highlight-3fdfc3ac.css">

        <!-- Custom theme stylesheets -->
        <link rel="stylesheet" href="../custom-5e178fcf.css">


        <!-- Provide site root and default themes to javascript -->
        <script>
            const path_to_root = "../";
            const default_light_theme = "light";
            const default_dark_theme = "navy";
        </script>
        <!-- Start loading toc.js asap -->
        <script src="../toc-baac7028.js"></script>
    </head>
    <body>
    <div id="mdbook-help-container">
        <div id="mdbook-help-popup">
            <h2 class="mdbook-help-title">Keyboard shortcuts</h2>
            <div>
                <p>Press <kbd>←</kbd> or <kbd>→</kbd> to navigate between chapters</p>
                <p>Press <kbd>?</kbd> to show this help</p>
                <p>Press <kbd>Esc</kbd> to hide this help</p>
            </div>
        </div>
    </div>
    <div id="mdbook-body-container">
        <!-- Work around some values being stored in localStorage wrapped in quotes -->
        <script>
            try {
                let theme = localStorage.getItem('mdbook-theme');
                let sidebar = localStorage.getItem('mdbook-sidebar');

                if (theme.startsWith('"') && theme.endsWith('"')) {
                    localStorage.setItem('mdbook-theme', theme.slice(1, theme.length - 1));
                }

                if (sidebar.startsWith('"') && sidebar.endsWith('"')) {
                    localStorage.setItem('mdbook-sidebar', sidebar.slice(1, sidebar.length - 1));
                }
            } catch (e) { }
        </script>

        <!-- Set the theme before any content is loaded, prevents flash -->
        <script>
            const default_theme = window.matchMedia("(prefers-color-scheme: dark)").matches ? default_dark_theme : default_light_theme;
            let theme;
            try { theme = localStorage.getItem('mdbook-theme'); } catch(e) { }
            if (theme === null || theme === undefined) { theme = default_theme; }
            const html = document.documentElement;
            html.classList.remove('light')
            html.classList.add(theme);
            html.classList.add("js");
        </script>

        <input type="checkbox" id="mdbook-sidebar-toggle-anchor" class="hidden">

        <!-- Hide / unhide sidebar before it is displayed -->
        <script>
            let sidebar = null;
            const sidebar_toggle = document.getElementById("mdbook-sidebar-toggle-anchor");
            if (document.body.clientWidth >= 1080) {
                try { sidebar = localStorage.getItem('mdbook-sidebar'); } catch(e) { }
                sidebar = sidebar || 'visible';
            } else {
                sidebar = 'hidden';
                sidebar_toggle.checked = false;
            }
            if (sidebar === 'visible') {
                sidebar_toggle.checked = true;
            } else {
                html.classList.remove('sidebar-visible');
            }
        </script>

        <nav id="mdbook-sidebar" class="sidebar" aria-label="Table of contents">
            <!-- populated by js -->
            <mdbook-sidebar-scrollbox class="sidebar-scrollbox"></mdbook-sidebar-scrollbox>
            <noscript>
                <iframe class="sidebar-iframe-outer" src="../toc.html"></iframe>
            </noscript>
            <div id="mdbook-sidebar-resize-handle" class="sidebar-resize-handle">
                <div class="sidebar-resize-indicator"></div>
            </div>
        </nav>

        <div id="mdbook-page-wrapper" class="page-wrapper">

            <div class="page">
                <div id="mdbook-menu-bar-hover-placeholder"></div>
                <div id="mdbook-menu-bar" class="menu-bar sticky">
                    <div class="left-buttons">
                        <label id="mdbook-sidebar-toggle" class="icon-button" for="mdbook-sidebar-toggle-anchor" title="Toggle Table of Contents" aria-label="Toggle Table of Contents" aria-controls="mdbook-sidebar">
                            <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 448 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M0 96C0 78.3 14.3 64 32 64H416c17.7 0 32 14.3 32 32s-14.3 32-32 32H32C14.3 128 0 113.7 0 96zM0 256c0-17.7 14.3-32 32-32H416c17.7 0 32 14.3 32 32s-14.3 32-32 32H32c-17.7 0-32-14.3-32-32zM448 416c0 17.7-14.3 32-32 32H32c-17.7 0-32-14.3-32-32s14.3-32 32-32H416c17.7 0 32 14.3 32 32z"/></svg></span>
                        </label>
                        <button id="mdbook-theme-toggle" class="icon-button" type="button" title="Change theme" aria-label="Change theme" aria-haspopup="true" aria-expanded="false" aria-controls="mdbook-theme-list">
                            <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 576 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M371.3 367.1c27.3-3.9 51.9-19.4 67.2-42.9L600.2 74.1c12.6-19.5 9.4-45.3-7.6-61.2S549.7-4.4 531.1 9.6L294.4 187.2c-24 18-38.2 46.1-38.4 76.1L371.3 367.1zm-19.6 25.4l-116-104.4C175.9 290.3 128 339.6 128 400c0 3.9 .2 7.8 .6 11.6c1.8 17.5-10.2 36.4-27.8 36.4H96c-17.7 0-32 14.3-32 32s14.3 32 32 32H240c61.9 0 112-50.1 112-112c0-2.5-.1-5-.2-7.5z"/></svg></span>
                        </button>
                        <ul id="mdbook-theme-list" class="theme-popup" aria-label="Themes" role="menu">
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-default_theme">Auto</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-light">Light</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-rust">Rust</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-coal">Coal</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-navy">Navy</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-ayu">Ayu</button></li>
                        </ul>
                    </div>

                    <h1 class="menu-title">Project Combine</h1>

                    <div class="right-buttons">

                    </div>
                </div>


                <!-- Apply ARIA attributes after the sidebar and the sidebar toggle button are added to the DOM -->
                <script>
                    document.getElementById('mdbook-sidebar-toggle').setAttribute('aria-expanded', sidebar === 'visible');
                    document.getElementById('mdbook-sidebar').setAttribute('aria-hidden', sidebar !== 'visible');
                    Array.from(document.querySelectorAll('#mdbook-sidebar a')).forEach(function(link) {
                        link.setAttribute('tabIndex', sidebar === 'visible' ? 0 : -1);
                    });
                </script>

                <div id="mdbook-content" class="content">
                    <main>
                        <h1 id="powerpc-405"><a class="header" href="#powerpc-405">PowerPC 405</a></h1>
<p>TODO: reverse, document</p>
<h2 id="tile-ppc_w"><a class="header" href="#tile-ppc_w">Tile PPC_W</a></h2>
<p>Cells: 48</p>
<h3 id="bel-ppc405"><a class="header" href="#bel-ppc405">Bel PPC405</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex2 PPC_W bel PPC405</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>APUC405DCDAPUOP</td><td>input</td><td>CELL_W[0].IMUX_G0_DATA[0]</td></tr>

<tr><td>APUC405DCDCREN</td><td>input</td><td>CELL_W[0].IMUX_G1_DATA[0]</td></tr>

<tr><td>APUC405DCDFORCEALGN</td><td>input</td><td>CELL_W[0].IMUX_G2_DATA[0]</td></tr>

<tr><td>APUC405DCDFORCEBESTEERING</td><td>input</td><td>CELL_W[0].IMUX_G3_DATA[0]</td></tr>

<tr><td>APUC405DCDFPUOP</td><td>input</td><td>CELL_W[1].IMUX_G0_DATA[0]</td></tr>

<tr><td>APUC405DCDGPRWRITE</td><td>input</td><td>CELL_W[1].IMUX_G1_DATA[0]</td></tr>

<tr><td>APUC405DCDLDSTBYTE</td><td>input</td><td>CELL_W[1].IMUX_G2_DATA[0]</td></tr>

<tr><td>APUC405DCDLDSTDW</td><td>input</td><td>CELL_W[1].IMUX_G3_DATA[0]</td></tr>

<tr><td>APUC405DCDLDSTHW</td><td>input</td><td>CELL_W[2].IMUX_G0_DATA[0]</td></tr>

<tr><td>APUC405DCDLDSTQW</td><td>input</td><td>CELL_W[2].IMUX_G1_DATA[0]</td></tr>

<tr><td>APUC405DCDLDSTWD</td><td>input</td><td>CELL_W[2].IMUX_G2_DATA[0]</td></tr>

<tr><td>APUC405DCDLOAD</td><td>input</td><td>CELL_W[2].IMUX_G3_DATA[0]</td></tr>

<tr><td>APUC405DCDPRIVOP</td><td>input</td><td>CELL_W[3].IMUX_G0_DATA[0]</td></tr>

<tr><td>APUC405DCDRAEN</td><td>input</td><td>CELL_W[3].IMUX_G1_DATA[0]</td></tr>

<tr><td>APUC405DCDRBEN</td><td>input</td><td>CELL_W[3].IMUX_G2_DATA[0]</td></tr>

<tr><td>APUC405DCDSTORE</td><td>input</td><td>CELL_W[3].IMUX_G3_DATA[0]</td></tr>

<tr><td>APUC405DCDTRAPBE</td><td>input</td><td>CELL_W[4].IMUX_G0_DATA[0]</td></tr>

<tr><td>APUC405DCDTRAPLE</td><td>input</td><td>CELL_W[4].IMUX_G1_DATA[0]</td></tr>

<tr><td>APUC405DCDUPDATE</td><td>input</td><td>CELL_W[5].IMUX_G0_DATA[0]</td></tr>

<tr><td>APUC405DCDVALIDOP</td><td>input</td><td>CELL_W[5].IMUX_G1_DATA[0]</td></tr>

<tr><td>APUC405DCDXERCAEN</td><td>input</td><td>CELL_W[6].IMUX_G0_DATA[0]</td></tr>

<tr><td>APUC405DCDXEROVEN</td><td>input</td><td>CELL_W[6].IMUX_G1_DATA[0]</td></tr>

<tr><td>APUC405EXCEPTION</td><td>input</td><td>CELL_W[7].IMUX_G0_DATA[0]</td></tr>

<tr><td>APUC405EXEBLOCKINGMCO</td><td>input</td><td>CELL_W[7].IMUX_G1_DATA[0]</td></tr>

<tr><td>APUC405EXEBUSY</td><td>input</td><td>CELL_W[8].IMUX_G0_DATA[0]</td></tr>

<tr><td>APUC405EXECR0</td><td>input</td><td>CELL_W[8].IMUX_G1_DATA[0]</td></tr>

<tr><td>APUC405EXECR1</td><td>input</td><td>CELL_W[8].IMUX_G2_DATA[0]</td></tr>

<tr><td>APUC405EXECR2</td><td>input</td><td>CELL_W[9].IMUX_G0_DATA[0]</td></tr>

<tr><td>APUC405EXECR3</td><td>input</td><td>CELL_W[9].IMUX_G1_DATA[0]</td></tr>

<tr><td>APUC405EXECRFIELD0</td><td>input</td><td>CELL_W[9].IMUX_G2_DATA[0]</td></tr>

<tr><td>APUC405EXECRFIELD1</td><td>input</td><td>CELL_W[9].IMUX_G3_DATA[0]</td></tr>

<tr><td>APUC405EXECRFIELD2</td><td>input</td><td>CELL_W[10].IMUX_G0_DATA[0]</td></tr>

<tr><td>APUC405EXELDDEPEND</td><td>input</td><td>CELL_W[10].IMUX_G1_DATA[0]</td></tr>

<tr><td>APUC405EXENONBLOCKINGMCO</td><td>input</td><td>CELL_W[10].IMUX_G2_DATA[0]</td></tr>

<tr><td>APUC405EXERESULT0</td><td>input</td><td>CELL_W[10].IMUX_G3_DATA[0]</td></tr>

<tr><td>APUC405EXERESULT1</td><td>input</td><td>CELL_W[11].IMUX_G0_DATA[0]</td></tr>

<tr><td>APUC405EXERESULT10</td><td>input</td><td>CELL_W[13].IMUX_G1_DATA[0]</td></tr>

<tr><td>APUC405EXERESULT11</td><td>input</td><td>CELL_W[13].IMUX_G2_DATA[0]</td></tr>

<tr><td>APUC405EXERESULT12</td><td>input</td><td>CELL_W[13].IMUX_G3_DATA[0]</td></tr>

<tr><td>APUC405EXERESULT13</td><td>input</td><td>CELL_W[14].IMUX_G0_DATA[0]</td></tr>

<tr><td>APUC405EXERESULT14</td><td>input</td><td>CELL_W[14].IMUX_G1_DATA[0]</td></tr>

<tr><td>APUC405EXERESULT15</td><td>input</td><td>CELL_W[14].IMUX_G2_DATA[0]</td></tr>

<tr><td>APUC405EXERESULT16</td><td>input</td><td>CELL_W[14].IMUX_G3_DATA[0]</td></tr>

<tr><td>APUC405EXERESULT17</td><td>input</td><td>CELL_W[15].IMUX_G0_DATA[0]</td></tr>

<tr><td>APUC405EXERESULT18</td><td>input</td><td>CELL_W[15].IMUX_G1_DATA[0]</td></tr>

<tr><td>APUC405EXERESULT19</td><td>input</td><td>CELL_W[15].IMUX_G2_DATA[0]</td></tr>

<tr><td>APUC405EXERESULT2</td><td>input</td><td>CELL_W[11].IMUX_G1_DATA[0]</td></tr>

<tr><td>APUC405EXERESULT20</td><td>input</td><td>CELL_W[15].IMUX_G3_DATA[0]</td></tr>

<tr><td>APUC405EXERESULT21</td><td>input</td><td>CELL_W[0].IMUX_G0_DATA[1]</td></tr>

<tr><td>APUC405EXERESULT22</td><td>input</td><td>CELL_W[0].IMUX_G1_DATA[1]</td></tr>

<tr><td>APUC405EXERESULT23</td><td>input</td><td>CELL_W[1].IMUX_G0_DATA[1]</td></tr>

<tr><td>APUC405EXERESULT24</td><td>input</td><td>CELL_W[1].IMUX_G1_DATA[1]</td></tr>

<tr><td>APUC405EXERESULT25</td><td>input</td><td>CELL_W[2].IMUX_G0_DATA[1]</td></tr>

<tr><td>APUC405EXERESULT26</td><td>input</td><td>CELL_W[2].IMUX_G1_DATA[1]</td></tr>

<tr><td>APUC405EXERESULT27</td><td>input</td><td>CELL_W[3].IMUX_G0_DATA[1]</td></tr>

<tr><td>APUC405EXERESULT28</td><td>input</td><td>CELL_W[3].IMUX_G1_DATA[1]</td></tr>

<tr><td>APUC405EXERESULT29</td><td>input</td><td>CELL_W[4].IMUX_G2_DATA[0]</td></tr>

<tr><td>APUC405EXERESULT3</td><td>input</td><td>CELL_W[11].IMUX_G2_DATA[0]</td></tr>

<tr><td>APUC405EXERESULT30</td><td>input</td><td>CELL_W[4].IMUX_G3_DATA[0]</td></tr>

<tr><td>APUC405EXERESULT31</td><td>input</td><td>CELL_W[5].IMUX_G2_DATA[0]</td></tr>

<tr><td>APUC405EXERESULT4</td><td>input</td><td>CELL_W[11].IMUX_G3_DATA[0]</td></tr>

<tr><td>APUC405EXERESULT5</td><td>input</td><td>CELL_W[12].IMUX_G0_DATA[0]</td></tr>

<tr><td>APUC405EXERESULT6</td><td>input</td><td>CELL_W[12].IMUX_G1_DATA[0]</td></tr>

<tr><td>APUC405EXERESULT7</td><td>input</td><td>CELL_W[12].IMUX_G2_DATA[0]</td></tr>

<tr><td>APUC405EXERESULT8</td><td>input</td><td>CELL_W[12].IMUX_G3_DATA[0]</td></tr>

<tr><td>APUC405EXERESULT9</td><td>input</td><td>CELL_W[13].IMUX_G0_DATA[0]</td></tr>

<tr><td>APUC405EXEXERCA</td><td>input</td><td>CELL_W[5].IMUX_G3_DATA[0]</td></tr>

<tr><td>APUC405EXEXEROV</td><td>input</td><td>CELL_W[6].IMUX_G2_DATA[0]</td></tr>

<tr><td>APUC405FPUEXCEPTION</td><td>input</td><td>CELL_W[6].IMUX_G3_DATA[0]</td></tr>

<tr><td>APUC405LWBLDDEPEND</td><td>input</td><td>CELL_W[7].IMUX_G2_DATA[0]</td></tr>

<tr><td>APUC405SLEEPREQ</td><td>input</td><td>CELL_W[7].IMUX_G3_DATA[0]</td></tr>

<tr><td>APUC405WBLDDEPEND</td><td>input</td><td>CELL_W[8].IMUX_G3_DATA[0]</td></tr>

<tr><td>BRAMDSOCMCLK</td><td>input</td><td>CELL_N[3].IMUX_CLK[0]</td></tr>

<tr><td>BRAMDSOCMRDDACK</td><td>input</td><td>CELL_N[2].IMUX_G3_DATA[0]</td></tr>

<tr><td>BRAMDSOCMRDDBUS0</td><td>input</td><td>CELL_N[0].IMUX_G0_DATA[0]</td></tr>

<tr><td>BRAMDSOCMRDDBUS1</td><td>input</td><td>CELL_N[0].IMUX_G1_DATA[0]</td></tr>

<tr><td>BRAMDSOCMRDDBUS10</td><td>input</td><td>CELL_N[0].IMUX_G2_DATA[2]</td></tr>

<tr><td>BRAMDSOCMRDDBUS11</td><td>input</td><td>CELL_N[0].IMUX_G3_DATA[2]</td></tr>

<tr><td>BRAMDSOCMRDDBUS12</td><td>input</td><td>CELL_N[0].IMUX_G0_DATA[3]</td></tr>

<tr><td>BRAMDSOCMRDDBUS13</td><td>input</td><td>CELL_N[0].IMUX_G1_DATA[3]</td></tr>

<tr><td>BRAMDSOCMRDDBUS14</td><td>input</td><td>CELL_N[0].IMUX_G2_DATA[3]</td></tr>

<tr><td>BRAMDSOCMRDDBUS15</td><td>input</td><td>CELL_N[0].IMUX_G3_DATA[3]</td></tr>

<tr><td>BRAMDSOCMRDDBUS16</td><td>input</td><td>CELL_N[7].IMUX_G0_DATA[0]</td></tr>

<tr><td>BRAMDSOCMRDDBUS17</td><td>input</td><td>CELL_N[7].IMUX_G1_DATA[0]</td></tr>

<tr><td>BRAMDSOCMRDDBUS18</td><td>input</td><td>CELL_N[7].IMUX_G2_DATA[0]</td></tr>

<tr><td>BRAMDSOCMRDDBUS19</td><td>input</td><td>CELL_N[7].IMUX_G3_DATA[0]</td></tr>

<tr><td>BRAMDSOCMRDDBUS2</td><td>input</td><td>CELL_N[0].IMUX_G2_DATA[0]</td></tr>

<tr><td>BRAMDSOCMRDDBUS20</td><td>input</td><td>CELL_N[7].IMUX_G0_DATA[1]</td></tr>

<tr><td>BRAMDSOCMRDDBUS21</td><td>input</td><td>CELL_N[7].IMUX_G1_DATA[1]</td></tr>

<tr><td>BRAMDSOCMRDDBUS22</td><td>input</td><td>CELL_N[7].IMUX_G2_DATA[1]</td></tr>

<tr><td>BRAMDSOCMRDDBUS23</td><td>input</td><td>CELL_N[7].IMUX_G3_DATA[1]</td></tr>

<tr><td>BRAMDSOCMRDDBUS24</td><td>input</td><td>CELL_N[7].IMUX_G0_DATA[2]</td></tr>

<tr><td>BRAMDSOCMRDDBUS25</td><td>input</td><td>CELL_N[7].IMUX_G1_DATA[2]</td></tr>

<tr><td>BRAMDSOCMRDDBUS26</td><td>input</td><td>CELL_N[7].IMUX_G2_DATA[2]</td></tr>

<tr><td>BRAMDSOCMRDDBUS27</td><td>input</td><td>CELL_N[7].IMUX_G3_DATA[2]</td></tr>

<tr><td>BRAMDSOCMRDDBUS28</td><td>input</td><td>CELL_N[7].IMUX_G0_DATA[3]</td></tr>

<tr><td>BRAMDSOCMRDDBUS29</td><td>input</td><td>CELL_N[7].IMUX_G1_DATA[3]</td></tr>

<tr><td>BRAMDSOCMRDDBUS3</td><td>input</td><td>CELL_N[0].IMUX_G3_DATA[0]</td></tr>

<tr><td>BRAMDSOCMRDDBUS30</td><td>input</td><td>CELL_N[7].IMUX_G2_DATA[3]</td></tr>

<tr><td>BRAMDSOCMRDDBUS31</td><td>input</td><td>CELL_N[7].IMUX_G3_DATA[3]</td></tr>

<tr><td>BRAMDSOCMRDDBUS4</td><td>input</td><td>CELL_N[0].IMUX_G0_DATA[1]</td></tr>

<tr><td>BRAMDSOCMRDDBUS5</td><td>input</td><td>CELL_N[0].IMUX_G1_DATA[1]</td></tr>

<tr><td>BRAMDSOCMRDDBUS6</td><td>input</td><td>CELL_N[0].IMUX_G2_DATA[1]</td></tr>

<tr><td>BRAMDSOCMRDDBUS7</td><td>input</td><td>CELL_N[0].IMUX_G3_DATA[1]</td></tr>

<tr><td>BRAMDSOCMRDDBUS8</td><td>input</td><td>CELL_N[0].IMUX_G0_DATA[2]</td></tr>

<tr><td>BRAMDSOCMRDDBUS9</td><td>input</td><td>CELL_N[0].IMUX_G1_DATA[2]</td></tr>

<tr><td>BRAMISOCMCLK</td><td>input</td><td>CELL_S[4].IMUX_CLK[0]</td></tr>

<tr><td>BRAMISOCMRDDACK</td><td>input</td><td>CELL_S[4].IMUX_G0_DATA[0]</td></tr>

<tr><td>BRAMISOCMRDDBUS0</td><td>input</td><td>CELL_S[0].IMUX_G0_DATA[0]</td></tr>

<tr><td>BRAMISOCMRDDBUS1</td><td>input</td><td>CELL_S[0].IMUX_G1_DATA[0]</td></tr>

<tr><td>BRAMISOCMRDDBUS10</td><td>input</td><td>CELL_S[0].IMUX_G2_DATA[2]</td></tr>

<tr><td>BRAMISOCMRDDBUS11</td><td>input</td><td>CELL_S[0].IMUX_G3_DATA[2]</td></tr>

<tr><td>BRAMISOCMRDDBUS12</td><td>input</td><td>CELL_S[0].IMUX_G0_DATA[3]</td></tr>

<tr><td>BRAMISOCMRDDBUS13</td><td>input</td><td>CELL_S[0].IMUX_G1_DATA[3]</td></tr>

<tr><td>BRAMISOCMRDDBUS14</td><td>input</td><td>CELL_S[0].IMUX_G2_DATA[3]</td></tr>

<tr><td>BRAMISOCMRDDBUS15</td><td>input</td><td>CELL_S[0].IMUX_G3_DATA[3]</td></tr>

<tr><td>BRAMISOCMRDDBUS16</td><td>input</td><td>CELL_S[1].IMUX_G0_DATA[0]</td></tr>

<tr><td>BRAMISOCMRDDBUS17</td><td>input</td><td>CELL_S[1].IMUX_G1_DATA[0]</td></tr>

<tr><td>BRAMISOCMRDDBUS18</td><td>input</td><td>CELL_S[1].IMUX_G2_DATA[0]</td></tr>

<tr><td>BRAMISOCMRDDBUS19</td><td>input</td><td>CELL_S[1].IMUX_G3_DATA[0]</td></tr>

<tr><td>BRAMISOCMRDDBUS2</td><td>input</td><td>CELL_S[0].IMUX_G2_DATA[0]</td></tr>

<tr><td>BRAMISOCMRDDBUS20</td><td>input</td><td>CELL_S[1].IMUX_G0_DATA[1]</td></tr>

<tr><td>BRAMISOCMRDDBUS21</td><td>input</td><td>CELL_S[1].IMUX_G1_DATA[1]</td></tr>

<tr><td>BRAMISOCMRDDBUS22</td><td>input</td><td>CELL_S[1].IMUX_G2_DATA[1]</td></tr>

<tr><td>BRAMISOCMRDDBUS23</td><td>input</td><td>CELL_S[1].IMUX_G3_DATA[1]</td></tr>

<tr><td>BRAMISOCMRDDBUS24</td><td>input</td><td>CELL_S[1].IMUX_G0_DATA[2]</td></tr>

<tr><td>BRAMISOCMRDDBUS25</td><td>input</td><td>CELL_S[1].IMUX_G1_DATA[2]</td></tr>

<tr><td>BRAMISOCMRDDBUS26</td><td>input</td><td>CELL_S[1].IMUX_G2_DATA[2]</td></tr>

<tr><td>BRAMISOCMRDDBUS27</td><td>input</td><td>CELL_S[1].IMUX_G3_DATA[2]</td></tr>

<tr><td>BRAMISOCMRDDBUS28</td><td>input</td><td>CELL_S[1].IMUX_G0_DATA[3]</td></tr>

<tr><td>BRAMISOCMRDDBUS29</td><td>input</td><td>CELL_S[1].IMUX_G1_DATA[3]</td></tr>

<tr><td>BRAMISOCMRDDBUS3</td><td>input</td><td>CELL_S[0].IMUX_G3_DATA[0]</td></tr>

<tr><td>BRAMISOCMRDDBUS30</td><td>input</td><td>CELL_S[1].IMUX_G2_DATA[3]</td></tr>

<tr><td>BRAMISOCMRDDBUS31</td><td>input</td><td>CELL_S[1].IMUX_G3_DATA[3]</td></tr>

<tr><td>BRAMISOCMRDDBUS32</td><td>input</td><td>CELL_S[6].IMUX_G0_DATA[0]</td></tr>

<tr><td>BRAMISOCMRDDBUS33</td><td>input</td><td>CELL_S[6].IMUX_G1_DATA[0]</td></tr>

<tr><td>BRAMISOCMRDDBUS34</td><td>input</td><td>CELL_S[6].IMUX_G2_DATA[0]</td></tr>

<tr><td>BRAMISOCMRDDBUS35</td><td>input</td><td>CELL_S[6].IMUX_G3_DATA[0]</td></tr>

<tr><td>BRAMISOCMRDDBUS36</td><td>input</td><td>CELL_S[6].IMUX_G0_DATA[1]</td></tr>

<tr><td>BRAMISOCMRDDBUS37</td><td>input</td><td>CELL_S[6].IMUX_G1_DATA[1]</td></tr>

<tr><td>BRAMISOCMRDDBUS38</td><td>input</td><td>CELL_S[6].IMUX_G2_DATA[1]</td></tr>

<tr><td>BRAMISOCMRDDBUS39</td><td>input</td><td>CELL_S[6].IMUX_G3_DATA[1]</td></tr>

<tr><td>BRAMISOCMRDDBUS4</td><td>input</td><td>CELL_S[0].IMUX_G0_DATA[1]</td></tr>

<tr><td>BRAMISOCMRDDBUS40</td><td>input</td><td>CELL_S[6].IMUX_G0_DATA[2]</td></tr>

<tr><td>BRAMISOCMRDDBUS41</td><td>input</td><td>CELL_S[6].IMUX_G1_DATA[2]</td></tr>

<tr><td>BRAMISOCMRDDBUS42</td><td>input</td><td>CELL_S[6].IMUX_G2_DATA[2]</td></tr>

<tr><td>BRAMISOCMRDDBUS43</td><td>input</td><td>CELL_S[6].IMUX_G3_DATA[2]</td></tr>

<tr><td>BRAMISOCMRDDBUS44</td><td>input</td><td>CELL_S[6].IMUX_G0_DATA[3]</td></tr>

<tr><td>BRAMISOCMRDDBUS45</td><td>input</td><td>CELL_S[6].IMUX_G1_DATA[3]</td></tr>

<tr><td>BRAMISOCMRDDBUS46</td><td>input</td><td>CELL_S[6].IMUX_G2_DATA[3]</td></tr>

<tr><td>BRAMISOCMRDDBUS47</td><td>input</td><td>CELL_S[6].IMUX_G3_DATA[3]</td></tr>

<tr><td>BRAMISOCMRDDBUS48</td><td>input</td><td>CELL_S[7].IMUX_G0_DATA[0]</td></tr>

<tr><td>BRAMISOCMRDDBUS49</td><td>input</td><td>CELL_S[7].IMUX_G1_DATA[0]</td></tr>

<tr><td>BRAMISOCMRDDBUS5</td><td>input</td><td>CELL_S[0].IMUX_G1_DATA[1]</td></tr>

<tr><td>BRAMISOCMRDDBUS50</td><td>input</td><td>CELL_S[7].IMUX_G2_DATA[0]</td></tr>

<tr><td>BRAMISOCMRDDBUS51</td><td>input</td><td>CELL_S[7].IMUX_G3_DATA[0]</td></tr>

<tr><td>BRAMISOCMRDDBUS52</td><td>input</td><td>CELL_S[7].IMUX_G0_DATA[1]</td></tr>

<tr><td>BRAMISOCMRDDBUS53</td><td>input</td><td>CELL_S[7].IMUX_G1_DATA[1]</td></tr>

<tr><td>BRAMISOCMRDDBUS54</td><td>input</td><td>CELL_S[7].IMUX_G2_DATA[1]</td></tr>

<tr><td>BRAMISOCMRDDBUS55</td><td>input</td><td>CELL_S[7].IMUX_G3_DATA[1]</td></tr>

<tr><td>BRAMISOCMRDDBUS56</td><td>input</td><td>CELL_S[7].IMUX_G0_DATA[2]</td></tr>

<tr><td>BRAMISOCMRDDBUS57</td><td>input</td><td>CELL_S[7].IMUX_G1_DATA[2]</td></tr>

<tr><td>BRAMISOCMRDDBUS58</td><td>input</td><td>CELL_S[7].IMUX_G2_DATA[2]</td></tr>

<tr><td>BRAMISOCMRDDBUS59</td><td>input</td><td>CELL_S[7].IMUX_G3_DATA[2]</td></tr>

<tr><td>BRAMISOCMRDDBUS6</td><td>input</td><td>CELL_S[0].IMUX_G2_DATA[1]</td></tr>

<tr><td>BRAMISOCMRDDBUS60</td><td>input</td><td>CELL_S[7].IMUX_G0_DATA[3]</td></tr>

<tr><td>BRAMISOCMRDDBUS61</td><td>input</td><td>CELL_S[7].IMUX_G1_DATA[3]</td></tr>

<tr><td>BRAMISOCMRDDBUS62</td><td>input</td><td>CELL_S[7].IMUX_G2_DATA[3]</td></tr>

<tr><td>BRAMISOCMRDDBUS63</td><td>input</td><td>CELL_S[7].IMUX_G3_DATA[3]</td></tr>

<tr><td>BRAMISOCMRDDBUS7</td><td>input</td><td>CELL_S[0].IMUX_G3_DATA[1]</td></tr>

<tr><td>BRAMISOCMRDDBUS8</td><td>input</td><td>CELL_S[0].IMUX_G0_DATA[2]</td></tr>

<tr><td>BRAMISOCMRDDBUS9</td><td>input</td><td>CELL_S[0].IMUX_G1_DATA[2]</td></tr>

<tr><td>C405APUDCDFULL</td><td>output</td><td>CELL_W[0].OUT_FAN_TMIN[0]</td></tr>

<tr><td>C405APUDCDHOLD</td><td>output</td><td>CELL_W[0].OUT_FAN_TMIN[1]</td></tr>

<tr><td>C405APUDCDINSTRUCTION0</td><td>output</td><td>CELL_W[0].OUT_FAN_TMIN[2]</td></tr>

<tr><td>C405APUDCDINSTRUCTION1</td><td>output</td><td>CELL_W[0].OUT_FAN_TMIN[3]</td></tr>

<tr><td>C405APUDCDINSTRUCTION10</td><td>output</td><td>CELL_W[3].OUT_FAN_TMIN[0]</td></tr>

<tr><td>C405APUDCDINSTRUCTION11</td><td>output</td><td>CELL_W[3].OUT_FAN_TMIN[1]</td></tr>

<tr><td>C405APUDCDINSTRUCTION12</td><td>output</td><td>CELL_W[3].OUT_FAN_TMIN[2]</td></tr>

<tr><td>C405APUDCDINSTRUCTION13</td><td>output</td><td>CELL_W[3].OUT_FAN_TMIN[3]</td></tr>

<tr><td>C405APUDCDINSTRUCTION14</td><td>output</td><td>CELL_W[4].OUT_FAN_TMIN[0]</td></tr>

<tr><td>C405APUDCDINSTRUCTION15</td><td>output</td><td>CELL_W[4].OUT_FAN_TMIN[1]</td></tr>

<tr><td>C405APUDCDINSTRUCTION16</td><td>output</td><td>CELL_W[4].OUT_FAN_TMIN[2]</td></tr>

<tr><td>C405APUDCDINSTRUCTION17</td><td>output</td><td>CELL_W[4].OUT_FAN_TMIN[3]</td></tr>

<tr><td>C405APUDCDINSTRUCTION18</td><td>output</td><td>CELL_W[5].OUT_FAN_TMIN[0]</td></tr>

<tr><td>C405APUDCDINSTRUCTION19</td><td>output</td><td>CELL_W[5].OUT_FAN_TMIN[1]</td></tr>

<tr><td>C405APUDCDINSTRUCTION2</td><td>output</td><td>CELL_W[1].OUT_FAN_TMIN[0]</td></tr>

<tr><td>C405APUDCDINSTRUCTION20</td><td>output</td><td>CELL_W[5].OUT_FAN_TMIN[2]</td></tr>

<tr><td>C405APUDCDINSTRUCTION21</td><td>output</td><td>CELL_W[5].OUT_FAN_TMIN[3]</td></tr>

<tr><td>C405APUDCDINSTRUCTION22</td><td>output</td><td>CELL_W[6].OUT_FAN_TMIN[0]</td></tr>

<tr><td>C405APUDCDINSTRUCTION23</td><td>output</td><td>CELL_W[6].OUT_FAN_TMIN[1]</td></tr>

<tr><td>C405APUDCDINSTRUCTION24</td><td>output</td><td>CELL_W[6].OUT_FAN_TMIN[2]</td></tr>

<tr><td>C405APUDCDINSTRUCTION25</td><td>output</td><td>CELL_W[6].OUT_FAN_TMIN[3]</td></tr>

<tr><td>C405APUDCDINSTRUCTION26</td><td>output</td><td>CELL_W[7].OUT_FAN_TMIN[0]</td></tr>

<tr><td>C405APUDCDINSTRUCTION27</td><td>output</td><td>CELL_W[7].OUT_FAN_TMIN[1]</td></tr>

<tr><td>C405APUDCDINSTRUCTION28</td><td>output</td><td>CELL_W[7].OUT_FAN_TMIN[2]</td></tr>

<tr><td>C405APUDCDINSTRUCTION29</td><td>output</td><td>CELL_W[7].OUT_FAN_TMIN[3]</td></tr>

<tr><td>C405APUDCDINSTRUCTION3</td><td>output</td><td>CELL_W[1].OUT_FAN_TMIN[1]</td></tr>

<tr><td>C405APUDCDINSTRUCTION30</td><td>output</td><td>CELL_W[8].OUT_FAN_TMIN[0]</td></tr>

<tr><td>C405APUDCDINSTRUCTION31</td><td>output</td><td>CELL_W[8].OUT_FAN_TMIN[1]</td></tr>

<tr><td>C405APUDCDINSTRUCTION4</td><td>output</td><td>CELL_W[1].OUT_FAN_TMIN[2]</td></tr>

<tr><td>C405APUDCDINSTRUCTION5</td><td>output</td><td>CELL_W[1].OUT_FAN_TMIN[3]</td></tr>

<tr><td>C405APUDCDINSTRUCTION6</td><td>output</td><td>CELL_W[2].OUT_FAN_TMIN[0]</td></tr>

<tr><td>C405APUDCDINSTRUCTION7</td><td>output</td><td>CELL_W[2].OUT_FAN_TMIN[1]</td></tr>

<tr><td>C405APUDCDINSTRUCTION8</td><td>output</td><td>CELL_W[2].OUT_FAN_TMIN[2]</td></tr>

<tr><td>C405APUDCDINSTRUCTION9</td><td>output</td><td>CELL_W[2].OUT_FAN_TMIN[3]</td></tr>

<tr><td>C405APUEXEFLUSH</td><td>output</td><td>CELL_W[8].OUT_FAN_TMIN[2]</td></tr>

<tr><td>C405APUEXEHOLD</td><td>output</td><td>CELL_W[8].OUT_FAN_TMIN[3]</td></tr>

<tr><td>C405APUEXELOADDBUS0</td><td>output</td><td>CELL_W[9].OUT_FAN_TMIN[0]</td></tr>

<tr><td>C405APUEXELOADDBUS1</td><td>output</td><td>CELL_W[9].OUT_FAN_TMIN[1]</td></tr>

<tr><td>C405APUEXELOADDBUS10</td><td>output</td><td>CELL_W[11].OUT_FAN_TMIN[2]</td></tr>

<tr><td>C405APUEXELOADDBUS11</td><td>output</td><td>CELL_W[11].OUT_FAN_TMIN[3]</td></tr>

<tr><td>C405APUEXELOADDBUS12</td><td>output</td><td>CELL_W[12].OUT_FAN_TMIN[0]</td></tr>

<tr><td>C405APUEXELOADDBUS13</td><td>output</td><td>CELL_W[12].OUT_FAN_TMIN[1]</td></tr>

<tr><td>C405APUEXELOADDBUS14</td><td>output</td><td>CELL_W[12].OUT_FAN_TMIN[2]</td></tr>

<tr><td>C405APUEXELOADDBUS15</td><td>output</td><td>CELL_W[12].OUT_FAN_TMIN[3]</td></tr>

<tr><td>C405APUEXELOADDBUS16</td><td>output</td><td>CELL_W[13].OUT_FAN_TMIN[0]</td></tr>

<tr><td>C405APUEXELOADDBUS17</td><td>output</td><td>CELL_W[13].OUT_FAN_TMIN[1]</td></tr>

<tr><td>C405APUEXELOADDBUS18</td><td>output</td><td>CELL_W[13].OUT_FAN_TMIN[2]</td></tr>

<tr><td>C405APUEXELOADDBUS19</td><td>output</td><td>CELL_W[13].OUT_FAN_TMIN[3]</td></tr>

<tr><td>C405APUEXELOADDBUS2</td><td>output</td><td>CELL_W[9].OUT_FAN_TMIN[2]</td></tr>

<tr><td>C405APUEXELOADDBUS20</td><td>output</td><td>CELL_W[14].OUT_FAN_TMIN[0]</td></tr>

<tr><td>C405APUEXELOADDBUS21</td><td>output</td><td>CELL_W[14].OUT_FAN_TMIN[1]</td></tr>

<tr><td>C405APUEXELOADDBUS22</td><td>output</td><td>CELL_W[14].OUT_FAN_TMIN[2]</td></tr>

<tr><td>C405APUEXELOADDBUS23</td><td>output</td><td>CELL_W[14].OUT_FAN_TMIN[3]</td></tr>

<tr><td>C405APUEXELOADDBUS24</td><td>output</td><td>CELL_W[15].OUT_FAN_TMIN[0]</td></tr>

<tr><td>C405APUEXELOADDBUS25</td><td>output</td><td>CELL_W[15].OUT_FAN_TMIN[1]</td></tr>

<tr><td>C405APUEXELOADDBUS26</td><td>output</td><td>CELL_W[15].OUT_FAN_TMIN[2]</td></tr>

<tr><td>C405APUEXELOADDBUS27</td><td>output</td><td>CELL_W[15].OUT_FAN_TMIN[3]</td></tr>

<tr><td>C405APUEXELOADDBUS28</td><td>output</td><td>CELL_W[0].OUT_FAN_TMIN[4]</td></tr>

<tr><td>C405APUEXELOADDBUS29</td><td>output</td><td>CELL_W[0].OUT_FAN_TMIN[5]</td></tr>

<tr><td>C405APUEXELOADDBUS3</td><td>output</td><td>CELL_W[9].OUT_FAN_TMIN[3]</td></tr>

<tr><td>C405APUEXELOADDBUS30</td><td>output</td><td>CELL_W[1].OUT_FAN_TMIN[4]</td></tr>

<tr><td>C405APUEXELOADDBUS31</td><td>output</td><td>CELL_W[1].OUT_FAN_TMIN[5]</td></tr>

<tr><td>C405APUEXELOADDBUS4</td><td>output</td><td>CELL_W[10].OUT_FAN_TMIN[0]</td></tr>

<tr><td>C405APUEXELOADDBUS5</td><td>output</td><td>CELL_W[10].OUT_FAN_TMIN[1]</td></tr>

<tr><td>C405APUEXELOADDBUS6</td><td>output</td><td>CELL_W[10].OUT_FAN_TMIN[2]</td></tr>

<tr><td>C405APUEXELOADDBUS7</td><td>output</td><td>CELL_W[10].OUT_FAN_TMIN[3]</td></tr>

<tr><td>C405APUEXELOADDBUS8</td><td>output</td><td>CELL_W[11].OUT_FAN_TMIN[0]</td></tr>

<tr><td>C405APUEXELOADDBUS9</td><td>output</td><td>CELL_W[11].OUT_FAN_TMIN[1]</td></tr>

<tr><td>C405APUEXELOADDVALID</td><td>output</td><td>CELL_W[2].OUT_FAN_TMIN[4]</td></tr>

<tr><td>C405APUEXERADATA0</td><td>output</td><td>CELL_W[2].OUT_FAN_TMIN[5]</td></tr>

<tr><td>C405APUEXERADATA1</td><td>output</td><td>CELL_W[3].OUT_FAN_TMIN[4]</td></tr>

<tr><td>C405APUEXERADATA10</td><td>output</td><td>CELL_W[7].OUT_FAN_TMIN[5]</td></tr>

<tr><td>C405APUEXERADATA11</td><td>output</td><td>CELL_W[8].OUT_FAN_TMIN[4]</td></tr>

<tr><td>C405APUEXERADATA12</td><td>output</td><td>CELL_W[8].OUT_FAN_TMIN[5]</td></tr>

<tr><td>C405APUEXERADATA13</td><td>output</td><td>CELL_W[9].OUT_FAN_TMIN[4]</td></tr>

<tr><td>C405APUEXERADATA14</td><td>output</td><td>CELL_W[9].OUT_FAN_TMIN[5]</td></tr>

<tr><td>C405APUEXERADATA15</td><td>output</td><td>CELL_W[10].OUT_FAN_TMIN[4]</td></tr>

<tr><td>C405APUEXERADATA16</td><td>output</td><td>CELL_W[10].OUT_FAN_TMIN[5]</td></tr>

<tr><td>C405APUEXERADATA17</td><td>output</td><td>CELL_W[11].OUT_FAN_TMIN[4]</td></tr>

<tr><td>C405APUEXERADATA18</td><td>output</td><td>CELL_W[11].OUT_FAN_TMIN[5]</td></tr>

<tr><td>C405APUEXERADATA19</td><td>output</td><td>CELL_W[12].OUT_FAN_TMIN[4]</td></tr>

<tr><td>C405APUEXERADATA2</td><td>output</td><td>CELL_W[3].OUT_FAN_TMIN[5]</td></tr>

<tr><td>C405APUEXERADATA20</td><td>output</td><td>CELL_W[12].OUT_FAN_TMIN[5]</td></tr>

<tr><td>C405APUEXERADATA21</td><td>output</td><td>CELL_W[13].OUT_FAN_TMIN[4]</td></tr>

<tr><td>C405APUEXERADATA22</td><td>output</td><td>CELL_W[13].OUT_FAN_TMIN[5]</td></tr>

<tr><td>C405APUEXERADATA23</td><td>output</td><td>CELL_W[14].OUT_FAN_TMIN[4]</td></tr>

<tr><td>C405APUEXERADATA24</td><td>output</td><td>CELL_W[14].OUT_FAN_TMIN[5]</td></tr>

<tr><td>C405APUEXERADATA25</td><td>output</td><td>CELL_W[15].OUT_FAN_TMIN[4]</td></tr>

<tr><td>C405APUEXERADATA26</td><td>output</td><td>CELL_W[15].OUT_FAN_TMIN[5]</td></tr>

<tr><td>C405APUEXERADATA27</td><td>output</td><td>CELL_W[0].OUT_FAN_TMIN[6]</td></tr>

<tr><td>C405APUEXERADATA28</td><td>output</td><td>CELL_W[0].OUT_FAN_TMIN[7]</td></tr>

<tr><td>C405APUEXERADATA29</td><td>output</td><td>CELL_W[1].OUT_FAN_TMIN[6]</td></tr>

<tr><td>C405APUEXERADATA3</td><td>output</td><td>CELL_W[4].OUT_FAN_TMIN[4]</td></tr>

<tr><td>C405APUEXERADATA30</td><td>output</td><td>CELL_W[1].OUT_FAN_TMIN[7]</td></tr>

<tr><td>C405APUEXERADATA31</td><td>output</td><td>CELL_W[2].OUT_FAN_TMIN[6]</td></tr>

<tr><td>C405APUEXERADATA4</td><td>output</td><td>CELL_W[4].OUT_FAN_TMIN[5]</td></tr>

<tr><td>C405APUEXERADATA5</td><td>output</td><td>CELL_W[5].OUT_FAN_TMIN[4]</td></tr>

<tr><td>C405APUEXERADATA6</td><td>output</td><td>CELL_W[5].OUT_FAN_TMIN[5]</td></tr>

<tr><td>C405APUEXERADATA7</td><td>output</td><td>CELL_W[6].OUT_FAN_TMIN[4]</td></tr>

<tr><td>C405APUEXERADATA8</td><td>output</td><td>CELL_W[6].OUT_FAN_TMIN[5]</td></tr>

<tr><td>C405APUEXERADATA9</td><td>output</td><td>CELL_W[7].OUT_FAN_TMIN[4]</td></tr>

<tr><td>C405APUEXERBDATA0</td><td>output</td><td>CELL_W[2].OUT_FAN_TMIN[7]</td></tr>

<tr><td>C405APUEXERBDATA1</td><td>output</td><td>CELL_W[3].OUT_FAN_TMIN[6]</td></tr>

<tr><td>C405APUEXERBDATA10</td><td>output</td><td>CELL_W[7].OUT_FAN_TMIN[7]</td></tr>

<tr><td>C405APUEXERBDATA11</td><td>output</td><td>CELL_W[8].OUT_FAN_TMIN[6]</td></tr>

<tr><td>C405APUEXERBDATA12</td><td>output</td><td>CELL_W[8].OUT_FAN_TMIN[7]</td></tr>

<tr><td>C405APUEXERBDATA13</td><td>output</td><td>CELL_W[9].OUT_FAN_TMIN[6]</td></tr>

<tr><td>C405APUEXERBDATA14</td><td>output</td><td>CELL_W[9].OUT_FAN_TMIN[7]</td></tr>

<tr><td>C405APUEXERBDATA15</td><td>output</td><td>CELL_W[10].OUT_FAN_TMIN[6]</td></tr>

<tr><td>C405APUEXERBDATA16</td><td>output</td><td>CELL_W[10].OUT_FAN_TMIN[7]</td></tr>

<tr><td>C405APUEXERBDATA17</td><td>output</td><td>CELL_W[11].OUT_FAN_TMIN[6]</td></tr>

<tr><td>C405APUEXERBDATA18</td><td>output</td><td>CELL_W[11].OUT_FAN_TMIN[7]</td></tr>

<tr><td>C405APUEXERBDATA19</td><td>output</td><td>CELL_W[12].OUT_FAN_TMIN[6]</td></tr>

<tr><td>C405APUEXERBDATA2</td><td>output</td><td>CELL_W[3].OUT_FAN_TMIN[7]</td></tr>

<tr><td>C405APUEXERBDATA20</td><td>output</td><td>CELL_W[12].OUT_FAN_TMIN[7]</td></tr>

<tr><td>C405APUEXERBDATA21</td><td>output</td><td>CELL_W[13].OUT_FAN_TMIN[6]</td></tr>

<tr><td>C405APUEXERBDATA22</td><td>output</td><td>CELL_W[13].OUT_FAN_TMIN[7]</td></tr>

<tr><td>C405APUEXERBDATA23</td><td>output</td><td>CELL_W[14].OUT_FAN_TMIN[6]</td></tr>

<tr><td>C405APUEXERBDATA24</td><td>output</td><td>CELL_W[14].OUT_FAN_TMIN[7]</td></tr>

<tr><td>C405APUEXERBDATA25</td><td>output</td><td>CELL_W[15].OUT_FAN_TMIN[6]</td></tr>

<tr><td>C405APUEXERBDATA26</td><td>output</td><td>CELL_W[15].OUT_FAN_TMIN[7]</td></tr>

<tr><td>C405APUEXERBDATA27</td><td>output</td><td>CELL_W[0].OUT_SEC_TMIN[15]</td></tr>

<tr><td>C405APUEXERBDATA28</td><td>output</td><td>CELL_W[0].OUT_SEC_TMIN[14]</td></tr>

<tr><td>C405APUEXERBDATA29</td><td>output</td><td>CELL_W[1].OUT_SEC_TMIN[15]</td></tr>

<tr><td>C405APUEXERBDATA3</td><td>output</td><td>CELL_W[4].OUT_FAN_TMIN[6]</td></tr>

<tr><td>C405APUEXERBDATA30</td><td>output</td><td>CELL_W[1].OUT_SEC_TMIN[14]</td></tr>

<tr><td>C405APUEXERBDATA31</td><td>output</td><td>CELL_W[2].OUT_SEC_TMIN[15]</td></tr>

<tr><td>C405APUEXERBDATA4</td><td>output</td><td>CELL_W[4].OUT_FAN_TMIN[7]</td></tr>

<tr><td>C405APUEXERBDATA5</td><td>output</td><td>CELL_W[5].OUT_FAN_TMIN[6]</td></tr>

<tr><td>C405APUEXERBDATA6</td><td>output</td><td>CELL_W[5].OUT_FAN_TMIN[7]</td></tr>

<tr><td>C405APUEXERBDATA7</td><td>output</td><td>CELL_W[6].OUT_FAN_TMIN[6]</td></tr>

<tr><td>C405APUEXERBDATA8</td><td>output</td><td>CELL_W[6].OUT_FAN_TMIN[7]</td></tr>

<tr><td>C405APUEXERBDATA9</td><td>output</td><td>CELL_W[7].OUT_FAN_TMIN[6]</td></tr>

<tr><td>C405APUEXEWDCNT0</td><td>output</td><td>CELL_W[2].OUT_SEC_TMIN[14]</td></tr>

<tr><td>C405APUEXEWDCNT1</td><td>output</td><td>CELL_W[3].OUT_SEC_TMIN[15]</td></tr>

<tr><td>C405APUMSRFE0</td><td>output</td><td>CELL_W[3].OUT_SEC_TMIN[14]</td></tr>

<tr><td>C405APUMSRFE1</td><td>output</td><td>CELL_W[4].OUT_SEC_TMIN[15]</td></tr>

<tr><td>C405APUWBBYTEEN0</td><td>output</td><td>CELL_W[4].OUT_SEC_TMIN[14]</td></tr>

<tr><td>C405APUWBBYTEEN1</td><td>output</td><td>CELL_W[5].OUT_SEC_TMIN[15]</td></tr>

<tr><td>C405APUWBBYTEEN2</td><td>output</td><td>CELL_W[5].OUT_SEC_TMIN[14]</td></tr>

<tr><td>C405APUWBBYTEEN3</td><td>output</td><td>CELL_W[6].OUT_SEC_TMIN[15]</td></tr>

<tr><td>C405APUWBENDIAN</td><td>output</td><td>CELL_W[6].OUT_SEC_TMIN[14]</td></tr>

<tr><td>C405APUWBFLUSH</td><td>output</td><td>CELL_W[7].OUT_SEC_TMIN[15]</td></tr>

<tr><td>C405APUWBHOLD</td><td>output</td><td>CELL_W[7].OUT_SEC_TMIN[14]</td></tr>

<tr><td>C405APUXERCA</td><td>output</td><td>CELL_W[8].OUT_SEC_TMIN[15]</td></tr>

<tr><td>C405CPMCORESLEEPREQ</td><td>output</td><td>CELL_E[14].OUT_FAN_TMIN[5]</td></tr>

<tr><td>C405CPMMSRCE</td><td>output</td><td>CELL_E[15].OUT_FAN_TMIN[4]</td></tr>

<tr><td>C405CPMMSREE</td><td>output</td><td>CELL_E[15].OUT_FAN_TMIN[5]</td></tr>

<tr><td>C405CPMTIMERIRQ</td><td>output</td><td>CELL_E[0].OUT_FAN_TMIN[6]</td></tr>

<tr><td>C405CPMTIMERRESETREQ</td><td>output</td><td>CELL_E[0].OUT_FAN_TMIN[7]</td></tr>

<tr><td>C405DBGLOADDATAONAPUDBUS</td><td>output</td><td>CELL_E[14].OUT_FAN_TMIN[7]</td></tr>

<tr><td>C405DBGMSRWE</td><td>output</td><td>CELL_E[15].OUT_FAN_TMIN[6]</td></tr>

<tr><td>C405DBGSTOPACK</td><td>output</td><td>CELL_E[15].OUT_FAN_TMIN[7]</td></tr>

<tr><td>C405DBGWBCOMPLETE</td><td>output</td><td>CELL_E[0].OUT_SEC_TMIN[15]</td></tr>

<tr><td>C405DBGWBFULL</td><td>output</td><td>CELL_E[0].OUT_SEC_TMIN[14]</td></tr>

<tr><td>C405DBGWBIAR0</td><td>output</td><td>CELL_E[1].OUT_SEC_TMIN[14]</td></tr>

<tr><td>C405DBGWBIAR1</td><td>output</td><td>CELL_E[13].OUT_SEC_TMIN[15]</td></tr>

<tr><td>C405DBGWBIAR10</td><td>output</td><td>CELL_E[14].OUT_SEC_TMIN[13]</td></tr>

<tr><td>C405DBGWBIAR11</td><td>output</td><td>CELL_E[2].OUT_FAN_TMIN[6]</td></tr>

<tr><td>C405DBGWBIAR12</td><td>output</td><td>CELL_E[2].OUT_FAN_TMIN[7]</td></tr>

<tr><td>C405DBGWBIAR13</td><td>output</td><td>CELL_E[3].OUT_SEC_TMIN[15]</td></tr>

<tr><td>C405DBGWBIAR14</td><td>output</td><td>CELL_E[3].OUT_SEC_TMIN[14]</td></tr>

<tr><td>C405DBGWBIAR15</td><td>output</td><td>CELL_E[3].OUT_SEC_TMIN[13]</td></tr>

<tr><td>C405DBGWBIAR16</td><td>output</td><td>CELL_E[3].OUT_SEC_TMIN[12]</td></tr>

<tr><td>C405DBGWBIAR17</td><td>output</td><td>CELL_E[4].OUT_SEC_TMIN[13]</td></tr>

<tr><td>C405DBGWBIAR18</td><td>output</td><td>CELL_E[4].OUT_SEC_TMIN[12]</td></tr>

<tr><td>C405DBGWBIAR19</td><td>output</td><td>CELL_E[12].OUT_FAN_TMIN[7]</td></tr>

<tr><td>C405DBGWBIAR2</td><td>output</td><td>CELL_E[13].OUT_SEC_TMIN[14]</td></tr>

<tr><td>C405DBGWBIAR20</td><td>output</td><td>CELL_E[15].OUT_SEC_TMIN[13]</td></tr>

<tr><td>C405DBGWBIAR21</td><td>output</td><td>CELL_E[0].OUT_SEC_TMIN[12]</td></tr>

<tr><td>C405DBGWBIAR22</td><td>output</td><td>CELL_E[1].OUT_SEC_TMIN[12]</td></tr>

<tr><td>C405DBGWBIAR23</td><td>output</td><td>CELL_E[13].OUT_SEC_TMIN[12]</td></tr>

<tr><td>C405DBGWBIAR24</td><td>output</td><td>CELL_E[14].OUT_SEC_TMIN[12]</td></tr>

<tr><td>C405DBGWBIAR25</td><td>output</td><td>CELL_E[15].OUT_SEC_TMIN[12]</td></tr>

<tr><td>C405DBGWBIAR26</td><td>output</td><td>CELL_E[0].OUT_SEC_TMIN[11]</td></tr>

<tr><td>C405DBGWBIAR27</td><td>output</td><td>CELL_E[1].OUT_SEC_TMIN[11]</td></tr>

<tr><td>C405DBGWBIAR28</td><td>output</td><td>CELL_E[2].OUT_SEC_TMIN[11]</td></tr>

<tr><td>C405DBGWBIAR29</td><td>output</td><td>CELL_E[3].OUT_SEC_TMIN[11]</td></tr>

<tr><td>C405DBGWBIAR3</td><td>output</td><td>CELL_E[14].OUT_SEC_TMIN[15]</td></tr>

<tr><td>C405DBGWBIAR4</td><td>output</td><td>CELL_E[14].OUT_SEC_TMIN[14]</td></tr>

<tr><td>C405DBGWBIAR5</td><td>output</td><td>CELL_E[15].OUT_SEC_TMIN[15]</td></tr>

<tr><td>C405DBGWBIAR6</td><td>output</td><td>CELL_E[15].OUT_SEC_TMIN[14]</td></tr>

<tr><td>C405DBGWBIAR7</td><td>output</td><td>CELL_E[0].OUT_SEC_TMIN[13]</td></tr>

<tr><td>C405DBGWBIAR8</td><td>output</td><td>CELL_E[1].OUT_SEC_TMIN[13]</td></tr>

<tr><td>C405DBGWBIAR9</td><td>output</td><td>CELL_E[13].OUT_SEC_TMIN[13]</td></tr>

<tr><td>C405DCRABUS0</td><td>output</td><td>CELL_W[8].OUT_SEC_TMIN[14]</td></tr>

<tr><td>C405DCRABUS1</td><td>output</td><td>CELL_W[9].OUT_SEC_TMIN[15]</td></tr>

<tr><td>C405DCRABUS2</td><td>output</td><td>CELL_W[9].OUT_SEC_TMIN[14]</td></tr>

<tr><td>C405DCRABUS3</td><td>output</td><td>CELL_W[10].OUT_SEC_TMIN[15]</td></tr>

<tr><td>C405DCRABUS4</td><td>output</td><td>CELL_W[10].OUT_SEC_TMIN[14]</td></tr>

<tr><td>C405DCRABUS5</td><td>output</td><td>CELL_W[11].OUT_SEC_TMIN[15]</td></tr>

<tr><td>C405DCRABUS6</td><td>output</td><td>CELL_W[11].OUT_SEC_TMIN[14]</td></tr>

<tr><td>C405DCRABUS7</td><td>output</td><td>CELL_W[12].OUT_SEC_TMIN[15]</td></tr>

<tr><td>C405DCRABUS8</td><td>output</td><td>CELL_W[12].OUT_SEC_TMIN[14]</td></tr>

<tr><td>C405DCRABUS9</td><td>output</td><td>CELL_W[13].OUT_SEC_TMIN[15]</td></tr>

<tr><td>C405DCRDBUSOUT0</td><td>output</td><td>CELL_W[13].OUT_SEC_TMIN[14]</td></tr>

<tr><td>C405DCRDBUSOUT1</td><td>output</td><td>CELL_W[14].OUT_SEC_TMIN[15]</td></tr>

<tr><td>C405DCRDBUSOUT10</td><td>output</td><td>CELL_W[5].OUT_SEC_TMIN[13]</td></tr>

<tr><td>C405DCRDBUSOUT11</td><td>output</td><td>CELL_W[6].OUT_SEC_TMIN[13]</td></tr>

<tr><td>C405DCRDBUSOUT12</td><td>output</td><td>CELL_W[7].OUT_SEC_TMIN[13]</td></tr>

<tr><td>C405DCRDBUSOUT13</td><td>output</td><td>CELL_W[8].OUT_SEC_TMIN[13]</td></tr>

<tr><td>C405DCRDBUSOUT14</td><td>output</td><td>CELL_W[9].OUT_SEC_TMIN[13]</td></tr>

<tr><td>C405DCRDBUSOUT15</td><td>output</td><td>CELL_W[10].OUT_SEC_TMIN[13]</td></tr>

<tr><td>C405DCRDBUSOUT16</td><td>output</td><td>CELL_W[11].OUT_SEC_TMIN[13]</td></tr>

<tr><td>C405DCRDBUSOUT17</td><td>output</td><td>CELL_W[12].OUT_SEC_TMIN[13]</td></tr>

<tr><td>C405DCRDBUSOUT18</td><td>output</td><td>CELL_W[13].OUT_SEC_TMIN[13]</td></tr>

<tr><td>C405DCRDBUSOUT19</td><td>output</td><td>CELL_W[14].OUT_SEC_TMIN[13]</td></tr>

<tr><td>C405DCRDBUSOUT2</td><td>output</td><td>CELL_W[14].OUT_SEC_TMIN[14]</td></tr>

<tr><td>C405DCRDBUSOUT20</td><td>output</td><td>CELL_W[15].OUT_SEC_TMIN[13]</td></tr>

<tr><td>C405DCRDBUSOUT21</td><td>output</td><td>CELL_W[0].OUT_SEC_TMIN[12]</td></tr>

<tr><td>C405DCRDBUSOUT22</td><td>output</td><td>CELL_W[1].OUT_SEC_TMIN[12]</td></tr>

<tr><td>C405DCRDBUSOUT23</td><td>output</td><td>CELL_W[2].OUT_SEC_TMIN[12]</td></tr>

<tr><td>C405DCRDBUSOUT24</td><td>output</td><td>CELL_W[3].OUT_SEC_TMIN[12]</td></tr>

<tr><td>C405DCRDBUSOUT25</td><td>output</td><td>CELL_W[4].OUT_SEC_TMIN[12]</td></tr>

<tr><td>C405DCRDBUSOUT26</td><td>output</td><td>CELL_W[5].OUT_SEC_TMIN[12]</td></tr>

<tr><td>C405DCRDBUSOUT27</td><td>output</td><td>CELL_W[6].OUT_SEC_TMIN[12]</td></tr>

<tr><td>C405DCRDBUSOUT28</td><td>output</td><td>CELL_W[7].OUT_SEC_TMIN[12]</td></tr>

<tr><td>C405DCRDBUSOUT29</td><td>output</td><td>CELL_W[8].OUT_SEC_TMIN[12]</td></tr>

<tr><td>C405DCRDBUSOUT3</td><td>output</td><td>CELL_W[15].OUT_SEC_TMIN[15]</td></tr>

<tr><td>C405DCRDBUSOUT30</td><td>output</td><td>CELL_W[9].OUT_SEC_TMIN[12]</td></tr>

<tr><td>C405DCRDBUSOUT31</td><td>output</td><td>CELL_W[10].OUT_SEC_TMIN[12]</td></tr>

<tr><td>C405DCRDBUSOUT4</td><td>output</td><td>CELL_W[15].OUT_SEC_TMIN[14]</td></tr>

<tr><td>C405DCRDBUSOUT5</td><td>output</td><td>CELL_W[0].OUT_SEC_TMIN[13]</td></tr>

<tr><td>C405DCRDBUSOUT6</td><td>output</td><td>CELL_W[1].OUT_SEC_TMIN[13]</td></tr>

<tr><td>C405DCRDBUSOUT7</td><td>output</td><td>CELL_W[2].OUT_SEC_TMIN[13]</td></tr>

<tr><td>C405DCRDBUSOUT8</td><td>output</td><td>CELL_W[3].OUT_SEC_TMIN[13]</td></tr>

<tr><td>C405DCRDBUSOUT9</td><td>output</td><td>CELL_W[4].OUT_SEC_TMIN[13]</td></tr>

<tr><td>C405DCRREAD</td><td>output</td><td>CELL_W[11].OUT_SEC_TMIN[12]</td></tr>

<tr><td>C405DCRWRITE</td><td>output</td><td>CELL_W[12].OUT_SEC_TMIN[12]</td></tr>

<tr><td>C405DSOCMCACHEABLE</td><td>output</td><td>CELL_S[0].OUT_TEST[6]</td></tr>

<tr><td>C405DSOCMGUARDED</td><td>output</td><td>CELL_S[1].OUT_TEST[0]</td></tr>

<tr><td>C405DSOCMSTRINGMULTIPLE</td><td>output</td><td>CELL_S[1].OUT_TEST[2]</td></tr>

<tr><td>C405DSOCMU0ATTR</td><td>output</td><td>CELL_S[2].OUT_TEST[2]</td></tr>

<tr><td>C405ISOCMCACHEABLE</td><td>output</td><td>CELL_S[7].OUT_SEC_TMIN[10]</td></tr>

<tr><td>C405ISOCMCONTEXTSYNC</td><td>output</td><td>CELL_S[7].OUT_SEC_TMIN[9]</td></tr>

<tr><td>C405ISOCMU0ATTR</td><td>output</td><td>CELL_S[0].OUT_TEST[4]</td></tr>

<tr><td>C405JTGCAPTUREDR</td><td>output</td><td>CELL_N[4].OUT_SEC_TMIN[14]</td></tr>

<tr><td>C405JTGEXTEST</td><td>output</td><td>CELL_N[7].OUT_SEC_TMIN[15]</td></tr>

<tr><td>C405JTGPGMOUT</td><td>output</td><td>CELL_N[7].OUT_SEC_TMIN[14]</td></tr>

<tr><td>C405JTGSHIFTDR</td><td>output</td><td>CELL_N[0].OUT_SEC_TMIN[13]</td></tr>

<tr><td>C405JTGTDO</td><td>output</td><td>CELL_N[1].OUT_SEC_TMIN[13]</td></tr>

<tr><td>C405JTGTDOEN</td><td>output</td><td>CELL_N[2].OUT_SEC_TMIN[13]</td></tr>

<tr><td>C405JTGUPDATEDR</td><td>output</td><td>CELL_N[3].OUT_SEC_TMIN[13]</td></tr>

<tr><td>C405LSSDDIAGABISTDONE</td><td>output</td><td>CELL_S[1].OUT_SEC_TMIN[9]</td></tr>

<tr><td>C405LSSDDIAGOUT</td><td>output</td><td>CELL_S[1].OUT_SEC_TMIN[8]</td></tr>

<tr><td>C405LSSDSCANOUT0</td><td>output</td><td>CELL_S[2].OUT_SEC_TMIN[8]</td></tr>

<tr><td>C405LSSDSCANOUT1</td><td>output</td><td>CELL_S[2].OUT_TEST[0]</td></tr>

<tr><td>C405LSSDSCANOUT2</td><td>output</td><td>CELL_S[3].OUT_SEC_TMIN[11]</td></tr>

<tr><td>C405LSSDSCANOUT3</td><td>output</td><td>CELL_S[3].OUT_SEC_TMIN[10]</td></tr>

<tr><td>C405LSSDSCANOUT4</td><td>output</td><td>CELL_S[4].OUT_SEC_TMIN[11]</td></tr>

<tr><td>C405LSSDSCANOUT5</td><td>output</td><td>CELL_S[4].OUT_SEC_TMIN[10]</td></tr>

<tr><td>C405LSSDSCANOUT6</td><td>output</td><td>CELL_S[5].OUT_SEC_TMIN[11]</td></tr>

<tr><td>C405LSSDSCANOUT7</td><td>output</td><td>CELL_S[5].OUT_SEC_TMIN[10]</td></tr>

<tr><td>C405LSSDSCANOUT8</td><td>output</td><td>CELL_S[6].OUT_TEST[0]</td></tr>

<tr><td>C405LSSDSCANOUT9</td><td>output</td><td>CELL_S[6].OUT_TEST[2]</td></tr>

<tr><td>C405PLBDCUABORT</td><td>output</td><td>CELL_E[1].OUT_FAN_TMIN[7]</td></tr>

<tr><td>C405PLBDCUABUS0</td><td>output</td><td>CELL_E[11].OUT_FAN_TMIN[4]</td></tr>

<tr><td>C405PLBDCUABUS1</td><td>output</td><td>CELL_E[11].OUT_FAN_TMIN[5]</td></tr>

<tr><td>C405PLBDCUABUS10</td><td>output</td><td>CELL_E[9].OUT_FAN_TMIN[6]</td></tr>

<tr><td>C405PLBDCUABUS11</td><td>output</td><td>CELL_E[9].OUT_FAN_TMIN[7]</td></tr>

<tr><td>C405PLBDCUABUS12</td><td>output</td><td>CELL_E[8].OUT_FAN_TMIN[4]</td></tr>

<tr><td>C405PLBDCUABUS13</td><td>output</td><td>CELL_E[8].OUT_FAN_TMIN[5]</td></tr>

<tr><td>C405PLBDCUABUS14</td><td>output</td><td>CELL_E[8].OUT_FAN_TMIN[6]</td></tr>

<tr><td>C405PLBDCUABUS15</td><td>output</td><td>CELL_E[8].OUT_FAN_TMIN[7]</td></tr>

<tr><td>C405PLBDCUABUS16</td><td>output</td><td>CELL_E[7].OUT_FAN_TMIN[4]</td></tr>

<tr><td>C405PLBDCUABUS17</td><td>output</td><td>CELL_E[7].OUT_FAN_TMIN[5]</td></tr>

<tr><td>C405PLBDCUABUS18</td><td>output</td><td>CELL_E[7].OUT_FAN_TMIN[6]</td></tr>

<tr><td>C405PLBDCUABUS19</td><td>output</td><td>CELL_E[7].OUT_FAN_TMIN[7]</td></tr>

<tr><td>C405PLBDCUABUS2</td><td>output</td><td>CELL_E[11].OUT_FAN_TMIN[6]</td></tr>

<tr><td>C405PLBDCUABUS20</td><td>output</td><td>CELL_E[6].OUT_FAN_TMIN[4]</td></tr>

<tr><td>C405PLBDCUABUS21</td><td>output</td><td>CELL_E[6].OUT_FAN_TMIN[5]</td></tr>

<tr><td>C405PLBDCUABUS22</td><td>output</td><td>CELL_E[6].OUT_FAN_TMIN[6]</td></tr>

<tr><td>C405PLBDCUABUS23</td><td>output</td><td>CELL_E[6].OUT_FAN_TMIN[7]</td></tr>

<tr><td>C405PLBDCUABUS24</td><td>output</td><td>CELL_E[5].OUT_FAN_TMIN[4]</td></tr>

<tr><td>C405PLBDCUABUS25</td><td>output</td><td>CELL_E[5].OUT_FAN_TMIN[5]</td></tr>

<tr><td>C405PLBDCUABUS26</td><td>output</td><td>CELL_E[5].OUT_FAN_TMIN[6]</td></tr>

<tr><td>C405PLBDCUABUS27</td><td>output</td><td>CELL_E[5].OUT_FAN_TMIN[7]</td></tr>

<tr><td>C405PLBDCUABUS28</td><td>output</td><td>CELL_E[4].OUT_FAN_TMIN[4]</td></tr>

<tr><td>C405PLBDCUABUS29</td><td>output</td><td>CELL_E[4].OUT_FAN_TMIN[5]</td></tr>

<tr><td>C405PLBDCUABUS3</td><td>output</td><td>CELL_E[11].OUT_FAN_TMIN[7]</td></tr>

<tr><td>C405PLBDCUABUS30</td><td>output</td><td>CELL_E[4].OUT_FAN_TMIN[6]</td></tr>

<tr><td>C405PLBDCUABUS31</td><td>output</td><td>CELL_E[4].OUT_FAN_TMIN[7]</td></tr>

<tr><td>C405PLBDCUABUS4</td><td>output</td><td>CELL_E[10].OUT_FAN_TMIN[4]</td></tr>

<tr><td>C405PLBDCUABUS5</td><td>output</td><td>CELL_E[10].OUT_FAN_TMIN[5]</td></tr>

<tr><td>C405PLBDCUABUS6</td><td>output</td><td>CELL_E[10].OUT_FAN_TMIN[6]</td></tr>

<tr><td>C405PLBDCUABUS7</td><td>output</td><td>CELL_E[10].OUT_FAN_TMIN[7]</td></tr>

<tr><td>C405PLBDCUABUS8</td><td>output</td><td>CELL_E[9].OUT_FAN_TMIN[4]</td></tr>

<tr><td>C405PLBDCUABUS9</td><td>output</td><td>CELL_E[9].OUT_FAN_TMIN[5]</td></tr>

<tr><td>C405PLBDCUBE0</td><td>output</td><td>CELL_E[13].OUT_FAN_TMIN[4]</td></tr>

<tr><td>C405PLBDCUBE1</td><td>output</td><td>CELL_E[13].OUT_FAN_TMIN[5]</td></tr>

<tr><td>C405PLBDCUBE2</td><td>output</td><td>CELL_E[13].OUT_FAN_TMIN[6]</td></tr>

<tr><td>C405PLBDCUBE3</td><td>output</td><td>CELL_E[13].OUT_FAN_TMIN[7]</td></tr>

<tr><td>C405PLBDCUBE4</td><td>output</td><td>CELL_E[3].OUT_FAN_TMIN[4]</td></tr>

<tr><td>C405PLBDCUBE5</td><td>output</td><td>CELL_E[3].OUT_FAN_TMIN[5]</td></tr>

<tr><td>C405PLBDCUBE6</td><td>output</td><td>CELL_E[3].OUT_FAN_TMIN[6]</td></tr>

<tr><td>C405PLBDCUBE7</td><td>output</td><td>CELL_E[3].OUT_FAN_TMIN[7]</td></tr>

<tr><td>C405PLBDCUCACHEABLE</td><td>output</td><td>CELL_E[12].OUT_FAN_TMIN[6]</td></tr>

<tr><td>C405PLBDCUGUARDED</td><td>output</td><td>CELL_E[2].OUT_FAN_TMIN[4]</td></tr>

<tr><td>C405PLBDCUPRIORITY0</td><td>output</td><td>CELL_E[1].OUT_FAN_TMIN[5]</td></tr>

<tr><td>C405PLBDCUPRIORITY1</td><td>output</td><td>CELL_E[1].OUT_FAN_TMIN[6]</td></tr>

<tr><td>C405PLBDCUREQUEST</td><td>output</td><td>CELL_E[1].OUT_FAN_TMIN[4]</td></tr>

<tr><td>C405PLBDCURNW</td><td>output</td><td>CELL_E[1].OUT_SEC_TMIN[15]</td></tr>

<tr><td>C405PLBDCUSIZE2</td><td>output</td><td>CELL_E[12].OUT_FAN_TMIN[4]</td></tr>

<tr><td>C405PLBDCUU0ATTR</td><td>output</td><td>CELL_E[12].OUT_FAN_TMIN[5]</td></tr>

<tr><td>C405PLBDCUWRDBUS0</td><td>output</td><td>CELL_E[15].OUT_FAN_TMIN[0]</td></tr>

<tr><td>C405PLBDCUWRDBUS1</td><td>output</td><td>CELL_E[15].OUT_FAN_TMIN[1]</td></tr>

<tr><td>C405PLBDCUWRDBUS10</td><td>output</td><td>CELL_E[13].OUT_FAN_TMIN[2]</td></tr>

<tr><td>C405PLBDCUWRDBUS11</td><td>output</td><td>CELL_E[13].OUT_FAN_TMIN[3]</td></tr>

<tr><td>C405PLBDCUWRDBUS12</td><td>output</td><td>CELL_E[12].OUT_FAN_TMIN[0]</td></tr>

<tr><td>C405PLBDCUWRDBUS13</td><td>output</td><td>CELL_E[12].OUT_FAN_TMIN[1]</td></tr>

<tr><td>C405PLBDCUWRDBUS14</td><td>output</td><td>CELL_E[12].OUT_FAN_TMIN[2]</td></tr>

<tr><td>C405PLBDCUWRDBUS15</td><td>output</td><td>CELL_E[12].OUT_FAN_TMIN[3]</td></tr>

<tr><td>C405PLBDCUWRDBUS16</td><td>output</td><td>CELL_E[11].OUT_FAN_TMIN[0]</td></tr>

<tr><td>C405PLBDCUWRDBUS17</td><td>output</td><td>CELL_E[11].OUT_FAN_TMIN[1]</td></tr>

<tr><td>C405PLBDCUWRDBUS18</td><td>output</td><td>CELL_E[11].OUT_FAN_TMIN[2]</td></tr>

<tr><td>C405PLBDCUWRDBUS19</td><td>output</td><td>CELL_E[11].OUT_FAN_TMIN[3]</td></tr>

<tr><td>C405PLBDCUWRDBUS2</td><td>output</td><td>CELL_E[15].OUT_FAN_TMIN[2]</td></tr>

<tr><td>C405PLBDCUWRDBUS20</td><td>output</td><td>CELL_E[10].OUT_FAN_TMIN[0]</td></tr>

<tr><td>C405PLBDCUWRDBUS21</td><td>output</td><td>CELL_E[10].OUT_FAN_TMIN[1]</td></tr>

<tr><td>C405PLBDCUWRDBUS22</td><td>output</td><td>CELL_E[10].OUT_FAN_TMIN[2]</td></tr>

<tr><td>C405PLBDCUWRDBUS23</td><td>output</td><td>CELL_E[10].OUT_FAN_TMIN[3]</td></tr>

<tr><td>C405PLBDCUWRDBUS24</td><td>output</td><td>CELL_E[9].OUT_FAN_TMIN[0]</td></tr>

<tr><td>C405PLBDCUWRDBUS25</td><td>output</td><td>CELL_E[9].OUT_FAN_TMIN[1]</td></tr>

<tr><td>C405PLBDCUWRDBUS26</td><td>output</td><td>CELL_E[9].OUT_FAN_TMIN[2]</td></tr>

<tr><td>C405PLBDCUWRDBUS27</td><td>output</td><td>CELL_E[9].OUT_FAN_TMIN[3]</td></tr>

<tr><td>C405PLBDCUWRDBUS28</td><td>output</td><td>CELL_E[8].OUT_FAN_TMIN[0]</td></tr>

<tr><td>C405PLBDCUWRDBUS29</td><td>output</td><td>CELL_E[8].OUT_FAN_TMIN[1]</td></tr>

<tr><td>C405PLBDCUWRDBUS3</td><td>output</td><td>CELL_E[15].OUT_FAN_TMIN[3]</td></tr>

<tr><td>C405PLBDCUWRDBUS30</td><td>output</td><td>CELL_E[8].OUT_FAN_TMIN[2]</td></tr>

<tr><td>C405PLBDCUWRDBUS31</td><td>output</td><td>CELL_E[8].OUT_FAN_TMIN[3]</td></tr>

<tr><td>C405PLBDCUWRDBUS32</td><td>output</td><td>CELL_E[7].OUT_FAN_TMIN[0]</td></tr>

<tr><td>C405PLBDCUWRDBUS33</td><td>output</td><td>CELL_E[7].OUT_FAN_TMIN[1]</td></tr>

<tr><td>C405PLBDCUWRDBUS34</td><td>output</td><td>CELL_E[7].OUT_FAN_TMIN[2]</td></tr>

<tr><td>C405PLBDCUWRDBUS35</td><td>output</td><td>CELL_E[7].OUT_FAN_TMIN[3]</td></tr>

<tr><td>C405PLBDCUWRDBUS36</td><td>output</td><td>CELL_E[6].OUT_FAN_TMIN[0]</td></tr>

<tr><td>C405PLBDCUWRDBUS37</td><td>output</td><td>CELL_E[6].OUT_FAN_TMIN[1]</td></tr>

<tr><td>C405PLBDCUWRDBUS38</td><td>output</td><td>CELL_E[6].OUT_FAN_TMIN[2]</td></tr>

<tr><td>C405PLBDCUWRDBUS39</td><td>output</td><td>CELL_E[6].OUT_FAN_TMIN[3]</td></tr>

<tr><td>C405PLBDCUWRDBUS4</td><td>output</td><td>CELL_E[14].OUT_FAN_TMIN[0]</td></tr>

<tr><td>C405PLBDCUWRDBUS40</td><td>output</td><td>CELL_E[5].OUT_FAN_TMIN[0]</td></tr>

<tr><td>C405PLBDCUWRDBUS41</td><td>output</td><td>CELL_E[5].OUT_FAN_TMIN[1]</td></tr>

<tr><td>C405PLBDCUWRDBUS42</td><td>output</td><td>CELL_E[5].OUT_FAN_TMIN[2]</td></tr>

<tr><td>C405PLBDCUWRDBUS43</td><td>output</td><td>CELL_E[5].OUT_FAN_TMIN[3]</td></tr>

<tr><td>C405PLBDCUWRDBUS44</td><td>output</td><td>CELL_E[4].OUT_FAN_TMIN[0]</td></tr>

<tr><td>C405PLBDCUWRDBUS45</td><td>output</td><td>CELL_E[4].OUT_FAN_TMIN[1]</td></tr>

<tr><td>C405PLBDCUWRDBUS46</td><td>output</td><td>CELL_E[4].OUT_FAN_TMIN[2]</td></tr>

<tr><td>C405PLBDCUWRDBUS47</td><td>output</td><td>CELL_E[4].OUT_FAN_TMIN[3]</td></tr>

<tr><td>C405PLBDCUWRDBUS48</td><td>output</td><td>CELL_E[3].OUT_FAN_TMIN[0]</td></tr>

<tr><td>C405PLBDCUWRDBUS49</td><td>output</td><td>CELL_E[3].OUT_FAN_TMIN[1]</td></tr>

<tr><td>C405PLBDCUWRDBUS5</td><td>output</td><td>CELL_E[14].OUT_FAN_TMIN[1]</td></tr>

<tr><td>C405PLBDCUWRDBUS50</td><td>output</td><td>CELL_E[3].OUT_FAN_TMIN[2]</td></tr>

<tr><td>C405PLBDCUWRDBUS51</td><td>output</td><td>CELL_E[3].OUT_FAN_TMIN[3]</td></tr>

<tr><td>C405PLBDCUWRDBUS52</td><td>output</td><td>CELL_E[2].OUT_FAN_TMIN[0]</td></tr>

<tr><td>C405PLBDCUWRDBUS53</td><td>output</td><td>CELL_E[2].OUT_FAN_TMIN[1]</td></tr>

<tr><td>C405PLBDCUWRDBUS54</td><td>output</td><td>CELL_E[2].OUT_FAN_TMIN[2]</td></tr>

<tr><td>C405PLBDCUWRDBUS55</td><td>output</td><td>CELL_E[2].OUT_FAN_TMIN[3]</td></tr>

<tr><td>C405PLBDCUWRDBUS56</td><td>output</td><td>CELL_E[1].OUT_FAN_TMIN[0]</td></tr>

<tr><td>C405PLBDCUWRDBUS57</td><td>output</td><td>CELL_E[1].OUT_FAN_TMIN[1]</td></tr>

<tr><td>C405PLBDCUWRDBUS58</td><td>output</td><td>CELL_E[1].OUT_FAN_TMIN[2]</td></tr>

<tr><td>C405PLBDCUWRDBUS59</td><td>output</td><td>CELL_E[1].OUT_FAN_TMIN[3]</td></tr>

<tr><td>C405PLBDCUWRDBUS6</td><td>output</td><td>CELL_E[14].OUT_FAN_TMIN[2]</td></tr>

<tr><td>C405PLBDCUWRDBUS60</td><td>output</td><td>CELL_E[0].OUT_FAN_TMIN[0]</td></tr>

<tr><td>C405PLBDCUWRDBUS61</td><td>output</td><td>CELL_E[0].OUT_FAN_TMIN[1]</td></tr>

<tr><td>C405PLBDCUWRDBUS62</td><td>output</td><td>CELL_E[0].OUT_FAN_TMIN[2]</td></tr>

<tr><td>C405PLBDCUWRDBUS63</td><td>output</td><td>CELL_E[0].OUT_FAN_TMIN[3]</td></tr>

<tr><td>C405PLBDCUWRDBUS7</td><td>output</td><td>CELL_E[14].OUT_FAN_TMIN[3]</td></tr>

<tr><td>C405PLBDCUWRDBUS8</td><td>output</td><td>CELL_E[13].OUT_FAN_TMIN[0]</td></tr>

<tr><td>C405PLBDCUWRDBUS9</td><td>output</td><td>CELL_E[13].OUT_FAN_TMIN[1]</td></tr>

<tr><td>C405PLBDCUWRITETHRU</td><td>output</td><td>CELL_E[2].OUT_FAN_TMIN[5]</td></tr>

<tr><td>C405PLBICUABORT</td><td>output</td><td>CELL_E[2].OUT_SEC_TMIN[12]</td></tr>

<tr><td>C405PLBICUABUS0</td><td>output</td><td>CELL_E[11].OUT_SEC_TMIN[15]</td></tr>

<tr><td>C405PLBICUABUS1</td><td>output</td><td>CELL_E[11].OUT_SEC_TMIN[14]</td></tr>

<tr><td>C405PLBICUABUS10</td><td>output</td><td>CELL_E[9].OUT_SEC_TMIN[13]</td></tr>

<tr><td>C405PLBICUABUS11</td><td>output</td><td>CELL_E[9].OUT_SEC_TMIN[12]</td></tr>

<tr><td>C405PLBICUABUS12</td><td>output</td><td>CELL_E[8].OUT_SEC_TMIN[15]</td></tr>

<tr><td>C405PLBICUABUS13</td><td>output</td><td>CELL_E[8].OUT_SEC_TMIN[14]</td></tr>

<tr><td>C405PLBICUABUS14</td><td>output</td><td>CELL_E[8].OUT_SEC_TMIN[13]</td></tr>

<tr><td>C405PLBICUABUS15</td><td>output</td><td>CELL_E[8].OUT_SEC_TMIN[12]</td></tr>

<tr><td>C405PLBICUABUS16</td><td>output</td><td>CELL_E[7].OUT_SEC_TMIN[15]</td></tr>

<tr><td>C405PLBICUABUS17</td><td>output</td><td>CELL_E[7].OUT_SEC_TMIN[14]</td></tr>

<tr><td>C405PLBICUABUS18</td><td>output</td><td>CELL_E[7].OUT_SEC_TMIN[13]</td></tr>

<tr><td>C405PLBICUABUS19</td><td>output</td><td>CELL_E[7].OUT_SEC_TMIN[12]</td></tr>

<tr><td>C405PLBICUABUS2</td><td>output</td><td>CELL_E[11].OUT_SEC_TMIN[13]</td></tr>

<tr><td>C405PLBICUABUS20</td><td>output</td><td>CELL_E[6].OUT_SEC_TMIN[15]</td></tr>

<tr><td>C405PLBICUABUS21</td><td>output</td><td>CELL_E[6].OUT_SEC_TMIN[14]</td></tr>

<tr><td>C405PLBICUABUS22</td><td>output</td><td>CELL_E[6].OUT_SEC_TMIN[13]</td></tr>

<tr><td>C405PLBICUABUS23</td><td>output</td><td>CELL_E[6].OUT_SEC_TMIN[12]</td></tr>

<tr><td>C405PLBICUABUS24</td><td>output</td><td>CELL_E[5].OUT_SEC_TMIN[15]</td></tr>

<tr><td>C405PLBICUABUS25</td><td>output</td><td>CELL_E[5].OUT_SEC_TMIN[14]</td></tr>

<tr><td>C405PLBICUABUS26</td><td>output</td><td>CELL_E[5].OUT_SEC_TMIN[13]</td></tr>

<tr><td>C405PLBICUABUS27</td><td>output</td><td>CELL_E[5].OUT_SEC_TMIN[12]</td></tr>

<tr><td>C405PLBICUABUS28</td><td>output</td><td>CELL_E[4].OUT_SEC_TMIN[15]</td></tr>

<tr><td>C405PLBICUABUS29</td><td>output</td><td>CELL_E[4].OUT_SEC_TMIN[14]</td></tr>

<tr><td>C405PLBICUABUS3</td><td>output</td><td>CELL_E[11].OUT_SEC_TMIN[12]</td></tr>

<tr><td>C405PLBICUABUS4</td><td>output</td><td>CELL_E[10].OUT_SEC_TMIN[15]</td></tr>

<tr><td>C405PLBICUABUS5</td><td>output</td><td>CELL_E[10].OUT_SEC_TMIN[14]</td></tr>

<tr><td>C405PLBICUABUS6</td><td>output</td><td>CELL_E[10].OUT_SEC_TMIN[13]</td></tr>

<tr><td>C405PLBICUABUS7</td><td>output</td><td>CELL_E[10].OUT_SEC_TMIN[12]</td></tr>

<tr><td>C405PLBICUABUS8</td><td>output</td><td>CELL_E[9].OUT_SEC_TMIN[15]</td></tr>

<tr><td>C405PLBICUABUS9</td><td>output</td><td>CELL_E[9].OUT_SEC_TMIN[14]</td></tr>

<tr><td>C405PLBICUCACHEABLE</td><td>output</td><td>CELL_E[12].OUT_SEC_TMIN[12]</td></tr>

<tr><td>C405PLBICUPRIORITY0</td><td>output</td><td>CELL_E[2].OUT_SEC_TMIN[14]</td></tr>

<tr><td>C405PLBICUPRIORITY1</td><td>output</td><td>CELL_E[2].OUT_SEC_TMIN[13]</td></tr>

<tr><td>C405PLBICUREQUEST</td><td>output</td><td>CELL_E[2].OUT_SEC_TMIN[15]</td></tr>

<tr><td>C405PLBICUSIZE2</td><td>output</td><td>CELL_E[12].OUT_SEC_TMIN[15]</td></tr>

<tr><td>C405PLBICUSIZE3</td><td>output</td><td>CELL_E[12].OUT_SEC_TMIN[14]</td></tr>

<tr><td>C405PLBICUU0ATTR</td><td>output</td><td>CELL_E[12].OUT_SEC_TMIN[13]</td></tr>

<tr><td>C405RSTCHIPRESETREQ</td><td>output</td><td>CELL_E[0].OUT_FAN_TMIN[4]</td></tr>

<tr><td>C405RSTCORERESETREQ</td><td>output</td><td>CELL_E[0].OUT_FAN_TMIN[5]</td></tr>

<tr><td>C405RSTSYSRESETREQ</td><td>output</td><td>CELL_E[14].OUT_FAN_TMIN[4]</td></tr>

<tr><td>C405TRCCYCLE</td><td>output</td><td>CELL_N[7].OUT_FAN_TMIN[0]</td></tr>

<tr><td>C405TRCEVENEXECUTIONSTATUS0</td><td>output</td><td>CELL_N[7].OUT_FAN_TMIN[1]</td></tr>

<tr><td>C405TRCEVENEXECUTIONSTATUS1</td><td>output</td><td>CELL_N[7].OUT_FAN_TMIN[2]</td></tr>

<tr><td>C405TRCODDEXECUTIONSTATUS0</td><td>output</td><td>CELL_N[7].OUT_FAN_TMIN[3]</td></tr>

<tr><td>C405TRCODDEXECUTIONSTATUS1</td><td>output</td><td>CELL_N[0].OUT_FAN_TMIN[4]</td></tr>

<tr><td>C405TRCTRACESTATUS0</td><td>output</td><td>CELL_N[0].OUT_FAN_TMIN[5]</td></tr>

<tr><td>C405TRCTRACESTATUS1</td><td>output</td><td>CELL_N[7].OUT_FAN_TMIN[4]</td></tr>

<tr><td>C405TRCTRACESTATUS2</td><td>output</td><td>CELL_N[7].OUT_FAN_TMIN[5]</td></tr>

<tr><td>C405TRCTRACESTATUS3</td><td>output</td><td>CELL_N[0].OUT_FAN_TMIN[6]</td></tr>

<tr><td>C405TRCTRIGGEREVENTOUT</td><td>output</td><td>CELL_N[0].OUT_FAN_TMIN[7]</td></tr>

<tr><td>C405TRCTRIGGEREVENTTYPE0</td><td>output</td><td>CELL_N[7].OUT_FAN_TMIN[6]</td></tr>

<tr><td>C405TRCTRIGGEREVENTTYPE1</td><td>output</td><td>CELL_N[7].OUT_FAN_TMIN[7]</td></tr>

<tr><td>C405TRCTRIGGEREVENTTYPE10</td><td>output</td><td>CELL_N[4].OUT_SEC_TMIN[15]</td></tr>

<tr><td>C405TRCTRIGGEREVENTTYPE2</td><td>output</td><td>CELL_N[0].OUT_SEC_TMIN[15]</td></tr>

<tr><td>C405TRCTRIGGEREVENTTYPE3</td><td>output</td><td>CELL_N[0].OUT_SEC_TMIN[14]</td></tr>

<tr><td>C405TRCTRIGGEREVENTTYPE4</td><td>output</td><td>CELL_N[1].OUT_SEC_TMIN[15]</td></tr>

<tr><td>C405TRCTRIGGEREVENTTYPE5</td><td>output</td><td>CELL_N[1].OUT_SEC_TMIN[14]</td></tr>

<tr><td>C405TRCTRIGGEREVENTTYPE6</td><td>output</td><td>CELL_N[2].OUT_SEC_TMIN[15]</td></tr>

<tr><td>C405TRCTRIGGEREVENTTYPE7</td><td>output</td><td>CELL_N[2].OUT_SEC_TMIN[14]</td></tr>

<tr><td>C405TRCTRIGGEREVENTTYPE8</td><td>output</td><td>CELL_N[3].OUT_SEC_TMIN[15]</td></tr>

<tr><td>C405TRCTRIGGEREVENTTYPE9</td><td>output</td><td>CELL_N[3].OUT_SEC_TMIN[14]</td></tr>

<tr><td>C405XXXMACHINECHECK</td><td>output</td><td>CELL_E[14].OUT_FAN_TMIN[6]</td></tr>

<tr><td>CPMC405CLOCK</td><td>input</td><td>CELL_E[9].IMUX_CLK[0]</td></tr>

<tr><td>CPMC405CORECLKINACTIVE</td><td>input</td><td>CELL_E[5].IMUX_G1_DATA[2]</td></tr>

<tr><td>CPMC405CPUCLKEN</td><td>input</td><td>CELL_E[1].IMUX_CE[0]</td></tr>

<tr><td>CPMC405JTAGCLKEN</td><td>input</td><td>CELL_E[3].IMUX_CE[0]</td></tr>

<tr><td>CPMC405TIMERCLKEN</td><td>input</td><td>CELL_E[2].IMUX_CE[0]</td></tr>

<tr><td>CPMC405TIMERTICK</td><td>input</td><td>CELL_E[3].IMUX_CLK[0]</td></tr>

<tr><td>DBGC405DEBUGHALT</td><td>input</td><td>CELL_E[1].IMUX_G0_DATA[2]</td></tr>

<tr><td>DBGC405EXTBUSHOLDACK</td><td>input</td><td>CELL_E[4].IMUX_G0_DATA[2]</td></tr>

<tr><td>DBGC405UNCONDDEBUGEVENT</td><td>input</td><td>CELL_E[2].IMUX_G0_DATA[2]</td></tr>

<tr><td>DCRC405ACK</td><td>input</td><td>CELL_W[8].IMUX_G0_DATA[1]</td></tr>

<tr><td>DCRC405DBUSIN0</td><td>input</td><td>CELL_W[9].IMUX_G0_DATA[1]</td></tr>

<tr><td>DCRC405DBUSIN1</td><td>input</td><td>CELL_W[9].IMUX_G1_DATA[1]</td></tr>

<tr><td>DCRC405DBUSIN10</td><td>input</td><td>CELL_W[14].IMUX_G0_DATA[1]</td></tr>

<tr><td>DCRC405DBUSIN11</td><td>input</td><td>CELL_W[14].IMUX_G1_DATA[1]</td></tr>

<tr><td>DCRC405DBUSIN12</td><td>input</td><td>CELL_W[15].IMUX_G0_DATA[1]</td></tr>

<tr><td>DCRC405DBUSIN13</td><td>input</td><td>CELL_W[15].IMUX_G1_DATA[1]</td></tr>

<tr><td>DCRC405DBUSIN14</td><td>input</td><td>CELL_W[0].IMUX_G2_DATA[1]</td></tr>

<tr><td>DCRC405DBUSIN15</td><td>input</td><td>CELL_W[0].IMUX_G3_DATA[1]</td></tr>

<tr><td>DCRC405DBUSIN16</td><td>input</td><td>CELL_W[1].IMUX_G2_DATA[1]</td></tr>

<tr><td>DCRC405DBUSIN17</td><td>input</td><td>CELL_W[1].IMUX_G3_DATA[1]</td></tr>

<tr><td>DCRC405DBUSIN18</td><td>input</td><td>CELL_W[2].IMUX_G2_DATA[1]</td></tr>

<tr><td>DCRC405DBUSIN19</td><td>input</td><td>CELL_W[2].IMUX_G3_DATA[1]</td></tr>

<tr><td>DCRC405DBUSIN2</td><td>input</td><td>CELL_W[10].IMUX_G0_DATA[1]</td></tr>

<tr><td>DCRC405DBUSIN20</td><td>input</td><td>CELL_W[3].IMUX_G2_DATA[1]</td></tr>

<tr><td>DCRC405DBUSIN21</td><td>input</td><td>CELL_W[3].IMUX_G3_DATA[1]</td></tr>

<tr><td>DCRC405DBUSIN22</td><td>input</td><td>CELL_W[4].IMUX_G0_DATA[1]</td></tr>

<tr><td>DCRC405DBUSIN23</td><td>input</td><td>CELL_W[4].IMUX_G1_DATA[1]</td></tr>

<tr><td>DCRC405DBUSIN24</td><td>input</td><td>CELL_W[5].IMUX_G0_DATA[1]</td></tr>

<tr><td>DCRC405DBUSIN25</td><td>input</td><td>CELL_W[5].IMUX_G1_DATA[1]</td></tr>

<tr><td>DCRC405DBUSIN26</td><td>input</td><td>CELL_W[6].IMUX_G0_DATA[1]</td></tr>

<tr><td>DCRC405DBUSIN27</td><td>input</td><td>CELL_W[6].IMUX_G1_DATA[1]</td></tr>

<tr><td>DCRC405DBUSIN28</td><td>input</td><td>CELL_W[7].IMUX_G0_DATA[1]</td></tr>

<tr><td>DCRC405DBUSIN29</td><td>input</td><td>CELL_W[7].IMUX_G1_DATA[1]</td></tr>

<tr><td>DCRC405DBUSIN3</td><td>input</td><td>CELL_W[10].IMUX_G1_DATA[1]</td></tr>

<tr><td>DCRC405DBUSIN30</td><td>input</td><td>CELL_W[8].IMUX_G1_DATA[1]</td></tr>

<tr><td>DCRC405DBUSIN31</td><td>input</td><td>CELL_W[8].IMUX_G2_DATA[1]</td></tr>

<tr><td>DCRC405DBUSIN4</td><td>input</td><td>CELL_W[11].IMUX_G0_DATA[1]</td></tr>

<tr><td>DCRC405DBUSIN5</td><td>input</td><td>CELL_W[11].IMUX_G1_DATA[1]</td></tr>

<tr><td>DCRC405DBUSIN6</td><td>input</td><td>CELL_W[12].IMUX_G0_DATA[1]</td></tr>

<tr><td>DCRC405DBUSIN7</td><td>input</td><td>CELL_W[12].IMUX_G1_DATA[1]</td></tr>

<tr><td>DCRC405DBUSIN8</td><td>input</td><td>CELL_W[13].IMUX_G0_DATA[1]</td></tr>

<tr><td>DCRC405DBUSIN9</td><td>input</td><td>CELL_W[13].IMUX_G1_DATA[1]</td></tr>

<tr><td>DSARCVALUE0</td><td>input</td><td>CELL_N[5].IMUX_TI[0]</td></tr>

<tr><td>DSARCVALUE1</td><td>input</td><td>CELL_N[5].IMUX_TI[1]</td></tr>

<tr><td>DSARCVALUE2</td><td>input</td><td>CELL_N[5].IMUX_TS[0]</td></tr>

<tr><td>DSARCVALUE3</td><td>input</td><td>CELL_N[5].IMUX_TS[1]</td></tr>

<tr><td>DSARCVALUE4</td><td>input</td><td>CELL_N[6].IMUX_TI[0]</td></tr>

<tr><td>DSARCVALUE5</td><td>input</td><td>CELL_N[6].IMUX_TI[1]</td></tr>

<tr><td>DSARCVALUE6</td><td>input</td><td>CELL_N[6].IMUX_TS[0]</td></tr>

<tr><td>DSARCVALUE7</td><td>input</td><td>CELL_N[6].IMUX_TS[1]</td></tr>

<tr><td>DSCNTLVALUE0</td><td>input</td><td>CELL_N[1].IMUX_TI[0]</td></tr>

<tr><td>DSCNTLVALUE1</td><td>input</td><td>CELL_N[1].IMUX_TI[1]</td></tr>

<tr><td>DSCNTLVALUE2</td><td>input</td><td>CELL_N[1].IMUX_TS[0]</td></tr>

<tr><td>DSCNTLVALUE3</td><td>input</td><td>CELL_N[1].IMUX_TS[1]</td></tr>

<tr><td>DSCNTLVALUE4</td><td>input</td><td>CELL_N[2].IMUX_TI[1]</td></tr>

<tr><td>DSCNTLVALUE5</td><td>input</td><td>CELL_N[2].IMUX_TS[0]</td></tr>

<tr><td>DSCNTLVALUE6</td><td>input</td><td>CELL_N[2].IMUX_TS[1]</td></tr>

<tr><td>DSCNTLVALUE7</td><td>input</td><td>CELL_N[4].IMUX_TS[1]</td></tr>

<tr><td>DSOCMBRAMABUS10</td><td>output</td><td>CELL_N[5].OUT_FAN_TMIN[2]</td></tr>

<tr><td>DSOCMBRAMABUS11</td><td>output</td><td>CELL_N[5].OUT_FAN_TMIN[3]</td></tr>

<tr><td>DSOCMBRAMABUS12</td><td>output</td><td>CELL_N[5].OUT_FAN_TMIN[4]</td></tr>

<tr><td>DSOCMBRAMABUS13</td><td>output</td><td>CELL_N[5].OUT_FAN_TMIN[5]</td></tr>

<tr><td>DSOCMBRAMABUS14</td><td>output</td><td>CELL_N[5].OUT_FAN_TMIN[6]</td></tr>

<tr><td>DSOCMBRAMABUS15</td><td>output</td><td>CELL_N[5].OUT_FAN_TMIN[7]</td></tr>

<tr><td>DSOCMBRAMABUS16</td><td>output</td><td>CELL_N[0].IMUX_BRAM_ADDRA_N3[0], CELL_N[5].OUT_SEC_TMIN[15], CELL_N[7].IMUX_BRAM_ADDRA_N3[0]</td></tr>

<tr><td>DSOCMBRAMABUS17</td><td>output</td><td>CELL_N[0].IMUX_BRAM_ADDRA_N3[1], CELL_N[5].OUT_SEC_TMIN[14], CELL_N[7].IMUX_BRAM_ADDRA_N3[1]</td></tr>

<tr><td>DSOCMBRAMABUS18</td><td>output</td><td>CELL_N[0].IMUX_BRAM_ADDRA_N3[2], CELL_N[5].OUT_SEC_TMIN[13], CELL_N[7].IMUX_BRAM_ADDRA_N3[2]</td></tr>

<tr><td>DSOCMBRAMABUS19</td><td>output</td><td>CELL_N[0].IMUX_BRAM_ADDRA_N3[3], CELL_N[5].OUT_SEC_TMIN[12], CELL_N[7].IMUX_BRAM_ADDRA_N3[3]</td></tr>

<tr><td>DSOCMBRAMABUS20</td><td>output</td><td>CELL_N[0].IMUX_BRAM_ADDRA_N2[0], CELL_N[6].OUT_FAN_TMIN[0], CELL_N[7].IMUX_BRAM_ADDRA_N2[0]</td></tr>

<tr><td>DSOCMBRAMABUS21</td><td>output</td><td>CELL_N[0].IMUX_BRAM_ADDRA_N2[1], CELL_N[6].OUT_FAN_TMIN[1], CELL_N[7].IMUX_BRAM_ADDRA_N2[1]</td></tr>

<tr><td>DSOCMBRAMABUS22</td><td>output</td><td>CELL_N[0].IMUX_BRAM_ADDRA_N2[2], CELL_N[6].OUT_FAN_TMIN[2], CELL_N[7].IMUX_BRAM_ADDRA_N2[2]</td></tr>

<tr><td>DSOCMBRAMABUS23</td><td>output</td><td>CELL_N[0].IMUX_BRAM_ADDRA_N2[3], CELL_N[6].OUT_FAN_TMIN[3], CELL_N[7].IMUX_BRAM_ADDRA_N2[3]</td></tr>

<tr><td>DSOCMBRAMABUS24</td><td>output</td><td>CELL_N[0].IMUX_BRAM_ADDRA_N1[0], CELL_N[6].OUT_FAN_TMIN[4], CELL_N[7].IMUX_BRAM_ADDRA_N1[0]</td></tr>

<tr><td>DSOCMBRAMABUS25</td><td>output</td><td>CELL_N[0].IMUX_BRAM_ADDRA_N1[1], CELL_N[6].OUT_FAN_TMIN[5], CELL_N[7].IMUX_BRAM_ADDRA_N1[1]</td></tr>

<tr><td>DSOCMBRAMABUS26</td><td>output</td><td>CELL_N[0].IMUX_BRAM_ADDRA_N1[2], CELL_N[6].OUT_FAN_TMIN[6], CELL_N[7].IMUX_BRAM_ADDRA_N1[2]</td></tr>

<tr><td>DSOCMBRAMABUS27</td><td>output</td><td>CELL_N[0].IMUX_BRAM_ADDRA_N1[3], CELL_N[6].OUT_FAN_TMIN[7], CELL_N[7].IMUX_BRAM_ADDRA_N1[3]</td></tr>

<tr><td>DSOCMBRAMABUS28</td><td>output</td><td>CELL_N[0].IMUX_BRAM_ADDRA[0], CELL_N[6].OUT_SEC_TMIN[15], CELL_N[7].IMUX_BRAM_ADDRA[0]</td></tr>

<tr><td>DSOCMBRAMABUS29</td><td>output</td><td>CELL_N[0].IMUX_BRAM_ADDRA[1], CELL_N[6].OUT_SEC_TMIN[14], CELL_N[7].IMUX_BRAM_ADDRA[1]</td></tr>

<tr><td>DSOCMBRAMABUS8</td><td>output</td><td>CELL_N[5].OUT_FAN_TMIN[0]</td></tr>

<tr><td>DSOCMBRAMABUS9</td><td>output</td><td>CELL_N[5].OUT_FAN_TMIN[1]</td></tr>

<tr><td>DSOCMBRAMBYTEWRITE0</td><td>output</td><td>CELL_N[0].OUT_FAN_TMIN[0]</td></tr>

<tr><td>DSOCMBRAMBYTEWRITE1</td><td>output</td><td>CELL_N[0].OUT_FAN_TMIN[1]</td></tr>

<tr><td>DSOCMBRAMBYTEWRITE2</td><td>output</td><td>CELL_N[0].OUT_FAN_TMIN[2]</td></tr>

<tr><td>DSOCMBRAMBYTEWRITE3</td><td>output</td><td>CELL_N[0].OUT_FAN_TMIN[3]</td></tr>

<tr><td>DSOCMBRAMEN</td><td>output</td><td>CELL_N[6].OUT_SEC_TMIN[13]</td></tr>

<tr><td>DSOCMBRAMWRDBUS0</td><td>output</td><td>CELL_N[1].OUT_FAN_TMIN[0]</td></tr>

<tr><td>DSOCMBRAMWRDBUS1</td><td>output</td><td>CELL_N[1].OUT_FAN_TMIN[1]</td></tr>

<tr><td>DSOCMBRAMWRDBUS10</td><td>output</td><td>CELL_N[2].OUT_FAN_TMIN[2]</td></tr>

<tr><td>DSOCMBRAMWRDBUS11</td><td>output</td><td>CELL_N[2].OUT_FAN_TMIN[3]</td></tr>

<tr><td>DSOCMBRAMWRDBUS12</td><td>output</td><td>CELL_N[2].OUT_FAN_TMIN[4]</td></tr>

<tr><td>DSOCMBRAMWRDBUS13</td><td>output</td><td>CELL_N[2].OUT_FAN_TMIN[5]</td></tr>

<tr><td>DSOCMBRAMWRDBUS14</td><td>output</td><td>CELL_N[2].OUT_FAN_TMIN[6]</td></tr>

<tr><td>DSOCMBRAMWRDBUS15</td><td>output</td><td>CELL_N[2].OUT_FAN_TMIN[7]</td></tr>

<tr><td>DSOCMBRAMWRDBUS16</td><td>output</td><td>CELL_N[3].OUT_FAN_TMIN[0]</td></tr>

<tr><td>DSOCMBRAMWRDBUS17</td><td>output</td><td>CELL_N[3].OUT_FAN_TMIN[1]</td></tr>

<tr><td>DSOCMBRAMWRDBUS18</td><td>output</td><td>CELL_N[3].OUT_FAN_TMIN[2]</td></tr>

<tr><td>DSOCMBRAMWRDBUS19</td><td>output</td><td>CELL_N[3].OUT_FAN_TMIN[3]</td></tr>

<tr><td>DSOCMBRAMWRDBUS2</td><td>output</td><td>CELL_N[1].OUT_FAN_TMIN[2]</td></tr>

<tr><td>DSOCMBRAMWRDBUS20</td><td>output</td><td>CELL_N[3].OUT_FAN_TMIN[4]</td></tr>

<tr><td>DSOCMBRAMWRDBUS21</td><td>output</td><td>CELL_N[3].OUT_FAN_TMIN[5]</td></tr>

<tr><td>DSOCMBRAMWRDBUS22</td><td>output</td><td>CELL_N[3].OUT_FAN_TMIN[6]</td></tr>

<tr><td>DSOCMBRAMWRDBUS23</td><td>output</td><td>CELL_N[3].OUT_FAN_TMIN[7]</td></tr>

<tr><td>DSOCMBRAMWRDBUS24</td><td>output</td><td>CELL_N[4].OUT_FAN_TMIN[0]</td></tr>

<tr><td>DSOCMBRAMWRDBUS25</td><td>output</td><td>CELL_N[4].OUT_FAN_TMIN[1]</td></tr>

<tr><td>DSOCMBRAMWRDBUS26</td><td>output</td><td>CELL_N[4].OUT_FAN_TMIN[2]</td></tr>

<tr><td>DSOCMBRAMWRDBUS27</td><td>output</td><td>CELL_N[4].OUT_FAN_TMIN[3]</td></tr>

<tr><td>DSOCMBRAMWRDBUS28</td><td>output</td><td>CELL_N[4].OUT_FAN_TMIN[4]</td></tr>

<tr><td>DSOCMBRAMWRDBUS29</td><td>output</td><td>CELL_N[4].OUT_FAN_TMIN[5]</td></tr>

<tr><td>DSOCMBRAMWRDBUS3</td><td>output</td><td>CELL_N[1].OUT_FAN_TMIN[3]</td></tr>

<tr><td>DSOCMBRAMWRDBUS30</td><td>output</td><td>CELL_N[4].OUT_FAN_TMIN[6]</td></tr>

<tr><td>DSOCMBRAMWRDBUS31</td><td>output</td><td>CELL_N[4].OUT_FAN_TMIN[7]</td></tr>

<tr><td>DSOCMBRAMWRDBUS4</td><td>output</td><td>CELL_N[1].OUT_FAN_TMIN[4]</td></tr>

<tr><td>DSOCMBRAMWRDBUS5</td><td>output</td><td>CELL_N[1].OUT_FAN_TMIN[5]</td></tr>

<tr><td>DSOCMBRAMWRDBUS6</td><td>output</td><td>CELL_N[1].OUT_FAN_TMIN[6]</td></tr>

<tr><td>DSOCMBRAMWRDBUS7</td><td>output</td><td>CELL_N[1].OUT_FAN_TMIN[7]</td></tr>

<tr><td>DSOCMBRAMWRDBUS8</td><td>output</td><td>CELL_N[2].OUT_FAN_TMIN[0]</td></tr>

<tr><td>DSOCMBRAMWRDBUS9</td><td>output</td><td>CELL_N[2].OUT_FAN_TMIN[1]</td></tr>

<tr><td>DSOCMBUSY</td><td>output</td><td>CELL_N[6].OUT_SEC_TMIN[12]</td></tr>

<tr><td>DSOCMRDADDRVALID</td><td>output</td><td>CELL_N[4].OUT_SEC_TMIN[13]</td></tr>

<tr><td>EICC405CRITINPUTIRQ</td><td>input</td><td>CELL_E[10].IMUX_G0_DATA[2]</td></tr>

<tr><td>EICC405EXTINPUTIRQ</td><td>input</td><td>CELL_E[15].IMUX_G0_DATA[2]</td></tr>

<tr><td>ISARCVALUE0</td><td>input</td><td>CELL_S[4].IMUX_TI[0]</td></tr>

<tr><td>ISARCVALUE1</td><td>input</td><td>CELL_S[4].IMUX_TI[1]</td></tr>

<tr><td>ISARCVALUE2</td><td>input</td><td>CELL_S[4].IMUX_TS[0]</td></tr>

<tr><td>ISARCVALUE3</td><td>input</td><td>CELL_S[4].IMUX_TS[1]</td></tr>

<tr><td>ISARCVALUE4</td><td>input</td><td>CELL_S[5].IMUX_TI[0]</td></tr>

<tr><td>ISARCVALUE5</td><td>input</td><td>CELL_S[5].IMUX_TI[1]</td></tr>

<tr><td>ISARCVALUE6</td><td>input</td><td>CELL_S[5].IMUX_TS[0]</td></tr>

<tr><td>ISARCVALUE7</td><td>input</td><td>CELL_S[5].IMUX_TS[1]</td></tr>

<tr><td>ISCNTLVALUE0</td><td>input</td><td>CELL_S[2].IMUX_SR[0]</td></tr>

<tr><td>ISCNTLVALUE1</td><td>input</td><td>CELL_S[2].IMUX_SR[1]</td></tr>

<tr><td>ISCNTLVALUE2</td><td>input</td><td>CELL_S[3].IMUX_SR[0]</td></tr>

<tr><td>ISCNTLVALUE3</td><td>input</td><td>CELL_S[3].IMUX_SR[1]</td></tr>

<tr><td>ISCNTLVALUE4</td><td>input</td><td>CELL_S[5].IMUX_G0_DATA[0]</td></tr>

<tr><td>ISCNTLVALUE5</td><td>input</td><td>CELL_S[5].IMUX_G1_DATA[0]</td></tr>

<tr><td>ISCNTLVALUE6</td><td>input</td><td>CELL_S[2].IMUX_G0_DATA[0]</td></tr>

<tr><td>ISCNTLVALUE7</td><td>input</td><td>CELL_S[2].IMUX_G1_DATA[0]</td></tr>

<tr><td>ISOCMBRAMEN</td><td>output</td><td>CELL_S[2].OUT_SEC_TMIN[13]</td></tr>

<tr><td>ISOCMBRAMEVENWRITEEN</td><td>output</td><td>CELL_S[2].OUT_SEC_TMIN[14]</td></tr>

<tr><td>ISOCMBRAMODDWRITEEN</td><td>output</td><td>CELL_S[2].OUT_SEC_TMIN[15]</td></tr>

<tr><td>ISOCMBRAMRDABUS10</td><td>output</td><td>CELL_S[6].OUT_FAN_TMIN[2]</td></tr>

<tr><td>ISOCMBRAMRDABUS11</td><td>output</td><td>CELL_S[6].OUT_FAN_TMIN[3]</td></tr>

<tr><td>ISOCMBRAMRDABUS12</td><td>output</td><td>CELL_S[6].OUT_FAN_TMIN[4]</td></tr>

<tr><td>ISOCMBRAMRDABUS13</td><td>output</td><td>CELL_S[6].OUT_FAN_TMIN[5]</td></tr>

<tr><td>ISOCMBRAMRDABUS14</td><td>output</td><td>CELL_S[6].OUT_FAN_TMIN[6]</td></tr>

<tr><td>ISOCMBRAMRDABUS15</td><td>output</td><td>CELL_S[0].IMUX_BRAM_ADDRB[0], CELL_S[6].OUT_FAN_TMIN[7], CELL_S[7].IMUX_BRAM_ADDRB[0]</td></tr>

<tr><td>ISOCMBRAMRDABUS16</td><td>output</td><td>CELL_S[0].IMUX_BRAM_ADDRB[1], CELL_S[6].OUT_SEC_TMIN[15], CELL_S[7].IMUX_BRAM_ADDRB[1]</td></tr>

<tr><td>ISOCMBRAMRDABUS17</td><td>output</td><td>CELL_S[0].IMUX_BRAM_ADDRB[2], CELL_S[6].OUT_SEC_TMIN[14], CELL_S[7].IMUX_BRAM_ADDRB[2]</td></tr>

<tr><td>ISOCMBRAMRDABUS18</td><td>output</td><td>CELL_S[0].IMUX_BRAM_ADDRB[3], CELL_S[6].OUT_SEC_TMIN[13], CELL_S[7].IMUX_BRAM_ADDRB[3]</td></tr>

<tr><td>ISOCMBRAMRDABUS19</td><td>output</td><td>CELL_S[0].IMUX_BRAM_ADDRB_S1[0], CELL_S[6].OUT_SEC_TMIN[12], CELL_S[7].IMUX_BRAM_ADDRB_S1[0]</td></tr>

<tr><td>ISOCMBRAMRDABUS20</td><td>output</td><td>CELL_S[0].IMUX_BRAM_ADDRB_S1[1], CELL_S[7].IMUX_BRAM_ADDRB_S1[1], CELL_S[7].OUT_FAN_TMIN[0]</td></tr>

<tr><td>ISOCMBRAMRDABUS21</td><td>output</td><td>CELL_S[0].IMUX_BRAM_ADDRB_S1[2], CELL_S[7].IMUX_BRAM_ADDRB_S1[2], CELL_S[7].OUT_FAN_TMIN[1]</td></tr>

<tr><td>ISOCMBRAMRDABUS22</td><td>output</td><td>CELL_S[0].IMUX_BRAM_ADDRB_S1[3], CELL_S[7].IMUX_BRAM_ADDRB_S1[3], CELL_S[7].OUT_FAN_TMIN[2]</td></tr>

<tr><td>ISOCMBRAMRDABUS23</td><td>output</td><td>CELL_S[0].IMUX_BRAM_ADDRB_S2[0], CELL_S[7].IMUX_BRAM_ADDRB_S2[0], CELL_S[7].OUT_FAN_TMIN[3]</td></tr>

<tr><td>ISOCMBRAMRDABUS24</td><td>output</td><td>CELL_S[0].IMUX_BRAM_ADDRB_S2[1], CELL_S[7].IMUX_BRAM_ADDRB_S2[1], CELL_S[7].OUT_FAN_TMIN[4]</td></tr>

<tr><td>ISOCMBRAMRDABUS25</td><td>output</td><td>CELL_S[0].IMUX_BRAM_ADDRB_S2[2], CELL_S[7].IMUX_BRAM_ADDRB_S2[2], CELL_S[7].OUT_FAN_TMIN[5]</td></tr>

<tr><td>ISOCMBRAMRDABUS26</td><td>output</td><td>CELL_S[0].IMUX_BRAM_ADDRB_S2[3], CELL_S[7].IMUX_BRAM_ADDRB_S2[3], CELL_S[7].OUT_FAN_TMIN[6]</td></tr>

<tr><td>ISOCMBRAMRDABUS27</td><td>output</td><td>CELL_S[0].IMUX_BRAM_ADDRB_S3[0], CELL_S[7].IMUX_BRAM_ADDRB_S3[0], CELL_S[7].OUT_FAN_TMIN[7]</td></tr>

<tr><td>ISOCMBRAMRDABUS28</td><td>output</td><td>CELL_S[0].IMUX_BRAM_ADDRB_S3[1], CELL_S[7].IMUX_BRAM_ADDRB_S3[1], CELL_S[7].OUT_SEC_TMIN[15]</td></tr>

<tr><td>ISOCMBRAMRDABUS8</td><td>output</td><td>CELL_S[6].OUT_FAN_TMIN[0]</td></tr>

<tr><td>ISOCMBRAMRDABUS9</td><td>output</td><td>CELL_S[6].OUT_FAN_TMIN[1]</td></tr>

<tr><td>ISOCMBRAMWRABUS10</td><td>output</td><td>CELL_S[0].OUT_FAN_TMIN[2]</td></tr>

<tr><td>ISOCMBRAMWRABUS11</td><td>output</td><td>CELL_S[0].OUT_FAN_TMIN[3]</td></tr>

<tr><td>ISOCMBRAMWRABUS12</td><td>output</td><td>CELL_S[0].OUT_FAN_TMIN[4]</td></tr>

<tr><td>ISOCMBRAMWRABUS13</td><td>output</td><td>CELL_S[0].OUT_FAN_TMIN[5]</td></tr>

<tr><td>ISOCMBRAMWRABUS14</td><td>output</td><td>CELL_S[0].OUT_FAN_TMIN[6]</td></tr>

<tr><td>ISOCMBRAMWRABUS15</td><td>output</td><td>CELL_S[0].IMUX_BRAM_ADDRA[0], CELL_S[0].OUT_FAN_TMIN[7], CELL_S[7].IMUX_BRAM_ADDRA[0]</td></tr>

<tr><td>ISOCMBRAMWRABUS16</td><td>output</td><td>CELL_S[0].IMUX_BRAM_ADDRA[1], CELL_S[0].OUT_SEC_TMIN[15], CELL_S[7].IMUX_BRAM_ADDRA[1]</td></tr>

<tr><td>ISOCMBRAMWRABUS17</td><td>output</td><td>CELL_S[0].IMUX_BRAM_ADDRA[2], CELL_S[0].OUT_SEC_TMIN[14], CELL_S[7].IMUX_BRAM_ADDRA[2]</td></tr>

<tr><td>ISOCMBRAMWRABUS18</td><td>output</td><td>CELL_S[0].IMUX_BRAM_ADDRA[3], CELL_S[0].OUT_SEC_TMIN[13], CELL_S[7].IMUX_BRAM_ADDRA[3]</td></tr>

<tr><td>ISOCMBRAMWRABUS19</td><td>output</td><td>CELL_S[0].IMUX_BRAM_ADDRA_S1[0], CELL_S[0].OUT_SEC_TMIN[12], CELL_S[7].IMUX_BRAM_ADDRA_S1[0]</td></tr>

<tr><td>ISOCMBRAMWRABUS20</td><td>output</td><td>CELL_S[0].IMUX_BRAM_ADDRA_S1[1], CELL_S[1].OUT_FAN_TMIN[0], CELL_S[7].IMUX_BRAM_ADDRA_S1[1]</td></tr>

<tr><td>ISOCMBRAMWRABUS21</td><td>output</td><td>CELL_S[0].IMUX_BRAM_ADDRA_S1[2], CELL_S[1].OUT_FAN_TMIN[1], CELL_S[7].IMUX_BRAM_ADDRA_S1[2]</td></tr>

<tr><td>ISOCMBRAMWRABUS22</td><td>output</td><td>CELL_S[0].IMUX_BRAM_ADDRA_S1[3], CELL_S[1].OUT_FAN_TMIN[2], CELL_S[7].IMUX_BRAM_ADDRA_S1[3]</td></tr>

<tr><td>ISOCMBRAMWRABUS23</td><td>output</td><td>CELL_S[0].IMUX_BRAM_ADDRA_S2[0], CELL_S[1].OUT_FAN_TMIN[3], CELL_S[7].IMUX_BRAM_ADDRA_S2[0]</td></tr>

<tr><td>ISOCMBRAMWRABUS24</td><td>output</td><td>CELL_S[0].IMUX_BRAM_ADDRA_S2[1], CELL_S[1].OUT_FAN_TMIN[4], CELL_S[7].IMUX_BRAM_ADDRA_S2[1]</td></tr>

<tr><td>ISOCMBRAMWRABUS25</td><td>output</td><td>CELL_S[0].IMUX_BRAM_ADDRA_S2[2], CELL_S[1].OUT_FAN_TMIN[5], CELL_S[7].IMUX_BRAM_ADDRA_S2[2]</td></tr>

<tr><td>ISOCMBRAMWRABUS26</td><td>output</td><td>CELL_S[0].IMUX_BRAM_ADDRA_S2[3], CELL_S[1].OUT_FAN_TMIN[6], CELL_S[7].IMUX_BRAM_ADDRA_S2[3]</td></tr>

<tr><td>ISOCMBRAMWRABUS27</td><td>output</td><td>CELL_S[0].IMUX_BRAM_ADDRA_S3[0], CELL_S[1].OUT_FAN_TMIN[7], CELL_S[7].IMUX_BRAM_ADDRA_S3[0]</td></tr>

<tr><td>ISOCMBRAMWRABUS28</td><td>output</td><td>CELL_S[0].IMUX_BRAM_ADDRA_S3[1], CELL_S[1].OUT_SEC_TMIN[15], CELL_S[7].IMUX_BRAM_ADDRA_S3[1]</td></tr>

<tr><td>ISOCMBRAMWRABUS8</td><td>output</td><td>CELL_S[0].OUT_FAN_TMIN[0]</td></tr>

<tr><td>ISOCMBRAMWRABUS9</td><td>output</td><td>CELL_S[0].OUT_FAN_TMIN[1]</td></tr>

<tr><td>ISOCMBRAMWRDBUS0</td><td>output</td><td>CELL_S[2].OUT_FAN_TMIN[0]</td></tr>

<tr><td>ISOCMBRAMWRDBUS1</td><td>output</td><td>CELL_S[2].OUT_FAN_TMIN[1]</td></tr>

<tr><td>ISOCMBRAMWRDBUS10</td><td>output</td><td>CELL_S[3].OUT_FAN_TMIN[2]</td></tr>

<tr><td>ISOCMBRAMWRDBUS11</td><td>output</td><td>CELL_S[3].OUT_FAN_TMIN[3]</td></tr>

<tr><td>ISOCMBRAMWRDBUS12</td><td>output</td><td>CELL_S[3].OUT_FAN_TMIN[4]</td></tr>

<tr><td>ISOCMBRAMWRDBUS13</td><td>output</td><td>CELL_S[3].OUT_FAN_TMIN[5]</td></tr>

<tr><td>ISOCMBRAMWRDBUS14</td><td>output</td><td>CELL_S[3].OUT_FAN_TMIN[6]</td></tr>

<tr><td>ISOCMBRAMWRDBUS15</td><td>output</td><td>CELL_S[3].OUT_FAN_TMIN[7]</td></tr>

<tr><td>ISOCMBRAMWRDBUS16</td><td>output</td><td>CELL_S[4].OUT_FAN_TMIN[0]</td></tr>

<tr><td>ISOCMBRAMWRDBUS17</td><td>output</td><td>CELL_S[4].OUT_FAN_TMIN[1]</td></tr>

<tr><td>ISOCMBRAMWRDBUS18</td><td>output</td><td>CELL_S[4].OUT_FAN_TMIN[2]</td></tr>

<tr><td>ISOCMBRAMWRDBUS19</td><td>output</td><td>CELL_S[4].OUT_FAN_TMIN[3]</td></tr>

<tr><td>ISOCMBRAMWRDBUS2</td><td>output</td><td>CELL_S[2].OUT_FAN_TMIN[2]</td></tr>

<tr><td>ISOCMBRAMWRDBUS20</td><td>output</td><td>CELL_S[4].OUT_FAN_TMIN[4]</td></tr>

<tr><td>ISOCMBRAMWRDBUS21</td><td>output</td><td>CELL_S[4].OUT_FAN_TMIN[5]</td></tr>

<tr><td>ISOCMBRAMWRDBUS22</td><td>output</td><td>CELL_S[4].OUT_FAN_TMIN[6]</td></tr>

<tr><td>ISOCMBRAMWRDBUS23</td><td>output</td><td>CELL_S[4].OUT_FAN_TMIN[7]</td></tr>

<tr><td>ISOCMBRAMWRDBUS24</td><td>output</td><td>CELL_S[5].OUT_FAN_TMIN[0]</td></tr>

<tr><td>ISOCMBRAMWRDBUS25</td><td>output</td><td>CELL_S[5].OUT_FAN_TMIN[1]</td></tr>

<tr><td>ISOCMBRAMWRDBUS26</td><td>output</td><td>CELL_S[5].OUT_FAN_TMIN[2]</td></tr>

<tr><td>ISOCMBRAMWRDBUS27</td><td>output</td><td>CELL_S[5].OUT_FAN_TMIN[3]</td></tr>

<tr><td>ISOCMBRAMWRDBUS28</td><td>output</td><td>CELL_S[5].OUT_FAN_TMIN[4]</td></tr>

<tr><td>ISOCMBRAMWRDBUS29</td><td>output</td><td>CELL_S[5].OUT_FAN_TMIN[5]</td></tr>

<tr><td>ISOCMBRAMWRDBUS3</td><td>output</td><td>CELL_S[2].OUT_FAN_TMIN[3]</td></tr>

<tr><td>ISOCMBRAMWRDBUS30</td><td>output</td><td>CELL_S[5].OUT_FAN_TMIN[6]</td></tr>

<tr><td>ISOCMBRAMWRDBUS31</td><td>output</td><td>CELL_S[5].OUT_FAN_TMIN[7]</td></tr>

<tr><td>ISOCMBRAMWRDBUS4</td><td>output</td><td>CELL_S[2].OUT_FAN_TMIN[4]</td></tr>

<tr><td>ISOCMBRAMWRDBUS5</td><td>output</td><td>CELL_S[2].OUT_FAN_TMIN[5]</td></tr>

<tr><td>ISOCMBRAMWRDBUS6</td><td>output</td><td>CELL_S[2].OUT_FAN_TMIN[6]</td></tr>

<tr><td>ISOCMBRAMWRDBUS7</td><td>output</td><td>CELL_S[2].OUT_FAN_TMIN[7]</td></tr>

<tr><td>ISOCMBRAMWRDBUS8</td><td>output</td><td>CELL_S[3].OUT_FAN_TMIN[0]</td></tr>

<tr><td>ISOCMBRAMWRDBUS9</td><td>output</td><td>CELL_S[3].OUT_FAN_TMIN[1]</td></tr>

<tr><td>ISOCMRDADDRVALID</td><td>output</td><td>CELL_S[1].OUT_SEC_TMIN[14]</td></tr>

<tr><td>JTGC405BNDSCANTDO</td><td>input</td><td>CELL_N[2].IMUX_G1_DATA[0]</td></tr>

<tr><td>JTGC405TCK</td><td>input</td><td>CELL_N[1].IMUX_CLK[0]</td></tr>

<tr><td>JTGC405TDI</td><td>input</td><td>CELL_N[1].IMUX_G1_DATA[0]</td></tr>

<tr><td>JTGC405TMS</td><td>input</td><td>CELL_N[1].IMUX_G2_DATA[0]</td></tr>

<tr><td>JTGC405TRSTNEG</td><td>input</td><td>CELL_E[12].IMUX_G2_DATA[2]</td></tr>

<tr><td>LSSDC405ACLK</td><td>input</td><td>CELL_S[7].IMUX_G1_DATA[5]</td></tr>

<tr><td>LSSDC405ARRAYCCLKNEG</td><td>input</td><td>CELL_S[0].IMUX_G2_DATA[5]</td></tr>

<tr><td>LSSDC405BCLK</td><td>input</td><td>CELL_S[0].IMUX_G3_DATA[5]</td></tr>

<tr><td>LSSDC405BISTCCLK</td><td>input</td><td>CELL_S[1].IMUX_G2_DATA[5]</td></tr>

<tr><td>LSSDC405CNTLPOINT</td><td>input</td><td>CELL_S[1].IMUX_G3_DATA[5]</td></tr>

<tr><td>LSSDC405SCANGATE</td><td>input</td><td>CELL_S[2].IMUX_G0_DATA[2]</td></tr>

<tr><td>LSSDC405SCANIN0</td><td>input</td><td>CELL_S[4].IMUX_G3_DATA[1]</td></tr>

<tr><td>LSSDC405SCANIN1</td><td>input</td><td>CELL_S[4].IMUX_G0_DATA[2]</td></tr>

<tr><td>LSSDC405SCANIN2</td><td>input</td><td>CELL_S[5].IMUX_G0_DATA[2]</td></tr>

<tr><td>LSSDC405SCANIN3</td><td>input</td><td>CELL_S[5].IMUX_G1_DATA[2]</td></tr>

<tr><td>LSSDC405SCANIN4</td><td>input</td><td>CELL_S[6].IMUX_G2_DATA[5]</td></tr>

<tr><td>LSSDC405SCANIN5</td><td>input</td><td>CELL_S[6].IMUX_G3_DATA[5]</td></tr>

<tr><td>LSSDC405SCANIN6</td><td>input</td><td>CELL_S[7].IMUX_G2_DATA[5]</td></tr>

<tr><td>LSSDC405SCANIN7</td><td>input</td><td>CELL_S[7].IMUX_G3_DATA[5]</td></tr>

<tr><td>LSSDC405SCANIN8</td><td>input</td><td>CELL_S[0].IMUX_G0_DATA[6]</td></tr>

<tr><td>LSSDC405SCANIN9</td><td>input</td><td>CELL_S[0].IMUX_G1_DATA[6]</td></tr>

<tr><td>LSSDC405TESTEVS</td><td>input</td><td>CELL_S[2].IMUX_G1_DATA[2]</td></tr>

<tr><td>LSSDC405TESTM1</td><td>input</td><td>CELL_S[3].IMUX_G2_DATA[1]</td></tr>

<tr><td>LSSDC405TESTM3</td><td>input</td><td>CELL_S[3].IMUX_G3_DATA[1]</td></tr>

<tr><td>MCBCPUCLKEN</td><td>input</td><td>CELL_E[4].IMUX_TI[0]</td></tr>

<tr><td>MCBJTAGEN</td><td>input</td><td>CELL_E[5].IMUX_TI[0]</td></tr>

<tr><td>MCBTIMEREN</td><td>input</td><td>CELL_E[6].IMUX_TI[0]</td></tr>

<tr><td>MCPPCRST</td><td>input</td><td>CELL_E[14].IMUX_TI[0]</td></tr>

<tr><td>PLBC405DCUADDRACK</td><td>input</td><td>CELL_E[7].IMUX_G0_DATA[2]</td></tr>

<tr><td>PLBC405DCUBUSY</td><td>input</td><td>CELL_E[7].IMUX_G2_DATA[2]</td></tr>

<tr><td>PLBC405DCUERR</td><td>input</td><td>CELL_E[7].IMUX_G3_DATA[2]</td></tr>

<tr><td>PLBC405DCURDDACK</td><td>input</td><td>CELL_E[6].IMUX_G3_DATA[2]</td></tr>

<tr><td>PLBC405DCURDDBUS0</td><td>input</td><td>CELL_E[15].IMUX_G0_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS1</td><td>input</td><td>CELL_E[15].IMUX_G1_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS10</td><td>input</td><td>CELL_E[13].IMUX_G2_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS11</td><td>input</td><td>CELL_E[13].IMUX_G3_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS12</td><td>input</td><td>CELL_E[12].IMUX_G0_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS13</td><td>input</td><td>CELL_E[12].IMUX_G1_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS14</td><td>input</td><td>CELL_E[12].IMUX_G2_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS15</td><td>input</td><td>CELL_E[12].IMUX_G3_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS16</td><td>input</td><td>CELL_E[11].IMUX_G0_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS17</td><td>input</td><td>CELL_E[11].IMUX_G1_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS18</td><td>input</td><td>CELL_E[11].IMUX_G2_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS19</td><td>input</td><td>CELL_E[11].IMUX_G3_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS2</td><td>input</td><td>CELL_E[15].IMUX_G2_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS20</td><td>input</td><td>CELL_E[10].IMUX_G0_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS21</td><td>input</td><td>CELL_E[10].IMUX_G1_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS22</td><td>input</td><td>CELL_E[10].IMUX_G2_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS23</td><td>input</td><td>CELL_E[10].IMUX_G3_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS24</td><td>input</td><td>CELL_E[9].IMUX_G0_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS25</td><td>input</td><td>CELL_E[9].IMUX_G1_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS26</td><td>input</td><td>CELL_E[9].IMUX_G2_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS27</td><td>input</td><td>CELL_E[9].IMUX_G3_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS28</td><td>input</td><td>CELL_E[8].IMUX_G0_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS29</td><td>input</td><td>CELL_E[8].IMUX_G1_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS3</td><td>input</td><td>CELL_E[15].IMUX_G3_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS30</td><td>input</td><td>CELL_E[8].IMUX_G2_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS31</td><td>input</td><td>CELL_E[8].IMUX_G3_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS32</td><td>input</td><td>CELL_E[7].IMUX_G0_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS33</td><td>input</td><td>CELL_E[7].IMUX_G1_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS34</td><td>input</td><td>CELL_E[7].IMUX_G2_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS35</td><td>input</td><td>CELL_E[7].IMUX_G3_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS36</td><td>input</td><td>CELL_E[6].IMUX_G0_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS37</td><td>input</td><td>CELL_E[6].IMUX_G1_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS38</td><td>input</td><td>CELL_E[6].IMUX_G2_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS39</td><td>input</td><td>CELL_E[6].IMUX_G3_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS4</td><td>input</td><td>CELL_E[14].IMUX_G0_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS40</td><td>input</td><td>CELL_E[5].IMUX_G0_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS41</td><td>input</td><td>CELL_E[5].IMUX_G1_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS42</td><td>input</td><td>CELL_E[5].IMUX_G2_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS43</td><td>input</td><td>CELL_E[5].IMUX_G3_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS44</td><td>input</td><td>CELL_E[4].IMUX_G0_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS45</td><td>input</td><td>CELL_E[4].IMUX_G1_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS46</td><td>input</td><td>CELL_E[4].IMUX_G2_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS47</td><td>input</td><td>CELL_E[4].IMUX_G3_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS48</td><td>input</td><td>CELL_E[3].IMUX_G0_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS49</td><td>input</td><td>CELL_E[3].IMUX_G1_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS5</td><td>input</td><td>CELL_E[14].IMUX_G1_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS50</td><td>input</td><td>CELL_E[3].IMUX_G2_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS51</td><td>input</td><td>CELL_E[3].IMUX_G3_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS52</td><td>input</td><td>CELL_E[2].IMUX_G0_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS53</td><td>input</td><td>CELL_E[2].IMUX_G1_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS54</td><td>input</td><td>CELL_E[2].IMUX_G2_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS55</td><td>input</td><td>CELL_E[2].IMUX_G3_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS56</td><td>input</td><td>CELL_E[1].IMUX_G0_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS57</td><td>input</td><td>CELL_E[1].IMUX_G1_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS58</td><td>input</td><td>CELL_E[1].IMUX_G2_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS59</td><td>input</td><td>CELL_E[1].IMUX_G3_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS6</td><td>input</td><td>CELL_E[14].IMUX_G2_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS60</td><td>input</td><td>CELL_E[0].IMUX_G0_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS61</td><td>input</td><td>CELL_E[0].IMUX_G1_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS62</td><td>input</td><td>CELL_E[0].IMUX_G2_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS63</td><td>input</td><td>CELL_E[0].IMUX_G3_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS7</td><td>input</td><td>CELL_E[14].IMUX_G3_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS8</td><td>input</td><td>CELL_E[13].IMUX_G0_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS9</td><td>input</td><td>CELL_E[13].IMUX_G1_DATA[0]</td></tr>

<tr><td>PLBC405DCURDWDADDR1</td><td>input</td><td>CELL_E[6].IMUX_G0_DATA[2]</td></tr>

<tr><td>PLBC405DCURDWDADDR2</td><td>input</td><td>CELL_E[6].IMUX_G1_DATA[2]</td></tr>

<tr><td>PLBC405DCURDWDADDR3</td><td>input</td><td>CELL_E[6].IMUX_G2_DATA[2]</td></tr>

<tr><td>PLBC405DCUSSIZE1</td><td>input</td><td>CELL_E[7].IMUX_G1_DATA[2]</td></tr>

<tr><td>PLBC405DCUWRDACK</td><td>input</td><td>CELL_E[5].IMUX_G0_DATA[2]</td></tr>

<tr><td>PLBC405ICUADDRACK</td><td>input</td><td>CELL_E[8].IMUX_G0_DATA[2]</td></tr>

<tr><td>PLBC405ICUBUSY</td><td>input</td><td>CELL_E[8].IMUX_G2_DATA[2]</td></tr>

<tr><td>PLBC405ICUERR</td><td>input</td><td>CELL_E[8].IMUX_G3_DATA[2]</td></tr>

<tr><td>PLBC405ICURDDACK</td><td>input</td><td>CELL_E[9].IMUX_G3_DATA[2]</td></tr>

<tr><td>PLBC405ICURDDBUS0</td><td>input</td><td>CELL_E[15].IMUX_G0_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS1</td><td>input</td><td>CELL_E[15].IMUX_G1_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS10</td><td>input</td><td>CELL_E[13].IMUX_G2_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS11</td><td>input</td><td>CELL_E[13].IMUX_G3_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS12</td><td>input</td><td>CELL_E[12].IMUX_G0_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS13</td><td>input</td><td>CELL_E[12].IMUX_G1_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS14</td><td>input</td><td>CELL_E[12].IMUX_G2_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS15</td><td>input</td><td>CELL_E[12].IMUX_G3_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS16</td><td>input</td><td>CELL_E[11].IMUX_G0_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS17</td><td>input</td><td>CELL_E[11].IMUX_G1_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS18</td><td>input</td><td>CELL_E[11].IMUX_G2_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS19</td><td>input</td><td>CELL_E[11].IMUX_G3_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS2</td><td>input</td><td>CELL_E[15].IMUX_G2_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS20</td><td>input</td><td>CELL_E[10].IMUX_G0_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS21</td><td>input</td><td>CELL_E[10].IMUX_G1_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS22</td><td>input</td><td>CELL_E[10].IMUX_G2_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS23</td><td>input</td><td>CELL_E[10].IMUX_G3_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS24</td><td>input</td><td>CELL_E[9].IMUX_G0_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS25</td><td>input</td><td>CELL_E[9].IMUX_G1_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS26</td><td>input</td><td>CELL_E[9].IMUX_G2_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS27</td><td>input</td><td>CELL_E[9].IMUX_G3_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS28</td><td>input</td><td>CELL_E[8].IMUX_G0_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS29</td><td>input</td><td>CELL_E[8].IMUX_G1_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS3</td><td>input</td><td>CELL_E[15].IMUX_G3_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS30</td><td>input</td><td>CELL_E[8].IMUX_G2_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS31</td><td>input</td><td>CELL_E[8].IMUX_G3_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS32</td><td>input</td><td>CELL_E[7].IMUX_G0_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS33</td><td>input</td><td>CELL_E[7].IMUX_G1_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS34</td><td>input</td><td>CELL_E[7].IMUX_G2_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS35</td><td>input</td><td>CELL_E[7].IMUX_G3_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS36</td><td>input</td><td>CELL_E[6].IMUX_G0_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS37</td><td>input</td><td>CELL_E[6].IMUX_G1_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS38</td><td>input</td><td>CELL_E[6].IMUX_G2_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS39</td><td>input</td><td>CELL_E[6].IMUX_G3_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS4</td><td>input</td><td>CELL_E[14].IMUX_G0_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS40</td><td>input</td><td>CELL_E[5].IMUX_G0_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS41</td><td>input</td><td>CELL_E[5].IMUX_G1_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS42</td><td>input</td><td>CELL_E[5].IMUX_G2_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS43</td><td>input</td><td>CELL_E[5].IMUX_G3_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS44</td><td>input</td><td>CELL_E[4].IMUX_G0_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS45</td><td>input</td><td>CELL_E[4].IMUX_G1_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS46</td><td>input</td><td>CELL_E[4].IMUX_G2_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS47</td><td>input</td><td>CELL_E[4].IMUX_G3_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS48</td><td>input</td><td>CELL_E[3].IMUX_G0_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS49</td><td>input</td><td>CELL_E[3].IMUX_G1_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS5</td><td>input</td><td>CELL_E[14].IMUX_G1_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS50</td><td>input</td><td>CELL_E[3].IMUX_G2_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS51</td><td>input</td><td>CELL_E[3].IMUX_G3_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS52</td><td>input</td><td>CELL_E[2].IMUX_G0_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS53</td><td>input</td><td>CELL_E[2].IMUX_G1_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS54</td><td>input</td><td>CELL_E[2].IMUX_G2_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS55</td><td>input</td><td>CELL_E[2].IMUX_G3_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS56</td><td>input</td><td>CELL_E[1].IMUX_G0_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS57</td><td>input</td><td>CELL_E[1].IMUX_G1_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS58</td><td>input</td><td>CELL_E[1].IMUX_G2_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS59</td><td>input</td><td>CELL_E[1].IMUX_G3_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS6</td><td>input</td><td>CELL_E[14].IMUX_G2_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS60</td><td>input</td><td>CELL_E[0].IMUX_G0_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS61</td><td>input</td><td>CELL_E[0].IMUX_G1_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS62</td><td>input</td><td>CELL_E[0].IMUX_G2_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS63</td><td>input</td><td>CELL_E[0].IMUX_G3_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS7</td><td>input</td><td>CELL_E[14].IMUX_G3_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS8</td><td>input</td><td>CELL_E[13].IMUX_G0_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS9</td><td>input</td><td>CELL_E[13].IMUX_G1_DATA[1]</td></tr>

<tr><td>PLBC405ICURDWDADDR1</td><td>input</td><td>CELL_E[9].IMUX_G0_DATA[2]</td></tr>

<tr><td>PLBC405ICURDWDADDR2</td><td>input</td><td>CELL_E[9].IMUX_G1_DATA[2]</td></tr>

<tr><td>PLBC405ICURDWDADDR3</td><td>input</td><td>CELL_E[9].IMUX_G2_DATA[2]</td></tr>

<tr><td>PLBC405ICUSSIZE1</td><td>input</td><td>CELL_E[8].IMUX_G1_DATA[2]</td></tr>

<tr><td>PLBCLK</td><td>input</td><td>CELL_E[0].IMUX_CLK[1]</td></tr>

<tr><td>RSTC405RESETCHIP</td><td>input</td><td>CELL_E[11].IMUX_SR[0]</td></tr>

<tr><td>RSTC405RESETCORE</td><td>input</td><td>CELL_E[12].IMUX_SR[0]</td></tr>

<tr><td>RSTC405RESETSYS</td><td>input</td><td>CELL_E[13].IMUX_SR[0]</td></tr>

<tr><td>TESTSELI</td><td>input</td><td>CELL_W[8].IMUX_TI[0]</td></tr>

<tr><td>TIEC405APUDIVEN</td><td>input</td><td>CELL_W[4].IMUX_TI[0]</td></tr>

<tr><td>TIEC405APUPRESENT</td><td>input</td><td>CELL_W[4].IMUX_TI[1]</td></tr>

<tr><td>TIEC405DETERMINISTICMULT</td><td>input</td><td>CELL_E[0].IMUX_TI[0]</td></tr>

<tr><td>TIEC405DISOPERANDFWD</td><td>input</td><td>CELL_E[1].IMUX_TI[0]</td></tr>

<tr><td>TIEC405MMUEN</td><td>input</td><td>CELL_E[1].IMUX_TI[1]</td></tr>

<tr><td>TIEC405PVR0</td><td>input</td><td>CELL_E[15].IMUX_TI[0]</td></tr>

<tr><td>TIEC405PVR1</td><td>input</td><td>CELL_E[15].IMUX_TI[1]</td></tr>

<tr><td>TIEC405PVR10</td><td>input</td><td>CELL_E[12].IMUX_TI[1]</td></tr>

<tr><td>TIEC405PVR11</td><td>input</td><td>CELL_E[12].IMUX_TS[0]</td></tr>

<tr><td>TIEC405PVR12</td><td>input</td><td>CELL_E[11].IMUX_TI[0]</td></tr>

<tr><td>TIEC405PVR13</td><td>input</td><td>CELL_E[11].IMUX_TI[1]</td></tr>

<tr><td>TIEC405PVR14</td><td>input</td><td>CELL_E[11].IMUX_TS[0]</td></tr>

<tr><td>TIEC405PVR15</td><td>input</td><td>CELL_E[10].IMUX_TI[0]</td></tr>

<tr><td>TIEC405PVR16</td><td>input</td><td>CELL_E[10].IMUX_TI[1]</td></tr>

<tr><td>TIEC405PVR17</td><td>input</td><td>CELL_E[10].IMUX_TS[0]</td></tr>

<tr><td>TIEC405PVR18</td><td>input</td><td>CELL_E[5].IMUX_TI[1]</td></tr>

<tr><td>TIEC405PVR19</td><td>input</td><td>CELL_E[5].IMUX_TS[0]</td></tr>

<tr><td>TIEC405PVR2</td><td>input</td><td>CELL_E[15].IMUX_TS[0]</td></tr>

<tr><td>TIEC405PVR20</td><td>input</td><td>CELL_E[4].IMUX_TI[1]</td></tr>

<tr><td>TIEC405PVR21</td><td>input</td><td>CELL_E[4].IMUX_TS[0]</td></tr>

<tr><td>TIEC405PVR22</td><td>input</td><td>CELL_E[4].IMUX_TS[1]</td></tr>

<tr><td>TIEC405PVR23</td><td>input</td><td>CELL_E[3].IMUX_TI[0]</td></tr>

<tr><td>TIEC405PVR24</td><td>input</td><td>CELL_E[3].IMUX_TI[1]</td></tr>

<tr><td>TIEC405PVR25</td><td>input</td><td>CELL_E[3].IMUX_TS[0]</td></tr>

<tr><td>TIEC405PVR26</td><td>input</td><td>CELL_E[2].IMUX_TI[0]</td></tr>

<tr><td>TIEC405PVR27</td><td>input</td><td>CELL_E[2].IMUX_TI[1]</td></tr>

<tr><td>TIEC405PVR28</td><td>input</td><td>CELL_E[2].IMUX_TS[0]</td></tr>

<tr><td>TIEC405PVR29</td><td>input</td><td>CELL_E[1].IMUX_TS[0]</td></tr>

<tr><td>TIEC405PVR3</td><td>input</td><td>CELL_E[14].IMUX_TI[1]</td></tr>

<tr><td>TIEC405PVR30</td><td>input</td><td>CELL_E[0].IMUX_TI[1]</td></tr>

<tr><td>TIEC405PVR31</td><td>input</td><td>CELL_E[0].IMUX_TS[0]</td></tr>

<tr><td>TIEC405PVR4</td><td>input</td><td>CELL_E[14].IMUX_TS[0]</td></tr>

<tr><td>TIEC405PVR5</td><td>input</td><td>CELL_E[14].IMUX_TS[1]</td></tr>

<tr><td>TIEC405PVR6</td><td>input</td><td>CELL_E[13].IMUX_TI[0]</td></tr>

<tr><td>TIEC405PVR7</td><td>input</td><td>CELL_E[13].IMUX_TI[1]</td></tr>

<tr><td>TIEC405PVR8</td><td>input</td><td>CELL_E[13].IMUX_TS[0]</td></tr>

<tr><td>TIEC405PVR9</td><td>input</td><td>CELL_E[12].IMUX_TI[0]</td></tr>

<tr><td>TIEDSOCMDCRADDR0</td><td>input</td><td>CELL_N[2].IMUX_TI[0]</td></tr>

<tr><td>TIEDSOCMDCRADDR1</td><td>input</td><td>CELL_N[3].IMUX_TI[0]</td></tr>

<tr><td>TIEDSOCMDCRADDR2</td><td>input</td><td>CELL_N[3].IMUX_TI[1]</td></tr>

<tr><td>TIEDSOCMDCRADDR3</td><td>input</td><td>CELL_N[3].IMUX_TS[0]</td></tr>

<tr><td>TIEDSOCMDCRADDR4</td><td>input</td><td>CELL_N[3].IMUX_TS[1]</td></tr>

<tr><td>TIEDSOCMDCRADDR5</td><td>input</td><td>CELL_N[4].IMUX_TI[0]</td></tr>

<tr><td>TIEDSOCMDCRADDR6</td><td>input</td><td>CELL_N[4].IMUX_TI[1]</td></tr>

<tr><td>TIEDSOCMDCRADDR7</td><td>input</td><td>CELL_N[4].IMUX_TS[0]</td></tr>

<tr><td>TIEISOCMDCRADDR0</td><td>input</td><td>CELL_S[2].IMUX_TI[0]</td></tr>

<tr><td>TIEISOCMDCRADDR1</td><td>input</td><td>CELL_S[2].IMUX_TI[1]</td></tr>

<tr><td>TIEISOCMDCRADDR2</td><td>input</td><td>CELL_S[2].IMUX_TS[0]</td></tr>

<tr><td>TIEISOCMDCRADDR3</td><td>input</td><td>CELL_S[2].IMUX_TS[1]</td></tr>

<tr><td>TIEISOCMDCRADDR4</td><td>input</td><td>CELL_S[3].IMUX_TI[0]</td></tr>

<tr><td>TIEISOCMDCRADDR5</td><td>input</td><td>CELL_S[3].IMUX_TI[1]</td></tr>

<tr><td>TIEISOCMDCRADDR6</td><td>input</td><td>CELL_S[3].IMUX_TS[0]</td></tr>

<tr><td>TIEISOCMDCRADDR7</td><td>input</td><td>CELL_S[3].IMUX_TS[1]</td></tr>

<tr><td>TIERAMTAP1</td><td>input</td><td>CELL_W[6].IMUX_TI[0]</td></tr>

<tr><td>TIERAMTAP2</td><td>input</td><td>CELL_W[6].IMUX_TI[1]</td></tr>

<tr><td>TIETAGTAP1</td><td>input</td><td>CELL_W[7].IMUX_TI[0]</td></tr>

<tr><td>TIETAGTAP2</td><td>input</td><td>CELL_W[7].IMUX_TI[1]</td></tr>

<tr><td>TIEUTLBTAP1</td><td>input</td><td>CELL_W[5].IMUX_TI[0]</td></tr>

<tr><td>TIEUTLBTAP2</td><td>input</td><td>CELL_W[5].IMUX_TI[1]</td></tr>

<tr><td>TRCC405TRACEDISABLE</td><td>input</td><td>CELL_N[1].IMUX_G0_DATA[0]</td></tr>

<tr><td>TRCC405TRIGGEREVENTIN</td><td>input</td><td>CELL_N[2].IMUX_G0_DATA[0]</td></tr>

<tr><td>TSTC405DCRABUSI0</td><td>input</td><td>CELL_W[0].IMUX_G0_DATA[3]</td></tr>

<tr><td>TSTC405DCRABUSI1</td><td>input</td><td>CELL_W[0].IMUX_G1_DATA[3]</td></tr>

<tr><td>TSTC405DCRABUSI2</td><td>input</td><td>CELL_W[1].IMUX_G0_DATA[3]</td></tr>

<tr><td>TSTC405DCRABUSI3</td><td>input</td><td>CELL_W[1].IMUX_G1_DATA[3]</td></tr>

<tr><td>TSTC405DCRABUSI4</td><td>input</td><td>CELL_W[2].IMUX_G0_DATA[3]</td></tr>

<tr><td>TSTC405DCRABUSI5</td><td>input</td><td>CELL_W[2].IMUX_G1_DATA[3]</td></tr>

<tr><td>TSTC405DCRABUSI6</td><td>input</td><td>CELL_W[3].IMUX_G0_DATA[3]</td></tr>

<tr><td>TSTC405DCRABUSI7</td><td>input</td><td>CELL_W[3].IMUX_G1_DATA[3]</td></tr>

<tr><td>TSTC405DCRABUSI8</td><td>input</td><td>CELL_W[4].IMUX_G2_DATA[2]</td></tr>

<tr><td>TSTC405DCRABUSI9</td><td>input</td><td>CELL_W[4].IMUX_G3_DATA[2]</td></tr>

<tr><td>TSTC405DCRDBUSOUTI0</td><td>input</td><td>CELL_W[5].IMUX_G2_DATA[2]</td></tr>

<tr><td>TSTC405DCRDBUSOUTI1</td><td>input</td><td>CELL_W[5].IMUX_G3_DATA[2]</td></tr>

<tr><td>TSTC405DCRDBUSOUTI10</td><td>input</td><td>CELL_W[10].IMUX_G0_DATA[3]</td></tr>

<tr><td>TSTC405DCRDBUSOUTI11</td><td>input</td><td>CELL_W[11].IMUX_G2_DATA[2]</td></tr>

<tr><td>TSTC405DCRDBUSOUTI12</td><td>input</td><td>CELL_W[11].IMUX_G3_DATA[2]</td></tr>

<tr><td>TSTC405DCRDBUSOUTI13</td><td>input</td><td>CELL_W[12].IMUX_G2_DATA[2]</td></tr>

<tr><td>TSTC405DCRDBUSOUTI14</td><td>input</td><td>CELL_W[12].IMUX_G3_DATA[2]</td></tr>

<tr><td>TSTC405DCRDBUSOUTI15</td><td>input</td><td>CELL_W[13].IMUX_G2_DATA[2]</td></tr>

<tr><td>TSTC405DCRDBUSOUTI16</td><td>input</td><td>CELL_W[13].IMUX_G3_DATA[2]</td></tr>

<tr><td>TSTC405DCRDBUSOUTI17</td><td>input</td><td>CELL_W[14].IMUX_G2_DATA[2]</td></tr>

<tr><td>TSTC405DCRDBUSOUTI18</td><td>input</td><td>CELL_W[14].IMUX_G3_DATA[2]</td></tr>

<tr><td>TSTC405DCRDBUSOUTI19</td><td>input</td><td>CELL_W[15].IMUX_G2_DATA[2]</td></tr>

<tr><td>TSTC405DCRDBUSOUTI2</td><td>input</td><td>CELL_W[6].IMUX_G2_DATA[2]</td></tr>

<tr><td>TSTC405DCRDBUSOUTI20</td><td>input</td><td>CELL_W[15].IMUX_G3_DATA[2]</td></tr>

<tr><td>TSTC405DCRDBUSOUTI21</td><td>input</td><td>CELL_W[0].IMUX_G2_DATA[3]</td></tr>

<tr><td>TSTC405DCRDBUSOUTI22</td><td>input</td><td>CELL_W[0].IMUX_G3_DATA[3]</td></tr>

<tr><td>TSTC405DCRDBUSOUTI23</td><td>input</td><td>CELL_W[1].IMUX_G2_DATA[3]</td></tr>

<tr><td>TSTC405DCRDBUSOUTI24</td><td>input</td><td>CELL_W[1].IMUX_G3_DATA[3]</td></tr>

<tr><td>TSTC405DCRDBUSOUTI25</td><td>input</td><td>CELL_W[2].IMUX_G2_DATA[3]</td></tr>

<tr><td>TSTC405DCRDBUSOUTI26</td><td>input</td><td>CELL_W[2].IMUX_G3_DATA[3]</td></tr>

<tr><td>TSTC405DCRDBUSOUTI27</td><td>input</td><td>CELL_W[3].IMUX_G2_DATA[3]</td></tr>

<tr><td>TSTC405DCRDBUSOUTI28</td><td>input</td><td>CELL_W[3].IMUX_G3_DATA[3]</td></tr>

<tr><td>TSTC405DCRDBUSOUTI29</td><td>input</td><td>CELL_W[4].IMUX_G0_DATA[3]</td></tr>

<tr><td>TSTC405DCRDBUSOUTI3</td><td>input</td><td>CELL_W[6].IMUX_G3_DATA[2]</td></tr>

<tr><td>TSTC405DCRDBUSOUTI30</td><td>input</td><td>CELL_W[4].IMUX_G1_DATA[3]</td></tr>

<tr><td>TSTC405DCRDBUSOUTI31</td><td>input</td><td>CELL_W[5].IMUX_G0_DATA[3]</td></tr>

<tr><td>TSTC405DCRDBUSOUTI4</td><td>input</td><td>CELL_W[7].IMUX_G2_DATA[2]</td></tr>

<tr><td>TSTC405DCRDBUSOUTI5</td><td>input</td><td>CELL_W[7].IMUX_G3_DATA[2]</td></tr>

<tr><td>TSTC405DCRDBUSOUTI6</td><td>input</td><td>CELL_W[8].IMUX_G0_DATA[3]</td></tr>

<tr><td>TSTC405DCRDBUSOUTI7</td><td>input</td><td>CELL_W[9].IMUX_G0_DATA[3]</td></tr>

<tr><td>TSTC405DCRDBUSOUTI8</td><td>input</td><td>CELL_W[9].IMUX_G1_DATA[3]</td></tr>

<tr><td>TSTC405DCRDBUSOUTI9</td><td>input</td><td>CELL_W[10].IMUX_G3_DATA[2]</td></tr>

<tr><td>TSTC405DCRREADI</td><td>input</td><td>CELL_W[5].IMUX_G1_DATA[3]</td></tr>

<tr><td>TSTC405DCRWRITEI</td><td>input</td><td>CELL_W[6].IMUX_G0_DATA[3]</td></tr>

<tr><td>TSTCLKINACTI</td><td>input</td><td>CELL_E[1].IMUX_G1_DATA[2]</td></tr>

<tr><td>TSTCLKINACTO</td><td>output</td><td>CELL_E[1].OUT_TEST[0]</td></tr>

<tr><td>TSTCPUCLKENI</td><td>input</td><td>CELL_E[14].IMUX_G0_DATA[2]</td></tr>

<tr><td>TSTCPUCLKENO</td><td>output</td><td>CELL_E[1].OUT_SEC_TMIN[9]</td></tr>

<tr><td>TSTCPUCLKI</td><td>input</td><td>CELL_E[0].IMUX_G1_DATA[2]</td></tr>

<tr><td>TSTCPUCLKO</td><td>output</td><td>CELL_E[1].OUT_SEC_TMIN[8]</td></tr>

<tr><td>TSTDCRACKI</td><td>input</td><td>CELL_W[8].IMUX_G3_DATA[1]</td></tr>

<tr><td>TSTDCRACKO</td><td>output</td><td>CELL_W[0].OUT_SEC_TMIN[10]</td></tr>

<tr><td>TSTDCRBUSI0</td><td>input</td><td>CELL_W[9].IMUX_G2_DATA[1]</td></tr>

<tr><td>TSTDCRBUSI1</td><td>input</td><td>CELL_W[9].IMUX_G3_DATA[1]</td></tr>

<tr><td>TSTDCRBUSI10</td><td>input</td><td>CELL_W[14].IMUX_G2_DATA[1]</td></tr>

<tr><td>TSTDCRBUSI11</td><td>input</td><td>CELL_W[14].IMUX_G3_DATA[1]</td></tr>

<tr><td>TSTDCRBUSI12</td><td>input</td><td>CELL_W[15].IMUX_G2_DATA[1]</td></tr>

<tr><td>TSTDCRBUSI13</td><td>input</td><td>CELL_W[15].IMUX_G3_DATA[1]</td></tr>

<tr><td>TSTDCRBUSI14</td><td>input</td><td>CELL_W[0].IMUX_G0_DATA[2]</td></tr>

<tr><td>TSTDCRBUSI15</td><td>input</td><td>CELL_W[0].IMUX_G1_DATA[2]</td></tr>

<tr><td>TSTDCRBUSI16</td><td>input</td><td>CELL_W[1].IMUX_G0_DATA[2]</td></tr>

<tr><td>TSTDCRBUSI17</td><td>input</td><td>CELL_W[1].IMUX_G1_DATA[2]</td></tr>

<tr><td>TSTDCRBUSI18</td><td>input</td><td>CELL_W[2].IMUX_G0_DATA[2]</td></tr>

<tr><td>TSTDCRBUSI19</td><td>input</td><td>CELL_W[2].IMUX_G1_DATA[2]</td></tr>

<tr><td>TSTDCRBUSI2</td><td>input</td><td>CELL_W[10].IMUX_G2_DATA[1]</td></tr>

<tr><td>TSTDCRBUSI20</td><td>input</td><td>CELL_W[3].IMUX_G0_DATA[2]</td></tr>

<tr><td>TSTDCRBUSI21</td><td>input</td><td>CELL_W[3].IMUX_G1_DATA[2]</td></tr>

<tr><td>TSTDCRBUSI22</td><td>input</td><td>CELL_W[4].IMUX_G2_DATA[1]</td></tr>

<tr><td>TSTDCRBUSI23</td><td>input</td><td>CELL_W[4].IMUX_G3_DATA[1]</td></tr>

<tr><td>TSTDCRBUSI24</td><td>input</td><td>CELL_W[5].IMUX_G2_DATA[1]</td></tr>

<tr><td>TSTDCRBUSI25</td><td>input</td><td>CELL_W[5].IMUX_G3_DATA[1]</td></tr>

<tr><td>TSTDCRBUSI26</td><td>input</td><td>CELL_W[6].IMUX_G2_DATA[1]</td></tr>

<tr><td>TSTDCRBUSI27</td><td>input</td><td>CELL_W[6].IMUX_G3_DATA[1]</td></tr>

<tr><td>TSTDCRBUSI28</td><td>input</td><td>CELL_W[7].IMUX_G2_DATA[1]</td></tr>

<tr><td>TSTDCRBUSI29</td><td>input</td><td>CELL_W[7].IMUX_G3_DATA[1]</td></tr>

<tr><td>TSTDCRBUSI3</td><td>input</td><td>CELL_W[10].IMUX_G3_DATA[1]</td></tr>

<tr><td>TSTDCRBUSI30</td><td>input</td><td>CELL_W[8].IMUX_G0_DATA[2]</td></tr>

<tr><td>TSTDCRBUSI31</td><td>input</td><td>CELL_W[8].IMUX_G1_DATA[2]</td></tr>

<tr><td>TSTDCRBUSI4</td><td>input</td><td>CELL_W[11].IMUX_G2_DATA[1]</td></tr>

<tr><td>TSTDCRBUSI5</td><td>input</td><td>CELL_W[11].IMUX_G3_DATA[1]</td></tr>

<tr><td>TSTDCRBUSI6</td><td>input</td><td>CELL_W[12].IMUX_G2_DATA[1]</td></tr>

<tr><td>TSTDCRBUSI7</td><td>input</td><td>CELL_W[12].IMUX_G3_DATA[1]</td></tr>

<tr><td>TSTDCRBUSI8</td><td>input</td><td>CELL_W[13].IMUX_G2_DATA[1]</td></tr>

<tr><td>TSTDCRBUSI9</td><td>input</td><td>CELL_W[13].IMUX_G3_DATA[1]</td></tr>

<tr><td>TSTDCRBUSO0</td><td>output</td><td>CELL_W[0].OUT_SEC_TMIN[9]</td></tr>

<tr><td>TSTDCRBUSO1</td><td>output</td><td>CELL_W[0].OUT_SEC_TMIN[8]</td></tr>

<tr><td>TSTDCRBUSO10</td><td>output</td><td>CELL_W[2].OUT_TEST[0]</td></tr>

<tr><td>TSTDCRBUSO11</td><td>output</td><td>CELL_W[3].OUT_SEC_TMIN[10]</td></tr>

<tr><td>TSTDCRBUSO12</td><td>output</td><td>CELL_W[3].OUT_SEC_TMIN[9]</td></tr>

<tr><td>TSTDCRBUSO13</td><td>output</td><td>CELL_W[3].OUT_SEC_TMIN[8]</td></tr>

<tr><td>TSTDCRBUSO14</td><td>output</td><td>CELL_W[3].OUT_TEST[0]</td></tr>

<tr><td>TSTDCRBUSO15</td><td>output</td><td>CELL_W[4].OUT_SEC_TMIN[10]</td></tr>

<tr><td>TSTDCRBUSO16</td><td>output</td><td>CELL_W[4].OUT_SEC_TMIN[9]</td></tr>

<tr><td>TSTDCRBUSO17</td><td>output</td><td>CELL_W[4].OUT_SEC_TMIN[8]</td></tr>

<tr><td>TSTDCRBUSO18</td><td>output</td><td>CELL_W[4].OUT_TEST[0]</td></tr>

<tr><td>TSTDCRBUSO19</td><td>output</td><td>CELL_W[5].OUT_SEC_TMIN[10]</td></tr>

<tr><td>TSTDCRBUSO2</td><td>output</td><td>CELL_W[0].OUT_TEST[0]</td></tr>

<tr><td>TSTDCRBUSO20</td><td>output</td><td>CELL_W[5].OUT_SEC_TMIN[9]</td></tr>

<tr><td>TSTDCRBUSO21</td><td>output</td><td>CELL_W[5].OUT_SEC_TMIN[8]</td></tr>

<tr><td>TSTDCRBUSO22</td><td>output</td><td>CELL_W[5].OUT_TEST[0]</td></tr>

<tr><td>TSTDCRBUSO23</td><td>output</td><td>CELL_W[6].OUT_SEC_TMIN[10]</td></tr>

<tr><td>TSTDCRBUSO24</td><td>output</td><td>CELL_W[6].OUT_SEC_TMIN[9]</td></tr>

<tr><td>TSTDCRBUSO25</td><td>output</td><td>CELL_W[6].OUT_SEC_TMIN[8]</td></tr>

<tr><td>TSTDCRBUSO26</td><td>output</td><td>CELL_W[6].OUT_TEST[0]</td></tr>

<tr><td>TSTDCRBUSO27</td><td>output</td><td>CELL_W[7].OUT_SEC_TMIN[10]</td></tr>

<tr><td>TSTDCRBUSO28</td><td>output</td><td>CELL_W[7].OUT_SEC_TMIN[9]</td></tr>

<tr><td>TSTDCRBUSO29</td><td>output</td><td>CELL_W[7].OUT_SEC_TMIN[8]</td></tr>

<tr><td>TSTDCRBUSO3</td><td>output</td><td>CELL_W[1].OUT_SEC_TMIN[10]</td></tr>

<tr><td>TSTDCRBUSO30</td><td>output</td><td>CELL_W[7].OUT_TEST[0]</td></tr>

<tr><td>TSTDCRBUSO31</td><td>output</td><td>CELL_W[8].OUT_SEC_TMIN[10]</td></tr>

<tr><td>TSTDCRBUSO4</td><td>output</td><td>CELL_W[1].OUT_SEC_TMIN[9]</td></tr>

<tr><td>TSTDCRBUSO5</td><td>output</td><td>CELL_W[1].OUT_SEC_TMIN[8]</td></tr>

<tr><td>TSTDCRBUSO6</td><td>output</td><td>CELL_W[1].OUT_TEST[0]</td></tr>

<tr><td>TSTDCRBUSO7</td><td>output</td><td>CELL_W[2].OUT_SEC_TMIN[10]</td></tr>

<tr><td>TSTDCRBUSO8</td><td>output</td><td>CELL_W[2].OUT_SEC_TMIN[9]</td></tr>

<tr><td>TSTDCRBUSO9</td><td>output</td><td>CELL_W[2].OUT_SEC_TMIN[8]</td></tr>

<tr><td>TSTDSOCMABORTOPI</td><td>input</td><td>CELL_W[11].IMUX_G0_DATA[3]</td></tr>

<tr><td>TSTDSOCMABORTOPO</td><td>output</td><td>CELL_W[13].OUT_SEC_TMIN[12]</td></tr>

<tr><td>TSTDSOCMABORTREQI</td><td>input</td><td>CELL_W[11].IMUX_G1_DATA[3]</td></tr>

<tr><td>TSTDSOCMABORTREQO</td><td>output</td><td>CELL_W[14].OUT_SEC_TMIN[12]</td></tr>

<tr><td>TSTDSOCMABUSI0</td><td>input</td><td>CELL_W[12].IMUX_G0_DATA[3]</td></tr>

<tr><td>TSTDSOCMABUSI1</td><td>input</td><td>CELL_W[12].IMUX_G1_DATA[3]</td></tr>

<tr><td>TSTDSOCMABUSI10</td><td>input</td><td>CELL_W[1].IMUX_G0_DATA[4]</td></tr>

<tr><td>TSTDSOCMABUSI11</td><td>input</td><td>CELL_W[1].IMUX_G1_DATA[4]</td></tr>

<tr><td>TSTDSOCMABUSI12</td><td>input</td><td>CELL_W[2].IMUX_G0_DATA[4]</td></tr>

<tr><td>TSTDSOCMABUSI13</td><td>input</td><td>CELL_W[2].IMUX_G1_DATA[4]</td></tr>

<tr><td>TSTDSOCMABUSI14</td><td>input</td><td>CELL_W[3].IMUX_G0_DATA[4]</td></tr>

<tr><td>TSTDSOCMABUSI15</td><td>input</td><td>CELL_W[3].IMUX_G1_DATA[4]</td></tr>

<tr><td>TSTDSOCMABUSI16</td><td>input</td><td>CELL_W[4].IMUX_G2_DATA[3]</td></tr>

<tr><td>TSTDSOCMABUSI17</td><td>input</td><td>CELL_W[4].IMUX_G3_DATA[3]</td></tr>

<tr><td>TSTDSOCMABUSI18</td><td>input</td><td>CELL_W[5].IMUX_G2_DATA[3]</td></tr>

<tr><td>TSTDSOCMABUSI19</td><td>input</td><td>CELL_W[5].IMUX_G3_DATA[3]</td></tr>

<tr><td>TSTDSOCMABUSI2</td><td>input</td><td>CELL_W[13].IMUX_G0_DATA[3]</td></tr>

<tr><td>TSTDSOCMABUSI20</td><td>input</td><td>CELL_W[6].IMUX_G2_DATA[3]</td></tr>

<tr><td>TSTDSOCMABUSI21</td><td>input</td><td>CELL_W[6].IMUX_G3_DATA[3]</td></tr>

<tr><td>TSTDSOCMABUSI22</td><td>input</td><td>CELL_W[7].IMUX_G2_DATA[3]</td></tr>

<tr><td>TSTDSOCMABUSI23</td><td>input</td><td>CELL_W[7].IMUX_G3_DATA[3]</td></tr>

<tr><td>TSTDSOCMABUSI24</td><td>input</td><td>CELL_W[8].IMUX_G3_DATA[3]</td></tr>

<tr><td>TSTDSOCMABUSI25</td><td>input</td><td>CELL_W[8].IMUX_G0_DATA[4]</td></tr>

<tr><td>TSTDSOCMABUSI26</td><td>input</td><td>CELL_W[9].IMUX_G0_DATA[4]</td></tr>

<tr><td>TSTDSOCMABUSI27</td><td>input</td><td>CELL_W[9].IMUX_G1_DATA[4]</td></tr>

<tr><td>TSTDSOCMABUSI28</td><td>input</td><td>CELL_W[10].IMUX_G3_DATA[3]</td></tr>

<tr><td>TSTDSOCMABUSI29</td><td>input</td><td>CELL_W[10].IMUX_G0_DATA[4]</td></tr>

<tr><td>TSTDSOCMABUSI3</td><td>input</td><td>CELL_W[13].IMUX_G1_DATA[3]</td></tr>

<tr><td>TSTDSOCMABUSI4</td><td>input</td><td>CELL_W[14].IMUX_G0_DATA[3]</td></tr>

<tr><td>TSTDSOCMABUSI5</td><td>input</td><td>CELL_W[14].IMUX_G1_DATA[3]</td></tr>

<tr><td>TSTDSOCMABUSI6</td><td>input</td><td>CELL_W[15].IMUX_G0_DATA[3]</td></tr>

<tr><td>TSTDSOCMABUSI7</td><td>input</td><td>CELL_W[15].IMUX_G1_DATA[3]</td></tr>

<tr><td>TSTDSOCMABUSI8</td><td>input</td><td>CELL_W[0].IMUX_G0_DATA[4]</td></tr>

<tr><td>TSTDSOCMABUSI9</td><td>input</td><td>CELL_W[0].IMUX_G1_DATA[4]</td></tr>

<tr><td>TSTDSOCMABUSO0</td><td>output</td><td>CELL_N[1].OUT_SEC_TMIN[12]</td></tr>

<tr><td>TSTDSOCMABUSO1</td><td>output</td><td>CELL_N[2].OUT_SEC_TMIN[12]</td></tr>

<tr><td>TSTDSOCMABUSO10</td><td>output</td><td>CELL_N[6].OUT_SEC_TMIN[10]</td></tr>

<tr><td>TSTDSOCMABUSO11</td><td>output</td><td>CELL_N[6].OUT_SEC_TMIN[9]</td></tr>

<tr><td>TSTDSOCMABUSO12</td><td>output</td><td>CELL_N[6].OUT_SEC_TMIN[8]</td></tr>

<tr><td>TSTDSOCMABUSO13</td><td>output</td><td>CELL_N[1].OUT_SEC_TMIN[11]</td></tr>

<tr><td>TSTDSOCMABUSO14</td><td>output</td><td>CELL_N[1].OUT_SEC_TMIN[10]</td></tr>

<tr><td>TSTDSOCMABUSO15</td><td>output</td><td>CELL_N[2].OUT_SEC_TMIN[11]</td></tr>

<tr><td>TSTDSOCMABUSO16</td><td>output</td><td>CELL_N[2].OUT_SEC_TMIN[10]</td></tr>

<tr><td>TSTDSOCMABUSO17</td><td>output</td><td>CELL_N[3].OUT_SEC_TMIN[11]</td></tr>

<tr><td>TSTDSOCMABUSO18</td><td>output</td><td>CELL_N[3].OUT_SEC_TMIN[10]</td></tr>

<tr><td>TSTDSOCMABUSO19</td><td>output</td><td>CELL_N[4].OUT_SEC_TMIN[10]</td></tr>

<tr><td>TSTDSOCMABUSO2</td><td>output</td><td>CELL_N[3].OUT_SEC_TMIN[12]</td></tr>

<tr><td>TSTDSOCMABUSO20</td><td>output</td><td>CELL_N[4].OUT_SEC_TMIN[9]</td></tr>

<tr><td>TSTDSOCMABUSO21</td><td>output</td><td>CELL_N[5].OUT_TEST[0]</td></tr>

<tr><td>TSTDSOCMABUSO22</td><td>output</td><td>CELL_N[5].OUT_TEST[2]</td></tr>

<tr><td>TSTDSOCMABUSO23</td><td>output</td><td>CELL_N[6].OUT_TEST[0]</td></tr>

<tr><td>TSTDSOCMABUSO24</td><td>output</td><td>CELL_W[15].OUT_SEC_TMIN[12]</td></tr>

<tr><td>TSTDSOCMABUSO25</td><td>output</td><td>CELL_W[0].OUT_SEC_TMIN[11]</td></tr>

<tr><td>TSTDSOCMABUSO26</td><td>output</td><td>CELL_W[1].OUT_SEC_TMIN[11]</td></tr>

<tr><td>TSTDSOCMABUSO27</td><td>output</td><td>CELL_W[2].OUT_SEC_TMIN[11]</td></tr>

<tr><td>TSTDSOCMABUSO28</td><td>output</td><td>CELL_W[3].OUT_SEC_TMIN[11]</td></tr>

<tr><td>TSTDSOCMABUSO29</td><td>output</td><td>CELL_W[4].OUT_SEC_TMIN[11]</td></tr>

<tr><td>TSTDSOCMABUSO3</td><td>output</td><td>CELL_N[4].OUT_SEC_TMIN[12]</td></tr>

<tr><td>TSTDSOCMABUSO4</td><td>output</td><td>CELL_N[4].OUT_SEC_TMIN[11]</td></tr>

<tr><td>TSTDSOCMABUSO5</td><td>output</td><td>CELL_N[5].OUT_SEC_TMIN[11]</td></tr>

<tr><td>TSTDSOCMABUSO6</td><td>output</td><td>CELL_N[5].OUT_SEC_TMIN[10]</td></tr>

<tr><td>TSTDSOCMABUSO7</td><td>output</td><td>CELL_N[5].OUT_SEC_TMIN[9]</td></tr>

<tr><td>TSTDSOCMABUSO8</td><td>output</td><td>CELL_N[5].OUT_SEC_TMIN[8]</td></tr>

<tr><td>TSTDSOCMABUSO9</td><td>output</td><td>CELL_N[6].OUT_SEC_TMIN[11]</td></tr>

<tr><td>TSTDSOCMBYTEENI0</td><td>input</td><td>CELL_W[11].IMUX_G2_DATA[3]</td></tr>

<tr><td>TSTDSOCMBYTEENI1</td><td>input</td><td>CELL_W[11].IMUX_G3_DATA[3]</td></tr>

<tr><td>TSTDSOCMBYTEENI2</td><td>input</td><td>CELL_W[12].IMUX_G2_DATA[3]</td></tr>

<tr><td>TSTDSOCMBYTEENI3</td><td>input</td><td>CELL_W[12].IMUX_G3_DATA[3]</td></tr>

<tr><td>TSTDSOCMBYTEENO0</td><td>output</td><td>CELL_W[5].OUT_SEC_TMIN[11]</td></tr>

<tr><td>TSTDSOCMBYTEENO1</td><td>output</td><td>CELL_W[6].OUT_SEC_TMIN[11]</td></tr>

<tr><td>TSTDSOCMBYTEENO2</td><td>output</td><td>CELL_W[7].OUT_SEC_TMIN[11]</td></tr>

<tr><td>TSTDSOCMBYTEENO3</td><td>output</td><td>CELL_W[8].OUT_SEC_TMIN[11]</td></tr>

<tr><td>TSTDSOCMCOMPLETEI</td><td>input</td><td>CELL_W[9].IMUX_G0_DATA[2]</td></tr>

<tr><td>TSTDSOCMDBUSI0</td><td>input</td><td>CELL_W[6].IMUX_G1_DATA[3]</td></tr>

<tr><td>TSTDSOCMDBUSI1</td><td>input</td><td>CELL_W[7].IMUX_G0_DATA[3]</td></tr>

<tr><td>TSTDSOCMDBUSI2</td><td>input</td><td>CELL_W[7].IMUX_G1_DATA[3]</td></tr>

<tr><td>TSTDSOCMDBUSI3</td><td>input</td><td>CELL_W[8].IMUX_G1_DATA[3]</td></tr>

<tr><td>TSTDSOCMDBUSI4</td><td>input</td><td>CELL_W[8].IMUX_G2_DATA[3]</td></tr>

<tr><td>TSTDSOCMDBUSI5</td><td>input</td><td>CELL_W[9].IMUX_G2_DATA[3]</td></tr>

<tr><td>TSTDSOCMDBUSI6</td><td>input</td><td>CELL_W[9].IMUX_G3_DATA[3]</td></tr>

<tr><td>TSTDSOCMDBUSI7</td><td>input</td><td>CELL_W[10].IMUX_G1_DATA[3]</td></tr>

<tr><td>TSTDSOCMDBUSO0</td><td>output</td><td>CELL_W[8].OUT_SEC_TMIN[9]</td></tr>

<tr><td>TSTDSOCMDBUSO1</td><td>output</td><td>CELL_W[8].OUT_SEC_TMIN[8]</td></tr>

<tr><td>TSTDSOCMDBUSO2</td><td>output</td><td>CELL_W[8].OUT_TEST[0]</td></tr>

<tr><td>TSTDSOCMDBUSO3</td><td>output</td><td>CELL_W[9].OUT_SEC_TMIN[10]</td></tr>

<tr><td>TSTDSOCMDBUSO4</td><td>output</td><td>CELL_W[9].OUT_SEC_TMIN[9]</td></tr>

<tr><td>TSTDSOCMDBUSO5</td><td>output</td><td>CELL_W[9].OUT_SEC_TMIN[8]</td></tr>

<tr><td>TSTDSOCMDBUSO6</td><td>output</td><td>CELL_W[9].OUT_TEST[0]</td></tr>

<tr><td>TSTDSOCMDBUSO7</td><td>output</td><td>CELL_W[10].OUT_SEC_TMIN[10]</td></tr>

<tr><td>TSTDSOCMDCRACKI</td><td>input</td><td>CELL_W[10].IMUX_G2_DATA[3]</td></tr>

<tr><td>TSTDSOCMDCRACKO</td><td>output</td><td>CELL_W[10].OUT_SEC_TMIN[9]</td></tr>

<tr><td>TSTDSOCMHOLDI</td><td>input</td><td>CELL_W[10].IMUX_G0_DATA[2]</td></tr>

<tr><td>TSTDSOCMHOLDO</td><td>output</td><td>CELL_W[5].OUT_TEST[2]</td></tr>

<tr><td>TSTDSOCMLOADREQI</td><td>input</td><td>CELL_W[13].IMUX_G2_DATA[3]</td></tr>

<tr><td>TSTDSOCMLOADREQO</td><td>output</td><td>CELL_W[9].OUT_SEC_TMIN[11]</td></tr>

<tr><td>TSTDSOCMSTOREREQI</td><td>input</td><td>CELL_W[13].IMUX_G3_DATA[3]</td></tr>

<tr><td>TSTDSOCMSTOREREQO</td><td>output</td><td>CELL_W[10].OUT_SEC_TMIN[11]</td></tr>

<tr><td>TSTDSOCMWAITI</td><td>input</td><td>CELL_W[14].IMUX_G2_DATA[3]</td></tr>

<tr><td>TSTDSOCMWAITO</td><td>output</td><td>CELL_W[11].OUT_SEC_TMIN[11]</td></tr>

<tr><td>TSTDSOCMWRDBUSI0</td><td>input</td><td>CELL_W[14].IMUX_G3_DATA[3]</td></tr>

<tr><td>TSTDSOCMWRDBUSI1</td><td>input</td><td>CELL_W[15].IMUX_G2_DATA[3]</td></tr>

<tr><td>TSTDSOCMWRDBUSI10</td><td>input</td><td>CELL_W[3].IMUX_G3_DATA[4]</td></tr>

<tr><td>TSTDSOCMWRDBUSI11</td><td>input</td><td>CELL_W[4].IMUX_G0_DATA[4]</td></tr>

<tr><td>TSTDSOCMWRDBUSI12</td><td>input</td><td>CELL_W[4].IMUX_G1_DATA[4]</td></tr>

<tr><td>TSTDSOCMWRDBUSI13</td><td>input</td><td>CELL_W[5].IMUX_G0_DATA[4]</td></tr>

<tr><td>TSTDSOCMWRDBUSI14</td><td>input</td><td>CELL_W[5].IMUX_G1_DATA[4]</td></tr>

<tr><td>TSTDSOCMWRDBUSI15</td><td>input</td><td>CELL_W[6].IMUX_G0_DATA[4]</td></tr>

<tr><td>TSTDSOCMWRDBUSI16</td><td>input</td><td>CELL_W[6].IMUX_G1_DATA[4]</td></tr>

<tr><td>TSTDSOCMWRDBUSI17</td><td>input</td><td>CELL_W[7].IMUX_G0_DATA[4]</td></tr>

<tr><td>TSTDSOCMWRDBUSI18</td><td>input</td><td>CELL_W[7].IMUX_G1_DATA[4]</td></tr>

<tr><td>TSTDSOCMWRDBUSI19</td><td>input</td><td>CELL_W[8].IMUX_G1_DATA[4]</td></tr>

<tr><td>TSTDSOCMWRDBUSI2</td><td>input</td><td>CELL_W[15].IMUX_G3_DATA[3]</td></tr>

<tr><td>TSTDSOCMWRDBUSI20</td><td>input</td><td>CELL_W[8].IMUX_G2_DATA[4]</td></tr>

<tr><td>TSTDSOCMWRDBUSI21</td><td>input</td><td>CELL_W[9].IMUX_G2_DATA[4]</td></tr>

<tr><td>TSTDSOCMWRDBUSI22</td><td>input</td><td>CELL_W[9].IMUX_G3_DATA[4]</td></tr>

<tr><td>TSTDSOCMWRDBUSI23</td><td>input</td><td>CELL_W[10].IMUX_G1_DATA[4]</td></tr>

<tr><td>TSTDSOCMWRDBUSI24</td><td>input</td><td>CELL_W[10].IMUX_G2_DATA[4]</td></tr>

<tr><td>TSTDSOCMWRDBUSI25</td><td>input</td><td>CELL_W[11].IMUX_G0_DATA[4]</td></tr>

<tr><td>TSTDSOCMWRDBUSI26</td><td>input</td><td>CELL_W[11].IMUX_G1_DATA[4]</td></tr>

<tr><td>TSTDSOCMWRDBUSI27</td><td>input</td><td>CELL_W[12].IMUX_G0_DATA[4]</td></tr>

<tr><td>TSTDSOCMWRDBUSI28</td><td>input</td><td>CELL_W[12].IMUX_G1_DATA[4]</td></tr>

<tr><td>TSTDSOCMWRDBUSI29</td><td>input</td><td>CELL_W[13].IMUX_G0_DATA[4]</td></tr>

<tr><td>TSTDSOCMWRDBUSI3</td><td>input</td><td>CELL_W[0].IMUX_G2_DATA[4]</td></tr>

<tr><td>TSTDSOCMWRDBUSI30</td><td>input</td><td>CELL_W[13].IMUX_G1_DATA[4]</td></tr>

<tr><td>TSTDSOCMWRDBUSI31</td><td>input</td><td>CELL_W[14].IMUX_G0_DATA[4]</td></tr>

<tr><td>TSTDSOCMWRDBUSI4</td><td>input</td><td>CELL_W[0].IMUX_G3_DATA[4]</td></tr>

<tr><td>TSTDSOCMWRDBUSI5</td><td>input</td><td>CELL_W[1].IMUX_G2_DATA[4]</td></tr>

<tr><td>TSTDSOCMWRDBUSI6</td><td>input</td><td>CELL_W[1].IMUX_G3_DATA[4]</td></tr>

<tr><td>TSTDSOCMWRDBUSI7</td><td>input</td><td>CELL_W[2].IMUX_G2_DATA[4]</td></tr>

<tr><td>TSTDSOCMWRDBUSI8</td><td>input</td><td>CELL_W[2].IMUX_G3_DATA[4]</td></tr>

<tr><td>TSTDSOCMWRDBUSI9</td><td>input</td><td>CELL_W[3].IMUX_G2_DATA[4]</td></tr>

<tr><td>TSTDSOCMWRDBUSO0</td><td>output</td><td>CELL_N[6].OUT_TEST[2]</td></tr>

<tr><td>TSTDSOCMWRDBUSO1</td><td>output</td><td>CELL_N[0].OUT_SEC_TMIN[12]</td></tr>

<tr><td>TSTDSOCMWRDBUSO10</td><td>output</td><td>CELL_N[5].OUT_TEST[4]</td></tr>

<tr><td>TSTDSOCMWRDBUSO11</td><td>output</td><td>CELL_N[5].OUT_TEST[6]</td></tr>

<tr><td>TSTDSOCMWRDBUSO12</td><td>output</td><td>CELL_N[6].OUT_TEST[4]</td></tr>

<tr><td>TSTDSOCMWRDBUSO13</td><td>output</td><td>CELL_N[6].OUT_TEST[6]</td></tr>

<tr><td>TSTDSOCMWRDBUSO14</td><td>output</td><td>CELL_N[0].OUT_SEC_TMIN[11]</td></tr>

<tr><td>TSTDSOCMWRDBUSO15</td><td>output</td><td>CELL_N[0].OUT_SEC_TMIN[10]</td></tr>

<tr><td>TSTDSOCMWRDBUSO16</td><td>output</td><td>CELL_N[1].OUT_TEST[0]</td></tr>

<tr><td>TSTDSOCMWRDBUSO17</td><td>output</td><td>CELL_N[1].OUT_TEST[2]</td></tr>

<tr><td>TSTDSOCMWRDBUSO18</td><td>output</td><td>CELL_N[2].OUT_TEST[0]</td></tr>

<tr><td>TSTDSOCMWRDBUSO19</td><td>output</td><td>CELL_N[2].OUT_TEST[2]</td></tr>

<tr><td>TSTDSOCMWRDBUSO2</td><td>output</td><td>CELL_N[1].OUT_SEC_TMIN[9]</td></tr>

<tr><td>TSTDSOCMWRDBUSO20</td><td>output</td><td>CELL_N[3].OUT_TEST[0]</td></tr>

<tr><td>TSTDSOCMWRDBUSO21</td><td>output</td><td>CELL_N[3].OUT_TEST[2]</td></tr>

<tr><td>TSTDSOCMWRDBUSO22</td><td>output</td><td>CELL_N[4].OUT_TEST[2]</td></tr>

<tr><td>TSTDSOCMWRDBUSO23</td><td>output</td><td>CELL_N[4].OUT_TEST[4]</td></tr>

<tr><td>TSTDSOCMWRDBUSO24</td><td>output</td><td>CELL_N[5].OUT_TEST[8]</td></tr>

<tr><td>TSTDSOCMWRDBUSO25</td><td>output</td><td>CELL_N[5].OUT_TEST[10]</td></tr>

<tr><td>TSTDSOCMWRDBUSO26</td><td>output</td><td>CELL_N[6].OUT_TEST[8]</td></tr>

<tr><td>TSTDSOCMWRDBUSO27</td><td>output</td><td>CELL_N[6].OUT_TEST[10]</td></tr>

<tr><td>TSTDSOCMWRDBUSO28</td><td>output</td><td>CELL_N[0].OUT_SEC_TMIN[9]</td></tr>

<tr><td>TSTDSOCMWRDBUSO29</td><td>output</td><td>CELL_N[1].OUT_TEST[4]</td></tr>

<tr><td>TSTDSOCMWRDBUSO3</td><td>output</td><td>CELL_N[1].OUT_SEC_TMIN[8]</td></tr>

<tr><td>TSTDSOCMWRDBUSO30</td><td>output</td><td>CELL_N[2].OUT_TEST[4]</td></tr>

<tr><td>TSTDSOCMWRDBUSO31</td><td>output</td><td>CELL_N[3].OUT_TEST[4]</td></tr>

<tr><td>TSTDSOCMWRDBUSO4</td><td>output</td><td>CELL_N[2].OUT_SEC_TMIN[9]</td></tr>

<tr><td>TSTDSOCMWRDBUSO5</td><td>output</td><td>CELL_N[2].OUT_SEC_TMIN[8]</td></tr>

<tr><td>TSTDSOCMWRDBUSO6</td><td>output</td><td>CELL_N[3].OUT_SEC_TMIN[9]</td></tr>

<tr><td>TSTDSOCMWRDBUSO7</td><td>output</td><td>CELL_N[3].OUT_SEC_TMIN[8]</td></tr>

<tr><td>TSTDSOCMWRDBUSO8</td><td>output</td><td>CELL_N[4].OUT_SEC_TMIN[8]</td></tr>

<tr><td>TSTDSOCMWRDBUSO9</td><td>output</td><td>CELL_N[4].OUT_TEST[0]</td></tr>

<tr><td>TSTDSOCMXLATEVALIDI</td><td>input</td><td>CELL_W[14].IMUX_G1_DATA[4]</td></tr>

<tr><td>TSTDSOCMXLATEVALIDO</td><td>output</td><td>CELL_W[12].OUT_SEC_TMIN[11]</td></tr>

<tr><td>TSTISOCMABORTI</td><td>input</td><td>CELL_E[11].IMUX_G3_DATA[2]</td></tr>

<tr><td>TSTISOCMABORTO</td><td>output</td><td>CELL_S[0].OUT_TEST[2]</td></tr>

<tr><td>TSTISOCMABUSI0</td><td>input</td><td>CELL_E[1].IMUX_G0_DATA[3]</td></tr>

<tr><td>TSTISOCMABUSI1</td><td>input</td><td>CELL_E[1].IMUX_G1_DATA[3]</td></tr>

<tr><td>TSTISOCMABUSI10</td><td>input</td><td>CELL_E[4].IMUX_G1_DATA[3]</td></tr>

<tr><td>TSTISOCMABUSI11</td><td>input</td><td>CELL_E[5].IMUX_G1_DATA[3]</td></tr>

<tr><td>TSTISOCMABUSI12</td><td>input</td><td>CELL_E[5].IMUX_G2_DATA[3]</td></tr>

<tr><td>TSTISOCMABUSI13</td><td>input</td><td>CELL_E[6].IMUX_G2_DATA[3]</td></tr>

<tr><td>TSTISOCMABUSI14</td><td>input</td><td>CELL_E[6].IMUX_G3_DATA[3]</td></tr>

<tr><td>TSTISOCMABUSI15</td><td>input</td><td>CELL_E[6].IMUX_G0_DATA[4]</td></tr>

<tr><td>TSTISOCMABUSI16</td><td>input</td><td>CELL_E[7].IMUX_G1_DATA[3]</td></tr>

<tr><td>TSTISOCMABUSI17</td><td>input</td><td>CELL_E[7].IMUX_G2_DATA[3]</td></tr>

<tr><td>TSTISOCMABUSI18</td><td>input</td><td>CELL_E[7].IMUX_G3_DATA[3]</td></tr>

<tr><td>TSTISOCMABUSI19</td><td>input</td><td>CELL_E[8].IMUX_G1_DATA[3]</td></tr>

<tr><td>TSTISOCMABUSI2</td><td>input</td><td>CELL_E[2].IMUX_G3_DATA[2]</td></tr>

<tr><td>TSTISOCMABUSI20</td><td>input</td><td>CELL_E[8].IMUX_G2_DATA[3]</td></tr>

<tr><td>TSTISOCMABUSI21</td><td>input</td><td>CELL_E[8].IMUX_G3_DATA[3]</td></tr>

<tr><td>TSTISOCMABUSI22</td><td>input</td><td>CELL_E[9].IMUX_G1_DATA[3]</td></tr>

<tr><td>TSTISOCMABUSI23</td><td>input</td><td>CELL_E[9].IMUX_G2_DATA[3]</td></tr>

<tr><td>TSTISOCMABUSI24</td><td>input</td><td>CELL_E[9].IMUX_G3_DATA[3]</td></tr>

<tr><td>TSTISOCMABUSI25</td><td>input</td><td>CELL_E[10].IMUX_G2_DATA[2]</td></tr>

<tr><td>TSTISOCMABUSI26</td><td>input</td><td>CELL_E[10].IMUX_G3_DATA[2]</td></tr>

<tr><td>TSTISOCMABUSI27</td><td>input</td><td>CELL_E[10].IMUX_G0_DATA[3]</td></tr>

<tr><td>TSTISOCMABUSI28</td><td>input</td><td>CELL_E[10].IMUX_G1_DATA[3]</td></tr>

<tr><td>TSTISOCMABUSI29</td><td>input</td><td>CELL_E[11].IMUX_G2_DATA[2]</td></tr>

<tr><td>TSTISOCMABUSI3</td><td>input</td><td>CELL_E[2].IMUX_G0_DATA[3]</td></tr>

<tr><td>TSTISOCMABUSI4</td><td>input</td><td>CELL_E[2].IMUX_G1_DATA[3]</td></tr>

<tr><td>TSTISOCMABUSI5</td><td>input</td><td>CELL_E[3].IMUX_G2_DATA[2]</td></tr>

<tr><td>TSTISOCMABUSI6</td><td>input</td><td>CELL_E[3].IMUX_G3_DATA[2]</td></tr>

<tr><td>TSTISOCMABUSI7</td><td>input</td><td>CELL_E[3].IMUX_G0_DATA[3]</td></tr>

<tr><td>TSTISOCMABUSI8</td><td>input</td><td>CELL_E[4].IMUX_G3_DATA[2]</td></tr>

<tr><td>TSTISOCMABUSI9</td><td>input</td><td>CELL_E[4].IMUX_G0_DATA[3]</td></tr>

<tr><td>TSTISOCMABUSO0</td><td>output</td><td>CELL_S[0].OUT_SEC_TMIN[8]</td></tr>

<tr><td>TSTISOCMABUSO1</td><td>output</td><td>CELL_S[1].OUT_SEC_TMIN[13]</td></tr>

<tr><td>TSTISOCMABUSO10</td><td>output</td><td>CELL_S[3].OUT_SEC_TMIN[14]</td></tr>

<tr><td>TSTISOCMABUSO11</td><td>output</td><td>CELL_S[3].OUT_SEC_TMIN[13]</td></tr>

<tr><td>TSTISOCMABUSO12</td><td>output</td><td>CELL_S[3].OUT_SEC_TMIN[12]</td></tr>

<tr><td>TSTISOCMABUSO13</td><td>output</td><td>CELL_S[4].OUT_SEC_TMIN[15]</td></tr>

<tr><td>TSTISOCMABUSO14</td><td>output</td><td>CELL_S[4].OUT_SEC_TMIN[14]</td></tr>

<tr><td>TSTISOCMABUSO15</td><td>output</td><td>CELL_S[4].OUT_SEC_TMIN[13]</td></tr>

<tr><td>TSTISOCMABUSO16</td><td>output</td><td>CELL_S[4].OUT_SEC_TMIN[12]</td></tr>

<tr><td>TSTISOCMABUSO17</td><td>output</td><td>CELL_S[5].OUT_SEC_TMIN[15]</td></tr>

<tr><td>TSTISOCMABUSO18</td><td>output</td><td>CELL_S[5].OUT_SEC_TMIN[14]</td></tr>

<tr><td>TSTISOCMABUSO19</td><td>output</td><td>CELL_S[5].OUT_SEC_TMIN[13]</td></tr>

<tr><td>TSTISOCMABUSO2</td><td>output</td><td>CELL_S[1].OUT_SEC_TMIN[12]</td></tr>

<tr><td>TSTISOCMABUSO20</td><td>output</td><td>CELL_S[5].OUT_SEC_TMIN[12]</td></tr>

<tr><td>TSTISOCMABUSO21</td><td>output</td><td>CELL_S[6].OUT_SEC_TMIN[11]</td></tr>

<tr><td>TSTISOCMABUSO22</td><td>output</td><td>CELL_S[6].OUT_SEC_TMIN[10]</td></tr>

<tr><td>TSTISOCMABUSO23</td><td>output</td><td>CELL_S[6].OUT_SEC_TMIN[9]</td></tr>

<tr><td>TSTISOCMABUSO24</td><td>output</td><td>CELL_S[6].OUT_SEC_TMIN[8]</td></tr>

<tr><td>TSTISOCMABUSO25</td><td>output</td><td>CELL_S[7].OUT_SEC_TMIN[14]</td></tr>

<tr><td>TSTISOCMABUSO26</td><td>output</td><td>CELL_S[7].OUT_SEC_TMIN[13]</td></tr>

<tr><td>TSTISOCMABUSO27</td><td>output</td><td>CELL_S[7].OUT_SEC_TMIN[12]</td></tr>

<tr><td>TSTISOCMABUSO28</td><td>output</td><td>CELL_S[7].OUT_SEC_TMIN[11]</td></tr>

<tr><td>TSTISOCMABUSO29</td><td>output</td><td>CELL_S[0].OUT_TEST[0]</td></tr>

<tr><td>TSTISOCMABUSO3</td><td>output</td><td>CELL_S[1].OUT_SEC_TMIN[11]</td></tr>

<tr><td>TSTISOCMABUSO4</td><td>output</td><td>CELL_S[1].OUT_SEC_TMIN[10]</td></tr>

<tr><td>TSTISOCMABUSO5</td><td>output</td><td>CELL_S[2].OUT_SEC_TMIN[12]</td></tr>

<tr><td>TSTISOCMABUSO6</td><td>output</td><td>CELL_S[2].OUT_SEC_TMIN[11]</td></tr>

<tr><td>TSTISOCMABUSO7</td><td>output</td><td>CELL_S[2].OUT_SEC_TMIN[10]</td></tr>

<tr><td>TSTISOCMABUSO8</td><td>output</td><td>CELL_S[2].OUT_SEC_TMIN[9]</td></tr>

<tr><td>TSTISOCMABUSO9</td><td>output</td><td>CELL_S[3].OUT_SEC_TMIN[15]</td></tr>

<tr><td>TSTISOCMHOLDI</td><td>input</td><td>CELL_E[2].IMUX_G1_DATA[2]</td></tr>

<tr><td>TSTISOCMHOLDO</td><td>output</td><td>CELL_E[2].OUT_SEC_TMIN[10]</td></tr>

<tr><td>TSTISOCMICUREADYI</td><td>input</td><td>CELL_E[1].IMUX_G3_DATA[2]</td></tr>

<tr><td>TSTISOCMICUREADYO</td><td>output</td><td>CELL_S[0].OUT_SEC_TMIN[9]</td></tr>

<tr><td>TSTISOCMRDATAI0</td><td>input</td><td>CELL_E[5].IMUX_G3_DATA[2]</td></tr>

<tr><td>TSTISOCMRDATAI1</td><td>input</td><td>CELL_E[6].IMUX_G0_DATA[3]</td></tr>

<tr><td>TSTISOCMRDATAI10</td><td>input</td><td>CELL_E[15].IMUX_G1_DATA[2]</td></tr>

<tr><td>TSTISOCMRDATAI11</td><td>input</td><td>CELL_E[0].IMUX_G2_DATA[2]</td></tr>

<tr><td>TSTISOCMRDATAI12</td><td>input</td><td>CELL_E[1].IMUX_G2_DATA[2]</td></tr>

<tr><td>TSTISOCMRDATAI13</td><td>input</td><td>CELL_E[2].IMUX_G2_DATA[2]</td></tr>

<tr><td>TSTISOCMRDATAI14</td><td>input</td><td>CELL_E[3].IMUX_G1_DATA[2]</td></tr>

<tr><td>TSTISOCMRDATAI15</td><td>input</td><td>CELL_E[4].IMUX_G2_DATA[2]</td></tr>

<tr><td>TSTISOCMRDATAI16</td><td>input</td><td>CELL_E[5].IMUX_G0_DATA[3]</td></tr>

<tr><td>TSTISOCMRDATAI17</td><td>input</td><td>CELL_S[0].IMUX_G0_DATA[4]</td></tr>

<tr><td>TSTISOCMRDATAI18</td><td>input</td><td>CELL_S[0].IMUX_G1_DATA[4]</td></tr>

<tr><td>TSTISOCMRDATAI19</td><td>input</td><td>CELL_S[0].IMUX_G2_DATA[4]</td></tr>

<tr><td>TSTISOCMRDATAI2</td><td>input</td><td>CELL_E[7].IMUX_G0_DATA[3]</td></tr>

<tr><td>TSTISOCMRDATAI20</td><td>input</td><td>CELL_S[0].IMUX_G3_DATA[4]</td></tr>

<tr><td>TSTISOCMRDATAI21</td><td>input</td><td>CELL_S[1].IMUX_G0_DATA[4]</td></tr>

<tr><td>TSTISOCMRDATAI22</td><td>input</td><td>CELL_S[1].IMUX_G1_DATA[4]</td></tr>

<tr><td>TSTISOCMRDATAI23</td><td>input</td><td>CELL_S[1].IMUX_G2_DATA[4]</td></tr>

<tr><td>TSTISOCMRDATAI24</td><td>input</td><td>CELL_S[1].IMUX_G3_DATA[4]</td></tr>

<tr><td>TSTISOCMRDATAI25</td><td>input</td><td>CELL_S[2].IMUX_G2_DATA[0]</td></tr>

<tr><td>TSTISOCMRDATAI26</td><td>input</td><td>CELL_S[2].IMUX_G3_DATA[0]</td></tr>

<tr><td>TSTISOCMRDATAI27</td><td>input</td><td>CELL_S[2].IMUX_G0_DATA[1]</td></tr>

<tr><td>TSTISOCMRDATAI28</td><td>input</td><td>CELL_S[2].IMUX_G1_DATA[1]</td></tr>

<tr><td>TSTISOCMRDATAI29</td><td>input</td><td>CELL_S[3].IMUX_G0_DATA[0]</td></tr>

<tr><td>TSTISOCMRDATAI3</td><td>input</td><td>CELL_E[8].IMUX_G0_DATA[3]</td></tr>

<tr><td>TSTISOCMRDATAI30</td><td>input</td><td>CELL_S[3].IMUX_G1_DATA[0]</td></tr>

<tr><td>TSTISOCMRDATAI31</td><td>input</td><td>CELL_S[3].IMUX_G2_DATA[0]</td></tr>

<tr><td>TSTISOCMRDATAI32</td><td>input</td><td>CELL_S[3].IMUX_G3_DATA[0]</td></tr>

<tr><td>TSTISOCMRDATAI33</td><td>input</td><td>CELL_S[4].IMUX_G1_DATA[0]</td></tr>

<tr><td>TSTISOCMRDATAI34</td><td>input</td><td>CELL_S[4].IMUX_G2_DATA[0]</td></tr>

<tr><td>TSTISOCMRDATAI35</td><td>input</td><td>CELL_S[4].IMUX_G3_DATA[0]</td></tr>

<tr><td>TSTISOCMRDATAI36</td><td>input</td><td>CELL_S[4].IMUX_G0_DATA[1]</td></tr>

<tr><td>TSTISOCMRDATAI37</td><td>input</td><td>CELL_S[5].IMUX_G2_DATA[0]</td></tr>

<tr><td>TSTISOCMRDATAI38</td><td>input</td><td>CELL_S[5].IMUX_G3_DATA[0]</td></tr>

<tr><td>TSTISOCMRDATAI39</td><td>input</td><td>CELL_S[5].IMUX_G0_DATA[1]</td></tr>

<tr><td>TSTISOCMRDATAI4</td><td>input</td><td>CELL_E[9].IMUX_G0_DATA[3]</td></tr>

<tr><td>TSTISOCMRDATAI40</td><td>input</td><td>CELL_S[5].IMUX_G1_DATA[1]</td></tr>

<tr><td>TSTISOCMRDATAI41</td><td>input</td><td>CELL_S[6].IMUX_G0_DATA[4]</td></tr>

<tr><td>TSTISOCMRDATAI42</td><td>input</td><td>CELL_S[6].IMUX_G1_DATA[4]</td></tr>

<tr><td>TSTISOCMRDATAI43</td><td>input</td><td>CELL_S[6].IMUX_G2_DATA[4]</td></tr>

<tr><td>TSTISOCMRDATAI44</td><td>input</td><td>CELL_S[6].IMUX_G3_DATA[4]</td></tr>

<tr><td>TSTISOCMRDATAI45</td><td>input</td><td>CELL_S[7].IMUX_G0_DATA[4]</td></tr>

<tr><td>TSTISOCMRDATAI46</td><td>input</td><td>CELL_S[7].IMUX_G1_DATA[4]</td></tr>

<tr><td>TSTISOCMRDATAI47</td><td>input</td><td>CELL_S[7].IMUX_G2_DATA[4]</td></tr>

<tr><td>TSTISOCMRDATAI48</td><td>input</td><td>CELL_S[7].IMUX_G3_DATA[4]</td></tr>

<tr><td>TSTISOCMRDATAI49</td><td>input</td><td>CELL_S[0].IMUX_G0_DATA[5]</td></tr>

<tr><td>TSTISOCMRDATAI5</td><td>input</td><td>CELL_E[10].IMUX_G1_DATA[2]</td></tr>

<tr><td>TSTISOCMRDATAI50</td><td>input</td><td>CELL_S[0].IMUX_G1_DATA[5]</td></tr>

<tr><td>TSTISOCMRDATAI51</td><td>input</td><td>CELL_S[1].IMUX_G0_DATA[5]</td></tr>

<tr><td>TSTISOCMRDATAI52</td><td>input</td><td>CELL_S[1].IMUX_G1_DATA[5]</td></tr>

<tr><td>TSTISOCMRDATAI53</td><td>input</td><td>CELL_S[2].IMUX_G2_DATA[1]</td></tr>

<tr><td>TSTISOCMRDATAI54</td><td>input</td><td>CELL_S[2].IMUX_G3_DATA[1]</td></tr>

<tr><td>TSTISOCMRDATAI55</td><td>input</td><td>CELL_S[3].IMUX_G0_DATA[1]</td></tr>

<tr><td>TSTISOCMRDATAI56</td><td>input</td><td>CELL_S[3].IMUX_G1_DATA[1]</td></tr>

<tr><td>TSTISOCMRDATAI57</td><td>input</td><td>CELL_S[4].IMUX_G1_DATA[1]</td></tr>

<tr><td>TSTISOCMRDATAI58</td><td>input</td><td>CELL_S[4].IMUX_G2_DATA[1]</td></tr>

<tr><td>TSTISOCMRDATAI59</td><td>input</td><td>CELL_S[5].IMUX_G2_DATA[1]</td></tr>

<tr><td>TSTISOCMRDATAI6</td><td>input</td><td>CELL_E[11].IMUX_G1_DATA[2]</td></tr>

<tr><td>TSTISOCMRDATAI60</td><td>input</td><td>CELL_S[5].IMUX_G3_DATA[1]</td></tr>

<tr><td>TSTISOCMRDATAI61</td><td>input</td><td>CELL_S[6].IMUX_G0_DATA[5]</td></tr>

<tr><td>TSTISOCMRDATAI62</td><td>input</td><td>CELL_S[6].IMUX_G1_DATA[5]</td></tr>

<tr><td>TSTISOCMRDATAI63</td><td>input</td><td>CELL_S[7].IMUX_G0_DATA[5]</td></tr>

<tr><td>TSTISOCMRDATAI7</td><td>input</td><td>CELL_E[12].IMUX_G1_DATA[2]</td></tr>

<tr><td>TSTISOCMRDATAI8</td><td>input</td><td>CELL_E[13].IMUX_G1_DATA[2]</td></tr>

<tr><td>TSTISOCMRDATAI9</td><td>input</td><td>CELL_E[14].IMUX_G1_DATA[2]</td></tr>

<tr><td>TSTISOCMRDATAO0</td><td>output</td><td>CELL_E[2].OUT_TEST[0]</td></tr>

<tr><td>TSTISOCMRDATAO1</td><td>output</td><td>CELL_E[3].OUT_SEC_TMIN[10]</td></tr>

<tr><td>TSTISOCMRDATAO10</td><td>output</td><td>CELL_E[5].OUT_SEC_TMIN[10]</td></tr>

<tr><td>TSTISOCMRDATAO11</td><td>output</td><td>CELL_E[5].OUT_SEC_TMIN[9]</td></tr>

<tr><td>TSTISOCMRDATAO12</td><td>output</td><td>CELL_E[5].OUT_SEC_TMIN[8]</td></tr>

<tr><td>TSTISOCMRDATAO13</td><td>output</td><td>CELL_E[6].OUT_SEC_TMIN[11]</td></tr>

<tr><td>TSTISOCMRDATAO14</td><td>output</td><td>CELL_E[6].OUT_SEC_TMIN[10]</td></tr>

<tr><td>TSTISOCMRDATAO15</td><td>output</td><td>CELL_E[6].OUT_SEC_TMIN[9]</td></tr>

<tr><td>TSTISOCMRDATAO16</td><td>output</td><td>CELL_E[6].OUT_SEC_TMIN[8]</td></tr>

<tr><td>TSTISOCMRDATAO17</td><td>output</td><td>CELL_E[7].OUT_SEC_TMIN[11]</td></tr>

<tr><td>TSTISOCMRDATAO18</td><td>output</td><td>CELL_E[7].OUT_SEC_TMIN[10]</td></tr>

<tr><td>TSTISOCMRDATAO19</td><td>output</td><td>CELL_E[7].OUT_SEC_TMIN[9]</td></tr>

<tr><td>TSTISOCMRDATAO2</td><td>output</td><td>CELL_E[3].OUT_SEC_TMIN[9]</td></tr>

<tr><td>TSTISOCMRDATAO20</td><td>output</td><td>CELL_E[7].OUT_SEC_TMIN[8]</td></tr>

<tr><td>TSTISOCMRDATAO21</td><td>output</td><td>CELL_E[8].OUT_SEC_TMIN[11]</td></tr>

<tr><td>TSTISOCMRDATAO22</td><td>output</td><td>CELL_E[8].OUT_SEC_TMIN[10]</td></tr>

<tr><td>TSTISOCMRDATAO23</td><td>output</td><td>CELL_E[8].OUT_SEC_TMIN[9]</td></tr>

<tr><td>TSTISOCMRDATAO24</td><td>output</td><td>CELL_E[8].OUT_SEC_TMIN[8]</td></tr>

<tr><td>TSTISOCMRDATAO25</td><td>output</td><td>CELL_E[9].OUT_SEC_TMIN[11]</td></tr>

<tr><td>TSTISOCMRDATAO26</td><td>output</td><td>CELL_E[9].OUT_SEC_TMIN[10]</td></tr>

<tr><td>TSTISOCMRDATAO27</td><td>output</td><td>CELL_E[9].OUT_SEC_TMIN[9]</td></tr>

<tr><td>TSTISOCMRDATAO28</td><td>output</td><td>CELL_E[9].OUT_SEC_TMIN[8]</td></tr>

<tr><td>TSTISOCMRDATAO29</td><td>output</td><td>CELL_E[10].OUT_SEC_TMIN[11]</td></tr>

<tr><td>TSTISOCMRDATAO3</td><td>output</td><td>CELL_E[3].OUT_SEC_TMIN[8]</td></tr>

<tr><td>TSTISOCMRDATAO30</td><td>output</td><td>CELL_E[10].OUT_SEC_TMIN[10]</td></tr>

<tr><td>TSTISOCMRDATAO31</td><td>output</td><td>CELL_E[10].OUT_SEC_TMIN[9]</td></tr>

<tr><td>TSTISOCMRDATAO32</td><td>output</td><td>CELL_E[10].OUT_SEC_TMIN[8]</td></tr>

<tr><td>TSTISOCMRDATAO33</td><td>output</td><td>CELL_E[11].OUT_SEC_TMIN[11]</td></tr>

<tr><td>TSTISOCMRDATAO34</td><td>output</td><td>CELL_E[11].OUT_SEC_TMIN[10]</td></tr>

<tr><td>TSTISOCMRDATAO35</td><td>output</td><td>CELL_E[11].OUT_SEC_TMIN[9]</td></tr>

<tr><td>TSTISOCMRDATAO36</td><td>output</td><td>CELL_E[11].OUT_SEC_TMIN[8]</td></tr>

<tr><td>TSTISOCMRDATAO37</td><td>output</td><td>CELL_E[12].OUT_SEC_TMIN[11]</td></tr>

<tr><td>TSTISOCMRDATAO38</td><td>output</td><td>CELL_E[12].OUT_SEC_TMIN[10]</td></tr>

<tr><td>TSTISOCMRDATAO39</td><td>output</td><td>CELL_E[12].OUT_SEC_TMIN[9]</td></tr>

<tr><td>TSTISOCMRDATAO4</td><td>output</td><td>CELL_E[3].OUT_TEST[0]</td></tr>

<tr><td>TSTISOCMRDATAO40</td><td>output</td><td>CELL_E[12].OUT_SEC_TMIN[8]</td></tr>

<tr><td>TSTISOCMRDATAO41</td><td>output</td><td>CELL_E[13].OUT_SEC_TMIN[11]</td></tr>

<tr><td>TSTISOCMRDATAO42</td><td>output</td><td>CELL_E[13].OUT_SEC_TMIN[10]</td></tr>

<tr><td>TSTISOCMRDATAO43</td><td>output</td><td>CELL_E[13].OUT_SEC_TMIN[9]</td></tr>

<tr><td>TSTISOCMRDATAO44</td><td>output</td><td>CELL_E[13].OUT_SEC_TMIN[8]</td></tr>

<tr><td>TSTISOCMRDATAO45</td><td>output</td><td>CELL_E[14].OUT_SEC_TMIN[11]</td></tr>

<tr><td>TSTISOCMRDATAO46</td><td>output</td><td>CELL_E[14].OUT_SEC_TMIN[10]</td></tr>

<tr><td>TSTISOCMRDATAO47</td><td>output</td><td>CELL_E[14].OUT_SEC_TMIN[9]</td></tr>

<tr><td>TSTISOCMRDATAO48</td><td>output</td><td>CELL_E[14].OUT_SEC_TMIN[8]</td></tr>

<tr><td>TSTISOCMRDATAO49</td><td>output</td><td>CELL_E[15].OUT_SEC_TMIN[11]</td></tr>

<tr><td>TSTISOCMRDATAO5</td><td>output</td><td>CELL_E[4].OUT_SEC_TMIN[11]</td></tr>

<tr><td>TSTISOCMRDATAO50</td><td>output</td><td>CELL_E[15].OUT_SEC_TMIN[10]</td></tr>

<tr><td>TSTISOCMRDATAO51</td><td>output</td><td>CELL_E[15].OUT_SEC_TMIN[9]</td></tr>

<tr><td>TSTISOCMRDATAO52</td><td>output</td><td>CELL_E[15].OUT_SEC_TMIN[8]</td></tr>

<tr><td>TSTISOCMRDATAO53</td><td>output</td><td>CELL_E[0].OUT_TEST[2]</td></tr>

<tr><td>TSTISOCMRDATAO54</td><td>output</td><td>CELL_E[0].OUT_TEST[4]</td></tr>

<tr><td>TSTISOCMRDATAO55</td><td>output</td><td>CELL_E[1].OUT_TEST[2]</td></tr>

<tr><td>TSTISOCMRDATAO56</td><td>output</td><td>CELL_E[1].OUT_TEST[4]</td></tr>

<tr><td>TSTISOCMRDATAO57</td><td>output</td><td>CELL_E[2].OUT_TEST[2]</td></tr>

<tr><td>TSTISOCMRDATAO58</td><td>output</td><td>CELL_E[2].OUT_TEST[4]</td></tr>

<tr><td>TSTISOCMRDATAO59</td><td>output</td><td>CELL_E[3].OUT_TEST[2]</td></tr>

<tr><td>TSTISOCMRDATAO6</td><td>output</td><td>CELL_E[4].OUT_SEC_TMIN[10]</td></tr>

<tr><td>TSTISOCMRDATAO60</td><td>output</td><td>CELL_E[3].OUT_TEST[4]</td></tr>

<tr><td>TSTISOCMRDATAO61</td><td>output</td><td>CELL_E[4].OUT_TEST[0]</td></tr>

<tr><td>TSTISOCMRDATAO62</td><td>output</td><td>CELL_E[4].OUT_TEST[2]</td></tr>

<tr><td>TSTISOCMRDATAO63</td><td>output</td><td>CELL_E[5].OUT_TEST[0]</td></tr>

<tr><td>TSTISOCMRDATAO7</td><td>output</td><td>CELL_E[4].OUT_SEC_TMIN[9]</td></tr>

<tr><td>TSTISOCMRDATAO8</td><td>output</td><td>CELL_E[4].OUT_SEC_TMIN[8]</td></tr>

<tr><td>TSTISOCMRDATAO9</td><td>output</td><td>CELL_E[5].OUT_SEC_TMIN[11]</td></tr>

<tr><td>TSTISOCMRDDVALIDI0</td><td>input</td><td>CELL_E[3].IMUX_G0_DATA[2]</td></tr>

<tr><td>TSTISOCMRDDVALIDI1</td><td>input</td><td>CELL_E[4].IMUX_G1_DATA[2]</td></tr>

<tr><td>TSTISOCMRDDVALIDO0</td><td>output</td><td>CELL_E[2].OUT_SEC_TMIN[9]</td></tr>

<tr><td>TSTISOCMRDDVALIDO1</td><td>output</td><td>CELL_E[2].OUT_SEC_TMIN[8]</td></tr>

<tr><td>TSTISOCMREQPENDI</td><td>input</td><td>CELL_E[0].IMUX_G0_DATA[3]</td></tr>

<tr><td>TSTISOCMREQPENDO</td><td>output</td><td>CELL_S[0].OUT_SEC_TMIN[10]</td></tr>

<tr><td>TSTISOCMXLATEVALIDI</td><td>input</td><td>CELL_E[0].IMUX_G3_DATA[2]</td></tr>

<tr><td>TSTISOCMXLATEVALIDO</td><td>output</td><td>CELL_S[0].OUT_SEC_TMIN[11]</td></tr>

<tr><td>TSTISOPFWDI</td><td>input</td><td>CELL_W[9].IMUX_G1_DATA[2]</td></tr>

<tr><td>TSTISOPFWDO</td><td>output</td><td>CELL_W[5].OUT_TEST[4]</td></tr>

<tr><td>TSTJTAGENI</td><td>input</td><td>CELL_E[12].IMUX_G0_DATA[2]</td></tr>

<tr><td>TSTJTAGENO</td><td>output</td><td>CELL_E[0].OUT_TEST[0]</td></tr>

<tr><td>TSTOCMCOMPLETEO</td><td>output</td><td>CELL_W[6].OUT_TEST[2]</td></tr>

<tr><td>TSTPLBSAMPLECYCLEI</td><td>input</td><td>CELL_E[6].IMUX_G1_DATA[3]</td></tr>

<tr><td>TSTPLBSAMPLECYCLEO</td><td>output</td><td>CELL_E[5].OUT_TEST[2]</td></tr>

<tr><td>TSTRDDBUSI0</td><td>input</td><td>CELL_W[10].IMUX_G1_DATA[2]</td></tr>

<tr><td>TSTRDDBUSI1</td><td>input</td><td>CELL_W[11].IMUX_G0_DATA[2]</td></tr>

<tr><td>TSTRDDBUSI10</td><td>input</td><td>CELL_W[15].IMUX_G1_DATA[2]</td></tr>

<tr><td>TSTRDDBUSI11</td><td>input</td><td>CELL_W[0].IMUX_G2_DATA[2]</td></tr>

<tr><td>TSTRDDBUSI12</td><td>input</td><td>CELL_W[0].IMUX_G3_DATA[2]</td></tr>

<tr><td>TSTRDDBUSI13</td><td>input</td><td>CELL_W[1].IMUX_G2_DATA[2]</td></tr>

<tr><td>TSTRDDBUSI14</td><td>input</td><td>CELL_W[1].IMUX_G3_DATA[2]</td></tr>

<tr><td>TSTRDDBUSI15</td><td>input</td><td>CELL_W[2].IMUX_G2_DATA[2]</td></tr>

<tr><td>TSTRDDBUSI16</td><td>input</td><td>CELL_W[2].IMUX_G3_DATA[2]</td></tr>

<tr><td>TSTRDDBUSI17</td><td>input</td><td>CELL_W[3].IMUX_G2_DATA[2]</td></tr>

<tr><td>TSTRDDBUSI18</td><td>input</td><td>CELL_W[3].IMUX_G3_DATA[2]</td></tr>

<tr><td>TSTRDDBUSI19</td><td>input</td><td>CELL_W[4].IMUX_G0_DATA[2]</td></tr>

<tr><td>TSTRDDBUSI2</td><td>input</td><td>CELL_W[11].IMUX_G1_DATA[2]</td></tr>

<tr><td>TSTRDDBUSI20</td><td>input</td><td>CELL_W[4].IMUX_G1_DATA[2]</td></tr>

<tr><td>TSTRDDBUSI21</td><td>input</td><td>CELL_W[5].IMUX_G0_DATA[2]</td></tr>

<tr><td>TSTRDDBUSI22</td><td>input</td><td>CELL_W[5].IMUX_G1_DATA[2]</td></tr>

<tr><td>TSTRDDBUSI23</td><td>input</td><td>CELL_W[6].IMUX_G0_DATA[2]</td></tr>

<tr><td>TSTRDDBUSI24</td><td>input</td><td>CELL_W[6].IMUX_G1_DATA[2]</td></tr>

<tr><td>TSTRDDBUSI25</td><td>input</td><td>CELL_W[7].IMUX_G0_DATA[2]</td></tr>

<tr><td>TSTRDDBUSI26</td><td>input</td><td>CELL_W[7].IMUX_G1_DATA[2]</td></tr>

<tr><td>TSTRDDBUSI27</td><td>input</td><td>CELL_W[8].IMUX_G2_DATA[2]</td></tr>

<tr><td>TSTRDDBUSI28</td><td>input</td><td>CELL_W[8].IMUX_G3_DATA[2]</td></tr>

<tr><td>TSTRDDBUSI29</td><td>input</td><td>CELL_W[9].IMUX_G2_DATA[2]</td></tr>

<tr><td>TSTRDDBUSI3</td><td>input</td><td>CELL_W[12].IMUX_G0_DATA[2]</td></tr>

<tr><td>TSTRDDBUSI30</td><td>input</td><td>CELL_W[9].IMUX_G3_DATA[2]</td></tr>

<tr><td>TSTRDDBUSI31</td><td>input</td><td>CELL_W[10].IMUX_G2_DATA[2]</td></tr>

<tr><td>TSTRDDBUSI4</td><td>input</td><td>CELL_W[12].IMUX_G1_DATA[2]</td></tr>

<tr><td>TSTRDDBUSI5</td><td>input</td><td>CELL_W[13].IMUX_G0_DATA[2]</td></tr>

<tr><td>TSTRDDBUSI6</td><td>input</td><td>CELL_W[13].IMUX_G1_DATA[2]</td></tr>

<tr><td>TSTRDDBUSI7</td><td>input</td><td>CELL_W[14].IMUX_G0_DATA[2]</td></tr>

<tr><td>TSTRDDBUSI8</td><td>input</td><td>CELL_W[14].IMUX_G1_DATA[2]</td></tr>

<tr><td>TSTRDDBUSI9</td><td>input</td><td>CELL_W[15].IMUX_G0_DATA[2]</td></tr>

<tr><td>TSTRDDBUSO0</td><td>output</td><td>CELL_W[10].OUT_SEC_TMIN[8]</td></tr>

<tr><td>TSTRDDBUSO1</td><td>output</td><td>CELL_W[10].OUT_TEST[0]</td></tr>

<tr><td>TSTRDDBUSO10</td><td>output</td><td>CELL_W[13].OUT_SEC_TMIN[11]</td></tr>

<tr><td>TSTRDDBUSO11</td><td>output</td><td>CELL_W[13].OUT_SEC_TMIN[10]</td></tr>

<tr><td>TSTRDDBUSO12</td><td>output</td><td>CELL_W[13].OUT_SEC_TMIN[9]</td></tr>

<tr><td>TSTRDDBUSO13</td><td>output</td><td>CELL_W[13].OUT_SEC_TMIN[8]</td></tr>

<tr><td>TSTRDDBUSO14</td><td>output</td><td>CELL_W[14].OUT_SEC_TMIN[11]</td></tr>

<tr><td>TSTRDDBUSO15</td><td>output</td><td>CELL_W[14].OUT_SEC_TMIN[10]</td></tr>

<tr><td>TSTRDDBUSO16</td><td>output</td><td>CELL_W[14].OUT_SEC_TMIN[9]</td></tr>

<tr><td>TSTRDDBUSO17</td><td>output</td><td>CELL_W[14].OUT_SEC_TMIN[8]</td></tr>

<tr><td>TSTRDDBUSO18</td><td>output</td><td>CELL_W[15].OUT_SEC_TMIN[11]</td></tr>

<tr><td>TSTRDDBUSO19</td><td>output</td><td>CELL_W[15].OUT_SEC_TMIN[10]</td></tr>

<tr><td>TSTRDDBUSO2</td><td>output</td><td>CELL_W[11].OUT_SEC_TMIN[10]</td></tr>

<tr><td>TSTRDDBUSO20</td><td>output</td><td>CELL_W[15].OUT_SEC_TMIN[9]</td></tr>

<tr><td>TSTRDDBUSO21</td><td>output</td><td>CELL_W[15].OUT_SEC_TMIN[8]</td></tr>

<tr><td>TSTRDDBUSO22</td><td>output</td><td>CELL_W[0].OUT_TEST[2]</td></tr>

<tr><td>TSTRDDBUSO23</td><td>output</td><td>CELL_W[0].OUT_TEST[4]</td></tr>

<tr><td>TSTRDDBUSO24</td><td>output</td><td>CELL_W[1].OUT_TEST[2]</td></tr>

<tr><td>TSTRDDBUSO25</td><td>output</td><td>CELL_W[1].OUT_TEST[4]</td></tr>

<tr><td>TSTRDDBUSO26</td><td>output</td><td>CELL_W[2].OUT_TEST[2]</td></tr>

<tr><td>TSTRDDBUSO27</td><td>output</td><td>CELL_W[2].OUT_TEST[4]</td></tr>

<tr><td>TSTRDDBUSO28</td><td>output</td><td>CELL_W[3].OUT_TEST[2]</td></tr>

<tr><td>TSTRDDBUSO29</td><td>output</td><td>CELL_W[3].OUT_TEST[4]</td></tr>

<tr><td>TSTRDDBUSO3</td><td>output</td><td>CELL_W[11].OUT_SEC_TMIN[9]</td></tr>

<tr><td>TSTRDDBUSO30</td><td>output</td><td>CELL_W[4].OUT_TEST[2]</td></tr>

<tr><td>TSTRDDBUSO31</td><td>output</td><td>CELL_W[4].OUT_TEST[4]</td></tr>

<tr><td>TSTRDDBUSO4</td><td>output</td><td>CELL_W[11].OUT_SEC_TMIN[8]</td></tr>

<tr><td>TSTRDDBUSO5</td><td>output</td><td>CELL_W[11].OUT_TEST[0]</td></tr>

<tr><td>TSTRDDBUSO6</td><td>output</td><td>CELL_W[12].OUT_SEC_TMIN[10]</td></tr>

<tr><td>TSTRDDBUSO7</td><td>output</td><td>CELL_W[12].OUT_SEC_TMIN[9]</td></tr>

<tr><td>TSTRDDBUSO8</td><td>output</td><td>CELL_W[12].OUT_SEC_TMIN[8]</td></tr>

<tr><td>TSTRDDBUSO9</td><td>output</td><td>CELL_W[12].OUT_TEST[0]</td></tr>

<tr><td>TSTRESETCHIPI</td><td>input</td><td>CELL_E[0].IMUX_G0_DATA[2]</td></tr>

<tr><td>TSTRESETCHIPO</td><td>output</td><td>CELL_E[0].OUT_SEC_TMIN[10]</td></tr>

<tr><td>TSTRESETCOREI</td><td>input</td><td>CELL_E[5].IMUX_G2_DATA[2]</td></tr>

<tr><td>TSTRESETCOREO</td><td>output</td><td>CELL_E[0].OUT_SEC_TMIN[9]</td></tr>

<tr><td>TSTRESETSYSI</td><td>input</td><td>CELL_E[11].IMUX_G0_DATA[2]</td></tr>

<tr><td>TSTRESETSYSO</td><td>output</td><td>CELL_E[0].OUT_SEC_TMIN[8]</td></tr>

<tr><td>TSTTIMERENI</td><td>input</td><td>CELL_E[13].IMUX_G0_DATA[2]</td></tr>

<tr><td>TSTTIMERENO</td><td>output</td><td>CELL_E[1].OUT_SEC_TMIN[10]</td></tr>

<tr><td>TSTTRSTNEGI</td><td>input</td><td>CELL_N[2].IMUX_G2_DATA[0]</td></tr>

<tr><td>TSTTRSTNEGO</td><td>output</td><td>CELL_E[12].OUT_TEST[0]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-wires"><a class="header" href="#bel-wires">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex2 PPC_W bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>CELL_W[0].IMUX_G0_DATA[0]</td><td>PPC405.APUC405DCDAPUOP</td></tr>

<tr><td>CELL_W[0].IMUX_G0_DATA[1]</td><td>PPC405.APUC405EXERESULT21</td></tr>

<tr><td>CELL_W[0].IMUX_G0_DATA[2]</td><td>PPC405.TSTDCRBUSI14</td></tr>

<tr><td>CELL_W[0].IMUX_G0_DATA[3]</td><td>PPC405.TSTC405DCRABUSI0</td></tr>

<tr><td>CELL_W[0].IMUX_G0_DATA[4]</td><td>PPC405.TSTDSOCMABUSI8</td></tr>

<tr><td>CELL_W[0].IMUX_G1_DATA[0]</td><td>PPC405.APUC405DCDCREN</td></tr>

<tr><td>CELL_W[0].IMUX_G1_DATA[1]</td><td>PPC405.APUC405EXERESULT22</td></tr>

<tr><td>CELL_W[0].IMUX_G1_DATA[2]</td><td>PPC405.TSTDCRBUSI15</td></tr>

<tr><td>CELL_W[0].IMUX_G1_DATA[3]</td><td>PPC405.TSTC405DCRABUSI1</td></tr>

<tr><td>CELL_W[0].IMUX_G1_DATA[4]</td><td>PPC405.TSTDSOCMABUSI9</td></tr>

<tr><td>CELL_W[0].IMUX_G2_DATA[0]</td><td>PPC405.APUC405DCDFORCEALGN</td></tr>

<tr><td>CELL_W[0].IMUX_G2_DATA[1]</td><td>PPC405.DCRC405DBUSIN14</td></tr>

<tr><td>CELL_W[0].IMUX_G2_DATA[2]</td><td>PPC405.TSTRDDBUSI11</td></tr>

<tr><td>CELL_W[0].IMUX_G2_DATA[3]</td><td>PPC405.TSTC405DCRDBUSOUTI21</td></tr>

<tr><td>CELL_W[0].IMUX_G2_DATA[4]</td><td>PPC405.TSTDSOCMWRDBUSI3</td></tr>

<tr><td>CELL_W[0].IMUX_G3_DATA[0]</td><td>PPC405.APUC405DCDFORCEBESTEERING</td></tr>

<tr><td>CELL_W[0].IMUX_G3_DATA[1]</td><td>PPC405.DCRC405DBUSIN15</td></tr>

<tr><td>CELL_W[0].IMUX_G3_DATA[2]</td><td>PPC405.TSTRDDBUSI12</td></tr>

<tr><td>CELL_W[0].IMUX_G3_DATA[3]</td><td>PPC405.TSTC405DCRDBUSOUTI22</td></tr>

<tr><td>CELL_W[0].IMUX_G3_DATA[4]</td><td>PPC405.TSTDSOCMWRDBUSI4</td></tr>

<tr><td>CELL_W[0].OUT_FAN_TMIN[0]</td><td>PPC405.C405APUDCDFULL</td></tr>

<tr><td>CELL_W[0].OUT_FAN_TMIN[1]</td><td>PPC405.C405APUDCDHOLD</td></tr>

<tr><td>CELL_W[0].OUT_FAN_TMIN[2]</td><td>PPC405.C405APUDCDINSTRUCTION0</td></tr>

<tr><td>CELL_W[0].OUT_FAN_TMIN[3]</td><td>PPC405.C405APUDCDINSTRUCTION1</td></tr>

<tr><td>CELL_W[0].OUT_FAN_TMIN[4]</td><td>PPC405.C405APUEXELOADDBUS28</td></tr>

<tr><td>CELL_W[0].OUT_FAN_TMIN[5]</td><td>PPC405.C405APUEXELOADDBUS29</td></tr>

<tr><td>CELL_W[0].OUT_FAN_TMIN[6]</td><td>PPC405.C405APUEXERADATA27</td></tr>

<tr><td>CELL_W[0].OUT_FAN_TMIN[7]</td><td>PPC405.C405APUEXERADATA28</td></tr>

<tr><td>CELL_W[0].OUT_SEC_TMIN[8]</td><td>PPC405.TSTDCRBUSO1</td></tr>

<tr><td>CELL_W[0].OUT_SEC_TMIN[9]</td><td>PPC405.TSTDCRBUSO0</td></tr>

<tr><td>CELL_W[0].OUT_SEC_TMIN[10]</td><td>PPC405.TSTDCRACKO</td></tr>

<tr><td>CELL_W[0].OUT_SEC_TMIN[11]</td><td>PPC405.TSTDSOCMABUSO25</td></tr>

<tr><td>CELL_W[0].OUT_SEC_TMIN[12]</td><td>PPC405.C405DCRDBUSOUT21</td></tr>

<tr><td>CELL_W[0].OUT_SEC_TMIN[13]</td><td>PPC405.C405DCRDBUSOUT5</td></tr>

<tr><td>CELL_W[0].OUT_SEC_TMIN[14]</td><td>PPC405.C405APUEXERBDATA28</td></tr>

<tr><td>CELL_W[0].OUT_SEC_TMIN[15]</td><td>PPC405.C405APUEXERBDATA27</td></tr>

<tr><td>CELL_W[0].OUT_TEST[0]</td><td>PPC405.TSTDCRBUSO2</td></tr>

<tr><td>CELL_W[0].OUT_TEST[2]</td><td>PPC405.TSTRDDBUSO22</td></tr>

<tr><td>CELL_W[0].OUT_TEST[4]</td><td>PPC405.TSTRDDBUSO23</td></tr>

<tr><td>CELL_W[1].IMUX_G0_DATA[0]</td><td>PPC405.APUC405DCDFPUOP</td></tr>

<tr><td>CELL_W[1].IMUX_G0_DATA[1]</td><td>PPC405.APUC405EXERESULT23</td></tr>

<tr><td>CELL_W[1].IMUX_G0_DATA[2]</td><td>PPC405.TSTDCRBUSI16</td></tr>

<tr><td>CELL_W[1].IMUX_G0_DATA[3]</td><td>PPC405.TSTC405DCRABUSI2</td></tr>

<tr><td>CELL_W[1].IMUX_G0_DATA[4]</td><td>PPC405.TSTDSOCMABUSI10</td></tr>

<tr><td>CELL_W[1].IMUX_G1_DATA[0]</td><td>PPC405.APUC405DCDGPRWRITE</td></tr>

<tr><td>CELL_W[1].IMUX_G1_DATA[1]</td><td>PPC405.APUC405EXERESULT24</td></tr>

<tr><td>CELL_W[1].IMUX_G1_DATA[2]</td><td>PPC405.TSTDCRBUSI17</td></tr>

<tr><td>CELL_W[1].IMUX_G1_DATA[3]</td><td>PPC405.TSTC405DCRABUSI3</td></tr>

<tr><td>CELL_W[1].IMUX_G1_DATA[4]</td><td>PPC405.TSTDSOCMABUSI11</td></tr>

<tr><td>CELL_W[1].IMUX_G2_DATA[0]</td><td>PPC405.APUC405DCDLDSTBYTE</td></tr>

<tr><td>CELL_W[1].IMUX_G2_DATA[1]</td><td>PPC405.DCRC405DBUSIN16</td></tr>

<tr><td>CELL_W[1].IMUX_G2_DATA[2]</td><td>PPC405.TSTRDDBUSI13</td></tr>

<tr><td>CELL_W[1].IMUX_G2_DATA[3]</td><td>PPC405.TSTC405DCRDBUSOUTI23</td></tr>

<tr><td>CELL_W[1].IMUX_G2_DATA[4]</td><td>PPC405.TSTDSOCMWRDBUSI5</td></tr>

<tr><td>CELL_W[1].IMUX_G3_DATA[0]</td><td>PPC405.APUC405DCDLDSTDW</td></tr>

<tr><td>CELL_W[1].IMUX_G3_DATA[1]</td><td>PPC405.DCRC405DBUSIN17</td></tr>

<tr><td>CELL_W[1].IMUX_G3_DATA[2]</td><td>PPC405.TSTRDDBUSI14</td></tr>

<tr><td>CELL_W[1].IMUX_G3_DATA[3]</td><td>PPC405.TSTC405DCRDBUSOUTI24</td></tr>

<tr><td>CELL_W[1].IMUX_G3_DATA[4]</td><td>PPC405.TSTDSOCMWRDBUSI6</td></tr>

<tr><td>CELL_W[1].OUT_FAN_TMIN[0]</td><td>PPC405.C405APUDCDINSTRUCTION2</td></tr>

<tr><td>CELL_W[1].OUT_FAN_TMIN[1]</td><td>PPC405.C405APUDCDINSTRUCTION3</td></tr>

<tr><td>CELL_W[1].OUT_FAN_TMIN[2]</td><td>PPC405.C405APUDCDINSTRUCTION4</td></tr>

<tr><td>CELL_W[1].OUT_FAN_TMIN[3]</td><td>PPC405.C405APUDCDINSTRUCTION5</td></tr>

<tr><td>CELL_W[1].OUT_FAN_TMIN[4]</td><td>PPC405.C405APUEXELOADDBUS30</td></tr>

<tr><td>CELL_W[1].OUT_FAN_TMIN[5]</td><td>PPC405.C405APUEXELOADDBUS31</td></tr>

<tr><td>CELL_W[1].OUT_FAN_TMIN[6]</td><td>PPC405.C405APUEXERADATA29</td></tr>

<tr><td>CELL_W[1].OUT_FAN_TMIN[7]</td><td>PPC405.C405APUEXERADATA30</td></tr>

<tr><td>CELL_W[1].OUT_SEC_TMIN[8]</td><td>PPC405.TSTDCRBUSO5</td></tr>

<tr><td>CELL_W[1].OUT_SEC_TMIN[9]</td><td>PPC405.TSTDCRBUSO4</td></tr>

<tr><td>CELL_W[1].OUT_SEC_TMIN[10]</td><td>PPC405.TSTDCRBUSO3</td></tr>

<tr><td>CELL_W[1].OUT_SEC_TMIN[11]</td><td>PPC405.TSTDSOCMABUSO26</td></tr>

<tr><td>CELL_W[1].OUT_SEC_TMIN[12]</td><td>PPC405.C405DCRDBUSOUT22</td></tr>

<tr><td>CELL_W[1].OUT_SEC_TMIN[13]</td><td>PPC405.C405DCRDBUSOUT6</td></tr>

<tr><td>CELL_W[1].OUT_SEC_TMIN[14]</td><td>PPC405.C405APUEXERBDATA30</td></tr>

<tr><td>CELL_W[1].OUT_SEC_TMIN[15]</td><td>PPC405.C405APUEXERBDATA29</td></tr>

<tr><td>CELL_W[1].OUT_TEST[0]</td><td>PPC405.TSTDCRBUSO6</td></tr>

<tr><td>CELL_W[1].OUT_TEST[2]</td><td>PPC405.TSTRDDBUSO24</td></tr>

<tr><td>CELL_W[1].OUT_TEST[4]</td><td>PPC405.TSTRDDBUSO25</td></tr>

<tr><td>CELL_W[2].IMUX_G0_DATA[0]</td><td>PPC405.APUC405DCDLDSTHW</td></tr>

<tr><td>CELL_W[2].IMUX_G0_DATA[1]</td><td>PPC405.APUC405EXERESULT25</td></tr>

<tr><td>CELL_W[2].IMUX_G0_DATA[2]</td><td>PPC405.TSTDCRBUSI18</td></tr>

<tr><td>CELL_W[2].IMUX_G0_DATA[3]</td><td>PPC405.TSTC405DCRABUSI4</td></tr>

<tr><td>CELL_W[2].IMUX_G0_DATA[4]</td><td>PPC405.TSTDSOCMABUSI12</td></tr>

<tr><td>CELL_W[2].IMUX_G1_DATA[0]</td><td>PPC405.APUC405DCDLDSTQW</td></tr>

<tr><td>CELL_W[2].IMUX_G1_DATA[1]</td><td>PPC405.APUC405EXERESULT26</td></tr>

<tr><td>CELL_W[2].IMUX_G1_DATA[2]</td><td>PPC405.TSTDCRBUSI19</td></tr>

<tr><td>CELL_W[2].IMUX_G1_DATA[3]</td><td>PPC405.TSTC405DCRABUSI5</td></tr>

<tr><td>CELL_W[2].IMUX_G1_DATA[4]</td><td>PPC405.TSTDSOCMABUSI13</td></tr>

<tr><td>CELL_W[2].IMUX_G2_DATA[0]</td><td>PPC405.APUC405DCDLDSTWD</td></tr>

<tr><td>CELL_W[2].IMUX_G2_DATA[1]</td><td>PPC405.DCRC405DBUSIN18</td></tr>

<tr><td>CELL_W[2].IMUX_G2_DATA[2]</td><td>PPC405.TSTRDDBUSI15</td></tr>

<tr><td>CELL_W[2].IMUX_G2_DATA[3]</td><td>PPC405.TSTC405DCRDBUSOUTI25</td></tr>

<tr><td>CELL_W[2].IMUX_G2_DATA[4]</td><td>PPC405.TSTDSOCMWRDBUSI7</td></tr>

<tr><td>CELL_W[2].IMUX_G3_DATA[0]</td><td>PPC405.APUC405DCDLOAD</td></tr>

<tr><td>CELL_W[2].IMUX_G3_DATA[1]</td><td>PPC405.DCRC405DBUSIN19</td></tr>

<tr><td>CELL_W[2].IMUX_G3_DATA[2]</td><td>PPC405.TSTRDDBUSI16</td></tr>

<tr><td>CELL_W[2].IMUX_G3_DATA[3]</td><td>PPC405.TSTC405DCRDBUSOUTI26</td></tr>

<tr><td>CELL_W[2].IMUX_G3_DATA[4]</td><td>PPC405.TSTDSOCMWRDBUSI8</td></tr>

<tr><td>CELL_W[2].OUT_FAN_TMIN[0]</td><td>PPC405.C405APUDCDINSTRUCTION6</td></tr>

<tr><td>CELL_W[2].OUT_FAN_TMIN[1]</td><td>PPC405.C405APUDCDINSTRUCTION7</td></tr>

<tr><td>CELL_W[2].OUT_FAN_TMIN[2]</td><td>PPC405.C405APUDCDINSTRUCTION8</td></tr>

<tr><td>CELL_W[2].OUT_FAN_TMIN[3]</td><td>PPC405.C405APUDCDINSTRUCTION9</td></tr>

<tr><td>CELL_W[2].OUT_FAN_TMIN[4]</td><td>PPC405.C405APUEXELOADDVALID</td></tr>

<tr><td>CELL_W[2].OUT_FAN_TMIN[5]</td><td>PPC405.C405APUEXERADATA0</td></tr>

<tr><td>CELL_W[2].OUT_FAN_TMIN[6]</td><td>PPC405.C405APUEXERADATA31</td></tr>

<tr><td>CELL_W[2].OUT_FAN_TMIN[7]</td><td>PPC405.C405APUEXERBDATA0</td></tr>

<tr><td>CELL_W[2].OUT_SEC_TMIN[8]</td><td>PPC405.TSTDCRBUSO9</td></tr>

<tr><td>CELL_W[2].OUT_SEC_TMIN[9]</td><td>PPC405.TSTDCRBUSO8</td></tr>

<tr><td>CELL_W[2].OUT_SEC_TMIN[10]</td><td>PPC405.TSTDCRBUSO7</td></tr>

<tr><td>CELL_W[2].OUT_SEC_TMIN[11]</td><td>PPC405.TSTDSOCMABUSO27</td></tr>

<tr><td>CELL_W[2].OUT_SEC_TMIN[12]</td><td>PPC405.C405DCRDBUSOUT23</td></tr>

<tr><td>CELL_W[2].OUT_SEC_TMIN[13]</td><td>PPC405.C405DCRDBUSOUT7</td></tr>

<tr><td>CELL_W[2].OUT_SEC_TMIN[14]</td><td>PPC405.C405APUEXEWDCNT0</td></tr>

<tr><td>CELL_W[2].OUT_SEC_TMIN[15]</td><td>PPC405.C405APUEXERBDATA31</td></tr>

<tr><td>CELL_W[2].OUT_TEST[0]</td><td>PPC405.TSTDCRBUSO10</td></tr>

<tr><td>CELL_W[2].OUT_TEST[2]</td><td>PPC405.TSTRDDBUSO26</td></tr>

<tr><td>CELL_W[2].OUT_TEST[4]</td><td>PPC405.TSTRDDBUSO27</td></tr>

<tr><td>CELL_W[3].IMUX_G0_DATA[0]</td><td>PPC405.APUC405DCDPRIVOP</td></tr>

<tr><td>CELL_W[3].IMUX_G0_DATA[1]</td><td>PPC405.APUC405EXERESULT27</td></tr>

<tr><td>CELL_W[3].IMUX_G0_DATA[2]</td><td>PPC405.TSTDCRBUSI20</td></tr>

<tr><td>CELL_W[3].IMUX_G0_DATA[3]</td><td>PPC405.TSTC405DCRABUSI6</td></tr>

<tr><td>CELL_W[3].IMUX_G0_DATA[4]</td><td>PPC405.TSTDSOCMABUSI14</td></tr>

<tr><td>CELL_W[3].IMUX_G1_DATA[0]</td><td>PPC405.APUC405DCDRAEN</td></tr>

<tr><td>CELL_W[3].IMUX_G1_DATA[1]</td><td>PPC405.APUC405EXERESULT28</td></tr>

<tr><td>CELL_W[3].IMUX_G1_DATA[2]</td><td>PPC405.TSTDCRBUSI21</td></tr>

<tr><td>CELL_W[3].IMUX_G1_DATA[3]</td><td>PPC405.TSTC405DCRABUSI7</td></tr>

<tr><td>CELL_W[3].IMUX_G1_DATA[4]</td><td>PPC405.TSTDSOCMABUSI15</td></tr>

<tr><td>CELL_W[3].IMUX_G2_DATA[0]</td><td>PPC405.APUC405DCDRBEN</td></tr>

<tr><td>CELL_W[3].IMUX_G2_DATA[1]</td><td>PPC405.DCRC405DBUSIN20</td></tr>

<tr><td>CELL_W[3].IMUX_G2_DATA[2]</td><td>PPC405.TSTRDDBUSI17</td></tr>

<tr><td>CELL_W[3].IMUX_G2_DATA[3]</td><td>PPC405.TSTC405DCRDBUSOUTI27</td></tr>

<tr><td>CELL_W[3].IMUX_G2_DATA[4]</td><td>PPC405.TSTDSOCMWRDBUSI9</td></tr>

<tr><td>CELL_W[3].IMUX_G3_DATA[0]</td><td>PPC405.APUC405DCDSTORE</td></tr>

<tr><td>CELL_W[3].IMUX_G3_DATA[1]</td><td>PPC405.DCRC405DBUSIN21</td></tr>

<tr><td>CELL_W[3].IMUX_G3_DATA[2]</td><td>PPC405.TSTRDDBUSI18</td></tr>

<tr><td>CELL_W[3].IMUX_G3_DATA[3]</td><td>PPC405.TSTC405DCRDBUSOUTI28</td></tr>

<tr><td>CELL_W[3].IMUX_G3_DATA[4]</td><td>PPC405.TSTDSOCMWRDBUSI10</td></tr>

<tr><td>CELL_W[3].OUT_FAN_TMIN[0]</td><td>PPC405.C405APUDCDINSTRUCTION10</td></tr>

<tr><td>CELL_W[3].OUT_FAN_TMIN[1]</td><td>PPC405.C405APUDCDINSTRUCTION11</td></tr>

<tr><td>CELL_W[3].OUT_FAN_TMIN[2]</td><td>PPC405.C405APUDCDINSTRUCTION12</td></tr>

<tr><td>CELL_W[3].OUT_FAN_TMIN[3]</td><td>PPC405.C405APUDCDINSTRUCTION13</td></tr>

<tr><td>CELL_W[3].OUT_FAN_TMIN[4]</td><td>PPC405.C405APUEXERADATA1</td></tr>

<tr><td>CELL_W[3].OUT_FAN_TMIN[5]</td><td>PPC405.C405APUEXERADATA2</td></tr>

<tr><td>CELL_W[3].OUT_FAN_TMIN[6]</td><td>PPC405.C405APUEXERBDATA1</td></tr>

<tr><td>CELL_W[3].OUT_FAN_TMIN[7]</td><td>PPC405.C405APUEXERBDATA2</td></tr>

<tr><td>CELL_W[3].OUT_SEC_TMIN[8]</td><td>PPC405.TSTDCRBUSO13</td></tr>

<tr><td>CELL_W[3].OUT_SEC_TMIN[9]</td><td>PPC405.TSTDCRBUSO12</td></tr>

<tr><td>CELL_W[3].OUT_SEC_TMIN[10]</td><td>PPC405.TSTDCRBUSO11</td></tr>

<tr><td>CELL_W[3].OUT_SEC_TMIN[11]</td><td>PPC405.TSTDSOCMABUSO28</td></tr>

<tr><td>CELL_W[3].OUT_SEC_TMIN[12]</td><td>PPC405.C405DCRDBUSOUT24</td></tr>

<tr><td>CELL_W[3].OUT_SEC_TMIN[13]</td><td>PPC405.C405DCRDBUSOUT8</td></tr>

<tr><td>CELL_W[3].OUT_SEC_TMIN[14]</td><td>PPC405.C405APUMSRFE0</td></tr>

<tr><td>CELL_W[3].OUT_SEC_TMIN[15]</td><td>PPC405.C405APUEXEWDCNT1</td></tr>

<tr><td>CELL_W[3].OUT_TEST[0]</td><td>PPC405.TSTDCRBUSO14</td></tr>

<tr><td>CELL_W[3].OUT_TEST[2]</td><td>PPC405.TSTRDDBUSO28</td></tr>

<tr><td>CELL_W[3].OUT_TEST[4]</td><td>PPC405.TSTRDDBUSO29</td></tr>

<tr><td>CELL_W[4].IMUX_TI[0]</td><td>PPC405.TIEC405APUDIVEN</td></tr>

<tr><td>CELL_W[4].IMUX_TI[1]</td><td>PPC405.TIEC405APUPRESENT</td></tr>

<tr><td>CELL_W[4].IMUX_G0_DATA[0]</td><td>PPC405.APUC405DCDTRAPBE</td></tr>

<tr><td>CELL_W[4].IMUX_G0_DATA[1]</td><td>PPC405.DCRC405DBUSIN22</td></tr>

<tr><td>CELL_W[4].IMUX_G0_DATA[2]</td><td>PPC405.TSTRDDBUSI19</td></tr>

<tr><td>CELL_W[4].IMUX_G0_DATA[3]</td><td>PPC405.TSTC405DCRDBUSOUTI29</td></tr>

<tr><td>CELL_W[4].IMUX_G0_DATA[4]</td><td>PPC405.TSTDSOCMWRDBUSI11</td></tr>

<tr><td>CELL_W[4].IMUX_G1_DATA[0]</td><td>PPC405.APUC405DCDTRAPLE</td></tr>

<tr><td>CELL_W[4].IMUX_G1_DATA[1]</td><td>PPC405.DCRC405DBUSIN23</td></tr>

<tr><td>CELL_W[4].IMUX_G1_DATA[2]</td><td>PPC405.TSTRDDBUSI20</td></tr>

<tr><td>CELL_W[4].IMUX_G1_DATA[3]</td><td>PPC405.TSTC405DCRDBUSOUTI30</td></tr>

<tr><td>CELL_W[4].IMUX_G1_DATA[4]</td><td>PPC405.TSTDSOCMWRDBUSI12</td></tr>

<tr><td>CELL_W[4].IMUX_G2_DATA[0]</td><td>PPC405.APUC405EXERESULT29</td></tr>

<tr><td>CELL_W[4].IMUX_G2_DATA[1]</td><td>PPC405.TSTDCRBUSI22</td></tr>

<tr><td>CELL_W[4].IMUX_G2_DATA[2]</td><td>PPC405.TSTC405DCRABUSI8</td></tr>

<tr><td>CELL_W[4].IMUX_G2_DATA[3]</td><td>PPC405.TSTDSOCMABUSI16</td></tr>

<tr><td>CELL_W[4].IMUX_G3_DATA[0]</td><td>PPC405.APUC405EXERESULT30</td></tr>

<tr><td>CELL_W[4].IMUX_G3_DATA[1]</td><td>PPC405.TSTDCRBUSI23</td></tr>

<tr><td>CELL_W[4].IMUX_G3_DATA[2]</td><td>PPC405.TSTC405DCRABUSI9</td></tr>

<tr><td>CELL_W[4].IMUX_G3_DATA[3]</td><td>PPC405.TSTDSOCMABUSI17</td></tr>

<tr><td>CELL_W[4].OUT_FAN_TMIN[0]</td><td>PPC405.C405APUDCDINSTRUCTION14</td></tr>

<tr><td>CELL_W[4].OUT_FAN_TMIN[1]</td><td>PPC405.C405APUDCDINSTRUCTION15</td></tr>

<tr><td>CELL_W[4].OUT_FAN_TMIN[2]</td><td>PPC405.C405APUDCDINSTRUCTION16</td></tr>

<tr><td>CELL_W[4].OUT_FAN_TMIN[3]</td><td>PPC405.C405APUDCDINSTRUCTION17</td></tr>

<tr><td>CELL_W[4].OUT_FAN_TMIN[4]</td><td>PPC405.C405APUEXERADATA3</td></tr>

<tr><td>CELL_W[4].OUT_FAN_TMIN[5]</td><td>PPC405.C405APUEXERADATA4</td></tr>

<tr><td>CELL_W[4].OUT_FAN_TMIN[6]</td><td>PPC405.C405APUEXERBDATA3</td></tr>

<tr><td>CELL_W[4].OUT_FAN_TMIN[7]</td><td>PPC405.C405APUEXERBDATA4</td></tr>

<tr><td>CELL_W[4].OUT_SEC_TMIN[8]</td><td>PPC405.TSTDCRBUSO17</td></tr>

<tr><td>CELL_W[4].OUT_SEC_TMIN[9]</td><td>PPC405.TSTDCRBUSO16</td></tr>

<tr><td>CELL_W[4].OUT_SEC_TMIN[10]</td><td>PPC405.TSTDCRBUSO15</td></tr>

<tr><td>CELL_W[4].OUT_SEC_TMIN[11]</td><td>PPC405.TSTDSOCMABUSO29</td></tr>

<tr><td>CELL_W[4].OUT_SEC_TMIN[12]</td><td>PPC405.C405DCRDBUSOUT25</td></tr>

<tr><td>CELL_W[4].OUT_SEC_TMIN[13]</td><td>PPC405.C405DCRDBUSOUT9</td></tr>

<tr><td>CELL_W[4].OUT_SEC_TMIN[14]</td><td>PPC405.C405APUWBBYTEEN0</td></tr>

<tr><td>CELL_W[4].OUT_SEC_TMIN[15]</td><td>PPC405.C405APUMSRFE1</td></tr>

<tr><td>CELL_W[4].OUT_TEST[0]</td><td>PPC405.TSTDCRBUSO18</td></tr>

<tr><td>CELL_W[4].OUT_TEST[2]</td><td>PPC405.TSTRDDBUSO30</td></tr>

<tr><td>CELL_W[4].OUT_TEST[4]</td><td>PPC405.TSTRDDBUSO31</td></tr>

<tr><td>CELL_W[5].IMUX_TI[0]</td><td>PPC405.TIEUTLBTAP1</td></tr>

<tr><td>CELL_W[5].IMUX_TI[1]</td><td>PPC405.TIEUTLBTAP2</td></tr>

<tr><td>CELL_W[5].IMUX_G0_DATA[0]</td><td>PPC405.APUC405DCDUPDATE</td></tr>

<tr><td>CELL_W[5].IMUX_G0_DATA[1]</td><td>PPC405.DCRC405DBUSIN24</td></tr>

<tr><td>CELL_W[5].IMUX_G0_DATA[2]</td><td>PPC405.TSTRDDBUSI21</td></tr>

<tr><td>CELL_W[5].IMUX_G0_DATA[3]</td><td>PPC405.TSTC405DCRDBUSOUTI31</td></tr>

<tr><td>CELL_W[5].IMUX_G0_DATA[4]</td><td>PPC405.TSTDSOCMWRDBUSI13</td></tr>

<tr><td>CELL_W[5].IMUX_G1_DATA[0]</td><td>PPC405.APUC405DCDVALIDOP</td></tr>

<tr><td>CELL_W[5].IMUX_G1_DATA[1]</td><td>PPC405.DCRC405DBUSIN25</td></tr>

<tr><td>CELL_W[5].IMUX_G1_DATA[2]</td><td>PPC405.TSTRDDBUSI22</td></tr>

<tr><td>CELL_W[5].IMUX_G1_DATA[3]</td><td>PPC405.TSTC405DCRREADI</td></tr>

<tr><td>CELL_W[5].IMUX_G1_DATA[4]</td><td>PPC405.TSTDSOCMWRDBUSI14</td></tr>

<tr><td>CELL_W[5].IMUX_G2_DATA[0]</td><td>PPC405.APUC405EXERESULT31</td></tr>

<tr><td>CELL_W[5].IMUX_G2_DATA[1]</td><td>PPC405.TSTDCRBUSI24</td></tr>

<tr><td>CELL_W[5].IMUX_G2_DATA[2]</td><td>PPC405.TSTC405DCRDBUSOUTI0</td></tr>

<tr><td>CELL_W[5].IMUX_G2_DATA[3]</td><td>PPC405.TSTDSOCMABUSI18</td></tr>

<tr><td>CELL_W[5].IMUX_G3_DATA[0]</td><td>PPC405.APUC405EXEXERCA</td></tr>

<tr><td>CELL_W[5].IMUX_G3_DATA[1]</td><td>PPC405.TSTDCRBUSI25</td></tr>

<tr><td>CELL_W[5].IMUX_G3_DATA[2]</td><td>PPC405.TSTC405DCRDBUSOUTI1</td></tr>

<tr><td>CELL_W[5].IMUX_G3_DATA[3]</td><td>PPC405.TSTDSOCMABUSI19</td></tr>

<tr><td>CELL_W[5].OUT_FAN_TMIN[0]</td><td>PPC405.C405APUDCDINSTRUCTION18</td></tr>

<tr><td>CELL_W[5].OUT_FAN_TMIN[1]</td><td>PPC405.C405APUDCDINSTRUCTION19</td></tr>

<tr><td>CELL_W[5].OUT_FAN_TMIN[2]</td><td>PPC405.C405APUDCDINSTRUCTION20</td></tr>

<tr><td>CELL_W[5].OUT_FAN_TMIN[3]</td><td>PPC405.C405APUDCDINSTRUCTION21</td></tr>

<tr><td>CELL_W[5].OUT_FAN_TMIN[4]</td><td>PPC405.C405APUEXERADATA5</td></tr>

<tr><td>CELL_W[5].OUT_FAN_TMIN[5]</td><td>PPC405.C405APUEXERADATA6</td></tr>

<tr><td>CELL_W[5].OUT_FAN_TMIN[6]</td><td>PPC405.C405APUEXERBDATA5</td></tr>

<tr><td>CELL_W[5].OUT_FAN_TMIN[7]</td><td>PPC405.C405APUEXERBDATA6</td></tr>

<tr><td>CELL_W[5].OUT_SEC_TMIN[8]</td><td>PPC405.TSTDCRBUSO21</td></tr>

<tr><td>CELL_W[5].OUT_SEC_TMIN[9]</td><td>PPC405.TSTDCRBUSO20</td></tr>

<tr><td>CELL_W[5].OUT_SEC_TMIN[10]</td><td>PPC405.TSTDCRBUSO19</td></tr>

<tr><td>CELL_W[5].OUT_SEC_TMIN[11]</td><td>PPC405.TSTDSOCMBYTEENO0</td></tr>

<tr><td>CELL_W[5].OUT_SEC_TMIN[12]</td><td>PPC405.C405DCRDBUSOUT26</td></tr>

<tr><td>CELL_W[5].OUT_SEC_TMIN[13]</td><td>PPC405.C405DCRDBUSOUT10</td></tr>

<tr><td>CELL_W[5].OUT_SEC_TMIN[14]</td><td>PPC405.C405APUWBBYTEEN2</td></tr>

<tr><td>CELL_W[5].OUT_SEC_TMIN[15]</td><td>PPC405.C405APUWBBYTEEN1</td></tr>

<tr><td>CELL_W[5].OUT_TEST[0]</td><td>PPC405.TSTDCRBUSO22</td></tr>

<tr><td>CELL_W[5].OUT_TEST[2]</td><td>PPC405.TSTDSOCMHOLDO</td></tr>

<tr><td>CELL_W[5].OUT_TEST[4]</td><td>PPC405.TSTISOPFWDO</td></tr>

<tr><td>CELL_W[6].IMUX_TI[0]</td><td>PPC405.TIERAMTAP1</td></tr>

<tr><td>CELL_W[6].IMUX_TI[1]</td><td>PPC405.TIERAMTAP2</td></tr>

<tr><td>CELL_W[6].IMUX_G0_DATA[0]</td><td>PPC405.APUC405DCDXERCAEN</td></tr>

<tr><td>CELL_W[6].IMUX_G0_DATA[1]</td><td>PPC405.DCRC405DBUSIN26</td></tr>

<tr><td>CELL_W[6].IMUX_G0_DATA[2]</td><td>PPC405.TSTRDDBUSI23</td></tr>

<tr><td>CELL_W[6].IMUX_G0_DATA[3]</td><td>PPC405.TSTC405DCRWRITEI</td></tr>

<tr><td>CELL_W[6].IMUX_G0_DATA[4]</td><td>PPC405.TSTDSOCMWRDBUSI15</td></tr>

<tr><td>CELL_W[6].IMUX_G1_DATA[0]</td><td>PPC405.APUC405DCDXEROVEN</td></tr>

<tr><td>CELL_W[6].IMUX_G1_DATA[1]</td><td>PPC405.DCRC405DBUSIN27</td></tr>

<tr><td>CELL_W[6].IMUX_G1_DATA[2]</td><td>PPC405.TSTRDDBUSI24</td></tr>

<tr><td>CELL_W[6].IMUX_G1_DATA[3]</td><td>PPC405.TSTDSOCMDBUSI0</td></tr>

<tr><td>CELL_W[6].IMUX_G1_DATA[4]</td><td>PPC405.TSTDSOCMWRDBUSI16</td></tr>

<tr><td>CELL_W[6].IMUX_G2_DATA[0]</td><td>PPC405.APUC405EXEXEROV</td></tr>

<tr><td>CELL_W[6].IMUX_G2_DATA[1]</td><td>PPC405.TSTDCRBUSI26</td></tr>

<tr><td>CELL_W[6].IMUX_G2_DATA[2]</td><td>PPC405.TSTC405DCRDBUSOUTI2</td></tr>

<tr><td>CELL_W[6].IMUX_G2_DATA[3]</td><td>PPC405.TSTDSOCMABUSI20</td></tr>

<tr><td>CELL_W[6].IMUX_G3_DATA[0]</td><td>PPC405.APUC405FPUEXCEPTION</td></tr>

<tr><td>CELL_W[6].IMUX_G3_DATA[1]</td><td>PPC405.TSTDCRBUSI27</td></tr>

<tr><td>CELL_W[6].IMUX_G3_DATA[2]</td><td>PPC405.TSTC405DCRDBUSOUTI3</td></tr>

<tr><td>CELL_W[6].IMUX_G3_DATA[3]</td><td>PPC405.TSTDSOCMABUSI21</td></tr>

<tr><td>CELL_W[6].OUT_FAN_TMIN[0]</td><td>PPC405.C405APUDCDINSTRUCTION22</td></tr>

<tr><td>CELL_W[6].OUT_FAN_TMIN[1]</td><td>PPC405.C405APUDCDINSTRUCTION23</td></tr>

<tr><td>CELL_W[6].OUT_FAN_TMIN[2]</td><td>PPC405.C405APUDCDINSTRUCTION24</td></tr>

<tr><td>CELL_W[6].OUT_FAN_TMIN[3]</td><td>PPC405.C405APUDCDINSTRUCTION25</td></tr>

<tr><td>CELL_W[6].OUT_FAN_TMIN[4]</td><td>PPC405.C405APUEXERADATA7</td></tr>

<tr><td>CELL_W[6].OUT_FAN_TMIN[5]</td><td>PPC405.C405APUEXERADATA8</td></tr>

<tr><td>CELL_W[6].OUT_FAN_TMIN[6]</td><td>PPC405.C405APUEXERBDATA7</td></tr>

<tr><td>CELL_W[6].OUT_FAN_TMIN[7]</td><td>PPC405.C405APUEXERBDATA8</td></tr>

<tr><td>CELL_W[6].OUT_SEC_TMIN[8]</td><td>PPC405.TSTDCRBUSO25</td></tr>

<tr><td>CELL_W[6].OUT_SEC_TMIN[9]</td><td>PPC405.TSTDCRBUSO24</td></tr>

<tr><td>CELL_W[6].OUT_SEC_TMIN[10]</td><td>PPC405.TSTDCRBUSO23</td></tr>

<tr><td>CELL_W[6].OUT_SEC_TMIN[11]</td><td>PPC405.TSTDSOCMBYTEENO1</td></tr>

<tr><td>CELL_W[6].OUT_SEC_TMIN[12]</td><td>PPC405.C405DCRDBUSOUT27</td></tr>

<tr><td>CELL_W[6].OUT_SEC_TMIN[13]</td><td>PPC405.C405DCRDBUSOUT11</td></tr>

<tr><td>CELL_W[6].OUT_SEC_TMIN[14]</td><td>PPC405.C405APUWBENDIAN</td></tr>

<tr><td>CELL_W[6].OUT_SEC_TMIN[15]</td><td>PPC405.C405APUWBBYTEEN3</td></tr>

<tr><td>CELL_W[6].OUT_TEST[0]</td><td>PPC405.TSTDCRBUSO26</td></tr>

<tr><td>CELL_W[6].OUT_TEST[2]</td><td>PPC405.TSTOCMCOMPLETEO</td></tr>

<tr><td>CELL_W[7].IMUX_TI[0]</td><td>PPC405.TIETAGTAP1</td></tr>

<tr><td>CELL_W[7].IMUX_TI[1]</td><td>PPC405.TIETAGTAP2</td></tr>

<tr><td>CELL_W[7].IMUX_G0_DATA[0]</td><td>PPC405.APUC405EXCEPTION</td></tr>

<tr><td>CELL_W[7].IMUX_G0_DATA[1]</td><td>PPC405.DCRC405DBUSIN28</td></tr>

<tr><td>CELL_W[7].IMUX_G0_DATA[2]</td><td>PPC405.TSTRDDBUSI25</td></tr>

<tr><td>CELL_W[7].IMUX_G0_DATA[3]</td><td>PPC405.TSTDSOCMDBUSI1</td></tr>

<tr><td>CELL_W[7].IMUX_G0_DATA[4]</td><td>PPC405.TSTDSOCMWRDBUSI17</td></tr>

<tr><td>CELL_W[7].IMUX_G1_DATA[0]</td><td>PPC405.APUC405EXEBLOCKINGMCO</td></tr>

<tr><td>CELL_W[7].IMUX_G1_DATA[1]</td><td>PPC405.DCRC405DBUSIN29</td></tr>

<tr><td>CELL_W[7].IMUX_G1_DATA[2]</td><td>PPC405.TSTRDDBUSI26</td></tr>

<tr><td>CELL_W[7].IMUX_G1_DATA[3]</td><td>PPC405.TSTDSOCMDBUSI2</td></tr>

<tr><td>CELL_W[7].IMUX_G1_DATA[4]</td><td>PPC405.TSTDSOCMWRDBUSI18</td></tr>

<tr><td>CELL_W[7].IMUX_G2_DATA[0]</td><td>PPC405.APUC405LWBLDDEPEND</td></tr>

<tr><td>CELL_W[7].IMUX_G2_DATA[1]</td><td>PPC405.TSTDCRBUSI28</td></tr>

<tr><td>CELL_W[7].IMUX_G2_DATA[2]</td><td>PPC405.TSTC405DCRDBUSOUTI4</td></tr>

<tr><td>CELL_W[7].IMUX_G2_DATA[3]</td><td>PPC405.TSTDSOCMABUSI22</td></tr>

<tr><td>CELL_W[7].IMUX_G3_DATA[0]</td><td>PPC405.APUC405SLEEPREQ</td></tr>

<tr><td>CELL_W[7].IMUX_G3_DATA[1]</td><td>PPC405.TSTDCRBUSI29</td></tr>

<tr><td>CELL_W[7].IMUX_G3_DATA[2]</td><td>PPC405.TSTC405DCRDBUSOUTI5</td></tr>

<tr><td>CELL_W[7].IMUX_G3_DATA[3]</td><td>PPC405.TSTDSOCMABUSI23</td></tr>

<tr><td>CELL_W[7].OUT_FAN_TMIN[0]</td><td>PPC405.C405APUDCDINSTRUCTION26</td></tr>

<tr><td>CELL_W[7].OUT_FAN_TMIN[1]</td><td>PPC405.C405APUDCDINSTRUCTION27</td></tr>

<tr><td>CELL_W[7].OUT_FAN_TMIN[2]</td><td>PPC405.C405APUDCDINSTRUCTION28</td></tr>

<tr><td>CELL_W[7].OUT_FAN_TMIN[3]</td><td>PPC405.C405APUDCDINSTRUCTION29</td></tr>

<tr><td>CELL_W[7].OUT_FAN_TMIN[4]</td><td>PPC405.C405APUEXERADATA9</td></tr>

<tr><td>CELL_W[7].OUT_FAN_TMIN[5]</td><td>PPC405.C405APUEXERADATA10</td></tr>

<tr><td>CELL_W[7].OUT_FAN_TMIN[6]</td><td>PPC405.C405APUEXERBDATA9</td></tr>

<tr><td>CELL_W[7].OUT_FAN_TMIN[7]</td><td>PPC405.C405APUEXERBDATA10</td></tr>

<tr><td>CELL_W[7].OUT_SEC_TMIN[8]</td><td>PPC405.TSTDCRBUSO29</td></tr>

<tr><td>CELL_W[7].OUT_SEC_TMIN[9]</td><td>PPC405.TSTDCRBUSO28</td></tr>

<tr><td>CELL_W[7].OUT_SEC_TMIN[10]</td><td>PPC405.TSTDCRBUSO27</td></tr>

<tr><td>CELL_W[7].OUT_SEC_TMIN[11]</td><td>PPC405.TSTDSOCMBYTEENO2</td></tr>

<tr><td>CELL_W[7].OUT_SEC_TMIN[12]</td><td>PPC405.C405DCRDBUSOUT28</td></tr>

<tr><td>CELL_W[7].OUT_SEC_TMIN[13]</td><td>PPC405.C405DCRDBUSOUT12</td></tr>

<tr><td>CELL_W[7].OUT_SEC_TMIN[14]</td><td>PPC405.C405APUWBHOLD</td></tr>

<tr><td>CELL_W[7].OUT_SEC_TMIN[15]</td><td>PPC405.C405APUWBFLUSH</td></tr>

<tr><td>CELL_W[7].OUT_TEST[0]</td><td>PPC405.TSTDCRBUSO30</td></tr>

<tr><td>CELL_W[8].IMUX_TI[0]</td><td>PPC405.TESTSELI</td></tr>

<tr><td>CELL_W[8].IMUX_G0_DATA[0]</td><td>PPC405.APUC405EXEBUSY</td></tr>

<tr><td>CELL_W[8].IMUX_G0_DATA[1]</td><td>PPC405.DCRC405ACK</td></tr>

<tr><td>CELL_W[8].IMUX_G0_DATA[2]</td><td>PPC405.TSTDCRBUSI30</td></tr>

<tr><td>CELL_W[8].IMUX_G0_DATA[3]</td><td>PPC405.TSTC405DCRDBUSOUTI6</td></tr>

<tr><td>CELL_W[8].IMUX_G0_DATA[4]</td><td>PPC405.TSTDSOCMABUSI25</td></tr>

<tr><td>CELL_W[8].IMUX_G1_DATA[0]</td><td>PPC405.APUC405EXECR0</td></tr>

<tr><td>CELL_W[8].IMUX_G1_DATA[1]</td><td>PPC405.DCRC405DBUSIN30</td></tr>

<tr><td>CELL_W[8].IMUX_G1_DATA[2]</td><td>PPC405.TSTDCRBUSI31</td></tr>

<tr><td>CELL_W[8].IMUX_G1_DATA[3]</td><td>PPC405.TSTDSOCMDBUSI3</td></tr>

<tr><td>CELL_W[8].IMUX_G1_DATA[4]</td><td>PPC405.TSTDSOCMWRDBUSI19</td></tr>

<tr><td>CELL_W[8].IMUX_G2_DATA[0]</td><td>PPC405.APUC405EXECR1</td></tr>

<tr><td>CELL_W[8].IMUX_G2_DATA[1]</td><td>PPC405.DCRC405DBUSIN31</td></tr>

<tr><td>CELL_W[8].IMUX_G2_DATA[2]</td><td>PPC405.TSTRDDBUSI27</td></tr>

<tr><td>CELL_W[8].IMUX_G2_DATA[3]</td><td>PPC405.TSTDSOCMDBUSI4</td></tr>

<tr><td>CELL_W[8].IMUX_G2_DATA[4]</td><td>PPC405.TSTDSOCMWRDBUSI20</td></tr>

<tr><td>CELL_W[8].IMUX_G3_DATA[0]</td><td>PPC405.APUC405WBLDDEPEND</td></tr>

<tr><td>CELL_W[8].IMUX_G3_DATA[1]</td><td>PPC405.TSTDCRACKI</td></tr>

<tr><td>CELL_W[8].IMUX_G3_DATA[2]</td><td>PPC405.TSTRDDBUSI28</td></tr>

<tr><td>CELL_W[8].IMUX_G3_DATA[3]</td><td>PPC405.TSTDSOCMABUSI24</td></tr>

<tr><td>CELL_W[8].OUT_FAN_TMIN[0]</td><td>PPC405.C405APUDCDINSTRUCTION30</td></tr>

<tr><td>CELL_W[8].OUT_FAN_TMIN[1]</td><td>PPC405.C405APUDCDINSTRUCTION31</td></tr>

<tr><td>CELL_W[8].OUT_FAN_TMIN[2]</td><td>PPC405.C405APUEXEFLUSH</td></tr>

<tr><td>CELL_W[8].OUT_FAN_TMIN[3]</td><td>PPC405.C405APUEXEHOLD</td></tr>

<tr><td>CELL_W[8].OUT_FAN_TMIN[4]</td><td>PPC405.C405APUEXERADATA11</td></tr>

<tr><td>CELL_W[8].OUT_FAN_TMIN[5]</td><td>PPC405.C405APUEXERADATA12</td></tr>

<tr><td>CELL_W[8].OUT_FAN_TMIN[6]</td><td>PPC405.C405APUEXERBDATA11</td></tr>

<tr><td>CELL_W[8].OUT_FAN_TMIN[7]</td><td>PPC405.C405APUEXERBDATA12</td></tr>

<tr><td>CELL_W[8].OUT_SEC_TMIN[8]</td><td>PPC405.TSTDSOCMDBUSO1</td></tr>

<tr><td>CELL_W[8].OUT_SEC_TMIN[9]</td><td>PPC405.TSTDSOCMDBUSO0</td></tr>

<tr><td>CELL_W[8].OUT_SEC_TMIN[10]</td><td>PPC405.TSTDCRBUSO31</td></tr>

<tr><td>CELL_W[8].OUT_SEC_TMIN[11]</td><td>PPC405.TSTDSOCMBYTEENO3</td></tr>

<tr><td>CELL_W[8].OUT_SEC_TMIN[12]</td><td>PPC405.C405DCRDBUSOUT29</td></tr>

<tr><td>CELL_W[8].OUT_SEC_TMIN[13]</td><td>PPC405.C405DCRDBUSOUT13</td></tr>

<tr><td>CELL_W[8].OUT_SEC_TMIN[14]</td><td>PPC405.C405DCRABUS0</td></tr>

<tr><td>CELL_W[8].OUT_SEC_TMIN[15]</td><td>PPC405.C405APUXERCA</td></tr>

<tr><td>CELL_W[8].OUT_TEST[0]</td><td>PPC405.TSTDSOCMDBUSO2</td></tr>

<tr><td>CELL_W[9].IMUX_G0_DATA[0]</td><td>PPC405.APUC405EXECR2</td></tr>

<tr><td>CELL_W[9].IMUX_G0_DATA[1]</td><td>PPC405.DCRC405DBUSIN0</td></tr>

<tr><td>CELL_W[9].IMUX_G0_DATA[2]</td><td>PPC405.TSTDSOCMCOMPLETEI</td></tr>

<tr><td>CELL_W[9].IMUX_G0_DATA[3]</td><td>PPC405.TSTC405DCRDBUSOUTI7</td></tr>

<tr><td>CELL_W[9].IMUX_G0_DATA[4]</td><td>PPC405.TSTDSOCMABUSI26</td></tr>

<tr><td>CELL_W[9].IMUX_G1_DATA[0]</td><td>PPC405.APUC405EXECR3</td></tr>

<tr><td>CELL_W[9].IMUX_G1_DATA[1]</td><td>PPC405.DCRC405DBUSIN1</td></tr>

<tr><td>CELL_W[9].IMUX_G1_DATA[2]</td><td>PPC405.TSTISOPFWDI</td></tr>

<tr><td>CELL_W[9].IMUX_G1_DATA[3]</td><td>PPC405.TSTC405DCRDBUSOUTI8</td></tr>

<tr><td>CELL_W[9].IMUX_G1_DATA[4]</td><td>PPC405.TSTDSOCMABUSI27</td></tr>

<tr><td>CELL_W[9].IMUX_G2_DATA[0]</td><td>PPC405.APUC405EXECRFIELD0</td></tr>

<tr><td>CELL_W[9].IMUX_G2_DATA[1]</td><td>PPC405.TSTDCRBUSI0</td></tr>

<tr><td>CELL_W[9].IMUX_G2_DATA[2]</td><td>PPC405.TSTRDDBUSI29</td></tr>

<tr><td>CELL_W[9].IMUX_G2_DATA[3]</td><td>PPC405.TSTDSOCMDBUSI5</td></tr>

<tr><td>CELL_W[9].IMUX_G2_DATA[4]</td><td>PPC405.TSTDSOCMWRDBUSI21</td></tr>

<tr><td>CELL_W[9].IMUX_G3_DATA[0]</td><td>PPC405.APUC405EXECRFIELD1</td></tr>

<tr><td>CELL_W[9].IMUX_G3_DATA[1]</td><td>PPC405.TSTDCRBUSI1</td></tr>

<tr><td>CELL_W[9].IMUX_G3_DATA[2]</td><td>PPC405.TSTRDDBUSI30</td></tr>

<tr><td>CELL_W[9].IMUX_G3_DATA[3]</td><td>PPC405.TSTDSOCMDBUSI6</td></tr>

<tr><td>CELL_W[9].IMUX_G3_DATA[4]</td><td>PPC405.TSTDSOCMWRDBUSI22</td></tr>

<tr><td>CELL_W[9].OUT_FAN_TMIN[0]</td><td>PPC405.C405APUEXELOADDBUS0</td></tr>

<tr><td>CELL_W[9].OUT_FAN_TMIN[1]</td><td>PPC405.C405APUEXELOADDBUS1</td></tr>

<tr><td>CELL_W[9].OUT_FAN_TMIN[2]</td><td>PPC405.C405APUEXELOADDBUS2</td></tr>

<tr><td>CELL_W[9].OUT_FAN_TMIN[3]</td><td>PPC405.C405APUEXELOADDBUS3</td></tr>

<tr><td>CELL_W[9].OUT_FAN_TMIN[4]</td><td>PPC405.C405APUEXERADATA13</td></tr>

<tr><td>CELL_W[9].OUT_FAN_TMIN[5]</td><td>PPC405.C405APUEXERADATA14</td></tr>

<tr><td>CELL_W[9].OUT_FAN_TMIN[6]</td><td>PPC405.C405APUEXERBDATA13</td></tr>

<tr><td>CELL_W[9].OUT_FAN_TMIN[7]</td><td>PPC405.C405APUEXERBDATA14</td></tr>

<tr><td>CELL_W[9].OUT_SEC_TMIN[8]</td><td>PPC405.TSTDSOCMDBUSO5</td></tr>

<tr><td>CELL_W[9].OUT_SEC_TMIN[9]</td><td>PPC405.TSTDSOCMDBUSO4</td></tr>

<tr><td>CELL_W[9].OUT_SEC_TMIN[10]</td><td>PPC405.TSTDSOCMDBUSO3</td></tr>

<tr><td>CELL_W[9].OUT_SEC_TMIN[11]</td><td>PPC405.TSTDSOCMLOADREQO</td></tr>

<tr><td>CELL_W[9].OUT_SEC_TMIN[12]</td><td>PPC405.C405DCRDBUSOUT30</td></tr>

<tr><td>CELL_W[9].OUT_SEC_TMIN[13]</td><td>PPC405.C405DCRDBUSOUT14</td></tr>

<tr><td>CELL_W[9].OUT_SEC_TMIN[14]</td><td>PPC405.C405DCRABUS2</td></tr>

<tr><td>CELL_W[9].OUT_SEC_TMIN[15]</td><td>PPC405.C405DCRABUS1</td></tr>

<tr><td>CELL_W[9].OUT_TEST[0]</td><td>PPC405.TSTDSOCMDBUSO6</td></tr>

<tr><td>CELL_W[10].IMUX_G0_DATA[0]</td><td>PPC405.APUC405EXECRFIELD2</td></tr>

<tr><td>CELL_W[10].IMUX_G0_DATA[1]</td><td>PPC405.DCRC405DBUSIN2</td></tr>

<tr><td>CELL_W[10].IMUX_G0_DATA[2]</td><td>PPC405.TSTDSOCMHOLDI</td></tr>

<tr><td>CELL_W[10].IMUX_G0_DATA[3]</td><td>PPC405.TSTC405DCRDBUSOUTI10</td></tr>

<tr><td>CELL_W[10].IMUX_G0_DATA[4]</td><td>PPC405.TSTDSOCMABUSI29</td></tr>

<tr><td>CELL_W[10].IMUX_G1_DATA[0]</td><td>PPC405.APUC405EXELDDEPEND</td></tr>

<tr><td>CELL_W[10].IMUX_G1_DATA[1]</td><td>PPC405.DCRC405DBUSIN3</td></tr>

<tr><td>CELL_W[10].IMUX_G1_DATA[2]</td><td>PPC405.TSTRDDBUSI0</td></tr>

<tr><td>CELL_W[10].IMUX_G1_DATA[3]</td><td>PPC405.TSTDSOCMDBUSI7</td></tr>

<tr><td>CELL_W[10].IMUX_G1_DATA[4]</td><td>PPC405.TSTDSOCMWRDBUSI23</td></tr>

<tr><td>CELL_W[10].IMUX_G2_DATA[0]</td><td>PPC405.APUC405EXENONBLOCKINGMCO</td></tr>

<tr><td>CELL_W[10].IMUX_G2_DATA[1]</td><td>PPC405.TSTDCRBUSI2</td></tr>

<tr><td>CELL_W[10].IMUX_G2_DATA[2]</td><td>PPC405.TSTRDDBUSI31</td></tr>

<tr><td>CELL_W[10].IMUX_G2_DATA[3]</td><td>PPC405.TSTDSOCMDCRACKI</td></tr>

<tr><td>CELL_W[10].IMUX_G2_DATA[4]</td><td>PPC405.TSTDSOCMWRDBUSI24</td></tr>

<tr><td>CELL_W[10].IMUX_G3_DATA[0]</td><td>PPC405.APUC405EXERESULT0</td></tr>

<tr><td>CELL_W[10].IMUX_G3_DATA[1]</td><td>PPC405.TSTDCRBUSI3</td></tr>

<tr><td>CELL_W[10].IMUX_G3_DATA[2]</td><td>PPC405.TSTC405DCRDBUSOUTI9</td></tr>

<tr><td>CELL_W[10].IMUX_G3_DATA[3]</td><td>PPC405.TSTDSOCMABUSI28</td></tr>

<tr><td>CELL_W[10].OUT_FAN_TMIN[0]</td><td>PPC405.C405APUEXELOADDBUS4</td></tr>

<tr><td>CELL_W[10].OUT_FAN_TMIN[1]</td><td>PPC405.C405APUEXELOADDBUS5</td></tr>

<tr><td>CELL_W[10].OUT_FAN_TMIN[2]</td><td>PPC405.C405APUEXELOADDBUS6</td></tr>

<tr><td>CELL_W[10].OUT_FAN_TMIN[3]</td><td>PPC405.C405APUEXELOADDBUS7</td></tr>

<tr><td>CELL_W[10].OUT_FAN_TMIN[4]</td><td>PPC405.C405APUEXERADATA15</td></tr>

<tr><td>CELL_W[10].OUT_FAN_TMIN[5]</td><td>PPC405.C405APUEXERADATA16</td></tr>

<tr><td>CELL_W[10].OUT_FAN_TMIN[6]</td><td>PPC405.C405APUEXERBDATA15</td></tr>

<tr><td>CELL_W[10].OUT_FAN_TMIN[7]</td><td>PPC405.C405APUEXERBDATA16</td></tr>

<tr><td>CELL_W[10].OUT_SEC_TMIN[8]</td><td>PPC405.TSTRDDBUSO0</td></tr>

<tr><td>CELL_W[10].OUT_SEC_TMIN[9]</td><td>PPC405.TSTDSOCMDCRACKO</td></tr>

<tr><td>CELL_W[10].OUT_SEC_TMIN[10]</td><td>PPC405.TSTDSOCMDBUSO7</td></tr>

<tr><td>CELL_W[10].OUT_SEC_TMIN[11]</td><td>PPC405.TSTDSOCMSTOREREQO</td></tr>

<tr><td>CELL_W[10].OUT_SEC_TMIN[12]</td><td>PPC405.C405DCRDBUSOUT31</td></tr>

<tr><td>CELL_W[10].OUT_SEC_TMIN[13]</td><td>PPC405.C405DCRDBUSOUT15</td></tr>

<tr><td>CELL_W[10].OUT_SEC_TMIN[14]</td><td>PPC405.C405DCRABUS4</td></tr>

<tr><td>CELL_W[10].OUT_SEC_TMIN[15]</td><td>PPC405.C405DCRABUS3</td></tr>

<tr><td>CELL_W[10].OUT_TEST[0]</td><td>PPC405.TSTRDDBUSO1</td></tr>

<tr><td>CELL_W[11].IMUX_G0_DATA[0]</td><td>PPC405.APUC405EXERESULT1</td></tr>

<tr><td>CELL_W[11].IMUX_G0_DATA[1]</td><td>PPC405.DCRC405DBUSIN4</td></tr>

<tr><td>CELL_W[11].IMUX_G0_DATA[2]</td><td>PPC405.TSTRDDBUSI1</td></tr>

<tr><td>CELL_W[11].IMUX_G0_DATA[3]</td><td>PPC405.TSTDSOCMABORTOPI</td></tr>

<tr><td>CELL_W[11].IMUX_G0_DATA[4]</td><td>PPC405.TSTDSOCMWRDBUSI25</td></tr>

<tr><td>CELL_W[11].IMUX_G1_DATA[0]</td><td>PPC405.APUC405EXERESULT2</td></tr>

<tr><td>CELL_W[11].IMUX_G1_DATA[1]</td><td>PPC405.DCRC405DBUSIN5</td></tr>

<tr><td>CELL_W[11].IMUX_G1_DATA[2]</td><td>PPC405.TSTRDDBUSI2</td></tr>

<tr><td>CELL_W[11].IMUX_G1_DATA[3]</td><td>PPC405.TSTDSOCMABORTREQI</td></tr>

<tr><td>CELL_W[11].IMUX_G1_DATA[4]</td><td>PPC405.TSTDSOCMWRDBUSI26</td></tr>

<tr><td>CELL_W[11].IMUX_G2_DATA[0]</td><td>PPC405.APUC405EXERESULT3</td></tr>

<tr><td>CELL_W[11].IMUX_G2_DATA[1]</td><td>PPC405.TSTDCRBUSI4</td></tr>

<tr><td>CELL_W[11].IMUX_G2_DATA[2]</td><td>PPC405.TSTC405DCRDBUSOUTI11</td></tr>

<tr><td>CELL_W[11].IMUX_G2_DATA[3]</td><td>PPC405.TSTDSOCMBYTEENI0</td></tr>

<tr><td>CELL_W[11].IMUX_G3_DATA[0]</td><td>PPC405.APUC405EXERESULT4</td></tr>

<tr><td>CELL_W[11].IMUX_G3_DATA[1]</td><td>PPC405.TSTDCRBUSI5</td></tr>

<tr><td>CELL_W[11].IMUX_G3_DATA[2]</td><td>PPC405.TSTC405DCRDBUSOUTI12</td></tr>

<tr><td>CELL_W[11].IMUX_G3_DATA[3]</td><td>PPC405.TSTDSOCMBYTEENI1</td></tr>

<tr><td>CELL_W[11].OUT_FAN_TMIN[0]</td><td>PPC405.C405APUEXELOADDBUS8</td></tr>

<tr><td>CELL_W[11].OUT_FAN_TMIN[1]</td><td>PPC405.C405APUEXELOADDBUS9</td></tr>

<tr><td>CELL_W[11].OUT_FAN_TMIN[2]</td><td>PPC405.C405APUEXELOADDBUS10</td></tr>

<tr><td>CELL_W[11].OUT_FAN_TMIN[3]</td><td>PPC405.C405APUEXELOADDBUS11</td></tr>

<tr><td>CELL_W[11].OUT_FAN_TMIN[4]</td><td>PPC405.C405APUEXERADATA17</td></tr>

<tr><td>CELL_W[11].OUT_FAN_TMIN[5]</td><td>PPC405.C405APUEXERADATA18</td></tr>

<tr><td>CELL_W[11].OUT_FAN_TMIN[6]</td><td>PPC405.C405APUEXERBDATA17</td></tr>

<tr><td>CELL_W[11].OUT_FAN_TMIN[7]</td><td>PPC405.C405APUEXERBDATA18</td></tr>

<tr><td>CELL_W[11].OUT_SEC_TMIN[8]</td><td>PPC405.TSTRDDBUSO4</td></tr>

<tr><td>CELL_W[11].OUT_SEC_TMIN[9]</td><td>PPC405.TSTRDDBUSO3</td></tr>

<tr><td>CELL_W[11].OUT_SEC_TMIN[10]</td><td>PPC405.TSTRDDBUSO2</td></tr>

<tr><td>CELL_W[11].OUT_SEC_TMIN[11]</td><td>PPC405.TSTDSOCMWAITO</td></tr>

<tr><td>CELL_W[11].OUT_SEC_TMIN[12]</td><td>PPC405.C405DCRREAD</td></tr>

<tr><td>CELL_W[11].OUT_SEC_TMIN[13]</td><td>PPC405.C405DCRDBUSOUT16</td></tr>

<tr><td>CELL_W[11].OUT_SEC_TMIN[14]</td><td>PPC405.C405DCRABUS6</td></tr>

<tr><td>CELL_W[11].OUT_SEC_TMIN[15]</td><td>PPC405.C405DCRABUS5</td></tr>

<tr><td>CELL_W[11].OUT_TEST[0]</td><td>PPC405.TSTRDDBUSO5</td></tr>

<tr><td>CELL_W[12].IMUX_G0_DATA[0]</td><td>PPC405.APUC405EXERESULT5</td></tr>

<tr><td>CELL_W[12].IMUX_G0_DATA[1]</td><td>PPC405.DCRC405DBUSIN6</td></tr>

<tr><td>CELL_W[12].IMUX_G0_DATA[2]</td><td>PPC405.TSTRDDBUSI3</td></tr>

<tr><td>CELL_W[12].IMUX_G0_DATA[3]</td><td>PPC405.TSTDSOCMABUSI0</td></tr>

<tr><td>CELL_W[12].IMUX_G0_DATA[4]</td><td>PPC405.TSTDSOCMWRDBUSI27</td></tr>

<tr><td>CELL_W[12].IMUX_G1_DATA[0]</td><td>PPC405.APUC405EXERESULT6</td></tr>

<tr><td>CELL_W[12].IMUX_G1_DATA[1]</td><td>PPC405.DCRC405DBUSIN7</td></tr>

<tr><td>CELL_W[12].IMUX_G1_DATA[2]</td><td>PPC405.TSTRDDBUSI4</td></tr>

<tr><td>CELL_W[12].IMUX_G1_DATA[3]</td><td>PPC405.TSTDSOCMABUSI1</td></tr>

<tr><td>CELL_W[12].IMUX_G1_DATA[4]</td><td>PPC405.TSTDSOCMWRDBUSI28</td></tr>

<tr><td>CELL_W[12].IMUX_G2_DATA[0]</td><td>PPC405.APUC405EXERESULT7</td></tr>

<tr><td>CELL_W[12].IMUX_G2_DATA[1]</td><td>PPC405.TSTDCRBUSI6</td></tr>

<tr><td>CELL_W[12].IMUX_G2_DATA[2]</td><td>PPC405.TSTC405DCRDBUSOUTI13</td></tr>

<tr><td>CELL_W[12].IMUX_G2_DATA[3]</td><td>PPC405.TSTDSOCMBYTEENI2</td></tr>

<tr><td>CELL_W[12].IMUX_G3_DATA[0]</td><td>PPC405.APUC405EXERESULT8</td></tr>

<tr><td>CELL_W[12].IMUX_G3_DATA[1]</td><td>PPC405.TSTDCRBUSI7</td></tr>

<tr><td>CELL_W[12].IMUX_G3_DATA[2]</td><td>PPC405.TSTC405DCRDBUSOUTI14</td></tr>

<tr><td>CELL_W[12].IMUX_G3_DATA[3]</td><td>PPC405.TSTDSOCMBYTEENI3</td></tr>

<tr><td>CELL_W[12].OUT_FAN_TMIN[0]</td><td>PPC405.C405APUEXELOADDBUS12</td></tr>

<tr><td>CELL_W[12].OUT_FAN_TMIN[1]</td><td>PPC405.C405APUEXELOADDBUS13</td></tr>

<tr><td>CELL_W[12].OUT_FAN_TMIN[2]</td><td>PPC405.C405APUEXELOADDBUS14</td></tr>

<tr><td>CELL_W[12].OUT_FAN_TMIN[3]</td><td>PPC405.C405APUEXELOADDBUS15</td></tr>

<tr><td>CELL_W[12].OUT_FAN_TMIN[4]</td><td>PPC405.C405APUEXERADATA19</td></tr>

<tr><td>CELL_W[12].OUT_FAN_TMIN[5]</td><td>PPC405.C405APUEXERADATA20</td></tr>

<tr><td>CELL_W[12].OUT_FAN_TMIN[6]</td><td>PPC405.C405APUEXERBDATA19</td></tr>

<tr><td>CELL_W[12].OUT_FAN_TMIN[7]</td><td>PPC405.C405APUEXERBDATA20</td></tr>

<tr><td>CELL_W[12].OUT_SEC_TMIN[8]</td><td>PPC405.TSTRDDBUSO8</td></tr>

<tr><td>CELL_W[12].OUT_SEC_TMIN[9]</td><td>PPC405.TSTRDDBUSO7</td></tr>

<tr><td>CELL_W[12].OUT_SEC_TMIN[10]</td><td>PPC405.TSTRDDBUSO6</td></tr>

<tr><td>CELL_W[12].OUT_SEC_TMIN[11]</td><td>PPC405.TSTDSOCMXLATEVALIDO</td></tr>

<tr><td>CELL_W[12].OUT_SEC_TMIN[12]</td><td>PPC405.C405DCRWRITE</td></tr>

<tr><td>CELL_W[12].OUT_SEC_TMIN[13]</td><td>PPC405.C405DCRDBUSOUT17</td></tr>

<tr><td>CELL_W[12].OUT_SEC_TMIN[14]</td><td>PPC405.C405DCRABUS8</td></tr>

<tr><td>CELL_W[12].OUT_SEC_TMIN[15]</td><td>PPC405.C405DCRABUS7</td></tr>

<tr><td>CELL_W[12].OUT_TEST[0]</td><td>PPC405.TSTRDDBUSO9</td></tr>

<tr><td>CELL_W[13].IMUX_G0_DATA[0]</td><td>PPC405.APUC405EXERESULT9</td></tr>

<tr><td>CELL_W[13].IMUX_G0_DATA[1]</td><td>PPC405.DCRC405DBUSIN8</td></tr>

<tr><td>CELL_W[13].IMUX_G0_DATA[2]</td><td>PPC405.TSTRDDBUSI5</td></tr>

<tr><td>CELL_W[13].IMUX_G0_DATA[3]</td><td>PPC405.TSTDSOCMABUSI2</td></tr>

<tr><td>CELL_W[13].IMUX_G0_DATA[4]</td><td>PPC405.TSTDSOCMWRDBUSI29</td></tr>

<tr><td>CELL_W[13].IMUX_G1_DATA[0]</td><td>PPC405.APUC405EXERESULT10</td></tr>

<tr><td>CELL_W[13].IMUX_G1_DATA[1]</td><td>PPC405.DCRC405DBUSIN9</td></tr>

<tr><td>CELL_W[13].IMUX_G1_DATA[2]</td><td>PPC405.TSTRDDBUSI6</td></tr>

<tr><td>CELL_W[13].IMUX_G1_DATA[3]</td><td>PPC405.TSTDSOCMABUSI3</td></tr>

<tr><td>CELL_W[13].IMUX_G1_DATA[4]</td><td>PPC405.TSTDSOCMWRDBUSI30</td></tr>

<tr><td>CELL_W[13].IMUX_G2_DATA[0]</td><td>PPC405.APUC405EXERESULT11</td></tr>

<tr><td>CELL_W[13].IMUX_G2_DATA[1]</td><td>PPC405.TSTDCRBUSI8</td></tr>

<tr><td>CELL_W[13].IMUX_G2_DATA[2]</td><td>PPC405.TSTC405DCRDBUSOUTI15</td></tr>

<tr><td>CELL_W[13].IMUX_G2_DATA[3]</td><td>PPC405.TSTDSOCMLOADREQI</td></tr>

<tr><td>CELL_W[13].IMUX_G3_DATA[0]</td><td>PPC405.APUC405EXERESULT12</td></tr>

<tr><td>CELL_W[13].IMUX_G3_DATA[1]</td><td>PPC405.TSTDCRBUSI9</td></tr>

<tr><td>CELL_W[13].IMUX_G3_DATA[2]</td><td>PPC405.TSTC405DCRDBUSOUTI16</td></tr>

<tr><td>CELL_W[13].IMUX_G3_DATA[3]</td><td>PPC405.TSTDSOCMSTOREREQI</td></tr>

<tr><td>CELL_W[13].OUT_FAN_TMIN[0]</td><td>PPC405.C405APUEXELOADDBUS16</td></tr>

<tr><td>CELL_W[13].OUT_FAN_TMIN[1]</td><td>PPC405.C405APUEXELOADDBUS17</td></tr>

<tr><td>CELL_W[13].OUT_FAN_TMIN[2]</td><td>PPC405.C405APUEXELOADDBUS18</td></tr>

<tr><td>CELL_W[13].OUT_FAN_TMIN[3]</td><td>PPC405.C405APUEXELOADDBUS19</td></tr>

<tr><td>CELL_W[13].OUT_FAN_TMIN[4]</td><td>PPC405.C405APUEXERADATA21</td></tr>

<tr><td>CELL_W[13].OUT_FAN_TMIN[5]</td><td>PPC405.C405APUEXERADATA22</td></tr>

<tr><td>CELL_W[13].OUT_FAN_TMIN[6]</td><td>PPC405.C405APUEXERBDATA21</td></tr>

<tr><td>CELL_W[13].OUT_FAN_TMIN[7]</td><td>PPC405.C405APUEXERBDATA22</td></tr>

<tr><td>CELL_W[13].OUT_SEC_TMIN[8]</td><td>PPC405.TSTRDDBUSO13</td></tr>

<tr><td>CELL_W[13].OUT_SEC_TMIN[9]</td><td>PPC405.TSTRDDBUSO12</td></tr>

<tr><td>CELL_W[13].OUT_SEC_TMIN[10]</td><td>PPC405.TSTRDDBUSO11</td></tr>

<tr><td>CELL_W[13].OUT_SEC_TMIN[11]</td><td>PPC405.TSTRDDBUSO10</td></tr>

<tr><td>CELL_W[13].OUT_SEC_TMIN[12]</td><td>PPC405.TSTDSOCMABORTOPO</td></tr>

<tr><td>CELL_W[13].OUT_SEC_TMIN[13]</td><td>PPC405.C405DCRDBUSOUT18</td></tr>

<tr><td>CELL_W[13].OUT_SEC_TMIN[14]</td><td>PPC405.C405DCRDBUSOUT0</td></tr>

<tr><td>CELL_W[13].OUT_SEC_TMIN[15]</td><td>PPC405.C405DCRABUS9</td></tr>

<tr><td>CELL_W[14].IMUX_G0_DATA[0]</td><td>PPC405.APUC405EXERESULT13</td></tr>

<tr><td>CELL_W[14].IMUX_G0_DATA[1]</td><td>PPC405.DCRC405DBUSIN10</td></tr>

<tr><td>CELL_W[14].IMUX_G0_DATA[2]</td><td>PPC405.TSTRDDBUSI7</td></tr>

<tr><td>CELL_W[14].IMUX_G0_DATA[3]</td><td>PPC405.TSTDSOCMABUSI4</td></tr>

<tr><td>CELL_W[14].IMUX_G0_DATA[4]</td><td>PPC405.TSTDSOCMWRDBUSI31</td></tr>

<tr><td>CELL_W[14].IMUX_G1_DATA[0]</td><td>PPC405.APUC405EXERESULT14</td></tr>

<tr><td>CELL_W[14].IMUX_G1_DATA[1]</td><td>PPC405.DCRC405DBUSIN11</td></tr>

<tr><td>CELL_W[14].IMUX_G1_DATA[2]</td><td>PPC405.TSTRDDBUSI8</td></tr>

<tr><td>CELL_W[14].IMUX_G1_DATA[3]</td><td>PPC405.TSTDSOCMABUSI5</td></tr>

<tr><td>CELL_W[14].IMUX_G1_DATA[4]</td><td>PPC405.TSTDSOCMXLATEVALIDI</td></tr>

<tr><td>CELL_W[14].IMUX_G2_DATA[0]</td><td>PPC405.APUC405EXERESULT15</td></tr>

<tr><td>CELL_W[14].IMUX_G2_DATA[1]</td><td>PPC405.TSTDCRBUSI10</td></tr>

<tr><td>CELL_W[14].IMUX_G2_DATA[2]</td><td>PPC405.TSTC405DCRDBUSOUTI17</td></tr>

<tr><td>CELL_W[14].IMUX_G2_DATA[3]</td><td>PPC405.TSTDSOCMWAITI</td></tr>

<tr><td>CELL_W[14].IMUX_G3_DATA[0]</td><td>PPC405.APUC405EXERESULT16</td></tr>

<tr><td>CELL_W[14].IMUX_G3_DATA[1]</td><td>PPC405.TSTDCRBUSI11</td></tr>

<tr><td>CELL_W[14].IMUX_G3_DATA[2]</td><td>PPC405.TSTC405DCRDBUSOUTI18</td></tr>

<tr><td>CELL_W[14].IMUX_G3_DATA[3]</td><td>PPC405.TSTDSOCMWRDBUSI0</td></tr>

<tr><td>CELL_W[14].OUT_FAN_TMIN[0]</td><td>PPC405.C405APUEXELOADDBUS20</td></tr>

<tr><td>CELL_W[14].OUT_FAN_TMIN[1]</td><td>PPC405.C405APUEXELOADDBUS21</td></tr>

<tr><td>CELL_W[14].OUT_FAN_TMIN[2]</td><td>PPC405.C405APUEXELOADDBUS22</td></tr>

<tr><td>CELL_W[14].OUT_FAN_TMIN[3]</td><td>PPC405.C405APUEXELOADDBUS23</td></tr>

<tr><td>CELL_W[14].OUT_FAN_TMIN[4]</td><td>PPC405.C405APUEXERADATA23</td></tr>

<tr><td>CELL_W[14].OUT_FAN_TMIN[5]</td><td>PPC405.C405APUEXERADATA24</td></tr>

<tr><td>CELL_W[14].OUT_FAN_TMIN[6]</td><td>PPC405.C405APUEXERBDATA23</td></tr>

<tr><td>CELL_W[14].OUT_FAN_TMIN[7]</td><td>PPC405.C405APUEXERBDATA24</td></tr>

<tr><td>CELL_W[14].OUT_SEC_TMIN[8]</td><td>PPC405.TSTRDDBUSO17</td></tr>

<tr><td>CELL_W[14].OUT_SEC_TMIN[9]</td><td>PPC405.TSTRDDBUSO16</td></tr>

<tr><td>CELL_W[14].OUT_SEC_TMIN[10]</td><td>PPC405.TSTRDDBUSO15</td></tr>

<tr><td>CELL_W[14].OUT_SEC_TMIN[11]</td><td>PPC405.TSTRDDBUSO14</td></tr>

<tr><td>CELL_W[14].OUT_SEC_TMIN[12]</td><td>PPC405.TSTDSOCMABORTREQO</td></tr>

<tr><td>CELL_W[14].OUT_SEC_TMIN[13]</td><td>PPC405.C405DCRDBUSOUT19</td></tr>

<tr><td>CELL_W[14].OUT_SEC_TMIN[14]</td><td>PPC405.C405DCRDBUSOUT2</td></tr>

<tr><td>CELL_W[14].OUT_SEC_TMIN[15]</td><td>PPC405.C405DCRDBUSOUT1</td></tr>

<tr><td>CELL_W[15].IMUX_G0_DATA[0]</td><td>PPC405.APUC405EXERESULT17</td></tr>

<tr><td>CELL_W[15].IMUX_G0_DATA[1]</td><td>PPC405.DCRC405DBUSIN12</td></tr>

<tr><td>CELL_W[15].IMUX_G0_DATA[2]</td><td>PPC405.TSTRDDBUSI9</td></tr>

<tr><td>CELL_W[15].IMUX_G0_DATA[3]</td><td>PPC405.TSTDSOCMABUSI6</td></tr>

<tr><td>CELL_W[15].IMUX_G1_DATA[0]</td><td>PPC405.APUC405EXERESULT18</td></tr>

<tr><td>CELL_W[15].IMUX_G1_DATA[1]</td><td>PPC405.DCRC405DBUSIN13</td></tr>

<tr><td>CELL_W[15].IMUX_G1_DATA[2]</td><td>PPC405.TSTRDDBUSI10</td></tr>

<tr><td>CELL_W[15].IMUX_G1_DATA[3]</td><td>PPC405.TSTDSOCMABUSI7</td></tr>

<tr><td>CELL_W[15].IMUX_G2_DATA[0]</td><td>PPC405.APUC405EXERESULT19</td></tr>

<tr><td>CELL_W[15].IMUX_G2_DATA[1]</td><td>PPC405.TSTDCRBUSI12</td></tr>

<tr><td>CELL_W[15].IMUX_G2_DATA[2]</td><td>PPC405.TSTC405DCRDBUSOUTI19</td></tr>

<tr><td>CELL_W[15].IMUX_G2_DATA[3]</td><td>PPC405.TSTDSOCMWRDBUSI1</td></tr>

<tr><td>CELL_W[15].IMUX_G3_DATA[0]</td><td>PPC405.APUC405EXERESULT20</td></tr>

<tr><td>CELL_W[15].IMUX_G3_DATA[1]</td><td>PPC405.TSTDCRBUSI13</td></tr>

<tr><td>CELL_W[15].IMUX_G3_DATA[2]</td><td>PPC405.TSTC405DCRDBUSOUTI20</td></tr>

<tr><td>CELL_W[15].IMUX_G3_DATA[3]</td><td>PPC405.TSTDSOCMWRDBUSI2</td></tr>

<tr><td>CELL_W[15].OUT_FAN_TMIN[0]</td><td>PPC405.C405APUEXELOADDBUS24</td></tr>

<tr><td>CELL_W[15].OUT_FAN_TMIN[1]</td><td>PPC405.C405APUEXELOADDBUS25</td></tr>

<tr><td>CELL_W[15].OUT_FAN_TMIN[2]</td><td>PPC405.C405APUEXELOADDBUS26</td></tr>

<tr><td>CELL_W[15].OUT_FAN_TMIN[3]</td><td>PPC405.C405APUEXELOADDBUS27</td></tr>

<tr><td>CELL_W[15].OUT_FAN_TMIN[4]</td><td>PPC405.C405APUEXERADATA25</td></tr>

<tr><td>CELL_W[15].OUT_FAN_TMIN[5]</td><td>PPC405.C405APUEXERADATA26</td></tr>

<tr><td>CELL_W[15].OUT_FAN_TMIN[6]</td><td>PPC405.C405APUEXERBDATA25</td></tr>

<tr><td>CELL_W[15].OUT_FAN_TMIN[7]</td><td>PPC405.C405APUEXERBDATA26</td></tr>

<tr><td>CELL_W[15].OUT_SEC_TMIN[8]</td><td>PPC405.TSTRDDBUSO21</td></tr>

<tr><td>CELL_W[15].OUT_SEC_TMIN[9]</td><td>PPC405.TSTRDDBUSO20</td></tr>

<tr><td>CELL_W[15].OUT_SEC_TMIN[10]</td><td>PPC405.TSTRDDBUSO19</td></tr>

<tr><td>CELL_W[15].OUT_SEC_TMIN[11]</td><td>PPC405.TSTRDDBUSO18</td></tr>

<tr><td>CELL_W[15].OUT_SEC_TMIN[12]</td><td>PPC405.TSTDSOCMABUSO24</td></tr>

<tr><td>CELL_W[15].OUT_SEC_TMIN[13]</td><td>PPC405.C405DCRDBUSOUT20</td></tr>

<tr><td>CELL_W[15].OUT_SEC_TMIN[14]</td><td>PPC405.C405DCRDBUSOUT4</td></tr>

<tr><td>CELL_W[15].OUT_SEC_TMIN[15]</td><td>PPC405.C405DCRDBUSOUT3</td></tr>

<tr><td>CELL_E[0].IMUX_CLK[1]</td><td>PPC405.PLBCLK</td></tr>

<tr><td>CELL_E[0].IMUX_TI[0]</td><td>PPC405.TIEC405DETERMINISTICMULT</td></tr>

<tr><td>CELL_E[0].IMUX_TI[1]</td><td>PPC405.TIEC405PVR30</td></tr>

<tr><td>CELL_E[0].IMUX_TS[0]</td><td>PPC405.TIEC405PVR31</td></tr>

<tr><td>CELL_E[0].IMUX_G0_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS60</td></tr>

<tr><td>CELL_E[0].IMUX_G0_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS60</td></tr>

<tr><td>CELL_E[0].IMUX_G0_DATA[2]</td><td>PPC405.TSTRESETCHIPI</td></tr>

<tr><td>CELL_E[0].IMUX_G0_DATA[3]</td><td>PPC405.TSTISOCMREQPENDI</td></tr>

<tr><td>CELL_E[0].IMUX_G1_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS61</td></tr>

<tr><td>CELL_E[0].IMUX_G1_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS61</td></tr>

<tr><td>CELL_E[0].IMUX_G1_DATA[2]</td><td>PPC405.TSTCPUCLKI</td></tr>

<tr><td>CELL_E[0].IMUX_G2_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS62</td></tr>

<tr><td>CELL_E[0].IMUX_G2_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS62</td></tr>

<tr><td>CELL_E[0].IMUX_G2_DATA[2]</td><td>PPC405.TSTISOCMRDATAI11</td></tr>

<tr><td>CELL_E[0].IMUX_G3_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS63</td></tr>

<tr><td>CELL_E[0].IMUX_G3_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS63</td></tr>

<tr><td>CELL_E[0].IMUX_G3_DATA[2]</td><td>PPC405.TSTISOCMXLATEVALIDI</td></tr>

<tr><td>CELL_E[0].OUT_FAN_TMIN[0]</td><td>PPC405.C405PLBDCUWRDBUS60</td></tr>

<tr><td>CELL_E[0].OUT_FAN_TMIN[1]</td><td>PPC405.C405PLBDCUWRDBUS61</td></tr>

<tr><td>CELL_E[0].OUT_FAN_TMIN[2]</td><td>PPC405.C405PLBDCUWRDBUS62</td></tr>

<tr><td>CELL_E[0].OUT_FAN_TMIN[3]</td><td>PPC405.C405PLBDCUWRDBUS63</td></tr>

<tr><td>CELL_E[0].OUT_FAN_TMIN[4]</td><td>PPC405.C405RSTCHIPRESETREQ</td></tr>

<tr><td>CELL_E[0].OUT_FAN_TMIN[5]</td><td>PPC405.C405RSTCORERESETREQ</td></tr>

<tr><td>CELL_E[0].OUT_FAN_TMIN[6]</td><td>PPC405.C405CPMTIMERIRQ</td></tr>

<tr><td>CELL_E[0].OUT_FAN_TMIN[7]</td><td>PPC405.C405CPMTIMERRESETREQ</td></tr>

<tr><td>CELL_E[0].OUT_SEC_TMIN[8]</td><td>PPC405.TSTRESETSYSO</td></tr>

<tr><td>CELL_E[0].OUT_SEC_TMIN[9]</td><td>PPC405.TSTRESETCOREO</td></tr>

<tr><td>CELL_E[0].OUT_SEC_TMIN[10]</td><td>PPC405.TSTRESETCHIPO</td></tr>

<tr><td>CELL_E[0].OUT_SEC_TMIN[11]</td><td>PPC405.C405DBGWBIAR26</td></tr>

<tr><td>CELL_E[0].OUT_SEC_TMIN[12]</td><td>PPC405.C405DBGWBIAR21</td></tr>

<tr><td>CELL_E[0].OUT_SEC_TMIN[13]</td><td>PPC405.C405DBGWBIAR7</td></tr>

<tr><td>CELL_E[0].OUT_SEC_TMIN[14]</td><td>PPC405.C405DBGWBFULL</td></tr>

<tr><td>CELL_E[0].OUT_SEC_TMIN[15]</td><td>PPC405.C405DBGWBCOMPLETE</td></tr>

<tr><td>CELL_E[0].OUT_TEST[0]</td><td>PPC405.TSTJTAGENO</td></tr>

<tr><td>CELL_E[0].OUT_TEST[2]</td><td>PPC405.TSTISOCMRDATAO53</td></tr>

<tr><td>CELL_E[0].OUT_TEST[4]</td><td>PPC405.TSTISOCMRDATAO54</td></tr>

<tr><td>CELL_E[1].IMUX_CE[0]</td><td>PPC405.CPMC405CPUCLKEN</td></tr>

<tr><td>CELL_E[1].IMUX_TI[0]</td><td>PPC405.TIEC405DISOPERANDFWD</td></tr>

<tr><td>CELL_E[1].IMUX_TI[1]</td><td>PPC405.TIEC405MMUEN</td></tr>

<tr><td>CELL_E[1].IMUX_TS[0]</td><td>PPC405.TIEC405PVR29</td></tr>

<tr><td>CELL_E[1].IMUX_G0_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS56</td></tr>

<tr><td>CELL_E[1].IMUX_G0_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS56</td></tr>

<tr><td>CELL_E[1].IMUX_G0_DATA[2]</td><td>PPC405.DBGC405DEBUGHALT</td></tr>

<tr><td>CELL_E[1].IMUX_G0_DATA[3]</td><td>PPC405.TSTISOCMABUSI0</td></tr>

<tr><td>CELL_E[1].IMUX_G1_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS57</td></tr>

<tr><td>CELL_E[1].IMUX_G1_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS57</td></tr>

<tr><td>CELL_E[1].IMUX_G1_DATA[2]</td><td>PPC405.TSTCLKINACTI</td></tr>

<tr><td>CELL_E[1].IMUX_G1_DATA[3]</td><td>PPC405.TSTISOCMABUSI1</td></tr>

<tr><td>CELL_E[1].IMUX_G2_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS58</td></tr>

<tr><td>CELL_E[1].IMUX_G2_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS58</td></tr>

<tr><td>CELL_E[1].IMUX_G2_DATA[2]</td><td>PPC405.TSTISOCMRDATAI12</td></tr>

<tr><td>CELL_E[1].IMUX_G3_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS59</td></tr>

<tr><td>CELL_E[1].IMUX_G3_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS59</td></tr>

<tr><td>CELL_E[1].IMUX_G3_DATA[2]</td><td>PPC405.TSTISOCMICUREADYI</td></tr>

<tr><td>CELL_E[1].OUT_FAN_TMIN[0]</td><td>PPC405.C405PLBDCUWRDBUS56</td></tr>

<tr><td>CELL_E[1].OUT_FAN_TMIN[1]</td><td>PPC405.C405PLBDCUWRDBUS57</td></tr>

<tr><td>CELL_E[1].OUT_FAN_TMIN[2]</td><td>PPC405.C405PLBDCUWRDBUS58</td></tr>

<tr><td>CELL_E[1].OUT_FAN_TMIN[3]</td><td>PPC405.C405PLBDCUWRDBUS59</td></tr>

<tr><td>CELL_E[1].OUT_FAN_TMIN[4]</td><td>PPC405.C405PLBDCUREQUEST</td></tr>

<tr><td>CELL_E[1].OUT_FAN_TMIN[5]</td><td>PPC405.C405PLBDCUPRIORITY0</td></tr>

<tr><td>CELL_E[1].OUT_FAN_TMIN[6]</td><td>PPC405.C405PLBDCUPRIORITY1</td></tr>

<tr><td>CELL_E[1].OUT_FAN_TMIN[7]</td><td>PPC405.C405PLBDCUABORT</td></tr>

<tr><td>CELL_E[1].OUT_SEC_TMIN[8]</td><td>PPC405.TSTCPUCLKO</td></tr>

<tr><td>CELL_E[1].OUT_SEC_TMIN[9]</td><td>PPC405.TSTCPUCLKENO</td></tr>

<tr><td>CELL_E[1].OUT_SEC_TMIN[10]</td><td>PPC405.TSTTIMERENO</td></tr>

<tr><td>CELL_E[1].OUT_SEC_TMIN[11]</td><td>PPC405.C405DBGWBIAR27</td></tr>

<tr><td>CELL_E[1].OUT_SEC_TMIN[12]</td><td>PPC405.C405DBGWBIAR22</td></tr>

<tr><td>CELL_E[1].OUT_SEC_TMIN[13]</td><td>PPC405.C405DBGWBIAR8</td></tr>

<tr><td>CELL_E[1].OUT_SEC_TMIN[14]</td><td>PPC405.C405DBGWBIAR0</td></tr>

<tr><td>CELL_E[1].OUT_SEC_TMIN[15]</td><td>PPC405.C405PLBDCURNW</td></tr>

<tr><td>CELL_E[1].OUT_TEST[0]</td><td>PPC405.TSTCLKINACTO</td></tr>

<tr><td>CELL_E[1].OUT_TEST[2]</td><td>PPC405.TSTISOCMRDATAO55</td></tr>

<tr><td>CELL_E[1].OUT_TEST[4]</td><td>PPC405.TSTISOCMRDATAO56</td></tr>

<tr><td>CELL_E[2].IMUX_CE[0]</td><td>PPC405.CPMC405TIMERCLKEN</td></tr>

<tr><td>CELL_E[2].IMUX_TI[0]</td><td>PPC405.TIEC405PVR26</td></tr>

<tr><td>CELL_E[2].IMUX_TI[1]</td><td>PPC405.TIEC405PVR27</td></tr>

<tr><td>CELL_E[2].IMUX_TS[0]</td><td>PPC405.TIEC405PVR28</td></tr>

<tr><td>CELL_E[2].IMUX_G0_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS52</td></tr>

<tr><td>CELL_E[2].IMUX_G0_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS52</td></tr>

<tr><td>CELL_E[2].IMUX_G0_DATA[2]</td><td>PPC405.DBGC405UNCONDDEBUGEVENT</td></tr>

<tr><td>CELL_E[2].IMUX_G0_DATA[3]</td><td>PPC405.TSTISOCMABUSI3</td></tr>

<tr><td>CELL_E[2].IMUX_G1_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS53</td></tr>

<tr><td>CELL_E[2].IMUX_G1_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS53</td></tr>

<tr><td>CELL_E[2].IMUX_G1_DATA[2]</td><td>PPC405.TSTISOCMHOLDI</td></tr>

<tr><td>CELL_E[2].IMUX_G1_DATA[3]</td><td>PPC405.TSTISOCMABUSI4</td></tr>

<tr><td>CELL_E[2].IMUX_G2_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS54</td></tr>

<tr><td>CELL_E[2].IMUX_G2_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS54</td></tr>

<tr><td>CELL_E[2].IMUX_G2_DATA[2]</td><td>PPC405.TSTISOCMRDATAI13</td></tr>

<tr><td>CELL_E[2].IMUX_G3_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS55</td></tr>

<tr><td>CELL_E[2].IMUX_G3_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS55</td></tr>

<tr><td>CELL_E[2].IMUX_G3_DATA[2]</td><td>PPC405.TSTISOCMABUSI2</td></tr>

<tr><td>CELL_E[2].OUT_FAN_TMIN[0]</td><td>PPC405.C405PLBDCUWRDBUS52</td></tr>

<tr><td>CELL_E[2].OUT_FAN_TMIN[1]</td><td>PPC405.C405PLBDCUWRDBUS53</td></tr>

<tr><td>CELL_E[2].OUT_FAN_TMIN[2]</td><td>PPC405.C405PLBDCUWRDBUS54</td></tr>

<tr><td>CELL_E[2].OUT_FAN_TMIN[3]</td><td>PPC405.C405PLBDCUWRDBUS55</td></tr>

<tr><td>CELL_E[2].OUT_FAN_TMIN[4]</td><td>PPC405.C405PLBDCUGUARDED</td></tr>

<tr><td>CELL_E[2].OUT_FAN_TMIN[5]</td><td>PPC405.C405PLBDCUWRITETHRU</td></tr>

<tr><td>CELL_E[2].OUT_FAN_TMIN[6]</td><td>PPC405.C405DBGWBIAR11</td></tr>

<tr><td>CELL_E[2].OUT_FAN_TMIN[7]</td><td>PPC405.C405DBGWBIAR12</td></tr>

<tr><td>CELL_E[2].OUT_SEC_TMIN[8]</td><td>PPC405.TSTISOCMRDDVALIDO1</td></tr>

<tr><td>CELL_E[2].OUT_SEC_TMIN[9]</td><td>PPC405.TSTISOCMRDDVALIDO0</td></tr>

<tr><td>CELL_E[2].OUT_SEC_TMIN[10]</td><td>PPC405.TSTISOCMHOLDO</td></tr>

<tr><td>CELL_E[2].OUT_SEC_TMIN[11]</td><td>PPC405.C405DBGWBIAR28</td></tr>

<tr><td>CELL_E[2].OUT_SEC_TMIN[12]</td><td>PPC405.C405PLBICUABORT</td></tr>

<tr><td>CELL_E[2].OUT_SEC_TMIN[13]</td><td>PPC405.C405PLBICUPRIORITY1</td></tr>

<tr><td>CELL_E[2].OUT_SEC_TMIN[14]</td><td>PPC405.C405PLBICUPRIORITY0</td></tr>

<tr><td>CELL_E[2].OUT_SEC_TMIN[15]</td><td>PPC405.C405PLBICUREQUEST</td></tr>

<tr><td>CELL_E[2].OUT_TEST[0]</td><td>PPC405.TSTISOCMRDATAO0</td></tr>

<tr><td>CELL_E[2].OUT_TEST[2]</td><td>PPC405.TSTISOCMRDATAO57</td></tr>

<tr><td>CELL_E[2].OUT_TEST[4]</td><td>PPC405.TSTISOCMRDATAO58</td></tr>

<tr><td>CELL_E[3].IMUX_CLK[0]</td><td>PPC405.CPMC405TIMERTICK</td></tr>

<tr><td>CELL_E[3].IMUX_CE[0]</td><td>PPC405.CPMC405JTAGCLKEN</td></tr>

<tr><td>CELL_E[3].IMUX_TI[0]</td><td>PPC405.TIEC405PVR23</td></tr>

<tr><td>CELL_E[3].IMUX_TI[1]</td><td>PPC405.TIEC405PVR24</td></tr>

<tr><td>CELL_E[3].IMUX_TS[0]</td><td>PPC405.TIEC405PVR25</td></tr>

<tr><td>CELL_E[3].IMUX_G0_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS48</td></tr>

<tr><td>CELL_E[3].IMUX_G0_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS48</td></tr>

<tr><td>CELL_E[3].IMUX_G0_DATA[2]</td><td>PPC405.TSTISOCMRDDVALIDI0</td></tr>

<tr><td>CELL_E[3].IMUX_G0_DATA[3]</td><td>PPC405.TSTISOCMABUSI7</td></tr>

<tr><td>CELL_E[3].IMUX_G1_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS49</td></tr>

<tr><td>CELL_E[3].IMUX_G1_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS49</td></tr>

<tr><td>CELL_E[3].IMUX_G1_DATA[2]</td><td>PPC405.TSTISOCMRDATAI14</td></tr>

<tr><td>CELL_E[3].IMUX_G2_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS50</td></tr>

<tr><td>CELL_E[3].IMUX_G2_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS50</td></tr>

<tr><td>CELL_E[3].IMUX_G2_DATA[2]</td><td>PPC405.TSTISOCMABUSI5</td></tr>

<tr><td>CELL_E[3].IMUX_G3_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS51</td></tr>

<tr><td>CELL_E[3].IMUX_G3_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS51</td></tr>

<tr><td>CELL_E[3].IMUX_G3_DATA[2]</td><td>PPC405.TSTISOCMABUSI6</td></tr>

<tr><td>CELL_E[3].OUT_FAN_TMIN[0]</td><td>PPC405.C405PLBDCUWRDBUS48</td></tr>

<tr><td>CELL_E[3].OUT_FAN_TMIN[1]</td><td>PPC405.C405PLBDCUWRDBUS49</td></tr>

<tr><td>CELL_E[3].OUT_FAN_TMIN[2]</td><td>PPC405.C405PLBDCUWRDBUS50</td></tr>

<tr><td>CELL_E[3].OUT_FAN_TMIN[3]</td><td>PPC405.C405PLBDCUWRDBUS51</td></tr>

<tr><td>CELL_E[3].OUT_FAN_TMIN[4]</td><td>PPC405.C405PLBDCUBE4</td></tr>

<tr><td>CELL_E[3].OUT_FAN_TMIN[5]</td><td>PPC405.C405PLBDCUBE5</td></tr>

<tr><td>CELL_E[3].OUT_FAN_TMIN[6]</td><td>PPC405.C405PLBDCUBE6</td></tr>

<tr><td>CELL_E[3].OUT_FAN_TMIN[7]</td><td>PPC405.C405PLBDCUBE7</td></tr>

<tr><td>CELL_E[3].OUT_SEC_TMIN[8]</td><td>PPC405.TSTISOCMRDATAO3</td></tr>

<tr><td>CELL_E[3].OUT_SEC_TMIN[9]</td><td>PPC405.TSTISOCMRDATAO2</td></tr>

<tr><td>CELL_E[3].OUT_SEC_TMIN[10]</td><td>PPC405.TSTISOCMRDATAO1</td></tr>

<tr><td>CELL_E[3].OUT_SEC_TMIN[11]</td><td>PPC405.C405DBGWBIAR29</td></tr>

<tr><td>CELL_E[3].OUT_SEC_TMIN[12]</td><td>PPC405.C405DBGWBIAR16</td></tr>

<tr><td>CELL_E[3].OUT_SEC_TMIN[13]</td><td>PPC405.C405DBGWBIAR15</td></tr>

<tr><td>CELL_E[3].OUT_SEC_TMIN[14]</td><td>PPC405.C405DBGWBIAR14</td></tr>

<tr><td>CELL_E[3].OUT_SEC_TMIN[15]</td><td>PPC405.C405DBGWBIAR13</td></tr>

<tr><td>CELL_E[3].OUT_TEST[0]</td><td>PPC405.TSTISOCMRDATAO4</td></tr>

<tr><td>CELL_E[3].OUT_TEST[2]</td><td>PPC405.TSTISOCMRDATAO59</td></tr>

<tr><td>CELL_E[3].OUT_TEST[4]</td><td>PPC405.TSTISOCMRDATAO60</td></tr>

<tr><td>CELL_E[4].IMUX_TI[0]</td><td>PPC405.MCBCPUCLKEN</td></tr>

<tr><td>CELL_E[4].IMUX_TI[1]</td><td>PPC405.TIEC405PVR20</td></tr>

<tr><td>CELL_E[4].IMUX_TS[0]</td><td>PPC405.TIEC405PVR21</td></tr>

<tr><td>CELL_E[4].IMUX_TS[1]</td><td>PPC405.TIEC405PVR22</td></tr>

<tr><td>CELL_E[4].IMUX_G0_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS44</td></tr>

<tr><td>CELL_E[4].IMUX_G0_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS44</td></tr>

<tr><td>CELL_E[4].IMUX_G0_DATA[2]</td><td>PPC405.DBGC405EXTBUSHOLDACK</td></tr>

<tr><td>CELL_E[4].IMUX_G0_DATA[3]</td><td>PPC405.TSTISOCMABUSI9</td></tr>

<tr><td>CELL_E[4].IMUX_G1_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS45</td></tr>

<tr><td>CELL_E[4].IMUX_G1_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS45</td></tr>

<tr><td>CELL_E[4].IMUX_G1_DATA[2]</td><td>PPC405.TSTISOCMRDDVALIDI1</td></tr>

<tr><td>CELL_E[4].IMUX_G1_DATA[3]</td><td>PPC405.TSTISOCMABUSI10</td></tr>

<tr><td>CELL_E[4].IMUX_G2_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS46</td></tr>

<tr><td>CELL_E[4].IMUX_G2_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS46</td></tr>

<tr><td>CELL_E[4].IMUX_G2_DATA[2]</td><td>PPC405.TSTISOCMRDATAI15</td></tr>

<tr><td>CELL_E[4].IMUX_G3_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS47</td></tr>

<tr><td>CELL_E[4].IMUX_G3_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS47</td></tr>

<tr><td>CELL_E[4].IMUX_G3_DATA[2]</td><td>PPC405.TSTISOCMABUSI8</td></tr>

<tr><td>CELL_E[4].OUT_FAN_TMIN[0]</td><td>PPC405.C405PLBDCUWRDBUS44</td></tr>

<tr><td>CELL_E[4].OUT_FAN_TMIN[1]</td><td>PPC405.C405PLBDCUWRDBUS45</td></tr>

<tr><td>CELL_E[4].OUT_FAN_TMIN[2]</td><td>PPC405.C405PLBDCUWRDBUS46</td></tr>

<tr><td>CELL_E[4].OUT_FAN_TMIN[3]</td><td>PPC405.C405PLBDCUWRDBUS47</td></tr>

<tr><td>CELL_E[4].OUT_FAN_TMIN[4]</td><td>PPC405.C405PLBDCUABUS28</td></tr>

<tr><td>CELL_E[4].OUT_FAN_TMIN[5]</td><td>PPC405.C405PLBDCUABUS29</td></tr>

<tr><td>CELL_E[4].OUT_FAN_TMIN[6]</td><td>PPC405.C405PLBDCUABUS30</td></tr>

<tr><td>CELL_E[4].OUT_FAN_TMIN[7]</td><td>PPC405.C405PLBDCUABUS31</td></tr>

<tr><td>CELL_E[4].OUT_SEC_TMIN[8]</td><td>PPC405.TSTISOCMRDATAO8</td></tr>

<tr><td>CELL_E[4].OUT_SEC_TMIN[9]</td><td>PPC405.TSTISOCMRDATAO7</td></tr>

<tr><td>CELL_E[4].OUT_SEC_TMIN[10]</td><td>PPC405.TSTISOCMRDATAO6</td></tr>

<tr><td>CELL_E[4].OUT_SEC_TMIN[11]</td><td>PPC405.TSTISOCMRDATAO5</td></tr>

<tr><td>CELL_E[4].OUT_SEC_TMIN[12]</td><td>PPC405.C405DBGWBIAR18</td></tr>

<tr><td>CELL_E[4].OUT_SEC_TMIN[13]</td><td>PPC405.C405DBGWBIAR17</td></tr>

<tr><td>CELL_E[4].OUT_SEC_TMIN[14]</td><td>PPC405.C405PLBICUABUS29</td></tr>

<tr><td>CELL_E[4].OUT_SEC_TMIN[15]</td><td>PPC405.C405PLBICUABUS28</td></tr>

<tr><td>CELL_E[4].OUT_TEST[0]</td><td>PPC405.TSTISOCMRDATAO61</td></tr>

<tr><td>CELL_E[4].OUT_TEST[2]</td><td>PPC405.TSTISOCMRDATAO62</td></tr>

<tr><td>CELL_E[5].IMUX_TI[0]</td><td>PPC405.MCBJTAGEN</td></tr>

<tr><td>CELL_E[5].IMUX_TI[1]</td><td>PPC405.TIEC405PVR18</td></tr>

<tr><td>CELL_E[5].IMUX_TS[0]</td><td>PPC405.TIEC405PVR19</td></tr>

<tr><td>CELL_E[5].IMUX_G0_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS40</td></tr>

<tr><td>CELL_E[5].IMUX_G0_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS40</td></tr>

<tr><td>CELL_E[5].IMUX_G0_DATA[2]</td><td>PPC405.PLBC405DCUWRDACK</td></tr>

<tr><td>CELL_E[5].IMUX_G0_DATA[3]</td><td>PPC405.TSTISOCMRDATAI16</td></tr>

<tr><td>CELL_E[5].IMUX_G1_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS41</td></tr>

<tr><td>CELL_E[5].IMUX_G1_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS41</td></tr>

<tr><td>CELL_E[5].IMUX_G1_DATA[2]</td><td>PPC405.CPMC405CORECLKINACTIVE</td></tr>

<tr><td>CELL_E[5].IMUX_G1_DATA[3]</td><td>PPC405.TSTISOCMABUSI11</td></tr>

<tr><td>CELL_E[5].IMUX_G2_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS42</td></tr>

<tr><td>CELL_E[5].IMUX_G2_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS42</td></tr>

<tr><td>CELL_E[5].IMUX_G2_DATA[2]</td><td>PPC405.TSTRESETCOREI</td></tr>

<tr><td>CELL_E[5].IMUX_G2_DATA[3]</td><td>PPC405.TSTISOCMABUSI12</td></tr>

<tr><td>CELL_E[5].IMUX_G3_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS43</td></tr>

<tr><td>CELL_E[5].IMUX_G3_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS43</td></tr>

<tr><td>CELL_E[5].IMUX_G3_DATA[2]</td><td>PPC405.TSTISOCMRDATAI0</td></tr>

<tr><td>CELL_E[5].OUT_FAN_TMIN[0]</td><td>PPC405.C405PLBDCUWRDBUS40</td></tr>

<tr><td>CELL_E[5].OUT_FAN_TMIN[1]</td><td>PPC405.C405PLBDCUWRDBUS41</td></tr>

<tr><td>CELL_E[5].OUT_FAN_TMIN[2]</td><td>PPC405.C405PLBDCUWRDBUS42</td></tr>

<tr><td>CELL_E[5].OUT_FAN_TMIN[3]</td><td>PPC405.C405PLBDCUWRDBUS43</td></tr>

<tr><td>CELL_E[5].OUT_FAN_TMIN[4]</td><td>PPC405.C405PLBDCUABUS24</td></tr>

<tr><td>CELL_E[5].OUT_FAN_TMIN[5]</td><td>PPC405.C405PLBDCUABUS25</td></tr>

<tr><td>CELL_E[5].OUT_FAN_TMIN[6]</td><td>PPC405.C405PLBDCUABUS26</td></tr>

<tr><td>CELL_E[5].OUT_FAN_TMIN[7]</td><td>PPC405.C405PLBDCUABUS27</td></tr>

<tr><td>CELL_E[5].OUT_SEC_TMIN[8]</td><td>PPC405.TSTISOCMRDATAO12</td></tr>

<tr><td>CELL_E[5].OUT_SEC_TMIN[9]</td><td>PPC405.TSTISOCMRDATAO11</td></tr>

<tr><td>CELL_E[5].OUT_SEC_TMIN[10]</td><td>PPC405.TSTISOCMRDATAO10</td></tr>

<tr><td>CELL_E[5].OUT_SEC_TMIN[11]</td><td>PPC405.TSTISOCMRDATAO9</td></tr>

<tr><td>CELL_E[5].OUT_SEC_TMIN[12]</td><td>PPC405.C405PLBICUABUS27</td></tr>

<tr><td>CELL_E[5].OUT_SEC_TMIN[13]</td><td>PPC405.C405PLBICUABUS26</td></tr>

<tr><td>CELL_E[5].OUT_SEC_TMIN[14]</td><td>PPC405.C405PLBICUABUS25</td></tr>

<tr><td>CELL_E[5].OUT_SEC_TMIN[15]</td><td>PPC405.C405PLBICUABUS24</td></tr>

<tr><td>CELL_E[5].OUT_TEST[0]</td><td>PPC405.TSTISOCMRDATAO63</td></tr>

<tr><td>CELL_E[5].OUT_TEST[2]</td><td>PPC405.TSTPLBSAMPLECYCLEO</td></tr>

<tr><td>CELL_E[6].IMUX_TI[0]</td><td>PPC405.MCBTIMEREN</td></tr>

<tr><td>CELL_E[6].IMUX_G0_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS36</td></tr>

<tr><td>CELL_E[6].IMUX_G0_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS36</td></tr>

<tr><td>CELL_E[6].IMUX_G0_DATA[2]</td><td>PPC405.PLBC405DCURDWDADDR1</td></tr>

<tr><td>CELL_E[6].IMUX_G0_DATA[3]</td><td>PPC405.TSTISOCMRDATAI1</td></tr>

<tr><td>CELL_E[6].IMUX_G0_DATA[4]</td><td>PPC405.TSTISOCMABUSI15</td></tr>

<tr><td>CELL_E[6].IMUX_G1_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS37</td></tr>

<tr><td>CELL_E[6].IMUX_G1_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS37</td></tr>

<tr><td>CELL_E[6].IMUX_G1_DATA[2]</td><td>PPC405.PLBC405DCURDWDADDR2</td></tr>

<tr><td>CELL_E[6].IMUX_G1_DATA[3]</td><td>PPC405.TSTPLBSAMPLECYCLEI</td></tr>

<tr><td>CELL_E[6].IMUX_G2_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS38</td></tr>

<tr><td>CELL_E[6].IMUX_G2_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS38</td></tr>

<tr><td>CELL_E[6].IMUX_G2_DATA[2]</td><td>PPC405.PLBC405DCURDWDADDR3</td></tr>

<tr><td>CELL_E[6].IMUX_G2_DATA[3]</td><td>PPC405.TSTISOCMABUSI13</td></tr>

<tr><td>CELL_E[6].IMUX_G3_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS39</td></tr>

<tr><td>CELL_E[6].IMUX_G3_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS39</td></tr>

<tr><td>CELL_E[6].IMUX_G3_DATA[2]</td><td>PPC405.PLBC405DCURDDACK</td></tr>

<tr><td>CELL_E[6].IMUX_G3_DATA[3]</td><td>PPC405.TSTISOCMABUSI14</td></tr>

<tr><td>CELL_E[6].OUT_FAN_TMIN[0]</td><td>PPC405.C405PLBDCUWRDBUS36</td></tr>

<tr><td>CELL_E[6].OUT_FAN_TMIN[1]</td><td>PPC405.C405PLBDCUWRDBUS37</td></tr>

<tr><td>CELL_E[6].OUT_FAN_TMIN[2]</td><td>PPC405.C405PLBDCUWRDBUS38</td></tr>

<tr><td>CELL_E[6].OUT_FAN_TMIN[3]</td><td>PPC405.C405PLBDCUWRDBUS39</td></tr>

<tr><td>CELL_E[6].OUT_FAN_TMIN[4]</td><td>PPC405.C405PLBDCUABUS20</td></tr>

<tr><td>CELL_E[6].OUT_FAN_TMIN[5]</td><td>PPC405.C405PLBDCUABUS21</td></tr>

<tr><td>CELL_E[6].OUT_FAN_TMIN[6]</td><td>PPC405.C405PLBDCUABUS22</td></tr>

<tr><td>CELL_E[6].OUT_FAN_TMIN[7]</td><td>PPC405.C405PLBDCUABUS23</td></tr>

<tr><td>CELL_E[6].OUT_SEC_TMIN[8]</td><td>PPC405.TSTISOCMRDATAO16</td></tr>

<tr><td>CELL_E[6].OUT_SEC_TMIN[9]</td><td>PPC405.TSTISOCMRDATAO15</td></tr>

<tr><td>CELL_E[6].OUT_SEC_TMIN[10]</td><td>PPC405.TSTISOCMRDATAO14</td></tr>

<tr><td>CELL_E[6].OUT_SEC_TMIN[11]</td><td>PPC405.TSTISOCMRDATAO13</td></tr>

<tr><td>CELL_E[6].OUT_SEC_TMIN[12]</td><td>PPC405.C405PLBICUABUS23</td></tr>

<tr><td>CELL_E[6].OUT_SEC_TMIN[13]</td><td>PPC405.C405PLBICUABUS22</td></tr>

<tr><td>CELL_E[6].OUT_SEC_TMIN[14]</td><td>PPC405.C405PLBICUABUS21</td></tr>

<tr><td>CELL_E[6].OUT_SEC_TMIN[15]</td><td>PPC405.C405PLBICUABUS20</td></tr>

<tr><td>CELL_E[7].IMUX_G0_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS32</td></tr>

<tr><td>CELL_E[7].IMUX_G0_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS32</td></tr>

<tr><td>CELL_E[7].IMUX_G0_DATA[2]</td><td>PPC405.PLBC405DCUADDRACK</td></tr>

<tr><td>CELL_E[7].IMUX_G0_DATA[3]</td><td>PPC405.TSTISOCMRDATAI2</td></tr>

<tr><td>CELL_E[7].IMUX_G1_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS33</td></tr>

<tr><td>CELL_E[7].IMUX_G1_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS33</td></tr>

<tr><td>CELL_E[7].IMUX_G1_DATA[2]</td><td>PPC405.PLBC405DCUSSIZE1</td></tr>

<tr><td>CELL_E[7].IMUX_G1_DATA[3]</td><td>PPC405.TSTISOCMABUSI16</td></tr>

<tr><td>CELL_E[7].IMUX_G2_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS34</td></tr>

<tr><td>CELL_E[7].IMUX_G2_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS34</td></tr>

<tr><td>CELL_E[7].IMUX_G2_DATA[2]</td><td>PPC405.PLBC405DCUBUSY</td></tr>

<tr><td>CELL_E[7].IMUX_G2_DATA[3]</td><td>PPC405.TSTISOCMABUSI17</td></tr>

<tr><td>CELL_E[7].IMUX_G3_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS35</td></tr>

<tr><td>CELL_E[7].IMUX_G3_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS35</td></tr>

<tr><td>CELL_E[7].IMUX_G3_DATA[2]</td><td>PPC405.PLBC405DCUERR</td></tr>

<tr><td>CELL_E[7].IMUX_G3_DATA[3]</td><td>PPC405.TSTISOCMABUSI18</td></tr>

<tr><td>CELL_E[7].OUT_FAN_TMIN[0]</td><td>PPC405.C405PLBDCUWRDBUS32</td></tr>

<tr><td>CELL_E[7].OUT_FAN_TMIN[1]</td><td>PPC405.C405PLBDCUWRDBUS33</td></tr>

<tr><td>CELL_E[7].OUT_FAN_TMIN[2]</td><td>PPC405.C405PLBDCUWRDBUS34</td></tr>

<tr><td>CELL_E[7].OUT_FAN_TMIN[3]</td><td>PPC405.C405PLBDCUWRDBUS35</td></tr>

<tr><td>CELL_E[7].OUT_FAN_TMIN[4]</td><td>PPC405.C405PLBDCUABUS16</td></tr>

<tr><td>CELL_E[7].OUT_FAN_TMIN[5]</td><td>PPC405.C405PLBDCUABUS17</td></tr>

<tr><td>CELL_E[7].OUT_FAN_TMIN[6]</td><td>PPC405.C405PLBDCUABUS18</td></tr>

<tr><td>CELL_E[7].OUT_FAN_TMIN[7]</td><td>PPC405.C405PLBDCUABUS19</td></tr>

<tr><td>CELL_E[7].OUT_SEC_TMIN[8]</td><td>PPC405.TSTISOCMRDATAO20</td></tr>

<tr><td>CELL_E[7].OUT_SEC_TMIN[9]</td><td>PPC405.TSTISOCMRDATAO19</td></tr>

<tr><td>CELL_E[7].OUT_SEC_TMIN[10]</td><td>PPC405.TSTISOCMRDATAO18</td></tr>

<tr><td>CELL_E[7].OUT_SEC_TMIN[11]</td><td>PPC405.TSTISOCMRDATAO17</td></tr>

<tr><td>CELL_E[7].OUT_SEC_TMIN[12]</td><td>PPC405.C405PLBICUABUS19</td></tr>

<tr><td>CELL_E[7].OUT_SEC_TMIN[13]</td><td>PPC405.C405PLBICUABUS18</td></tr>

<tr><td>CELL_E[7].OUT_SEC_TMIN[14]</td><td>PPC405.C405PLBICUABUS17</td></tr>

<tr><td>CELL_E[7].OUT_SEC_TMIN[15]</td><td>PPC405.C405PLBICUABUS16</td></tr>

<tr><td>CELL_E[8].IMUX_G0_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS28</td></tr>

<tr><td>CELL_E[8].IMUX_G0_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS28</td></tr>

<tr><td>CELL_E[8].IMUX_G0_DATA[2]</td><td>PPC405.PLBC405ICUADDRACK</td></tr>

<tr><td>CELL_E[8].IMUX_G0_DATA[3]</td><td>PPC405.TSTISOCMRDATAI3</td></tr>

<tr><td>CELL_E[8].IMUX_G1_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS29</td></tr>

<tr><td>CELL_E[8].IMUX_G1_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS29</td></tr>

<tr><td>CELL_E[8].IMUX_G1_DATA[2]</td><td>PPC405.PLBC405ICUSSIZE1</td></tr>

<tr><td>CELL_E[8].IMUX_G1_DATA[3]</td><td>PPC405.TSTISOCMABUSI19</td></tr>

<tr><td>CELL_E[8].IMUX_G2_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS30</td></tr>

<tr><td>CELL_E[8].IMUX_G2_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS30</td></tr>

<tr><td>CELL_E[8].IMUX_G2_DATA[2]</td><td>PPC405.PLBC405ICUBUSY</td></tr>

<tr><td>CELL_E[8].IMUX_G2_DATA[3]</td><td>PPC405.TSTISOCMABUSI20</td></tr>

<tr><td>CELL_E[8].IMUX_G3_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS31</td></tr>

<tr><td>CELL_E[8].IMUX_G3_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS31</td></tr>

<tr><td>CELL_E[8].IMUX_G3_DATA[2]</td><td>PPC405.PLBC405ICUERR</td></tr>

<tr><td>CELL_E[8].IMUX_G3_DATA[3]</td><td>PPC405.TSTISOCMABUSI21</td></tr>

<tr><td>CELL_E[8].OUT_FAN_TMIN[0]</td><td>PPC405.C405PLBDCUWRDBUS28</td></tr>

<tr><td>CELL_E[8].OUT_FAN_TMIN[1]</td><td>PPC405.C405PLBDCUWRDBUS29</td></tr>

<tr><td>CELL_E[8].OUT_FAN_TMIN[2]</td><td>PPC405.C405PLBDCUWRDBUS30</td></tr>

<tr><td>CELL_E[8].OUT_FAN_TMIN[3]</td><td>PPC405.C405PLBDCUWRDBUS31</td></tr>

<tr><td>CELL_E[8].OUT_FAN_TMIN[4]</td><td>PPC405.C405PLBDCUABUS12</td></tr>

<tr><td>CELL_E[8].OUT_FAN_TMIN[5]</td><td>PPC405.C405PLBDCUABUS13</td></tr>

<tr><td>CELL_E[8].OUT_FAN_TMIN[6]</td><td>PPC405.C405PLBDCUABUS14</td></tr>

<tr><td>CELL_E[8].OUT_FAN_TMIN[7]</td><td>PPC405.C405PLBDCUABUS15</td></tr>

<tr><td>CELL_E[8].OUT_SEC_TMIN[8]</td><td>PPC405.TSTISOCMRDATAO24</td></tr>

<tr><td>CELL_E[8].OUT_SEC_TMIN[9]</td><td>PPC405.TSTISOCMRDATAO23</td></tr>

<tr><td>CELL_E[8].OUT_SEC_TMIN[10]</td><td>PPC405.TSTISOCMRDATAO22</td></tr>

<tr><td>CELL_E[8].OUT_SEC_TMIN[11]</td><td>PPC405.TSTISOCMRDATAO21</td></tr>

<tr><td>CELL_E[8].OUT_SEC_TMIN[12]</td><td>PPC405.C405PLBICUABUS15</td></tr>

<tr><td>CELL_E[8].OUT_SEC_TMIN[13]</td><td>PPC405.C405PLBICUABUS14</td></tr>

<tr><td>CELL_E[8].OUT_SEC_TMIN[14]</td><td>PPC405.C405PLBICUABUS13</td></tr>

<tr><td>CELL_E[8].OUT_SEC_TMIN[15]</td><td>PPC405.C405PLBICUABUS12</td></tr>

<tr><td>CELL_E[9].IMUX_CLK[0]</td><td>PPC405.CPMC405CLOCK</td></tr>

<tr><td>CELL_E[9].IMUX_G0_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS24</td></tr>

<tr><td>CELL_E[9].IMUX_G0_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS24</td></tr>

<tr><td>CELL_E[9].IMUX_G0_DATA[2]</td><td>PPC405.PLBC405ICURDWDADDR1</td></tr>

<tr><td>CELL_E[9].IMUX_G0_DATA[3]</td><td>PPC405.TSTISOCMRDATAI4</td></tr>

<tr><td>CELL_E[9].IMUX_G1_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS25</td></tr>

<tr><td>CELL_E[9].IMUX_G1_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS25</td></tr>

<tr><td>CELL_E[9].IMUX_G1_DATA[2]</td><td>PPC405.PLBC405ICURDWDADDR2</td></tr>

<tr><td>CELL_E[9].IMUX_G1_DATA[3]</td><td>PPC405.TSTISOCMABUSI22</td></tr>

<tr><td>CELL_E[9].IMUX_G2_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS26</td></tr>

<tr><td>CELL_E[9].IMUX_G2_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS26</td></tr>

<tr><td>CELL_E[9].IMUX_G2_DATA[2]</td><td>PPC405.PLBC405ICURDWDADDR3</td></tr>

<tr><td>CELL_E[9].IMUX_G2_DATA[3]</td><td>PPC405.TSTISOCMABUSI23</td></tr>

<tr><td>CELL_E[9].IMUX_G3_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS27</td></tr>

<tr><td>CELL_E[9].IMUX_G3_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS27</td></tr>

<tr><td>CELL_E[9].IMUX_G3_DATA[2]</td><td>PPC405.PLBC405ICURDDACK</td></tr>

<tr><td>CELL_E[9].IMUX_G3_DATA[3]</td><td>PPC405.TSTISOCMABUSI24</td></tr>

<tr><td>CELL_E[9].OUT_FAN_TMIN[0]</td><td>PPC405.C405PLBDCUWRDBUS24</td></tr>

<tr><td>CELL_E[9].OUT_FAN_TMIN[1]</td><td>PPC405.C405PLBDCUWRDBUS25</td></tr>

<tr><td>CELL_E[9].OUT_FAN_TMIN[2]</td><td>PPC405.C405PLBDCUWRDBUS26</td></tr>

<tr><td>CELL_E[9].OUT_FAN_TMIN[3]</td><td>PPC405.C405PLBDCUWRDBUS27</td></tr>

<tr><td>CELL_E[9].OUT_FAN_TMIN[4]</td><td>PPC405.C405PLBDCUABUS8</td></tr>

<tr><td>CELL_E[9].OUT_FAN_TMIN[5]</td><td>PPC405.C405PLBDCUABUS9</td></tr>

<tr><td>CELL_E[9].OUT_FAN_TMIN[6]</td><td>PPC405.C405PLBDCUABUS10</td></tr>

<tr><td>CELL_E[9].OUT_FAN_TMIN[7]</td><td>PPC405.C405PLBDCUABUS11</td></tr>

<tr><td>CELL_E[9].OUT_SEC_TMIN[8]</td><td>PPC405.TSTISOCMRDATAO28</td></tr>

<tr><td>CELL_E[9].OUT_SEC_TMIN[9]</td><td>PPC405.TSTISOCMRDATAO27</td></tr>

<tr><td>CELL_E[9].OUT_SEC_TMIN[10]</td><td>PPC405.TSTISOCMRDATAO26</td></tr>

<tr><td>CELL_E[9].OUT_SEC_TMIN[11]</td><td>PPC405.TSTISOCMRDATAO25</td></tr>

<tr><td>CELL_E[9].OUT_SEC_TMIN[12]</td><td>PPC405.C405PLBICUABUS11</td></tr>

<tr><td>CELL_E[9].OUT_SEC_TMIN[13]</td><td>PPC405.C405PLBICUABUS10</td></tr>

<tr><td>CELL_E[9].OUT_SEC_TMIN[14]</td><td>PPC405.C405PLBICUABUS9</td></tr>

<tr><td>CELL_E[9].OUT_SEC_TMIN[15]</td><td>PPC405.C405PLBICUABUS8</td></tr>

<tr><td>CELL_E[10].IMUX_TI[0]</td><td>PPC405.TIEC405PVR15</td></tr>

<tr><td>CELL_E[10].IMUX_TI[1]</td><td>PPC405.TIEC405PVR16</td></tr>

<tr><td>CELL_E[10].IMUX_TS[0]</td><td>PPC405.TIEC405PVR17</td></tr>

<tr><td>CELL_E[10].IMUX_G0_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS20</td></tr>

<tr><td>CELL_E[10].IMUX_G0_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS20</td></tr>

<tr><td>CELL_E[10].IMUX_G0_DATA[2]</td><td>PPC405.EICC405CRITINPUTIRQ</td></tr>

<tr><td>CELL_E[10].IMUX_G0_DATA[3]</td><td>PPC405.TSTISOCMABUSI27</td></tr>

<tr><td>CELL_E[10].IMUX_G1_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS21</td></tr>

<tr><td>CELL_E[10].IMUX_G1_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS21</td></tr>

<tr><td>CELL_E[10].IMUX_G1_DATA[2]</td><td>PPC405.TSTISOCMRDATAI5</td></tr>

<tr><td>CELL_E[10].IMUX_G1_DATA[3]</td><td>PPC405.TSTISOCMABUSI28</td></tr>

<tr><td>CELL_E[10].IMUX_G2_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS22</td></tr>

<tr><td>CELL_E[10].IMUX_G2_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS22</td></tr>

<tr><td>CELL_E[10].IMUX_G2_DATA[2]</td><td>PPC405.TSTISOCMABUSI25</td></tr>

<tr><td>CELL_E[10].IMUX_G3_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS23</td></tr>

<tr><td>CELL_E[10].IMUX_G3_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS23</td></tr>

<tr><td>CELL_E[10].IMUX_G3_DATA[2]</td><td>PPC405.TSTISOCMABUSI26</td></tr>

<tr><td>CELL_E[10].OUT_FAN_TMIN[0]</td><td>PPC405.C405PLBDCUWRDBUS20</td></tr>

<tr><td>CELL_E[10].OUT_FAN_TMIN[1]</td><td>PPC405.C405PLBDCUWRDBUS21</td></tr>

<tr><td>CELL_E[10].OUT_FAN_TMIN[2]</td><td>PPC405.C405PLBDCUWRDBUS22</td></tr>

<tr><td>CELL_E[10].OUT_FAN_TMIN[3]</td><td>PPC405.C405PLBDCUWRDBUS23</td></tr>

<tr><td>CELL_E[10].OUT_FAN_TMIN[4]</td><td>PPC405.C405PLBDCUABUS4</td></tr>

<tr><td>CELL_E[10].OUT_FAN_TMIN[5]</td><td>PPC405.C405PLBDCUABUS5</td></tr>

<tr><td>CELL_E[10].OUT_FAN_TMIN[6]</td><td>PPC405.C405PLBDCUABUS6</td></tr>

<tr><td>CELL_E[10].OUT_FAN_TMIN[7]</td><td>PPC405.C405PLBDCUABUS7</td></tr>

<tr><td>CELL_E[10].OUT_SEC_TMIN[8]</td><td>PPC405.TSTISOCMRDATAO32</td></tr>

<tr><td>CELL_E[10].OUT_SEC_TMIN[9]</td><td>PPC405.TSTISOCMRDATAO31</td></tr>

<tr><td>CELL_E[10].OUT_SEC_TMIN[10]</td><td>PPC405.TSTISOCMRDATAO30</td></tr>

<tr><td>CELL_E[10].OUT_SEC_TMIN[11]</td><td>PPC405.TSTISOCMRDATAO29</td></tr>

<tr><td>CELL_E[10].OUT_SEC_TMIN[12]</td><td>PPC405.C405PLBICUABUS7</td></tr>

<tr><td>CELL_E[10].OUT_SEC_TMIN[13]</td><td>PPC405.C405PLBICUABUS6</td></tr>

<tr><td>CELL_E[10].OUT_SEC_TMIN[14]</td><td>PPC405.C405PLBICUABUS5</td></tr>

<tr><td>CELL_E[10].OUT_SEC_TMIN[15]</td><td>PPC405.C405PLBICUABUS4</td></tr>

<tr><td>CELL_E[11].IMUX_SR[0]</td><td>PPC405.RSTC405RESETCHIP</td></tr>

<tr><td>CELL_E[11].IMUX_TI[0]</td><td>PPC405.TIEC405PVR12</td></tr>

<tr><td>CELL_E[11].IMUX_TI[1]</td><td>PPC405.TIEC405PVR13</td></tr>

<tr><td>CELL_E[11].IMUX_TS[0]</td><td>PPC405.TIEC405PVR14</td></tr>

<tr><td>CELL_E[11].IMUX_G0_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS16</td></tr>

<tr><td>CELL_E[11].IMUX_G0_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS16</td></tr>

<tr><td>CELL_E[11].IMUX_G0_DATA[2]</td><td>PPC405.TSTRESETSYSI</td></tr>

<tr><td>CELL_E[11].IMUX_G1_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS17</td></tr>

<tr><td>CELL_E[11].IMUX_G1_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS17</td></tr>

<tr><td>CELL_E[11].IMUX_G1_DATA[2]</td><td>PPC405.TSTISOCMRDATAI6</td></tr>

<tr><td>CELL_E[11].IMUX_G2_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS18</td></tr>

<tr><td>CELL_E[11].IMUX_G2_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS18</td></tr>

<tr><td>CELL_E[11].IMUX_G2_DATA[2]</td><td>PPC405.TSTISOCMABUSI29</td></tr>

<tr><td>CELL_E[11].IMUX_G3_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS19</td></tr>

<tr><td>CELL_E[11].IMUX_G3_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS19</td></tr>

<tr><td>CELL_E[11].IMUX_G3_DATA[2]</td><td>PPC405.TSTISOCMABORTI</td></tr>

<tr><td>CELL_E[11].OUT_FAN_TMIN[0]</td><td>PPC405.C405PLBDCUWRDBUS16</td></tr>

<tr><td>CELL_E[11].OUT_FAN_TMIN[1]</td><td>PPC405.C405PLBDCUWRDBUS17</td></tr>

<tr><td>CELL_E[11].OUT_FAN_TMIN[2]</td><td>PPC405.C405PLBDCUWRDBUS18</td></tr>

<tr><td>CELL_E[11].OUT_FAN_TMIN[3]</td><td>PPC405.C405PLBDCUWRDBUS19</td></tr>

<tr><td>CELL_E[11].OUT_FAN_TMIN[4]</td><td>PPC405.C405PLBDCUABUS0</td></tr>

<tr><td>CELL_E[11].OUT_FAN_TMIN[5]</td><td>PPC405.C405PLBDCUABUS1</td></tr>

<tr><td>CELL_E[11].OUT_FAN_TMIN[6]</td><td>PPC405.C405PLBDCUABUS2</td></tr>

<tr><td>CELL_E[11].OUT_FAN_TMIN[7]</td><td>PPC405.C405PLBDCUABUS3</td></tr>

<tr><td>CELL_E[11].OUT_SEC_TMIN[8]</td><td>PPC405.TSTISOCMRDATAO36</td></tr>

<tr><td>CELL_E[11].OUT_SEC_TMIN[9]</td><td>PPC405.TSTISOCMRDATAO35</td></tr>

<tr><td>CELL_E[11].OUT_SEC_TMIN[10]</td><td>PPC405.TSTISOCMRDATAO34</td></tr>

<tr><td>CELL_E[11].OUT_SEC_TMIN[11]</td><td>PPC405.TSTISOCMRDATAO33</td></tr>

<tr><td>CELL_E[11].OUT_SEC_TMIN[12]</td><td>PPC405.C405PLBICUABUS3</td></tr>

<tr><td>CELL_E[11].OUT_SEC_TMIN[13]</td><td>PPC405.C405PLBICUABUS2</td></tr>

<tr><td>CELL_E[11].OUT_SEC_TMIN[14]</td><td>PPC405.C405PLBICUABUS1</td></tr>

<tr><td>CELL_E[11].OUT_SEC_TMIN[15]</td><td>PPC405.C405PLBICUABUS0</td></tr>

<tr><td>CELL_E[12].IMUX_SR[0]</td><td>PPC405.RSTC405RESETCORE</td></tr>

<tr><td>CELL_E[12].IMUX_TI[0]</td><td>PPC405.TIEC405PVR9</td></tr>

<tr><td>CELL_E[12].IMUX_TI[1]</td><td>PPC405.TIEC405PVR10</td></tr>

<tr><td>CELL_E[12].IMUX_TS[0]</td><td>PPC405.TIEC405PVR11</td></tr>

<tr><td>CELL_E[12].IMUX_G0_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS12</td></tr>

<tr><td>CELL_E[12].IMUX_G0_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS12</td></tr>

<tr><td>CELL_E[12].IMUX_G0_DATA[2]</td><td>PPC405.TSTJTAGENI</td></tr>

<tr><td>CELL_E[12].IMUX_G1_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS13</td></tr>

<tr><td>CELL_E[12].IMUX_G1_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS13</td></tr>

<tr><td>CELL_E[12].IMUX_G1_DATA[2]</td><td>PPC405.TSTISOCMRDATAI7</td></tr>

<tr><td>CELL_E[12].IMUX_G2_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS14</td></tr>

<tr><td>CELL_E[12].IMUX_G2_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS14</td></tr>

<tr><td>CELL_E[12].IMUX_G2_DATA[2]</td><td>PPC405.JTGC405TRSTNEG</td></tr>

<tr><td>CELL_E[12].IMUX_G3_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS15</td></tr>

<tr><td>CELL_E[12].IMUX_G3_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS15</td></tr>

<tr><td>CELL_E[12].OUT_FAN_TMIN[0]</td><td>PPC405.C405PLBDCUWRDBUS12</td></tr>

<tr><td>CELL_E[12].OUT_FAN_TMIN[1]</td><td>PPC405.C405PLBDCUWRDBUS13</td></tr>

<tr><td>CELL_E[12].OUT_FAN_TMIN[2]</td><td>PPC405.C405PLBDCUWRDBUS14</td></tr>

<tr><td>CELL_E[12].OUT_FAN_TMIN[3]</td><td>PPC405.C405PLBDCUWRDBUS15</td></tr>

<tr><td>CELL_E[12].OUT_FAN_TMIN[4]</td><td>PPC405.C405PLBDCUSIZE2</td></tr>

<tr><td>CELL_E[12].OUT_FAN_TMIN[5]</td><td>PPC405.C405PLBDCUU0ATTR</td></tr>

<tr><td>CELL_E[12].OUT_FAN_TMIN[6]</td><td>PPC405.C405PLBDCUCACHEABLE</td></tr>

<tr><td>CELL_E[12].OUT_FAN_TMIN[7]</td><td>PPC405.C405DBGWBIAR19</td></tr>

<tr><td>CELL_E[12].OUT_SEC_TMIN[8]</td><td>PPC405.TSTISOCMRDATAO40</td></tr>

<tr><td>CELL_E[12].OUT_SEC_TMIN[9]</td><td>PPC405.TSTISOCMRDATAO39</td></tr>

<tr><td>CELL_E[12].OUT_SEC_TMIN[10]</td><td>PPC405.TSTISOCMRDATAO38</td></tr>

<tr><td>CELL_E[12].OUT_SEC_TMIN[11]</td><td>PPC405.TSTISOCMRDATAO37</td></tr>

<tr><td>CELL_E[12].OUT_SEC_TMIN[12]</td><td>PPC405.C405PLBICUCACHEABLE</td></tr>

<tr><td>CELL_E[12].OUT_SEC_TMIN[13]</td><td>PPC405.C405PLBICUU0ATTR</td></tr>

<tr><td>CELL_E[12].OUT_SEC_TMIN[14]</td><td>PPC405.C405PLBICUSIZE3</td></tr>

<tr><td>CELL_E[12].OUT_SEC_TMIN[15]</td><td>PPC405.C405PLBICUSIZE2</td></tr>

<tr><td>CELL_E[12].OUT_TEST[0]</td><td>PPC405.TSTTRSTNEGO</td></tr>

<tr><td>CELL_E[13].IMUX_SR[0]</td><td>PPC405.RSTC405RESETSYS</td></tr>

<tr><td>CELL_E[13].IMUX_TI[0]</td><td>PPC405.TIEC405PVR6</td></tr>

<tr><td>CELL_E[13].IMUX_TI[1]</td><td>PPC405.TIEC405PVR7</td></tr>

<tr><td>CELL_E[13].IMUX_TS[0]</td><td>PPC405.TIEC405PVR8</td></tr>

<tr><td>CELL_E[13].IMUX_G0_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS8</td></tr>

<tr><td>CELL_E[13].IMUX_G0_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS8</td></tr>

<tr><td>CELL_E[13].IMUX_G0_DATA[2]</td><td>PPC405.TSTTIMERENI</td></tr>

<tr><td>CELL_E[13].IMUX_G1_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS9</td></tr>

<tr><td>CELL_E[13].IMUX_G1_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS9</td></tr>

<tr><td>CELL_E[13].IMUX_G1_DATA[2]</td><td>PPC405.TSTISOCMRDATAI8</td></tr>

<tr><td>CELL_E[13].IMUX_G2_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS10</td></tr>

<tr><td>CELL_E[13].IMUX_G2_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS10</td></tr>

<tr><td>CELL_E[13].IMUX_G3_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS11</td></tr>

<tr><td>CELL_E[13].IMUX_G3_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS11</td></tr>

<tr><td>CELL_E[13].OUT_FAN_TMIN[0]</td><td>PPC405.C405PLBDCUWRDBUS8</td></tr>

<tr><td>CELL_E[13].OUT_FAN_TMIN[1]</td><td>PPC405.C405PLBDCUWRDBUS9</td></tr>

<tr><td>CELL_E[13].OUT_FAN_TMIN[2]</td><td>PPC405.C405PLBDCUWRDBUS10</td></tr>

<tr><td>CELL_E[13].OUT_FAN_TMIN[3]</td><td>PPC405.C405PLBDCUWRDBUS11</td></tr>

<tr><td>CELL_E[13].OUT_FAN_TMIN[4]</td><td>PPC405.C405PLBDCUBE0</td></tr>

<tr><td>CELL_E[13].OUT_FAN_TMIN[5]</td><td>PPC405.C405PLBDCUBE1</td></tr>

<tr><td>CELL_E[13].OUT_FAN_TMIN[6]</td><td>PPC405.C405PLBDCUBE2</td></tr>

<tr><td>CELL_E[13].OUT_FAN_TMIN[7]</td><td>PPC405.C405PLBDCUBE3</td></tr>

<tr><td>CELL_E[13].OUT_SEC_TMIN[8]</td><td>PPC405.TSTISOCMRDATAO44</td></tr>

<tr><td>CELL_E[13].OUT_SEC_TMIN[9]</td><td>PPC405.TSTISOCMRDATAO43</td></tr>

<tr><td>CELL_E[13].OUT_SEC_TMIN[10]</td><td>PPC405.TSTISOCMRDATAO42</td></tr>

<tr><td>CELL_E[13].OUT_SEC_TMIN[11]</td><td>PPC405.TSTISOCMRDATAO41</td></tr>

<tr><td>CELL_E[13].OUT_SEC_TMIN[12]</td><td>PPC405.C405DBGWBIAR23</td></tr>

<tr><td>CELL_E[13].OUT_SEC_TMIN[13]</td><td>PPC405.C405DBGWBIAR9</td></tr>

<tr><td>CELL_E[13].OUT_SEC_TMIN[14]</td><td>PPC405.C405DBGWBIAR2</td></tr>

<tr><td>CELL_E[13].OUT_SEC_TMIN[15]</td><td>PPC405.C405DBGWBIAR1</td></tr>

<tr><td>CELL_E[14].IMUX_TI[0]</td><td>PPC405.MCPPCRST</td></tr>

<tr><td>CELL_E[14].IMUX_TI[1]</td><td>PPC405.TIEC405PVR3</td></tr>

<tr><td>CELL_E[14].IMUX_TS[0]</td><td>PPC405.TIEC405PVR4</td></tr>

<tr><td>CELL_E[14].IMUX_TS[1]</td><td>PPC405.TIEC405PVR5</td></tr>

<tr><td>CELL_E[14].IMUX_G0_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS4</td></tr>

<tr><td>CELL_E[14].IMUX_G0_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS4</td></tr>

<tr><td>CELL_E[14].IMUX_G0_DATA[2]</td><td>PPC405.TSTCPUCLKENI</td></tr>

<tr><td>CELL_E[14].IMUX_G1_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS5</td></tr>

<tr><td>CELL_E[14].IMUX_G1_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS5</td></tr>

<tr><td>CELL_E[14].IMUX_G1_DATA[2]</td><td>PPC405.TSTISOCMRDATAI9</td></tr>

<tr><td>CELL_E[14].IMUX_G2_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS6</td></tr>

<tr><td>CELL_E[14].IMUX_G2_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS6</td></tr>

<tr><td>CELL_E[14].IMUX_G3_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS7</td></tr>

<tr><td>CELL_E[14].IMUX_G3_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS7</td></tr>

<tr><td>CELL_E[14].OUT_FAN_TMIN[0]</td><td>PPC405.C405PLBDCUWRDBUS4</td></tr>

<tr><td>CELL_E[14].OUT_FAN_TMIN[1]</td><td>PPC405.C405PLBDCUWRDBUS5</td></tr>

<tr><td>CELL_E[14].OUT_FAN_TMIN[2]</td><td>PPC405.C405PLBDCUWRDBUS6</td></tr>

<tr><td>CELL_E[14].OUT_FAN_TMIN[3]</td><td>PPC405.C405PLBDCUWRDBUS7</td></tr>

<tr><td>CELL_E[14].OUT_FAN_TMIN[4]</td><td>PPC405.C405RSTSYSRESETREQ</td></tr>

<tr><td>CELL_E[14].OUT_FAN_TMIN[5]</td><td>PPC405.C405CPMCORESLEEPREQ</td></tr>

<tr><td>CELL_E[14].OUT_FAN_TMIN[6]</td><td>PPC405.C405XXXMACHINECHECK</td></tr>

<tr><td>CELL_E[14].OUT_FAN_TMIN[7]</td><td>PPC405.C405DBGLOADDATAONAPUDBUS</td></tr>

<tr><td>CELL_E[14].OUT_SEC_TMIN[8]</td><td>PPC405.TSTISOCMRDATAO48</td></tr>

<tr><td>CELL_E[14].OUT_SEC_TMIN[9]</td><td>PPC405.TSTISOCMRDATAO47</td></tr>

<tr><td>CELL_E[14].OUT_SEC_TMIN[10]</td><td>PPC405.TSTISOCMRDATAO46</td></tr>

<tr><td>CELL_E[14].OUT_SEC_TMIN[11]</td><td>PPC405.TSTISOCMRDATAO45</td></tr>

<tr><td>CELL_E[14].OUT_SEC_TMIN[12]</td><td>PPC405.C405DBGWBIAR24</td></tr>

<tr><td>CELL_E[14].OUT_SEC_TMIN[13]</td><td>PPC405.C405DBGWBIAR10</td></tr>

<tr><td>CELL_E[14].OUT_SEC_TMIN[14]</td><td>PPC405.C405DBGWBIAR4</td></tr>

<tr><td>CELL_E[14].OUT_SEC_TMIN[15]</td><td>PPC405.C405DBGWBIAR3</td></tr>

<tr><td>CELL_E[15].IMUX_TI[0]</td><td>PPC405.TIEC405PVR0</td></tr>

<tr><td>CELL_E[15].IMUX_TI[1]</td><td>PPC405.TIEC405PVR1</td></tr>

<tr><td>CELL_E[15].IMUX_TS[0]</td><td>PPC405.TIEC405PVR2</td></tr>

<tr><td>CELL_E[15].IMUX_G0_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS0</td></tr>

<tr><td>CELL_E[15].IMUX_G0_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS0</td></tr>

<tr><td>CELL_E[15].IMUX_G0_DATA[2]</td><td>PPC405.EICC405EXTINPUTIRQ</td></tr>

<tr><td>CELL_E[15].IMUX_G1_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS1</td></tr>

<tr><td>CELL_E[15].IMUX_G1_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS1</td></tr>

<tr><td>CELL_E[15].IMUX_G1_DATA[2]</td><td>PPC405.TSTISOCMRDATAI10</td></tr>

<tr><td>CELL_E[15].IMUX_G2_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS2</td></tr>

<tr><td>CELL_E[15].IMUX_G2_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS2</td></tr>

<tr><td>CELL_E[15].IMUX_G3_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS3</td></tr>

<tr><td>CELL_E[15].IMUX_G3_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS3</td></tr>

<tr><td>CELL_E[15].OUT_FAN_TMIN[0]</td><td>PPC405.C405PLBDCUWRDBUS0</td></tr>

<tr><td>CELL_E[15].OUT_FAN_TMIN[1]</td><td>PPC405.C405PLBDCUWRDBUS1</td></tr>

<tr><td>CELL_E[15].OUT_FAN_TMIN[2]</td><td>PPC405.C405PLBDCUWRDBUS2</td></tr>

<tr><td>CELL_E[15].OUT_FAN_TMIN[3]</td><td>PPC405.C405PLBDCUWRDBUS3</td></tr>

<tr><td>CELL_E[15].OUT_FAN_TMIN[4]</td><td>PPC405.C405CPMMSRCE</td></tr>

<tr><td>CELL_E[15].OUT_FAN_TMIN[5]</td><td>PPC405.C405CPMMSREE</td></tr>

<tr><td>CELL_E[15].OUT_FAN_TMIN[6]</td><td>PPC405.C405DBGMSRWE</td></tr>

<tr><td>CELL_E[15].OUT_FAN_TMIN[7]</td><td>PPC405.C405DBGSTOPACK</td></tr>

<tr><td>CELL_E[15].OUT_SEC_TMIN[8]</td><td>PPC405.TSTISOCMRDATAO52</td></tr>

<tr><td>CELL_E[15].OUT_SEC_TMIN[9]</td><td>PPC405.TSTISOCMRDATAO51</td></tr>

<tr><td>CELL_E[15].OUT_SEC_TMIN[10]</td><td>PPC405.TSTISOCMRDATAO50</td></tr>

<tr><td>CELL_E[15].OUT_SEC_TMIN[11]</td><td>PPC405.TSTISOCMRDATAO49</td></tr>

<tr><td>CELL_E[15].OUT_SEC_TMIN[12]</td><td>PPC405.C405DBGWBIAR25</td></tr>

<tr><td>CELL_E[15].OUT_SEC_TMIN[13]</td><td>PPC405.C405DBGWBIAR20</td></tr>

<tr><td>CELL_E[15].OUT_SEC_TMIN[14]</td><td>PPC405.C405DBGWBIAR6</td></tr>

<tr><td>CELL_E[15].OUT_SEC_TMIN[15]</td><td>PPC405.C405DBGWBIAR5</td></tr>

<tr><td>CELL_S[0].IMUX_G0_DATA[0]</td><td>PPC405.BRAMISOCMRDDBUS0</td></tr>

<tr><td>CELL_S[0].IMUX_G0_DATA[1]</td><td>PPC405.BRAMISOCMRDDBUS4</td></tr>

<tr><td>CELL_S[0].IMUX_G0_DATA[2]</td><td>PPC405.BRAMISOCMRDDBUS8</td></tr>

<tr><td>CELL_S[0].IMUX_G0_DATA[3]</td><td>PPC405.BRAMISOCMRDDBUS12</td></tr>

<tr><td>CELL_S[0].IMUX_G0_DATA[4]</td><td>PPC405.TSTISOCMRDATAI17</td></tr>

<tr><td>CELL_S[0].IMUX_G0_DATA[5]</td><td>PPC405.TSTISOCMRDATAI49</td></tr>

<tr><td>CELL_S[0].IMUX_G0_DATA[6]</td><td>PPC405.LSSDC405SCANIN8</td></tr>

<tr><td>CELL_S[0].IMUX_G1_DATA[0]</td><td>PPC405.BRAMISOCMRDDBUS1</td></tr>

<tr><td>CELL_S[0].IMUX_G1_DATA[1]</td><td>PPC405.BRAMISOCMRDDBUS5</td></tr>

<tr><td>CELL_S[0].IMUX_G1_DATA[2]</td><td>PPC405.BRAMISOCMRDDBUS9</td></tr>

<tr><td>CELL_S[0].IMUX_G1_DATA[3]</td><td>PPC405.BRAMISOCMRDDBUS13</td></tr>

<tr><td>CELL_S[0].IMUX_G1_DATA[4]</td><td>PPC405.TSTISOCMRDATAI18</td></tr>

<tr><td>CELL_S[0].IMUX_G1_DATA[5]</td><td>PPC405.TSTISOCMRDATAI50</td></tr>

<tr><td>CELL_S[0].IMUX_G1_DATA[6]</td><td>PPC405.LSSDC405SCANIN9</td></tr>

<tr><td>CELL_S[0].IMUX_G2_DATA[0]</td><td>PPC405.BRAMISOCMRDDBUS2</td></tr>

<tr><td>CELL_S[0].IMUX_G2_DATA[1]</td><td>PPC405.BRAMISOCMRDDBUS6</td></tr>

<tr><td>CELL_S[0].IMUX_G2_DATA[2]</td><td>PPC405.BRAMISOCMRDDBUS10</td></tr>

<tr><td>CELL_S[0].IMUX_G2_DATA[3]</td><td>PPC405.BRAMISOCMRDDBUS14</td></tr>

<tr><td>CELL_S[0].IMUX_G2_DATA[4]</td><td>PPC405.TSTISOCMRDATAI19</td></tr>

<tr><td>CELL_S[0].IMUX_G2_DATA[5]</td><td>PPC405.LSSDC405ARRAYCCLKNEG</td></tr>

<tr><td>CELL_S[0].IMUX_G3_DATA[0]</td><td>PPC405.BRAMISOCMRDDBUS3</td></tr>

<tr><td>CELL_S[0].IMUX_G3_DATA[1]</td><td>PPC405.BRAMISOCMRDDBUS7</td></tr>

<tr><td>CELL_S[0].IMUX_G3_DATA[2]</td><td>PPC405.BRAMISOCMRDDBUS11</td></tr>

<tr><td>CELL_S[0].IMUX_G3_DATA[3]</td><td>PPC405.BRAMISOCMRDDBUS15</td></tr>

<tr><td>CELL_S[0].IMUX_G3_DATA[4]</td><td>PPC405.TSTISOCMRDATAI20</td></tr>

<tr><td>CELL_S[0].IMUX_G3_DATA[5]</td><td>PPC405.LSSDC405BCLK</td></tr>

<tr><td>CELL_S[0].IMUX_BRAM_ADDRA[0]</td><td>PPC405.ISOCMBRAMWRABUS15</td></tr>

<tr><td>CELL_S[0].IMUX_BRAM_ADDRA[1]</td><td>PPC405.ISOCMBRAMWRABUS16</td></tr>

<tr><td>CELL_S[0].IMUX_BRAM_ADDRA[2]</td><td>PPC405.ISOCMBRAMWRABUS17</td></tr>

<tr><td>CELL_S[0].IMUX_BRAM_ADDRA[3]</td><td>PPC405.ISOCMBRAMWRABUS18</td></tr>

<tr><td>CELL_S[0].IMUX_BRAM_ADDRA_S1[0]</td><td>PPC405.ISOCMBRAMWRABUS19</td></tr>

<tr><td>CELL_S[0].IMUX_BRAM_ADDRA_S1[1]</td><td>PPC405.ISOCMBRAMWRABUS20</td></tr>

<tr><td>CELL_S[0].IMUX_BRAM_ADDRA_S1[2]</td><td>PPC405.ISOCMBRAMWRABUS21</td></tr>

<tr><td>CELL_S[0].IMUX_BRAM_ADDRA_S1[3]</td><td>PPC405.ISOCMBRAMWRABUS22</td></tr>

<tr><td>CELL_S[0].IMUX_BRAM_ADDRA_S2[0]</td><td>PPC405.ISOCMBRAMWRABUS23</td></tr>

<tr><td>CELL_S[0].IMUX_BRAM_ADDRA_S2[1]</td><td>PPC405.ISOCMBRAMWRABUS24</td></tr>

<tr><td>CELL_S[0].IMUX_BRAM_ADDRA_S2[2]</td><td>PPC405.ISOCMBRAMWRABUS25</td></tr>

<tr><td>CELL_S[0].IMUX_BRAM_ADDRA_S2[3]</td><td>PPC405.ISOCMBRAMWRABUS26</td></tr>

<tr><td>CELL_S[0].IMUX_BRAM_ADDRA_S3[0]</td><td>PPC405.ISOCMBRAMWRABUS27</td></tr>

<tr><td>CELL_S[0].IMUX_BRAM_ADDRA_S3[1]</td><td>PPC405.ISOCMBRAMWRABUS28</td></tr>

<tr><td>CELL_S[0].IMUX_BRAM_ADDRB[0]</td><td>PPC405.ISOCMBRAMRDABUS15</td></tr>

<tr><td>CELL_S[0].IMUX_BRAM_ADDRB[1]</td><td>PPC405.ISOCMBRAMRDABUS16</td></tr>

<tr><td>CELL_S[0].IMUX_BRAM_ADDRB[2]</td><td>PPC405.ISOCMBRAMRDABUS17</td></tr>

<tr><td>CELL_S[0].IMUX_BRAM_ADDRB[3]</td><td>PPC405.ISOCMBRAMRDABUS18</td></tr>

<tr><td>CELL_S[0].IMUX_BRAM_ADDRB_S1[0]</td><td>PPC405.ISOCMBRAMRDABUS19</td></tr>

<tr><td>CELL_S[0].IMUX_BRAM_ADDRB_S1[1]</td><td>PPC405.ISOCMBRAMRDABUS20</td></tr>

<tr><td>CELL_S[0].IMUX_BRAM_ADDRB_S1[2]</td><td>PPC405.ISOCMBRAMRDABUS21</td></tr>

<tr><td>CELL_S[0].IMUX_BRAM_ADDRB_S1[3]</td><td>PPC405.ISOCMBRAMRDABUS22</td></tr>

<tr><td>CELL_S[0].IMUX_BRAM_ADDRB_S2[0]</td><td>PPC405.ISOCMBRAMRDABUS23</td></tr>

<tr><td>CELL_S[0].IMUX_BRAM_ADDRB_S2[1]</td><td>PPC405.ISOCMBRAMRDABUS24</td></tr>

<tr><td>CELL_S[0].IMUX_BRAM_ADDRB_S2[2]</td><td>PPC405.ISOCMBRAMRDABUS25</td></tr>

<tr><td>CELL_S[0].IMUX_BRAM_ADDRB_S2[3]</td><td>PPC405.ISOCMBRAMRDABUS26</td></tr>

<tr><td>CELL_S[0].IMUX_BRAM_ADDRB_S3[0]</td><td>PPC405.ISOCMBRAMRDABUS27</td></tr>

<tr><td>CELL_S[0].IMUX_BRAM_ADDRB_S3[1]</td><td>PPC405.ISOCMBRAMRDABUS28</td></tr>

<tr><td>CELL_S[0].OUT_FAN_TMIN[0]</td><td>PPC405.ISOCMBRAMWRABUS8</td></tr>

<tr><td>CELL_S[0].OUT_FAN_TMIN[1]</td><td>PPC405.ISOCMBRAMWRABUS9</td></tr>

<tr><td>CELL_S[0].OUT_FAN_TMIN[2]</td><td>PPC405.ISOCMBRAMWRABUS10</td></tr>

<tr><td>CELL_S[0].OUT_FAN_TMIN[3]</td><td>PPC405.ISOCMBRAMWRABUS11</td></tr>

<tr><td>CELL_S[0].OUT_FAN_TMIN[4]</td><td>PPC405.ISOCMBRAMWRABUS12</td></tr>

<tr><td>CELL_S[0].OUT_FAN_TMIN[5]</td><td>PPC405.ISOCMBRAMWRABUS13</td></tr>

<tr><td>CELL_S[0].OUT_FAN_TMIN[6]</td><td>PPC405.ISOCMBRAMWRABUS14</td></tr>

<tr><td>CELL_S[0].OUT_FAN_TMIN[7]</td><td>PPC405.ISOCMBRAMWRABUS15</td></tr>

<tr><td>CELL_S[0].OUT_SEC_TMIN[8]</td><td>PPC405.TSTISOCMABUSO0</td></tr>

<tr><td>CELL_S[0].OUT_SEC_TMIN[9]</td><td>PPC405.TSTISOCMICUREADYO</td></tr>

<tr><td>CELL_S[0].OUT_SEC_TMIN[10]</td><td>PPC405.TSTISOCMREQPENDO</td></tr>

<tr><td>CELL_S[0].OUT_SEC_TMIN[11]</td><td>PPC405.TSTISOCMXLATEVALIDO</td></tr>

<tr><td>CELL_S[0].OUT_SEC_TMIN[12]</td><td>PPC405.ISOCMBRAMWRABUS19</td></tr>

<tr><td>CELL_S[0].OUT_SEC_TMIN[13]</td><td>PPC405.ISOCMBRAMWRABUS18</td></tr>

<tr><td>CELL_S[0].OUT_SEC_TMIN[14]</td><td>PPC405.ISOCMBRAMWRABUS17</td></tr>

<tr><td>CELL_S[0].OUT_SEC_TMIN[15]</td><td>PPC405.ISOCMBRAMWRABUS16</td></tr>

<tr><td>CELL_S[0].OUT_TEST[0]</td><td>PPC405.TSTISOCMABUSO29</td></tr>

<tr><td>CELL_S[0].OUT_TEST[2]</td><td>PPC405.TSTISOCMABORTO</td></tr>

<tr><td>CELL_S[0].OUT_TEST[4]</td><td>PPC405.C405ISOCMU0ATTR</td></tr>

<tr><td>CELL_S[0].OUT_TEST[6]</td><td>PPC405.C405DSOCMCACHEABLE</td></tr>

<tr><td>CELL_S[1].IMUX_G0_DATA[0]</td><td>PPC405.BRAMISOCMRDDBUS16</td></tr>

<tr><td>CELL_S[1].IMUX_G0_DATA[1]</td><td>PPC405.BRAMISOCMRDDBUS20</td></tr>

<tr><td>CELL_S[1].IMUX_G0_DATA[2]</td><td>PPC405.BRAMISOCMRDDBUS24</td></tr>

<tr><td>CELL_S[1].IMUX_G0_DATA[3]</td><td>PPC405.BRAMISOCMRDDBUS28</td></tr>

<tr><td>CELL_S[1].IMUX_G0_DATA[4]</td><td>PPC405.TSTISOCMRDATAI21</td></tr>

<tr><td>CELL_S[1].IMUX_G0_DATA[5]</td><td>PPC405.TSTISOCMRDATAI51</td></tr>

<tr><td>CELL_S[1].IMUX_G1_DATA[0]</td><td>PPC405.BRAMISOCMRDDBUS17</td></tr>

<tr><td>CELL_S[1].IMUX_G1_DATA[1]</td><td>PPC405.BRAMISOCMRDDBUS21</td></tr>

<tr><td>CELL_S[1].IMUX_G1_DATA[2]</td><td>PPC405.BRAMISOCMRDDBUS25</td></tr>

<tr><td>CELL_S[1].IMUX_G1_DATA[3]</td><td>PPC405.BRAMISOCMRDDBUS29</td></tr>

<tr><td>CELL_S[1].IMUX_G1_DATA[4]</td><td>PPC405.TSTISOCMRDATAI22</td></tr>

<tr><td>CELL_S[1].IMUX_G1_DATA[5]</td><td>PPC405.TSTISOCMRDATAI52</td></tr>

<tr><td>CELL_S[1].IMUX_G2_DATA[0]</td><td>PPC405.BRAMISOCMRDDBUS18</td></tr>

<tr><td>CELL_S[1].IMUX_G2_DATA[1]</td><td>PPC405.BRAMISOCMRDDBUS22</td></tr>

<tr><td>CELL_S[1].IMUX_G2_DATA[2]</td><td>PPC405.BRAMISOCMRDDBUS26</td></tr>

<tr><td>CELL_S[1].IMUX_G2_DATA[3]</td><td>PPC405.BRAMISOCMRDDBUS30</td></tr>

<tr><td>CELL_S[1].IMUX_G2_DATA[4]</td><td>PPC405.TSTISOCMRDATAI23</td></tr>

<tr><td>CELL_S[1].IMUX_G2_DATA[5]</td><td>PPC405.LSSDC405BISTCCLK</td></tr>

<tr><td>CELL_S[1].IMUX_G3_DATA[0]</td><td>PPC405.BRAMISOCMRDDBUS19</td></tr>

<tr><td>CELL_S[1].IMUX_G3_DATA[1]</td><td>PPC405.BRAMISOCMRDDBUS23</td></tr>

<tr><td>CELL_S[1].IMUX_G3_DATA[2]</td><td>PPC405.BRAMISOCMRDDBUS27</td></tr>

<tr><td>CELL_S[1].IMUX_G3_DATA[3]</td><td>PPC405.BRAMISOCMRDDBUS31</td></tr>

<tr><td>CELL_S[1].IMUX_G3_DATA[4]</td><td>PPC405.TSTISOCMRDATAI24</td></tr>

<tr><td>CELL_S[1].IMUX_G3_DATA[5]</td><td>PPC405.LSSDC405CNTLPOINT</td></tr>

<tr><td>CELL_S[1].OUT_FAN_TMIN[0]</td><td>PPC405.ISOCMBRAMWRABUS20</td></tr>

<tr><td>CELL_S[1].OUT_FAN_TMIN[1]</td><td>PPC405.ISOCMBRAMWRABUS21</td></tr>

<tr><td>CELL_S[1].OUT_FAN_TMIN[2]</td><td>PPC405.ISOCMBRAMWRABUS22</td></tr>

<tr><td>CELL_S[1].OUT_FAN_TMIN[3]</td><td>PPC405.ISOCMBRAMWRABUS23</td></tr>

<tr><td>CELL_S[1].OUT_FAN_TMIN[4]</td><td>PPC405.ISOCMBRAMWRABUS24</td></tr>

<tr><td>CELL_S[1].OUT_FAN_TMIN[5]</td><td>PPC405.ISOCMBRAMWRABUS25</td></tr>

<tr><td>CELL_S[1].OUT_FAN_TMIN[6]</td><td>PPC405.ISOCMBRAMWRABUS26</td></tr>

<tr><td>CELL_S[1].OUT_FAN_TMIN[7]</td><td>PPC405.ISOCMBRAMWRABUS27</td></tr>

<tr><td>CELL_S[1].OUT_SEC_TMIN[8]</td><td>PPC405.C405LSSDDIAGOUT</td></tr>

<tr><td>CELL_S[1].OUT_SEC_TMIN[9]</td><td>PPC405.C405LSSDDIAGABISTDONE</td></tr>

<tr><td>CELL_S[1].OUT_SEC_TMIN[10]</td><td>PPC405.TSTISOCMABUSO4</td></tr>

<tr><td>CELL_S[1].OUT_SEC_TMIN[11]</td><td>PPC405.TSTISOCMABUSO3</td></tr>

<tr><td>CELL_S[1].OUT_SEC_TMIN[12]</td><td>PPC405.TSTISOCMABUSO2</td></tr>

<tr><td>CELL_S[1].OUT_SEC_TMIN[13]</td><td>PPC405.TSTISOCMABUSO1</td></tr>

<tr><td>CELL_S[1].OUT_SEC_TMIN[14]</td><td>PPC405.ISOCMRDADDRVALID</td></tr>

<tr><td>CELL_S[1].OUT_SEC_TMIN[15]</td><td>PPC405.ISOCMBRAMWRABUS28</td></tr>

<tr><td>CELL_S[1].OUT_TEST[0]</td><td>PPC405.C405DSOCMGUARDED</td></tr>

<tr><td>CELL_S[1].OUT_TEST[2]</td><td>PPC405.C405DSOCMSTRINGMULTIPLE</td></tr>

<tr><td>CELL_S[2].IMUX_SR[0]</td><td>PPC405.ISCNTLVALUE0</td></tr>

<tr><td>CELL_S[2].IMUX_SR[1]</td><td>PPC405.ISCNTLVALUE1</td></tr>

<tr><td>CELL_S[2].IMUX_TI[0]</td><td>PPC405.TIEISOCMDCRADDR0</td></tr>

<tr><td>CELL_S[2].IMUX_TI[1]</td><td>PPC405.TIEISOCMDCRADDR1</td></tr>

<tr><td>CELL_S[2].IMUX_TS[0]</td><td>PPC405.TIEISOCMDCRADDR2</td></tr>

<tr><td>CELL_S[2].IMUX_TS[1]</td><td>PPC405.TIEISOCMDCRADDR3</td></tr>

<tr><td>CELL_S[2].IMUX_G0_DATA[0]</td><td>PPC405.ISCNTLVALUE6</td></tr>

<tr><td>CELL_S[2].IMUX_G0_DATA[1]</td><td>PPC405.TSTISOCMRDATAI27</td></tr>

<tr><td>CELL_S[2].IMUX_G0_DATA[2]</td><td>PPC405.LSSDC405SCANGATE</td></tr>

<tr><td>CELL_S[2].IMUX_G1_DATA[0]</td><td>PPC405.ISCNTLVALUE7</td></tr>

<tr><td>CELL_S[2].IMUX_G1_DATA[1]</td><td>PPC405.TSTISOCMRDATAI28</td></tr>

<tr><td>CELL_S[2].IMUX_G1_DATA[2]</td><td>PPC405.LSSDC405TESTEVS</td></tr>

<tr><td>CELL_S[2].IMUX_G2_DATA[0]</td><td>PPC405.TSTISOCMRDATAI25</td></tr>

<tr><td>CELL_S[2].IMUX_G2_DATA[1]</td><td>PPC405.TSTISOCMRDATAI53</td></tr>

<tr><td>CELL_S[2].IMUX_G3_DATA[0]</td><td>PPC405.TSTISOCMRDATAI26</td></tr>

<tr><td>CELL_S[2].IMUX_G3_DATA[1]</td><td>PPC405.TSTISOCMRDATAI54</td></tr>

<tr><td>CELL_S[2].OUT_FAN_TMIN[0]</td><td>PPC405.ISOCMBRAMWRDBUS0</td></tr>

<tr><td>CELL_S[2].OUT_FAN_TMIN[1]</td><td>PPC405.ISOCMBRAMWRDBUS1</td></tr>

<tr><td>CELL_S[2].OUT_FAN_TMIN[2]</td><td>PPC405.ISOCMBRAMWRDBUS2</td></tr>

<tr><td>CELL_S[2].OUT_FAN_TMIN[3]</td><td>PPC405.ISOCMBRAMWRDBUS3</td></tr>

<tr><td>CELL_S[2].OUT_FAN_TMIN[4]</td><td>PPC405.ISOCMBRAMWRDBUS4</td></tr>

<tr><td>CELL_S[2].OUT_FAN_TMIN[5]</td><td>PPC405.ISOCMBRAMWRDBUS5</td></tr>

<tr><td>CELL_S[2].OUT_FAN_TMIN[6]</td><td>PPC405.ISOCMBRAMWRDBUS6</td></tr>

<tr><td>CELL_S[2].OUT_FAN_TMIN[7]</td><td>PPC405.ISOCMBRAMWRDBUS7</td></tr>

<tr><td>CELL_S[2].OUT_SEC_TMIN[8]</td><td>PPC405.C405LSSDSCANOUT0</td></tr>

<tr><td>CELL_S[2].OUT_SEC_TMIN[9]</td><td>PPC405.TSTISOCMABUSO8</td></tr>

<tr><td>CELL_S[2].OUT_SEC_TMIN[10]</td><td>PPC405.TSTISOCMABUSO7</td></tr>

<tr><td>CELL_S[2].OUT_SEC_TMIN[11]</td><td>PPC405.TSTISOCMABUSO6</td></tr>

<tr><td>CELL_S[2].OUT_SEC_TMIN[12]</td><td>PPC405.TSTISOCMABUSO5</td></tr>

<tr><td>CELL_S[2].OUT_SEC_TMIN[13]</td><td>PPC405.ISOCMBRAMEN</td></tr>

<tr><td>CELL_S[2].OUT_SEC_TMIN[14]</td><td>PPC405.ISOCMBRAMEVENWRITEEN</td></tr>

<tr><td>CELL_S[2].OUT_SEC_TMIN[15]</td><td>PPC405.ISOCMBRAMODDWRITEEN</td></tr>

<tr><td>CELL_S[2].OUT_TEST[0]</td><td>PPC405.C405LSSDSCANOUT1</td></tr>

<tr><td>CELL_S[2].OUT_TEST[2]</td><td>PPC405.C405DSOCMU0ATTR</td></tr>

<tr><td>CELL_S[3].IMUX_SR[0]</td><td>PPC405.ISCNTLVALUE2</td></tr>

<tr><td>CELL_S[3].IMUX_SR[1]</td><td>PPC405.ISCNTLVALUE3</td></tr>

<tr><td>CELL_S[3].IMUX_TI[0]</td><td>PPC405.TIEISOCMDCRADDR4</td></tr>

<tr><td>CELL_S[3].IMUX_TI[1]</td><td>PPC405.TIEISOCMDCRADDR5</td></tr>

<tr><td>CELL_S[3].IMUX_TS[0]</td><td>PPC405.TIEISOCMDCRADDR6</td></tr>

<tr><td>CELL_S[3].IMUX_TS[1]</td><td>PPC405.TIEISOCMDCRADDR7</td></tr>

<tr><td>CELL_S[3].IMUX_G0_DATA[0]</td><td>PPC405.TSTISOCMRDATAI29</td></tr>

<tr><td>CELL_S[3].IMUX_G0_DATA[1]</td><td>PPC405.TSTISOCMRDATAI55</td></tr>

<tr><td>CELL_S[3].IMUX_G1_DATA[0]</td><td>PPC405.TSTISOCMRDATAI30</td></tr>

<tr><td>CELL_S[3].IMUX_G1_DATA[1]</td><td>PPC405.TSTISOCMRDATAI56</td></tr>

<tr><td>CELL_S[3].IMUX_G2_DATA[0]</td><td>PPC405.TSTISOCMRDATAI31</td></tr>

<tr><td>CELL_S[3].IMUX_G2_DATA[1]</td><td>PPC405.LSSDC405TESTM1</td></tr>

<tr><td>CELL_S[3].IMUX_G3_DATA[0]</td><td>PPC405.TSTISOCMRDATAI32</td></tr>

<tr><td>CELL_S[3].IMUX_G3_DATA[1]</td><td>PPC405.LSSDC405TESTM3</td></tr>

<tr><td>CELL_S[3].OUT_FAN_TMIN[0]</td><td>PPC405.ISOCMBRAMWRDBUS8</td></tr>

<tr><td>CELL_S[3].OUT_FAN_TMIN[1]</td><td>PPC405.ISOCMBRAMWRDBUS9</td></tr>

<tr><td>CELL_S[3].OUT_FAN_TMIN[2]</td><td>PPC405.ISOCMBRAMWRDBUS10</td></tr>

<tr><td>CELL_S[3].OUT_FAN_TMIN[3]</td><td>PPC405.ISOCMBRAMWRDBUS11</td></tr>

<tr><td>CELL_S[3].OUT_FAN_TMIN[4]</td><td>PPC405.ISOCMBRAMWRDBUS12</td></tr>

<tr><td>CELL_S[3].OUT_FAN_TMIN[5]</td><td>PPC405.ISOCMBRAMWRDBUS13</td></tr>

<tr><td>CELL_S[3].OUT_FAN_TMIN[6]</td><td>PPC405.ISOCMBRAMWRDBUS14</td></tr>

<tr><td>CELL_S[3].OUT_FAN_TMIN[7]</td><td>PPC405.ISOCMBRAMWRDBUS15</td></tr>

<tr><td>CELL_S[3].OUT_SEC_TMIN[10]</td><td>PPC405.C405LSSDSCANOUT3</td></tr>

<tr><td>CELL_S[3].OUT_SEC_TMIN[11]</td><td>PPC405.C405LSSDSCANOUT2</td></tr>

<tr><td>CELL_S[3].OUT_SEC_TMIN[12]</td><td>PPC405.TSTISOCMABUSO12</td></tr>

<tr><td>CELL_S[3].OUT_SEC_TMIN[13]</td><td>PPC405.TSTISOCMABUSO11</td></tr>

<tr><td>CELL_S[3].OUT_SEC_TMIN[14]</td><td>PPC405.TSTISOCMABUSO10</td></tr>

<tr><td>CELL_S[3].OUT_SEC_TMIN[15]</td><td>PPC405.TSTISOCMABUSO9</td></tr>

<tr><td>CELL_S[4].IMUX_CLK[0]</td><td>PPC405.BRAMISOCMCLK</td></tr>

<tr><td>CELL_S[4].IMUX_TI[0]</td><td>PPC405.ISARCVALUE0</td></tr>

<tr><td>CELL_S[4].IMUX_TI[1]</td><td>PPC405.ISARCVALUE1</td></tr>

<tr><td>CELL_S[4].IMUX_TS[0]</td><td>PPC405.ISARCVALUE2</td></tr>

<tr><td>CELL_S[4].IMUX_TS[1]</td><td>PPC405.ISARCVALUE3</td></tr>

<tr><td>CELL_S[4].IMUX_G0_DATA[0]</td><td>PPC405.BRAMISOCMRDDACK</td></tr>

<tr><td>CELL_S[4].IMUX_G0_DATA[1]</td><td>PPC405.TSTISOCMRDATAI36</td></tr>

<tr><td>CELL_S[4].IMUX_G0_DATA[2]</td><td>PPC405.LSSDC405SCANIN1</td></tr>

<tr><td>CELL_S[4].IMUX_G1_DATA[0]</td><td>PPC405.TSTISOCMRDATAI33</td></tr>

<tr><td>CELL_S[4].IMUX_G1_DATA[1]</td><td>PPC405.TSTISOCMRDATAI57</td></tr>

<tr><td>CELL_S[4].IMUX_G2_DATA[0]</td><td>PPC405.TSTISOCMRDATAI34</td></tr>

<tr><td>CELL_S[4].IMUX_G2_DATA[1]</td><td>PPC405.TSTISOCMRDATAI58</td></tr>

<tr><td>CELL_S[4].IMUX_G3_DATA[0]</td><td>PPC405.TSTISOCMRDATAI35</td></tr>

<tr><td>CELL_S[4].IMUX_G3_DATA[1]</td><td>PPC405.LSSDC405SCANIN0</td></tr>

<tr><td>CELL_S[4].OUT_FAN_TMIN[0]</td><td>PPC405.ISOCMBRAMWRDBUS16</td></tr>

<tr><td>CELL_S[4].OUT_FAN_TMIN[1]</td><td>PPC405.ISOCMBRAMWRDBUS17</td></tr>

<tr><td>CELL_S[4].OUT_FAN_TMIN[2]</td><td>PPC405.ISOCMBRAMWRDBUS18</td></tr>

<tr><td>CELL_S[4].OUT_FAN_TMIN[3]</td><td>PPC405.ISOCMBRAMWRDBUS19</td></tr>

<tr><td>CELL_S[4].OUT_FAN_TMIN[4]</td><td>PPC405.ISOCMBRAMWRDBUS20</td></tr>

<tr><td>CELL_S[4].OUT_FAN_TMIN[5]</td><td>PPC405.ISOCMBRAMWRDBUS21</td></tr>

<tr><td>CELL_S[4].OUT_FAN_TMIN[6]</td><td>PPC405.ISOCMBRAMWRDBUS22</td></tr>

<tr><td>CELL_S[4].OUT_FAN_TMIN[7]</td><td>PPC405.ISOCMBRAMWRDBUS23</td></tr>

<tr><td>CELL_S[4].OUT_SEC_TMIN[10]</td><td>PPC405.C405LSSDSCANOUT5</td></tr>

<tr><td>CELL_S[4].OUT_SEC_TMIN[11]</td><td>PPC405.C405LSSDSCANOUT4</td></tr>

<tr><td>CELL_S[4].OUT_SEC_TMIN[12]</td><td>PPC405.TSTISOCMABUSO16</td></tr>

<tr><td>CELL_S[4].OUT_SEC_TMIN[13]</td><td>PPC405.TSTISOCMABUSO15</td></tr>

<tr><td>CELL_S[4].OUT_SEC_TMIN[14]</td><td>PPC405.TSTISOCMABUSO14</td></tr>

<tr><td>CELL_S[4].OUT_SEC_TMIN[15]</td><td>PPC405.TSTISOCMABUSO13</td></tr>

<tr><td>CELL_S[5].IMUX_TI[0]</td><td>PPC405.ISARCVALUE4</td></tr>

<tr><td>CELL_S[5].IMUX_TI[1]</td><td>PPC405.ISARCVALUE5</td></tr>

<tr><td>CELL_S[5].IMUX_TS[0]</td><td>PPC405.ISARCVALUE6</td></tr>

<tr><td>CELL_S[5].IMUX_TS[1]</td><td>PPC405.ISARCVALUE7</td></tr>

<tr><td>CELL_S[5].IMUX_G0_DATA[0]</td><td>PPC405.ISCNTLVALUE4</td></tr>

<tr><td>CELL_S[5].IMUX_G0_DATA[1]</td><td>PPC405.TSTISOCMRDATAI39</td></tr>

<tr><td>CELL_S[5].IMUX_G0_DATA[2]</td><td>PPC405.LSSDC405SCANIN2</td></tr>

<tr><td>CELL_S[5].IMUX_G1_DATA[0]</td><td>PPC405.ISCNTLVALUE5</td></tr>

<tr><td>CELL_S[5].IMUX_G1_DATA[1]</td><td>PPC405.TSTISOCMRDATAI40</td></tr>

<tr><td>CELL_S[5].IMUX_G1_DATA[2]</td><td>PPC405.LSSDC405SCANIN3</td></tr>

<tr><td>CELL_S[5].IMUX_G2_DATA[0]</td><td>PPC405.TSTISOCMRDATAI37</td></tr>

<tr><td>CELL_S[5].IMUX_G2_DATA[1]</td><td>PPC405.TSTISOCMRDATAI59</td></tr>

<tr><td>CELL_S[5].IMUX_G3_DATA[0]</td><td>PPC405.TSTISOCMRDATAI38</td></tr>

<tr><td>CELL_S[5].IMUX_G3_DATA[1]</td><td>PPC405.TSTISOCMRDATAI60</td></tr>

<tr><td>CELL_S[5].OUT_FAN_TMIN[0]</td><td>PPC405.ISOCMBRAMWRDBUS24</td></tr>

<tr><td>CELL_S[5].OUT_FAN_TMIN[1]</td><td>PPC405.ISOCMBRAMWRDBUS25</td></tr>

<tr><td>CELL_S[5].OUT_FAN_TMIN[2]</td><td>PPC405.ISOCMBRAMWRDBUS26</td></tr>

<tr><td>CELL_S[5].OUT_FAN_TMIN[3]</td><td>PPC405.ISOCMBRAMWRDBUS27</td></tr>

<tr><td>CELL_S[5].OUT_FAN_TMIN[4]</td><td>PPC405.ISOCMBRAMWRDBUS28</td></tr>

<tr><td>CELL_S[5].OUT_FAN_TMIN[5]</td><td>PPC405.ISOCMBRAMWRDBUS29</td></tr>

<tr><td>CELL_S[5].OUT_FAN_TMIN[6]</td><td>PPC405.ISOCMBRAMWRDBUS30</td></tr>

<tr><td>CELL_S[5].OUT_FAN_TMIN[7]</td><td>PPC405.ISOCMBRAMWRDBUS31</td></tr>

<tr><td>CELL_S[5].OUT_SEC_TMIN[10]</td><td>PPC405.C405LSSDSCANOUT7</td></tr>

<tr><td>CELL_S[5].OUT_SEC_TMIN[11]</td><td>PPC405.C405LSSDSCANOUT6</td></tr>

<tr><td>CELL_S[5].OUT_SEC_TMIN[12]</td><td>PPC405.TSTISOCMABUSO20</td></tr>

<tr><td>CELL_S[5].OUT_SEC_TMIN[13]</td><td>PPC405.TSTISOCMABUSO19</td></tr>

<tr><td>CELL_S[5].OUT_SEC_TMIN[14]</td><td>PPC405.TSTISOCMABUSO18</td></tr>

<tr><td>CELL_S[5].OUT_SEC_TMIN[15]</td><td>PPC405.TSTISOCMABUSO17</td></tr>

<tr><td>CELL_S[6].IMUX_G0_DATA[0]</td><td>PPC405.BRAMISOCMRDDBUS32</td></tr>

<tr><td>CELL_S[6].IMUX_G0_DATA[1]</td><td>PPC405.BRAMISOCMRDDBUS36</td></tr>

<tr><td>CELL_S[6].IMUX_G0_DATA[2]</td><td>PPC405.BRAMISOCMRDDBUS40</td></tr>

<tr><td>CELL_S[6].IMUX_G0_DATA[3]</td><td>PPC405.BRAMISOCMRDDBUS44</td></tr>

<tr><td>CELL_S[6].IMUX_G0_DATA[4]</td><td>PPC405.TSTISOCMRDATAI41</td></tr>

<tr><td>CELL_S[6].IMUX_G0_DATA[5]</td><td>PPC405.TSTISOCMRDATAI61</td></tr>

<tr><td>CELL_S[6].IMUX_G1_DATA[0]</td><td>PPC405.BRAMISOCMRDDBUS33</td></tr>

<tr><td>CELL_S[6].IMUX_G1_DATA[1]</td><td>PPC405.BRAMISOCMRDDBUS37</td></tr>

<tr><td>CELL_S[6].IMUX_G1_DATA[2]</td><td>PPC405.BRAMISOCMRDDBUS41</td></tr>

<tr><td>CELL_S[6].IMUX_G1_DATA[3]</td><td>PPC405.BRAMISOCMRDDBUS45</td></tr>

<tr><td>CELL_S[6].IMUX_G1_DATA[4]</td><td>PPC405.TSTISOCMRDATAI42</td></tr>

<tr><td>CELL_S[6].IMUX_G1_DATA[5]</td><td>PPC405.TSTISOCMRDATAI62</td></tr>

<tr><td>CELL_S[6].IMUX_G2_DATA[0]</td><td>PPC405.BRAMISOCMRDDBUS34</td></tr>

<tr><td>CELL_S[6].IMUX_G2_DATA[1]</td><td>PPC405.BRAMISOCMRDDBUS38</td></tr>

<tr><td>CELL_S[6].IMUX_G2_DATA[2]</td><td>PPC405.BRAMISOCMRDDBUS42</td></tr>

<tr><td>CELL_S[6].IMUX_G2_DATA[3]</td><td>PPC405.BRAMISOCMRDDBUS46</td></tr>

<tr><td>CELL_S[6].IMUX_G2_DATA[4]</td><td>PPC405.TSTISOCMRDATAI43</td></tr>

<tr><td>CELL_S[6].IMUX_G2_DATA[5]</td><td>PPC405.LSSDC405SCANIN4</td></tr>

<tr><td>CELL_S[6].IMUX_G3_DATA[0]</td><td>PPC405.BRAMISOCMRDDBUS35</td></tr>

<tr><td>CELL_S[6].IMUX_G3_DATA[1]</td><td>PPC405.BRAMISOCMRDDBUS39</td></tr>

<tr><td>CELL_S[6].IMUX_G3_DATA[2]</td><td>PPC405.BRAMISOCMRDDBUS43</td></tr>

<tr><td>CELL_S[6].IMUX_G3_DATA[3]</td><td>PPC405.BRAMISOCMRDDBUS47</td></tr>

<tr><td>CELL_S[6].IMUX_G3_DATA[4]</td><td>PPC405.TSTISOCMRDATAI44</td></tr>

<tr><td>CELL_S[6].IMUX_G3_DATA[5]</td><td>PPC405.LSSDC405SCANIN5</td></tr>

<tr><td>CELL_S[6].OUT_FAN_TMIN[0]</td><td>PPC405.ISOCMBRAMRDABUS8</td></tr>

<tr><td>CELL_S[6].OUT_FAN_TMIN[1]</td><td>PPC405.ISOCMBRAMRDABUS9</td></tr>

<tr><td>CELL_S[6].OUT_FAN_TMIN[2]</td><td>PPC405.ISOCMBRAMRDABUS10</td></tr>

<tr><td>CELL_S[6].OUT_FAN_TMIN[3]</td><td>PPC405.ISOCMBRAMRDABUS11</td></tr>

<tr><td>CELL_S[6].OUT_FAN_TMIN[4]</td><td>PPC405.ISOCMBRAMRDABUS12</td></tr>

<tr><td>CELL_S[6].OUT_FAN_TMIN[5]</td><td>PPC405.ISOCMBRAMRDABUS13</td></tr>

<tr><td>CELL_S[6].OUT_FAN_TMIN[6]</td><td>PPC405.ISOCMBRAMRDABUS14</td></tr>

<tr><td>CELL_S[6].OUT_FAN_TMIN[7]</td><td>PPC405.ISOCMBRAMRDABUS15</td></tr>

<tr><td>CELL_S[6].OUT_SEC_TMIN[8]</td><td>PPC405.TSTISOCMABUSO24</td></tr>

<tr><td>CELL_S[6].OUT_SEC_TMIN[9]</td><td>PPC405.TSTISOCMABUSO23</td></tr>

<tr><td>CELL_S[6].OUT_SEC_TMIN[10]</td><td>PPC405.TSTISOCMABUSO22</td></tr>

<tr><td>CELL_S[6].OUT_SEC_TMIN[11]</td><td>PPC405.TSTISOCMABUSO21</td></tr>

<tr><td>CELL_S[6].OUT_SEC_TMIN[12]</td><td>PPC405.ISOCMBRAMRDABUS19</td></tr>

<tr><td>CELL_S[6].OUT_SEC_TMIN[13]</td><td>PPC405.ISOCMBRAMRDABUS18</td></tr>

<tr><td>CELL_S[6].OUT_SEC_TMIN[14]</td><td>PPC405.ISOCMBRAMRDABUS17</td></tr>

<tr><td>CELL_S[6].OUT_SEC_TMIN[15]</td><td>PPC405.ISOCMBRAMRDABUS16</td></tr>

<tr><td>CELL_S[6].OUT_TEST[0]</td><td>PPC405.C405LSSDSCANOUT8</td></tr>

<tr><td>CELL_S[6].OUT_TEST[2]</td><td>PPC405.C405LSSDSCANOUT9</td></tr>

<tr><td>CELL_S[7].IMUX_G0_DATA[0]</td><td>PPC405.BRAMISOCMRDDBUS48</td></tr>

<tr><td>CELL_S[7].IMUX_G0_DATA[1]</td><td>PPC405.BRAMISOCMRDDBUS52</td></tr>

<tr><td>CELL_S[7].IMUX_G0_DATA[2]</td><td>PPC405.BRAMISOCMRDDBUS56</td></tr>

<tr><td>CELL_S[7].IMUX_G0_DATA[3]</td><td>PPC405.BRAMISOCMRDDBUS60</td></tr>

<tr><td>CELL_S[7].IMUX_G0_DATA[4]</td><td>PPC405.TSTISOCMRDATAI45</td></tr>

<tr><td>CELL_S[7].IMUX_G0_DATA[5]</td><td>PPC405.TSTISOCMRDATAI63</td></tr>

<tr><td>CELL_S[7].IMUX_G1_DATA[0]</td><td>PPC405.BRAMISOCMRDDBUS49</td></tr>

<tr><td>CELL_S[7].IMUX_G1_DATA[1]</td><td>PPC405.BRAMISOCMRDDBUS53</td></tr>

<tr><td>CELL_S[7].IMUX_G1_DATA[2]</td><td>PPC405.BRAMISOCMRDDBUS57</td></tr>

<tr><td>CELL_S[7].IMUX_G1_DATA[3]</td><td>PPC405.BRAMISOCMRDDBUS61</td></tr>

<tr><td>CELL_S[7].IMUX_G1_DATA[4]</td><td>PPC405.TSTISOCMRDATAI46</td></tr>

<tr><td>CELL_S[7].IMUX_G1_DATA[5]</td><td>PPC405.LSSDC405ACLK</td></tr>

<tr><td>CELL_S[7].IMUX_G2_DATA[0]</td><td>PPC405.BRAMISOCMRDDBUS50</td></tr>

<tr><td>CELL_S[7].IMUX_G2_DATA[1]</td><td>PPC405.BRAMISOCMRDDBUS54</td></tr>

<tr><td>CELL_S[7].IMUX_G2_DATA[2]</td><td>PPC405.BRAMISOCMRDDBUS58</td></tr>

<tr><td>CELL_S[7].IMUX_G2_DATA[3]</td><td>PPC405.BRAMISOCMRDDBUS62</td></tr>

<tr><td>CELL_S[7].IMUX_G2_DATA[4]</td><td>PPC405.TSTISOCMRDATAI47</td></tr>

<tr><td>CELL_S[7].IMUX_G2_DATA[5]</td><td>PPC405.LSSDC405SCANIN6</td></tr>

<tr><td>CELL_S[7].IMUX_G3_DATA[0]</td><td>PPC405.BRAMISOCMRDDBUS51</td></tr>

<tr><td>CELL_S[7].IMUX_G3_DATA[1]</td><td>PPC405.BRAMISOCMRDDBUS55</td></tr>

<tr><td>CELL_S[7].IMUX_G3_DATA[2]</td><td>PPC405.BRAMISOCMRDDBUS59</td></tr>

<tr><td>CELL_S[7].IMUX_G3_DATA[3]</td><td>PPC405.BRAMISOCMRDDBUS63</td></tr>

<tr><td>CELL_S[7].IMUX_G3_DATA[4]</td><td>PPC405.TSTISOCMRDATAI48</td></tr>

<tr><td>CELL_S[7].IMUX_G3_DATA[5]</td><td>PPC405.LSSDC405SCANIN7</td></tr>

<tr><td>CELL_S[7].IMUX_BRAM_ADDRA[0]</td><td>PPC405.ISOCMBRAMWRABUS15</td></tr>

<tr><td>CELL_S[7].IMUX_BRAM_ADDRA[1]</td><td>PPC405.ISOCMBRAMWRABUS16</td></tr>

<tr><td>CELL_S[7].IMUX_BRAM_ADDRA[2]</td><td>PPC405.ISOCMBRAMWRABUS17</td></tr>

<tr><td>CELL_S[7].IMUX_BRAM_ADDRA[3]</td><td>PPC405.ISOCMBRAMWRABUS18</td></tr>

<tr><td>CELL_S[7].IMUX_BRAM_ADDRA_S1[0]</td><td>PPC405.ISOCMBRAMWRABUS19</td></tr>

<tr><td>CELL_S[7].IMUX_BRAM_ADDRA_S1[1]</td><td>PPC405.ISOCMBRAMWRABUS20</td></tr>

<tr><td>CELL_S[7].IMUX_BRAM_ADDRA_S1[2]</td><td>PPC405.ISOCMBRAMWRABUS21</td></tr>

<tr><td>CELL_S[7].IMUX_BRAM_ADDRA_S1[3]</td><td>PPC405.ISOCMBRAMWRABUS22</td></tr>

<tr><td>CELL_S[7].IMUX_BRAM_ADDRA_S2[0]</td><td>PPC405.ISOCMBRAMWRABUS23</td></tr>

<tr><td>CELL_S[7].IMUX_BRAM_ADDRA_S2[1]</td><td>PPC405.ISOCMBRAMWRABUS24</td></tr>

<tr><td>CELL_S[7].IMUX_BRAM_ADDRA_S2[2]</td><td>PPC405.ISOCMBRAMWRABUS25</td></tr>

<tr><td>CELL_S[7].IMUX_BRAM_ADDRA_S2[3]</td><td>PPC405.ISOCMBRAMWRABUS26</td></tr>

<tr><td>CELL_S[7].IMUX_BRAM_ADDRA_S3[0]</td><td>PPC405.ISOCMBRAMWRABUS27</td></tr>

<tr><td>CELL_S[7].IMUX_BRAM_ADDRA_S3[1]</td><td>PPC405.ISOCMBRAMWRABUS28</td></tr>

<tr><td>CELL_S[7].IMUX_BRAM_ADDRB[0]</td><td>PPC405.ISOCMBRAMRDABUS15</td></tr>

<tr><td>CELL_S[7].IMUX_BRAM_ADDRB[1]</td><td>PPC405.ISOCMBRAMRDABUS16</td></tr>

<tr><td>CELL_S[7].IMUX_BRAM_ADDRB[2]</td><td>PPC405.ISOCMBRAMRDABUS17</td></tr>

<tr><td>CELL_S[7].IMUX_BRAM_ADDRB[3]</td><td>PPC405.ISOCMBRAMRDABUS18</td></tr>

<tr><td>CELL_S[7].IMUX_BRAM_ADDRB_S1[0]</td><td>PPC405.ISOCMBRAMRDABUS19</td></tr>

<tr><td>CELL_S[7].IMUX_BRAM_ADDRB_S1[1]</td><td>PPC405.ISOCMBRAMRDABUS20</td></tr>

<tr><td>CELL_S[7].IMUX_BRAM_ADDRB_S1[2]</td><td>PPC405.ISOCMBRAMRDABUS21</td></tr>

<tr><td>CELL_S[7].IMUX_BRAM_ADDRB_S1[3]</td><td>PPC405.ISOCMBRAMRDABUS22</td></tr>

<tr><td>CELL_S[7].IMUX_BRAM_ADDRB_S2[0]</td><td>PPC405.ISOCMBRAMRDABUS23</td></tr>

<tr><td>CELL_S[7].IMUX_BRAM_ADDRB_S2[1]</td><td>PPC405.ISOCMBRAMRDABUS24</td></tr>

<tr><td>CELL_S[7].IMUX_BRAM_ADDRB_S2[2]</td><td>PPC405.ISOCMBRAMRDABUS25</td></tr>

<tr><td>CELL_S[7].IMUX_BRAM_ADDRB_S2[3]</td><td>PPC405.ISOCMBRAMRDABUS26</td></tr>

<tr><td>CELL_S[7].IMUX_BRAM_ADDRB_S3[0]</td><td>PPC405.ISOCMBRAMRDABUS27</td></tr>

<tr><td>CELL_S[7].IMUX_BRAM_ADDRB_S3[1]</td><td>PPC405.ISOCMBRAMRDABUS28</td></tr>

<tr><td>CELL_S[7].OUT_FAN_TMIN[0]</td><td>PPC405.ISOCMBRAMRDABUS20</td></tr>

<tr><td>CELL_S[7].OUT_FAN_TMIN[1]</td><td>PPC405.ISOCMBRAMRDABUS21</td></tr>

<tr><td>CELL_S[7].OUT_FAN_TMIN[2]</td><td>PPC405.ISOCMBRAMRDABUS22</td></tr>

<tr><td>CELL_S[7].OUT_FAN_TMIN[3]</td><td>PPC405.ISOCMBRAMRDABUS23</td></tr>

<tr><td>CELL_S[7].OUT_FAN_TMIN[4]</td><td>PPC405.ISOCMBRAMRDABUS24</td></tr>

<tr><td>CELL_S[7].OUT_FAN_TMIN[5]</td><td>PPC405.ISOCMBRAMRDABUS25</td></tr>

<tr><td>CELL_S[7].OUT_FAN_TMIN[6]</td><td>PPC405.ISOCMBRAMRDABUS26</td></tr>

<tr><td>CELL_S[7].OUT_FAN_TMIN[7]</td><td>PPC405.ISOCMBRAMRDABUS27</td></tr>

<tr><td>CELL_S[7].OUT_SEC_TMIN[9]</td><td>PPC405.C405ISOCMCONTEXTSYNC</td></tr>

<tr><td>CELL_S[7].OUT_SEC_TMIN[10]</td><td>PPC405.C405ISOCMCACHEABLE</td></tr>

<tr><td>CELL_S[7].OUT_SEC_TMIN[11]</td><td>PPC405.TSTISOCMABUSO28</td></tr>

<tr><td>CELL_S[7].OUT_SEC_TMIN[12]</td><td>PPC405.TSTISOCMABUSO27</td></tr>

<tr><td>CELL_S[7].OUT_SEC_TMIN[13]</td><td>PPC405.TSTISOCMABUSO26</td></tr>

<tr><td>CELL_S[7].OUT_SEC_TMIN[14]</td><td>PPC405.TSTISOCMABUSO25</td></tr>

<tr><td>CELL_S[7].OUT_SEC_TMIN[15]</td><td>PPC405.ISOCMBRAMRDABUS28</td></tr>

<tr><td>CELL_N[0].IMUX_G0_DATA[0]</td><td>PPC405.BRAMDSOCMRDDBUS0</td></tr>

<tr><td>CELL_N[0].IMUX_G0_DATA[1]</td><td>PPC405.BRAMDSOCMRDDBUS4</td></tr>

<tr><td>CELL_N[0].IMUX_G0_DATA[2]</td><td>PPC405.BRAMDSOCMRDDBUS8</td></tr>

<tr><td>CELL_N[0].IMUX_G0_DATA[3]</td><td>PPC405.BRAMDSOCMRDDBUS12</td></tr>

<tr><td>CELL_N[0].IMUX_G1_DATA[0]</td><td>PPC405.BRAMDSOCMRDDBUS1</td></tr>

<tr><td>CELL_N[0].IMUX_G1_DATA[1]</td><td>PPC405.BRAMDSOCMRDDBUS5</td></tr>

<tr><td>CELL_N[0].IMUX_G1_DATA[2]</td><td>PPC405.BRAMDSOCMRDDBUS9</td></tr>

<tr><td>CELL_N[0].IMUX_G1_DATA[3]</td><td>PPC405.BRAMDSOCMRDDBUS13</td></tr>

<tr><td>CELL_N[0].IMUX_G2_DATA[0]</td><td>PPC405.BRAMDSOCMRDDBUS2</td></tr>

<tr><td>CELL_N[0].IMUX_G2_DATA[1]</td><td>PPC405.BRAMDSOCMRDDBUS6</td></tr>

<tr><td>CELL_N[0].IMUX_G2_DATA[2]</td><td>PPC405.BRAMDSOCMRDDBUS10</td></tr>

<tr><td>CELL_N[0].IMUX_G2_DATA[3]</td><td>PPC405.BRAMDSOCMRDDBUS14</td></tr>

<tr><td>CELL_N[0].IMUX_G3_DATA[0]</td><td>PPC405.BRAMDSOCMRDDBUS3</td></tr>

<tr><td>CELL_N[0].IMUX_G3_DATA[1]</td><td>PPC405.BRAMDSOCMRDDBUS7</td></tr>

<tr><td>CELL_N[0].IMUX_G3_DATA[2]</td><td>PPC405.BRAMDSOCMRDDBUS11</td></tr>

<tr><td>CELL_N[0].IMUX_G3_DATA[3]</td><td>PPC405.BRAMDSOCMRDDBUS15</td></tr>

<tr><td>CELL_N[0].IMUX_BRAM_ADDRA[0]</td><td>PPC405.DSOCMBRAMABUS28</td></tr>

<tr><td>CELL_N[0].IMUX_BRAM_ADDRA[1]</td><td>PPC405.DSOCMBRAMABUS29</td></tr>

<tr><td>CELL_N[0].IMUX_BRAM_ADDRA_N1[0]</td><td>PPC405.DSOCMBRAMABUS24</td></tr>

<tr><td>CELL_N[0].IMUX_BRAM_ADDRA_N1[1]</td><td>PPC405.DSOCMBRAMABUS25</td></tr>

<tr><td>CELL_N[0].IMUX_BRAM_ADDRA_N1[2]</td><td>PPC405.DSOCMBRAMABUS26</td></tr>

<tr><td>CELL_N[0].IMUX_BRAM_ADDRA_N1[3]</td><td>PPC405.DSOCMBRAMABUS27</td></tr>

<tr><td>CELL_N[0].IMUX_BRAM_ADDRA_N2[0]</td><td>PPC405.DSOCMBRAMABUS20</td></tr>

<tr><td>CELL_N[0].IMUX_BRAM_ADDRA_N2[1]</td><td>PPC405.DSOCMBRAMABUS21</td></tr>

<tr><td>CELL_N[0].IMUX_BRAM_ADDRA_N2[2]</td><td>PPC405.DSOCMBRAMABUS22</td></tr>

<tr><td>CELL_N[0].IMUX_BRAM_ADDRA_N2[3]</td><td>PPC405.DSOCMBRAMABUS23</td></tr>

<tr><td>CELL_N[0].IMUX_BRAM_ADDRA_N3[0]</td><td>PPC405.DSOCMBRAMABUS16</td></tr>

<tr><td>CELL_N[0].IMUX_BRAM_ADDRA_N3[1]</td><td>PPC405.DSOCMBRAMABUS17</td></tr>

<tr><td>CELL_N[0].IMUX_BRAM_ADDRA_N3[2]</td><td>PPC405.DSOCMBRAMABUS18</td></tr>

<tr><td>CELL_N[0].IMUX_BRAM_ADDRA_N3[3]</td><td>PPC405.DSOCMBRAMABUS19</td></tr>

<tr><td>CELL_N[0].OUT_FAN_TMIN[0]</td><td>PPC405.DSOCMBRAMBYTEWRITE0</td></tr>

<tr><td>CELL_N[0].OUT_FAN_TMIN[1]</td><td>PPC405.DSOCMBRAMBYTEWRITE1</td></tr>

<tr><td>CELL_N[0].OUT_FAN_TMIN[2]</td><td>PPC405.DSOCMBRAMBYTEWRITE2</td></tr>

<tr><td>CELL_N[0].OUT_FAN_TMIN[3]</td><td>PPC405.DSOCMBRAMBYTEWRITE3</td></tr>

<tr><td>CELL_N[0].OUT_FAN_TMIN[4]</td><td>PPC405.C405TRCODDEXECUTIONSTATUS1</td></tr>

<tr><td>CELL_N[0].OUT_FAN_TMIN[5]</td><td>PPC405.C405TRCTRACESTATUS0</td></tr>

<tr><td>CELL_N[0].OUT_FAN_TMIN[6]</td><td>PPC405.C405TRCTRACESTATUS3</td></tr>

<tr><td>CELL_N[0].OUT_FAN_TMIN[7]</td><td>PPC405.C405TRCTRIGGEREVENTOUT</td></tr>

<tr><td>CELL_N[0].OUT_SEC_TMIN[9]</td><td>PPC405.TSTDSOCMWRDBUSO28</td></tr>

<tr><td>CELL_N[0].OUT_SEC_TMIN[10]</td><td>PPC405.TSTDSOCMWRDBUSO15</td></tr>

<tr><td>CELL_N[0].OUT_SEC_TMIN[11]</td><td>PPC405.TSTDSOCMWRDBUSO14</td></tr>

<tr><td>CELL_N[0].OUT_SEC_TMIN[12]</td><td>PPC405.TSTDSOCMWRDBUSO1</td></tr>

<tr><td>CELL_N[0].OUT_SEC_TMIN[13]</td><td>PPC405.C405JTGSHIFTDR</td></tr>

<tr><td>CELL_N[0].OUT_SEC_TMIN[14]</td><td>PPC405.C405TRCTRIGGEREVENTTYPE3</td></tr>

<tr><td>CELL_N[0].OUT_SEC_TMIN[15]</td><td>PPC405.C405TRCTRIGGEREVENTTYPE2</td></tr>

<tr><td>CELL_N[1].IMUX_CLK[0]</td><td>PPC405.JTGC405TCK</td></tr>

<tr><td>CELL_N[1].IMUX_TI[0]</td><td>PPC405.DSCNTLVALUE0</td></tr>

<tr><td>CELL_N[1].IMUX_TI[1]</td><td>PPC405.DSCNTLVALUE1</td></tr>

<tr><td>CELL_N[1].IMUX_TS[0]</td><td>PPC405.DSCNTLVALUE2</td></tr>

<tr><td>CELL_N[1].IMUX_TS[1]</td><td>PPC405.DSCNTLVALUE3</td></tr>

<tr><td>CELL_N[1].IMUX_G0_DATA[0]</td><td>PPC405.TRCC405TRACEDISABLE</td></tr>

<tr><td>CELL_N[1].IMUX_G1_DATA[0]</td><td>PPC405.JTGC405TDI</td></tr>

<tr><td>CELL_N[1].IMUX_G2_DATA[0]</td><td>PPC405.JTGC405TMS</td></tr>

<tr><td>CELL_N[1].OUT_FAN_TMIN[0]</td><td>PPC405.DSOCMBRAMWRDBUS0</td></tr>

<tr><td>CELL_N[1].OUT_FAN_TMIN[1]</td><td>PPC405.DSOCMBRAMWRDBUS1</td></tr>

<tr><td>CELL_N[1].OUT_FAN_TMIN[2]</td><td>PPC405.DSOCMBRAMWRDBUS2</td></tr>

<tr><td>CELL_N[1].OUT_FAN_TMIN[3]</td><td>PPC405.DSOCMBRAMWRDBUS3</td></tr>

<tr><td>CELL_N[1].OUT_FAN_TMIN[4]</td><td>PPC405.DSOCMBRAMWRDBUS4</td></tr>

<tr><td>CELL_N[1].OUT_FAN_TMIN[5]</td><td>PPC405.DSOCMBRAMWRDBUS5</td></tr>

<tr><td>CELL_N[1].OUT_FAN_TMIN[6]</td><td>PPC405.DSOCMBRAMWRDBUS6</td></tr>

<tr><td>CELL_N[1].OUT_FAN_TMIN[7]</td><td>PPC405.DSOCMBRAMWRDBUS7</td></tr>

<tr><td>CELL_N[1].OUT_SEC_TMIN[8]</td><td>PPC405.TSTDSOCMWRDBUSO3</td></tr>

<tr><td>CELL_N[1].OUT_SEC_TMIN[9]</td><td>PPC405.TSTDSOCMWRDBUSO2</td></tr>

<tr><td>CELL_N[1].OUT_SEC_TMIN[10]</td><td>PPC405.TSTDSOCMABUSO14</td></tr>

<tr><td>CELL_N[1].OUT_SEC_TMIN[11]</td><td>PPC405.TSTDSOCMABUSO13</td></tr>

<tr><td>CELL_N[1].OUT_SEC_TMIN[12]</td><td>PPC405.TSTDSOCMABUSO0</td></tr>

<tr><td>CELL_N[1].OUT_SEC_TMIN[13]</td><td>PPC405.C405JTGTDO</td></tr>

<tr><td>CELL_N[1].OUT_SEC_TMIN[14]</td><td>PPC405.C405TRCTRIGGEREVENTTYPE5</td></tr>

<tr><td>CELL_N[1].OUT_SEC_TMIN[15]</td><td>PPC405.C405TRCTRIGGEREVENTTYPE4</td></tr>

<tr><td>CELL_N[1].OUT_TEST[0]</td><td>PPC405.TSTDSOCMWRDBUSO16</td></tr>

<tr><td>CELL_N[1].OUT_TEST[2]</td><td>PPC405.TSTDSOCMWRDBUSO17</td></tr>

<tr><td>CELL_N[1].OUT_TEST[4]</td><td>PPC405.TSTDSOCMWRDBUSO29</td></tr>

<tr><td>CELL_N[2].IMUX_TI[0]</td><td>PPC405.TIEDSOCMDCRADDR0</td></tr>

<tr><td>CELL_N[2].IMUX_TI[1]</td><td>PPC405.DSCNTLVALUE4</td></tr>

<tr><td>CELL_N[2].IMUX_TS[0]</td><td>PPC405.DSCNTLVALUE5</td></tr>

<tr><td>CELL_N[2].IMUX_TS[1]</td><td>PPC405.DSCNTLVALUE6</td></tr>

<tr><td>CELL_N[2].IMUX_G0_DATA[0]</td><td>PPC405.TRCC405TRIGGEREVENTIN</td></tr>

<tr><td>CELL_N[2].IMUX_G1_DATA[0]</td><td>PPC405.JTGC405BNDSCANTDO</td></tr>

<tr><td>CELL_N[2].IMUX_G2_DATA[0]</td><td>PPC405.TSTTRSTNEGI</td></tr>

<tr><td>CELL_N[2].IMUX_G3_DATA[0]</td><td>PPC405.BRAMDSOCMRDDACK</td></tr>

<tr><td>CELL_N[2].OUT_FAN_TMIN[0]</td><td>PPC405.DSOCMBRAMWRDBUS8</td></tr>

<tr><td>CELL_N[2].OUT_FAN_TMIN[1]</td><td>PPC405.DSOCMBRAMWRDBUS9</td></tr>

<tr><td>CELL_N[2].OUT_FAN_TMIN[2]</td><td>PPC405.DSOCMBRAMWRDBUS10</td></tr>

<tr><td>CELL_N[2].OUT_FAN_TMIN[3]</td><td>PPC405.DSOCMBRAMWRDBUS11</td></tr>

<tr><td>CELL_N[2].OUT_FAN_TMIN[4]</td><td>PPC405.DSOCMBRAMWRDBUS12</td></tr>

<tr><td>CELL_N[2].OUT_FAN_TMIN[5]</td><td>PPC405.DSOCMBRAMWRDBUS13</td></tr>

<tr><td>CELL_N[2].OUT_FAN_TMIN[6]</td><td>PPC405.DSOCMBRAMWRDBUS14</td></tr>

<tr><td>CELL_N[2].OUT_FAN_TMIN[7]</td><td>PPC405.DSOCMBRAMWRDBUS15</td></tr>

<tr><td>CELL_N[2].OUT_SEC_TMIN[8]</td><td>PPC405.TSTDSOCMWRDBUSO5</td></tr>

<tr><td>CELL_N[2].OUT_SEC_TMIN[9]</td><td>PPC405.TSTDSOCMWRDBUSO4</td></tr>

<tr><td>CELL_N[2].OUT_SEC_TMIN[10]</td><td>PPC405.TSTDSOCMABUSO16</td></tr>

<tr><td>CELL_N[2].OUT_SEC_TMIN[11]</td><td>PPC405.TSTDSOCMABUSO15</td></tr>

<tr><td>CELL_N[2].OUT_SEC_TMIN[12]</td><td>PPC405.TSTDSOCMABUSO1</td></tr>

<tr><td>CELL_N[2].OUT_SEC_TMIN[13]</td><td>PPC405.C405JTGTDOEN</td></tr>

<tr><td>CELL_N[2].OUT_SEC_TMIN[14]</td><td>PPC405.C405TRCTRIGGEREVENTTYPE7</td></tr>

<tr><td>CELL_N[2].OUT_SEC_TMIN[15]</td><td>PPC405.C405TRCTRIGGEREVENTTYPE6</td></tr>

<tr><td>CELL_N[2].OUT_TEST[0]</td><td>PPC405.TSTDSOCMWRDBUSO18</td></tr>

<tr><td>CELL_N[2].OUT_TEST[2]</td><td>PPC405.TSTDSOCMWRDBUSO19</td></tr>

<tr><td>CELL_N[2].OUT_TEST[4]</td><td>PPC405.TSTDSOCMWRDBUSO30</td></tr>

<tr><td>CELL_N[3].IMUX_CLK[0]</td><td>PPC405.BRAMDSOCMCLK</td></tr>

<tr><td>CELL_N[3].IMUX_TI[0]</td><td>PPC405.TIEDSOCMDCRADDR1</td></tr>

<tr><td>CELL_N[3].IMUX_TI[1]</td><td>PPC405.TIEDSOCMDCRADDR2</td></tr>

<tr><td>CELL_N[3].IMUX_TS[0]</td><td>PPC405.TIEDSOCMDCRADDR3</td></tr>

<tr><td>CELL_N[3].IMUX_TS[1]</td><td>PPC405.TIEDSOCMDCRADDR4</td></tr>

<tr><td>CELL_N[3].OUT_FAN_TMIN[0]</td><td>PPC405.DSOCMBRAMWRDBUS16</td></tr>

<tr><td>CELL_N[3].OUT_FAN_TMIN[1]</td><td>PPC405.DSOCMBRAMWRDBUS17</td></tr>

<tr><td>CELL_N[3].OUT_FAN_TMIN[2]</td><td>PPC405.DSOCMBRAMWRDBUS18</td></tr>

<tr><td>CELL_N[3].OUT_FAN_TMIN[3]</td><td>PPC405.DSOCMBRAMWRDBUS19</td></tr>

<tr><td>CELL_N[3].OUT_FAN_TMIN[4]</td><td>PPC405.DSOCMBRAMWRDBUS20</td></tr>

<tr><td>CELL_N[3].OUT_FAN_TMIN[5]</td><td>PPC405.DSOCMBRAMWRDBUS21</td></tr>

<tr><td>CELL_N[3].OUT_FAN_TMIN[6]</td><td>PPC405.DSOCMBRAMWRDBUS22</td></tr>

<tr><td>CELL_N[3].OUT_FAN_TMIN[7]</td><td>PPC405.DSOCMBRAMWRDBUS23</td></tr>

<tr><td>CELL_N[3].OUT_SEC_TMIN[8]</td><td>PPC405.TSTDSOCMWRDBUSO7</td></tr>

<tr><td>CELL_N[3].OUT_SEC_TMIN[9]</td><td>PPC405.TSTDSOCMWRDBUSO6</td></tr>

<tr><td>CELL_N[3].OUT_SEC_TMIN[10]</td><td>PPC405.TSTDSOCMABUSO18</td></tr>

<tr><td>CELL_N[3].OUT_SEC_TMIN[11]</td><td>PPC405.TSTDSOCMABUSO17</td></tr>

<tr><td>CELL_N[3].OUT_SEC_TMIN[12]</td><td>PPC405.TSTDSOCMABUSO2</td></tr>

<tr><td>CELL_N[3].OUT_SEC_TMIN[13]</td><td>PPC405.C405JTGUPDATEDR</td></tr>

<tr><td>CELL_N[3].OUT_SEC_TMIN[14]</td><td>PPC405.C405TRCTRIGGEREVENTTYPE9</td></tr>

<tr><td>CELL_N[3].OUT_SEC_TMIN[15]</td><td>PPC405.C405TRCTRIGGEREVENTTYPE8</td></tr>

<tr><td>CELL_N[3].OUT_TEST[0]</td><td>PPC405.TSTDSOCMWRDBUSO20</td></tr>

<tr><td>CELL_N[3].OUT_TEST[2]</td><td>PPC405.TSTDSOCMWRDBUSO21</td></tr>

<tr><td>CELL_N[3].OUT_TEST[4]</td><td>PPC405.TSTDSOCMWRDBUSO31</td></tr>

<tr><td>CELL_N[4].IMUX_TI[0]</td><td>PPC405.TIEDSOCMDCRADDR5</td></tr>

<tr><td>CELL_N[4].IMUX_TI[1]</td><td>PPC405.TIEDSOCMDCRADDR6</td></tr>

<tr><td>CELL_N[4].IMUX_TS[0]</td><td>PPC405.TIEDSOCMDCRADDR7</td></tr>

<tr><td>CELL_N[4].IMUX_TS[1]</td><td>PPC405.DSCNTLVALUE7</td></tr>

<tr><td>CELL_N[4].OUT_FAN_TMIN[0]</td><td>PPC405.DSOCMBRAMWRDBUS24</td></tr>

<tr><td>CELL_N[4].OUT_FAN_TMIN[1]</td><td>PPC405.DSOCMBRAMWRDBUS25</td></tr>

<tr><td>CELL_N[4].OUT_FAN_TMIN[2]</td><td>PPC405.DSOCMBRAMWRDBUS26</td></tr>

<tr><td>CELL_N[4].OUT_FAN_TMIN[3]</td><td>PPC405.DSOCMBRAMWRDBUS27</td></tr>

<tr><td>CELL_N[4].OUT_FAN_TMIN[4]</td><td>PPC405.DSOCMBRAMWRDBUS28</td></tr>

<tr><td>CELL_N[4].OUT_FAN_TMIN[5]</td><td>PPC405.DSOCMBRAMWRDBUS29</td></tr>

<tr><td>CELL_N[4].OUT_FAN_TMIN[6]</td><td>PPC405.DSOCMBRAMWRDBUS30</td></tr>

<tr><td>CELL_N[4].OUT_FAN_TMIN[7]</td><td>PPC405.DSOCMBRAMWRDBUS31</td></tr>

<tr><td>CELL_N[4].OUT_SEC_TMIN[8]</td><td>PPC405.TSTDSOCMWRDBUSO8</td></tr>

<tr><td>CELL_N[4].OUT_SEC_TMIN[9]</td><td>PPC405.TSTDSOCMABUSO20</td></tr>

<tr><td>CELL_N[4].OUT_SEC_TMIN[10]</td><td>PPC405.TSTDSOCMABUSO19</td></tr>

<tr><td>CELL_N[4].OUT_SEC_TMIN[11]</td><td>PPC405.TSTDSOCMABUSO4</td></tr>

<tr><td>CELL_N[4].OUT_SEC_TMIN[12]</td><td>PPC405.TSTDSOCMABUSO3</td></tr>

<tr><td>CELL_N[4].OUT_SEC_TMIN[13]</td><td>PPC405.DSOCMRDADDRVALID</td></tr>

<tr><td>CELL_N[4].OUT_SEC_TMIN[14]</td><td>PPC405.C405JTGCAPTUREDR</td></tr>

<tr><td>CELL_N[4].OUT_SEC_TMIN[15]</td><td>PPC405.C405TRCTRIGGEREVENTTYPE10</td></tr>

<tr><td>CELL_N[4].OUT_TEST[0]</td><td>PPC405.TSTDSOCMWRDBUSO9</td></tr>

<tr><td>CELL_N[4].OUT_TEST[2]</td><td>PPC405.TSTDSOCMWRDBUSO22</td></tr>

<tr><td>CELL_N[4].OUT_TEST[4]</td><td>PPC405.TSTDSOCMWRDBUSO23</td></tr>

<tr><td>CELL_N[5].IMUX_TI[0]</td><td>PPC405.DSARCVALUE0</td></tr>

<tr><td>CELL_N[5].IMUX_TI[1]</td><td>PPC405.DSARCVALUE1</td></tr>

<tr><td>CELL_N[5].IMUX_TS[0]</td><td>PPC405.DSARCVALUE2</td></tr>

<tr><td>CELL_N[5].IMUX_TS[1]</td><td>PPC405.DSARCVALUE3</td></tr>

<tr><td>CELL_N[5].OUT_FAN_TMIN[0]</td><td>PPC405.DSOCMBRAMABUS8</td></tr>

<tr><td>CELL_N[5].OUT_FAN_TMIN[1]</td><td>PPC405.DSOCMBRAMABUS9</td></tr>

<tr><td>CELL_N[5].OUT_FAN_TMIN[2]</td><td>PPC405.DSOCMBRAMABUS10</td></tr>

<tr><td>CELL_N[5].OUT_FAN_TMIN[3]</td><td>PPC405.DSOCMBRAMABUS11</td></tr>

<tr><td>CELL_N[5].OUT_FAN_TMIN[4]</td><td>PPC405.DSOCMBRAMABUS12</td></tr>

<tr><td>CELL_N[5].OUT_FAN_TMIN[5]</td><td>PPC405.DSOCMBRAMABUS13</td></tr>

<tr><td>CELL_N[5].OUT_FAN_TMIN[6]</td><td>PPC405.DSOCMBRAMABUS14</td></tr>

<tr><td>CELL_N[5].OUT_FAN_TMIN[7]</td><td>PPC405.DSOCMBRAMABUS15</td></tr>

<tr><td>CELL_N[5].OUT_SEC_TMIN[8]</td><td>PPC405.TSTDSOCMABUSO8</td></tr>

<tr><td>CELL_N[5].OUT_SEC_TMIN[9]</td><td>PPC405.TSTDSOCMABUSO7</td></tr>

<tr><td>CELL_N[5].OUT_SEC_TMIN[10]</td><td>PPC405.TSTDSOCMABUSO6</td></tr>

<tr><td>CELL_N[5].OUT_SEC_TMIN[11]</td><td>PPC405.TSTDSOCMABUSO5</td></tr>

<tr><td>CELL_N[5].OUT_SEC_TMIN[12]</td><td>PPC405.DSOCMBRAMABUS19</td></tr>

<tr><td>CELL_N[5].OUT_SEC_TMIN[13]</td><td>PPC405.DSOCMBRAMABUS18</td></tr>

<tr><td>CELL_N[5].OUT_SEC_TMIN[14]</td><td>PPC405.DSOCMBRAMABUS17</td></tr>

<tr><td>CELL_N[5].OUT_SEC_TMIN[15]</td><td>PPC405.DSOCMBRAMABUS16</td></tr>

<tr><td>CELL_N[5].OUT_TEST[0]</td><td>PPC405.TSTDSOCMABUSO21</td></tr>

<tr><td>CELL_N[5].OUT_TEST[2]</td><td>PPC405.TSTDSOCMABUSO22</td></tr>

<tr><td>CELL_N[5].OUT_TEST[4]</td><td>PPC405.TSTDSOCMWRDBUSO10</td></tr>

<tr><td>CELL_N[5].OUT_TEST[6]</td><td>PPC405.TSTDSOCMWRDBUSO11</td></tr>

<tr><td>CELL_N[5].OUT_TEST[8]</td><td>PPC405.TSTDSOCMWRDBUSO24</td></tr>

<tr><td>CELL_N[5].OUT_TEST[10]</td><td>PPC405.TSTDSOCMWRDBUSO25</td></tr>

<tr><td>CELL_N[6].IMUX_TI[0]</td><td>PPC405.DSARCVALUE4</td></tr>

<tr><td>CELL_N[6].IMUX_TI[1]</td><td>PPC405.DSARCVALUE5</td></tr>

<tr><td>CELL_N[6].IMUX_TS[0]</td><td>PPC405.DSARCVALUE6</td></tr>

<tr><td>CELL_N[6].IMUX_TS[1]</td><td>PPC405.DSARCVALUE7</td></tr>

<tr><td>CELL_N[6].OUT_FAN_TMIN[0]</td><td>PPC405.DSOCMBRAMABUS20</td></tr>

<tr><td>CELL_N[6].OUT_FAN_TMIN[1]</td><td>PPC405.DSOCMBRAMABUS21</td></tr>

<tr><td>CELL_N[6].OUT_FAN_TMIN[2]</td><td>PPC405.DSOCMBRAMABUS22</td></tr>

<tr><td>CELL_N[6].OUT_FAN_TMIN[3]</td><td>PPC405.DSOCMBRAMABUS23</td></tr>

<tr><td>CELL_N[6].OUT_FAN_TMIN[4]</td><td>PPC405.DSOCMBRAMABUS24</td></tr>

<tr><td>CELL_N[6].OUT_FAN_TMIN[5]</td><td>PPC405.DSOCMBRAMABUS25</td></tr>

<tr><td>CELL_N[6].OUT_FAN_TMIN[6]</td><td>PPC405.DSOCMBRAMABUS26</td></tr>

<tr><td>CELL_N[6].OUT_FAN_TMIN[7]</td><td>PPC405.DSOCMBRAMABUS27</td></tr>

<tr><td>CELL_N[6].OUT_SEC_TMIN[8]</td><td>PPC405.TSTDSOCMABUSO12</td></tr>

<tr><td>CELL_N[6].OUT_SEC_TMIN[9]</td><td>PPC405.TSTDSOCMABUSO11</td></tr>

<tr><td>CELL_N[6].OUT_SEC_TMIN[10]</td><td>PPC405.TSTDSOCMABUSO10</td></tr>

<tr><td>CELL_N[6].OUT_SEC_TMIN[11]</td><td>PPC405.TSTDSOCMABUSO9</td></tr>

<tr><td>CELL_N[6].OUT_SEC_TMIN[12]</td><td>PPC405.DSOCMBUSY</td></tr>

<tr><td>CELL_N[6].OUT_SEC_TMIN[13]</td><td>PPC405.DSOCMBRAMEN</td></tr>

<tr><td>CELL_N[6].OUT_SEC_TMIN[14]</td><td>PPC405.DSOCMBRAMABUS29</td></tr>

<tr><td>CELL_N[6].OUT_SEC_TMIN[15]</td><td>PPC405.DSOCMBRAMABUS28</td></tr>

<tr><td>CELL_N[6].OUT_TEST[0]</td><td>PPC405.TSTDSOCMABUSO23</td></tr>

<tr><td>CELL_N[6].OUT_TEST[2]</td><td>PPC405.TSTDSOCMWRDBUSO0</td></tr>

<tr><td>CELL_N[6].OUT_TEST[4]</td><td>PPC405.TSTDSOCMWRDBUSO12</td></tr>

<tr><td>CELL_N[6].OUT_TEST[6]</td><td>PPC405.TSTDSOCMWRDBUSO13</td></tr>

<tr><td>CELL_N[6].OUT_TEST[8]</td><td>PPC405.TSTDSOCMWRDBUSO26</td></tr>

<tr><td>CELL_N[6].OUT_TEST[10]</td><td>PPC405.TSTDSOCMWRDBUSO27</td></tr>

<tr><td>CELL_N[7].IMUX_G0_DATA[0]</td><td>PPC405.BRAMDSOCMRDDBUS16</td></tr>

<tr><td>CELL_N[7].IMUX_G0_DATA[1]</td><td>PPC405.BRAMDSOCMRDDBUS20</td></tr>

<tr><td>CELL_N[7].IMUX_G0_DATA[2]</td><td>PPC405.BRAMDSOCMRDDBUS24</td></tr>

<tr><td>CELL_N[7].IMUX_G0_DATA[3]</td><td>PPC405.BRAMDSOCMRDDBUS28</td></tr>

<tr><td>CELL_N[7].IMUX_G1_DATA[0]</td><td>PPC405.BRAMDSOCMRDDBUS17</td></tr>

<tr><td>CELL_N[7].IMUX_G1_DATA[1]</td><td>PPC405.BRAMDSOCMRDDBUS21</td></tr>

<tr><td>CELL_N[7].IMUX_G1_DATA[2]</td><td>PPC405.BRAMDSOCMRDDBUS25</td></tr>

<tr><td>CELL_N[7].IMUX_G1_DATA[3]</td><td>PPC405.BRAMDSOCMRDDBUS29</td></tr>

<tr><td>CELL_N[7].IMUX_G2_DATA[0]</td><td>PPC405.BRAMDSOCMRDDBUS18</td></tr>

<tr><td>CELL_N[7].IMUX_G2_DATA[1]</td><td>PPC405.BRAMDSOCMRDDBUS22</td></tr>

<tr><td>CELL_N[7].IMUX_G2_DATA[2]</td><td>PPC405.BRAMDSOCMRDDBUS26</td></tr>

<tr><td>CELL_N[7].IMUX_G2_DATA[3]</td><td>PPC405.BRAMDSOCMRDDBUS30</td></tr>

<tr><td>CELL_N[7].IMUX_G3_DATA[0]</td><td>PPC405.BRAMDSOCMRDDBUS19</td></tr>

<tr><td>CELL_N[7].IMUX_G3_DATA[1]</td><td>PPC405.BRAMDSOCMRDDBUS23</td></tr>

<tr><td>CELL_N[7].IMUX_G3_DATA[2]</td><td>PPC405.BRAMDSOCMRDDBUS27</td></tr>

<tr><td>CELL_N[7].IMUX_G3_DATA[3]</td><td>PPC405.BRAMDSOCMRDDBUS31</td></tr>

<tr><td>CELL_N[7].IMUX_BRAM_ADDRA[0]</td><td>PPC405.DSOCMBRAMABUS28</td></tr>

<tr><td>CELL_N[7].IMUX_BRAM_ADDRA[1]</td><td>PPC405.DSOCMBRAMABUS29</td></tr>

<tr><td>CELL_N[7].IMUX_BRAM_ADDRA_N1[0]</td><td>PPC405.DSOCMBRAMABUS24</td></tr>

<tr><td>CELL_N[7].IMUX_BRAM_ADDRA_N1[1]</td><td>PPC405.DSOCMBRAMABUS25</td></tr>

<tr><td>CELL_N[7].IMUX_BRAM_ADDRA_N1[2]</td><td>PPC405.DSOCMBRAMABUS26</td></tr>

<tr><td>CELL_N[7].IMUX_BRAM_ADDRA_N1[3]</td><td>PPC405.DSOCMBRAMABUS27</td></tr>

<tr><td>CELL_N[7].IMUX_BRAM_ADDRA_N2[0]</td><td>PPC405.DSOCMBRAMABUS20</td></tr>

<tr><td>CELL_N[7].IMUX_BRAM_ADDRA_N2[1]</td><td>PPC405.DSOCMBRAMABUS21</td></tr>

<tr><td>CELL_N[7].IMUX_BRAM_ADDRA_N2[2]</td><td>PPC405.DSOCMBRAMABUS22</td></tr>

<tr><td>CELL_N[7].IMUX_BRAM_ADDRA_N2[3]</td><td>PPC405.DSOCMBRAMABUS23</td></tr>

<tr><td>CELL_N[7].IMUX_BRAM_ADDRA_N3[0]</td><td>PPC405.DSOCMBRAMABUS16</td></tr>

<tr><td>CELL_N[7].IMUX_BRAM_ADDRA_N3[1]</td><td>PPC405.DSOCMBRAMABUS17</td></tr>

<tr><td>CELL_N[7].IMUX_BRAM_ADDRA_N3[2]</td><td>PPC405.DSOCMBRAMABUS18</td></tr>

<tr><td>CELL_N[7].IMUX_BRAM_ADDRA_N3[3]</td><td>PPC405.DSOCMBRAMABUS19</td></tr>

<tr><td>CELL_N[7].OUT_FAN_TMIN[0]</td><td>PPC405.C405TRCCYCLE</td></tr>

<tr><td>CELL_N[7].OUT_FAN_TMIN[1]</td><td>PPC405.C405TRCEVENEXECUTIONSTATUS0</td></tr>

<tr><td>CELL_N[7].OUT_FAN_TMIN[2]</td><td>PPC405.C405TRCEVENEXECUTIONSTATUS1</td></tr>

<tr><td>CELL_N[7].OUT_FAN_TMIN[3]</td><td>PPC405.C405TRCODDEXECUTIONSTATUS0</td></tr>

<tr><td>CELL_N[7].OUT_FAN_TMIN[4]</td><td>PPC405.C405TRCTRACESTATUS1</td></tr>

<tr><td>CELL_N[7].OUT_FAN_TMIN[5]</td><td>PPC405.C405TRCTRACESTATUS2</td></tr>

<tr><td>CELL_N[7].OUT_FAN_TMIN[6]</td><td>PPC405.C405TRCTRIGGEREVENTTYPE0</td></tr>

<tr><td>CELL_N[7].OUT_FAN_TMIN[7]</td><td>PPC405.C405TRCTRIGGEREVENTTYPE1</td></tr>

<tr><td>CELL_N[7].OUT_SEC_TMIN[14]</td><td>PPC405.C405JTGPGMOUT</td></tr>

<tr><td>CELL_N[7].OUT_SEC_TMIN[15]</td><td>PPC405.C405JTGEXTEST</td></tr>

</tbody>

</table>
</div>

<h2 id="tile-ppc_e"><a class="header" href="#tile-ppc_e">Tile PPC_E</a></h2>
<p>Cells: 48</p>
<h3 id="bel-ppc405-1"><a class="header" href="#bel-ppc405-1">Bel PPC405</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex2 PPC_E bel PPC405</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>APUC405DCDAPUOP</td><td>input</td><td>CELL_E[0].IMUX_G0_DATA[0]</td></tr>

<tr><td>APUC405DCDCREN</td><td>input</td><td>CELL_E[0].IMUX_G1_DATA[0]</td></tr>

<tr><td>APUC405DCDFORCEALGN</td><td>input</td><td>CELL_E[0].IMUX_G2_DATA[0]</td></tr>

<tr><td>APUC405DCDFORCEBESTEERING</td><td>input</td><td>CELL_E[0].IMUX_G3_DATA[0]</td></tr>

<tr><td>APUC405DCDFPUOP</td><td>input</td><td>CELL_E[1].IMUX_G0_DATA[0]</td></tr>

<tr><td>APUC405DCDGPRWRITE</td><td>input</td><td>CELL_E[1].IMUX_G1_DATA[0]</td></tr>

<tr><td>APUC405DCDLDSTBYTE</td><td>input</td><td>CELL_E[1].IMUX_G2_DATA[0]</td></tr>

<tr><td>APUC405DCDLDSTDW</td><td>input</td><td>CELL_E[1].IMUX_G3_DATA[0]</td></tr>

<tr><td>APUC405DCDLDSTHW</td><td>input</td><td>CELL_E[2].IMUX_G0_DATA[0]</td></tr>

<tr><td>APUC405DCDLDSTQW</td><td>input</td><td>CELL_E[2].IMUX_G1_DATA[0]</td></tr>

<tr><td>APUC405DCDLDSTWD</td><td>input</td><td>CELL_E[2].IMUX_G2_DATA[0]</td></tr>

<tr><td>APUC405DCDLOAD</td><td>input</td><td>CELL_E[2].IMUX_G3_DATA[0]</td></tr>

<tr><td>APUC405DCDPRIVOP</td><td>input</td><td>CELL_E[3].IMUX_G0_DATA[0]</td></tr>

<tr><td>APUC405DCDRAEN</td><td>input</td><td>CELL_E[3].IMUX_G1_DATA[0]</td></tr>

<tr><td>APUC405DCDRBEN</td><td>input</td><td>CELL_E[3].IMUX_G2_DATA[0]</td></tr>

<tr><td>APUC405DCDSTORE</td><td>input</td><td>CELL_E[3].IMUX_G3_DATA[0]</td></tr>

<tr><td>APUC405DCDTRAPBE</td><td>input</td><td>CELL_E[4].IMUX_G0_DATA[0]</td></tr>

<tr><td>APUC405DCDTRAPLE</td><td>input</td><td>CELL_E[4].IMUX_G1_DATA[0]</td></tr>

<tr><td>APUC405DCDUPDATE</td><td>input</td><td>CELL_E[5].IMUX_G0_DATA[0]</td></tr>

<tr><td>APUC405DCDVALIDOP</td><td>input</td><td>CELL_E[5].IMUX_G1_DATA[0]</td></tr>

<tr><td>APUC405DCDXERCAEN</td><td>input</td><td>CELL_E[6].IMUX_G0_DATA[0]</td></tr>

<tr><td>APUC405DCDXEROVEN</td><td>input</td><td>CELL_E[6].IMUX_G1_DATA[0]</td></tr>

<tr><td>APUC405EXCEPTION</td><td>input</td><td>CELL_E[7].IMUX_G0_DATA[0]</td></tr>

<tr><td>APUC405EXEBLOCKINGMCO</td><td>input</td><td>CELL_E[7].IMUX_G1_DATA[0]</td></tr>

<tr><td>APUC405EXEBUSY</td><td>input</td><td>CELL_E[8].IMUX_G0_DATA[0]</td></tr>

<tr><td>APUC405EXECR0</td><td>input</td><td>CELL_E[8].IMUX_G1_DATA[0]</td></tr>

<tr><td>APUC405EXECR1</td><td>input</td><td>CELL_E[8].IMUX_G2_DATA[0]</td></tr>

<tr><td>APUC405EXECR2</td><td>input</td><td>CELL_E[9].IMUX_G0_DATA[0]</td></tr>

<tr><td>APUC405EXECR3</td><td>input</td><td>CELL_E[9].IMUX_G1_DATA[0]</td></tr>

<tr><td>APUC405EXECRFIELD0</td><td>input</td><td>CELL_E[9].IMUX_G2_DATA[0]</td></tr>

<tr><td>APUC405EXECRFIELD1</td><td>input</td><td>CELL_E[9].IMUX_G3_DATA[0]</td></tr>

<tr><td>APUC405EXECRFIELD2</td><td>input</td><td>CELL_E[10].IMUX_G0_DATA[0]</td></tr>

<tr><td>APUC405EXELDDEPEND</td><td>input</td><td>CELL_E[10].IMUX_G1_DATA[0]</td></tr>

<tr><td>APUC405EXENONBLOCKINGMCO</td><td>input</td><td>CELL_E[10].IMUX_G2_DATA[0]</td></tr>

<tr><td>APUC405EXERESULT0</td><td>input</td><td>CELL_E[10].IMUX_G3_DATA[0]</td></tr>

<tr><td>APUC405EXERESULT1</td><td>input</td><td>CELL_E[11].IMUX_G0_DATA[0]</td></tr>

<tr><td>APUC405EXERESULT10</td><td>input</td><td>CELL_E[13].IMUX_G1_DATA[0]</td></tr>

<tr><td>APUC405EXERESULT11</td><td>input</td><td>CELL_E[13].IMUX_G2_DATA[0]</td></tr>

<tr><td>APUC405EXERESULT12</td><td>input</td><td>CELL_E[13].IMUX_G3_DATA[0]</td></tr>

<tr><td>APUC405EXERESULT13</td><td>input</td><td>CELL_E[14].IMUX_G0_DATA[0]</td></tr>

<tr><td>APUC405EXERESULT14</td><td>input</td><td>CELL_E[14].IMUX_G1_DATA[0]</td></tr>

<tr><td>APUC405EXERESULT15</td><td>input</td><td>CELL_E[14].IMUX_G2_DATA[0]</td></tr>

<tr><td>APUC405EXERESULT16</td><td>input</td><td>CELL_E[14].IMUX_G3_DATA[0]</td></tr>

<tr><td>APUC405EXERESULT17</td><td>input</td><td>CELL_E[15].IMUX_G0_DATA[0]</td></tr>

<tr><td>APUC405EXERESULT18</td><td>input</td><td>CELL_E[15].IMUX_G1_DATA[0]</td></tr>

<tr><td>APUC405EXERESULT19</td><td>input</td><td>CELL_E[15].IMUX_G2_DATA[0]</td></tr>

<tr><td>APUC405EXERESULT2</td><td>input</td><td>CELL_E[11].IMUX_G1_DATA[0]</td></tr>

<tr><td>APUC405EXERESULT20</td><td>input</td><td>CELL_E[15].IMUX_G3_DATA[0]</td></tr>

<tr><td>APUC405EXERESULT21</td><td>input</td><td>CELL_E[0].IMUX_G0_DATA[1]</td></tr>

<tr><td>APUC405EXERESULT22</td><td>input</td><td>CELL_E[0].IMUX_G1_DATA[1]</td></tr>

<tr><td>APUC405EXERESULT23</td><td>input</td><td>CELL_E[1].IMUX_G0_DATA[1]</td></tr>

<tr><td>APUC405EXERESULT24</td><td>input</td><td>CELL_E[1].IMUX_G1_DATA[1]</td></tr>

<tr><td>APUC405EXERESULT25</td><td>input</td><td>CELL_E[2].IMUX_G0_DATA[1]</td></tr>

<tr><td>APUC405EXERESULT26</td><td>input</td><td>CELL_E[2].IMUX_G1_DATA[1]</td></tr>

<tr><td>APUC405EXERESULT27</td><td>input</td><td>CELL_E[3].IMUX_G0_DATA[1]</td></tr>

<tr><td>APUC405EXERESULT28</td><td>input</td><td>CELL_E[3].IMUX_G1_DATA[1]</td></tr>

<tr><td>APUC405EXERESULT29</td><td>input</td><td>CELL_E[4].IMUX_G2_DATA[0]</td></tr>

<tr><td>APUC405EXERESULT3</td><td>input</td><td>CELL_E[11].IMUX_G2_DATA[0]</td></tr>

<tr><td>APUC405EXERESULT30</td><td>input</td><td>CELL_E[4].IMUX_G3_DATA[0]</td></tr>

<tr><td>APUC405EXERESULT31</td><td>input</td><td>CELL_E[5].IMUX_G2_DATA[0]</td></tr>

<tr><td>APUC405EXERESULT4</td><td>input</td><td>CELL_E[11].IMUX_G3_DATA[0]</td></tr>

<tr><td>APUC405EXERESULT5</td><td>input</td><td>CELL_E[12].IMUX_G0_DATA[0]</td></tr>

<tr><td>APUC405EXERESULT6</td><td>input</td><td>CELL_E[12].IMUX_G1_DATA[0]</td></tr>

<tr><td>APUC405EXERESULT7</td><td>input</td><td>CELL_E[12].IMUX_G2_DATA[0]</td></tr>

<tr><td>APUC405EXERESULT8</td><td>input</td><td>CELL_E[12].IMUX_G3_DATA[0]</td></tr>

<tr><td>APUC405EXERESULT9</td><td>input</td><td>CELL_E[13].IMUX_G0_DATA[0]</td></tr>

<tr><td>APUC405EXEXERCA</td><td>input</td><td>CELL_E[5].IMUX_G3_DATA[0]</td></tr>

<tr><td>APUC405EXEXEROV</td><td>input</td><td>CELL_E[6].IMUX_G2_DATA[0]</td></tr>

<tr><td>APUC405FPUEXCEPTION</td><td>input</td><td>CELL_E[6].IMUX_G3_DATA[0]</td></tr>

<tr><td>APUC405LWBLDDEPEND</td><td>input</td><td>CELL_E[7].IMUX_G2_DATA[0]</td></tr>

<tr><td>APUC405SLEEPREQ</td><td>input</td><td>CELL_E[7].IMUX_G3_DATA[0]</td></tr>

<tr><td>APUC405WBLDDEPEND</td><td>input</td><td>CELL_E[8].IMUX_G3_DATA[0]</td></tr>

<tr><td>BRAMDSOCMCLK</td><td>input</td><td>CELL_N[3].IMUX_CLK[0]</td></tr>

<tr><td>BRAMDSOCMRDDACK</td><td>input</td><td>CELL_N[2].IMUX_G3_DATA[0]</td></tr>

<tr><td>BRAMDSOCMRDDBUS0</td><td>input</td><td>CELL_N[0].IMUX_G0_DATA[0]</td></tr>

<tr><td>BRAMDSOCMRDDBUS1</td><td>input</td><td>CELL_N[0].IMUX_G1_DATA[0]</td></tr>

<tr><td>BRAMDSOCMRDDBUS10</td><td>input</td><td>CELL_N[0].IMUX_G2_DATA[2]</td></tr>

<tr><td>BRAMDSOCMRDDBUS11</td><td>input</td><td>CELL_N[0].IMUX_G3_DATA[2]</td></tr>

<tr><td>BRAMDSOCMRDDBUS12</td><td>input</td><td>CELL_N[0].IMUX_G0_DATA[3]</td></tr>

<tr><td>BRAMDSOCMRDDBUS13</td><td>input</td><td>CELL_N[0].IMUX_G1_DATA[3]</td></tr>

<tr><td>BRAMDSOCMRDDBUS14</td><td>input</td><td>CELL_N[0].IMUX_G2_DATA[3]</td></tr>

<tr><td>BRAMDSOCMRDDBUS15</td><td>input</td><td>CELL_N[0].IMUX_G3_DATA[3]</td></tr>

<tr><td>BRAMDSOCMRDDBUS16</td><td>input</td><td>CELL_N[7].IMUX_G0_DATA[0]</td></tr>

<tr><td>BRAMDSOCMRDDBUS17</td><td>input</td><td>CELL_N[7].IMUX_G1_DATA[0]</td></tr>

<tr><td>BRAMDSOCMRDDBUS18</td><td>input</td><td>CELL_N[7].IMUX_G2_DATA[0]</td></tr>

<tr><td>BRAMDSOCMRDDBUS19</td><td>input</td><td>CELL_N[7].IMUX_G3_DATA[0]</td></tr>

<tr><td>BRAMDSOCMRDDBUS2</td><td>input</td><td>CELL_N[0].IMUX_G2_DATA[0]</td></tr>

<tr><td>BRAMDSOCMRDDBUS20</td><td>input</td><td>CELL_N[7].IMUX_G0_DATA[1]</td></tr>

<tr><td>BRAMDSOCMRDDBUS21</td><td>input</td><td>CELL_N[7].IMUX_G1_DATA[1]</td></tr>

<tr><td>BRAMDSOCMRDDBUS22</td><td>input</td><td>CELL_N[7].IMUX_G2_DATA[1]</td></tr>

<tr><td>BRAMDSOCMRDDBUS23</td><td>input</td><td>CELL_N[7].IMUX_G3_DATA[1]</td></tr>

<tr><td>BRAMDSOCMRDDBUS24</td><td>input</td><td>CELL_N[7].IMUX_G0_DATA[2]</td></tr>

<tr><td>BRAMDSOCMRDDBUS25</td><td>input</td><td>CELL_N[7].IMUX_G1_DATA[2]</td></tr>

<tr><td>BRAMDSOCMRDDBUS26</td><td>input</td><td>CELL_N[7].IMUX_G2_DATA[2]</td></tr>

<tr><td>BRAMDSOCMRDDBUS27</td><td>input</td><td>CELL_N[7].IMUX_G3_DATA[2]</td></tr>

<tr><td>BRAMDSOCMRDDBUS28</td><td>input</td><td>CELL_N[7].IMUX_G0_DATA[3]</td></tr>

<tr><td>BRAMDSOCMRDDBUS29</td><td>input</td><td>CELL_N[7].IMUX_G1_DATA[3]</td></tr>

<tr><td>BRAMDSOCMRDDBUS3</td><td>input</td><td>CELL_N[0].IMUX_G3_DATA[0]</td></tr>

<tr><td>BRAMDSOCMRDDBUS30</td><td>input</td><td>CELL_N[7].IMUX_G2_DATA[3]</td></tr>

<tr><td>BRAMDSOCMRDDBUS31</td><td>input</td><td>CELL_N[7].IMUX_G3_DATA[3]</td></tr>

<tr><td>BRAMDSOCMRDDBUS4</td><td>input</td><td>CELL_N[0].IMUX_G0_DATA[1]</td></tr>

<tr><td>BRAMDSOCMRDDBUS5</td><td>input</td><td>CELL_N[0].IMUX_G1_DATA[1]</td></tr>

<tr><td>BRAMDSOCMRDDBUS6</td><td>input</td><td>CELL_N[0].IMUX_G2_DATA[1]</td></tr>

<tr><td>BRAMDSOCMRDDBUS7</td><td>input</td><td>CELL_N[0].IMUX_G3_DATA[1]</td></tr>

<tr><td>BRAMDSOCMRDDBUS8</td><td>input</td><td>CELL_N[0].IMUX_G0_DATA[2]</td></tr>

<tr><td>BRAMDSOCMRDDBUS9</td><td>input</td><td>CELL_N[0].IMUX_G1_DATA[2]</td></tr>

<tr><td>BRAMISOCMCLK</td><td>input</td><td>CELL_S[4].IMUX_CLK[0]</td></tr>

<tr><td>BRAMISOCMRDDACK</td><td>input</td><td>CELL_S[4].IMUX_G0_DATA[0]</td></tr>

<tr><td>BRAMISOCMRDDBUS0</td><td>input</td><td>CELL_S[0].IMUX_G0_DATA[0]</td></tr>

<tr><td>BRAMISOCMRDDBUS1</td><td>input</td><td>CELL_S[0].IMUX_G1_DATA[0]</td></tr>

<tr><td>BRAMISOCMRDDBUS10</td><td>input</td><td>CELL_S[0].IMUX_G2_DATA[2]</td></tr>

<tr><td>BRAMISOCMRDDBUS11</td><td>input</td><td>CELL_S[0].IMUX_G3_DATA[2]</td></tr>

<tr><td>BRAMISOCMRDDBUS12</td><td>input</td><td>CELL_S[0].IMUX_G0_DATA[3]</td></tr>

<tr><td>BRAMISOCMRDDBUS13</td><td>input</td><td>CELL_S[0].IMUX_G1_DATA[3]</td></tr>

<tr><td>BRAMISOCMRDDBUS14</td><td>input</td><td>CELL_S[0].IMUX_G2_DATA[3]</td></tr>

<tr><td>BRAMISOCMRDDBUS15</td><td>input</td><td>CELL_S[0].IMUX_G3_DATA[3]</td></tr>

<tr><td>BRAMISOCMRDDBUS16</td><td>input</td><td>CELL_S[1].IMUX_G0_DATA[0]</td></tr>

<tr><td>BRAMISOCMRDDBUS17</td><td>input</td><td>CELL_S[1].IMUX_G1_DATA[0]</td></tr>

<tr><td>BRAMISOCMRDDBUS18</td><td>input</td><td>CELL_S[1].IMUX_G2_DATA[0]</td></tr>

<tr><td>BRAMISOCMRDDBUS19</td><td>input</td><td>CELL_S[1].IMUX_G3_DATA[0]</td></tr>

<tr><td>BRAMISOCMRDDBUS2</td><td>input</td><td>CELL_S[0].IMUX_G2_DATA[0]</td></tr>

<tr><td>BRAMISOCMRDDBUS20</td><td>input</td><td>CELL_S[1].IMUX_G0_DATA[1]</td></tr>

<tr><td>BRAMISOCMRDDBUS21</td><td>input</td><td>CELL_S[1].IMUX_G1_DATA[1]</td></tr>

<tr><td>BRAMISOCMRDDBUS22</td><td>input</td><td>CELL_S[1].IMUX_G2_DATA[1]</td></tr>

<tr><td>BRAMISOCMRDDBUS23</td><td>input</td><td>CELL_S[1].IMUX_G3_DATA[1]</td></tr>

<tr><td>BRAMISOCMRDDBUS24</td><td>input</td><td>CELL_S[1].IMUX_G0_DATA[2]</td></tr>

<tr><td>BRAMISOCMRDDBUS25</td><td>input</td><td>CELL_S[1].IMUX_G1_DATA[2]</td></tr>

<tr><td>BRAMISOCMRDDBUS26</td><td>input</td><td>CELL_S[1].IMUX_G2_DATA[2]</td></tr>

<tr><td>BRAMISOCMRDDBUS27</td><td>input</td><td>CELL_S[1].IMUX_G3_DATA[2]</td></tr>

<tr><td>BRAMISOCMRDDBUS28</td><td>input</td><td>CELL_S[1].IMUX_G0_DATA[3]</td></tr>

<tr><td>BRAMISOCMRDDBUS29</td><td>input</td><td>CELL_S[1].IMUX_G1_DATA[3]</td></tr>

<tr><td>BRAMISOCMRDDBUS3</td><td>input</td><td>CELL_S[0].IMUX_G3_DATA[0]</td></tr>

<tr><td>BRAMISOCMRDDBUS30</td><td>input</td><td>CELL_S[1].IMUX_G2_DATA[3]</td></tr>

<tr><td>BRAMISOCMRDDBUS31</td><td>input</td><td>CELL_S[1].IMUX_G3_DATA[3]</td></tr>

<tr><td>BRAMISOCMRDDBUS32</td><td>input</td><td>CELL_S[6].IMUX_G0_DATA[0]</td></tr>

<tr><td>BRAMISOCMRDDBUS33</td><td>input</td><td>CELL_S[6].IMUX_G1_DATA[0]</td></tr>

<tr><td>BRAMISOCMRDDBUS34</td><td>input</td><td>CELL_S[6].IMUX_G2_DATA[0]</td></tr>

<tr><td>BRAMISOCMRDDBUS35</td><td>input</td><td>CELL_S[6].IMUX_G3_DATA[0]</td></tr>

<tr><td>BRAMISOCMRDDBUS36</td><td>input</td><td>CELL_S[6].IMUX_G0_DATA[1]</td></tr>

<tr><td>BRAMISOCMRDDBUS37</td><td>input</td><td>CELL_S[6].IMUX_G1_DATA[1]</td></tr>

<tr><td>BRAMISOCMRDDBUS38</td><td>input</td><td>CELL_S[6].IMUX_G2_DATA[1]</td></tr>

<tr><td>BRAMISOCMRDDBUS39</td><td>input</td><td>CELL_S[6].IMUX_G3_DATA[1]</td></tr>

<tr><td>BRAMISOCMRDDBUS4</td><td>input</td><td>CELL_S[0].IMUX_G0_DATA[1]</td></tr>

<tr><td>BRAMISOCMRDDBUS40</td><td>input</td><td>CELL_S[6].IMUX_G0_DATA[2]</td></tr>

<tr><td>BRAMISOCMRDDBUS41</td><td>input</td><td>CELL_S[6].IMUX_G1_DATA[2]</td></tr>

<tr><td>BRAMISOCMRDDBUS42</td><td>input</td><td>CELL_S[6].IMUX_G2_DATA[2]</td></tr>

<tr><td>BRAMISOCMRDDBUS43</td><td>input</td><td>CELL_S[6].IMUX_G3_DATA[2]</td></tr>

<tr><td>BRAMISOCMRDDBUS44</td><td>input</td><td>CELL_S[6].IMUX_G0_DATA[3]</td></tr>

<tr><td>BRAMISOCMRDDBUS45</td><td>input</td><td>CELL_S[6].IMUX_G1_DATA[3]</td></tr>

<tr><td>BRAMISOCMRDDBUS46</td><td>input</td><td>CELL_S[6].IMUX_G2_DATA[3]</td></tr>

<tr><td>BRAMISOCMRDDBUS47</td><td>input</td><td>CELL_S[6].IMUX_G3_DATA[3]</td></tr>

<tr><td>BRAMISOCMRDDBUS48</td><td>input</td><td>CELL_S[7].IMUX_G0_DATA[0]</td></tr>

<tr><td>BRAMISOCMRDDBUS49</td><td>input</td><td>CELL_S[7].IMUX_G1_DATA[0]</td></tr>

<tr><td>BRAMISOCMRDDBUS5</td><td>input</td><td>CELL_S[0].IMUX_G1_DATA[1]</td></tr>

<tr><td>BRAMISOCMRDDBUS50</td><td>input</td><td>CELL_S[7].IMUX_G2_DATA[0]</td></tr>

<tr><td>BRAMISOCMRDDBUS51</td><td>input</td><td>CELL_S[7].IMUX_G3_DATA[0]</td></tr>

<tr><td>BRAMISOCMRDDBUS52</td><td>input</td><td>CELL_S[7].IMUX_G0_DATA[1]</td></tr>

<tr><td>BRAMISOCMRDDBUS53</td><td>input</td><td>CELL_S[7].IMUX_G1_DATA[1]</td></tr>

<tr><td>BRAMISOCMRDDBUS54</td><td>input</td><td>CELL_S[7].IMUX_G2_DATA[1]</td></tr>

<tr><td>BRAMISOCMRDDBUS55</td><td>input</td><td>CELL_S[7].IMUX_G3_DATA[1]</td></tr>

<tr><td>BRAMISOCMRDDBUS56</td><td>input</td><td>CELL_S[7].IMUX_G0_DATA[2]</td></tr>

<tr><td>BRAMISOCMRDDBUS57</td><td>input</td><td>CELL_S[7].IMUX_G1_DATA[2]</td></tr>

<tr><td>BRAMISOCMRDDBUS58</td><td>input</td><td>CELL_S[7].IMUX_G2_DATA[2]</td></tr>

<tr><td>BRAMISOCMRDDBUS59</td><td>input</td><td>CELL_S[7].IMUX_G3_DATA[2]</td></tr>

<tr><td>BRAMISOCMRDDBUS6</td><td>input</td><td>CELL_S[0].IMUX_G2_DATA[1]</td></tr>

<tr><td>BRAMISOCMRDDBUS60</td><td>input</td><td>CELL_S[7].IMUX_G0_DATA[3]</td></tr>

<tr><td>BRAMISOCMRDDBUS61</td><td>input</td><td>CELL_S[7].IMUX_G1_DATA[3]</td></tr>

<tr><td>BRAMISOCMRDDBUS62</td><td>input</td><td>CELL_S[7].IMUX_G2_DATA[3]</td></tr>

<tr><td>BRAMISOCMRDDBUS63</td><td>input</td><td>CELL_S[7].IMUX_G3_DATA[3]</td></tr>

<tr><td>BRAMISOCMRDDBUS7</td><td>input</td><td>CELL_S[0].IMUX_G3_DATA[1]</td></tr>

<tr><td>BRAMISOCMRDDBUS8</td><td>input</td><td>CELL_S[0].IMUX_G0_DATA[2]</td></tr>

<tr><td>BRAMISOCMRDDBUS9</td><td>input</td><td>CELL_S[0].IMUX_G1_DATA[2]</td></tr>

<tr><td>C405APUDCDFULL</td><td>output</td><td>CELL_E[0].OUT_FAN_TMIN[0]</td></tr>

<tr><td>C405APUDCDHOLD</td><td>output</td><td>CELL_E[0].OUT_FAN_TMIN[1]</td></tr>

<tr><td>C405APUDCDINSTRUCTION0</td><td>output</td><td>CELL_E[0].OUT_FAN_TMIN[2]</td></tr>

<tr><td>C405APUDCDINSTRUCTION1</td><td>output</td><td>CELL_E[0].OUT_FAN_TMIN[3]</td></tr>

<tr><td>C405APUDCDINSTRUCTION10</td><td>output</td><td>CELL_E[3].OUT_FAN_TMIN[0]</td></tr>

<tr><td>C405APUDCDINSTRUCTION11</td><td>output</td><td>CELL_E[3].OUT_FAN_TMIN[1]</td></tr>

<tr><td>C405APUDCDINSTRUCTION12</td><td>output</td><td>CELL_E[3].OUT_FAN_TMIN[2]</td></tr>

<tr><td>C405APUDCDINSTRUCTION13</td><td>output</td><td>CELL_E[3].OUT_FAN_TMIN[3]</td></tr>

<tr><td>C405APUDCDINSTRUCTION14</td><td>output</td><td>CELL_E[4].OUT_FAN_TMIN[0]</td></tr>

<tr><td>C405APUDCDINSTRUCTION15</td><td>output</td><td>CELL_E[4].OUT_FAN_TMIN[1]</td></tr>

<tr><td>C405APUDCDINSTRUCTION16</td><td>output</td><td>CELL_E[4].OUT_FAN_TMIN[2]</td></tr>

<tr><td>C405APUDCDINSTRUCTION17</td><td>output</td><td>CELL_E[4].OUT_FAN_TMIN[3]</td></tr>

<tr><td>C405APUDCDINSTRUCTION18</td><td>output</td><td>CELL_E[5].OUT_FAN_TMIN[0]</td></tr>

<tr><td>C405APUDCDINSTRUCTION19</td><td>output</td><td>CELL_E[5].OUT_FAN_TMIN[1]</td></tr>

<tr><td>C405APUDCDINSTRUCTION2</td><td>output</td><td>CELL_E[1].OUT_FAN_TMIN[0]</td></tr>

<tr><td>C405APUDCDINSTRUCTION20</td><td>output</td><td>CELL_E[5].OUT_FAN_TMIN[2]</td></tr>

<tr><td>C405APUDCDINSTRUCTION21</td><td>output</td><td>CELL_E[5].OUT_FAN_TMIN[3]</td></tr>

<tr><td>C405APUDCDINSTRUCTION22</td><td>output</td><td>CELL_E[6].OUT_FAN_TMIN[0]</td></tr>

<tr><td>C405APUDCDINSTRUCTION23</td><td>output</td><td>CELL_E[6].OUT_FAN_TMIN[1]</td></tr>

<tr><td>C405APUDCDINSTRUCTION24</td><td>output</td><td>CELL_E[6].OUT_FAN_TMIN[2]</td></tr>

<tr><td>C405APUDCDINSTRUCTION25</td><td>output</td><td>CELL_E[6].OUT_FAN_TMIN[3]</td></tr>

<tr><td>C405APUDCDINSTRUCTION26</td><td>output</td><td>CELL_E[7].OUT_FAN_TMIN[0]</td></tr>

<tr><td>C405APUDCDINSTRUCTION27</td><td>output</td><td>CELL_E[7].OUT_FAN_TMIN[1]</td></tr>

<tr><td>C405APUDCDINSTRUCTION28</td><td>output</td><td>CELL_E[7].OUT_FAN_TMIN[2]</td></tr>

<tr><td>C405APUDCDINSTRUCTION29</td><td>output</td><td>CELL_E[7].OUT_FAN_TMIN[3]</td></tr>

<tr><td>C405APUDCDINSTRUCTION3</td><td>output</td><td>CELL_E[1].OUT_FAN_TMIN[1]</td></tr>

<tr><td>C405APUDCDINSTRUCTION30</td><td>output</td><td>CELL_E[8].OUT_FAN_TMIN[0]</td></tr>

<tr><td>C405APUDCDINSTRUCTION31</td><td>output</td><td>CELL_E[8].OUT_FAN_TMIN[1]</td></tr>

<tr><td>C405APUDCDINSTRUCTION4</td><td>output</td><td>CELL_E[1].OUT_FAN_TMIN[2]</td></tr>

<tr><td>C405APUDCDINSTRUCTION5</td><td>output</td><td>CELL_E[1].OUT_FAN_TMIN[3]</td></tr>

<tr><td>C405APUDCDINSTRUCTION6</td><td>output</td><td>CELL_E[2].OUT_FAN_TMIN[0]</td></tr>

<tr><td>C405APUDCDINSTRUCTION7</td><td>output</td><td>CELL_E[2].OUT_FAN_TMIN[1]</td></tr>

<tr><td>C405APUDCDINSTRUCTION8</td><td>output</td><td>CELL_E[2].OUT_FAN_TMIN[2]</td></tr>

<tr><td>C405APUDCDINSTRUCTION9</td><td>output</td><td>CELL_E[2].OUT_FAN_TMIN[3]</td></tr>

<tr><td>C405APUEXEFLUSH</td><td>output</td><td>CELL_E[8].OUT_FAN_TMIN[2]</td></tr>

<tr><td>C405APUEXEHOLD</td><td>output</td><td>CELL_E[8].OUT_FAN_TMIN[3]</td></tr>

<tr><td>C405APUEXELOADDBUS0</td><td>output</td><td>CELL_E[9].OUT_FAN_TMIN[0]</td></tr>

<tr><td>C405APUEXELOADDBUS1</td><td>output</td><td>CELL_E[9].OUT_FAN_TMIN[1]</td></tr>

<tr><td>C405APUEXELOADDBUS10</td><td>output</td><td>CELL_E[11].OUT_FAN_TMIN[2]</td></tr>

<tr><td>C405APUEXELOADDBUS11</td><td>output</td><td>CELL_E[11].OUT_FAN_TMIN[3]</td></tr>

<tr><td>C405APUEXELOADDBUS12</td><td>output</td><td>CELL_E[12].OUT_FAN_TMIN[0]</td></tr>

<tr><td>C405APUEXELOADDBUS13</td><td>output</td><td>CELL_E[12].OUT_FAN_TMIN[1]</td></tr>

<tr><td>C405APUEXELOADDBUS14</td><td>output</td><td>CELL_E[12].OUT_FAN_TMIN[2]</td></tr>

<tr><td>C405APUEXELOADDBUS15</td><td>output</td><td>CELL_E[12].OUT_FAN_TMIN[3]</td></tr>

<tr><td>C405APUEXELOADDBUS16</td><td>output</td><td>CELL_E[13].OUT_FAN_TMIN[0]</td></tr>

<tr><td>C405APUEXELOADDBUS17</td><td>output</td><td>CELL_E[13].OUT_FAN_TMIN[1]</td></tr>

<tr><td>C405APUEXELOADDBUS18</td><td>output</td><td>CELL_E[13].OUT_FAN_TMIN[2]</td></tr>

<tr><td>C405APUEXELOADDBUS19</td><td>output</td><td>CELL_E[13].OUT_FAN_TMIN[3]</td></tr>

<tr><td>C405APUEXELOADDBUS2</td><td>output</td><td>CELL_E[9].OUT_FAN_TMIN[2]</td></tr>

<tr><td>C405APUEXELOADDBUS20</td><td>output</td><td>CELL_E[14].OUT_FAN_TMIN[0]</td></tr>

<tr><td>C405APUEXELOADDBUS21</td><td>output</td><td>CELL_E[14].OUT_FAN_TMIN[1]</td></tr>

<tr><td>C405APUEXELOADDBUS22</td><td>output</td><td>CELL_E[14].OUT_FAN_TMIN[2]</td></tr>

<tr><td>C405APUEXELOADDBUS23</td><td>output</td><td>CELL_E[14].OUT_FAN_TMIN[3]</td></tr>

<tr><td>C405APUEXELOADDBUS24</td><td>output</td><td>CELL_E[15].OUT_FAN_TMIN[0]</td></tr>

<tr><td>C405APUEXELOADDBUS25</td><td>output</td><td>CELL_E[15].OUT_FAN_TMIN[1]</td></tr>

<tr><td>C405APUEXELOADDBUS26</td><td>output</td><td>CELL_E[15].OUT_FAN_TMIN[2]</td></tr>

<tr><td>C405APUEXELOADDBUS27</td><td>output</td><td>CELL_E[15].OUT_FAN_TMIN[3]</td></tr>

<tr><td>C405APUEXELOADDBUS28</td><td>output</td><td>CELL_E[0].OUT_FAN_TMIN[4]</td></tr>

<tr><td>C405APUEXELOADDBUS29</td><td>output</td><td>CELL_E[0].OUT_FAN_TMIN[5]</td></tr>

<tr><td>C405APUEXELOADDBUS3</td><td>output</td><td>CELL_E[9].OUT_FAN_TMIN[3]</td></tr>

<tr><td>C405APUEXELOADDBUS30</td><td>output</td><td>CELL_E[1].OUT_FAN_TMIN[4]</td></tr>

<tr><td>C405APUEXELOADDBUS31</td><td>output</td><td>CELL_E[1].OUT_FAN_TMIN[5]</td></tr>

<tr><td>C405APUEXELOADDBUS4</td><td>output</td><td>CELL_E[10].OUT_FAN_TMIN[0]</td></tr>

<tr><td>C405APUEXELOADDBUS5</td><td>output</td><td>CELL_E[10].OUT_FAN_TMIN[1]</td></tr>

<tr><td>C405APUEXELOADDBUS6</td><td>output</td><td>CELL_E[10].OUT_FAN_TMIN[2]</td></tr>

<tr><td>C405APUEXELOADDBUS7</td><td>output</td><td>CELL_E[10].OUT_FAN_TMIN[3]</td></tr>

<tr><td>C405APUEXELOADDBUS8</td><td>output</td><td>CELL_E[11].OUT_FAN_TMIN[0]</td></tr>

<tr><td>C405APUEXELOADDBUS9</td><td>output</td><td>CELL_E[11].OUT_FAN_TMIN[1]</td></tr>

<tr><td>C405APUEXELOADDVALID</td><td>output</td><td>CELL_E[2].OUT_FAN_TMIN[4]</td></tr>

<tr><td>C405APUEXERADATA0</td><td>output</td><td>CELL_E[2].OUT_FAN_TMIN[5]</td></tr>

<tr><td>C405APUEXERADATA1</td><td>output</td><td>CELL_E[3].OUT_FAN_TMIN[4]</td></tr>

<tr><td>C405APUEXERADATA10</td><td>output</td><td>CELL_E[7].OUT_FAN_TMIN[5]</td></tr>

<tr><td>C405APUEXERADATA11</td><td>output</td><td>CELL_E[8].OUT_FAN_TMIN[4]</td></tr>

<tr><td>C405APUEXERADATA12</td><td>output</td><td>CELL_E[8].OUT_FAN_TMIN[5]</td></tr>

<tr><td>C405APUEXERADATA13</td><td>output</td><td>CELL_E[9].OUT_FAN_TMIN[4]</td></tr>

<tr><td>C405APUEXERADATA14</td><td>output</td><td>CELL_E[9].OUT_FAN_TMIN[5]</td></tr>

<tr><td>C405APUEXERADATA15</td><td>output</td><td>CELL_E[10].OUT_FAN_TMIN[4]</td></tr>

<tr><td>C405APUEXERADATA16</td><td>output</td><td>CELL_E[10].OUT_FAN_TMIN[5]</td></tr>

<tr><td>C405APUEXERADATA17</td><td>output</td><td>CELL_E[11].OUT_FAN_TMIN[4]</td></tr>

<tr><td>C405APUEXERADATA18</td><td>output</td><td>CELL_E[11].OUT_FAN_TMIN[5]</td></tr>

<tr><td>C405APUEXERADATA19</td><td>output</td><td>CELL_E[12].OUT_FAN_TMIN[4]</td></tr>

<tr><td>C405APUEXERADATA2</td><td>output</td><td>CELL_E[3].OUT_FAN_TMIN[5]</td></tr>

<tr><td>C405APUEXERADATA20</td><td>output</td><td>CELL_E[12].OUT_FAN_TMIN[5]</td></tr>

<tr><td>C405APUEXERADATA21</td><td>output</td><td>CELL_E[13].OUT_FAN_TMIN[4]</td></tr>

<tr><td>C405APUEXERADATA22</td><td>output</td><td>CELL_E[13].OUT_FAN_TMIN[5]</td></tr>

<tr><td>C405APUEXERADATA23</td><td>output</td><td>CELL_E[14].OUT_FAN_TMIN[4]</td></tr>

<tr><td>C405APUEXERADATA24</td><td>output</td><td>CELL_E[14].OUT_FAN_TMIN[5]</td></tr>

<tr><td>C405APUEXERADATA25</td><td>output</td><td>CELL_E[15].OUT_FAN_TMIN[4]</td></tr>

<tr><td>C405APUEXERADATA26</td><td>output</td><td>CELL_E[15].OUT_FAN_TMIN[5]</td></tr>

<tr><td>C405APUEXERADATA27</td><td>output</td><td>CELL_E[0].OUT_FAN_TMIN[6]</td></tr>

<tr><td>C405APUEXERADATA28</td><td>output</td><td>CELL_E[0].OUT_FAN_TMIN[7]</td></tr>

<tr><td>C405APUEXERADATA29</td><td>output</td><td>CELL_E[1].OUT_FAN_TMIN[6]</td></tr>

<tr><td>C405APUEXERADATA3</td><td>output</td><td>CELL_E[4].OUT_FAN_TMIN[4]</td></tr>

<tr><td>C405APUEXERADATA30</td><td>output</td><td>CELL_E[1].OUT_FAN_TMIN[7]</td></tr>

<tr><td>C405APUEXERADATA31</td><td>output</td><td>CELL_E[2].OUT_FAN_TMIN[6]</td></tr>

<tr><td>C405APUEXERADATA4</td><td>output</td><td>CELL_E[4].OUT_FAN_TMIN[5]</td></tr>

<tr><td>C405APUEXERADATA5</td><td>output</td><td>CELL_E[5].OUT_FAN_TMIN[4]</td></tr>

<tr><td>C405APUEXERADATA6</td><td>output</td><td>CELL_E[5].OUT_FAN_TMIN[5]</td></tr>

<tr><td>C405APUEXERADATA7</td><td>output</td><td>CELL_E[6].OUT_FAN_TMIN[4]</td></tr>

<tr><td>C405APUEXERADATA8</td><td>output</td><td>CELL_E[6].OUT_FAN_TMIN[5]</td></tr>

<tr><td>C405APUEXERADATA9</td><td>output</td><td>CELL_E[7].OUT_FAN_TMIN[4]</td></tr>

<tr><td>C405APUEXERBDATA0</td><td>output</td><td>CELL_E[2].OUT_FAN_TMIN[7]</td></tr>

<tr><td>C405APUEXERBDATA1</td><td>output</td><td>CELL_E[3].OUT_FAN_TMIN[6]</td></tr>

<tr><td>C405APUEXERBDATA10</td><td>output</td><td>CELL_E[7].OUT_FAN_TMIN[7]</td></tr>

<tr><td>C405APUEXERBDATA11</td><td>output</td><td>CELL_E[8].OUT_FAN_TMIN[6]</td></tr>

<tr><td>C405APUEXERBDATA12</td><td>output</td><td>CELL_E[8].OUT_FAN_TMIN[7]</td></tr>

<tr><td>C405APUEXERBDATA13</td><td>output</td><td>CELL_E[9].OUT_FAN_TMIN[6]</td></tr>

<tr><td>C405APUEXERBDATA14</td><td>output</td><td>CELL_E[9].OUT_FAN_TMIN[7]</td></tr>

<tr><td>C405APUEXERBDATA15</td><td>output</td><td>CELL_E[10].OUT_FAN_TMIN[6]</td></tr>

<tr><td>C405APUEXERBDATA16</td><td>output</td><td>CELL_E[10].OUT_FAN_TMIN[7]</td></tr>

<tr><td>C405APUEXERBDATA17</td><td>output</td><td>CELL_E[11].OUT_FAN_TMIN[6]</td></tr>

<tr><td>C405APUEXERBDATA18</td><td>output</td><td>CELL_E[11].OUT_FAN_TMIN[7]</td></tr>

<tr><td>C405APUEXERBDATA19</td><td>output</td><td>CELL_E[12].OUT_FAN_TMIN[6]</td></tr>

<tr><td>C405APUEXERBDATA2</td><td>output</td><td>CELL_E[3].OUT_FAN_TMIN[7]</td></tr>

<tr><td>C405APUEXERBDATA20</td><td>output</td><td>CELL_E[12].OUT_FAN_TMIN[7]</td></tr>

<tr><td>C405APUEXERBDATA21</td><td>output</td><td>CELL_E[13].OUT_FAN_TMIN[6]</td></tr>

<tr><td>C405APUEXERBDATA22</td><td>output</td><td>CELL_E[13].OUT_FAN_TMIN[7]</td></tr>

<tr><td>C405APUEXERBDATA23</td><td>output</td><td>CELL_E[14].OUT_FAN_TMIN[6]</td></tr>

<tr><td>C405APUEXERBDATA24</td><td>output</td><td>CELL_E[14].OUT_FAN_TMIN[7]</td></tr>

<tr><td>C405APUEXERBDATA25</td><td>output</td><td>CELL_E[15].OUT_FAN_TMIN[6]</td></tr>

<tr><td>C405APUEXERBDATA26</td><td>output</td><td>CELL_E[15].OUT_FAN_TMIN[7]</td></tr>

<tr><td>C405APUEXERBDATA27</td><td>output</td><td>CELL_E[0].OUT_SEC_TMIN[15]</td></tr>

<tr><td>C405APUEXERBDATA28</td><td>output</td><td>CELL_E[0].OUT_SEC_TMIN[14]</td></tr>

<tr><td>C405APUEXERBDATA29</td><td>output</td><td>CELL_E[1].OUT_SEC_TMIN[15]</td></tr>

<tr><td>C405APUEXERBDATA3</td><td>output</td><td>CELL_E[4].OUT_FAN_TMIN[6]</td></tr>

<tr><td>C405APUEXERBDATA30</td><td>output</td><td>CELL_E[1].OUT_SEC_TMIN[14]</td></tr>

<tr><td>C405APUEXERBDATA31</td><td>output</td><td>CELL_E[2].OUT_SEC_TMIN[15]</td></tr>

<tr><td>C405APUEXERBDATA4</td><td>output</td><td>CELL_E[4].OUT_FAN_TMIN[7]</td></tr>

<tr><td>C405APUEXERBDATA5</td><td>output</td><td>CELL_E[5].OUT_FAN_TMIN[6]</td></tr>

<tr><td>C405APUEXERBDATA6</td><td>output</td><td>CELL_E[5].OUT_FAN_TMIN[7]</td></tr>

<tr><td>C405APUEXERBDATA7</td><td>output</td><td>CELL_E[6].OUT_FAN_TMIN[6]</td></tr>

<tr><td>C405APUEXERBDATA8</td><td>output</td><td>CELL_E[6].OUT_FAN_TMIN[7]</td></tr>

<tr><td>C405APUEXERBDATA9</td><td>output</td><td>CELL_E[7].OUT_FAN_TMIN[6]</td></tr>

<tr><td>C405APUEXEWDCNT0</td><td>output</td><td>CELL_E[2].OUT_SEC_TMIN[14]</td></tr>

<tr><td>C405APUEXEWDCNT1</td><td>output</td><td>CELL_E[3].OUT_SEC_TMIN[15]</td></tr>

<tr><td>C405APUMSRFE0</td><td>output</td><td>CELL_E[3].OUT_SEC_TMIN[14]</td></tr>

<tr><td>C405APUMSRFE1</td><td>output</td><td>CELL_E[4].OUT_SEC_TMIN[15]</td></tr>

<tr><td>C405APUWBBYTEEN0</td><td>output</td><td>CELL_E[4].OUT_SEC_TMIN[14]</td></tr>

<tr><td>C405APUWBBYTEEN1</td><td>output</td><td>CELL_E[5].OUT_SEC_TMIN[15]</td></tr>

<tr><td>C405APUWBBYTEEN2</td><td>output</td><td>CELL_E[5].OUT_SEC_TMIN[14]</td></tr>

<tr><td>C405APUWBBYTEEN3</td><td>output</td><td>CELL_E[6].OUT_SEC_TMIN[15]</td></tr>

<tr><td>C405APUWBENDIAN</td><td>output</td><td>CELL_E[6].OUT_SEC_TMIN[14]</td></tr>

<tr><td>C405APUWBFLUSH</td><td>output</td><td>CELL_E[7].OUT_SEC_TMIN[15]</td></tr>

<tr><td>C405APUWBHOLD</td><td>output</td><td>CELL_E[7].OUT_SEC_TMIN[14]</td></tr>

<tr><td>C405APUXERCA</td><td>output</td><td>CELL_E[8].OUT_SEC_TMIN[15]</td></tr>

<tr><td>C405CPMCORESLEEPREQ</td><td>output</td><td>CELL_W[14].OUT_FAN_TMIN[5]</td></tr>

<tr><td>C405CPMMSRCE</td><td>output</td><td>CELL_W[15].OUT_FAN_TMIN[4]</td></tr>

<tr><td>C405CPMMSREE</td><td>output</td><td>CELL_W[15].OUT_FAN_TMIN[5]</td></tr>

<tr><td>C405CPMTIMERIRQ</td><td>output</td><td>CELL_W[0].OUT_FAN_TMIN[6]</td></tr>

<tr><td>C405CPMTIMERRESETREQ</td><td>output</td><td>CELL_W[0].OUT_FAN_TMIN[7]</td></tr>

<tr><td>C405DBGLOADDATAONAPUDBUS</td><td>output</td><td>CELL_W[14].OUT_FAN_TMIN[7]</td></tr>

<tr><td>C405DBGMSRWE</td><td>output</td><td>CELL_W[15].OUT_FAN_TMIN[6]</td></tr>

<tr><td>C405DBGSTOPACK</td><td>output</td><td>CELL_W[15].OUT_FAN_TMIN[7]</td></tr>

<tr><td>C405DBGWBCOMPLETE</td><td>output</td><td>CELL_W[0].OUT_SEC_TMIN[15]</td></tr>

<tr><td>C405DBGWBFULL</td><td>output</td><td>CELL_W[0].OUT_SEC_TMIN[14]</td></tr>

<tr><td>C405DBGWBIAR0</td><td>output</td><td>CELL_W[1].OUT_SEC_TMIN[14]</td></tr>

<tr><td>C405DBGWBIAR1</td><td>output</td><td>CELL_W[13].OUT_SEC_TMIN[15]</td></tr>

<tr><td>C405DBGWBIAR10</td><td>output</td><td>CELL_W[14].OUT_SEC_TMIN[13]</td></tr>

<tr><td>C405DBGWBIAR11</td><td>output</td><td>CELL_W[2].OUT_FAN_TMIN[6]</td></tr>

<tr><td>C405DBGWBIAR12</td><td>output</td><td>CELL_W[2].OUT_FAN_TMIN[7]</td></tr>

<tr><td>C405DBGWBIAR13</td><td>output</td><td>CELL_W[3].OUT_SEC_TMIN[15]</td></tr>

<tr><td>C405DBGWBIAR14</td><td>output</td><td>CELL_W[3].OUT_SEC_TMIN[14]</td></tr>

<tr><td>C405DBGWBIAR15</td><td>output</td><td>CELL_W[3].OUT_SEC_TMIN[13]</td></tr>

<tr><td>C405DBGWBIAR16</td><td>output</td><td>CELL_W[3].OUT_SEC_TMIN[12]</td></tr>

<tr><td>C405DBGWBIAR17</td><td>output</td><td>CELL_W[4].OUT_SEC_TMIN[13]</td></tr>

<tr><td>C405DBGWBIAR18</td><td>output</td><td>CELL_W[4].OUT_SEC_TMIN[12]</td></tr>

<tr><td>C405DBGWBIAR19</td><td>output</td><td>CELL_W[12].OUT_FAN_TMIN[7]</td></tr>

<tr><td>C405DBGWBIAR2</td><td>output</td><td>CELL_W[13].OUT_SEC_TMIN[14]</td></tr>

<tr><td>C405DBGWBIAR20</td><td>output</td><td>CELL_W[15].OUT_SEC_TMIN[13]</td></tr>

<tr><td>C405DBGWBIAR21</td><td>output</td><td>CELL_W[0].OUT_SEC_TMIN[12]</td></tr>

<tr><td>C405DBGWBIAR22</td><td>output</td><td>CELL_W[1].OUT_SEC_TMIN[12]</td></tr>

<tr><td>C405DBGWBIAR23</td><td>output</td><td>CELL_W[13].OUT_SEC_TMIN[12]</td></tr>

<tr><td>C405DBGWBIAR24</td><td>output</td><td>CELL_W[14].OUT_SEC_TMIN[12]</td></tr>

<tr><td>C405DBGWBIAR25</td><td>output</td><td>CELL_W[15].OUT_SEC_TMIN[12]</td></tr>

<tr><td>C405DBGWBIAR26</td><td>output</td><td>CELL_W[0].OUT_SEC_TMIN[11]</td></tr>

<tr><td>C405DBGWBIAR27</td><td>output</td><td>CELL_W[1].OUT_SEC_TMIN[11]</td></tr>

<tr><td>C405DBGWBIAR28</td><td>output</td><td>CELL_W[2].OUT_SEC_TMIN[11]</td></tr>

<tr><td>C405DBGWBIAR29</td><td>output</td><td>CELL_W[3].OUT_SEC_TMIN[11]</td></tr>

<tr><td>C405DBGWBIAR3</td><td>output</td><td>CELL_W[14].OUT_SEC_TMIN[15]</td></tr>

<tr><td>C405DBGWBIAR4</td><td>output</td><td>CELL_W[14].OUT_SEC_TMIN[14]</td></tr>

<tr><td>C405DBGWBIAR5</td><td>output</td><td>CELL_W[15].OUT_SEC_TMIN[15]</td></tr>

<tr><td>C405DBGWBIAR6</td><td>output</td><td>CELL_W[15].OUT_SEC_TMIN[14]</td></tr>

<tr><td>C405DBGWBIAR7</td><td>output</td><td>CELL_W[0].OUT_SEC_TMIN[13]</td></tr>

<tr><td>C405DBGWBIAR8</td><td>output</td><td>CELL_W[1].OUT_SEC_TMIN[13]</td></tr>

<tr><td>C405DBGWBIAR9</td><td>output</td><td>CELL_W[13].OUT_SEC_TMIN[13]</td></tr>

<tr><td>C405DCRABUS0</td><td>output</td><td>CELL_E[8].OUT_SEC_TMIN[14]</td></tr>

<tr><td>C405DCRABUS1</td><td>output</td><td>CELL_E[9].OUT_SEC_TMIN[15]</td></tr>

<tr><td>C405DCRABUS2</td><td>output</td><td>CELL_E[9].OUT_SEC_TMIN[14]</td></tr>

<tr><td>C405DCRABUS3</td><td>output</td><td>CELL_E[10].OUT_SEC_TMIN[15]</td></tr>

<tr><td>C405DCRABUS4</td><td>output</td><td>CELL_E[10].OUT_SEC_TMIN[14]</td></tr>

<tr><td>C405DCRABUS5</td><td>output</td><td>CELL_E[11].OUT_SEC_TMIN[15]</td></tr>

<tr><td>C405DCRABUS6</td><td>output</td><td>CELL_E[11].OUT_SEC_TMIN[14]</td></tr>

<tr><td>C405DCRABUS7</td><td>output</td><td>CELL_E[12].OUT_SEC_TMIN[15]</td></tr>

<tr><td>C405DCRABUS8</td><td>output</td><td>CELL_E[12].OUT_SEC_TMIN[14]</td></tr>

<tr><td>C405DCRABUS9</td><td>output</td><td>CELL_E[13].OUT_SEC_TMIN[15]</td></tr>

<tr><td>C405DCRDBUSOUT0</td><td>output</td><td>CELL_E[13].OUT_SEC_TMIN[14]</td></tr>

<tr><td>C405DCRDBUSOUT1</td><td>output</td><td>CELL_E[14].OUT_SEC_TMIN[15]</td></tr>

<tr><td>C405DCRDBUSOUT10</td><td>output</td><td>CELL_E[5].OUT_SEC_TMIN[13]</td></tr>

<tr><td>C405DCRDBUSOUT11</td><td>output</td><td>CELL_E[6].OUT_SEC_TMIN[13]</td></tr>

<tr><td>C405DCRDBUSOUT12</td><td>output</td><td>CELL_E[7].OUT_SEC_TMIN[13]</td></tr>

<tr><td>C405DCRDBUSOUT13</td><td>output</td><td>CELL_E[8].OUT_SEC_TMIN[13]</td></tr>

<tr><td>C405DCRDBUSOUT14</td><td>output</td><td>CELL_E[9].OUT_SEC_TMIN[13]</td></tr>

<tr><td>C405DCRDBUSOUT15</td><td>output</td><td>CELL_E[10].OUT_SEC_TMIN[13]</td></tr>

<tr><td>C405DCRDBUSOUT16</td><td>output</td><td>CELL_E[11].OUT_SEC_TMIN[13]</td></tr>

<tr><td>C405DCRDBUSOUT17</td><td>output</td><td>CELL_E[12].OUT_SEC_TMIN[13]</td></tr>

<tr><td>C405DCRDBUSOUT18</td><td>output</td><td>CELL_E[13].OUT_SEC_TMIN[13]</td></tr>

<tr><td>C405DCRDBUSOUT19</td><td>output</td><td>CELL_E[14].OUT_SEC_TMIN[13]</td></tr>

<tr><td>C405DCRDBUSOUT2</td><td>output</td><td>CELL_E[14].OUT_SEC_TMIN[14]</td></tr>

<tr><td>C405DCRDBUSOUT20</td><td>output</td><td>CELL_E[15].OUT_SEC_TMIN[13]</td></tr>

<tr><td>C405DCRDBUSOUT21</td><td>output</td><td>CELL_E[0].OUT_SEC_TMIN[12]</td></tr>

<tr><td>C405DCRDBUSOUT22</td><td>output</td><td>CELL_E[1].OUT_SEC_TMIN[12]</td></tr>

<tr><td>C405DCRDBUSOUT23</td><td>output</td><td>CELL_E[2].OUT_SEC_TMIN[12]</td></tr>

<tr><td>C405DCRDBUSOUT24</td><td>output</td><td>CELL_E[3].OUT_SEC_TMIN[12]</td></tr>

<tr><td>C405DCRDBUSOUT25</td><td>output</td><td>CELL_E[4].OUT_SEC_TMIN[12]</td></tr>

<tr><td>C405DCRDBUSOUT26</td><td>output</td><td>CELL_E[5].OUT_SEC_TMIN[12]</td></tr>

<tr><td>C405DCRDBUSOUT27</td><td>output</td><td>CELL_E[6].OUT_SEC_TMIN[12]</td></tr>

<tr><td>C405DCRDBUSOUT28</td><td>output</td><td>CELL_E[7].OUT_SEC_TMIN[12]</td></tr>

<tr><td>C405DCRDBUSOUT29</td><td>output</td><td>CELL_E[8].OUT_SEC_TMIN[12]</td></tr>

<tr><td>C405DCRDBUSOUT3</td><td>output</td><td>CELL_E[15].OUT_SEC_TMIN[15]</td></tr>

<tr><td>C405DCRDBUSOUT30</td><td>output</td><td>CELL_E[9].OUT_SEC_TMIN[12]</td></tr>

<tr><td>C405DCRDBUSOUT31</td><td>output</td><td>CELL_E[10].OUT_SEC_TMIN[12]</td></tr>

<tr><td>C405DCRDBUSOUT4</td><td>output</td><td>CELL_E[15].OUT_SEC_TMIN[14]</td></tr>

<tr><td>C405DCRDBUSOUT5</td><td>output</td><td>CELL_E[0].OUT_SEC_TMIN[13]</td></tr>

<tr><td>C405DCRDBUSOUT6</td><td>output</td><td>CELL_E[1].OUT_SEC_TMIN[13]</td></tr>

<tr><td>C405DCRDBUSOUT7</td><td>output</td><td>CELL_E[2].OUT_SEC_TMIN[13]</td></tr>

<tr><td>C405DCRDBUSOUT8</td><td>output</td><td>CELL_E[3].OUT_SEC_TMIN[13]</td></tr>

<tr><td>C405DCRDBUSOUT9</td><td>output</td><td>CELL_E[4].OUT_SEC_TMIN[13]</td></tr>

<tr><td>C405DCRREAD</td><td>output</td><td>CELL_E[11].OUT_SEC_TMIN[12]</td></tr>

<tr><td>C405DCRWRITE</td><td>output</td><td>CELL_E[12].OUT_SEC_TMIN[12]</td></tr>

<tr><td>C405DSOCMCACHEABLE</td><td>output</td><td>CELL_S[0].OUT_TEST[6]</td></tr>

<tr><td>C405DSOCMGUARDED</td><td>output</td><td>CELL_S[1].OUT_TEST[0]</td></tr>

<tr><td>C405DSOCMSTRINGMULTIPLE</td><td>output</td><td>CELL_S[1].OUT_TEST[2]</td></tr>

<tr><td>C405DSOCMU0ATTR</td><td>output</td><td>CELL_S[2].OUT_TEST[2]</td></tr>

<tr><td>C405ISOCMCACHEABLE</td><td>output</td><td>CELL_S[7].OUT_SEC_TMIN[10]</td></tr>

<tr><td>C405ISOCMCONTEXTSYNC</td><td>output</td><td>CELL_S[7].OUT_SEC_TMIN[9]</td></tr>

<tr><td>C405ISOCMU0ATTR</td><td>output</td><td>CELL_S[0].OUT_TEST[4]</td></tr>

<tr><td>C405JTGCAPTUREDR</td><td>output</td><td>CELL_N[4].OUT_SEC_TMIN[14]</td></tr>

<tr><td>C405JTGEXTEST</td><td>output</td><td>CELL_N[7].OUT_SEC_TMIN[15]</td></tr>

<tr><td>C405JTGPGMOUT</td><td>output</td><td>CELL_N[7].OUT_SEC_TMIN[14]</td></tr>

<tr><td>C405JTGSHIFTDR</td><td>output</td><td>CELL_N[0].OUT_SEC_TMIN[13]</td></tr>

<tr><td>C405JTGTDO</td><td>output</td><td>CELL_N[1].OUT_SEC_TMIN[13]</td></tr>

<tr><td>C405JTGTDOEN</td><td>output</td><td>CELL_N[2].OUT_SEC_TMIN[13]</td></tr>

<tr><td>C405JTGUPDATEDR</td><td>output</td><td>CELL_N[3].OUT_SEC_TMIN[13]</td></tr>

<tr><td>C405LSSDDIAGABISTDONE</td><td>output</td><td>CELL_S[1].OUT_SEC_TMIN[9]</td></tr>

<tr><td>C405LSSDDIAGOUT</td><td>output</td><td>CELL_S[1].OUT_SEC_TMIN[8]</td></tr>

<tr><td>C405LSSDSCANOUT0</td><td>output</td><td>CELL_S[2].OUT_SEC_TMIN[8]</td></tr>

<tr><td>C405LSSDSCANOUT1</td><td>output</td><td>CELL_S[2].OUT_TEST[0]</td></tr>

<tr><td>C405LSSDSCANOUT2</td><td>output</td><td>CELL_S[3].OUT_SEC_TMIN[11]</td></tr>

<tr><td>C405LSSDSCANOUT3</td><td>output</td><td>CELL_S[3].OUT_SEC_TMIN[10]</td></tr>

<tr><td>C405LSSDSCANOUT4</td><td>output</td><td>CELL_S[4].OUT_SEC_TMIN[11]</td></tr>

<tr><td>C405LSSDSCANOUT5</td><td>output</td><td>CELL_S[4].OUT_SEC_TMIN[10]</td></tr>

<tr><td>C405LSSDSCANOUT6</td><td>output</td><td>CELL_S[5].OUT_SEC_TMIN[11]</td></tr>

<tr><td>C405LSSDSCANOUT7</td><td>output</td><td>CELL_S[5].OUT_SEC_TMIN[10]</td></tr>

<tr><td>C405LSSDSCANOUT8</td><td>output</td><td>CELL_S[6].OUT_TEST[0]</td></tr>

<tr><td>C405LSSDSCANOUT9</td><td>output</td><td>CELL_S[6].OUT_TEST[2]</td></tr>

<tr><td>C405PLBDCUABORT</td><td>output</td><td>CELL_W[1].OUT_FAN_TMIN[7]</td></tr>

<tr><td>C405PLBDCUABUS0</td><td>output</td><td>CELL_W[11].OUT_FAN_TMIN[4]</td></tr>

<tr><td>C405PLBDCUABUS1</td><td>output</td><td>CELL_W[11].OUT_FAN_TMIN[5]</td></tr>

<tr><td>C405PLBDCUABUS10</td><td>output</td><td>CELL_W[9].OUT_FAN_TMIN[6]</td></tr>

<tr><td>C405PLBDCUABUS11</td><td>output</td><td>CELL_W[9].OUT_FAN_TMIN[7]</td></tr>

<tr><td>C405PLBDCUABUS12</td><td>output</td><td>CELL_W[8].OUT_FAN_TMIN[4]</td></tr>

<tr><td>C405PLBDCUABUS13</td><td>output</td><td>CELL_W[8].OUT_FAN_TMIN[5]</td></tr>

<tr><td>C405PLBDCUABUS14</td><td>output</td><td>CELL_W[8].OUT_FAN_TMIN[6]</td></tr>

<tr><td>C405PLBDCUABUS15</td><td>output</td><td>CELL_W[8].OUT_FAN_TMIN[7]</td></tr>

<tr><td>C405PLBDCUABUS16</td><td>output</td><td>CELL_W[7].OUT_FAN_TMIN[4]</td></tr>

<tr><td>C405PLBDCUABUS17</td><td>output</td><td>CELL_W[7].OUT_FAN_TMIN[5]</td></tr>

<tr><td>C405PLBDCUABUS18</td><td>output</td><td>CELL_W[7].OUT_FAN_TMIN[6]</td></tr>

<tr><td>C405PLBDCUABUS19</td><td>output</td><td>CELL_W[7].OUT_FAN_TMIN[7]</td></tr>

<tr><td>C405PLBDCUABUS2</td><td>output</td><td>CELL_W[11].OUT_FAN_TMIN[6]</td></tr>

<tr><td>C405PLBDCUABUS20</td><td>output</td><td>CELL_W[6].OUT_FAN_TMIN[4]</td></tr>

<tr><td>C405PLBDCUABUS21</td><td>output</td><td>CELL_W[6].OUT_FAN_TMIN[5]</td></tr>

<tr><td>C405PLBDCUABUS22</td><td>output</td><td>CELL_W[6].OUT_FAN_TMIN[6]</td></tr>

<tr><td>C405PLBDCUABUS23</td><td>output</td><td>CELL_W[6].OUT_FAN_TMIN[7]</td></tr>

<tr><td>C405PLBDCUABUS24</td><td>output</td><td>CELL_W[5].OUT_FAN_TMIN[4]</td></tr>

<tr><td>C405PLBDCUABUS25</td><td>output</td><td>CELL_W[5].OUT_FAN_TMIN[5]</td></tr>

<tr><td>C405PLBDCUABUS26</td><td>output</td><td>CELL_W[5].OUT_FAN_TMIN[6]</td></tr>

<tr><td>C405PLBDCUABUS27</td><td>output</td><td>CELL_W[5].OUT_FAN_TMIN[7]</td></tr>

<tr><td>C405PLBDCUABUS28</td><td>output</td><td>CELL_W[4].OUT_FAN_TMIN[4]</td></tr>

<tr><td>C405PLBDCUABUS29</td><td>output</td><td>CELL_W[4].OUT_FAN_TMIN[5]</td></tr>

<tr><td>C405PLBDCUABUS3</td><td>output</td><td>CELL_W[11].OUT_FAN_TMIN[7]</td></tr>

<tr><td>C405PLBDCUABUS30</td><td>output</td><td>CELL_W[4].OUT_FAN_TMIN[6]</td></tr>

<tr><td>C405PLBDCUABUS31</td><td>output</td><td>CELL_W[4].OUT_FAN_TMIN[7]</td></tr>

<tr><td>C405PLBDCUABUS4</td><td>output</td><td>CELL_W[10].OUT_FAN_TMIN[4]</td></tr>

<tr><td>C405PLBDCUABUS5</td><td>output</td><td>CELL_W[10].OUT_FAN_TMIN[5]</td></tr>

<tr><td>C405PLBDCUABUS6</td><td>output</td><td>CELL_W[10].OUT_FAN_TMIN[6]</td></tr>

<tr><td>C405PLBDCUABUS7</td><td>output</td><td>CELL_W[10].OUT_FAN_TMIN[7]</td></tr>

<tr><td>C405PLBDCUABUS8</td><td>output</td><td>CELL_W[9].OUT_FAN_TMIN[4]</td></tr>

<tr><td>C405PLBDCUABUS9</td><td>output</td><td>CELL_W[9].OUT_FAN_TMIN[5]</td></tr>

<tr><td>C405PLBDCUBE0</td><td>output</td><td>CELL_W[13].OUT_FAN_TMIN[4]</td></tr>

<tr><td>C405PLBDCUBE1</td><td>output</td><td>CELL_W[13].OUT_FAN_TMIN[5]</td></tr>

<tr><td>C405PLBDCUBE2</td><td>output</td><td>CELL_W[13].OUT_FAN_TMIN[6]</td></tr>

<tr><td>C405PLBDCUBE3</td><td>output</td><td>CELL_W[13].OUT_FAN_TMIN[7]</td></tr>

<tr><td>C405PLBDCUBE4</td><td>output</td><td>CELL_W[3].OUT_FAN_TMIN[4]</td></tr>

<tr><td>C405PLBDCUBE5</td><td>output</td><td>CELL_W[3].OUT_FAN_TMIN[5]</td></tr>

<tr><td>C405PLBDCUBE6</td><td>output</td><td>CELL_W[3].OUT_FAN_TMIN[6]</td></tr>

<tr><td>C405PLBDCUBE7</td><td>output</td><td>CELL_W[3].OUT_FAN_TMIN[7]</td></tr>

<tr><td>C405PLBDCUCACHEABLE</td><td>output</td><td>CELL_W[12].OUT_FAN_TMIN[6]</td></tr>

<tr><td>C405PLBDCUGUARDED</td><td>output</td><td>CELL_W[2].OUT_FAN_TMIN[4]</td></tr>

<tr><td>C405PLBDCUPRIORITY0</td><td>output</td><td>CELL_W[1].OUT_FAN_TMIN[5]</td></tr>

<tr><td>C405PLBDCUPRIORITY1</td><td>output</td><td>CELL_W[1].OUT_FAN_TMIN[6]</td></tr>

<tr><td>C405PLBDCUREQUEST</td><td>output</td><td>CELL_W[1].OUT_FAN_TMIN[4]</td></tr>

<tr><td>C405PLBDCURNW</td><td>output</td><td>CELL_W[1].OUT_SEC_TMIN[15]</td></tr>

<tr><td>C405PLBDCUSIZE2</td><td>output</td><td>CELL_W[12].OUT_FAN_TMIN[4]</td></tr>

<tr><td>C405PLBDCUU0ATTR</td><td>output</td><td>CELL_W[12].OUT_FAN_TMIN[5]</td></tr>

<tr><td>C405PLBDCUWRDBUS0</td><td>output</td><td>CELL_W[15].OUT_FAN_TMIN[0]</td></tr>

<tr><td>C405PLBDCUWRDBUS1</td><td>output</td><td>CELL_W[15].OUT_FAN_TMIN[1]</td></tr>

<tr><td>C405PLBDCUWRDBUS10</td><td>output</td><td>CELL_W[13].OUT_FAN_TMIN[2]</td></tr>

<tr><td>C405PLBDCUWRDBUS11</td><td>output</td><td>CELL_W[13].OUT_FAN_TMIN[3]</td></tr>

<tr><td>C405PLBDCUWRDBUS12</td><td>output</td><td>CELL_W[12].OUT_FAN_TMIN[0]</td></tr>

<tr><td>C405PLBDCUWRDBUS13</td><td>output</td><td>CELL_W[12].OUT_FAN_TMIN[1]</td></tr>

<tr><td>C405PLBDCUWRDBUS14</td><td>output</td><td>CELL_W[12].OUT_FAN_TMIN[2]</td></tr>

<tr><td>C405PLBDCUWRDBUS15</td><td>output</td><td>CELL_W[12].OUT_FAN_TMIN[3]</td></tr>

<tr><td>C405PLBDCUWRDBUS16</td><td>output</td><td>CELL_W[11].OUT_FAN_TMIN[0]</td></tr>

<tr><td>C405PLBDCUWRDBUS17</td><td>output</td><td>CELL_W[11].OUT_FAN_TMIN[1]</td></tr>

<tr><td>C405PLBDCUWRDBUS18</td><td>output</td><td>CELL_W[11].OUT_FAN_TMIN[2]</td></tr>

<tr><td>C405PLBDCUWRDBUS19</td><td>output</td><td>CELL_W[11].OUT_FAN_TMIN[3]</td></tr>

<tr><td>C405PLBDCUWRDBUS2</td><td>output</td><td>CELL_W[15].OUT_FAN_TMIN[2]</td></tr>

<tr><td>C405PLBDCUWRDBUS20</td><td>output</td><td>CELL_W[10].OUT_FAN_TMIN[0]</td></tr>

<tr><td>C405PLBDCUWRDBUS21</td><td>output</td><td>CELL_W[10].OUT_FAN_TMIN[1]</td></tr>

<tr><td>C405PLBDCUWRDBUS22</td><td>output</td><td>CELL_W[10].OUT_FAN_TMIN[2]</td></tr>

<tr><td>C405PLBDCUWRDBUS23</td><td>output</td><td>CELL_W[10].OUT_FAN_TMIN[3]</td></tr>

<tr><td>C405PLBDCUWRDBUS24</td><td>output</td><td>CELL_W[9].OUT_FAN_TMIN[0]</td></tr>

<tr><td>C405PLBDCUWRDBUS25</td><td>output</td><td>CELL_W[9].OUT_FAN_TMIN[1]</td></tr>

<tr><td>C405PLBDCUWRDBUS26</td><td>output</td><td>CELL_W[9].OUT_FAN_TMIN[2]</td></tr>

<tr><td>C405PLBDCUWRDBUS27</td><td>output</td><td>CELL_W[9].OUT_FAN_TMIN[3]</td></tr>

<tr><td>C405PLBDCUWRDBUS28</td><td>output</td><td>CELL_W[8].OUT_FAN_TMIN[0]</td></tr>

<tr><td>C405PLBDCUWRDBUS29</td><td>output</td><td>CELL_W[8].OUT_FAN_TMIN[1]</td></tr>

<tr><td>C405PLBDCUWRDBUS3</td><td>output</td><td>CELL_W[15].OUT_FAN_TMIN[3]</td></tr>

<tr><td>C405PLBDCUWRDBUS30</td><td>output</td><td>CELL_W[8].OUT_FAN_TMIN[2]</td></tr>

<tr><td>C405PLBDCUWRDBUS31</td><td>output</td><td>CELL_W[8].OUT_FAN_TMIN[3]</td></tr>

<tr><td>C405PLBDCUWRDBUS32</td><td>output</td><td>CELL_W[7].OUT_FAN_TMIN[0]</td></tr>

<tr><td>C405PLBDCUWRDBUS33</td><td>output</td><td>CELL_W[7].OUT_FAN_TMIN[1]</td></tr>

<tr><td>C405PLBDCUWRDBUS34</td><td>output</td><td>CELL_W[7].OUT_FAN_TMIN[2]</td></tr>

<tr><td>C405PLBDCUWRDBUS35</td><td>output</td><td>CELL_W[7].OUT_FAN_TMIN[3]</td></tr>

<tr><td>C405PLBDCUWRDBUS36</td><td>output</td><td>CELL_W[6].OUT_FAN_TMIN[0]</td></tr>

<tr><td>C405PLBDCUWRDBUS37</td><td>output</td><td>CELL_W[6].OUT_FAN_TMIN[1]</td></tr>

<tr><td>C405PLBDCUWRDBUS38</td><td>output</td><td>CELL_W[6].OUT_FAN_TMIN[2]</td></tr>

<tr><td>C405PLBDCUWRDBUS39</td><td>output</td><td>CELL_W[6].OUT_FAN_TMIN[3]</td></tr>

<tr><td>C405PLBDCUWRDBUS4</td><td>output</td><td>CELL_W[14].OUT_FAN_TMIN[0]</td></tr>

<tr><td>C405PLBDCUWRDBUS40</td><td>output</td><td>CELL_W[5].OUT_FAN_TMIN[0]</td></tr>

<tr><td>C405PLBDCUWRDBUS41</td><td>output</td><td>CELL_W[5].OUT_FAN_TMIN[1]</td></tr>

<tr><td>C405PLBDCUWRDBUS42</td><td>output</td><td>CELL_W[5].OUT_FAN_TMIN[2]</td></tr>

<tr><td>C405PLBDCUWRDBUS43</td><td>output</td><td>CELL_W[5].OUT_FAN_TMIN[3]</td></tr>

<tr><td>C405PLBDCUWRDBUS44</td><td>output</td><td>CELL_W[4].OUT_FAN_TMIN[0]</td></tr>

<tr><td>C405PLBDCUWRDBUS45</td><td>output</td><td>CELL_W[4].OUT_FAN_TMIN[1]</td></tr>

<tr><td>C405PLBDCUWRDBUS46</td><td>output</td><td>CELL_W[4].OUT_FAN_TMIN[2]</td></tr>

<tr><td>C405PLBDCUWRDBUS47</td><td>output</td><td>CELL_W[4].OUT_FAN_TMIN[3]</td></tr>

<tr><td>C405PLBDCUWRDBUS48</td><td>output</td><td>CELL_W[3].OUT_FAN_TMIN[0]</td></tr>

<tr><td>C405PLBDCUWRDBUS49</td><td>output</td><td>CELL_W[3].OUT_FAN_TMIN[1]</td></tr>

<tr><td>C405PLBDCUWRDBUS5</td><td>output</td><td>CELL_W[14].OUT_FAN_TMIN[1]</td></tr>

<tr><td>C405PLBDCUWRDBUS50</td><td>output</td><td>CELL_W[3].OUT_FAN_TMIN[2]</td></tr>

<tr><td>C405PLBDCUWRDBUS51</td><td>output</td><td>CELL_W[3].OUT_FAN_TMIN[3]</td></tr>

<tr><td>C405PLBDCUWRDBUS52</td><td>output</td><td>CELL_W[2].OUT_FAN_TMIN[0]</td></tr>

<tr><td>C405PLBDCUWRDBUS53</td><td>output</td><td>CELL_W[2].OUT_FAN_TMIN[1]</td></tr>

<tr><td>C405PLBDCUWRDBUS54</td><td>output</td><td>CELL_W[2].OUT_FAN_TMIN[2]</td></tr>

<tr><td>C405PLBDCUWRDBUS55</td><td>output</td><td>CELL_W[2].OUT_FAN_TMIN[3]</td></tr>

<tr><td>C405PLBDCUWRDBUS56</td><td>output</td><td>CELL_W[1].OUT_FAN_TMIN[0]</td></tr>

<tr><td>C405PLBDCUWRDBUS57</td><td>output</td><td>CELL_W[1].OUT_FAN_TMIN[1]</td></tr>

<tr><td>C405PLBDCUWRDBUS58</td><td>output</td><td>CELL_W[1].OUT_FAN_TMIN[2]</td></tr>

<tr><td>C405PLBDCUWRDBUS59</td><td>output</td><td>CELL_W[1].OUT_FAN_TMIN[3]</td></tr>

<tr><td>C405PLBDCUWRDBUS6</td><td>output</td><td>CELL_W[14].OUT_FAN_TMIN[2]</td></tr>

<tr><td>C405PLBDCUWRDBUS60</td><td>output</td><td>CELL_W[0].OUT_FAN_TMIN[0]</td></tr>

<tr><td>C405PLBDCUWRDBUS61</td><td>output</td><td>CELL_W[0].OUT_FAN_TMIN[1]</td></tr>

<tr><td>C405PLBDCUWRDBUS62</td><td>output</td><td>CELL_W[0].OUT_FAN_TMIN[2]</td></tr>

<tr><td>C405PLBDCUWRDBUS63</td><td>output</td><td>CELL_W[0].OUT_FAN_TMIN[3]</td></tr>

<tr><td>C405PLBDCUWRDBUS7</td><td>output</td><td>CELL_W[14].OUT_FAN_TMIN[3]</td></tr>

<tr><td>C405PLBDCUWRDBUS8</td><td>output</td><td>CELL_W[13].OUT_FAN_TMIN[0]</td></tr>

<tr><td>C405PLBDCUWRDBUS9</td><td>output</td><td>CELL_W[13].OUT_FAN_TMIN[1]</td></tr>

<tr><td>C405PLBDCUWRITETHRU</td><td>output</td><td>CELL_W[2].OUT_FAN_TMIN[5]</td></tr>

<tr><td>C405PLBICUABORT</td><td>output</td><td>CELL_W[2].OUT_SEC_TMIN[12]</td></tr>

<tr><td>C405PLBICUABUS0</td><td>output</td><td>CELL_W[11].OUT_SEC_TMIN[15]</td></tr>

<tr><td>C405PLBICUABUS1</td><td>output</td><td>CELL_W[11].OUT_SEC_TMIN[14]</td></tr>

<tr><td>C405PLBICUABUS10</td><td>output</td><td>CELL_W[9].OUT_SEC_TMIN[13]</td></tr>

<tr><td>C405PLBICUABUS11</td><td>output</td><td>CELL_W[9].OUT_SEC_TMIN[12]</td></tr>

<tr><td>C405PLBICUABUS12</td><td>output</td><td>CELL_W[8].OUT_SEC_TMIN[15]</td></tr>

<tr><td>C405PLBICUABUS13</td><td>output</td><td>CELL_W[8].OUT_SEC_TMIN[14]</td></tr>

<tr><td>C405PLBICUABUS14</td><td>output</td><td>CELL_W[8].OUT_SEC_TMIN[13]</td></tr>

<tr><td>C405PLBICUABUS15</td><td>output</td><td>CELL_W[8].OUT_SEC_TMIN[12]</td></tr>

<tr><td>C405PLBICUABUS16</td><td>output</td><td>CELL_W[7].OUT_SEC_TMIN[15]</td></tr>

<tr><td>C405PLBICUABUS17</td><td>output</td><td>CELL_W[7].OUT_SEC_TMIN[14]</td></tr>

<tr><td>C405PLBICUABUS18</td><td>output</td><td>CELL_W[7].OUT_SEC_TMIN[13]</td></tr>

<tr><td>C405PLBICUABUS19</td><td>output</td><td>CELL_W[7].OUT_SEC_TMIN[12]</td></tr>

<tr><td>C405PLBICUABUS2</td><td>output</td><td>CELL_W[11].OUT_SEC_TMIN[13]</td></tr>

<tr><td>C405PLBICUABUS20</td><td>output</td><td>CELL_W[6].OUT_SEC_TMIN[15]</td></tr>

<tr><td>C405PLBICUABUS21</td><td>output</td><td>CELL_W[6].OUT_SEC_TMIN[14]</td></tr>

<tr><td>C405PLBICUABUS22</td><td>output</td><td>CELL_W[6].OUT_SEC_TMIN[13]</td></tr>

<tr><td>C405PLBICUABUS23</td><td>output</td><td>CELL_W[6].OUT_SEC_TMIN[12]</td></tr>

<tr><td>C405PLBICUABUS24</td><td>output</td><td>CELL_W[5].OUT_SEC_TMIN[15]</td></tr>

<tr><td>C405PLBICUABUS25</td><td>output</td><td>CELL_W[5].OUT_SEC_TMIN[14]</td></tr>

<tr><td>C405PLBICUABUS26</td><td>output</td><td>CELL_W[5].OUT_SEC_TMIN[13]</td></tr>

<tr><td>C405PLBICUABUS27</td><td>output</td><td>CELL_W[5].OUT_SEC_TMIN[12]</td></tr>

<tr><td>C405PLBICUABUS28</td><td>output</td><td>CELL_W[4].OUT_SEC_TMIN[15]</td></tr>

<tr><td>C405PLBICUABUS29</td><td>output</td><td>CELL_W[4].OUT_SEC_TMIN[14]</td></tr>

<tr><td>C405PLBICUABUS3</td><td>output</td><td>CELL_W[11].OUT_SEC_TMIN[12]</td></tr>

<tr><td>C405PLBICUABUS4</td><td>output</td><td>CELL_W[10].OUT_SEC_TMIN[15]</td></tr>

<tr><td>C405PLBICUABUS5</td><td>output</td><td>CELL_W[10].OUT_SEC_TMIN[14]</td></tr>

<tr><td>C405PLBICUABUS6</td><td>output</td><td>CELL_W[10].OUT_SEC_TMIN[13]</td></tr>

<tr><td>C405PLBICUABUS7</td><td>output</td><td>CELL_W[10].OUT_SEC_TMIN[12]</td></tr>

<tr><td>C405PLBICUABUS8</td><td>output</td><td>CELL_W[9].OUT_SEC_TMIN[15]</td></tr>

<tr><td>C405PLBICUABUS9</td><td>output</td><td>CELL_W[9].OUT_SEC_TMIN[14]</td></tr>

<tr><td>C405PLBICUCACHEABLE</td><td>output</td><td>CELL_W[12].OUT_SEC_TMIN[12]</td></tr>

<tr><td>C405PLBICUPRIORITY0</td><td>output</td><td>CELL_W[2].OUT_SEC_TMIN[14]</td></tr>

<tr><td>C405PLBICUPRIORITY1</td><td>output</td><td>CELL_W[2].OUT_SEC_TMIN[13]</td></tr>

<tr><td>C405PLBICUREQUEST</td><td>output</td><td>CELL_W[2].OUT_SEC_TMIN[15]</td></tr>

<tr><td>C405PLBICUSIZE2</td><td>output</td><td>CELL_W[12].OUT_SEC_TMIN[15]</td></tr>

<tr><td>C405PLBICUSIZE3</td><td>output</td><td>CELL_W[12].OUT_SEC_TMIN[14]</td></tr>

<tr><td>C405PLBICUU0ATTR</td><td>output</td><td>CELL_W[12].OUT_SEC_TMIN[13]</td></tr>

<tr><td>C405RSTCHIPRESETREQ</td><td>output</td><td>CELL_W[0].OUT_FAN_TMIN[4]</td></tr>

<tr><td>C405RSTCORERESETREQ</td><td>output</td><td>CELL_W[0].OUT_FAN_TMIN[5]</td></tr>

<tr><td>C405RSTSYSRESETREQ</td><td>output</td><td>CELL_W[14].OUT_FAN_TMIN[4]</td></tr>

<tr><td>C405TRCCYCLE</td><td>output</td><td>CELL_N[7].OUT_FAN_TMIN[0]</td></tr>

<tr><td>C405TRCEVENEXECUTIONSTATUS0</td><td>output</td><td>CELL_N[7].OUT_FAN_TMIN[1]</td></tr>

<tr><td>C405TRCEVENEXECUTIONSTATUS1</td><td>output</td><td>CELL_N[7].OUT_FAN_TMIN[2]</td></tr>

<tr><td>C405TRCODDEXECUTIONSTATUS0</td><td>output</td><td>CELL_N[7].OUT_FAN_TMIN[3]</td></tr>

<tr><td>C405TRCODDEXECUTIONSTATUS1</td><td>output</td><td>CELL_N[0].OUT_FAN_TMIN[4]</td></tr>

<tr><td>C405TRCTRACESTATUS0</td><td>output</td><td>CELL_N[0].OUT_FAN_TMIN[5]</td></tr>

<tr><td>C405TRCTRACESTATUS1</td><td>output</td><td>CELL_N[7].OUT_FAN_TMIN[4]</td></tr>

<tr><td>C405TRCTRACESTATUS2</td><td>output</td><td>CELL_N[7].OUT_FAN_TMIN[5]</td></tr>

<tr><td>C405TRCTRACESTATUS3</td><td>output</td><td>CELL_N[0].OUT_FAN_TMIN[6]</td></tr>

<tr><td>C405TRCTRIGGEREVENTOUT</td><td>output</td><td>CELL_N[0].OUT_FAN_TMIN[7]</td></tr>

<tr><td>C405TRCTRIGGEREVENTTYPE0</td><td>output</td><td>CELL_N[7].OUT_FAN_TMIN[6]</td></tr>

<tr><td>C405TRCTRIGGEREVENTTYPE1</td><td>output</td><td>CELL_N[7].OUT_FAN_TMIN[7]</td></tr>

<tr><td>C405TRCTRIGGEREVENTTYPE10</td><td>output</td><td>CELL_N[4].OUT_SEC_TMIN[15]</td></tr>

<tr><td>C405TRCTRIGGEREVENTTYPE2</td><td>output</td><td>CELL_N[0].OUT_SEC_TMIN[15]</td></tr>

<tr><td>C405TRCTRIGGEREVENTTYPE3</td><td>output</td><td>CELL_N[0].OUT_SEC_TMIN[14]</td></tr>

<tr><td>C405TRCTRIGGEREVENTTYPE4</td><td>output</td><td>CELL_N[1].OUT_SEC_TMIN[15]</td></tr>

<tr><td>C405TRCTRIGGEREVENTTYPE5</td><td>output</td><td>CELL_N[1].OUT_SEC_TMIN[14]</td></tr>

<tr><td>C405TRCTRIGGEREVENTTYPE6</td><td>output</td><td>CELL_N[2].OUT_SEC_TMIN[15]</td></tr>

<tr><td>C405TRCTRIGGEREVENTTYPE7</td><td>output</td><td>CELL_N[2].OUT_SEC_TMIN[14]</td></tr>

<tr><td>C405TRCTRIGGEREVENTTYPE8</td><td>output</td><td>CELL_N[3].OUT_SEC_TMIN[15]</td></tr>

<tr><td>C405TRCTRIGGEREVENTTYPE9</td><td>output</td><td>CELL_N[3].OUT_SEC_TMIN[14]</td></tr>

<tr><td>C405XXXMACHINECHECK</td><td>output</td><td>CELL_W[14].OUT_FAN_TMIN[6]</td></tr>

<tr><td>CPMC405CLOCK</td><td>input</td><td>CELL_W[9].IMUX_CLK[0]</td></tr>

<tr><td>CPMC405CORECLKINACTIVE</td><td>input</td><td>CELL_W[5].IMUX_G1_DATA[2]</td></tr>

<tr><td>CPMC405CPUCLKEN</td><td>input</td><td>CELL_W[1].IMUX_CE[0]</td></tr>

<tr><td>CPMC405JTAGCLKEN</td><td>input</td><td>CELL_W[3].IMUX_CE[0]</td></tr>

<tr><td>CPMC405TIMERCLKEN</td><td>input</td><td>CELL_W[2].IMUX_CE[0]</td></tr>

<tr><td>CPMC405TIMERTICK</td><td>input</td><td>CELL_W[3].IMUX_CLK[0]</td></tr>

<tr><td>DBGC405DEBUGHALT</td><td>input</td><td>CELL_W[1].IMUX_G0_DATA[2]</td></tr>

<tr><td>DBGC405EXTBUSHOLDACK</td><td>input</td><td>CELL_W[4].IMUX_G0_DATA[2]</td></tr>

<tr><td>DBGC405UNCONDDEBUGEVENT</td><td>input</td><td>CELL_W[2].IMUX_G0_DATA[2]</td></tr>

<tr><td>DCRC405ACK</td><td>input</td><td>CELL_E[8].IMUX_G0_DATA[1]</td></tr>

<tr><td>DCRC405DBUSIN0</td><td>input</td><td>CELL_E[9].IMUX_G0_DATA[1]</td></tr>

<tr><td>DCRC405DBUSIN1</td><td>input</td><td>CELL_E[9].IMUX_G1_DATA[1]</td></tr>

<tr><td>DCRC405DBUSIN10</td><td>input</td><td>CELL_E[14].IMUX_G0_DATA[1]</td></tr>

<tr><td>DCRC405DBUSIN11</td><td>input</td><td>CELL_E[14].IMUX_G1_DATA[1]</td></tr>

<tr><td>DCRC405DBUSIN12</td><td>input</td><td>CELL_E[15].IMUX_G0_DATA[1]</td></tr>

<tr><td>DCRC405DBUSIN13</td><td>input</td><td>CELL_E[15].IMUX_G1_DATA[1]</td></tr>

<tr><td>DCRC405DBUSIN14</td><td>input</td><td>CELL_E[0].IMUX_G2_DATA[1]</td></tr>

<tr><td>DCRC405DBUSIN15</td><td>input</td><td>CELL_E[0].IMUX_G3_DATA[1]</td></tr>

<tr><td>DCRC405DBUSIN16</td><td>input</td><td>CELL_E[1].IMUX_G2_DATA[1]</td></tr>

<tr><td>DCRC405DBUSIN17</td><td>input</td><td>CELL_E[1].IMUX_G3_DATA[1]</td></tr>

<tr><td>DCRC405DBUSIN18</td><td>input</td><td>CELL_E[2].IMUX_G2_DATA[1]</td></tr>

<tr><td>DCRC405DBUSIN19</td><td>input</td><td>CELL_E[2].IMUX_G3_DATA[1]</td></tr>

<tr><td>DCRC405DBUSIN2</td><td>input</td><td>CELL_E[10].IMUX_G0_DATA[1]</td></tr>

<tr><td>DCRC405DBUSIN20</td><td>input</td><td>CELL_E[3].IMUX_G2_DATA[1]</td></tr>

<tr><td>DCRC405DBUSIN21</td><td>input</td><td>CELL_E[3].IMUX_G3_DATA[1]</td></tr>

<tr><td>DCRC405DBUSIN22</td><td>input</td><td>CELL_E[4].IMUX_G0_DATA[1]</td></tr>

<tr><td>DCRC405DBUSIN23</td><td>input</td><td>CELL_E[4].IMUX_G1_DATA[1]</td></tr>

<tr><td>DCRC405DBUSIN24</td><td>input</td><td>CELL_E[5].IMUX_G0_DATA[1]</td></tr>

<tr><td>DCRC405DBUSIN25</td><td>input</td><td>CELL_E[5].IMUX_G1_DATA[1]</td></tr>

<tr><td>DCRC405DBUSIN26</td><td>input</td><td>CELL_E[6].IMUX_G0_DATA[1]</td></tr>

<tr><td>DCRC405DBUSIN27</td><td>input</td><td>CELL_E[6].IMUX_G1_DATA[1]</td></tr>

<tr><td>DCRC405DBUSIN28</td><td>input</td><td>CELL_E[7].IMUX_G0_DATA[1]</td></tr>

<tr><td>DCRC405DBUSIN29</td><td>input</td><td>CELL_E[7].IMUX_G1_DATA[1]</td></tr>

<tr><td>DCRC405DBUSIN3</td><td>input</td><td>CELL_E[10].IMUX_G1_DATA[1]</td></tr>

<tr><td>DCRC405DBUSIN30</td><td>input</td><td>CELL_E[8].IMUX_G1_DATA[1]</td></tr>

<tr><td>DCRC405DBUSIN31</td><td>input</td><td>CELL_E[8].IMUX_G2_DATA[1]</td></tr>

<tr><td>DCRC405DBUSIN4</td><td>input</td><td>CELL_E[11].IMUX_G0_DATA[1]</td></tr>

<tr><td>DCRC405DBUSIN5</td><td>input</td><td>CELL_E[11].IMUX_G1_DATA[1]</td></tr>

<tr><td>DCRC405DBUSIN6</td><td>input</td><td>CELL_E[12].IMUX_G0_DATA[1]</td></tr>

<tr><td>DCRC405DBUSIN7</td><td>input</td><td>CELL_E[12].IMUX_G1_DATA[1]</td></tr>

<tr><td>DCRC405DBUSIN8</td><td>input</td><td>CELL_E[13].IMUX_G0_DATA[1]</td></tr>

<tr><td>DCRC405DBUSIN9</td><td>input</td><td>CELL_E[13].IMUX_G1_DATA[1]</td></tr>

<tr><td>DSARCVALUE0</td><td>input</td><td>CELL_N[5].IMUX_TI[0]</td></tr>

<tr><td>DSARCVALUE1</td><td>input</td><td>CELL_N[5].IMUX_TI[1]</td></tr>

<tr><td>DSARCVALUE2</td><td>input</td><td>CELL_N[5].IMUX_TS[0]</td></tr>

<tr><td>DSARCVALUE3</td><td>input</td><td>CELL_N[5].IMUX_TS[1]</td></tr>

<tr><td>DSARCVALUE4</td><td>input</td><td>CELL_N[6].IMUX_TI[0]</td></tr>

<tr><td>DSARCVALUE5</td><td>input</td><td>CELL_N[6].IMUX_TI[1]</td></tr>

<tr><td>DSARCVALUE6</td><td>input</td><td>CELL_N[6].IMUX_TS[0]</td></tr>

<tr><td>DSARCVALUE7</td><td>input</td><td>CELL_N[6].IMUX_TS[1]</td></tr>

<tr><td>DSCNTLVALUE0</td><td>input</td><td>CELL_N[1].IMUX_TI[0]</td></tr>

<tr><td>DSCNTLVALUE1</td><td>input</td><td>CELL_N[1].IMUX_TI[1]</td></tr>

<tr><td>DSCNTLVALUE2</td><td>input</td><td>CELL_N[1].IMUX_TS[0]</td></tr>

<tr><td>DSCNTLVALUE3</td><td>input</td><td>CELL_N[1].IMUX_TS[1]</td></tr>

<tr><td>DSCNTLVALUE4</td><td>input</td><td>CELL_N[2].IMUX_TI[1]</td></tr>

<tr><td>DSCNTLVALUE5</td><td>input</td><td>CELL_N[2].IMUX_TS[0]</td></tr>

<tr><td>DSCNTLVALUE6</td><td>input</td><td>CELL_N[2].IMUX_TS[1]</td></tr>

<tr><td>DSCNTLVALUE7</td><td>input</td><td>CELL_N[4].IMUX_TS[1]</td></tr>

<tr><td>DSOCMBRAMABUS10</td><td>output</td><td>CELL_N[5].OUT_FAN_TMIN[2]</td></tr>

<tr><td>DSOCMBRAMABUS11</td><td>output</td><td>CELL_N[5].OUT_FAN_TMIN[3]</td></tr>

<tr><td>DSOCMBRAMABUS12</td><td>output</td><td>CELL_N[5].OUT_FAN_TMIN[4]</td></tr>

<tr><td>DSOCMBRAMABUS13</td><td>output</td><td>CELL_N[5].OUT_FAN_TMIN[5]</td></tr>

<tr><td>DSOCMBRAMABUS14</td><td>output</td><td>CELL_N[5].OUT_FAN_TMIN[6]</td></tr>

<tr><td>DSOCMBRAMABUS15</td><td>output</td><td>CELL_N[5].OUT_FAN_TMIN[7]</td></tr>

<tr><td>DSOCMBRAMABUS16</td><td>output</td><td>CELL_N[0].IMUX_BRAM_ADDRA_N3[0], CELL_N[5].OUT_SEC_TMIN[15], CELL_N[7].IMUX_BRAM_ADDRA_N3[0]</td></tr>

<tr><td>DSOCMBRAMABUS17</td><td>output</td><td>CELL_N[0].IMUX_BRAM_ADDRA_N3[1], CELL_N[5].OUT_SEC_TMIN[14], CELL_N[7].IMUX_BRAM_ADDRA_N3[1]</td></tr>

<tr><td>DSOCMBRAMABUS18</td><td>output</td><td>CELL_N[0].IMUX_BRAM_ADDRA_N3[2], CELL_N[5].OUT_SEC_TMIN[13], CELL_N[7].IMUX_BRAM_ADDRA_N3[2]</td></tr>

<tr><td>DSOCMBRAMABUS19</td><td>output</td><td>CELL_N[0].IMUX_BRAM_ADDRA_N3[3], CELL_N[5].OUT_SEC_TMIN[12], CELL_N[7].IMUX_BRAM_ADDRA_N3[3]</td></tr>

<tr><td>DSOCMBRAMABUS20</td><td>output</td><td>CELL_N[0].IMUX_BRAM_ADDRA_N2[0], CELL_N[6].OUT_FAN_TMIN[0], CELL_N[7].IMUX_BRAM_ADDRA_N2[0]</td></tr>

<tr><td>DSOCMBRAMABUS21</td><td>output</td><td>CELL_N[0].IMUX_BRAM_ADDRA_N2[1], CELL_N[6].OUT_FAN_TMIN[1], CELL_N[7].IMUX_BRAM_ADDRA_N2[1]</td></tr>

<tr><td>DSOCMBRAMABUS22</td><td>output</td><td>CELL_N[0].IMUX_BRAM_ADDRA_N2[2], CELL_N[6].OUT_FAN_TMIN[2], CELL_N[7].IMUX_BRAM_ADDRA_N2[2]</td></tr>

<tr><td>DSOCMBRAMABUS23</td><td>output</td><td>CELL_N[0].IMUX_BRAM_ADDRA_N2[3], CELL_N[6].OUT_FAN_TMIN[3], CELL_N[7].IMUX_BRAM_ADDRA_N2[3]</td></tr>

<tr><td>DSOCMBRAMABUS24</td><td>output</td><td>CELL_N[0].IMUX_BRAM_ADDRA_N1[0], CELL_N[6].OUT_FAN_TMIN[4], CELL_N[7].IMUX_BRAM_ADDRA_N1[0]</td></tr>

<tr><td>DSOCMBRAMABUS25</td><td>output</td><td>CELL_N[0].IMUX_BRAM_ADDRA_N1[1], CELL_N[6].OUT_FAN_TMIN[5], CELL_N[7].IMUX_BRAM_ADDRA_N1[1]</td></tr>

<tr><td>DSOCMBRAMABUS26</td><td>output</td><td>CELL_N[0].IMUX_BRAM_ADDRA_N1[2], CELL_N[6].OUT_FAN_TMIN[6], CELL_N[7].IMUX_BRAM_ADDRA_N1[2]</td></tr>

<tr><td>DSOCMBRAMABUS27</td><td>output</td><td>CELL_N[0].IMUX_BRAM_ADDRA_N1[3], CELL_N[6].OUT_FAN_TMIN[7], CELL_N[7].IMUX_BRAM_ADDRA_N1[3]</td></tr>

<tr><td>DSOCMBRAMABUS28</td><td>output</td><td>CELL_N[0].IMUX_BRAM_ADDRA[0], CELL_N[6].OUT_SEC_TMIN[15], CELL_N[7].IMUX_BRAM_ADDRA[0]</td></tr>

<tr><td>DSOCMBRAMABUS29</td><td>output</td><td>CELL_N[0].IMUX_BRAM_ADDRA[1], CELL_N[6].OUT_SEC_TMIN[14], CELL_N[7].IMUX_BRAM_ADDRA[1]</td></tr>

<tr><td>DSOCMBRAMABUS8</td><td>output</td><td>CELL_N[5].OUT_FAN_TMIN[0]</td></tr>

<tr><td>DSOCMBRAMABUS9</td><td>output</td><td>CELL_N[5].OUT_FAN_TMIN[1]</td></tr>

<tr><td>DSOCMBRAMBYTEWRITE0</td><td>output</td><td>CELL_N[0].OUT_FAN_TMIN[0]</td></tr>

<tr><td>DSOCMBRAMBYTEWRITE1</td><td>output</td><td>CELL_N[0].OUT_FAN_TMIN[1]</td></tr>

<tr><td>DSOCMBRAMBYTEWRITE2</td><td>output</td><td>CELL_N[0].OUT_FAN_TMIN[2]</td></tr>

<tr><td>DSOCMBRAMBYTEWRITE3</td><td>output</td><td>CELL_N[0].OUT_FAN_TMIN[3]</td></tr>

<tr><td>DSOCMBRAMEN</td><td>output</td><td>CELL_N[6].OUT_SEC_TMIN[13]</td></tr>

<tr><td>DSOCMBRAMWRDBUS0</td><td>output</td><td>CELL_N[1].OUT_FAN_TMIN[0]</td></tr>

<tr><td>DSOCMBRAMWRDBUS1</td><td>output</td><td>CELL_N[1].OUT_FAN_TMIN[1]</td></tr>

<tr><td>DSOCMBRAMWRDBUS10</td><td>output</td><td>CELL_N[2].OUT_FAN_TMIN[2]</td></tr>

<tr><td>DSOCMBRAMWRDBUS11</td><td>output</td><td>CELL_N[2].OUT_FAN_TMIN[3]</td></tr>

<tr><td>DSOCMBRAMWRDBUS12</td><td>output</td><td>CELL_N[2].OUT_FAN_TMIN[4]</td></tr>

<tr><td>DSOCMBRAMWRDBUS13</td><td>output</td><td>CELL_N[2].OUT_FAN_TMIN[5]</td></tr>

<tr><td>DSOCMBRAMWRDBUS14</td><td>output</td><td>CELL_N[2].OUT_FAN_TMIN[6]</td></tr>

<tr><td>DSOCMBRAMWRDBUS15</td><td>output</td><td>CELL_N[2].OUT_FAN_TMIN[7]</td></tr>

<tr><td>DSOCMBRAMWRDBUS16</td><td>output</td><td>CELL_N[3].OUT_FAN_TMIN[0]</td></tr>

<tr><td>DSOCMBRAMWRDBUS17</td><td>output</td><td>CELL_N[3].OUT_FAN_TMIN[1]</td></tr>

<tr><td>DSOCMBRAMWRDBUS18</td><td>output</td><td>CELL_N[3].OUT_FAN_TMIN[2]</td></tr>

<tr><td>DSOCMBRAMWRDBUS19</td><td>output</td><td>CELL_N[3].OUT_FAN_TMIN[3]</td></tr>

<tr><td>DSOCMBRAMWRDBUS2</td><td>output</td><td>CELL_N[1].OUT_FAN_TMIN[2]</td></tr>

<tr><td>DSOCMBRAMWRDBUS20</td><td>output</td><td>CELL_N[3].OUT_FAN_TMIN[4]</td></tr>

<tr><td>DSOCMBRAMWRDBUS21</td><td>output</td><td>CELL_N[3].OUT_FAN_TMIN[5]</td></tr>

<tr><td>DSOCMBRAMWRDBUS22</td><td>output</td><td>CELL_N[3].OUT_FAN_TMIN[6]</td></tr>

<tr><td>DSOCMBRAMWRDBUS23</td><td>output</td><td>CELL_N[3].OUT_FAN_TMIN[7]</td></tr>

<tr><td>DSOCMBRAMWRDBUS24</td><td>output</td><td>CELL_N[4].OUT_FAN_TMIN[0]</td></tr>

<tr><td>DSOCMBRAMWRDBUS25</td><td>output</td><td>CELL_N[4].OUT_FAN_TMIN[1]</td></tr>

<tr><td>DSOCMBRAMWRDBUS26</td><td>output</td><td>CELL_N[4].OUT_FAN_TMIN[2]</td></tr>

<tr><td>DSOCMBRAMWRDBUS27</td><td>output</td><td>CELL_N[4].OUT_FAN_TMIN[3]</td></tr>

<tr><td>DSOCMBRAMWRDBUS28</td><td>output</td><td>CELL_N[4].OUT_FAN_TMIN[4]</td></tr>

<tr><td>DSOCMBRAMWRDBUS29</td><td>output</td><td>CELL_N[4].OUT_FAN_TMIN[5]</td></tr>

<tr><td>DSOCMBRAMWRDBUS3</td><td>output</td><td>CELL_N[1].OUT_FAN_TMIN[3]</td></tr>

<tr><td>DSOCMBRAMWRDBUS30</td><td>output</td><td>CELL_N[4].OUT_FAN_TMIN[6]</td></tr>

<tr><td>DSOCMBRAMWRDBUS31</td><td>output</td><td>CELL_N[4].OUT_FAN_TMIN[7]</td></tr>

<tr><td>DSOCMBRAMWRDBUS4</td><td>output</td><td>CELL_N[1].OUT_FAN_TMIN[4]</td></tr>

<tr><td>DSOCMBRAMWRDBUS5</td><td>output</td><td>CELL_N[1].OUT_FAN_TMIN[5]</td></tr>

<tr><td>DSOCMBRAMWRDBUS6</td><td>output</td><td>CELL_N[1].OUT_FAN_TMIN[6]</td></tr>

<tr><td>DSOCMBRAMWRDBUS7</td><td>output</td><td>CELL_N[1].OUT_FAN_TMIN[7]</td></tr>

<tr><td>DSOCMBRAMWRDBUS8</td><td>output</td><td>CELL_N[2].OUT_FAN_TMIN[0]</td></tr>

<tr><td>DSOCMBRAMWRDBUS9</td><td>output</td><td>CELL_N[2].OUT_FAN_TMIN[1]</td></tr>

<tr><td>DSOCMBUSY</td><td>output</td><td>CELL_N[6].OUT_SEC_TMIN[12]</td></tr>

<tr><td>DSOCMRDADDRVALID</td><td>output</td><td>CELL_N[4].OUT_SEC_TMIN[13]</td></tr>

<tr><td>EICC405CRITINPUTIRQ</td><td>input</td><td>CELL_W[10].IMUX_G0_DATA[2]</td></tr>

<tr><td>EICC405EXTINPUTIRQ</td><td>input</td><td>CELL_W[15].IMUX_G0_DATA[2]</td></tr>

<tr><td>ISARCVALUE0</td><td>input</td><td>CELL_S[4].IMUX_TI[0]</td></tr>

<tr><td>ISARCVALUE1</td><td>input</td><td>CELL_S[4].IMUX_TI[1]</td></tr>

<tr><td>ISARCVALUE2</td><td>input</td><td>CELL_S[4].IMUX_TS[0]</td></tr>

<tr><td>ISARCVALUE3</td><td>input</td><td>CELL_S[4].IMUX_TS[1]</td></tr>

<tr><td>ISARCVALUE4</td><td>input</td><td>CELL_S[5].IMUX_TI[0]</td></tr>

<tr><td>ISARCVALUE5</td><td>input</td><td>CELL_S[5].IMUX_TI[1]</td></tr>

<tr><td>ISARCVALUE6</td><td>input</td><td>CELL_S[5].IMUX_TS[0]</td></tr>

<tr><td>ISARCVALUE7</td><td>input</td><td>CELL_S[5].IMUX_TS[1]</td></tr>

<tr><td>ISCNTLVALUE0</td><td>input</td><td>CELL_S[2].IMUX_SR[0]</td></tr>

<tr><td>ISCNTLVALUE1</td><td>input</td><td>CELL_S[2].IMUX_SR[1]</td></tr>

<tr><td>ISCNTLVALUE2</td><td>input</td><td>CELL_S[3].IMUX_SR[0]</td></tr>

<tr><td>ISCNTLVALUE3</td><td>input</td><td>CELL_S[3].IMUX_SR[1]</td></tr>

<tr><td>ISCNTLVALUE4</td><td>input</td><td>CELL_S[5].IMUX_G0_DATA[0]</td></tr>

<tr><td>ISCNTLVALUE5</td><td>input</td><td>CELL_S[5].IMUX_G1_DATA[0]</td></tr>

<tr><td>ISCNTLVALUE6</td><td>input</td><td>CELL_S[2].IMUX_G0_DATA[0]</td></tr>

<tr><td>ISCNTLVALUE7</td><td>input</td><td>CELL_S[2].IMUX_G1_DATA[0]</td></tr>

<tr><td>ISOCMBRAMEN</td><td>output</td><td>CELL_S[2].OUT_SEC_TMIN[13]</td></tr>

<tr><td>ISOCMBRAMEVENWRITEEN</td><td>output</td><td>CELL_S[2].OUT_SEC_TMIN[14]</td></tr>

<tr><td>ISOCMBRAMODDWRITEEN</td><td>output</td><td>CELL_S[2].OUT_SEC_TMIN[15]</td></tr>

<tr><td>ISOCMBRAMRDABUS10</td><td>output</td><td>CELL_S[6].OUT_FAN_TMIN[2]</td></tr>

<tr><td>ISOCMBRAMRDABUS11</td><td>output</td><td>CELL_S[6].OUT_FAN_TMIN[3]</td></tr>

<tr><td>ISOCMBRAMRDABUS12</td><td>output</td><td>CELL_S[6].OUT_FAN_TMIN[4]</td></tr>

<tr><td>ISOCMBRAMRDABUS13</td><td>output</td><td>CELL_S[6].OUT_FAN_TMIN[5]</td></tr>

<tr><td>ISOCMBRAMRDABUS14</td><td>output</td><td>CELL_S[6].OUT_FAN_TMIN[6]</td></tr>

<tr><td>ISOCMBRAMRDABUS15</td><td>output</td><td>CELL_S[0].IMUX_BRAM_ADDRB[0], CELL_S[6].OUT_FAN_TMIN[7], CELL_S[7].IMUX_BRAM_ADDRB[0]</td></tr>

<tr><td>ISOCMBRAMRDABUS16</td><td>output</td><td>CELL_S[0].IMUX_BRAM_ADDRB[1], CELL_S[6].OUT_SEC_TMIN[15], CELL_S[7].IMUX_BRAM_ADDRB[1]</td></tr>

<tr><td>ISOCMBRAMRDABUS17</td><td>output</td><td>CELL_S[0].IMUX_BRAM_ADDRB[2], CELL_S[6].OUT_SEC_TMIN[14], CELL_S[7].IMUX_BRAM_ADDRB[2]</td></tr>

<tr><td>ISOCMBRAMRDABUS18</td><td>output</td><td>CELL_S[0].IMUX_BRAM_ADDRB[3], CELL_S[6].OUT_SEC_TMIN[13], CELL_S[7].IMUX_BRAM_ADDRB[3]</td></tr>

<tr><td>ISOCMBRAMRDABUS19</td><td>output</td><td>CELL_S[0].IMUX_BRAM_ADDRB_S1[0], CELL_S[6].OUT_SEC_TMIN[12], CELL_S[7].IMUX_BRAM_ADDRB_S1[0]</td></tr>

<tr><td>ISOCMBRAMRDABUS20</td><td>output</td><td>CELL_S[0].IMUX_BRAM_ADDRB_S1[1], CELL_S[7].IMUX_BRAM_ADDRB_S1[1], CELL_S[7].OUT_FAN_TMIN[0]</td></tr>

<tr><td>ISOCMBRAMRDABUS21</td><td>output</td><td>CELL_S[0].IMUX_BRAM_ADDRB_S1[2], CELL_S[7].IMUX_BRAM_ADDRB_S1[2], CELL_S[7].OUT_FAN_TMIN[1]</td></tr>

<tr><td>ISOCMBRAMRDABUS22</td><td>output</td><td>CELL_S[0].IMUX_BRAM_ADDRB_S1[3], CELL_S[7].IMUX_BRAM_ADDRB_S1[3], CELL_S[7].OUT_FAN_TMIN[2]</td></tr>

<tr><td>ISOCMBRAMRDABUS23</td><td>output</td><td>CELL_S[0].IMUX_BRAM_ADDRB_S2[0], CELL_S[7].IMUX_BRAM_ADDRB_S2[0], CELL_S[7].OUT_FAN_TMIN[3]</td></tr>

<tr><td>ISOCMBRAMRDABUS24</td><td>output</td><td>CELL_S[0].IMUX_BRAM_ADDRB_S2[1], CELL_S[7].IMUX_BRAM_ADDRB_S2[1], CELL_S[7].OUT_FAN_TMIN[4]</td></tr>

<tr><td>ISOCMBRAMRDABUS25</td><td>output</td><td>CELL_S[0].IMUX_BRAM_ADDRB_S2[2], CELL_S[7].IMUX_BRAM_ADDRB_S2[2], CELL_S[7].OUT_FAN_TMIN[5]</td></tr>

<tr><td>ISOCMBRAMRDABUS26</td><td>output</td><td>CELL_S[0].IMUX_BRAM_ADDRB_S2[3], CELL_S[7].IMUX_BRAM_ADDRB_S2[3], CELL_S[7].OUT_FAN_TMIN[6]</td></tr>

<tr><td>ISOCMBRAMRDABUS27</td><td>output</td><td>CELL_S[0].IMUX_BRAM_ADDRB_S3[0], CELL_S[7].IMUX_BRAM_ADDRB_S3[0], CELL_S[7].OUT_FAN_TMIN[7]</td></tr>

<tr><td>ISOCMBRAMRDABUS28</td><td>output</td><td>CELL_S[0].IMUX_BRAM_ADDRB_S3[1], CELL_S[7].IMUX_BRAM_ADDRB_S3[1], CELL_S[7].OUT_SEC_TMIN[15]</td></tr>

<tr><td>ISOCMBRAMRDABUS8</td><td>output</td><td>CELL_S[6].OUT_FAN_TMIN[0]</td></tr>

<tr><td>ISOCMBRAMRDABUS9</td><td>output</td><td>CELL_S[6].OUT_FAN_TMIN[1]</td></tr>

<tr><td>ISOCMBRAMWRABUS10</td><td>output</td><td>CELL_S[0].OUT_FAN_TMIN[2]</td></tr>

<tr><td>ISOCMBRAMWRABUS11</td><td>output</td><td>CELL_S[0].OUT_FAN_TMIN[3]</td></tr>

<tr><td>ISOCMBRAMWRABUS12</td><td>output</td><td>CELL_S[0].OUT_FAN_TMIN[4]</td></tr>

<tr><td>ISOCMBRAMWRABUS13</td><td>output</td><td>CELL_S[0].OUT_FAN_TMIN[5]</td></tr>

<tr><td>ISOCMBRAMWRABUS14</td><td>output</td><td>CELL_S[0].OUT_FAN_TMIN[6]</td></tr>

<tr><td>ISOCMBRAMWRABUS15</td><td>output</td><td>CELL_S[0].IMUX_BRAM_ADDRA[0], CELL_S[0].OUT_FAN_TMIN[7], CELL_S[7].IMUX_BRAM_ADDRA[0]</td></tr>

<tr><td>ISOCMBRAMWRABUS16</td><td>output</td><td>CELL_S[0].IMUX_BRAM_ADDRA[1], CELL_S[0].OUT_SEC_TMIN[15], CELL_S[7].IMUX_BRAM_ADDRA[1]</td></tr>

<tr><td>ISOCMBRAMWRABUS17</td><td>output</td><td>CELL_S[0].IMUX_BRAM_ADDRA[2], CELL_S[0].OUT_SEC_TMIN[14], CELL_S[7].IMUX_BRAM_ADDRA[2]</td></tr>

<tr><td>ISOCMBRAMWRABUS18</td><td>output</td><td>CELL_S[0].IMUX_BRAM_ADDRA[3], CELL_S[0].OUT_SEC_TMIN[13], CELL_S[7].IMUX_BRAM_ADDRA[3]</td></tr>

<tr><td>ISOCMBRAMWRABUS19</td><td>output</td><td>CELL_S[0].IMUX_BRAM_ADDRA_S1[0], CELL_S[0].OUT_SEC_TMIN[12], CELL_S[7].IMUX_BRAM_ADDRA_S1[0]</td></tr>

<tr><td>ISOCMBRAMWRABUS20</td><td>output</td><td>CELL_S[0].IMUX_BRAM_ADDRA_S1[1], CELL_S[1].OUT_FAN_TMIN[0], CELL_S[7].IMUX_BRAM_ADDRA_S1[1]</td></tr>

<tr><td>ISOCMBRAMWRABUS21</td><td>output</td><td>CELL_S[0].IMUX_BRAM_ADDRA_S1[2], CELL_S[1].OUT_FAN_TMIN[1], CELL_S[7].IMUX_BRAM_ADDRA_S1[2]</td></tr>

<tr><td>ISOCMBRAMWRABUS22</td><td>output</td><td>CELL_S[0].IMUX_BRAM_ADDRA_S1[3], CELL_S[1].OUT_FAN_TMIN[2], CELL_S[7].IMUX_BRAM_ADDRA_S1[3]</td></tr>

<tr><td>ISOCMBRAMWRABUS23</td><td>output</td><td>CELL_S[0].IMUX_BRAM_ADDRA_S2[0], CELL_S[1].OUT_FAN_TMIN[3], CELL_S[7].IMUX_BRAM_ADDRA_S2[0]</td></tr>

<tr><td>ISOCMBRAMWRABUS24</td><td>output</td><td>CELL_S[0].IMUX_BRAM_ADDRA_S2[1], CELL_S[1].OUT_FAN_TMIN[4], CELL_S[7].IMUX_BRAM_ADDRA_S2[1]</td></tr>

<tr><td>ISOCMBRAMWRABUS25</td><td>output</td><td>CELL_S[0].IMUX_BRAM_ADDRA_S2[2], CELL_S[1].OUT_FAN_TMIN[5], CELL_S[7].IMUX_BRAM_ADDRA_S2[2]</td></tr>

<tr><td>ISOCMBRAMWRABUS26</td><td>output</td><td>CELL_S[0].IMUX_BRAM_ADDRA_S2[3], CELL_S[1].OUT_FAN_TMIN[6], CELL_S[7].IMUX_BRAM_ADDRA_S2[3]</td></tr>

<tr><td>ISOCMBRAMWRABUS27</td><td>output</td><td>CELL_S[0].IMUX_BRAM_ADDRA_S3[0], CELL_S[1].OUT_FAN_TMIN[7], CELL_S[7].IMUX_BRAM_ADDRA_S3[0]</td></tr>

<tr><td>ISOCMBRAMWRABUS28</td><td>output</td><td>CELL_S[0].IMUX_BRAM_ADDRA_S3[1], CELL_S[1].OUT_SEC_TMIN[15], CELL_S[7].IMUX_BRAM_ADDRA_S3[1]</td></tr>

<tr><td>ISOCMBRAMWRABUS8</td><td>output</td><td>CELL_S[0].OUT_FAN_TMIN[0]</td></tr>

<tr><td>ISOCMBRAMWRABUS9</td><td>output</td><td>CELL_S[0].OUT_FAN_TMIN[1]</td></tr>

<tr><td>ISOCMBRAMWRDBUS0</td><td>output</td><td>CELL_S[2].OUT_FAN_TMIN[0]</td></tr>

<tr><td>ISOCMBRAMWRDBUS1</td><td>output</td><td>CELL_S[2].OUT_FAN_TMIN[1]</td></tr>

<tr><td>ISOCMBRAMWRDBUS10</td><td>output</td><td>CELL_S[3].OUT_FAN_TMIN[2]</td></tr>

<tr><td>ISOCMBRAMWRDBUS11</td><td>output</td><td>CELL_S[3].OUT_FAN_TMIN[3]</td></tr>

<tr><td>ISOCMBRAMWRDBUS12</td><td>output</td><td>CELL_S[3].OUT_FAN_TMIN[4]</td></tr>

<tr><td>ISOCMBRAMWRDBUS13</td><td>output</td><td>CELL_S[3].OUT_FAN_TMIN[5]</td></tr>

<tr><td>ISOCMBRAMWRDBUS14</td><td>output</td><td>CELL_S[3].OUT_FAN_TMIN[6]</td></tr>

<tr><td>ISOCMBRAMWRDBUS15</td><td>output</td><td>CELL_S[3].OUT_FAN_TMIN[7]</td></tr>

<tr><td>ISOCMBRAMWRDBUS16</td><td>output</td><td>CELL_S[4].OUT_FAN_TMIN[0]</td></tr>

<tr><td>ISOCMBRAMWRDBUS17</td><td>output</td><td>CELL_S[4].OUT_FAN_TMIN[1]</td></tr>

<tr><td>ISOCMBRAMWRDBUS18</td><td>output</td><td>CELL_S[4].OUT_FAN_TMIN[2]</td></tr>

<tr><td>ISOCMBRAMWRDBUS19</td><td>output</td><td>CELL_S[4].OUT_FAN_TMIN[3]</td></tr>

<tr><td>ISOCMBRAMWRDBUS2</td><td>output</td><td>CELL_S[2].OUT_FAN_TMIN[2]</td></tr>

<tr><td>ISOCMBRAMWRDBUS20</td><td>output</td><td>CELL_S[4].OUT_FAN_TMIN[4]</td></tr>

<tr><td>ISOCMBRAMWRDBUS21</td><td>output</td><td>CELL_S[4].OUT_FAN_TMIN[5]</td></tr>

<tr><td>ISOCMBRAMWRDBUS22</td><td>output</td><td>CELL_S[4].OUT_FAN_TMIN[6]</td></tr>

<tr><td>ISOCMBRAMWRDBUS23</td><td>output</td><td>CELL_S[4].OUT_FAN_TMIN[7]</td></tr>

<tr><td>ISOCMBRAMWRDBUS24</td><td>output</td><td>CELL_S[5].OUT_FAN_TMIN[0]</td></tr>

<tr><td>ISOCMBRAMWRDBUS25</td><td>output</td><td>CELL_S[5].OUT_FAN_TMIN[1]</td></tr>

<tr><td>ISOCMBRAMWRDBUS26</td><td>output</td><td>CELL_S[5].OUT_FAN_TMIN[2]</td></tr>

<tr><td>ISOCMBRAMWRDBUS27</td><td>output</td><td>CELL_S[5].OUT_FAN_TMIN[3]</td></tr>

<tr><td>ISOCMBRAMWRDBUS28</td><td>output</td><td>CELL_S[5].OUT_FAN_TMIN[4]</td></tr>

<tr><td>ISOCMBRAMWRDBUS29</td><td>output</td><td>CELL_S[5].OUT_FAN_TMIN[5]</td></tr>

<tr><td>ISOCMBRAMWRDBUS3</td><td>output</td><td>CELL_S[2].OUT_FAN_TMIN[3]</td></tr>

<tr><td>ISOCMBRAMWRDBUS30</td><td>output</td><td>CELL_S[5].OUT_FAN_TMIN[6]</td></tr>

<tr><td>ISOCMBRAMWRDBUS31</td><td>output</td><td>CELL_S[5].OUT_FAN_TMIN[7]</td></tr>

<tr><td>ISOCMBRAMWRDBUS4</td><td>output</td><td>CELL_S[2].OUT_FAN_TMIN[4]</td></tr>

<tr><td>ISOCMBRAMWRDBUS5</td><td>output</td><td>CELL_S[2].OUT_FAN_TMIN[5]</td></tr>

<tr><td>ISOCMBRAMWRDBUS6</td><td>output</td><td>CELL_S[2].OUT_FAN_TMIN[6]</td></tr>

<tr><td>ISOCMBRAMWRDBUS7</td><td>output</td><td>CELL_S[2].OUT_FAN_TMIN[7]</td></tr>

<tr><td>ISOCMBRAMWRDBUS8</td><td>output</td><td>CELL_S[3].OUT_FAN_TMIN[0]</td></tr>

<tr><td>ISOCMBRAMWRDBUS9</td><td>output</td><td>CELL_S[3].OUT_FAN_TMIN[1]</td></tr>

<tr><td>ISOCMRDADDRVALID</td><td>output</td><td>CELL_S[1].OUT_SEC_TMIN[14]</td></tr>

<tr><td>JTGC405BNDSCANTDO</td><td>input</td><td>CELL_N[2].IMUX_G1_DATA[0]</td></tr>

<tr><td>JTGC405TCK</td><td>input</td><td>CELL_N[1].IMUX_CLK[0]</td></tr>

<tr><td>JTGC405TDI</td><td>input</td><td>CELL_N[1].IMUX_G1_DATA[0]</td></tr>

<tr><td>JTGC405TMS</td><td>input</td><td>CELL_N[1].IMUX_G2_DATA[0]</td></tr>

<tr><td>JTGC405TRSTNEG</td><td>input</td><td>CELL_W[12].IMUX_G2_DATA[2]</td></tr>

<tr><td>LSSDC405ACLK</td><td>input</td><td>CELL_S[7].IMUX_G1_DATA[5]</td></tr>

<tr><td>LSSDC405ARRAYCCLKNEG</td><td>input</td><td>CELL_S[0].IMUX_G2_DATA[5]</td></tr>

<tr><td>LSSDC405BCLK</td><td>input</td><td>CELL_S[0].IMUX_G3_DATA[5]</td></tr>

<tr><td>LSSDC405BISTCCLK</td><td>input</td><td>CELL_S[1].IMUX_G2_DATA[5]</td></tr>

<tr><td>LSSDC405CNTLPOINT</td><td>input</td><td>CELL_S[1].IMUX_G3_DATA[5]</td></tr>

<tr><td>LSSDC405SCANGATE</td><td>input</td><td>CELL_S[2].IMUX_G0_DATA[2]</td></tr>

<tr><td>LSSDC405SCANIN0</td><td>input</td><td>CELL_S[4].IMUX_G3_DATA[1]</td></tr>

<tr><td>LSSDC405SCANIN1</td><td>input</td><td>CELL_S[4].IMUX_G0_DATA[2]</td></tr>

<tr><td>LSSDC405SCANIN2</td><td>input</td><td>CELL_S[5].IMUX_G0_DATA[2]</td></tr>

<tr><td>LSSDC405SCANIN3</td><td>input</td><td>CELL_S[5].IMUX_G1_DATA[2]</td></tr>

<tr><td>LSSDC405SCANIN4</td><td>input</td><td>CELL_S[6].IMUX_G2_DATA[5]</td></tr>

<tr><td>LSSDC405SCANIN5</td><td>input</td><td>CELL_S[6].IMUX_G3_DATA[5]</td></tr>

<tr><td>LSSDC405SCANIN6</td><td>input</td><td>CELL_S[7].IMUX_G2_DATA[5]</td></tr>

<tr><td>LSSDC405SCANIN7</td><td>input</td><td>CELL_S[7].IMUX_G3_DATA[5]</td></tr>

<tr><td>LSSDC405SCANIN8</td><td>input</td><td>CELL_S[0].IMUX_G0_DATA[6]</td></tr>

<tr><td>LSSDC405SCANIN9</td><td>input</td><td>CELL_S[0].IMUX_G1_DATA[6]</td></tr>

<tr><td>LSSDC405TESTEVS</td><td>input</td><td>CELL_S[2].IMUX_G1_DATA[2]</td></tr>

<tr><td>LSSDC405TESTM1</td><td>input</td><td>CELL_S[3].IMUX_G2_DATA[1]</td></tr>

<tr><td>LSSDC405TESTM3</td><td>input</td><td>CELL_S[3].IMUX_G3_DATA[1]</td></tr>

<tr><td>MCBCPUCLKEN</td><td>input</td><td>CELL_W[4].IMUX_TI[0]</td></tr>

<tr><td>MCBJTAGEN</td><td>input</td><td>CELL_W[5].IMUX_TI[0]</td></tr>

<tr><td>MCBTIMEREN</td><td>input</td><td>CELL_W[6].IMUX_TI[0]</td></tr>

<tr><td>MCPPCRST</td><td>input</td><td>CELL_W[14].IMUX_TI[0]</td></tr>

<tr><td>PLBC405DCUADDRACK</td><td>input</td><td>CELL_W[7].IMUX_G0_DATA[2]</td></tr>

<tr><td>PLBC405DCUBUSY</td><td>input</td><td>CELL_W[7].IMUX_G2_DATA[2]</td></tr>

<tr><td>PLBC405DCUERR</td><td>input</td><td>CELL_W[7].IMUX_G3_DATA[2]</td></tr>

<tr><td>PLBC405DCURDDACK</td><td>input</td><td>CELL_W[6].IMUX_G3_DATA[2]</td></tr>

<tr><td>PLBC405DCURDDBUS0</td><td>input</td><td>CELL_W[15].IMUX_G0_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS1</td><td>input</td><td>CELL_W[15].IMUX_G1_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS10</td><td>input</td><td>CELL_W[13].IMUX_G2_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS11</td><td>input</td><td>CELL_W[13].IMUX_G3_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS12</td><td>input</td><td>CELL_W[12].IMUX_G0_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS13</td><td>input</td><td>CELL_W[12].IMUX_G1_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS14</td><td>input</td><td>CELL_W[12].IMUX_G2_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS15</td><td>input</td><td>CELL_W[12].IMUX_G3_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS16</td><td>input</td><td>CELL_W[11].IMUX_G0_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS17</td><td>input</td><td>CELL_W[11].IMUX_G1_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS18</td><td>input</td><td>CELL_W[11].IMUX_G2_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS19</td><td>input</td><td>CELL_W[11].IMUX_G3_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS2</td><td>input</td><td>CELL_W[15].IMUX_G2_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS20</td><td>input</td><td>CELL_W[10].IMUX_G0_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS21</td><td>input</td><td>CELL_W[10].IMUX_G1_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS22</td><td>input</td><td>CELL_W[10].IMUX_G2_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS23</td><td>input</td><td>CELL_W[10].IMUX_G3_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS24</td><td>input</td><td>CELL_W[9].IMUX_G0_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS25</td><td>input</td><td>CELL_W[9].IMUX_G1_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS26</td><td>input</td><td>CELL_W[9].IMUX_G2_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS27</td><td>input</td><td>CELL_W[9].IMUX_G3_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS28</td><td>input</td><td>CELL_W[8].IMUX_G0_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS29</td><td>input</td><td>CELL_W[8].IMUX_G1_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS3</td><td>input</td><td>CELL_W[15].IMUX_G3_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS30</td><td>input</td><td>CELL_W[8].IMUX_G2_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS31</td><td>input</td><td>CELL_W[8].IMUX_G3_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS32</td><td>input</td><td>CELL_W[7].IMUX_G0_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS33</td><td>input</td><td>CELL_W[7].IMUX_G1_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS34</td><td>input</td><td>CELL_W[7].IMUX_G2_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS35</td><td>input</td><td>CELL_W[7].IMUX_G3_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS36</td><td>input</td><td>CELL_W[6].IMUX_G0_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS37</td><td>input</td><td>CELL_W[6].IMUX_G1_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS38</td><td>input</td><td>CELL_W[6].IMUX_G2_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS39</td><td>input</td><td>CELL_W[6].IMUX_G3_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS4</td><td>input</td><td>CELL_W[14].IMUX_G0_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS40</td><td>input</td><td>CELL_W[5].IMUX_G0_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS41</td><td>input</td><td>CELL_W[5].IMUX_G1_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS42</td><td>input</td><td>CELL_W[5].IMUX_G2_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS43</td><td>input</td><td>CELL_W[5].IMUX_G3_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS44</td><td>input</td><td>CELL_W[4].IMUX_G0_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS45</td><td>input</td><td>CELL_W[4].IMUX_G1_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS46</td><td>input</td><td>CELL_W[4].IMUX_G2_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS47</td><td>input</td><td>CELL_W[4].IMUX_G3_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS48</td><td>input</td><td>CELL_W[3].IMUX_G0_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS49</td><td>input</td><td>CELL_W[3].IMUX_G1_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS5</td><td>input</td><td>CELL_W[14].IMUX_G1_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS50</td><td>input</td><td>CELL_W[3].IMUX_G2_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS51</td><td>input</td><td>CELL_W[3].IMUX_G3_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS52</td><td>input</td><td>CELL_W[2].IMUX_G0_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS53</td><td>input</td><td>CELL_W[2].IMUX_G1_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS54</td><td>input</td><td>CELL_W[2].IMUX_G2_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS55</td><td>input</td><td>CELL_W[2].IMUX_G3_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS56</td><td>input</td><td>CELL_W[1].IMUX_G0_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS57</td><td>input</td><td>CELL_W[1].IMUX_G1_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS58</td><td>input</td><td>CELL_W[1].IMUX_G2_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS59</td><td>input</td><td>CELL_W[1].IMUX_G3_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS6</td><td>input</td><td>CELL_W[14].IMUX_G2_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS60</td><td>input</td><td>CELL_W[0].IMUX_G0_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS61</td><td>input</td><td>CELL_W[0].IMUX_G1_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS62</td><td>input</td><td>CELL_W[0].IMUX_G2_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS63</td><td>input</td><td>CELL_W[0].IMUX_G3_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS7</td><td>input</td><td>CELL_W[14].IMUX_G3_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS8</td><td>input</td><td>CELL_W[13].IMUX_G0_DATA[0]</td></tr>

<tr><td>PLBC405DCURDDBUS9</td><td>input</td><td>CELL_W[13].IMUX_G1_DATA[0]</td></tr>

<tr><td>PLBC405DCURDWDADDR1</td><td>input</td><td>CELL_W[6].IMUX_G0_DATA[2]</td></tr>

<tr><td>PLBC405DCURDWDADDR2</td><td>input</td><td>CELL_W[6].IMUX_G1_DATA[2]</td></tr>

<tr><td>PLBC405DCURDWDADDR3</td><td>input</td><td>CELL_W[6].IMUX_G2_DATA[2]</td></tr>

<tr><td>PLBC405DCUSSIZE1</td><td>input</td><td>CELL_W[7].IMUX_G1_DATA[2]</td></tr>

<tr><td>PLBC405DCUWRDACK</td><td>input</td><td>CELL_W[5].IMUX_G0_DATA[2]</td></tr>

<tr><td>PLBC405ICUADDRACK</td><td>input</td><td>CELL_W[8].IMUX_G0_DATA[2]</td></tr>

<tr><td>PLBC405ICUBUSY</td><td>input</td><td>CELL_W[8].IMUX_G2_DATA[2]</td></tr>

<tr><td>PLBC405ICUERR</td><td>input</td><td>CELL_W[8].IMUX_G3_DATA[2]</td></tr>

<tr><td>PLBC405ICURDDACK</td><td>input</td><td>CELL_W[9].IMUX_G3_DATA[2]</td></tr>

<tr><td>PLBC405ICURDDBUS0</td><td>input</td><td>CELL_W[15].IMUX_G0_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS1</td><td>input</td><td>CELL_W[15].IMUX_G1_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS10</td><td>input</td><td>CELL_W[13].IMUX_G2_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS11</td><td>input</td><td>CELL_W[13].IMUX_G3_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS12</td><td>input</td><td>CELL_W[12].IMUX_G0_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS13</td><td>input</td><td>CELL_W[12].IMUX_G1_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS14</td><td>input</td><td>CELL_W[12].IMUX_G2_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS15</td><td>input</td><td>CELL_W[12].IMUX_G3_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS16</td><td>input</td><td>CELL_W[11].IMUX_G0_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS17</td><td>input</td><td>CELL_W[11].IMUX_G1_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS18</td><td>input</td><td>CELL_W[11].IMUX_G2_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS19</td><td>input</td><td>CELL_W[11].IMUX_G3_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS2</td><td>input</td><td>CELL_W[15].IMUX_G2_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS20</td><td>input</td><td>CELL_W[10].IMUX_G0_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS21</td><td>input</td><td>CELL_W[10].IMUX_G1_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS22</td><td>input</td><td>CELL_W[10].IMUX_G2_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS23</td><td>input</td><td>CELL_W[10].IMUX_G3_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS24</td><td>input</td><td>CELL_W[9].IMUX_G0_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS25</td><td>input</td><td>CELL_W[9].IMUX_G1_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS26</td><td>input</td><td>CELL_W[9].IMUX_G2_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS27</td><td>input</td><td>CELL_W[9].IMUX_G3_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS28</td><td>input</td><td>CELL_W[8].IMUX_G0_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS29</td><td>input</td><td>CELL_W[8].IMUX_G1_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS3</td><td>input</td><td>CELL_W[15].IMUX_G3_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS30</td><td>input</td><td>CELL_W[8].IMUX_G2_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS31</td><td>input</td><td>CELL_W[8].IMUX_G3_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS32</td><td>input</td><td>CELL_W[7].IMUX_G0_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS33</td><td>input</td><td>CELL_W[7].IMUX_G1_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS34</td><td>input</td><td>CELL_W[7].IMUX_G2_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS35</td><td>input</td><td>CELL_W[7].IMUX_G3_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS36</td><td>input</td><td>CELL_W[6].IMUX_G0_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS37</td><td>input</td><td>CELL_W[6].IMUX_G1_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS38</td><td>input</td><td>CELL_W[6].IMUX_G2_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS39</td><td>input</td><td>CELL_W[6].IMUX_G3_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS4</td><td>input</td><td>CELL_W[14].IMUX_G0_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS40</td><td>input</td><td>CELL_W[5].IMUX_G0_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS41</td><td>input</td><td>CELL_W[5].IMUX_G1_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS42</td><td>input</td><td>CELL_W[5].IMUX_G2_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS43</td><td>input</td><td>CELL_W[5].IMUX_G3_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS44</td><td>input</td><td>CELL_W[4].IMUX_G0_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS45</td><td>input</td><td>CELL_W[4].IMUX_G1_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS46</td><td>input</td><td>CELL_W[4].IMUX_G2_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS47</td><td>input</td><td>CELL_W[4].IMUX_G3_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS48</td><td>input</td><td>CELL_W[3].IMUX_G0_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS49</td><td>input</td><td>CELL_W[3].IMUX_G1_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS5</td><td>input</td><td>CELL_W[14].IMUX_G1_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS50</td><td>input</td><td>CELL_W[3].IMUX_G2_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS51</td><td>input</td><td>CELL_W[3].IMUX_G3_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS52</td><td>input</td><td>CELL_W[2].IMUX_G0_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS53</td><td>input</td><td>CELL_W[2].IMUX_G1_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS54</td><td>input</td><td>CELL_W[2].IMUX_G2_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS55</td><td>input</td><td>CELL_W[2].IMUX_G3_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS56</td><td>input</td><td>CELL_W[1].IMUX_G0_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS57</td><td>input</td><td>CELL_W[1].IMUX_G1_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS58</td><td>input</td><td>CELL_W[1].IMUX_G2_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS59</td><td>input</td><td>CELL_W[1].IMUX_G3_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS6</td><td>input</td><td>CELL_W[14].IMUX_G2_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS60</td><td>input</td><td>CELL_W[0].IMUX_G0_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS61</td><td>input</td><td>CELL_W[0].IMUX_G1_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS62</td><td>input</td><td>CELL_W[0].IMUX_G2_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS63</td><td>input</td><td>CELL_W[0].IMUX_G3_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS7</td><td>input</td><td>CELL_W[14].IMUX_G3_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS8</td><td>input</td><td>CELL_W[13].IMUX_G0_DATA[1]</td></tr>

<tr><td>PLBC405ICURDDBUS9</td><td>input</td><td>CELL_W[13].IMUX_G1_DATA[1]</td></tr>

<tr><td>PLBC405ICURDWDADDR1</td><td>input</td><td>CELL_W[9].IMUX_G0_DATA[2]</td></tr>

<tr><td>PLBC405ICURDWDADDR2</td><td>input</td><td>CELL_W[9].IMUX_G1_DATA[2]</td></tr>

<tr><td>PLBC405ICURDWDADDR3</td><td>input</td><td>CELL_W[9].IMUX_G2_DATA[2]</td></tr>

<tr><td>PLBC405ICUSSIZE1</td><td>input</td><td>CELL_W[8].IMUX_G1_DATA[2]</td></tr>

<tr><td>PLBCLK</td><td>input</td><td>CELL_W[0].IMUX_CLK[1]</td></tr>

<tr><td>RSTC405RESETCHIP</td><td>input</td><td>CELL_W[11].IMUX_SR[0]</td></tr>

<tr><td>RSTC405RESETCORE</td><td>input</td><td>CELL_W[12].IMUX_SR[0]</td></tr>

<tr><td>RSTC405RESETSYS</td><td>input</td><td>CELL_W[13].IMUX_SR[0]</td></tr>

<tr><td>TESTSELI</td><td>input</td><td>CELL_E[8].IMUX_TI[0]</td></tr>

<tr><td>TIEC405APUDIVEN</td><td>input</td><td>CELL_E[4].IMUX_TI[0]</td></tr>

<tr><td>TIEC405APUPRESENT</td><td>input</td><td>CELL_E[4].IMUX_TI[1]</td></tr>

<tr><td>TIEC405DETERMINISTICMULT</td><td>input</td><td>CELL_W[0].IMUX_TI[0]</td></tr>

<tr><td>TIEC405DISOPERANDFWD</td><td>input</td><td>CELL_W[1].IMUX_TI[0]</td></tr>

<tr><td>TIEC405MMUEN</td><td>input</td><td>CELL_W[1].IMUX_TI[1]</td></tr>

<tr><td>TIEC405PVR0</td><td>input</td><td>CELL_W[15].IMUX_TI[0]</td></tr>

<tr><td>TIEC405PVR1</td><td>input</td><td>CELL_W[15].IMUX_TI[1]</td></tr>

<tr><td>TIEC405PVR10</td><td>input</td><td>CELL_W[12].IMUX_TI[1]</td></tr>

<tr><td>TIEC405PVR11</td><td>input</td><td>CELL_W[12].IMUX_TS[0]</td></tr>

<tr><td>TIEC405PVR12</td><td>input</td><td>CELL_W[11].IMUX_TI[0]</td></tr>

<tr><td>TIEC405PVR13</td><td>input</td><td>CELL_W[11].IMUX_TI[1]</td></tr>

<tr><td>TIEC405PVR14</td><td>input</td><td>CELL_W[11].IMUX_TS[0]</td></tr>

<tr><td>TIEC405PVR15</td><td>input</td><td>CELL_W[10].IMUX_TI[0]</td></tr>

<tr><td>TIEC405PVR16</td><td>input</td><td>CELL_W[10].IMUX_TI[1]</td></tr>

<tr><td>TIEC405PVR17</td><td>input</td><td>CELL_W[10].IMUX_TS[0]</td></tr>

<tr><td>TIEC405PVR18</td><td>input</td><td>CELL_W[5].IMUX_TI[1]</td></tr>

<tr><td>TIEC405PVR19</td><td>input</td><td>CELL_W[5].IMUX_TS[0]</td></tr>

<tr><td>TIEC405PVR2</td><td>input</td><td>CELL_W[15].IMUX_TS[0]</td></tr>

<tr><td>TIEC405PVR20</td><td>input</td><td>CELL_W[4].IMUX_TI[1]</td></tr>

<tr><td>TIEC405PVR21</td><td>input</td><td>CELL_W[4].IMUX_TS[0]</td></tr>

<tr><td>TIEC405PVR22</td><td>input</td><td>CELL_W[4].IMUX_TS[1]</td></tr>

<tr><td>TIEC405PVR23</td><td>input</td><td>CELL_W[3].IMUX_TI[0]</td></tr>

<tr><td>TIEC405PVR24</td><td>input</td><td>CELL_W[3].IMUX_TI[1]</td></tr>

<tr><td>TIEC405PVR25</td><td>input</td><td>CELL_W[3].IMUX_TS[0]</td></tr>

<tr><td>TIEC405PVR26</td><td>input</td><td>CELL_W[2].IMUX_TI[0]</td></tr>

<tr><td>TIEC405PVR27</td><td>input</td><td>CELL_W[2].IMUX_TI[1]</td></tr>

<tr><td>TIEC405PVR28</td><td>input</td><td>CELL_W[2].IMUX_TS[0]</td></tr>

<tr><td>TIEC405PVR29</td><td>input</td><td>CELL_W[1].IMUX_TS[0]</td></tr>

<tr><td>TIEC405PVR3</td><td>input</td><td>CELL_W[14].IMUX_TI[1]</td></tr>

<tr><td>TIEC405PVR30</td><td>input</td><td>CELL_W[0].IMUX_TI[1]</td></tr>

<tr><td>TIEC405PVR31</td><td>input</td><td>CELL_W[0].IMUX_TS[0]</td></tr>

<tr><td>TIEC405PVR4</td><td>input</td><td>CELL_W[14].IMUX_TS[0]</td></tr>

<tr><td>TIEC405PVR5</td><td>input</td><td>CELL_W[14].IMUX_TS[1]</td></tr>

<tr><td>TIEC405PVR6</td><td>input</td><td>CELL_W[13].IMUX_TI[0]</td></tr>

<tr><td>TIEC405PVR7</td><td>input</td><td>CELL_W[13].IMUX_TI[1]</td></tr>

<tr><td>TIEC405PVR8</td><td>input</td><td>CELL_W[13].IMUX_TS[0]</td></tr>

<tr><td>TIEC405PVR9</td><td>input</td><td>CELL_W[12].IMUX_TI[0]</td></tr>

<tr><td>TIEDSOCMDCRADDR0</td><td>input</td><td>CELL_N[2].IMUX_TI[0]</td></tr>

<tr><td>TIEDSOCMDCRADDR1</td><td>input</td><td>CELL_N[3].IMUX_TI[0]</td></tr>

<tr><td>TIEDSOCMDCRADDR2</td><td>input</td><td>CELL_N[3].IMUX_TI[1]</td></tr>

<tr><td>TIEDSOCMDCRADDR3</td><td>input</td><td>CELL_N[3].IMUX_TS[0]</td></tr>

<tr><td>TIEDSOCMDCRADDR4</td><td>input</td><td>CELL_N[3].IMUX_TS[1]</td></tr>

<tr><td>TIEDSOCMDCRADDR5</td><td>input</td><td>CELL_N[4].IMUX_TI[0]</td></tr>

<tr><td>TIEDSOCMDCRADDR6</td><td>input</td><td>CELL_N[4].IMUX_TI[1]</td></tr>

<tr><td>TIEDSOCMDCRADDR7</td><td>input</td><td>CELL_N[4].IMUX_TS[0]</td></tr>

<tr><td>TIEISOCMDCRADDR0</td><td>input</td><td>CELL_S[2].IMUX_TI[0]</td></tr>

<tr><td>TIEISOCMDCRADDR1</td><td>input</td><td>CELL_S[2].IMUX_TI[1]</td></tr>

<tr><td>TIEISOCMDCRADDR2</td><td>input</td><td>CELL_S[2].IMUX_TS[0]</td></tr>

<tr><td>TIEISOCMDCRADDR3</td><td>input</td><td>CELL_S[2].IMUX_TS[1]</td></tr>

<tr><td>TIEISOCMDCRADDR4</td><td>input</td><td>CELL_S[3].IMUX_TI[0]</td></tr>

<tr><td>TIEISOCMDCRADDR5</td><td>input</td><td>CELL_S[3].IMUX_TI[1]</td></tr>

<tr><td>TIEISOCMDCRADDR6</td><td>input</td><td>CELL_S[3].IMUX_TS[0]</td></tr>

<tr><td>TIEISOCMDCRADDR7</td><td>input</td><td>CELL_S[3].IMUX_TS[1]</td></tr>

<tr><td>TIERAMTAP1</td><td>input</td><td>CELL_E[6].IMUX_TI[0]</td></tr>

<tr><td>TIERAMTAP2</td><td>input</td><td>CELL_E[6].IMUX_TI[1]</td></tr>

<tr><td>TIETAGTAP1</td><td>input</td><td>CELL_E[7].IMUX_TI[0]</td></tr>

<tr><td>TIETAGTAP2</td><td>input</td><td>CELL_E[7].IMUX_TI[1]</td></tr>

<tr><td>TIEUTLBTAP1</td><td>input</td><td>CELL_E[5].IMUX_TI[0]</td></tr>

<tr><td>TIEUTLBTAP2</td><td>input</td><td>CELL_E[5].IMUX_TI[1]</td></tr>

<tr><td>TRCC405TRACEDISABLE</td><td>input</td><td>CELL_N[1].IMUX_G0_DATA[0]</td></tr>

<tr><td>TRCC405TRIGGEREVENTIN</td><td>input</td><td>CELL_N[2].IMUX_G0_DATA[0]</td></tr>

<tr><td>TSTC405DCRABUSI0</td><td>input</td><td>CELL_E[0].IMUX_G0_DATA[3]</td></tr>

<tr><td>TSTC405DCRABUSI1</td><td>input</td><td>CELL_E[0].IMUX_G1_DATA[3]</td></tr>

<tr><td>TSTC405DCRABUSI2</td><td>input</td><td>CELL_E[1].IMUX_G0_DATA[3]</td></tr>

<tr><td>TSTC405DCRABUSI3</td><td>input</td><td>CELL_E[1].IMUX_G1_DATA[3]</td></tr>

<tr><td>TSTC405DCRABUSI4</td><td>input</td><td>CELL_E[2].IMUX_G0_DATA[3]</td></tr>

<tr><td>TSTC405DCRABUSI5</td><td>input</td><td>CELL_E[2].IMUX_G1_DATA[3]</td></tr>

<tr><td>TSTC405DCRABUSI6</td><td>input</td><td>CELL_E[3].IMUX_G0_DATA[3]</td></tr>

<tr><td>TSTC405DCRABUSI7</td><td>input</td><td>CELL_E[3].IMUX_G1_DATA[3]</td></tr>

<tr><td>TSTC405DCRABUSI8</td><td>input</td><td>CELL_E[4].IMUX_G2_DATA[2]</td></tr>

<tr><td>TSTC405DCRABUSI9</td><td>input</td><td>CELL_E[4].IMUX_G3_DATA[2]</td></tr>

<tr><td>TSTC405DCRDBUSOUTI0</td><td>input</td><td>CELL_E[5].IMUX_G2_DATA[2]</td></tr>

<tr><td>TSTC405DCRDBUSOUTI1</td><td>input</td><td>CELL_E[5].IMUX_G3_DATA[2]</td></tr>

<tr><td>TSTC405DCRDBUSOUTI10</td><td>input</td><td>CELL_E[10].IMUX_G0_DATA[3]</td></tr>

<tr><td>TSTC405DCRDBUSOUTI11</td><td>input</td><td>CELL_E[11].IMUX_G2_DATA[2]</td></tr>

<tr><td>TSTC405DCRDBUSOUTI12</td><td>input</td><td>CELL_E[11].IMUX_G3_DATA[2]</td></tr>

<tr><td>TSTC405DCRDBUSOUTI13</td><td>input</td><td>CELL_E[12].IMUX_G2_DATA[2]</td></tr>

<tr><td>TSTC405DCRDBUSOUTI14</td><td>input</td><td>CELL_E[12].IMUX_G3_DATA[2]</td></tr>

<tr><td>TSTC405DCRDBUSOUTI15</td><td>input</td><td>CELL_E[13].IMUX_G2_DATA[2]</td></tr>

<tr><td>TSTC405DCRDBUSOUTI16</td><td>input</td><td>CELL_E[13].IMUX_G3_DATA[2]</td></tr>

<tr><td>TSTC405DCRDBUSOUTI17</td><td>input</td><td>CELL_E[14].IMUX_G2_DATA[2]</td></tr>

<tr><td>TSTC405DCRDBUSOUTI18</td><td>input</td><td>CELL_E[14].IMUX_G3_DATA[2]</td></tr>

<tr><td>TSTC405DCRDBUSOUTI19</td><td>input</td><td>CELL_E[15].IMUX_G2_DATA[2]</td></tr>

<tr><td>TSTC405DCRDBUSOUTI2</td><td>input</td><td>CELL_E[6].IMUX_G2_DATA[2]</td></tr>

<tr><td>TSTC405DCRDBUSOUTI20</td><td>input</td><td>CELL_E[15].IMUX_G3_DATA[2]</td></tr>

<tr><td>TSTC405DCRDBUSOUTI21</td><td>input</td><td>CELL_E[0].IMUX_G2_DATA[3]</td></tr>

<tr><td>TSTC405DCRDBUSOUTI22</td><td>input</td><td>CELL_E[0].IMUX_G3_DATA[3]</td></tr>

<tr><td>TSTC405DCRDBUSOUTI23</td><td>input</td><td>CELL_E[1].IMUX_G2_DATA[3]</td></tr>

<tr><td>TSTC405DCRDBUSOUTI24</td><td>input</td><td>CELL_E[1].IMUX_G3_DATA[3]</td></tr>

<tr><td>TSTC405DCRDBUSOUTI25</td><td>input</td><td>CELL_E[2].IMUX_G2_DATA[3]</td></tr>

<tr><td>TSTC405DCRDBUSOUTI26</td><td>input</td><td>CELL_E[2].IMUX_G3_DATA[3]</td></tr>

<tr><td>TSTC405DCRDBUSOUTI27</td><td>input</td><td>CELL_E[3].IMUX_G2_DATA[3]</td></tr>

<tr><td>TSTC405DCRDBUSOUTI28</td><td>input</td><td>CELL_E[3].IMUX_G3_DATA[3]</td></tr>

<tr><td>TSTC405DCRDBUSOUTI29</td><td>input</td><td>CELL_E[4].IMUX_G0_DATA[3]</td></tr>

<tr><td>TSTC405DCRDBUSOUTI3</td><td>input</td><td>CELL_E[6].IMUX_G3_DATA[2]</td></tr>

<tr><td>TSTC405DCRDBUSOUTI30</td><td>input</td><td>CELL_E[4].IMUX_G1_DATA[3]</td></tr>

<tr><td>TSTC405DCRDBUSOUTI31</td><td>input</td><td>CELL_E[5].IMUX_G0_DATA[3]</td></tr>

<tr><td>TSTC405DCRDBUSOUTI4</td><td>input</td><td>CELL_E[7].IMUX_G2_DATA[2]</td></tr>

<tr><td>TSTC405DCRDBUSOUTI5</td><td>input</td><td>CELL_E[7].IMUX_G3_DATA[2]</td></tr>

<tr><td>TSTC405DCRDBUSOUTI6</td><td>input</td><td>CELL_E[8].IMUX_G0_DATA[3]</td></tr>

<tr><td>TSTC405DCRDBUSOUTI7</td><td>input</td><td>CELL_E[9].IMUX_G0_DATA[3]</td></tr>

<tr><td>TSTC405DCRDBUSOUTI8</td><td>input</td><td>CELL_E[9].IMUX_G1_DATA[3]</td></tr>

<tr><td>TSTC405DCRDBUSOUTI9</td><td>input</td><td>CELL_E[10].IMUX_G3_DATA[2]</td></tr>

<tr><td>TSTC405DCRREADI</td><td>input</td><td>CELL_E[5].IMUX_G1_DATA[3]</td></tr>

<tr><td>TSTC405DCRWRITEI</td><td>input</td><td>CELL_E[6].IMUX_G0_DATA[3]</td></tr>

<tr><td>TSTCLKINACTI</td><td>input</td><td>CELL_W[1].IMUX_G1_DATA[2]</td></tr>

<tr><td>TSTCLKINACTO</td><td>output</td><td>CELL_W[1].OUT_TEST[0]</td></tr>

<tr><td>TSTCPUCLKENI</td><td>input</td><td>CELL_W[14].IMUX_G0_DATA[2]</td></tr>

<tr><td>TSTCPUCLKENO</td><td>output</td><td>CELL_W[1].OUT_SEC_TMIN[9]</td></tr>

<tr><td>TSTCPUCLKI</td><td>input</td><td>CELL_W[0].IMUX_G1_DATA[2]</td></tr>

<tr><td>TSTCPUCLKO</td><td>output</td><td>CELL_W[1].OUT_SEC_TMIN[8]</td></tr>

<tr><td>TSTDCRACKI</td><td>input</td><td>CELL_E[8].IMUX_G3_DATA[1]</td></tr>

<tr><td>TSTDCRACKO</td><td>output</td><td>CELL_E[0].OUT_SEC_TMIN[10]</td></tr>

<tr><td>TSTDCRBUSI0</td><td>input</td><td>CELL_E[9].IMUX_G2_DATA[1]</td></tr>

<tr><td>TSTDCRBUSI1</td><td>input</td><td>CELL_E[9].IMUX_G3_DATA[1]</td></tr>

<tr><td>TSTDCRBUSI10</td><td>input</td><td>CELL_E[14].IMUX_G2_DATA[1]</td></tr>

<tr><td>TSTDCRBUSI11</td><td>input</td><td>CELL_E[14].IMUX_G3_DATA[1]</td></tr>

<tr><td>TSTDCRBUSI12</td><td>input</td><td>CELL_E[15].IMUX_G2_DATA[1]</td></tr>

<tr><td>TSTDCRBUSI13</td><td>input</td><td>CELL_E[15].IMUX_G3_DATA[1]</td></tr>

<tr><td>TSTDCRBUSI14</td><td>input</td><td>CELL_E[0].IMUX_G0_DATA[2]</td></tr>

<tr><td>TSTDCRBUSI15</td><td>input</td><td>CELL_E[0].IMUX_G1_DATA[2]</td></tr>

<tr><td>TSTDCRBUSI16</td><td>input</td><td>CELL_E[1].IMUX_G0_DATA[2]</td></tr>

<tr><td>TSTDCRBUSI17</td><td>input</td><td>CELL_E[1].IMUX_G1_DATA[2]</td></tr>

<tr><td>TSTDCRBUSI18</td><td>input</td><td>CELL_E[2].IMUX_G0_DATA[2]</td></tr>

<tr><td>TSTDCRBUSI19</td><td>input</td><td>CELL_E[2].IMUX_G1_DATA[2]</td></tr>

<tr><td>TSTDCRBUSI2</td><td>input</td><td>CELL_E[10].IMUX_G2_DATA[1]</td></tr>

<tr><td>TSTDCRBUSI20</td><td>input</td><td>CELL_E[3].IMUX_G0_DATA[2]</td></tr>

<tr><td>TSTDCRBUSI21</td><td>input</td><td>CELL_E[3].IMUX_G1_DATA[2]</td></tr>

<tr><td>TSTDCRBUSI22</td><td>input</td><td>CELL_E[4].IMUX_G2_DATA[1]</td></tr>

<tr><td>TSTDCRBUSI23</td><td>input</td><td>CELL_E[4].IMUX_G3_DATA[1]</td></tr>

<tr><td>TSTDCRBUSI24</td><td>input</td><td>CELL_E[5].IMUX_G2_DATA[1]</td></tr>

<tr><td>TSTDCRBUSI25</td><td>input</td><td>CELL_E[5].IMUX_G3_DATA[1]</td></tr>

<tr><td>TSTDCRBUSI26</td><td>input</td><td>CELL_E[6].IMUX_G2_DATA[1]</td></tr>

<tr><td>TSTDCRBUSI27</td><td>input</td><td>CELL_E[6].IMUX_G3_DATA[1]</td></tr>

<tr><td>TSTDCRBUSI28</td><td>input</td><td>CELL_E[7].IMUX_G2_DATA[1]</td></tr>

<tr><td>TSTDCRBUSI29</td><td>input</td><td>CELL_E[7].IMUX_G3_DATA[1]</td></tr>

<tr><td>TSTDCRBUSI3</td><td>input</td><td>CELL_E[10].IMUX_G3_DATA[1]</td></tr>

<tr><td>TSTDCRBUSI30</td><td>input</td><td>CELL_E[8].IMUX_G0_DATA[2]</td></tr>

<tr><td>TSTDCRBUSI31</td><td>input</td><td>CELL_E[8].IMUX_G1_DATA[2]</td></tr>

<tr><td>TSTDCRBUSI4</td><td>input</td><td>CELL_E[11].IMUX_G2_DATA[1]</td></tr>

<tr><td>TSTDCRBUSI5</td><td>input</td><td>CELL_E[11].IMUX_G3_DATA[1]</td></tr>

<tr><td>TSTDCRBUSI6</td><td>input</td><td>CELL_E[12].IMUX_G2_DATA[1]</td></tr>

<tr><td>TSTDCRBUSI7</td><td>input</td><td>CELL_E[12].IMUX_G3_DATA[1]</td></tr>

<tr><td>TSTDCRBUSI8</td><td>input</td><td>CELL_E[13].IMUX_G2_DATA[1]</td></tr>

<tr><td>TSTDCRBUSI9</td><td>input</td><td>CELL_E[13].IMUX_G3_DATA[1]</td></tr>

<tr><td>TSTDCRBUSO0</td><td>output</td><td>CELL_E[0].OUT_SEC_TMIN[9]</td></tr>

<tr><td>TSTDCRBUSO1</td><td>output</td><td>CELL_E[0].OUT_SEC_TMIN[8]</td></tr>

<tr><td>TSTDCRBUSO10</td><td>output</td><td>CELL_E[2].OUT_TEST[0]</td></tr>

<tr><td>TSTDCRBUSO11</td><td>output</td><td>CELL_E[3].OUT_SEC_TMIN[10]</td></tr>

<tr><td>TSTDCRBUSO12</td><td>output</td><td>CELL_E[3].OUT_SEC_TMIN[9]</td></tr>

<tr><td>TSTDCRBUSO13</td><td>output</td><td>CELL_E[3].OUT_SEC_TMIN[8]</td></tr>

<tr><td>TSTDCRBUSO14</td><td>output</td><td>CELL_E[3].OUT_TEST[0]</td></tr>

<tr><td>TSTDCRBUSO15</td><td>output</td><td>CELL_E[4].OUT_SEC_TMIN[10]</td></tr>

<tr><td>TSTDCRBUSO16</td><td>output</td><td>CELL_E[4].OUT_SEC_TMIN[9]</td></tr>

<tr><td>TSTDCRBUSO17</td><td>output</td><td>CELL_E[4].OUT_SEC_TMIN[8]</td></tr>

<tr><td>TSTDCRBUSO18</td><td>output</td><td>CELL_E[4].OUT_TEST[0]</td></tr>

<tr><td>TSTDCRBUSO19</td><td>output</td><td>CELL_E[5].OUT_SEC_TMIN[10]</td></tr>

<tr><td>TSTDCRBUSO2</td><td>output</td><td>CELL_E[0].OUT_TEST[0]</td></tr>

<tr><td>TSTDCRBUSO20</td><td>output</td><td>CELL_E[5].OUT_SEC_TMIN[9]</td></tr>

<tr><td>TSTDCRBUSO21</td><td>output</td><td>CELL_E[5].OUT_SEC_TMIN[8]</td></tr>

<tr><td>TSTDCRBUSO22</td><td>output</td><td>CELL_E[5].OUT_TEST[0]</td></tr>

<tr><td>TSTDCRBUSO23</td><td>output</td><td>CELL_E[6].OUT_SEC_TMIN[10]</td></tr>

<tr><td>TSTDCRBUSO24</td><td>output</td><td>CELL_E[6].OUT_SEC_TMIN[9]</td></tr>

<tr><td>TSTDCRBUSO25</td><td>output</td><td>CELL_E[6].OUT_SEC_TMIN[8]</td></tr>

<tr><td>TSTDCRBUSO26</td><td>output</td><td>CELL_E[6].OUT_TEST[0]</td></tr>

<tr><td>TSTDCRBUSO27</td><td>output</td><td>CELL_E[7].OUT_SEC_TMIN[10]</td></tr>

<tr><td>TSTDCRBUSO28</td><td>output</td><td>CELL_E[7].OUT_SEC_TMIN[9]</td></tr>

<tr><td>TSTDCRBUSO29</td><td>output</td><td>CELL_E[7].OUT_SEC_TMIN[8]</td></tr>

<tr><td>TSTDCRBUSO3</td><td>output</td><td>CELL_E[1].OUT_SEC_TMIN[10]</td></tr>

<tr><td>TSTDCRBUSO30</td><td>output</td><td>CELL_E[7].OUT_TEST[0]</td></tr>

<tr><td>TSTDCRBUSO31</td><td>output</td><td>CELL_E[8].OUT_SEC_TMIN[10]</td></tr>

<tr><td>TSTDCRBUSO4</td><td>output</td><td>CELL_E[1].OUT_SEC_TMIN[9]</td></tr>

<tr><td>TSTDCRBUSO5</td><td>output</td><td>CELL_E[1].OUT_SEC_TMIN[8]</td></tr>

<tr><td>TSTDCRBUSO6</td><td>output</td><td>CELL_E[1].OUT_TEST[0]</td></tr>

<tr><td>TSTDCRBUSO7</td><td>output</td><td>CELL_E[2].OUT_SEC_TMIN[10]</td></tr>

<tr><td>TSTDCRBUSO8</td><td>output</td><td>CELL_E[2].OUT_SEC_TMIN[9]</td></tr>

<tr><td>TSTDCRBUSO9</td><td>output</td><td>CELL_E[2].OUT_SEC_TMIN[8]</td></tr>

<tr><td>TSTDSOCMABORTOPI</td><td>input</td><td>CELL_E[11].IMUX_G0_DATA[3]</td></tr>

<tr><td>TSTDSOCMABORTOPO</td><td>output</td><td>CELL_E[13].OUT_SEC_TMIN[12]</td></tr>

<tr><td>TSTDSOCMABORTREQI</td><td>input</td><td>CELL_E[11].IMUX_G1_DATA[3]</td></tr>

<tr><td>TSTDSOCMABORTREQO</td><td>output</td><td>CELL_E[14].OUT_SEC_TMIN[12]</td></tr>

<tr><td>TSTDSOCMABUSI0</td><td>input</td><td>CELL_E[12].IMUX_G0_DATA[3]</td></tr>

<tr><td>TSTDSOCMABUSI1</td><td>input</td><td>CELL_E[12].IMUX_G1_DATA[3]</td></tr>

<tr><td>TSTDSOCMABUSI10</td><td>input</td><td>CELL_E[1].IMUX_G0_DATA[4]</td></tr>

<tr><td>TSTDSOCMABUSI11</td><td>input</td><td>CELL_E[1].IMUX_G1_DATA[4]</td></tr>

<tr><td>TSTDSOCMABUSI12</td><td>input</td><td>CELL_E[2].IMUX_G0_DATA[4]</td></tr>

<tr><td>TSTDSOCMABUSI13</td><td>input</td><td>CELL_E[2].IMUX_G1_DATA[4]</td></tr>

<tr><td>TSTDSOCMABUSI14</td><td>input</td><td>CELL_E[3].IMUX_G0_DATA[4]</td></tr>

<tr><td>TSTDSOCMABUSI15</td><td>input</td><td>CELL_E[3].IMUX_G1_DATA[4]</td></tr>

<tr><td>TSTDSOCMABUSI16</td><td>input</td><td>CELL_E[4].IMUX_G2_DATA[3]</td></tr>

<tr><td>TSTDSOCMABUSI17</td><td>input</td><td>CELL_E[4].IMUX_G3_DATA[3]</td></tr>

<tr><td>TSTDSOCMABUSI18</td><td>input</td><td>CELL_E[5].IMUX_G2_DATA[3]</td></tr>

<tr><td>TSTDSOCMABUSI19</td><td>input</td><td>CELL_E[5].IMUX_G3_DATA[3]</td></tr>

<tr><td>TSTDSOCMABUSI2</td><td>input</td><td>CELL_E[13].IMUX_G0_DATA[3]</td></tr>

<tr><td>TSTDSOCMABUSI20</td><td>input</td><td>CELL_E[6].IMUX_G2_DATA[3]</td></tr>

<tr><td>TSTDSOCMABUSI21</td><td>input</td><td>CELL_E[6].IMUX_G3_DATA[3]</td></tr>

<tr><td>TSTDSOCMABUSI22</td><td>input</td><td>CELL_E[7].IMUX_G2_DATA[3]</td></tr>

<tr><td>TSTDSOCMABUSI23</td><td>input</td><td>CELL_E[7].IMUX_G3_DATA[3]</td></tr>

<tr><td>TSTDSOCMABUSI24</td><td>input</td><td>CELL_E[8].IMUX_G3_DATA[3]</td></tr>

<tr><td>TSTDSOCMABUSI25</td><td>input</td><td>CELL_E[8].IMUX_G0_DATA[4]</td></tr>

<tr><td>TSTDSOCMABUSI26</td><td>input</td><td>CELL_E[9].IMUX_G0_DATA[4]</td></tr>

<tr><td>TSTDSOCMABUSI27</td><td>input</td><td>CELL_E[9].IMUX_G1_DATA[4]</td></tr>

<tr><td>TSTDSOCMABUSI28</td><td>input</td><td>CELL_E[10].IMUX_G3_DATA[3]</td></tr>

<tr><td>TSTDSOCMABUSI29</td><td>input</td><td>CELL_E[10].IMUX_G0_DATA[4]</td></tr>

<tr><td>TSTDSOCMABUSI3</td><td>input</td><td>CELL_E[13].IMUX_G1_DATA[3]</td></tr>

<tr><td>TSTDSOCMABUSI4</td><td>input</td><td>CELL_E[14].IMUX_G0_DATA[3]</td></tr>

<tr><td>TSTDSOCMABUSI5</td><td>input</td><td>CELL_E[14].IMUX_G1_DATA[3]</td></tr>

<tr><td>TSTDSOCMABUSI6</td><td>input</td><td>CELL_E[15].IMUX_G0_DATA[3]</td></tr>

<tr><td>TSTDSOCMABUSI7</td><td>input</td><td>CELL_E[15].IMUX_G1_DATA[3]</td></tr>

<tr><td>TSTDSOCMABUSI8</td><td>input</td><td>CELL_E[0].IMUX_G0_DATA[4]</td></tr>

<tr><td>TSTDSOCMABUSI9</td><td>input</td><td>CELL_E[0].IMUX_G1_DATA[4]</td></tr>

<tr><td>TSTDSOCMABUSO0</td><td>output</td><td>CELL_N[1].OUT_SEC_TMIN[12]</td></tr>

<tr><td>TSTDSOCMABUSO1</td><td>output</td><td>CELL_N[2].OUT_SEC_TMIN[12]</td></tr>

<tr><td>TSTDSOCMABUSO10</td><td>output</td><td>CELL_N[6].OUT_SEC_TMIN[10]</td></tr>

<tr><td>TSTDSOCMABUSO11</td><td>output</td><td>CELL_N[6].OUT_SEC_TMIN[9]</td></tr>

<tr><td>TSTDSOCMABUSO12</td><td>output</td><td>CELL_N[6].OUT_SEC_TMIN[8]</td></tr>

<tr><td>TSTDSOCMABUSO13</td><td>output</td><td>CELL_N[1].OUT_SEC_TMIN[11]</td></tr>

<tr><td>TSTDSOCMABUSO14</td><td>output</td><td>CELL_N[1].OUT_SEC_TMIN[10]</td></tr>

<tr><td>TSTDSOCMABUSO15</td><td>output</td><td>CELL_N[2].OUT_SEC_TMIN[11]</td></tr>

<tr><td>TSTDSOCMABUSO16</td><td>output</td><td>CELL_N[2].OUT_SEC_TMIN[10]</td></tr>

<tr><td>TSTDSOCMABUSO17</td><td>output</td><td>CELL_N[3].OUT_SEC_TMIN[11]</td></tr>

<tr><td>TSTDSOCMABUSO18</td><td>output</td><td>CELL_N[3].OUT_SEC_TMIN[10]</td></tr>

<tr><td>TSTDSOCMABUSO19</td><td>output</td><td>CELL_N[4].OUT_SEC_TMIN[10]</td></tr>

<tr><td>TSTDSOCMABUSO2</td><td>output</td><td>CELL_N[3].OUT_SEC_TMIN[12]</td></tr>

<tr><td>TSTDSOCMABUSO20</td><td>output</td><td>CELL_N[4].OUT_SEC_TMIN[9]</td></tr>

<tr><td>TSTDSOCMABUSO21</td><td>output</td><td>CELL_N[5].OUT_TEST[0]</td></tr>

<tr><td>TSTDSOCMABUSO22</td><td>output</td><td>CELL_N[5].OUT_TEST[2]</td></tr>

<tr><td>TSTDSOCMABUSO23</td><td>output</td><td>CELL_N[6].OUT_TEST[0]</td></tr>

<tr><td>TSTDSOCMABUSO24</td><td>output</td><td>CELL_E[15].OUT_SEC_TMIN[12]</td></tr>

<tr><td>TSTDSOCMABUSO25</td><td>output</td><td>CELL_E[0].OUT_SEC_TMIN[11]</td></tr>

<tr><td>TSTDSOCMABUSO26</td><td>output</td><td>CELL_E[1].OUT_SEC_TMIN[11]</td></tr>

<tr><td>TSTDSOCMABUSO27</td><td>output</td><td>CELL_E[2].OUT_SEC_TMIN[11]</td></tr>

<tr><td>TSTDSOCMABUSO28</td><td>output</td><td>CELL_E[3].OUT_SEC_TMIN[11]</td></tr>

<tr><td>TSTDSOCMABUSO29</td><td>output</td><td>CELL_E[4].OUT_SEC_TMIN[11]</td></tr>

<tr><td>TSTDSOCMABUSO3</td><td>output</td><td>CELL_N[4].OUT_SEC_TMIN[12]</td></tr>

<tr><td>TSTDSOCMABUSO4</td><td>output</td><td>CELL_N[4].OUT_SEC_TMIN[11]</td></tr>

<tr><td>TSTDSOCMABUSO5</td><td>output</td><td>CELL_N[5].OUT_SEC_TMIN[11]</td></tr>

<tr><td>TSTDSOCMABUSO6</td><td>output</td><td>CELL_N[5].OUT_SEC_TMIN[10]</td></tr>

<tr><td>TSTDSOCMABUSO7</td><td>output</td><td>CELL_N[5].OUT_SEC_TMIN[9]</td></tr>

<tr><td>TSTDSOCMABUSO8</td><td>output</td><td>CELL_N[5].OUT_SEC_TMIN[8]</td></tr>

<tr><td>TSTDSOCMABUSO9</td><td>output</td><td>CELL_N[6].OUT_SEC_TMIN[11]</td></tr>

<tr><td>TSTDSOCMBYTEENI0</td><td>input</td><td>CELL_E[11].IMUX_G2_DATA[3]</td></tr>

<tr><td>TSTDSOCMBYTEENI1</td><td>input</td><td>CELL_E[11].IMUX_G3_DATA[3]</td></tr>

<tr><td>TSTDSOCMBYTEENI2</td><td>input</td><td>CELL_E[12].IMUX_G2_DATA[3]</td></tr>

<tr><td>TSTDSOCMBYTEENI3</td><td>input</td><td>CELL_E[12].IMUX_G3_DATA[3]</td></tr>

<tr><td>TSTDSOCMBYTEENO0</td><td>output</td><td>CELL_E[5].OUT_SEC_TMIN[11]</td></tr>

<tr><td>TSTDSOCMBYTEENO1</td><td>output</td><td>CELL_E[6].OUT_SEC_TMIN[11]</td></tr>

<tr><td>TSTDSOCMBYTEENO2</td><td>output</td><td>CELL_E[7].OUT_SEC_TMIN[11]</td></tr>

<tr><td>TSTDSOCMBYTEENO3</td><td>output</td><td>CELL_E[8].OUT_SEC_TMIN[11]</td></tr>

<tr><td>TSTDSOCMCOMPLETEI</td><td>input</td><td>CELL_E[9].IMUX_G0_DATA[2]</td></tr>

<tr><td>TSTDSOCMDBUSI0</td><td>input</td><td>CELL_E[6].IMUX_G1_DATA[3]</td></tr>

<tr><td>TSTDSOCMDBUSI1</td><td>input</td><td>CELL_E[7].IMUX_G0_DATA[3]</td></tr>

<tr><td>TSTDSOCMDBUSI2</td><td>input</td><td>CELL_E[7].IMUX_G1_DATA[3]</td></tr>

<tr><td>TSTDSOCMDBUSI3</td><td>input</td><td>CELL_E[8].IMUX_G1_DATA[3]</td></tr>

<tr><td>TSTDSOCMDBUSI4</td><td>input</td><td>CELL_E[8].IMUX_G2_DATA[3]</td></tr>

<tr><td>TSTDSOCMDBUSI5</td><td>input</td><td>CELL_E[9].IMUX_G2_DATA[3]</td></tr>

<tr><td>TSTDSOCMDBUSI6</td><td>input</td><td>CELL_E[9].IMUX_G3_DATA[3]</td></tr>

<tr><td>TSTDSOCMDBUSI7</td><td>input</td><td>CELL_E[10].IMUX_G1_DATA[3]</td></tr>

<tr><td>TSTDSOCMDBUSO0</td><td>output</td><td>CELL_E[8].OUT_SEC_TMIN[9]</td></tr>

<tr><td>TSTDSOCMDBUSO1</td><td>output</td><td>CELL_E[8].OUT_SEC_TMIN[8]</td></tr>

<tr><td>TSTDSOCMDBUSO2</td><td>output</td><td>CELL_E[8].OUT_TEST[0]</td></tr>

<tr><td>TSTDSOCMDBUSO3</td><td>output</td><td>CELL_E[9].OUT_SEC_TMIN[10]</td></tr>

<tr><td>TSTDSOCMDBUSO4</td><td>output</td><td>CELL_E[9].OUT_SEC_TMIN[9]</td></tr>

<tr><td>TSTDSOCMDBUSO5</td><td>output</td><td>CELL_E[9].OUT_SEC_TMIN[8]</td></tr>

<tr><td>TSTDSOCMDBUSO6</td><td>output</td><td>CELL_E[9].OUT_TEST[0]</td></tr>

<tr><td>TSTDSOCMDBUSO7</td><td>output</td><td>CELL_E[10].OUT_SEC_TMIN[10]</td></tr>

<tr><td>TSTDSOCMDCRACKI</td><td>input</td><td>CELL_E[10].IMUX_G2_DATA[3]</td></tr>

<tr><td>TSTDSOCMDCRACKO</td><td>output</td><td>CELL_E[10].OUT_SEC_TMIN[9]</td></tr>

<tr><td>TSTDSOCMHOLDI</td><td>input</td><td>CELL_E[10].IMUX_G0_DATA[2]</td></tr>

<tr><td>TSTDSOCMHOLDO</td><td>output</td><td>CELL_E[5].OUT_TEST[2]</td></tr>

<tr><td>TSTDSOCMLOADREQI</td><td>input</td><td>CELL_E[13].IMUX_G2_DATA[3]</td></tr>

<tr><td>TSTDSOCMLOADREQO</td><td>output</td><td>CELL_E[9].OUT_SEC_TMIN[11]</td></tr>

<tr><td>TSTDSOCMSTOREREQI</td><td>input</td><td>CELL_E[13].IMUX_G3_DATA[3]</td></tr>

<tr><td>TSTDSOCMSTOREREQO</td><td>output</td><td>CELL_E[10].OUT_SEC_TMIN[11]</td></tr>

<tr><td>TSTDSOCMWAITI</td><td>input</td><td>CELL_E[14].IMUX_G2_DATA[3]</td></tr>

<tr><td>TSTDSOCMWAITO</td><td>output</td><td>CELL_E[11].OUT_SEC_TMIN[11]</td></tr>

<tr><td>TSTDSOCMWRDBUSI0</td><td>input</td><td>CELL_E[14].IMUX_G3_DATA[3]</td></tr>

<tr><td>TSTDSOCMWRDBUSI1</td><td>input</td><td>CELL_E[15].IMUX_G2_DATA[3]</td></tr>

<tr><td>TSTDSOCMWRDBUSI10</td><td>input</td><td>CELL_E[3].IMUX_G3_DATA[4]</td></tr>

<tr><td>TSTDSOCMWRDBUSI11</td><td>input</td><td>CELL_E[4].IMUX_G0_DATA[4]</td></tr>

<tr><td>TSTDSOCMWRDBUSI12</td><td>input</td><td>CELL_E[4].IMUX_G1_DATA[4]</td></tr>

<tr><td>TSTDSOCMWRDBUSI13</td><td>input</td><td>CELL_E[5].IMUX_G0_DATA[4]</td></tr>

<tr><td>TSTDSOCMWRDBUSI14</td><td>input</td><td>CELL_E[5].IMUX_G1_DATA[4]</td></tr>

<tr><td>TSTDSOCMWRDBUSI15</td><td>input</td><td>CELL_E[6].IMUX_G0_DATA[4]</td></tr>

<tr><td>TSTDSOCMWRDBUSI16</td><td>input</td><td>CELL_E[6].IMUX_G1_DATA[4]</td></tr>

<tr><td>TSTDSOCMWRDBUSI17</td><td>input</td><td>CELL_E[7].IMUX_G0_DATA[4]</td></tr>

<tr><td>TSTDSOCMWRDBUSI18</td><td>input</td><td>CELL_E[7].IMUX_G1_DATA[4]</td></tr>

<tr><td>TSTDSOCMWRDBUSI19</td><td>input</td><td>CELL_E[8].IMUX_G1_DATA[4]</td></tr>

<tr><td>TSTDSOCMWRDBUSI2</td><td>input</td><td>CELL_E[15].IMUX_G3_DATA[3]</td></tr>

<tr><td>TSTDSOCMWRDBUSI20</td><td>input</td><td>CELL_E[8].IMUX_G2_DATA[4]</td></tr>

<tr><td>TSTDSOCMWRDBUSI21</td><td>input</td><td>CELL_E[9].IMUX_G2_DATA[4]</td></tr>

<tr><td>TSTDSOCMWRDBUSI22</td><td>input</td><td>CELL_E[9].IMUX_G3_DATA[4]</td></tr>

<tr><td>TSTDSOCMWRDBUSI23</td><td>input</td><td>CELL_E[10].IMUX_G1_DATA[4]</td></tr>

<tr><td>TSTDSOCMWRDBUSI24</td><td>input</td><td>CELL_E[10].IMUX_G2_DATA[4]</td></tr>

<tr><td>TSTDSOCMWRDBUSI25</td><td>input</td><td>CELL_E[11].IMUX_G0_DATA[4]</td></tr>

<tr><td>TSTDSOCMWRDBUSI26</td><td>input</td><td>CELL_E[11].IMUX_G1_DATA[4]</td></tr>

<tr><td>TSTDSOCMWRDBUSI27</td><td>input</td><td>CELL_E[12].IMUX_G0_DATA[4]</td></tr>

<tr><td>TSTDSOCMWRDBUSI28</td><td>input</td><td>CELL_E[12].IMUX_G1_DATA[4]</td></tr>

<tr><td>TSTDSOCMWRDBUSI29</td><td>input</td><td>CELL_E[13].IMUX_G0_DATA[4]</td></tr>

<tr><td>TSTDSOCMWRDBUSI3</td><td>input</td><td>CELL_E[0].IMUX_G2_DATA[4]</td></tr>

<tr><td>TSTDSOCMWRDBUSI30</td><td>input</td><td>CELL_E[13].IMUX_G1_DATA[4]</td></tr>

<tr><td>TSTDSOCMWRDBUSI31</td><td>input</td><td>CELL_E[14].IMUX_G0_DATA[4]</td></tr>

<tr><td>TSTDSOCMWRDBUSI4</td><td>input</td><td>CELL_E[0].IMUX_G3_DATA[4]</td></tr>

<tr><td>TSTDSOCMWRDBUSI5</td><td>input</td><td>CELL_E[1].IMUX_G2_DATA[4]</td></tr>

<tr><td>TSTDSOCMWRDBUSI6</td><td>input</td><td>CELL_E[1].IMUX_G3_DATA[4]</td></tr>

<tr><td>TSTDSOCMWRDBUSI7</td><td>input</td><td>CELL_E[2].IMUX_G2_DATA[4]</td></tr>

<tr><td>TSTDSOCMWRDBUSI8</td><td>input</td><td>CELL_E[2].IMUX_G3_DATA[4]</td></tr>

<tr><td>TSTDSOCMWRDBUSI9</td><td>input</td><td>CELL_E[3].IMUX_G2_DATA[4]</td></tr>

<tr><td>TSTDSOCMWRDBUSO0</td><td>output</td><td>CELL_N[6].OUT_TEST[2]</td></tr>

<tr><td>TSTDSOCMWRDBUSO1</td><td>output</td><td>CELL_N[0].OUT_SEC_TMIN[12]</td></tr>

<tr><td>TSTDSOCMWRDBUSO10</td><td>output</td><td>CELL_N[5].OUT_TEST[4]</td></tr>

<tr><td>TSTDSOCMWRDBUSO11</td><td>output</td><td>CELL_N[5].OUT_TEST[6]</td></tr>

<tr><td>TSTDSOCMWRDBUSO12</td><td>output</td><td>CELL_N[6].OUT_TEST[4]</td></tr>

<tr><td>TSTDSOCMWRDBUSO13</td><td>output</td><td>CELL_N[6].OUT_TEST[6]</td></tr>

<tr><td>TSTDSOCMWRDBUSO14</td><td>output</td><td>CELL_N[0].OUT_SEC_TMIN[11]</td></tr>

<tr><td>TSTDSOCMWRDBUSO15</td><td>output</td><td>CELL_N[0].OUT_SEC_TMIN[10]</td></tr>

<tr><td>TSTDSOCMWRDBUSO16</td><td>output</td><td>CELL_N[1].OUT_TEST[0]</td></tr>

<tr><td>TSTDSOCMWRDBUSO17</td><td>output</td><td>CELL_N[1].OUT_TEST[2]</td></tr>

<tr><td>TSTDSOCMWRDBUSO18</td><td>output</td><td>CELL_N[2].OUT_TEST[0]</td></tr>

<tr><td>TSTDSOCMWRDBUSO19</td><td>output</td><td>CELL_N[2].OUT_TEST[2]</td></tr>

<tr><td>TSTDSOCMWRDBUSO2</td><td>output</td><td>CELL_N[1].OUT_SEC_TMIN[9]</td></tr>

<tr><td>TSTDSOCMWRDBUSO20</td><td>output</td><td>CELL_N[3].OUT_TEST[0]</td></tr>

<tr><td>TSTDSOCMWRDBUSO21</td><td>output</td><td>CELL_N[3].OUT_TEST[2]</td></tr>

<tr><td>TSTDSOCMWRDBUSO22</td><td>output</td><td>CELL_N[4].OUT_TEST[2]</td></tr>

<tr><td>TSTDSOCMWRDBUSO23</td><td>output</td><td>CELL_N[4].OUT_TEST[4]</td></tr>

<tr><td>TSTDSOCMWRDBUSO24</td><td>output</td><td>CELL_N[5].OUT_TEST[8]</td></tr>

<tr><td>TSTDSOCMWRDBUSO25</td><td>output</td><td>CELL_N[5].OUT_TEST[10]</td></tr>

<tr><td>TSTDSOCMWRDBUSO26</td><td>output</td><td>CELL_N[6].OUT_TEST[8]</td></tr>

<tr><td>TSTDSOCMWRDBUSO27</td><td>output</td><td>CELL_N[6].OUT_TEST[10]</td></tr>

<tr><td>TSTDSOCMWRDBUSO28</td><td>output</td><td>CELL_N[0].OUT_SEC_TMIN[9]</td></tr>

<tr><td>TSTDSOCMWRDBUSO29</td><td>output</td><td>CELL_N[1].OUT_TEST[4]</td></tr>

<tr><td>TSTDSOCMWRDBUSO3</td><td>output</td><td>CELL_N[1].OUT_SEC_TMIN[8]</td></tr>

<tr><td>TSTDSOCMWRDBUSO30</td><td>output</td><td>CELL_N[2].OUT_TEST[4]</td></tr>

<tr><td>TSTDSOCMWRDBUSO31</td><td>output</td><td>CELL_N[3].OUT_TEST[4]</td></tr>

<tr><td>TSTDSOCMWRDBUSO4</td><td>output</td><td>CELL_N[2].OUT_SEC_TMIN[9]</td></tr>

<tr><td>TSTDSOCMWRDBUSO5</td><td>output</td><td>CELL_N[2].OUT_SEC_TMIN[8]</td></tr>

<tr><td>TSTDSOCMWRDBUSO6</td><td>output</td><td>CELL_N[3].OUT_SEC_TMIN[9]</td></tr>

<tr><td>TSTDSOCMWRDBUSO7</td><td>output</td><td>CELL_N[3].OUT_SEC_TMIN[8]</td></tr>

<tr><td>TSTDSOCMWRDBUSO8</td><td>output</td><td>CELL_N[4].OUT_SEC_TMIN[8]</td></tr>

<tr><td>TSTDSOCMWRDBUSO9</td><td>output</td><td>CELL_N[4].OUT_TEST[0]</td></tr>

<tr><td>TSTDSOCMXLATEVALIDI</td><td>input</td><td>CELL_E[14].IMUX_G1_DATA[4]</td></tr>

<tr><td>TSTDSOCMXLATEVALIDO</td><td>output</td><td>CELL_E[12].OUT_SEC_TMIN[11]</td></tr>

<tr><td>TSTISOCMABORTI</td><td>input</td><td>CELL_W[11].IMUX_G3_DATA[2]</td></tr>

<tr><td>TSTISOCMABORTO</td><td>output</td><td>CELL_S[0].OUT_TEST[2]</td></tr>

<tr><td>TSTISOCMABUSI0</td><td>input</td><td>CELL_W[1].IMUX_G0_DATA[3]</td></tr>

<tr><td>TSTISOCMABUSI1</td><td>input</td><td>CELL_W[1].IMUX_G1_DATA[3]</td></tr>

<tr><td>TSTISOCMABUSI10</td><td>input</td><td>CELL_W[4].IMUX_G1_DATA[3]</td></tr>

<tr><td>TSTISOCMABUSI11</td><td>input</td><td>CELL_W[5].IMUX_G1_DATA[3]</td></tr>

<tr><td>TSTISOCMABUSI12</td><td>input</td><td>CELL_W[5].IMUX_G2_DATA[3]</td></tr>

<tr><td>TSTISOCMABUSI13</td><td>input</td><td>CELL_W[6].IMUX_G2_DATA[3]</td></tr>

<tr><td>TSTISOCMABUSI14</td><td>input</td><td>CELL_W[6].IMUX_G3_DATA[3]</td></tr>

<tr><td>TSTISOCMABUSI15</td><td>input</td><td>CELL_W[6].IMUX_G0_DATA[4]</td></tr>

<tr><td>TSTISOCMABUSI16</td><td>input</td><td>CELL_W[7].IMUX_G1_DATA[3]</td></tr>

<tr><td>TSTISOCMABUSI17</td><td>input</td><td>CELL_W[7].IMUX_G2_DATA[3]</td></tr>

<tr><td>TSTISOCMABUSI18</td><td>input</td><td>CELL_W[7].IMUX_G3_DATA[3]</td></tr>

<tr><td>TSTISOCMABUSI19</td><td>input</td><td>CELL_W[8].IMUX_G1_DATA[3]</td></tr>

<tr><td>TSTISOCMABUSI2</td><td>input</td><td>CELL_W[2].IMUX_G3_DATA[2]</td></tr>

<tr><td>TSTISOCMABUSI20</td><td>input</td><td>CELL_W[8].IMUX_G2_DATA[3]</td></tr>

<tr><td>TSTISOCMABUSI21</td><td>input</td><td>CELL_W[8].IMUX_G3_DATA[3]</td></tr>

<tr><td>TSTISOCMABUSI22</td><td>input</td><td>CELL_W[9].IMUX_G1_DATA[3]</td></tr>

<tr><td>TSTISOCMABUSI23</td><td>input</td><td>CELL_W[9].IMUX_G2_DATA[3]</td></tr>

<tr><td>TSTISOCMABUSI24</td><td>input</td><td>CELL_W[9].IMUX_G3_DATA[3]</td></tr>

<tr><td>TSTISOCMABUSI25</td><td>input</td><td>CELL_W[10].IMUX_G2_DATA[2]</td></tr>

<tr><td>TSTISOCMABUSI26</td><td>input</td><td>CELL_W[10].IMUX_G3_DATA[2]</td></tr>

<tr><td>TSTISOCMABUSI27</td><td>input</td><td>CELL_W[10].IMUX_G0_DATA[3]</td></tr>

<tr><td>TSTISOCMABUSI28</td><td>input</td><td>CELL_W[10].IMUX_G1_DATA[3]</td></tr>

<tr><td>TSTISOCMABUSI29</td><td>input</td><td>CELL_W[11].IMUX_G2_DATA[2]</td></tr>

<tr><td>TSTISOCMABUSI3</td><td>input</td><td>CELL_W[2].IMUX_G0_DATA[3]</td></tr>

<tr><td>TSTISOCMABUSI4</td><td>input</td><td>CELL_W[2].IMUX_G1_DATA[3]</td></tr>

<tr><td>TSTISOCMABUSI5</td><td>input</td><td>CELL_W[3].IMUX_G2_DATA[2]</td></tr>

<tr><td>TSTISOCMABUSI6</td><td>input</td><td>CELL_W[3].IMUX_G3_DATA[2]</td></tr>

<tr><td>TSTISOCMABUSI7</td><td>input</td><td>CELL_W[3].IMUX_G0_DATA[3]</td></tr>

<tr><td>TSTISOCMABUSI8</td><td>input</td><td>CELL_W[4].IMUX_G3_DATA[2]</td></tr>

<tr><td>TSTISOCMABUSI9</td><td>input</td><td>CELL_W[4].IMUX_G0_DATA[3]</td></tr>

<tr><td>TSTISOCMABUSO0</td><td>output</td><td>CELL_S[0].OUT_SEC_TMIN[8]</td></tr>

<tr><td>TSTISOCMABUSO1</td><td>output</td><td>CELL_S[1].OUT_SEC_TMIN[13]</td></tr>

<tr><td>TSTISOCMABUSO10</td><td>output</td><td>CELL_S[3].OUT_SEC_TMIN[14]</td></tr>

<tr><td>TSTISOCMABUSO11</td><td>output</td><td>CELL_S[3].OUT_SEC_TMIN[13]</td></tr>

<tr><td>TSTISOCMABUSO12</td><td>output</td><td>CELL_S[3].OUT_SEC_TMIN[12]</td></tr>

<tr><td>TSTISOCMABUSO13</td><td>output</td><td>CELL_S[4].OUT_SEC_TMIN[15]</td></tr>

<tr><td>TSTISOCMABUSO14</td><td>output</td><td>CELL_S[4].OUT_SEC_TMIN[14]</td></tr>

<tr><td>TSTISOCMABUSO15</td><td>output</td><td>CELL_S[4].OUT_SEC_TMIN[13]</td></tr>

<tr><td>TSTISOCMABUSO16</td><td>output</td><td>CELL_S[4].OUT_SEC_TMIN[12]</td></tr>

<tr><td>TSTISOCMABUSO17</td><td>output</td><td>CELL_S[5].OUT_SEC_TMIN[15]</td></tr>

<tr><td>TSTISOCMABUSO18</td><td>output</td><td>CELL_S[5].OUT_SEC_TMIN[14]</td></tr>

<tr><td>TSTISOCMABUSO19</td><td>output</td><td>CELL_S[5].OUT_SEC_TMIN[13]</td></tr>

<tr><td>TSTISOCMABUSO2</td><td>output</td><td>CELL_S[1].OUT_SEC_TMIN[12]</td></tr>

<tr><td>TSTISOCMABUSO20</td><td>output</td><td>CELL_S[5].OUT_SEC_TMIN[12]</td></tr>

<tr><td>TSTISOCMABUSO21</td><td>output</td><td>CELL_S[6].OUT_SEC_TMIN[11]</td></tr>

<tr><td>TSTISOCMABUSO22</td><td>output</td><td>CELL_S[6].OUT_SEC_TMIN[10]</td></tr>

<tr><td>TSTISOCMABUSO23</td><td>output</td><td>CELL_S[6].OUT_SEC_TMIN[9]</td></tr>

<tr><td>TSTISOCMABUSO24</td><td>output</td><td>CELL_S[6].OUT_SEC_TMIN[8]</td></tr>

<tr><td>TSTISOCMABUSO25</td><td>output</td><td>CELL_S[7].OUT_SEC_TMIN[14]</td></tr>

<tr><td>TSTISOCMABUSO26</td><td>output</td><td>CELL_S[7].OUT_SEC_TMIN[13]</td></tr>

<tr><td>TSTISOCMABUSO27</td><td>output</td><td>CELL_S[7].OUT_SEC_TMIN[12]</td></tr>

<tr><td>TSTISOCMABUSO28</td><td>output</td><td>CELL_S[7].OUT_SEC_TMIN[11]</td></tr>

<tr><td>TSTISOCMABUSO29</td><td>output</td><td>CELL_S[0].OUT_TEST[0]</td></tr>

<tr><td>TSTISOCMABUSO3</td><td>output</td><td>CELL_S[1].OUT_SEC_TMIN[11]</td></tr>

<tr><td>TSTISOCMABUSO4</td><td>output</td><td>CELL_S[1].OUT_SEC_TMIN[10]</td></tr>

<tr><td>TSTISOCMABUSO5</td><td>output</td><td>CELL_S[2].OUT_SEC_TMIN[12]</td></tr>

<tr><td>TSTISOCMABUSO6</td><td>output</td><td>CELL_S[2].OUT_SEC_TMIN[11]</td></tr>

<tr><td>TSTISOCMABUSO7</td><td>output</td><td>CELL_S[2].OUT_SEC_TMIN[10]</td></tr>

<tr><td>TSTISOCMABUSO8</td><td>output</td><td>CELL_S[2].OUT_SEC_TMIN[9]</td></tr>

<tr><td>TSTISOCMABUSO9</td><td>output</td><td>CELL_S[3].OUT_SEC_TMIN[15]</td></tr>

<tr><td>TSTISOCMHOLDI</td><td>input</td><td>CELL_W[2].IMUX_G1_DATA[2]</td></tr>

<tr><td>TSTISOCMHOLDO</td><td>output</td><td>CELL_W[2].OUT_SEC_TMIN[10]</td></tr>

<tr><td>TSTISOCMICUREADYI</td><td>input</td><td>CELL_W[1].IMUX_G3_DATA[2]</td></tr>

<tr><td>TSTISOCMICUREADYO</td><td>output</td><td>CELL_S[0].OUT_SEC_TMIN[9]</td></tr>

<tr><td>TSTISOCMRDATAI0</td><td>input</td><td>CELL_W[5].IMUX_G3_DATA[2]</td></tr>

<tr><td>TSTISOCMRDATAI1</td><td>input</td><td>CELL_W[6].IMUX_G0_DATA[3]</td></tr>

<tr><td>TSTISOCMRDATAI10</td><td>input</td><td>CELL_W[15].IMUX_G1_DATA[2]</td></tr>

<tr><td>TSTISOCMRDATAI11</td><td>input</td><td>CELL_W[0].IMUX_G2_DATA[2]</td></tr>

<tr><td>TSTISOCMRDATAI12</td><td>input</td><td>CELL_W[1].IMUX_G2_DATA[2]</td></tr>

<tr><td>TSTISOCMRDATAI13</td><td>input</td><td>CELL_W[2].IMUX_G2_DATA[2]</td></tr>

<tr><td>TSTISOCMRDATAI14</td><td>input</td><td>CELL_W[3].IMUX_G1_DATA[2]</td></tr>

<tr><td>TSTISOCMRDATAI15</td><td>input</td><td>CELL_W[4].IMUX_G2_DATA[2]</td></tr>

<tr><td>TSTISOCMRDATAI16</td><td>input</td><td>CELL_W[5].IMUX_G0_DATA[3]</td></tr>

<tr><td>TSTISOCMRDATAI17</td><td>input</td><td>CELL_S[0].IMUX_G0_DATA[4]</td></tr>

<tr><td>TSTISOCMRDATAI18</td><td>input</td><td>CELL_S[0].IMUX_G1_DATA[4]</td></tr>

<tr><td>TSTISOCMRDATAI19</td><td>input</td><td>CELL_S[0].IMUX_G2_DATA[4]</td></tr>

<tr><td>TSTISOCMRDATAI2</td><td>input</td><td>CELL_W[7].IMUX_G0_DATA[3]</td></tr>

<tr><td>TSTISOCMRDATAI20</td><td>input</td><td>CELL_S[0].IMUX_G3_DATA[4]</td></tr>

<tr><td>TSTISOCMRDATAI21</td><td>input</td><td>CELL_S[1].IMUX_G0_DATA[4]</td></tr>

<tr><td>TSTISOCMRDATAI22</td><td>input</td><td>CELL_S[1].IMUX_G1_DATA[4]</td></tr>

<tr><td>TSTISOCMRDATAI23</td><td>input</td><td>CELL_S[1].IMUX_G2_DATA[4]</td></tr>

<tr><td>TSTISOCMRDATAI24</td><td>input</td><td>CELL_S[1].IMUX_G3_DATA[4]</td></tr>

<tr><td>TSTISOCMRDATAI25</td><td>input</td><td>CELL_S[2].IMUX_G2_DATA[0]</td></tr>

<tr><td>TSTISOCMRDATAI26</td><td>input</td><td>CELL_S[2].IMUX_G3_DATA[0]</td></tr>

<tr><td>TSTISOCMRDATAI27</td><td>input</td><td>CELL_S[2].IMUX_G0_DATA[1]</td></tr>

<tr><td>TSTISOCMRDATAI28</td><td>input</td><td>CELL_S[2].IMUX_G1_DATA[1]</td></tr>

<tr><td>TSTISOCMRDATAI29</td><td>input</td><td>CELL_S[3].IMUX_G0_DATA[0]</td></tr>

<tr><td>TSTISOCMRDATAI3</td><td>input</td><td>CELL_W[8].IMUX_G0_DATA[3]</td></tr>

<tr><td>TSTISOCMRDATAI30</td><td>input</td><td>CELL_S[3].IMUX_G1_DATA[0]</td></tr>

<tr><td>TSTISOCMRDATAI31</td><td>input</td><td>CELL_S[3].IMUX_G2_DATA[0]</td></tr>

<tr><td>TSTISOCMRDATAI32</td><td>input</td><td>CELL_S[3].IMUX_G3_DATA[0]</td></tr>

<tr><td>TSTISOCMRDATAI33</td><td>input</td><td>CELL_S[4].IMUX_G1_DATA[0]</td></tr>

<tr><td>TSTISOCMRDATAI34</td><td>input</td><td>CELL_S[4].IMUX_G2_DATA[0]</td></tr>

<tr><td>TSTISOCMRDATAI35</td><td>input</td><td>CELL_S[4].IMUX_G3_DATA[0]</td></tr>

<tr><td>TSTISOCMRDATAI36</td><td>input</td><td>CELL_S[4].IMUX_G0_DATA[1]</td></tr>

<tr><td>TSTISOCMRDATAI37</td><td>input</td><td>CELL_S[5].IMUX_G2_DATA[0]</td></tr>

<tr><td>TSTISOCMRDATAI38</td><td>input</td><td>CELL_S[5].IMUX_G3_DATA[0]</td></tr>

<tr><td>TSTISOCMRDATAI39</td><td>input</td><td>CELL_S[5].IMUX_G0_DATA[1]</td></tr>

<tr><td>TSTISOCMRDATAI4</td><td>input</td><td>CELL_W[9].IMUX_G0_DATA[3]</td></tr>

<tr><td>TSTISOCMRDATAI40</td><td>input</td><td>CELL_S[5].IMUX_G1_DATA[1]</td></tr>

<tr><td>TSTISOCMRDATAI41</td><td>input</td><td>CELL_S[6].IMUX_G0_DATA[4]</td></tr>

<tr><td>TSTISOCMRDATAI42</td><td>input</td><td>CELL_S[6].IMUX_G1_DATA[4]</td></tr>

<tr><td>TSTISOCMRDATAI43</td><td>input</td><td>CELL_S[6].IMUX_G2_DATA[4]</td></tr>

<tr><td>TSTISOCMRDATAI44</td><td>input</td><td>CELL_S[6].IMUX_G3_DATA[4]</td></tr>

<tr><td>TSTISOCMRDATAI45</td><td>input</td><td>CELL_S[7].IMUX_G0_DATA[4]</td></tr>

<tr><td>TSTISOCMRDATAI46</td><td>input</td><td>CELL_S[7].IMUX_G1_DATA[4]</td></tr>

<tr><td>TSTISOCMRDATAI47</td><td>input</td><td>CELL_S[7].IMUX_G2_DATA[4]</td></tr>

<tr><td>TSTISOCMRDATAI48</td><td>input</td><td>CELL_S[7].IMUX_G3_DATA[4]</td></tr>

<tr><td>TSTISOCMRDATAI49</td><td>input</td><td>CELL_S[0].IMUX_G0_DATA[5]</td></tr>

<tr><td>TSTISOCMRDATAI5</td><td>input</td><td>CELL_W[10].IMUX_G1_DATA[2]</td></tr>

<tr><td>TSTISOCMRDATAI50</td><td>input</td><td>CELL_S[0].IMUX_G1_DATA[5]</td></tr>

<tr><td>TSTISOCMRDATAI51</td><td>input</td><td>CELL_S[1].IMUX_G0_DATA[5]</td></tr>

<tr><td>TSTISOCMRDATAI52</td><td>input</td><td>CELL_S[1].IMUX_G1_DATA[5]</td></tr>

<tr><td>TSTISOCMRDATAI53</td><td>input</td><td>CELL_S[2].IMUX_G2_DATA[1]</td></tr>

<tr><td>TSTISOCMRDATAI54</td><td>input</td><td>CELL_S[2].IMUX_G3_DATA[1]</td></tr>

<tr><td>TSTISOCMRDATAI55</td><td>input</td><td>CELL_S[3].IMUX_G0_DATA[1]</td></tr>

<tr><td>TSTISOCMRDATAI56</td><td>input</td><td>CELL_S[3].IMUX_G1_DATA[1]</td></tr>

<tr><td>TSTISOCMRDATAI57</td><td>input</td><td>CELL_S[4].IMUX_G1_DATA[1]</td></tr>

<tr><td>TSTISOCMRDATAI58</td><td>input</td><td>CELL_S[4].IMUX_G2_DATA[1]</td></tr>

<tr><td>TSTISOCMRDATAI59</td><td>input</td><td>CELL_S[5].IMUX_G2_DATA[1]</td></tr>

<tr><td>TSTISOCMRDATAI6</td><td>input</td><td>CELL_W[11].IMUX_G1_DATA[2]</td></tr>

<tr><td>TSTISOCMRDATAI60</td><td>input</td><td>CELL_S[5].IMUX_G3_DATA[1]</td></tr>

<tr><td>TSTISOCMRDATAI61</td><td>input</td><td>CELL_S[6].IMUX_G0_DATA[5]</td></tr>

<tr><td>TSTISOCMRDATAI62</td><td>input</td><td>CELL_S[6].IMUX_G1_DATA[5]</td></tr>

<tr><td>TSTISOCMRDATAI63</td><td>input</td><td>CELL_S[7].IMUX_G0_DATA[5]</td></tr>

<tr><td>TSTISOCMRDATAI7</td><td>input</td><td>CELL_W[12].IMUX_G1_DATA[2]</td></tr>

<tr><td>TSTISOCMRDATAI8</td><td>input</td><td>CELL_W[13].IMUX_G1_DATA[2]</td></tr>

<tr><td>TSTISOCMRDATAI9</td><td>input</td><td>CELL_W[14].IMUX_G1_DATA[2]</td></tr>

<tr><td>TSTISOCMRDATAO0</td><td>output</td><td>CELL_W[2].OUT_TEST[0]</td></tr>

<tr><td>TSTISOCMRDATAO1</td><td>output</td><td>CELL_W[3].OUT_SEC_TMIN[10]</td></tr>

<tr><td>TSTISOCMRDATAO10</td><td>output</td><td>CELL_W[5].OUT_SEC_TMIN[10]</td></tr>

<tr><td>TSTISOCMRDATAO11</td><td>output</td><td>CELL_W[5].OUT_SEC_TMIN[9]</td></tr>

<tr><td>TSTISOCMRDATAO12</td><td>output</td><td>CELL_W[5].OUT_SEC_TMIN[8]</td></tr>

<tr><td>TSTISOCMRDATAO13</td><td>output</td><td>CELL_W[6].OUT_SEC_TMIN[11]</td></tr>

<tr><td>TSTISOCMRDATAO14</td><td>output</td><td>CELL_W[6].OUT_SEC_TMIN[10]</td></tr>

<tr><td>TSTISOCMRDATAO15</td><td>output</td><td>CELL_W[6].OUT_SEC_TMIN[9]</td></tr>

<tr><td>TSTISOCMRDATAO16</td><td>output</td><td>CELL_W[6].OUT_SEC_TMIN[8]</td></tr>

<tr><td>TSTISOCMRDATAO17</td><td>output</td><td>CELL_W[7].OUT_SEC_TMIN[11]</td></tr>

<tr><td>TSTISOCMRDATAO18</td><td>output</td><td>CELL_W[7].OUT_SEC_TMIN[10]</td></tr>

<tr><td>TSTISOCMRDATAO19</td><td>output</td><td>CELL_W[7].OUT_SEC_TMIN[9]</td></tr>

<tr><td>TSTISOCMRDATAO2</td><td>output</td><td>CELL_W[3].OUT_SEC_TMIN[9]</td></tr>

<tr><td>TSTISOCMRDATAO20</td><td>output</td><td>CELL_W[7].OUT_SEC_TMIN[8]</td></tr>

<tr><td>TSTISOCMRDATAO21</td><td>output</td><td>CELL_W[8].OUT_SEC_TMIN[11]</td></tr>

<tr><td>TSTISOCMRDATAO22</td><td>output</td><td>CELL_W[8].OUT_SEC_TMIN[10]</td></tr>

<tr><td>TSTISOCMRDATAO23</td><td>output</td><td>CELL_W[8].OUT_SEC_TMIN[9]</td></tr>

<tr><td>TSTISOCMRDATAO24</td><td>output</td><td>CELL_W[8].OUT_SEC_TMIN[8]</td></tr>

<tr><td>TSTISOCMRDATAO25</td><td>output</td><td>CELL_W[9].OUT_SEC_TMIN[11]</td></tr>

<tr><td>TSTISOCMRDATAO26</td><td>output</td><td>CELL_W[9].OUT_SEC_TMIN[10]</td></tr>

<tr><td>TSTISOCMRDATAO27</td><td>output</td><td>CELL_W[9].OUT_SEC_TMIN[9]</td></tr>

<tr><td>TSTISOCMRDATAO28</td><td>output</td><td>CELL_W[9].OUT_SEC_TMIN[8]</td></tr>

<tr><td>TSTISOCMRDATAO29</td><td>output</td><td>CELL_W[10].OUT_SEC_TMIN[11]</td></tr>

<tr><td>TSTISOCMRDATAO3</td><td>output</td><td>CELL_W[3].OUT_SEC_TMIN[8]</td></tr>

<tr><td>TSTISOCMRDATAO30</td><td>output</td><td>CELL_W[10].OUT_SEC_TMIN[10]</td></tr>

<tr><td>TSTISOCMRDATAO31</td><td>output</td><td>CELL_W[10].OUT_SEC_TMIN[9]</td></tr>

<tr><td>TSTISOCMRDATAO32</td><td>output</td><td>CELL_W[10].OUT_SEC_TMIN[8]</td></tr>

<tr><td>TSTISOCMRDATAO33</td><td>output</td><td>CELL_W[11].OUT_SEC_TMIN[11]</td></tr>

<tr><td>TSTISOCMRDATAO34</td><td>output</td><td>CELL_W[11].OUT_SEC_TMIN[10]</td></tr>

<tr><td>TSTISOCMRDATAO35</td><td>output</td><td>CELL_W[11].OUT_SEC_TMIN[9]</td></tr>

<tr><td>TSTISOCMRDATAO36</td><td>output</td><td>CELL_W[11].OUT_SEC_TMIN[8]</td></tr>

<tr><td>TSTISOCMRDATAO37</td><td>output</td><td>CELL_W[12].OUT_SEC_TMIN[11]</td></tr>

<tr><td>TSTISOCMRDATAO38</td><td>output</td><td>CELL_W[12].OUT_SEC_TMIN[10]</td></tr>

<tr><td>TSTISOCMRDATAO39</td><td>output</td><td>CELL_W[12].OUT_SEC_TMIN[9]</td></tr>

<tr><td>TSTISOCMRDATAO4</td><td>output</td><td>CELL_W[3].OUT_TEST[0]</td></tr>

<tr><td>TSTISOCMRDATAO40</td><td>output</td><td>CELL_W[12].OUT_SEC_TMIN[8]</td></tr>

<tr><td>TSTISOCMRDATAO41</td><td>output</td><td>CELL_W[13].OUT_SEC_TMIN[11]</td></tr>

<tr><td>TSTISOCMRDATAO42</td><td>output</td><td>CELL_W[13].OUT_SEC_TMIN[10]</td></tr>

<tr><td>TSTISOCMRDATAO43</td><td>output</td><td>CELL_W[13].OUT_SEC_TMIN[9]</td></tr>

<tr><td>TSTISOCMRDATAO44</td><td>output</td><td>CELL_W[13].OUT_SEC_TMIN[8]</td></tr>

<tr><td>TSTISOCMRDATAO45</td><td>output</td><td>CELL_W[14].OUT_SEC_TMIN[11]</td></tr>

<tr><td>TSTISOCMRDATAO46</td><td>output</td><td>CELL_W[14].OUT_SEC_TMIN[10]</td></tr>

<tr><td>TSTISOCMRDATAO47</td><td>output</td><td>CELL_W[14].OUT_SEC_TMIN[9]</td></tr>

<tr><td>TSTISOCMRDATAO48</td><td>output</td><td>CELL_W[14].OUT_SEC_TMIN[8]</td></tr>

<tr><td>TSTISOCMRDATAO49</td><td>output</td><td>CELL_W[15].OUT_SEC_TMIN[11]</td></tr>

<tr><td>TSTISOCMRDATAO5</td><td>output</td><td>CELL_W[4].OUT_SEC_TMIN[11]</td></tr>

<tr><td>TSTISOCMRDATAO50</td><td>output</td><td>CELL_W[15].OUT_SEC_TMIN[10]</td></tr>

<tr><td>TSTISOCMRDATAO51</td><td>output</td><td>CELL_W[15].OUT_SEC_TMIN[9]</td></tr>

<tr><td>TSTISOCMRDATAO52</td><td>output</td><td>CELL_W[15].OUT_SEC_TMIN[8]</td></tr>

<tr><td>TSTISOCMRDATAO53</td><td>output</td><td>CELL_W[0].OUT_TEST[2]</td></tr>

<tr><td>TSTISOCMRDATAO54</td><td>output</td><td>CELL_W[0].OUT_TEST[4]</td></tr>

<tr><td>TSTISOCMRDATAO55</td><td>output</td><td>CELL_W[1].OUT_TEST[2]</td></tr>

<tr><td>TSTISOCMRDATAO56</td><td>output</td><td>CELL_W[1].OUT_TEST[4]</td></tr>

<tr><td>TSTISOCMRDATAO57</td><td>output</td><td>CELL_W[2].OUT_TEST[2]</td></tr>

<tr><td>TSTISOCMRDATAO58</td><td>output</td><td>CELL_W[2].OUT_TEST[4]</td></tr>

<tr><td>TSTISOCMRDATAO59</td><td>output</td><td>CELL_W[3].OUT_TEST[2]</td></tr>

<tr><td>TSTISOCMRDATAO6</td><td>output</td><td>CELL_W[4].OUT_SEC_TMIN[10]</td></tr>

<tr><td>TSTISOCMRDATAO60</td><td>output</td><td>CELL_W[3].OUT_TEST[4]</td></tr>

<tr><td>TSTISOCMRDATAO61</td><td>output</td><td>CELL_W[4].OUT_TEST[0]</td></tr>

<tr><td>TSTISOCMRDATAO62</td><td>output</td><td>CELL_W[4].OUT_TEST[2]</td></tr>

<tr><td>TSTISOCMRDATAO63</td><td>output</td><td>CELL_W[5].OUT_TEST[0]</td></tr>

<tr><td>TSTISOCMRDATAO7</td><td>output</td><td>CELL_W[4].OUT_SEC_TMIN[9]</td></tr>

<tr><td>TSTISOCMRDATAO8</td><td>output</td><td>CELL_W[4].OUT_SEC_TMIN[8]</td></tr>

<tr><td>TSTISOCMRDATAO9</td><td>output</td><td>CELL_W[5].OUT_SEC_TMIN[11]</td></tr>

<tr><td>TSTISOCMRDDVALIDI0</td><td>input</td><td>CELL_W[3].IMUX_G0_DATA[2]</td></tr>

<tr><td>TSTISOCMRDDVALIDI1</td><td>input</td><td>CELL_W[4].IMUX_G1_DATA[2]</td></tr>

<tr><td>TSTISOCMRDDVALIDO0</td><td>output</td><td>CELL_W[2].OUT_SEC_TMIN[9]</td></tr>

<tr><td>TSTISOCMRDDVALIDO1</td><td>output</td><td>CELL_W[2].OUT_SEC_TMIN[8]</td></tr>

<tr><td>TSTISOCMREQPENDI</td><td>input</td><td>CELL_W[0].IMUX_G0_DATA[3]</td></tr>

<tr><td>TSTISOCMREQPENDO</td><td>output</td><td>CELL_S[0].OUT_SEC_TMIN[10]</td></tr>

<tr><td>TSTISOCMXLATEVALIDI</td><td>input</td><td>CELL_W[0].IMUX_G3_DATA[2]</td></tr>

<tr><td>TSTISOCMXLATEVALIDO</td><td>output</td><td>CELL_S[0].OUT_SEC_TMIN[11]</td></tr>

<tr><td>TSTISOPFWDI</td><td>input</td><td>CELL_E[9].IMUX_G1_DATA[2]</td></tr>

<tr><td>TSTISOPFWDO</td><td>output</td><td>CELL_E[5].OUT_TEST[4]</td></tr>

<tr><td>TSTJTAGENI</td><td>input</td><td>CELL_W[12].IMUX_G0_DATA[2]</td></tr>

<tr><td>TSTJTAGENO</td><td>output</td><td>CELL_W[0].OUT_TEST[0]</td></tr>

<tr><td>TSTOCMCOMPLETEO</td><td>output</td><td>CELL_E[6].OUT_TEST[2]</td></tr>

<tr><td>TSTPLBSAMPLECYCLEI</td><td>input</td><td>CELL_W[6].IMUX_G1_DATA[3]</td></tr>

<tr><td>TSTPLBSAMPLECYCLEO</td><td>output</td><td>CELL_W[5].OUT_TEST[2]</td></tr>

<tr><td>TSTRDDBUSI0</td><td>input</td><td>CELL_E[10].IMUX_G1_DATA[2]</td></tr>

<tr><td>TSTRDDBUSI1</td><td>input</td><td>CELL_E[11].IMUX_G0_DATA[2]</td></tr>

<tr><td>TSTRDDBUSI10</td><td>input</td><td>CELL_E[15].IMUX_G1_DATA[2]</td></tr>

<tr><td>TSTRDDBUSI11</td><td>input</td><td>CELL_E[0].IMUX_G2_DATA[2]</td></tr>

<tr><td>TSTRDDBUSI12</td><td>input</td><td>CELL_E[0].IMUX_G3_DATA[2]</td></tr>

<tr><td>TSTRDDBUSI13</td><td>input</td><td>CELL_E[1].IMUX_G2_DATA[2]</td></tr>

<tr><td>TSTRDDBUSI14</td><td>input</td><td>CELL_E[1].IMUX_G3_DATA[2]</td></tr>

<tr><td>TSTRDDBUSI15</td><td>input</td><td>CELL_E[2].IMUX_G2_DATA[2]</td></tr>

<tr><td>TSTRDDBUSI16</td><td>input</td><td>CELL_E[2].IMUX_G3_DATA[2]</td></tr>

<tr><td>TSTRDDBUSI17</td><td>input</td><td>CELL_E[3].IMUX_G2_DATA[2]</td></tr>

<tr><td>TSTRDDBUSI18</td><td>input</td><td>CELL_E[3].IMUX_G3_DATA[2]</td></tr>

<tr><td>TSTRDDBUSI19</td><td>input</td><td>CELL_E[4].IMUX_G0_DATA[2]</td></tr>

<tr><td>TSTRDDBUSI2</td><td>input</td><td>CELL_E[11].IMUX_G1_DATA[2]</td></tr>

<tr><td>TSTRDDBUSI20</td><td>input</td><td>CELL_E[4].IMUX_G1_DATA[2]</td></tr>

<tr><td>TSTRDDBUSI21</td><td>input</td><td>CELL_E[5].IMUX_G0_DATA[2]</td></tr>

<tr><td>TSTRDDBUSI22</td><td>input</td><td>CELL_E[5].IMUX_G1_DATA[2]</td></tr>

<tr><td>TSTRDDBUSI23</td><td>input</td><td>CELL_E[6].IMUX_G0_DATA[2]</td></tr>

<tr><td>TSTRDDBUSI24</td><td>input</td><td>CELL_E[6].IMUX_G1_DATA[2]</td></tr>

<tr><td>TSTRDDBUSI25</td><td>input</td><td>CELL_E[7].IMUX_G0_DATA[2]</td></tr>

<tr><td>TSTRDDBUSI26</td><td>input</td><td>CELL_E[7].IMUX_G1_DATA[2]</td></tr>

<tr><td>TSTRDDBUSI27</td><td>input</td><td>CELL_E[8].IMUX_G2_DATA[2]</td></tr>

<tr><td>TSTRDDBUSI28</td><td>input</td><td>CELL_E[8].IMUX_G3_DATA[2]</td></tr>

<tr><td>TSTRDDBUSI29</td><td>input</td><td>CELL_E[9].IMUX_G2_DATA[2]</td></tr>

<tr><td>TSTRDDBUSI3</td><td>input</td><td>CELL_E[12].IMUX_G0_DATA[2]</td></tr>

<tr><td>TSTRDDBUSI30</td><td>input</td><td>CELL_E[9].IMUX_G3_DATA[2]</td></tr>

<tr><td>TSTRDDBUSI31</td><td>input</td><td>CELL_E[10].IMUX_G2_DATA[2]</td></tr>

<tr><td>TSTRDDBUSI4</td><td>input</td><td>CELL_E[12].IMUX_G1_DATA[2]</td></tr>

<tr><td>TSTRDDBUSI5</td><td>input</td><td>CELL_E[13].IMUX_G0_DATA[2]</td></tr>

<tr><td>TSTRDDBUSI6</td><td>input</td><td>CELL_E[13].IMUX_G1_DATA[2]</td></tr>

<tr><td>TSTRDDBUSI7</td><td>input</td><td>CELL_E[14].IMUX_G0_DATA[2]</td></tr>

<tr><td>TSTRDDBUSI8</td><td>input</td><td>CELL_E[14].IMUX_G1_DATA[2]</td></tr>

<tr><td>TSTRDDBUSI9</td><td>input</td><td>CELL_E[15].IMUX_G0_DATA[2]</td></tr>

<tr><td>TSTRDDBUSO0</td><td>output</td><td>CELL_E[10].OUT_SEC_TMIN[8]</td></tr>

<tr><td>TSTRDDBUSO1</td><td>output</td><td>CELL_E[10].OUT_TEST[0]</td></tr>

<tr><td>TSTRDDBUSO10</td><td>output</td><td>CELL_E[13].OUT_SEC_TMIN[11]</td></tr>

<tr><td>TSTRDDBUSO11</td><td>output</td><td>CELL_E[13].OUT_SEC_TMIN[10]</td></tr>

<tr><td>TSTRDDBUSO12</td><td>output</td><td>CELL_E[13].OUT_SEC_TMIN[9]</td></tr>

<tr><td>TSTRDDBUSO13</td><td>output</td><td>CELL_E[13].OUT_SEC_TMIN[8]</td></tr>

<tr><td>TSTRDDBUSO14</td><td>output</td><td>CELL_E[14].OUT_SEC_TMIN[11]</td></tr>

<tr><td>TSTRDDBUSO15</td><td>output</td><td>CELL_E[14].OUT_SEC_TMIN[10]</td></tr>

<tr><td>TSTRDDBUSO16</td><td>output</td><td>CELL_E[14].OUT_SEC_TMIN[9]</td></tr>

<tr><td>TSTRDDBUSO17</td><td>output</td><td>CELL_E[14].OUT_SEC_TMIN[8]</td></tr>

<tr><td>TSTRDDBUSO18</td><td>output</td><td>CELL_E[15].OUT_SEC_TMIN[11]</td></tr>

<tr><td>TSTRDDBUSO19</td><td>output</td><td>CELL_E[15].OUT_SEC_TMIN[10]</td></tr>

<tr><td>TSTRDDBUSO2</td><td>output</td><td>CELL_E[11].OUT_SEC_TMIN[10]</td></tr>

<tr><td>TSTRDDBUSO20</td><td>output</td><td>CELL_E[15].OUT_SEC_TMIN[9]</td></tr>

<tr><td>TSTRDDBUSO21</td><td>output</td><td>CELL_E[15].OUT_SEC_TMIN[8]</td></tr>

<tr><td>TSTRDDBUSO22</td><td>output</td><td>CELL_E[0].OUT_TEST[2]</td></tr>

<tr><td>TSTRDDBUSO23</td><td>output</td><td>CELL_E[0].OUT_TEST[4]</td></tr>

<tr><td>TSTRDDBUSO24</td><td>output</td><td>CELL_E[1].OUT_TEST[2]</td></tr>

<tr><td>TSTRDDBUSO25</td><td>output</td><td>CELL_E[1].OUT_TEST[4]</td></tr>

<tr><td>TSTRDDBUSO26</td><td>output</td><td>CELL_E[2].OUT_TEST[2]</td></tr>

<tr><td>TSTRDDBUSO27</td><td>output</td><td>CELL_E[2].OUT_TEST[4]</td></tr>

<tr><td>TSTRDDBUSO28</td><td>output</td><td>CELL_E[3].OUT_TEST[2]</td></tr>

<tr><td>TSTRDDBUSO29</td><td>output</td><td>CELL_E[3].OUT_TEST[4]</td></tr>

<tr><td>TSTRDDBUSO3</td><td>output</td><td>CELL_E[11].OUT_SEC_TMIN[9]</td></tr>

<tr><td>TSTRDDBUSO30</td><td>output</td><td>CELL_E[4].OUT_TEST[2]</td></tr>

<tr><td>TSTRDDBUSO31</td><td>output</td><td>CELL_E[4].OUT_TEST[4]</td></tr>

<tr><td>TSTRDDBUSO4</td><td>output</td><td>CELL_E[11].OUT_SEC_TMIN[8]</td></tr>

<tr><td>TSTRDDBUSO5</td><td>output</td><td>CELL_E[11].OUT_TEST[0]</td></tr>

<tr><td>TSTRDDBUSO6</td><td>output</td><td>CELL_E[12].OUT_SEC_TMIN[10]</td></tr>

<tr><td>TSTRDDBUSO7</td><td>output</td><td>CELL_E[12].OUT_SEC_TMIN[9]</td></tr>

<tr><td>TSTRDDBUSO8</td><td>output</td><td>CELL_E[12].OUT_SEC_TMIN[8]</td></tr>

<tr><td>TSTRDDBUSO9</td><td>output</td><td>CELL_E[12].OUT_TEST[0]</td></tr>

<tr><td>TSTRESETCHIPI</td><td>input</td><td>CELL_W[0].IMUX_G0_DATA[2]</td></tr>

<tr><td>TSTRESETCHIPO</td><td>output</td><td>CELL_W[0].OUT_SEC_TMIN[10]</td></tr>

<tr><td>TSTRESETCOREI</td><td>input</td><td>CELL_W[5].IMUX_G2_DATA[2]</td></tr>

<tr><td>TSTRESETCOREO</td><td>output</td><td>CELL_W[0].OUT_SEC_TMIN[9]</td></tr>

<tr><td>TSTRESETSYSI</td><td>input</td><td>CELL_W[11].IMUX_G0_DATA[2]</td></tr>

<tr><td>TSTRESETSYSO</td><td>output</td><td>CELL_W[0].OUT_SEC_TMIN[8]</td></tr>

<tr><td>TSTTIMERENI</td><td>input</td><td>CELL_W[13].IMUX_G0_DATA[2]</td></tr>

<tr><td>TSTTIMERENO</td><td>output</td><td>CELL_W[1].OUT_SEC_TMIN[10]</td></tr>

<tr><td>TSTTRSTNEGI</td><td>input</td><td>CELL_N[2].IMUX_G2_DATA[0]</td></tr>

<tr><td>TSTTRSTNEGO</td><td>output</td><td>CELL_W[12].OUT_TEST[0]</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-wires-1"><a class="header" href="#bel-wires-1">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex2 PPC_E bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>CELL_W[0].IMUX_CLK[1]</td><td>PPC405.PLBCLK</td></tr>

<tr><td>CELL_W[0].IMUX_TI[0]</td><td>PPC405.TIEC405DETERMINISTICMULT</td></tr>

<tr><td>CELL_W[0].IMUX_TI[1]</td><td>PPC405.TIEC405PVR30</td></tr>

<tr><td>CELL_W[0].IMUX_TS[0]</td><td>PPC405.TIEC405PVR31</td></tr>

<tr><td>CELL_W[0].IMUX_G0_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS60</td></tr>

<tr><td>CELL_W[0].IMUX_G0_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS60</td></tr>

<tr><td>CELL_W[0].IMUX_G0_DATA[2]</td><td>PPC405.TSTRESETCHIPI</td></tr>

<tr><td>CELL_W[0].IMUX_G0_DATA[3]</td><td>PPC405.TSTISOCMREQPENDI</td></tr>

<tr><td>CELL_W[0].IMUX_G1_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS61</td></tr>

<tr><td>CELL_W[0].IMUX_G1_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS61</td></tr>

<tr><td>CELL_W[0].IMUX_G1_DATA[2]</td><td>PPC405.TSTCPUCLKI</td></tr>

<tr><td>CELL_W[0].IMUX_G2_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS62</td></tr>

<tr><td>CELL_W[0].IMUX_G2_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS62</td></tr>

<tr><td>CELL_W[0].IMUX_G2_DATA[2]</td><td>PPC405.TSTISOCMRDATAI11</td></tr>

<tr><td>CELL_W[0].IMUX_G3_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS63</td></tr>

<tr><td>CELL_W[0].IMUX_G3_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS63</td></tr>

<tr><td>CELL_W[0].IMUX_G3_DATA[2]</td><td>PPC405.TSTISOCMXLATEVALIDI</td></tr>

<tr><td>CELL_W[0].OUT_FAN_TMIN[0]</td><td>PPC405.C405PLBDCUWRDBUS60</td></tr>

<tr><td>CELL_W[0].OUT_FAN_TMIN[1]</td><td>PPC405.C405PLBDCUWRDBUS61</td></tr>

<tr><td>CELL_W[0].OUT_FAN_TMIN[2]</td><td>PPC405.C405PLBDCUWRDBUS62</td></tr>

<tr><td>CELL_W[0].OUT_FAN_TMIN[3]</td><td>PPC405.C405PLBDCUWRDBUS63</td></tr>

<tr><td>CELL_W[0].OUT_FAN_TMIN[4]</td><td>PPC405.C405RSTCHIPRESETREQ</td></tr>

<tr><td>CELL_W[0].OUT_FAN_TMIN[5]</td><td>PPC405.C405RSTCORERESETREQ</td></tr>

<tr><td>CELL_W[0].OUT_FAN_TMIN[6]</td><td>PPC405.C405CPMTIMERIRQ</td></tr>

<tr><td>CELL_W[0].OUT_FAN_TMIN[7]</td><td>PPC405.C405CPMTIMERRESETREQ</td></tr>

<tr><td>CELL_W[0].OUT_SEC_TMIN[8]</td><td>PPC405.TSTRESETSYSO</td></tr>

<tr><td>CELL_W[0].OUT_SEC_TMIN[9]</td><td>PPC405.TSTRESETCOREO</td></tr>

<tr><td>CELL_W[0].OUT_SEC_TMIN[10]</td><td>PPC405.TSTRESETCHIPO</td></tr>

<tr><td>CELL_W[0].OUT_SEC_TMIN[11]</td><td>PPC405.C405DBGWBIAR26</td></tr>

<tr><td>CELL_W[0].OUT_SEC_TMIN[12]</td><td>PPC405.C405DBGWBIAR21</td></tr>

<tr><td>CELL_W[0].OUT_SEC_TMIN[13]</td><td>PPC405.C405DBGWBIAR7</td></tr>

<tr><td>CELL_W[0].OUT_SEC_TMIN[14]</td><td>PPC405.C405DBGWBFULL</td></tr>

<tr><td>CELL_W[0].OUT_SEC_TMIN[15]</td><td>PPC405.C405DBGWBCOMPLETE</td></tr>

<tr><td>CELL_W[0].OUT_TEST[0]</td><td>PPC405.TSTJTAGENO</td></tr>

<tr><td>CELL_W[0].OUT_TEST[2]</td><td>PPC405.TSTISOCMRDATAO53</td></tr>

<tr><td>CELL_W[0].OUT_TEST[4]</td><td>PPC405.TSTISOCMRDATAO54</td></tr>

<tr><td>CELL_W[1].IMUX_CE[0]</td><td>PPC405.CPMC405CPUCLKEN</td></tr>

<tr><td>CELL_W[1].IMUX_TI[0]</td><td>PPC405.TIEC405DISOPERANDFWD</td></tr>

<tr><td>CELL_W[1].IMUX_TI[1]</td><td>PPC405.TIEC405MMUEN</td></tr>

<tr><td>CELL_W[1].IMUX_TS[0]</td><td>PPC405.TIEC405PVR29</td></tr>

<tr><td>CELL_W[1].IMUX_G0_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS56</td></tr>

<tr><td>CELL_W[1].IMUX_G0_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS56</td></tr>

<tr><td>CELL_W[1].IMUX_G0_DATA[2]</td><td>PPC405.DBGC405DEBUGHALT</td></tr>

<tr><td>CELL_W[1].IMUX_G0_DATA[3]</td><td>PPC405.TSTISOCMABUSI0</td></tr>

<tr><td>CELL_W[1].IMUX_G1_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS57</td></tr>

<tr><td>CELL_W[1].IMUX_G1_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS57</td></tr>

<tr><td>CELL_W[1].IMUX_G1_DATA[2]</td><td>PPC405.TSTCLKINACTI</td></tr>

<tr><td>CELL_W[1].IMUX_G1_DATA[3]</td><td>PPC405.TSTISOCMABUSI1</td></tr>

<tr><td>CELL_W[1].IMUX_G2_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS58</td></tr>

<tr><td>CELL_W[1].IMUX_G2_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS58</td></tr>

<tr><td>CELL_W[1].IMUX_G2_DATA[2]</td><td>PPC405.TSTISOCMRDATAI12</td></tr>

<tr><td>CELL_W[1].IMUX_G3_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS59</td></tr>

<tr><td>CELL_W[1].IMUX_G3_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS59</td></tr>

<tr><td>CELL_W[1].IMUX_G3_DATA[2]</td><td>PPC405.TSTISOCMICUREADYI</td></tr>

<tr><td>CELL_W[1].OUT_FAN_TMIN[0]</td><td>PPC405.C405PLBDCUWRDBUS56</td></tr>

<tr><td>CELL_W[1].OUT_FAN_TMIN[1]</td><td>PPC405.C405PLBDCUWRDBUS57</td></tr>

<tr><td>CELL_W[1].OUT_FAN_TMIN[2]</td><td>PPC405.C405PLBDCUWRDBUS58</td></tr>

<tr><td>CELL_W[1].OUT_FAN_TMIN[3]</td><td>PPC405.C405PLBDCUWRDBUS59</td></tr>

<tr><td>CELL_W[1].OUT_FAN_TMIN[4]</td><td>PPC405.C405PLBDCUREQUEST</td></tr>

<tr><td>CELL_W[1].OUT_FAN_TMIN[5]</td><td>PPC405.C405PLBDCUPRIORITY0</td></tr>

<tr><td>CELL_W[1].OUT_FAN_TMIN[6]</td><td>PPC405.C405PLBDCUPRIORITY1</td></tr>

<tr><td>CELL_W[1].OUT_FAN_TMIN[7]</td><td>PPC405.C405PLBDCUABORT</td></tr>

<tr><td>CELL_W[1].OUT_SEC_TMIN[8]</td><td>PPC405.TSTCPUCLKO</td></tr>

<tr><td>CELL_W[1].OUT_SEC_TMIN[9]</td><td>PPC405.TSTCPUCLKENO</td></tr>

<tr><td>CELL_W[1].OUT_SEC_TMIN[10]</td><td>PPC405.TSTTIMERENO</td></tr>

<tr><td>CELL_W[1].OUT_SEC_TMIN[11]</td><td>PPC405.C405DBGWBIAR27</td></tr>

<tr><td>CELL_W[1].OUT_SEC_TMIN[12]</td><td>PPC405.C405DBGWBIAR22</td></tr>

<tr><td>CELL_W[1].OUT_SEC_TMIN[13]</td><td>PPC405.C405DBGWBIAR8</td></tr>

<tr><td>CELL_W[1].OUT_SEC_TMIN[14]</td><td>PPC405.C405DBGWBIAR0</td></tr>

<tr><td>CELL_W[1].OUT_SEC_TMIN[15]</td><td>PPC405.C405PLBDCURNW</td></tr>

<tr><td>CELL_W[1].OUT_TEST[0]</td><td>PPC405.TSTCLKINACTO</td></tr>

<tr><td>CELL_W[1].OUT_TEST[2]</td><td>PPC405.TSTISOCMRDATAO55</td></tr>

<tr><td>CELL_W[1].OUT_TEST[4]</td><td>PPC405.TSTISOCMRDATAO56</td></tr>

<tr><td>CELL_W[2].IMUX_CE[0]</td><td>PPC405.CPMC405TIMERCLKEN</td></tr>

<tr><td>CELL_W[2].IMUX_TI[0]</td><td>PPC405.TIEC405PVR26</td></tr>

<tr><td>CELL_W[2].IMUX_TI[1]</td><td>PPC405.TIEC405PVR27</td></tr>

<tr><td>CELL_W[2].IMUX_TS[0]</td><td>PPC405.TIEC405PVR28</td></tr>

<tr><td>CELL_W[2].IMUX_G0_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS52</td></tr>

<tr><td>CELL_W[2].IMUX_G0_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS52</td></tr>

<tr><td>CELL_W[2].IMUX_G0_DATA[2]</td><td>PPC405.DBGC405UNCONDDEBUGEVENT</td></tr>

<tr><td>CELL_W[2].IMUX_G0_DATA[3]</td><td>PPC405.TSTISOCMABUSI3</td></tr>

<tr><td>CELL_W[2].IMUX_G1_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS53</td></tr>

<tr><td>CELL_W[2].IMUX_G1_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS53</td></tr>

<tr><td>CELL_W[2].IMUX_G1_DATA[2]</td><td>PPC405.TSTISOCMHOLDI</td></tr>

<tr><td>CELL_W[2].IMUX_G1_DATA[3]</td><td>PPC405.TSTISOCMABUSI4</td></tr>

<tr><td>CELL_W[2].IMUX_G2_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS54</td></tr>

<tr><td>CELL_W[2].IMUX_G2_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS54</td></tr>

<tr><td>CELL_W[2].IMUX_G2_DATA[2]</td><td>PPC405.TSTISOCMRDATAI13</td></tr>

<tr><td>CELL_W[2].IMUX_G3_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS55</td></tr>

<tr><td>CELL_W[2].IMUX_G3_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS55</td></tr>

<tr><td>CELL_W[2].IMUX_G3_DATA[2]</td><td>PPC405.TSTISOCMABUSI2</td></tr>

<tr><td>CELL_W[2].OUT_FAN_TMIN[0]</td><td>PPC405.C405PLBDCUWRDBUS52</td></tr>

<tr><td>CELL_W[2].OUT_FAN_TMIN[1]</td><td>PPC405.C405PLBDCUWRDBUS53</td></tr>

<tr><td>CELL_W[2].OUT_FAN_TMIN[2]</td><td>PPC405.C405PLBDCUWRDBUS54</td></tr>

<tr><td>CELL_W[2].OUT_FAN_TMIN[3]</td><td>PPC405.C405PLBDCUWRDBUS55</td></tr>

<tr><td>CELL_W[2].OUT_FAN_TMIN[4]</td><td>PPC405.C405PLBDCUGUARDED</td></tr>

<tr><td>CELL_W[2].OUT_FAN_TMIN[5]</td><td>PPC405.C405PLBDCUWRITETHRU</td></tr>

<tr><td>CELL_W[2].OUT_FAN_TMIN[6]</td><td>PPC405.C405DBGWBIAR11</td></tr>

<tr><td>CELL_W[2].OUT_FAN_TMIN[7]</td><td>PPC405.C405DBGWBIAR12</td></tr>

<tr><td>CELL_W[2].OUT_SEC_TMIN[8]</td><td>PPC405.TSTISOCMRDDVALIDO1</td></tr>

<tr><td>CELL_W[2].OUT_SEC_TMIN[9]</td><td>PPC405.TSTISOCMRDDVALIDO0</td></tr>

<tr><td>CELL_W[2].OUT_SEC_TMIN[10]</td><td>PPC405.TSTISOCMHOLDO</td></tr>

<tr><td>CELL_W[2].OUT_SEC_TMIN[11]</td><td>PPC405.C405DBGWBIAR28</td></tr>

<tr><td>CELL_W[2].OUT_SEC_TMIN[12]</td><td>PPC405.C405PLBICUABORT</td></tr>

<tr><td>CELL_W[2].OUT_SEC_TMIN[13]</td><td>PPC405.C405PLBICUPRIORITY1</td></tr>

<tr><td>CELL_W[2].OUT_SEC_TMIN[14]</td><td>PPC405.C405PLBICUPRIORITY0</td></tr>

<tr><td>CELL_W[2].OUT_SEC_TMIN[15]</td><td>PPC405.C405PLBICUREQUEST</td></tr>

<tr><td>CELL_W[2].OUT_TEST[0]</td><td>PPC405.TSTISOCMRDATAO0</td></tr>

<tr><td>CELL_W[2].OUT_TEST[2]</td><td>PPC405.TSTISOCMRDATAO57</td></tr>

<tr><td>CELL_W[2].OUT_TEST[4]</td><td>PPC405.TSTISOCMRDATAO58</td></tr>

<tr><td>CELL_W[3].IMUX_CLK[0]</td><td>PPC405.CPMC405TIMERTICK</td></tr>

<tr><td>CELL_W[3].IMUX_CE[0]</td><td>PPC405.CPMC405JTAGCLKEN</td></tr>

<tr><td>CELL_W[3].IMUX_TI[0]</td><td>PPC405.TIEC405PVR23</td></tr>

<tr><td>CELL_W[3].IMUX_TI[1]</td><td>PPC405.TIEC405PVR24</td></tr>

<tr><td>CELL_W[3].IMUX_TS[0]</td><td>PPC405.TIEC405PVR25</td></tr>

<tr><td>CELL_W[3].IMUX_G0_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS48</td></tr>

<tr><td>CELL_W[3].IMUX_G0_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS48</td></tr>

<tr><td>CELL_W[3].IMUX_G0_DATA[2]</td><td>PPC405.TSTISOCMRDDVALIDI0</td></tr>

<tr><td>CELL_W[3].IMUX_G0_DATA[3]</td><td>PPC405.TSTISOCMABUSI7</td></tr>

<tr><td>CELL_W[3].IMUX_G1_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS49</td></tr>

<tr><td>CELL_W[3].IMUX_G1_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS49</td></tr>

<tr><td>CELL_W[3].IMUX_G1_DATA[2]</td><td>PPC405.TSTISOCMRDATAI14</td></tr>

<tr><td>CELL_W[3].IMUX_G2_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS50</td></tr>

<tr><td>CELL_W[3].IMUX_G2_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS50</td></tr>

<tr><td>CELL_W[3].IMUX_G2_DATA[2]</td><td>PPC405.TSTISOCMABUSI5</td></tr>

<tr><td>CELL_W[3].IMUX_G3_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS51</td></tr>

<tr><td>CELL_W[3].IMUX_G3_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS51</td></tr>

<tr><td>CELL_W[3].IMUX_G3_DATA[2]</td><td>PPC405.TSTISOCMABUSI6</td></tr>

<tr><td>CELL_W[3].OUT_FAN_TMIN[0]</td><td>PPC405.C405PLBDCUWRDBUS48</td></tr>

<tr><td>CELL_W[3].OUT_FAN_TMIN[1]</td><td>PPC405.C405PLBDCUWRDBUS49</td></tr>

<tr><td>CELL_W[3].OUT_FAN_TMIN[2]</td><td>PPC405.C405PLBDCUWRDBUS50</td></tr>

<tr><td>CELL_W[3].OUT_FAN_TMIN[3]</td><td>PPC405.C405PLBDCUWRDBUS51</td></tr>

<tr><td>CELL_W[3].OUT_FAN_TMIN[4]</td><td>PPC405.C405PLBDCUBE4</td></tr>

<tr><td>CELL_W[3].OUT_FAN_TMIN[5]</td><td>PPC405.C405PLBDCUBE5</td></tr>

<tr><td>CELL_W[3].OUT_FAN_TMIN[6]</td><td>PPC405.C405PLBDCUBE6</td></tr>

<tr><td>CELL_W[3].OUT_FAN_TMIN[7]</td><td>PPC405.C405PLBDCUBE7</td></tr>

<tr><td>CELL_W[3].OUT_SEC_TMIN[8]</td><td>PPC405.TSTISOCMRDATAO3</td></tr>

<tr><td>CELL_W[3].OUT_SEC_TMIN[9]</td><td>PPC405.TSTISOCMRDATAO2</td></tr>

<tr><td>CELL_W[3].OUT_SEC_TMIN[10]</td><td>PPC405.TSTISOCMRDATAO1</td></tr>

<tr><td>CELL_W[3].OUT_SEC_TMIN[11]</td><td>PPC405.C405DBGWBIAR29</td></tr>

<tr><td>CELL_W[3].OUT_SEC_TMIN[12]</td><td>PPC405.C405DBGWBIAR16</td></tr>

<tr><td>CELL_W[3].OUT_SEC_TMIN[13]</td><td>PPC405.C405DBGWBIAR15</td></tr>

<tr><td>CELL_W[3].OUT_SEC_TMIN[14]</td><td>PPC405.C405DBGWBIAR14</td></tr>

<tr><td>CELL_W[3].OUT_SEC_TMIN[15]</td><td>PPC405.C405DBGWBIAR13</td></tr>

<tr><td>CELL_W[3].OUT_TEST[0]</td><td>PPC405.TSTISOCMRDATAO4</td></tr>

<tr><td>CELL_W[3].OUT_TEST[2]</td><td>PPC405.TSTISOCMRDATAO59</td></tr>

<tr><td>CELL_W[3].OUT_TEST[4]</td><td>PPC405.TSTISOCMRDATAO60</td></tr>

<tr><td>CELL_W[4].IMUX_TI[0]</td><td>PPC405.MCBCPUCLKEN</td></tr>

<tr><td>CELL_W[4].IMUX_TI[1]</td><td>PPC405.TIEC405PVR20</td></tr>

<tr><td>CELL_W[4].IMUX_TS[0]</td><td>PPC405.TIEC405PVR21</td></tr>

<tr><td>CELL_W[4].IMUX_TS[1]</td><td>PPC405.TIEC405PVR22</td></tr>

<tr><td>CELL_W[4].IMUX_G0_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS44</td></tr>

<tr><td>CELL_W[4].IMUX_G0_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS44</td></tr>

<tr><td>CELL_W[4].IMUX_G0_DATA[2]</td><td>PPC405.DBGC405EXTBUSHOLDACK</td></tr>

<tr><td>CELL_W[4].IMUX_G0_DATA[3]</td><td>PPC405.TSTISOCMABUSI9</td></tr>

<tr><td>CELL_W[4].IMUX_G1_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS45</td></tr>

<tr><td>CELL_W[4].IMUX_G1_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS45</td></tr>

<tr><td>CELL_W[4].IMUX_G1_DATA[2]</td><td>PPC405.TSTISOCMRDDVALIDI1</td></tr>

<tr><td>CELL_W[4].IMUX_G1_DATA[3]</td><td>PPC405.TSTISOCMABUSI10</td></tr>

<tr><td>CELL_W[4].IMUX_G2_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS46</td></tr>

<tr><td>CELL_W[4].IMUX_G2_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS46</td></tr>

<tr><td>CELL_W[4].IMUX_G2_DATA[2]</td><td>PPC405.TSTISOCMRDATAI15</td></tr>

<tr><td>CELL_W[4].IMUX_G3_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS47</td></tr>

<tr><td>CELL_W[4].IMUX_G3_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS47</td></tr>

<tr><td>CELL_W[4].IMUX_G3_DATA[2]</td><td>PPC405.TSTISOCMABUSI8</td></tr>

<tr><td>CELL_W[4].OUT_FAN_TMIN[0]</td><td>PPC405.C405PLBDCUWRDBUS44</td></tr>

<tr><td>CELL_W[4].OUT_FAN_TMIN[1]</td><td>PPC405.C405PLBDCUWRDBUS45</td></tr>

<tr><td>CELL_W[4].OUT_FAN_TMIN[2]</td><td>PPC405.C405PLBDCUWRDBUS46</td></tr>

<tr><td>CELL_W[4].OUT_FAN_TMIN[3]</td><td>PPC405.C405PLBDCUWRDBUS47</td></tr>

<tr><td>CELL_W[4].OUT_FAN_TMIN[4]</td><td>PPC405.C405PLBDCUABUS28</td></tr>

<tr><td>CELL_W[4].OUT_FAN_TMIN[5]</td><td>PPC405.C405PLBDCUABUS29</td></tr>

<tr><td>CELL_W[4].OUT_FAN_TMIN[6]</td><td>PPC405.C405PLBDCUABUS30</td></tr>

<tr><td>CELL_W[4].OUT_FAN_TMIN[7]</td><td>PPC405.C405PLBDCUABUS31</td></tr>

<tr><td>CELL_W[4].OUT_SEC_TMIN[8]</td><td>PPC405.TSTISOCMRDATAO8</td></tr>

<tr><td>CELL_W[4].OUT_SEC_TMIN[9]</td><td>PPC405.TSTISOCMRDATAO7</td></tr>

<tr><td>CELL_W[4].OUT_SEC_TMIN[10]</td><td>PPC405.TSTISOCMRDATAO6</td></tr>

<tr><td>CELL_W[4].OUT_SEC_TMIN[11]</td><td>PPC405.TSTISOCMRDATAO5</td></tr>

<tr><td>CELL_W[4].OUT_SEC_TMIN[12]</td><td>PPC405.C405DBGWBIAR18</td></tr>

<tr><td>CELL_W[4].OUT_SEC_TMIN[13]</td><td>PPC405.C405DBGWBIAR17</td></tr>

<tr><td>CELL_W[4].OUT_SEC_TMIN[14]</td><td>PPC405.C405PLBICUABUS29</td></tr>

<tr><td>CELL_W[4].OUT_SEC_TMIN[15]</td><td>PPC405.C405PLBICUABUS28</td></tr>

<tr><td>CELL_W[4].OUT_TEST[0]</td><td>PPC405.TSTISOCMRDATAO61</td></tr>

<tr><td>CELL_W[4].OUT_TEST[2]</td><td>PPC405.TSTISOCMRDATAO62</td></tr>

<tr><td>CELL_W[5].IMUX_TI[0]</td><td>PPC405.MCBJTAGEN</td></tr>

<tr><td>CELL_W[5].IMUX_TI[1]</td><td>PPC405.TIEC405PVR18</td></tr>

<tr><td>CELL_W[5].IMUX_TS[0]</td><td>PPC405.TIEC405PVR19</td></tr>

<tr><td>CELL_W[5].IMUX_G0_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS40</td></tr>

<tr><td>CELL_W[5].IMUX_G0_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS40</td></tr>

<tr><td>CELL_W[5].IMUX_G0_DATA[2]</td><td>PPC405.PLBC405DCUWRDACK</td></tr>

<tr><td>CELL_W[5].IMUX_G0_DATA[3]</td><td>PPC405.TSTISOCMRDATAI16</td></tr>

<tr><td>CELL_W[5].IMUX_G1_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS41</td></tr>

<tr><td>CELL_W[5].IMUX_G1_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS41</td></tr>

<tr><td>CELL_W[5].IMUX_G1_DATA[2]</td><td>PPC405.CPMC405CORECLKINACTIVE</td></tr>

<tr><td>CELL_W[5].IMUX_G1_DATA[3]</td><td>PPC405.TSTISOCMABUSI11</td></tr>

<tr><td>CELL_W[5].IMUX_G2_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS42</td></tr>

<tr><td>CELL_W[5].IMUX_G2_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS42</td></tr>

<tr><td>CELL_W[5].IMUX_G2_DATA[2]</td><td>PPC405.TSTRESETCOREI</td></tr>

<tr><td>CELL_W[5].IMUX_G2_DATA[3]</td><td>PPC405.TSTISOCMABUSI12</td></tr>

<tr><td>CELL_W[5].IMUX_G3_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS43</td></tr>

<tr><td>CELL_W[5].IMUX_G3_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS43</td></tr>

<tr><td>CELL_W[5].IMUX_G3_DATA[2]</td><td>PPC405.TSTISOCMRDATAI0</td></tr>

<tr><td>CELL_W[5].OUT_FAN_TMIN[0]</td><td>PPC405.C405PLBDCUWRDBUS40</td></tr>

<tr><td>CELL_W[5].OUT_FAN_TMIN[1]</td><td>PPC405.C405PLBDCUWRDBUS41</td></tr>

<tr><td>CELL_W[5].OUT_FAN_TMIN[2]</td><td>PPC405.C405PLBDCUWRDBUS42</td></tr>

<tr><td>CELL_W[5].OUT_FAN_TMIN[3]</td><td>PPC405.C405PLBDCUWRDBUS43</td></tr>

<tr><td>CELL_W[5].OUT_FAN_TMIN[4]</td><td>PPC405.C405PLBDCUABUS24</td></tr>

<tr><td>CELL_W[5].OUT_FAN_TMIN[5]</td><td>PPC405.C405PLBDCUABUS25</td></tr>

<tr><td>CELL_W[5].OUT_FAN_TMIN[6]</td><td>PPC405.C405PLBDCUABUS26</td></tr>

<tr><td>CELL_W[5].OUT_FAN_TMIN[7]</td><td>PPC405.C405PLBDCUABUS27</td></tr>

<tr><td>CELL_W[5].OUT_SEC_TMIN[8]</td><td>PPC405.TSTISOCMRDATAO12</td></tr>

<tr><td>CELL_W[5].OUT_SEC_TMIN[9]</td><td>PPC405.TSTISOCMRDATAO11</td></tr>

<tr><td>CELL_W[5].OUT_SEC_TMIN[10]</td><td>PPC405.TSTISOCMRDATAO10</td></tr>

<tr><td>CELL_W[5].OUT_SEC_TMIN[11]</td><td>PPC405.TSTISOCMRDATAO9</td></tr>

<tr><td>CELL_W[5].OUT_SEC_TMIN[12]</td><td>PPC405.C405PLBICUABUS27</td></tr>

<tr><td>CELL_W[5].OUT_SEC_TMIN[13]</td><td>PPC405.C405PLBICUABUS26</td></tr>

<tr><td>CELL_W[5].OUT_SEC_TMIN[14]</td><td>PPC405.C405PLBICUABUS25</td></tr>

<tr><td>CELL_W[5].OUT_SEC_TMIN[15]</td><td>PPC405.C405PLBICUABUS24</td></tr>

<tr><td>CELL_W[5].OUT_TEST[0]</td><td>PPC405.TSTISOCMRDATAO63</td></tr>

<tr><td>CELL_W[5].OUT_TEST[2]</td><td>PPC405.TSTPLBSAMPLECYCLEO</td></tr>

<tr><td>CELL_W[6].IMUX_TI[0]</td><td>PPC405.MCBTIMEREN</td></tr>

<tr><td>CELL_W[6].IMUX_G0_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS36</td></tr>

<tr><td>CELL_W[6].IMUX_G0_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS36</td></tr>

<tr><td>CELL_W[6].IMUX_G0_DATA[2]</td><td>PPC405.PLBC405DCURDWDADDR1</td></tr>

<tr><td>CELL_W[6].IMUX_G0_DATA[3]</td><td>PPC405.TSTISOCMRDATAI1</td></tr>

<tr><td>CELL_W[6].IMUX_G0_DATA[4]</td><td>PPC405.TSTISOCMABUSI15</td></tr>

<tr><td>CELL_W[6].IMUX_G1_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS37</td></tr>

<tr><td>CELL_W[6].IMUX_G1_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS37</td></tr>

<tr><td>CELL_W[6].IMUX_G1_DATA[2]</td><td>PPC405.PLBC405DCURDWDADDR2</td></tr>

<tr><td>CELL_W[6].IMUX_G1_DATA[3]</td><td>PPC405.TSTPLBSAMPLECYCLEI</td></tr>

<tr><td>CELL_W[6].IMUX_G2_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS38</td></tr>

<tr><td>CELL_W[6].IMUX_G2_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS38</td></tr>

<tr><td>CELL_W[6].IMUX_G2_DATA[2]</td><td>PPC405.PLBC405DCURDWDADDR3</td></tr>

<tr><td>CELL_W[6].IMUX_G2_DATA[3]</td><td>PPC405.TSTISOCMABUSI13</td></tr>

<tr><td>CELL_W[6].IMUX_G3_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS39</td></tr>

<tr><td>CELL_W[6].IMUX_G3_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS39</td></tr>

<tr><td>CELL_W[6].IMUX_G3_DATA[2]</td><td>PPC405.PLBC405DCURDDACK</td></tr>

<tr><td>CELL_W[6].IMUX_G3_DATA[3]</td><td>PPC405.TSTISOCMABUSI14</td></tr>

<tr><td>CELL_W[6].OUT_FAN_TMIN[0]</td><td>PPC405.C405PLBDCUWRDBUS36</td></tr>

<tr><td>CELL_W[6].OUT_FAN_TMIN[1]</td><td>PPC405.C405PLBDCUWRDBUS37</td></tr>

<tr><td>CELL_W[6].OUT_FAN_TMIN[2]</td><td>PPC405.C405PLBDCUWRDBUS38</td></tr>

<tr><td>CELL_W[6].OUT_FAN_TMIN[3]</td><td>PPC405.C405PLBDCUWRDBUS39</td></tr>

<tr><td>CELL_W[6].OUT_FAN_TMIN[4]</td><td>PPC405.C405PLBDCUABUS20</td></tr>

<tr><td>CELL_W[6].OUT_FAN_TMIN[5]</td><td>PPC405.C405PLBDCUABUS21</td></tr>

<tr><td>CELL_W[6].OUT_FAN_TMIN[6]</td><td>PPC405.C405PLBDCUABUS22</td></tr>

<tr><td>CELL_W[6].OUT_FAN_TMIN[7]</td><td>PPC405.C405PLBDCUABUS23</td></tr>

<tr><td>CELL_W[6].OUT_SEC_TMIN[8]</td><td>PPC405.TSTISOCMRDATAO16</td></tr>

<tr><td>CELL_W[6].OUT_SEC_TMIN[9]</td><td>PPC405.TSTISOCMRDATAO15</td></tr>

<tr><td>CELL_W[6].OUT_SEC_TMIN[10]</td><td>PPC405.TSTISOCMRDATAO14</td></tr>

<tr><td>CELL_W[6].OUT_SEC_TMIN[11]</td><td>PPC405.TSTISOCMRDATAO13</td></tr>

<tr><td>CELL_W[6].OUT_SEC_TMIN[12]</td><td>PPC405.C405PLBICUABUS23</td></tr>

<tr><td>CELL_W[6].OUT_SEC_TMIN[13]</td><td>PPC405.C405PLBICUABUS22</td></tr>

<tr><td>CELL_W[6].OUT_SEC_TMIN[14]</td><td>PPC405.C405PLBICUABUS21</td></tr>

<tr><td>CELL_W[6].OUT_SEC_TMIN[15]</td><td>PPC405.C405PLBICUABUS20</td></tr>

<tr><td>CELL_W[7].IMUX_G0_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS32</td></tr>

<tr><td>CELL_W[7].IMUX_G0_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS32</td></tr>

<tr><td>CELL_W[7].IMUX_G0_DATA[2]</td><td>PPC405.PLBC405DCUADDRACK</td></tr>

<tr><td>CELL_W[7].IMUX_G0_DATA[3]</td><td>PPC405.TSTISOCMRDATAI2</td></tr>

<tr><td>CELL_W[7].IMUX_G1_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS33</td></tr>

<tr><td>CELL_W[7].IMUX_G1_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS33</td></tr>

<tr><td>CELL_W[7].IMUX_G1_DATA[2]</td><td>PPC405.PLBC405DCUSSIZE1</td></tr>

<tr><td>CELL_W[7].IMUX_G1_DATA[3]</td><td>PPC405.TSTISOCMABUSI16</td></tr>

<tr><td>CELL_W[7].IMUX_G2_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS34</td></tr>

<tr><td>CELL_W[7].IMUX_G2_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS34</td></tr>

<tr><td>CELL_W[7].IMUX_G2_DATA[2]</td><td>PPC405.PLBC405DCUBUSY</td></tr>

<tr><td>CELL_W[7].IMUX_G2_DATA[3]</td><td>PPC405.TSTISOCMABUSI17</td></tr>

<tr><td>CELL_W[7].IMUX_G3_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS35</td></tr>

<tr><td>CELL_W[7].IMUX_G3_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS35</td></tr>

<tr><td>CELL_W[7].IMUX_G3_DATA[2]</td><td>PPC405.PLBC405DCUERR</td></tr>

<tr><td>CELL_W[7].IMUX_G3_DATA[3]</td><td>PPC405.TSTISOCMABUSI18</td></tr>

<tr><td>CELL_W[7].OUT_FAN_TMIN[0]</td><td>PPC405.C405PLBDCUWRDBUS32</td></tr>

<tr><td>CELL_W[7].OUT_FAN_TMIN[1]</td><td>PPC405.C405PLBDCUWRDBUS33</td></tr>

<tr><td>CELL_W[7].OUT_FAN_TMIN[2]</td><td>PPC405.C405PLBDCUWRDBUS34</td></tr>

<tr><td>CELL_W[7].OUT_FAN_TMIN[3]</td><td>PPC405.C405PLBDCUWRDBUS35</td></tr>

<tr><td>CELL_W[7].OUT_FAN_TMIN[4]</td><td>PPC405.C405PLBDCUABUS16</td></tr>

<tr><td>CELL_W[7].OUT_FAN_TMIN[5]</td><td>PPC405.C405PLBDCUABUS17</td></tr>

<tr><td>CELL_W[7].OUT_FAN_TMIN[6]</td><td>PPC405.C405PLBDCUABUS18</td></tr>

<tr><td>CELL_W[7].OUT_FAN_TMIN[7]</td><td>PPC405.C405PLBDCUABUS19</td></tr>

<tr><td>CELL_W[7].OUT_SEC_TMIN[8]</td><td>PPC405.TSTISOCMRDATAO20</td></tr>

<tr><td>CELL_W[7].OUT_SEC_TMIN[9]</td><td>PPC405.TSTISOCMRDATAO19</td></tr>

<tr><td>CELL_W[7].OUT_SEC_TMIN[10]</td><td>PPC405.TSTISOCMRDATAO18</td></tr>

<tr><td>CELL_W[7].OUT_SEC_TMIN[11]</td><td>PPC405.TSTISOCMRDATAO17</td></tr>

<tr><td>CELL_W[7].OUT_SEC_TMIN[12]</td><td>PPC405.C405PLBICUABUS19</td></tr>

<tr><td>CELL_W[7].OUT_SEC_TMIN[13]</td><td>PPC405.C405PLBICUABUS18</td></tr>

<tr><td>CELL_W[7].OUT_SEC_TMIN[14]</td><td>PPC405.C405PLBICUABUS17</td></tr>

<tr><td>CELL_W[7].OUT_SEC_TMIN[15]</td><td>PPC405.C405PLBICUABUS16</td></tr>

<tr><td>CELL_W[8].IMUX_G0_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS28</td></tr>

<tr><td>CELL_W[8].IMUX_G0_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS28</td></tr>

<tr><td>CELL_W[8].IMUX_G0_DATA[2]</td><td>PPC405.PLBC405ICUADDRACK</td></tr>

<tr><td>CELL_W[8].IMUX_G0_DATA[3]</td><td>PPC405.TSTISOCMRDATAI3</td></tr>

<tr><td>CELL_W[8].IMUX_G1_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS29</td></tr>

<tr><td>CELL_W[8].IMUX_G1_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS29</td></tr>

<tr><td>CELL_W[8].IMUX_G1_DATA[2]</td><td>PPC405.PLBC405ICUSSIZE1</td></tr>

<tr><td>CELL_W[8].IMUX_G1_DATA[3]</td><td>PPC405.TSTISOCMABUSI19</td></tr>

<tr><td>CELL_W[8].IMUX_G2_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS30</td></tr>

<tr><td>CELL_W[8].IMUX_G2_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS30</td></tr>

<tr><td>CELL_W[8].IMUX_G2_DATA[2]</td><td>PPC405.PLBC405ICUBUSY</td></tr>

<tr><td>CELL_W[8].IMUX_G2_DATA[3]</td><td>PPC405.TSTISOCMABUSI20</td></tr>

<tr><td>CELL_W[8].IMUX_G3_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS31</td></tr>

<tr><td>CELL_W[8].IMUX_G3_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS31</td></tr>

<tr><td>CELL_W[8].IMUX_G3_DATA[2]</td><td>PPC405.PLBC405ICUERR</td></tr>

<tr><td>CELL_W[8].IMUX_G3_DATA[3]</td><td>PPC405.TSTISOCMABUSI21</td></tr>

<tr><td>CELL_W[8].OUT_FAN_TMIN[0]</td><td>PPC405.C405PLBDCUWRDBUS28</td></tr>

<tr><td>CELL_W[8].OUT_FAN_TMIN[1]</td><td>PPC405.C405PLBDCUWRDBUS29</td></tr>

<tr><td>CELL_W[8].OUT_FAN_TMIN[2]</td><td>PPC405.C405PLBDCUWRDBUS30</td></tr>

<tr><td>CELL_W[8].OUT_FAN_TMIN[3]</td><td>PPC405.C405PLBDCUWRDBUS31</td></tr>

<tr><td>CELL_W[8].OUT_FAN_TMIN[4]</td><td>PPC405.C405PLBDCUABUS12</td></tr>

<tr><td>CELL_W[8].OUT_FAN_TMIN[5]</td><td>PPC405.C405PLBDCUABUS13</td></tr>

<tr><td>CELL_W[8].OUT_FAN_TMIN[6]</td><td>PPC405.C405PLBDCUABUS14</td></tr>

<tr><td>CELL_W[8].OUT_FAN_TMIN[7]</td><td>PPC405.C405PLBDCUABUS15</td></tr>

<tr><td>CELL_W[8].OUT_SEC_TMIN[8]</td><td>PPC405.TSTISOCMRDATAO24</td></tr>

<tr><td>CELL_W[8].OUT_SEC_TMIN[9]</td><td>PPC405.TSTISOCMRDATAO23</td></tr>

<tr><td>CELL_W[8].OUT_SEC_TMIN[10]</td><td>PPC405.TSTISOCMRDATAO22</td></tr>

<tr><td>CELL_W[8].OUT_SEC_TMIN[11]</td><td>PPC405.TSTISOCMRDATAO21</td></tr>

<tr><td>CELL_W[8].OUT_SEC_TMIN[12]</td><td>PPC405.C405PLBICUABUS15</td></tr>

<tr><td>CELL_W[8].OUT_SEC_TMIN[13]</td><td>PPC405.C405PLBICUABUS14</td></tr>

<tr><td>CELL_W[8].OUT_SEC_TMIN[14]</td><td>PPC405.C405PLBICUABUS13</td></tr>

<tr><td>CELL_W[8].OUT_SEC_TMIN[15]</td><td>PPC405.C405PLBICUABUS12</td></tr>

<tr><td>CELL_W[9].IMUX_CLK[0]</td><td>PPC405.CPMC405CLOCK</td></tr>

<tr><td>CELL_W[9].IMUX_G0_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS24</td></tr>

<tr><td>CELL_W[9].IMUX_G0_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS24</td></tr>

<tr><td>CELL_W[9].IMUX_G0_DATA[2]</td><td>PPC405.PLBC405ICURDWDADDR1</td></tr>

<tr><td>CELL_W[9].IMUX_G0_DATA[3]</td><td>PPC405.TSTISOCMRDATAI4</td></tr>

<tr><td>CELL_W[9].IMUX_G1_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS25</td></tr>

<tr><td>CELL_W[9].IMUX_G1_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS25</td></tr>

<tr><td>CELL_W[9].IMUX_G1_DATA[2]</td><td>PPC405.PLBC405ICURDWDADDR2</td></tr>

<tr><td>CELL_W[9].IMUX_G1_DATA[3]</td><td>PPC405.TSTISOCMABUSI22</td></tr>

<tr><td>CELL_W[9].IMUX_G2_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS26</td></tr>

<tr><td>CELL_W[9].IMUX_G2_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS26</td></tr>

<tr><td>CELL_W[9].IMUX_G2_DATA[2]</td><td>PPC405.PLBC405ICURDWDADDR3</td></tr>

<tr><td>CELL_W[9].IMUX_G2_DATA[3]</td><td>PPC405.TSTISOCMABUSI23</td></tr>

<tr><td>CELL_W[9].IMUX_G3_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS27</td></tr>

<tr><td>CELL_W[9].IMUX_G3_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS27</td></tr>

<tr><td>CELL_W[9].IMUX_G3_DATA[2]</td><td>PPC405.PLBC405ICURDDACK</td></tr>

<tr><td>CELL_W[9].IMUX_G3_DATA[3]</td><td>PPC405.TSTISOCMABUSI24</td></tr>

<tr><td>CELL_W[9].OUT_FAN_TMIN[0]</td><td>PPC405.C405PLBDCUWRDBUS24</td></tr>

<tr><td>CELL_W[9].OUT_FAN_TMIN[1]</td><td>PPC405.C405PLBDCUWRDBUS25</td></tr>

<tr><td>CELL_W[9].OUT_FAN_TMIN[2]</td><td>PPC405.C405PLBDCUWRDBUS26</td></tr>

<tr><td>CELL_W[9].OUT_FAN_TMIN[3]</td><td>PPC405.C405PLBDCUWRDBUS27</td></tr>

<tr><td>CELL_W[9].OUT_FAN_TMIN[4]</td><td>PPC405.C405PLBDCUABUS8</td></tr>

<tr><td>CELL_W[9].OUT_FAN_TMIN[5]</td><td>PPC405.C405PLBDCUABUS9</td></tr>

<tr><td>CELL_W[9].OUT_FAN_TMIN[6]</td><td>PPC405.C405PLBDCUABUS10</td></tr>

<tr><td>CELL_W[9].OUT_FAN_TMIN[7]</td><td>PPC405.C405PLBDCUABUS11</td></tr>

<tr><td>CELL_W[9].OUT_SEC_TMIN[8]</td><td>PPC405.TSTISOCMRDATAO28</td></tr>

<tr><td>CELL_W[9].OUT_SEC_TMIN[9]</td><td>PPC405.TSTISOCMRDATAO27</td></tr>

<tr><td>CELL_W[9].OUT_SEC_TMIN[10]</td><td>PPC405.TSTISOCMRDATAO26</td></tr>

<tr><td>CELL_W[9].OUT_SEC_TMIN[11]</td><td>PPC405.TSTISOCMRDATAO25</td></tr>

<tr><td>CELL_W[9].OUT_SEC_TMIN[12]</td><td>PPC405.C405PLBICUABUS11</td></tr>

<tr><td>CELL_W[9].OUT_SEC_TMIN[13]</td><td>PPC405.C405PLBICUABUS10</td></tr>

<tr><td>CELL_W[9].OUT_SEC_TMIN[14]</td><td>PPC405.C405PLBICUABUS9</td></tr>

<tr><td>CELL_W[9].OUT_SEC_TMIN[15]</td><td>PPC405.C405PLBICUABUS8</td></tr>

<tr><td>CELL_W[10].IMUX_TI[0]</td><td>PPC405.TIEC405PVR15</td></tr>

<tr><td>CELL_W[10].IMUX_TI[1]</td><td>PPC405.TIEC405PVR16</td></tr>

<tr><td>CELL_W[10].IMUX_TS[0]</td><td>PPC405.TIEC405PVR17</td></tr>

<tr><td>CELL_W[10].IMUX_G0_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS20</td></tr>

<tr><td>CELL_W[10].IMUX_G0_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS20</td></tr>

<tr><td>CELL_W[10].IMUX_G0_DATA[2]</td><td>PPC405.EICC405CRITINPUTIRQ</td></tr>

<tr><td>CELL_W[10].IMUX_G0_DATA[3]</td><td>PPC405.TSTISOCMABUSI27</td></tr>

<tr><td>CELL_W[10].IMUX_G1_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS21</td></tr>

<tr><td>CELL_W[10].IMUX_G1_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS21</td></tr>

<tr><td>CELL_W[10].IMUX_G1_DATA[2]</td><td>PPC405.TSTISOCMRDATAI5</td></tr>

<tr><td>CELL_W[10].IMUX_G1_DATA[3]</td><td>PPC405.TSTISOCMABUSI28</td></tr>

<tr><td>CELL_W[10].IMUX_G2_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS22</td></tr>

<tr><td>CELL_W[10].IMUX_G2_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS22</td></tr>

<tr><td>CELL_W[10].IMUX_G2_DATA[2]</td><td>PPC405.TSTISOCMABUSI25</td></tr>

<tr><td>CELL_W[10].IMUX_G3_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS23</td></tr>

<tr><td>CELL_W[10].IMUX_G3_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS23</td></tr>

<tr><td>CELL_W[10].IMUX_G3_DATA[2]</td><td>PPC405.TSTISOCMABUSI26</td></tr>

<tr><td>CELL_W[10].OUT_FAN_TMIN[0]</td><td>PPC405.C405PLBDCUWRDBUS20</td></tr>

<tr><td>CELL_W[10].OUT_FAN_TMIN[1]</td><td>PPC405.C405PLBDCUWRDBUS21</td></tr>

<tr><td>CELL_W[10].OUT_FAN_TMIN[2]</td><td>PPC405.C405PLBDCUWRDBUS22</td></tr>

<tr><td>CELL_W[10].OUT_FAN_TMIN[3]</td><td>PPC405.C405PLBDCUWRDBUS23</td></tr>

<tr><td>CELL_W[10].OUT_FAN_TMIN[4]</td><td>PPC405.C405PLBDCUABUS4</td></tr>

<tr><td>CELL_W[10].OUT_FAN_TMIN[5]</td><td>PPC405.C405PLBDCUABUS5</td></tr>

<tr><td>CELL_W[10].OUT_FAN_TMIN[6]</td><td>PPC405.C405PLBDCUABUS6</td></tr>

<tr><td>CELL_W[10].OUT_FAN_TMIN[7]</td><td>PPC405.C405PLBDCUABUS7</td></tr>

<tr><td>CELL_W[10].OUT_SEC_TMIN[8]</td><td>PPC405.TSTISOCMRDATAO32</td></tr>

<tr><td>CELL_W[10].OUT_SEC_TMIN[9]</td><td>PPC405.TSTISOCMRDATAO31</td></tr>

<tr><td>CELL_W[10].OUT_SEC_TMIN[10]</td><td>PPC405.TSTISOCMRDATAO30</td></tr>

<tr><td>CELL_W[10].OUT_SEC_TMIN[11]</td><td>PPC405.TSTISOCMRDATAO29</td></tr>

<tr><td>CELL_W[10].OUT_SEC_TMIN[12]</td><td>PPC405.C405PLBICUABUS7</td></tr>

<tr><td>CELL_W[10].OUT_SEC_TMIN[13]</td><td>PPC405.C405PLBICUABUS6</td></tr>

<tr><td>CELL_W[10].OUT_SEC_TMIN[14]</td><td>PPC405.C405PLBICUABUS5</td></tr>

<tr><td>CELL_W[10].OUT_SEC_TMIN[15]</td><td>PPC405.C405PLBICUABUS4</td></tr>

<tr><td>CELL_W[11].IMUX_SR[0]</td><td>PPC405.RSTC405RESETCHIP</td></tr>

<tr><td>CELL_W[11].IMUX_TI[0]</td><td>PPC405.TIEC405PVR12</td></tr>

<tr><td>CELL_W[11].IMUX_TI[1]</td><td>PPC405.TIEC405PVR13</td></tr>

<tr><td>CELL_W[11].IMUX_TS[0]</td><td>PPC405.TIEC405PVR14</td></tr>

<tr><td>CELL_W[11].IMUX_G0_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS16</td></tr>

<tr><td>CELL_W[11].IMUX_G0_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS16</td></tr>

<tr><td>CELL_W[11].IMUX_G0_DATA[2]</td><td>PPC405.TSTRESETSYSI</td></tr>

<tr><td>CELL_W[11].IMUX_G1_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS17</td></tr>

<tr><td>CELL_W[11].IMUX_G1_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS17</td></tr>

<tr><td>CELL_W[11].IMUX_G1_DATA[2]</td><td>PPC405.TSTISOCMRDATAI6</td></tr>

<tr><td>CELL_W[11].IMUX_G2_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS18</td></tr>

<tr><td>CELL_W[11].IMUX_G2_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS18</td></tr>

<tr><td>CELL_W[11].IMUX_G2_DATA[2]</td><td>PPC405.TSTISOCMABUSI29</td></tr>

<tr><td>CELL_W[11].IMUX_G3_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS19</td></tr>

<tr><td>CELL_W[11].IMUX_G3_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS19</td></tr>

<tr><td>CELL_W[11].IMUX_G3_DATA[2]</td><td>PPC405.TSTISOCMABORTI</td></tr>

<tr><td>CELL_W[11].OUT_FAN_TMIN[0]</td><td>PPC405.C405PLBDCUWRDBUS16</td></tr>

<tr><td>CELL_W[11].OUT_FAN_TMIN[1]</td><td>PPC405.C405PLBDCUWRDBUS17</td></tr>

<tr><td>CELL_W[11].OUT_FAN_TMIN[2]</td><td>PPC405.C405PLBDCUWRDBUS18</td></tr>

<tr><td>CELL_W[11].OUT_FAN_TMIN[3]</td><td>PPC405.C405PLBDCUWRDBUS19</td></tr>

<tr><td>CELL_W[11].OUT_FAN_TMIN[4]</td><td>PPC405.C405PLBDCUABUS0</td></tr>

<tr><td>CELL_W[11].OUT_FAN_TMIN[5]</td><td>PPC405.C405PLBDCUABUS1</td></tr>

<tr><td>CELL_W[11].OUT_FAN_TMIN[6]</td><td>PPC405.C405PLBDCUABUS2</td></tr>

<tr><td>CELL_W[11].OUT_FAN_TMIN[7]</td><td>PPC405.C405PLBDCUABUS3</td></tr>

<tr><td>CELL_W[11].OUT_SEC_TMIN[8]</td><td>PPC405.TSTISOCMRDATAO36</td></tr>

<tr><td>CELL_W[11].OUT_SEC_TMIN[9]</td><td>PPC405.TSTISOCMRDATAO35</td></tr>

<tr><td>CELL_W[11].OUT_SEC_TMIN[10]</td><td>PPC405.TSTISOCMRDATAO34</td></tr>

<tr><td>CELL_W[11].OUT_SEC_TMIN[11]</td><td>PPC405.TSTISOCMRDATAO33</td></tr>

<tr><td>CELL_W[11].OUT_SEC_TMIN[12]</td><td>PPC405.C405PLBICUABUS3</td></tr>

<tr><td>CELL_W[11].OUT_SEC_TMIN[13]</td><td>PPC405.C405PLBICUABUS2</td></tr>

<tr><td>CELL_W[11].OUT_SEC_TMIN[14]</td><td>PPC405.C405PLBICUABUS1</td></tr>

<tr><td>CELL_W[11].OUT_SEC_TMIN[15]</td><td>PPC405.C405PLBICUABUS0</td></tr>

<tr><td>CELL_W[12].IMUX_SR[0]</td><td>PPC405.RSTC405RESETCORE</td></tr>

<tr><td>CELL_W[12].IMUX_TI[0]</td><td>PPC405.TIEC405PVR9</td></tr>

<tr><td>CELL_W[12].IMUX_TI[1]</td><td>PPC405.TIEC405PVR10</td></tr>

<tr><td>CELL_W[12].IMUX_TS[0]</td><td>PPC405.TIEC405PVR11</td></tr>

<tr><td>CELL_W[12].IMUX_G0_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS12</td></tr>

<tr><td>CELL_W[12].IMUX_G0_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS12</td></tr>

<tr><td>CELL_W[12].IMUX_G0_DATA[2]</td><td>PPC405.TSTJTAGENI</td></tr>

<tr><td>CELL_W[12].IMUX_G1_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS13</td></tr>

<tr><td>CELL_W[12].IMUX_G1_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS13</td></tr>

<tr><td>CELL_W[12].IMUX_G1_DATA[2]</td><td>PPC405.TSTISOCMRDATAI7</td></tr>

<tr><td>CELL_W[12].IMUX_G2_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS14</td></tr>

<tr><td>CELL_W[12].IMUX_G2_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS14</td></tr>

<tr><td>CELL_W[12].IMUX_G2_DATA[2]</td><td>PPC405.JTGC405TRSTNEG</td></tr>

<tr><td>CELL_W[12].IMUX_G3_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS15</td></tr>

<tr><td>CELL_W[12].IMUX_G3_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS15</td></tr>

<tr><td>CELL_W[12].OUT_FAN_TMIN[0]</td><td>PPC405.C405PLBDCUWRDBUS12</td></tr>

<tr><td>CELL_W[12].OUT_FAN_TMIN[1]</td><td>PPC405.C405PLBDCUWRDBUS13</td></tr>

<tr><td>CELL_W[12].OUT_FAN_TMIN[2]</td><td>PPC405.C405PLBDCUWRDBUS14</td></tr>

<tr><td>CELL_W[12].OUT_FAN_TMIN[3]</td><td>PPC405.C405PLBDCUWRDBUS15</td></tr>

<tr><td>CELL_W[12].OUT_FAN_TMIN[4]</td><td>PPC405.C405PLBDCUSIZE2</td></tr>

<tr><td>CELL_W[12].OUT_FAN_TMIN[5]</td><td>PPC405.C405PLBDCUU0ATTR</td></tr>

<tr><td>CELL_W[12].OUT_FAN_TMIN[6]</td><td>PPC405.C405PLBDCUCACHEABLE</td></tr>

<tr><td>CELL_W[12].OUT_FAN_TMIN[7]</td><td>PPC405.C405DBGWBIAR19</td></tr>

<tr><td>CELL_W[12].OUT_SEC_TMIN[8]</td><td>PPC405.TSTISOCMRDATAO40</td></tr>

<tr><td>CELL_W[12].OUT_SEC_TMIN[9]</td><td>PPC405.TSTISOCMRDATAO39</td></tr>

<tr><td>CELL_W[12].OUT_SEC_TMIN[10]</td><td>PPC405.TSTISOCMRDATAO38</td></tr>

<tr><td>CELL_W[12].OUT_SEC_TMIN[11]</td><td>PPC405.TSTISOCMRDATAO37</td></tr>

<tr><td>CELL_W[12].OUT_SEC_TMIN[12]</td><td>PPC405.C405PLBICUCACHEABLE</td></tr>

<tr><td>CELL_W[12].OUT_SEC_TMIN[13]</td><td>PPC405.C405PLBICUU0ATTR</td></tr>

<tr><td>CELL_W[12].OUT_SEC_TMIN[14]</td><td>PPC405.C405PLBICUSIZE3</td></tr>

<tr><td>CELL_W[12].OUT_SEC_TMIN[15]</td><td>PPC405.C405PLBICUSIZE2</td></tr>

<tr><td>CELL_W[12].OUT_TEST[0]</td><td>PPC405.TSTTRSTNEGO</td></tr>

<tr><td>CELL_W[13].IMUX_SR[0]</td><td>PPC405.RSTC405RESETSYS</td></tr>

<tr><td>CELL_W[13].IMUX_TI[0]</td><td>PPC405.TIEC405PVR6</td></tr>

<tr><td>CELL_W[13].IMUX_TI[1]</td><td>PPC405.TIEC405PVR7</td></tr>

<tr><td>CELL_W[13].IMUX_TS[0]</td><td>PPC405.TIEC405PVR8</td></tr>

<tr><td>CELL_W[13].IMUX_G0_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS8</td></tr>

<tr><td>CELL_W[13].IMUX_G0_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS8</td></tr>

<tr><td>CELL_W[13].IMUX_G0_DATA[2]</td><td>PPC405.TSTTIMERENI</td></tr>

<tr><td>CELL_W[13].IMUX_G1_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS9</td></tr>

<tr><td>CELL_W[13].IMUX_G1_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS9</td></tr>

<tr><td>CELL_W[13].IMUX_G1_DATA[2]</td><td>PPC405.TSTISOCMRDATAI8</td></tr>

<tr><td>CELL_W[13].IMUX_G2_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS10</td></tr>

<tr><td>CELL_W[13].IMUX_G2_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS10</td></tr>

<tr><td>CELL_W[13].IMUX_G3_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS11</td></tr>

<tr><td>CELL_W[13].IMUX_G3_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS11</td></tr>

<tr><td>CELL_W[13].OUT_FAN_TMIN[0]</td><td>PPC405.C405PLBDCUWRDBUS8</td></tr>

<tr><td>CELL_W[13].OUT_FAN_TMIN[1]</td><td>PPC405.C405PLBDCUWRDBUS9</td></tr>

<tr><td>CELL_W[13].OUT_FAN_TMIN[2]</td><td>PPC405.C405PLBDCUWRDBUS10</td></tr>

<tr><td>CELL_W[13].OUT_FAN_TMIN[3]</td><td>PPC405.C405PLBDCUWRDBUS11</td></tr>

<tr><td>CELL_W[13].OUT_FAN_TMIN[4]</td><td>PPC405.C405PLBDCUBE0</td></tr>

<tr><td>CELL_W[13].OUT_FAN_TMIN[5]</td><td>PPC405.C405PLBDCUBE1</td></tr>

<tr><td>CELL_W[13].OUT_FAN_TMIN[6]</td><td>PPC405.C405PLBDCUBE2</td></tr>

<tr><td>CELL_W[13].OUT_FAN_TMIN[7]</td><td>PPC405.C405PLBDCUBE3</td></tr>

<tr><td>CELL_W[13].OUT_SEC_TMIN[8]</td><td>PPC405.TSTISOCMRDATAO44</td></tr>

<tr><td>CELL_W[13].OUT_SEC_TMIN[9]</td><td>PPC405.TSTISOCMRDATAO43</td></tr>

<tr><td>CELL_W[13].OUT_SEC_TMIN[10]</td><td>PPC405.TSTISOCMRDATAO42</td></tr>

<tr><td>CELL_W[13].OUT_SEC_TMIN[11]</td><td>PPC405.TSTISOCMRDATAO41</td></tr>

<tr><td>CELL_W[13].OUT_SEC_TMIN[12]</td><td>PPC405.C405DBGWBIAR23</td></tr>

<tr><td>CELL_W[13].OUT_SEC_TMIN[13]</td><td>PPC405.C405DBGWBIAR9</td></tr>

<tr><td>CELL_W[13].OUT_SEC_TMIN[14]</td><td>PPC405.C405DBGWBIAR2</td></tr>

<tr><td>CELL_W[13].OUT_SEC_TMIN[15]</td><td>PPC405.C405DBGWBIAR1</td></tr>

<tr><td>CELL_W[14].IMUX_TI[0]</td><td>PPC405.MCPPCRST</td></tr>

<tr><td>CELL_W[14].IMUX_TI[1]</td><td>PPC405.TIEC405PVR3</td></tr>

<tr><td>CELL_W[14].IMUX_TS[0]</td><td>PPC405.TIEC405PVR4</td></tr>

<tr><td>CELL_W[14].IMUX_TS[1]</td><td>PPC405.TIEC405PVR5</td></tr>

<tr><td>CELL_W[14].IMUX_G0_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS4</td></tr>

<tr><td>CELL_W[14].IMUX_G0_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS4</td></tr>

<tr><td>CELL_W[14].IMUX_G0_DATA[2]</td><td>PPC405.TSTCPUCLKENI</td></tr>

<tr><td>CELL_W[14].IMUX_G1_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS5</td></tr>

<tr><td>CELL_W[14].IMUX_G1_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS5</td></tr>

<tr><td>CELL_W[14].IMUX_G1_DATA[2]</td><td>PPC405.TSTISOCMRDATAI9</td></tr>

<tr><td>CELL_W[14].IMUX_G2_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS6</td></tr>

<tr><td>CELL_W[14].IMUX_G2_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS6</td></tr>

<tr><td>CELL_W[14].IMUX_G3_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS7</td></tr>

<tr><td>CELL_W[14].IMUX_G3_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS7</td></tr>

<tr><td>CELL_W[14].OUT_FAN_TMIN[0]</td><td>PPC405.C405PLBDCUWRDBUS4</td></tr>

<tr><td>CELL_W[14].OUT_FAN_TMIN[1]</td><td>PPC405.C405PLBDCUWRDBUS5</td></tr>

<tr><td>CELL_W[14].OUT_FAN_TMIN[2]</td><td>PPC405.C405PLBDCUWRDBUS6</td></tr>

<tr><td>CELL_W[14].OUT_FAN_TMIN[3]</td><td>PPC405.C405PLBDCUWRDBUS7</td></tr>

<tr><td>CELL_W[14].OUT_FAN_TMIN[4]</td><td>PPC405.C405RSTSYSRESETREQ</td></tr>

<tr><td>CELL_W[14].OUT_FAN_TMIN[5]</td><td>PPC405.C405CPMCORESLEEPREQ</td></tr>

<tr><td>CELL_W[14].OUT_FAN_TMIN[6]</td><td>PPC405.C405XXXMACHINECHECK</td></tr>

<tr><td>CELL_W[14].OUT_FAN_TMIN[7]</td><td>PPC405.C405DBGLOADDATAONAPUDBUS</td></tr>

<tr><td>CELL_W[14].OUT_SEC_TMIN[8]</td><td>PPC405.TSTISOCMRDATAO48</td></tr>

<tr><td>CELL_W[14].OUT_SEC_TMIN[9]</td><td>PPC405.TSTISOCMRDATAO47</td></tr>

<tr><td>CELL_W[14].OUT_SEC_TMIN[10]</td><td>PPC405.TSTISOCMRDATAO46</td></tr>

<tr><td>CELL_W[14].OUT_SEC_TMIN[11]</td><td>PPC405.TSTISOCMRDATAO45</td></tr>

<tr><td>CELL_W[14].OUT_SEC_TMIN[12]</td><td>PPC405.C405DBGWBIAR24</td></tr>

<tr><td>CELL_W[14].OUT_SEC_TMIN[13]</td><td>PPC405.C405DBGWBIAR10</td></tr>

<tr><td>CELL_W[14].OUT_SEC_TMIN[14]</td><td>PPC405.C405DBGWBIAR4</td></tr>

<tr><td>CELL_W[14].OUT_SEC_TMIN[15]</td><td>PPC405.C405DBGWBIAR3</td></tr>

<tr><td>CELL_W[15].IMUX_TI[0]</td><td>PPC405.TIEC405PVR0</td></tr>

<tr><td>CELL_W[15].IMUX_TI[1]</td><td>PPC405.TIEC405PVR1</td></tr>

<tr><td>CELL_W[15].IMUX_TS[0]</td><td>PPC405.TIEC405PVR2</td></tr>

<tr><td>CELL_W[15].IMUX_G0_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS0</td></tr>

<tr><td>CELL_W[15].IMUX_G0_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS0</td></tr>

<tr><td>CELL_W[15].IMUX_G0_DATA[2]</td><td>PPC405.EICC405EXTINPUTIRQ</td></tr>

<tr><td>CELL_W[15].IMUX_G1_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS1</td></tr>

<tr><td>CELL_W[15].IMUX_G1_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS1</td></tr>

<tr><td>CELL_W[15].IMUX_G1_DATA[2]</td><td>PPC405.TSTISOCMRDATAI10</td></tr>

<tr><td>CELL_W[15].IMUX_G2_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS2</td></tr>

<tr><td>CELL_W[15].IMUX_G2_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS2</td></tr>

<tr><td>CELL_W[15].IMUX_G3_DATA[0]</td><td>PPC405.PLBC405DCURDDBUS3</td></tr>

<tr><td>CELL_W[15].IMUX_G3_DATA[1]</td><td>PPC405.PLBC405ICURDDBUS3</td></tr>

<tr><td>CELL_W[15].OUT_FAN_TMIN[0]</td><td>PPC405.C405PLBDCUWRDBUS0</td></tr>

<tr><td>CELL_W[15].OUT_FAN_TMIN[1]</td><td>PPC405.C405PLBDCUWRDBUS1</td></tr>

<tr><td>CELL_W[15].OUT_FAN_TMIN[2]</td><td>PPC405.C405PLBDCUWRDBUS2</td></tr>

<tr><td>CELL_W[15].OUT_FAN_TMIN[3]</td><td>PPC405.C405PLBDCUWRDBUS3</td></tr>

<tr><td>CELL_W[15].OUT_FAN_TMIN[4]</td><td>PPC405.C405CPMMSRCE</td></tr>

<tr><td>CELL_W[15].OUT_FAN_TMIN[5]</td><td>PPC405.C405CPMMSREE</td></tr>

<tr><td>CELL_W[15].OUT_FAN_TMIN[6]</td><td>PPC405.C405DBGMSRWE</td></tr>

<tr><td>CELL_W[15].OUT_FAN_TMIN[7]</td><td>PPC405.C405DBGSTOPACK</td></tr>

<tr><td>CELL_W[15].OUT_SEC_TMIN[8]</td><td>PPC405.TSTISOCMRDATAO52</td></tr>

<tr><td>CELL_W[15].OUT_SEC_TMIN[9]</td><td>PPC405.TSTISOCMRDATAO51</td></tr>

<tr><td>CELL_W[15].OUT_SEC_TMIN[10]</td><td>PPC405.TSTISOCMRDATAO50</td></tr>

<tr><td>CELL_W[15].OUT_SEC_TMIN[11]</td><td>PPC405.TSTISOCMRDATAO49</td></tr>

<tr><td>CELL_W[15].OUT_SEC_TMIN[12]</td><td>PPC405.C405DBGWBIAR25</td></tr>

<tr><td>CELL_W[15].OUT_SEC_TMIN[13]</td><td>PPC405.C405DBGWBIAR20</td></tr>

<tr><td>CELL_W[15].OUT_SEC_TMIN[14]</td><td>PPC405.C405DBGWBIAR6</td></tr>

<tr><td>CELL_W[15].OUT_SEC_TMIN[15]</td><td>PPC405.C405DBGWBIAR5</td></tr>

<tr><td>CELL_E[0].IMUX_G0_DATA[0]</td><td>PPC405.APUC405DCDAPUOP</td></tr>

<tr><td>CELL_E[0].IMUX_G0_DATA[1]</td><td>PPC405.APUC405EXERESULT21</td></tr>

<tr><td>CELL_E[0].IMUX_G0_DATA[2]</td><td>PPC405.TSTDCRBUSI14</td></tr>

<tr><td>CELL_E[0].IMUX_G0_DATA[3]</td><td>PPC405.TSTC405DCRABUSI0</td></tr>

<tr><td>CELL_E[0].IMUX_G0_DATA[4]</td><td>PPC405.TSTDSOCMABUSI8</td></tr>

<tr><td>CELL_E[0].IMUX_G1_DATA[0]</td><td>PPC405.APUC405DCDCREN</td></tr>

<tr><td>CELL_E[0].IMUX_G1_DATA[1]</td><td>PPC405.APUC405EXERESULT22</td></tr>

<tr><td>CELL_E[0].IMUX_G1_DATA[2]</td><td>PPC405.TSTDCRBUSI15</td></tr>

<tr><td>CELL_E[0].IMUX_G1_DATA[3]</td><td>PPC405.TSTC405DCRABUSI1</td></tr>

<tr><td>CELL_E[0].IMUX_G1_DATA[4]</td><td>PPC405.TSTDSOCMABUSI9</td></tr>

<tr><td>CELL_E[0].IMUX_G2_DATA[0]</td><td>PPC405.APUC405DCDFORCEALGN</td></tr>

<tr><td>CELL_E[0].IMUX_G2_DATA[1]</td><td>PPC405.DCRC405DBUSIN14</td></tr>

<tr><td>CELL_E[0].IMUX_G2_DATA[2]</td><td>PPC405.TSTRDDBUSI11</td></tr>

<tr><td>CELL_E[0].IMUX_G2_DATA[3]</td><td>PPC405.TSTC405DCRDBUSOUTI21</td></tr>

<tr><td>CELL_E[0].IMUX_G2_DATA[4]</td><td>PPC405.TSTDSOCMWRDBUSI3</td></tr>

<tr><td>CELL_E[0].IMUX_G3_DATA[0]</td><td>PPC405.APUC405DCDFORCEBESTEERING</td></tr>

<tr><td>CELL_E[0].IMUX_G3_DATA[1]</td><td>PPC405.DCRC405DBUSIN15</td></tr>

<tr><td>CELL_E[0].IMUX_G3_DATA[2]</td><td>PPC405.TSTRDDBUSI12</td></tr>

<tr><td>CELL_E[0].IMUX_G3_DATA[3]</td><td>PPC405.TSTC405DCRDBUSOUTI22</td></tr>

<tr><td>CELL_E[0].IMUX_G3_DATA[4]</td><td>PPC405.TSTDSOCMWRDBUSI4</td></tr>

<tr><td>CELL_E[0].OUT_FAN_TMIN[0]</td><td>PPC405.C405APUDCDFULL</td></tr>

<tr><td>CELL_E[0].OUT_FAN_TMIN[1]</td><td>PPC405.C405APUDCDHOLD</td></tr>

<tr><td>CELL_E[0].OUT_FAN_TMIN[2]</td><td>PPC405.C405APUDCDINSTRUCTION0</td></tr>

<tr><td>CELL_E[0].OUT_FAN_TMIN[3]</td><td>PPC405.C405APUDCDINSTRUCTION1</td></tr>

<tr><td>CELL_E[0].OUT_FAN_TMIN[4]</td><td>PPC405.C405APUEXELOADDBUS28</td></tr>

<tr><td>CELL_E[0].OUT_FAN_TMIN[5]</td><td>PPC405.C405APUEXELOADDBUS29</td></tr>

<tr><td>CELL_E[0].OUT_FAN_TMIN[6]</td><td>PPC405.C405APUEXERADATA27</td></tr>

<tr><td>CELL_E[0].OUT_FAN_TMIN[7]</td><td>PPC405.C405APUEXERADATA28</td></tr>

<tr><td>CELL_E[0].OUT_SEC_TMIN[8]</td><td>PPC405.TSTDCRBUSO1</td></tr>

<tr><td>CELL_E[0].OUT_SEC_TMIN[9]</td><td>PPC405.TSTDCRBUSO0</td></tr>

<tr><td>CELL_E[0].OUT_SEC_TMIN[10]</td><td>PPC405.TSTDCRACKO</td></tr>

<tr><td>CELL_E[0].OUT_SEC_TMIN[11]</td><td>PPC405.TSTDSOCMABUSO25</td></tr>

<tr><td>CELL_E[0].OUT_SEC_TMIN[12]</td><td>PPC405.C405DCRDBUSOUT21</td></tr>

<tr><td>CELL_E[0].OUT_SEC_TMIN[13]</td><td>PPC405.C405DCRDBUSOUT5</td></tr>

<tr><td>CELL_E[0].OUT_SEC_TMIN[14]</td><td>PPC405.C405APUEXERBDATA28</td></tr>

<tr><td>CELL_E[0].OUT_SEC_TMIN[15]</td><td>PPC405.C405APUEXERBDATA27</td></tr>

<tr><td>CELL_E[0].OUT_TEST[0]</td><td>PPC405.TSTDCRBUSO2</td></tr>

<tr><td>CELL_E[0].OUT_TEST[2]</td><td>PPC405.TSTRDDBUSO22</td></tr>

<tr><td>CELL_E[0].OUT_TEST[4]</td><td>PPC405.TSTRDDBUSO23</td></tr>

<tr><td>CELL_E[1].IMUX_G0_DATA[0]</td><td>PPC405.APUC405DCDFPUOP</td></tr>

<tr><td>CELL_E[1].IMUX_G0_DATA[1]</td><td>PPC405.APUC405EXERESULT23</td></tr>

<tr><td>CELL_E[1].IMUX_G0_DATA[2]</td><td>PPC405.TSTDCRBUSI16</td></tr>

<tr><td>CELL_E[1].IMUX_G0_DATA[3]</td><td>PPC405.TSTC405DCRABUSI2</td></tr>

<tr><td>CELL_E[1].IMUX_G0_DATA[4]</td><td>PPC405.TSTDSOCMABUSI10</td></tr>

<tr><td>CELL_E[1].IMUX_G1_DATA[0]</td><td>PPC405.APUC405DCDGPRWRITE</td></tr>

<tr><td>CELL_E[1].IMUX_G1_DATA[1]</td><td>PPC405.APUC405EXERESULT24</td></tr>

<tr><td>CELL_E[1].IMUX_G1_DATA[2]</td><td>PPC405.TSTDCRBUSI17</td></tr>

<tr><td>CELL_E[1].IMUX_G1_DATA[3]</td><td>PPC405.TSTC405DCRABUSI3</td></tr>

<tr><td>CELL_E[1].IMUX_G1_DATA[4]</td><td>PPC405.TSTDSOCMABUSI11</td></tr>

<tr><td>CELL_E[1].IMUX_G2_DATA[0]</td><td>PPC405.APUC405DCDLDSTBYTE</td></tr>

<tr><td>CELL_E[1].IMUX_G2_DATA[1]</td><td>PPC405.DCRC405DBUSIN16</td></tr>

<tr><td>CELL_E[1].IMUX_G2_DATA[2]</td><td>PPC405.TSTRDDBUSI13</td></tr>

<tr><td>CELL_E[1].IMUX_G2_DATA[3]</td><td>PPC405.TSTC405DCRDBUSOUTI23</td></tr>

<tr><td>CELL_E[1].IMUX_G2_DATA[4]</td><td>PPC405.TSTDSOCMWRDBUSI5</td></tr>

<tr><td>CELL_E[1].IMUX_G3_DATA[0]</td><td>PPC405.APUC405DCDLDSTDW</td></tr>

<tr><td>CELL_E[1].IMUX_G3_DATA[1]</td><td>PPC405.DCRC405DBUSIN17</td></tr>

<tr><td>CELL_E[1].IMUX_G3_DATA[2]</td><td>PPC405.TSTRDDBUSI14</td></tr>

<tr><td>CELL_E[1].IMUX_G3_DATA[3]</td><td>PPC405.TSTC405DCRDBUSOUTI24</td></tr>

<tr><td>CELL_E[1].IMUX_G3_DATA[4]</td><td>PPC405.TSTDSOCMWRDBUSI6</td></tr>

<tr><td>CELL_E[1].OUT_FAN_TMIN[0]</td><td>PPC405.C405APUDCDINSTRUCTION2</td></tr>

<tr><td>CELL_E[1].OUT_FAN_TMIN[1]</td><td>PPC405.C405APUDCDINSTRUCTION3</td></tr>

<tr><td>CELL_E[1].OUT_FAN_TMIN[2]</td><td>PPC405.C405APUDCDINSTRUCTION4</td></tr>

<tr><td>CELL_E[1].OUT_FAN_TMIN[3]</td><td>PPC405.C405APUDCDINSTRUCTION5</td></tr>

<tr><td>CELL_E[1].OUT_FAN_TMIN[4]</td><td>PPC405.C405APUEXELOADDBUS30</td></tr>

<tr><td>CELL_E[1].OUT_FAN_TMIN[5]</td><td>PPC405.C405APUEXELOADDBUS31</td></tr>

<tr><td>CELL_E[1].OUT_FAN_TMIN[6]</td><td>PPC405.C405APUEXERADATA29</td></tr>

<tr><td>CELL_E[1].OUT_FAN_TMIN[7]</td><td>PPC405.C405APUEXERADATA30</td></tr>

<tr><td>CELL_E[1].OUT_SEC_TMIN[8]</td><td>PPC405.TSTDCRBUSO5</td></tr>

<tr><td>CELL_E[1].OUT_SEC_TMIN[9]</td><td>PPC405.TSTDCRBUSO4</td></tr>

<tr><td>CELL_E[1].OUT_SEC_TMIN[10]</td><td>PPC405.TSTDCRBUSO3</td></tr>

<tr><td>CELL_E[1].OUT_SEC_TMIN[11]</td><td>PPC405.TSTDSOCMABUSO26</td></tr>

<tr><td>CELL_E[1].OUT_SEC_TMIN[12]</td><td>PPC405.C405DCRDBUSOUT22</td></tr>

<tr><td>CELL_E[1].OUT_SEC_TMIN[13]</td><td>PPC405.C405DCRDBUSOUT6</td></tr>

<tr><td>CELL_E[1].OUT_SEC_TMIN[14]</td><td>PPC405.C405APUEXERBDATA30</td></tr>

<tr><td>CELL_E[1].OUT_SEC_TMIN[15]</td><td>PPC405.C405APUEXERBDATA29</td></tr>

<tr><td>CELL_E[1].OUT_TEST[0]</td><td>PPC405.TSTDCRBUSO6</td></tr>

<tr><td>CELL_E[1].OUT_TEST[2]</td><td>PPC405.TSTRDDBUSO24</td></tr>

<tr><td>CELL_E[1].OUT_TEST[4]</td><td>PPC405.TSTRDDBUSO25</td></tr>

<tr><td>CELL_E[2].IMUX_G0_DATA[0]</td><td>PPC405.APUC405DCDLDSTHW</td></tr>

<tr><td>CELL_E[2].IMUX_G0_DATA[1]</td><td>PPC405.APUC405EXERESULT25</td></tr>

<tr><td>CELL_E[2].IMUX_G0_DATA[2]</td><td>PPC405.TSTDCRBUSI18</td></tr>

<tr><td>CELL_E[2].IMUX_G0_DATA[3]</td><td>PPC405.TSTC405DCRABUSI4</td></tr>

<tr><td>CELL_E[2].IMUX_G0_DATA[4]</td><td>PPC405.TSTDSOCMABUSI12</td></tr>

<tr><td>CELL_E[2].IMUX_G1_DATA[0]</td><td>PPC405.APUC405DCDLDSTQW</td></tr>

<tr><td>CELL_E[2].IMUX_G1_DATA[1]</td><td>PPC405.APUC405EXERESULT26</td></tr>

<tr><td>CELL_E[2].IMUX_G1_DATA[2]</td><td>PPC405.TSTDCRBUSI19</td></tr>

<tr><td>CELL_E[2].IMUX_G1_DATA[3]</td><td>PPC405.TSTC405DCRABUSI5</td></tr>

<tr><td>CELL_E[2].IMUX_G1_DATA[4]</td><td>PPC405.TSTDSOCMABUSI13</td></tr>

<tr><td>CELL_E[2].IMUX_G2_DATA[0]</td><td>PPC405.APUC405DCDLDSTWD</td></tr>

<tr><td>CELL_E[2].IMUX_G2_DATA[1]</td><td>PPC405.DCRC405DBUSIN18</td></tr>

<tr><td>CELL_E[2].IMUX_G2_DATA[2]</td><td>PPC405.TSTRDDBUSI15</td></tr>

<tr><td>CELL_E[2].IMUX_G2_DATA[3]</td><td>PPC405.TSTC405DCRDBUSOUTI25</td></tr>

<tr><td>CELL_E[2].IMUX_G2_DATA[4]</td><td>PPC405.TSTDSOCMWRDBUSI7</td></tr>

<tr><td>CELL_E[2].IMUX_G3_DATA[0]</td><td>PPC405.APUC405DCDLOAD</td></tr>

<tr><td>CELL_E[2].IMUX_G3_DATA[1]</td><td>PPC405.DCRC405DBUSIN19</td></tr>

<tr><td>CELL_E[2].IMUX_G3_DATA[2]</td><td>PPC405.TSTRDDBUSI16</td></tr>

<tr><td>CELL_E[2].IMUX_G3_DATA[3]</td><td>PPC405.TSTC405DCRDBUSOUTI26</td></tr>

<tr><td>CELL_E[2].IMUX_G3_DATA[4]</td><td>PPC405.TSTDSOCMWRDBUSI8</td></tr>

<tr><td>CELL_E[2].OUT_FAN_TMIN[0]</td><td>PPC405.C405APUDCDINSTRUCTION6</td></tr>

<tr><td>CELL_E[2].OUT_FAN_TMIN[1]</td><td>PPC405.C405APUDCDINSTRUCTION7</td></tr>

<tr><td>CELL_E[2].OUT_FAN_TMIN[2]</td><td>PPC405.C405APUDCDINSTRUCTION8</td></tr>

<tr><td>CELL_E[2].OUT_FAN_TMIN[3]</td><td>PPC405.C405APUDCDINSTRUCTION9</td></tr>

<tr><td>CELL_E[2].OUT_FAN_TMIN[4]</td><td>PPC405.C405APUEXELOADDVALID</td></tr>

<tr><td>CELL_E[2].OUT_FAN_TMIN[5]</td><td>PPC405.C405APUEXERADATA0</td></tr>

<tr><td>CELL_E[2].OUT_FAN_TMIN[6]</td><td>PPC405.C405APUEXERADATA31</td></tr>

<tr><td>CELL_E[2].OUT_FAN_TMIN[7]</td><td>PPC405.C405APUEXERBDATA0</td></tr>

<tr><td>CELL_E[2].OUT_SEC_TMIN[8]</td><td>PPC405.TSTDCRBUSO9</td></tr>

<tr><td>CELL_E[2].OUT_SEC_TMIN[9]</td><td>PPC405.TSTDCRBUSO8</td></tr>

<tr><td>CELL_E[2].OUT_SEC_TMIN[10]</td><td>PPC405.TSTDCRBUSO7</td></tr>

<tr><td>CELL_E[2].OUT_SEC_TMIN[11]</td><td>PPC405.TSTDSOCMABUSO27</td></tr>

<tr><td>CELL_E[2].OUT_SEC_TMIN[12]</td><td>PPC405.C405DCRDBUSOUT23</td></tr>

<tr><td>CELL_E[2].OUT_SEC_TMIN[13]</td><td>PPC405.C405DCRDBUSOUT7</td></tr>

<tr><td>CELL_E[2].OUT_SEC_TMIN[14]</td><td>PPC405.C405APUEXEWDCNT0</td></tr>

<tr><td>CELL_E[2].OUT_SEC_TMIN[15]</td><td>PPC405.C405APUEXERBDATA31</td></tr>

<tr><td>CELL_E[2].OUT_TEST[0]</td><td>PPC405.TSTDCRBUSO10</td></tr>

<tr><td>CELL_E[2].OUT_TEST[2]</td><td>PPC405.TSTRDDBUSO26</td></tr>

<tr><td>CELL_E[2].OUT_TEST[4]</td><td>PPC405.TSTRDDBUSO27</td></tr>

<tr><td>CELL_E[3].IMUX_G0_DATA[0]</td><td>PPC405.APUC405DCDPRIVOP</td></tr>

<tr><td>CELL_E[3].IMUX_G0_DATA[1]</td><td>PPC405.APUC405EXERESULT27</td></tr>

<tr><td>CELL_E[3].IMUX_G0_DATA[2]</td><td>PPC405.TSTDCRBUSI20</td></tr>

<tr><td>CELL_E[3].IMUX_G0_DATA[3]</td><td>PPC405.TSTC405DCRABUSI6</td></tr>

<tr><td>CELL_E[3].IMUX_G0_DATA[4]</td><td>PPC405.TSTDSOCMABUSI14</td></tr>

<tr><td>CELL_E[3].IMUX_G1_DATA[0]</td><td>PPC405.APUC405DCDRAEN</td></tr>

<tr><td>CELL_E[3].IMUX_G1_DATA[1]</td><td>PPC405.APUC405EXERESULT28</td></tr>

<tr><td>CELL_E[3].IMUX_G1_DATA[2]</td><td>PPC405.TSTDCRBUSI21</td></tr>

<tr><td>CELL_E[3].IMUX_G1_DATA[3]</td><td>PPC405.TSTC405DCRABUSI7</td></tr>

<tr><td>CELL_E[3].IMUX_G1_DATA[4]</td><td>PPC405.TSTDSOCMABUSI15</td></tr>

<tr><td>CELL_E[3].IMUX_G2_DATA[0]</td><td>PPC405.APUC405DCDRBEN</td></tr>

<tr><td>CELL_E[3].IMUX_G2_DATA[1]</td><td>PPC405.DCRC405DBUSIN20</td></tr>

<tr><td>CELL_E[3].IMUX_G2_DATA[2]</td><td>PPC405.TSTRDDBUSI17</td></tr>

<tr><td>CELL_E[3].IMUX_G2_DATA[3]</td><td>PPC405.TSTC405DCRDBUSOUTI27</td></tr>

<tr><td>CELL_E[3].IMUX_G2_DATA[4]</td><td>PPC405.TSTDSOCMWRDBUSI9</td></tr>

<tr><td>CELL_E[3].IMUX_G3_DATA[0]</td><td>PPC405.APUC405DCDSTORE</td></tr>

<tr><td>CELL_E[3].IMUX_G3_DATA[1]</td><td>PPC405.DCRC405DBUSIN21</td></tr>

<tr><td>CELL_E[3].IMUX_G3_DATA[2]</td><td>PPC405.TSTRDDBUSI18</td></tr>

<tr><td>CELL_E[3].IMUX_G3_DATA[3]</td><td>PPC405.TSTC405DCRDBUSOUTI28</td></tr>

<tr><td>CELL_E[3].IMUX_G3_DATA[4]</td><td>PPC405.TSTDSOCMWRDBUSI10</td></tr>

<tr><td>CELL_E[3].OUT_FAN_TMIN[0]</td><td>PPC405.C405APUDCDINSTRUCTION10</td></tr>

<tr><td>CELL_E[3].OUT_FAN_TMIN[1]</td><td>PPC405.C405APUDCDINSTRUCTION11</td></tr>

<tr><td>CELL_E[3].OUT_FAN_TMIN[2]</td><td>PPC405.C405APUDCDINSTRUCTION12</td></tr>

<tr><td>CELL_E[3].OUT_FAN_TMIN[3]</td><td>PPC405.C405APUDCDINSTRUCTION13</td></tr>

<tr><td>CELL_E[3].OUT_FAN_TMIN[4]</td><td>PPC405.C405APUEXERADATA1</td></tr>

<tr><td>CELL_E[3].OUT_FAN_TMIN[5]</td><td>PPC405.C405APUEXERADATA2</td></tr>

<tr><td>CELL_E[3].OUT_FAN_TMIN[6]</td><td>PPC405.C405APUEXERBDATA1</td></tr>

<tr><td>CELL_E[3].OUT_FAN_TMIN[7]</td><td>PPC405.C405APUEXERBDATA2</td></tr>

<tr><td>CELL_E[3].OUT_SEC_TMIN[8]</td><td>PPC405.TSTDCRBUSO13</td></tr>

<tr><td>CELL_E[3].OUT_SEC_TMIN[9]</td><td>PPC405.TSTDCRBUSO12</td></tr>

<tr><td>CELL_E[3].OUT_SEC_TMIN[10]</td><td>PPC405.TSTDCRBUSO11</td></tr>

<tr><td>CELL_E[3].OUT_SEC_TMIN[11]</td><td>PPC405.TSTDSOCMABUSO28</td></tr>

<tr><td>CELL_E[3].OUT_SEC_TMIN[12]</td><td>PPC405.C405DCRDBUSOUT24</td></tr>

<tr><td>CELL_E[3].OUT_SEC_TMIN[13]</td><td>PPC405.C405DCRDBUSOUT8</td></tr>

<tr><td>CELL_E[3].OUT_SEC_TMIN[14]</td><td>PPC405.C405APUMSRFE0</td></tr>

<tr><td>CELL_E[3].OUT_SEC_TMIN[15]</td><td>PPC405.C405APUEXEWDCNT1</td></tr>

<tr><td>CELL_E[3].OUT_TEST[0]</td><td>PPC405.TSTDCRBUSO14</td></tr>

<tr><td>CELL_E[3].OUT_TEST[2]</td><td>PPC405.TSTRDDBUSO28</td></tr>

<tr><td>CELL_E[3].OUT_TEST[4]</td><td>PPC405.TSTRDDBUSO29</td></tr>

<tr><td>CELL_E[4].IMUX_TI[0]</td><td>PPC405.TIEC405APUDIVEN</td></tr>

<tr><td>CELL_E[4].IMUX_TI[1]</td><td>PPC405.TIEC405APUPRESENT</td></tr>

<tr><td>CELL_E[4].IMUX_G0_DATA[0]</td><td>PPC405.APUC405DCDTRAPBE</td></tr>

<tr><td>CELL_E[4].IMUX_G0_DATA[1]</td><td>PPC405.DCRC405DBUSIN22</td></tr>

<tr><td>CELL_E[4].IMUX_G0_DATA[2]</td><td>PPC405.TSTRDDBUSI19</td></tr>

<tr><td>CELL_E[4].IMUX_G0_DATA[3]</td><td>PPC405.TSTC405DCRDBUSOUTI29</td></tr>

<tr><td>CELL_E[4].IMUX_G0_DATA[4]</td><td>PPC405.TSTDSOCMWRDBUSI11</td></tr>

<tr><td>CELL_E[4].IMUX_G1_DATA[0]</td><td>PPC405.APUC405DCDTRAPLE</td></tr>

<tr><td>CELL_E[4].IMUX_G1_DATA[1]</td><td>PPC405.DCRC405DBUSIN23</td></tr>

<tr><td>CELL_E[4].IMUX_G1_DATA[2]</td><td>PPC405.TSTRDDBUSI20</td></tr>

<tr><td>CELL_E[4].IMUX_G1_DATA[3]</td><td>PPC405.TSTC405DCRDBUSOUTI30</td></tr>

<tr><td>CELL_E[4].IMUX_G1_DATA[4]</td><td>PPC405.TSTDSOCMWRDBUSI12</td></tr>

<tr><td>CELL_E[4].IMUX_G2_DATA[0]</td><td>PPC405.APUC405EXERESULT29</td></tr>

<tr><td>CELL_E[4].IMUX_G2_DATA[1]</td><td>PPC405.TSTDCRBUSI22</td></tr>

<tr><td>CELL_E[4].IMUX_G2_DATA[2]</td><td>PPC405.TSTC405DCRABUSI8</td></tr>

<tr><td>CELL_E[4].IMUX_G2_DATA[3]</td><td>PPC405.TSTDSOCMABUSI16</td></tr>

<tr><td>CELL_E[4].IMUX_G3_DATA[0]</td><td>PPC405.APUC405EXERESULT30</td></tr>

<tr><td>CELL_E[4].IMUX_G3_DATA[1]</td><td>PPC405.TSTDCRBUSI23</td></tr>

<tr><td>CELL_E[4].IMUX_G3_DATA[2]</td><td>PPC405.TSTC405DCRABUSI9</td></tr>

<tr><td>CELL_E[4].IMUX_G3_DATA[3]</td><td>PPC405.TSTDSOCMABUSI17</td></tr>

<tr><td>CELL_E[4].OUT_FAN_TMIN[0]</td><td>PPC405.C405APUDCDINSTRUCTION14</td></tr>

<tr><td>CELL_E[4].OUT_FAN_TMIN[1]</td><td>PPC405.C405APUDCDINSTRUCTION15</td></tr>

<tr><td>CELL_E[4].OUT_FAN_TMIN[2]</td><td>PPC405.C405APUDCDINSTRUCTION16</td></tr>

<tr><td>CELL_E[4].OUT_FAN_TMIN[3]</td><td>PPC405.C405APUDCDINSTRUCTION17</td></tr>

<tr><td>CELL_E[4].OUT_FAN_TMIN[4]</td><td>PPC405.C405APUEXERADATA3</td></tr>

<tr><td>CELL_E[4].OUT_FAN_TMIN[5]</td><td>PPC405.C405APUEXERADATA4</td></tr>

<tr><td>CELL_E[4].OUT_FAN_TMIN[6]</td><td>PPC405.C405APUEXERBDATA3</td></tr>

<tr><td>CELL_E[4].OUT_FAN_TMIN[7]</td><td>PPC405.C405APUEXERBDATA4</td></tr>

<tr><td>CELL_E[4].OUT_SEC_TMIN[8]</td><td>PPC405.TSTDCRBUSO17</td></tr>

<tr><td>CELL_E[4].OUT_SEC_TMIN[9]</td><td>PPC405.TSTDCRBUSO16</td></tr>

<tr><td>CELL_E[4].OUT_SEC_TMIN[10]</td><td>PPC405.TSTDCRBUSO15</td></tr>

<tr><td>CELL_E[4].OUT_SEC_TMIN[11]</td><td>PPC405.TSTDSOCMABUSO29</td></tr>

<tr><td>CELL_E[4].OUT_SEC_TMIN[12]</td><td>PPC405.C405DCRDBUSOUT25</td></tr>

<tr><td>CELL_E[4].OUT_SEC_TMIN[13]</td><td>PPC405.C405DCRDBUSOUT9</td></tr>

<tr><td>CELL_E[4].OUT_SEC_TMIN[14]</td><td>PPC405.C405APUWBBYTEEN0</td></tr>

<tr><td>CELL_E[4].OUT_SEC_TMIN[15]</td><td>PPC405.C405APUMSRFE1</td></tr>

<tr><td>CELL_E[4].OUT_TEST[0]</td><td>PPC405.TSTDCRBUSO18</td></tr>

<tr><td>CELL_E[4].OUT_TEST[2]</td><td>PPC405.TSTRDDBUSO30</td></tr>

<tr><td>CELL_E[4].OUT_TEST[4]</td><td>PPC405.TSTRDDBUSO31</td></tr>

<tr><td>CELL_E[5].IMUX_TI[0]</td><td>PPC405.TIEUTLBTAP1</td></tr>

<tr><td>CELL_E[5].IMUX_TI[1]</td><td>PPC405.TIEUTLBTAP2</td></tr>

<tr><td>CELL_E[5].IMUX_G0_DATA[0]</td><td>PPC405.APUC405DCDUPDATE</td></tr>

<tr><td>CELL_E[5].IMUX_G0_DATA[1]</td><td>PPC405.DCRC405DBUSIN24</td></tr>

<tr><td>CELL_E[5].IMUX_G0_DATA[2]</td><td>PPC405.TSTRDDBUSI21</td></tr>

<tr><td>CELL_E[5].IMUX_G0_DATA[3]</td><td>PPC405.TSTC405DCRDBUSOUTI31</td></tr>

<tr><td>CELL_E[5].IMUX_G0_DATA[4]</td><td>PPC405.TSTDSOCMWRDBUSI13</td></tr>

<tr><td>CELL_E[5].IMUX_G1_DATA[0]</td><td>PPC405.APUC405DCDVALIDOP</td></tr>

<tr><td>CELL_E[5].IMUX_G1_DATA[1]</td><td>PPC405.DCRC405DBUSIN25</td></tr>

<tr><td>CELL_E[5].IMUX_G1_DATA[2]</td><td>PPC405.TSTRDDBUSI22</td></tr>

<tr><td>CELL_E[5].IMUX_G1_DATA[3]</td><td>PPC405.TSTC405DCRREADI</td></tr>

<tr><td>CELL_E[5].IMUX_G1_DATA[4]</td><td>PPC405.TSTDSOCMWRDBUSI14</td></tr>

<tr><td>CELL_E[5].IMUX_G2_DATA[0]</td><td>PPC405.APUC405EXERESULT31</td></tr>

<tr><td>CELL_E[5].IMUX_G2_DATA[1]</td><td>PPC405.TSTDCRBUSI24</td></tr>

<tr><td>CELL_E[5].IMUX_G2_DATA[2]</td><td>PPC405.TSTC405DCRDBUSOUTI0</td></tr>

<tr><td>CELL_E[5].IMUX_G2_DATA[3]</td><td>PPC405.TSTDSOCMABUSI18</td></tr>

<tr><td>CELL_E[5].IMUX_G3_DATA[0]</td><td>PPC405.APUC405EXEXERCA</td></tr>

<tr><td>CELL_E[5].IMUX_G3_DATA[1]</td><td>PPC405.TSTDCRBUSI25</td></tr>

<tr><td>CELL_E[5].IMUX_G3_DATA[2]</td><td>PPC405.TSTC405DCRDBUSOUTI1</td></tr>

<tr><td>CELL_E[5].IMUX_G3_DATA[3]</td><td>PPC405.TSTDSOCMABUSI19</td></tr>

<tr><td>CELL_E[5].OUT_FAN_TMIN[0]</td><td>PPC405.C405APUDCDINSTRUCTION18</td></tr>

<tr><td>CELL_E[5].OUT_FAN_TMIN[1]</td><td>PPC405.C405APUDCDINSTRUCTION19</td></tr>

<tr><td>CELL_E[5].OUT_FAN_TMIN[2]</td><td>PPC405.C405APUDCDINSTRUCTION20</td></tr>

<tr><td>CELL_E[5].OUT_FAN_TMIN[3]</td><td>PPC405.C405APUDCDINSTRUCTION21</td></tr>

<tr><td>CELL_E[5].OUT_FAN_TMIN[4]</td><td>PPC405.C405APUEXERADATA5</td></tr>

<tr><td>CELL_E[5].OUT_FAN_TMIN[5]</td><td>PPC405.C405APUEXERADATA6</td></tr>

<tr><td>CELL_E[5].OUT_FAN_TMIN[6]</td><td>PPC405.C405APUEXERBDATA5</td></tr>

<tr><td>CELL_E[5].OUT_FAN_TMIN[7]</td><td>PPC405.C405APUEXERBDATA6</td></tr>

<tr><td>CELL_E[5].OUT_SEC_TMIN[8]</td><td>PPC405.TSTDCRBUSO21</td></tr>

<tr><td>CELL_E[5].OUT_SEC_TMIN[9]</td><td>PPC405.TSTDCRBUSO20</td></tr>

<tr><td>CELL_E[5].OUT_SEC_TMIN[10]</td><td>PPC405.TSTDCRBUSO19</td></tr>

<tr><td>CELL_E[5].OUT_SEC_TMIN[11]</td><td>PPC405.TSTDSOCMBYTEENO0</td></tr>

<tr><td>CELL_E[5].OUT_SEC_TMIN[12]</td><td>PPC405.C405DCRDBUSOUT26</td></tr>

<tr><td>CELL_E[5].OUT_SEC_TMIN[13]</td><td>PPC405.C405DCRDBUSOUT10</td></tr>

<tr><td>CELL_E[5].OUT_SEC_TMIN[14]</td><td>PPC405.C405APUWBBYTEEN2</td></tr>

<tr><td>CELL_E[5].OUT_SEC_TMIN[15]</td><td>PPC405.C405APUWBBYTEEN1</td></tr>

<tr><td>CELL_E[5].OUT_TEST[0]</td><td>PPC405.TSTDCRBUSO22</td></tr>

<tr><td>CELL_E[5].OUT_TEST[2]</td><td>PPC405.TSTDSOCMHOLDO</td></tr>

<tr><td>CELL_E[5].OUT_TEST[4]</td><td>PPC405.TSTISOPFWDO</td></tr>

<tr><td>CELL_E[6].IMUX_TI[0]</td><td>PPC405.TIERAMTAP1</td></tr>

<tr><td>CELL_E[6].IMUX_TI[1]</td><td>PPC405.TIERAMTAP2</td></tr>

<tr><td>CELL_E[6].IMUX_G0_DATA[0]</td><td>PPC405.APUC405DCDXERCAEN</td></tr>

<tr><td>CELL_E[6].IMUX_G0_DATA[1]</td><td>PPC405.DCRC405DBUSIN26</td></tr>

<tr><td>CELL_E[6].IMUX_G0_DATA[2]</td><td>PPC405.TSTRDDBUSI23</td></tr>

<tr><td>CELL_E[6].IMUX_G0_DATA[3]</td><td>PPC405.TSTC405DCRWRITEI</td></tr>

<tr><td>CELL_E[6].IMUX_G0_DATA[4]</td><td>PPC405.TSTDSOCMWRDBUSI15</td></tr>

<tr><td>CELL_E[6].IMUX_G1_DATA[0]</td><td>PPC405.APUC405DCDXEROVEN</td></tr>

<tr><td>CELL_E[6].IMUX_G1_DATA[1]</td><td>PPC405.DCRC405DBUSIN27</td></tr>

<tr><td>CELL_E[6].IMUX_G1_DATA[2]</td><td>PPC405.TSTRDDBUSI24</td></tr>

<tr><td>CELL_E[6].IMUX_G1_DATA[3]</td><td>PPC405.TSTDSOCMDBUSI0</td></tr>

<tr><td>CELL_E[6].IMUX_G1_DATA[4]</td><td>PPC405.TSTDSOCMWRDBUSI16</td></tr>

<tr><td>CELL_E[6].IMUX_G2_DATA[0]</td><td>PPC405.APUC405EXEXEROV</td></tr>

<tr><td>CELL_E[6].IMUX_G2_DATA[1]</td><td>PPC405.TSTDCRBUSI26</td></tr>

<tr><td>CELL_E[6].IMUX_G2_DATA[2]</td><td>PPC405.TSTC405DCRDBUSOUTI2</td></tr>

<tr><td>CELL_E[6].IMUX_G2_DATA[3]</td><td>PPC405.TSTDSOCMABUSI20</td></tr>

<tr><td>CELL_E[6].IMUX_G3_DATA[0]</td><td>PPC405.APUC405FPUEXCEPTION</td></tr>

<tr><td>CELL_E[6].IMUX_G3_DATA[1]</td><td>PPC405.TSTDCRBUSI27</td></tr>

<tr><td>CELL_E[6].IMUX_G3_DATA[2]</td><td>PPC405.TSTC405DCRDBUSOUTI3</td></tr>

<tr><td>CELL_E[6].IMUX_G3_DATA[3]</td><td>PPC405.TSTDSOCMABUSI21</td></tr>

<tr><td>CELL_E[6].OUT_FAN_TMIN[0]</td><td>PPC405.C405APUDCDINSTRUCTION22</td></tr>

<tr><td>CELL_E[6].OUT_FAN_TMIN[1]</td><td>PPC405.C405APUDCDINSTRUCTION23</td></tr>

<tr><td>CELL_E[6].OUT_FAN_TMIN[2]</td><td>PPC405.C405APUDCDINSTRUCTION24</td></tr>

<tr><td>CELL_E[6].OUT_FAN_TMIN[3]</td><td>PPC405.C405APUDCDINSTRUCTION25</td></tr>

<tr><td>CELL_E[6].OUT_FAN_TMIN[4]</td><td>PPC405.C405APUEXERADATA7</td></tr>

<tr><td>CELL_E[6].OUT_FAN_TMIN[5]</td><td>PPC405.C405APUEXERADATA8</td></tr>

<tr><td>CELL_E[6].OUT_FAN_TMIN[6]</td><td>PPC405.C405APUEXERBDATA7</td></tr>

<tr><td>CELL_E[6].OUT_FAN_TMIN[7]</td><td>PPC405.C405APUEXERBDATA8</td></tr>

<tr><td>CELL_E[6].OUT_SEC_TMIN[8]</td><td>PPC405.TSTDCRBUSO25</td></tr>

<tr><td>CELL_E[6].OUT_SEC_TMIN[9]</td><td>PPC405.TSTDCRBUSO24</td></tr>

<tr><td>CELL_E[6].OUT_SEC_TMIN[10]</td><td>PPC405.TSTDCRBUSO23</td></tr>

<tr><td>CELL_E[6].OUT_SEC_TMIN[11]</td><td>PPC405.TSTDSOCMBYTEENO1</td></tr>

<tr><td>CELL_E[6].OUT_SEC_TMIN[12]</td><td>PPC405.C405DCRDBUSOUT27</td></tr>

<tr><td>CELL_E[6].OUT_SEC_TMIN[13]</td><td>PPC405.C405DCRDBUSOUT11</td></tr>

<tr><td>CELL_E[6].OUT_SEC_TMIN[14]</td><td>PPC405.C405APUWBENDIAN</td></tr>

<tr><td>CELL_E[6].OUT_SEC_TMIN[15]</td><td>PPC405.C405APUWBBYTEEN3</td></tr>

<tr><td>CELL_E[6].OUT_TEST[0]</td><td>PPC405.TSTDCRBUSO26</td></tr>

<tr><td>CELL_E[6].OUT_TEST[2]</td><td>PPC405.TSTOCMCOMPLETEO</td></tr>

<tr><td>CELL_E[7].IMUX_TI[0]</td><td>PPC405.TIETAGTAP1</td></tr>

<tr><td>CELL_E[7].IMUX_TI[1]</td><td>PPC405.TIETAGTAP2</td></tr>

<tr><td>CELL_E[7].IMUX_G0_DATA[0]</td><td>PPC405.APUC405EXCEPTION</td></tr>

<tr><td>CELL_E[7].IMUX_G0_DATA[1]</td><td>PPC405.DCRC405DBUSIN28</td></tr>

<tr><td>CELL_E[7].IMUX_G0_DATA[2]</td><td>PPC405.TSTRDDBUSI25</td></tr>

<tr><td>CELL_E[7].IMUX_G0_DATA[3]</td><td>PPC405.TSTDSOCMDBUSI1</td></tr>

<tr><td>CELL_E[7].IMUX_G0_DATA[4]</td><td>PPC405.TSTDSOCMWRDBUSI17</td></tr>

<tr><td>CELL_E[7].IMUX_G1_DATA[0]</td><td>PPC405.APUC405EXEBLOCKINGMCO</td></tr>

<tr><td>CELL_E[7].IMUX_G1_DATA[1]</td><td>PPC405.DCRC405DBUSIN29</td></tr>

<tr><td>CELL_E[7].IMUX_G1_DATA[2]</td><td>PPC405.TSTRDDBUSI26</td></tr>

<tr><td>CELL_E[7].IMUX_G1_DATA[3]</td><td>PPC405.TSTDSOCMDBUSI2</td></tr>

<tr><td>CELL_E[7].IMUX_G1_DATA[4]</td><td>PPC405.TSTDSOCMWRDBUSI18</td></tr>

<tr><td>CELL_E[7].IMUX_G2_DATA[0]</td><td>PPC405.APUC405LWBLDDEPEND</td></tr>

<tr><td>CELL_E[7].IMUX_G2_DATA[1]</td><td>PPC405.TSTDCRBUSI28</td></tr>

<tr><td>CELL_E[7].IMUX_G2_DATA[2]</td><td>PPC405.TSTC405DCRDBUSOUTI4</td></tr>

<tr><td>CELL_E[7].IMUX_G2_DATA[3]</td><td>PPC405.TSTDSOCMABUSI22</td></tr>

<tr><td>CELL_E[7].IMUX_G3_DATA[0]</td><td>PPC405.APUC405SLEEPREQ</td></tr>

<tr><td>CELL_E[7].IMUX_G3_DATA[1]</td><td>PPC405.TSTDCRBUSI29</td></tr>

<tr><td>CELL_E[7].IMUX_G3_DATA[2]</td><td>PPC405.TSTC405DCRDBUSOUTI5</td></tr>

<tr><td>CELL_E[7].IMUX_G3_DATA[3]</td><td>PPC405.TSTDSOCMABUSI23</td></tr>

<tr><td>CELL_E[7].OUT_FAN_TMIN[0]</td><td>PPC405.C405APUDCDINSTRUCTION26</td></tr>

<tr><td>CELL_E[7].OUT_FAN_TMIN[1]</td><td>PPC405.C405APUDCDINSTRUCTION27</td></tr>

<tr><td>CELL_E[7].OUT_FAN_TMIN[2]</td><td>PPC405.C405APUDCDINSTRUCTION28</td></tr>

<tr><td>CELL_E[7].OUT_FAN_TMIN[3]</td><td>PPC405.C405APUDCDINSTRUCTION29</td></tr>

<tr><td>CELL_E[7].OUT_FAN_TMIN[4]</td><td>PPC405.C405APUEXERADATA9</td></tr>

<tr><td>CELL_E[7].OUT_FAN_TMIN[5]</td><td>PPC405.C405APUEXERADATA10</td></tr>

<tr><td>CELL_E[7].OUT_FAN_TMIN[6]</td><td>PPC405.C405APUEXERBDATA9</td></tr>

<tr><td>CELL_E[7].OUT_FAN_TMIN[7]</td><td>PPC405.C405APUEXERBDATA10</td></tr>

<tr><td>CELL_E[7].OUT_SEC_TMIN[8]</td><td>PPC405.TSTDCRBUSO29</td></tr>

<tr><td>CELL_E[7].OUT_SEC_TMIN[9]</td><td>PPC405.TSTDCRBUSO28</td></tr>

<tr><td>CELL_E[7].OUT_SEC_TMIN[10]</td><td>PPC405.TSTDCRBUSO27</td></tr>

<tr><td>CELL_E[7].OUT_SEC_TMIN[11]</td><td>PPC405.TSTDSOCMBYTEENO2</td></tr>

<tr><td>CELL_E[7].OUT_SEC_TMIN[12]</td><td>PPC405.C405DCRDBUSOUT28</td></tr>

<tr><td>CELL_E[7].OUT_SEC_TMIN[13]</td><td>PPC405.C405DCRDBUSOUT12</td></tr>

<tr><td>CELL_E[7].OUT_SEC_TMIN[14]</td><td>PPC405.C405APUWBHOLD</td></tr>

<tr><td>CELL_E[7].OUT_SEC_TMIN[15]</td><td>PPC405.C405APUWBFLUSH</td></tr>

<tr><td>CELL_E[7].OUT_TEST[0]</td><td>PPC405.TSTDCRBUSO30</td></tr>

<tr><td>CELL_E[8].IMUX_TI[0]</td><td>PPC405.TESTSELI</td></tr>

<tr><td>CELL_E[8].IMUX_G0_DATA[0]</td><td>PPC405.APUC405EXEBUSY</td></tr>

<tr><td>CELL_E[8].IMUX_G0_DATA[1]</td><td>PPC405.DCRC405ACK</td></tr>

<tr><td>CELL_E[8].IMUX_G0_DATA[2]</td><td>PPC405.TSTDCRBUSI30</td></tr>

<tr><td>CELL_E[8].IMUX_G0_DATA[3]</td><td>PPC405.TSTC405DCRDBUSOUTI6</td></tr>

<tr><td>CELL_E[8].IMUX_G0_DATA[4]</td><td>PPC405.TSTDSOCMABUSI25</td></tr>

<tr><td>CELL_E[8].IMUX_G1_DATA[0]</td><td>PPC405.APUC405EXECR0</td></tr>

<tr><td>CELL_E[8].IMUX_G1_DATA[1]</td><td>PPC405.DCRC405DBUSIN30</td></tr>

<tr><td>CELL_E[8].IMUX_G1_DATA[2]</td><td>PPC405.TSTDCRBUSI31</td></tr>

<tr><td>CELL_E[8].IMUX_G1_DATA[3]</td><td>PPC405.TSTDSOCMDBUSI3</td></tr>

<tr><td>CELL_E[8].IMUX_G1_DATA[4]</td><td>PPC405.TSTDSOCMWRDBUSI19</td></tr>

<tr><td>CELL_E[8].IMUX_G2_DATA[0]</td><td>PPC405.APUC405EXECR1</td></tr>

<tr><td>CELL_E[8].IMUX_G2_DATA[1]</td><td>PPC405.DCRC405DBUSIN31</td></tr>

<tr><td>CELL_E[8].IMUX_G2_DATA[2]</td><td>PPC405.TSTRDDBUSI27</td></tr>

<tr><td>CELL_E[8].IMUX_G2_DATA[3]</td><td>PPC405.TSTDSOCMDBUSI4</td></tr>

<tr><td>CELL_E[8].IMUX_G2_DATA[4]</td><td>PPC405.TSTDSOCMWRDBUSI20</td></tr>

<tr><td>CELL_E[8].IMUX_G3_DATA[0]</td><td>PPC405.APUC405WBLDDEPEND</td></tr>

<tr><td>CELL_E[8].IMUX_G3_DATA[1]</td><td>PPC405.TSTDCRACKI</td></tr>

<tr><td>CELL_E[8].IMUX_G3_DATA[2]</td><td>PPC405.TSTRDDBUSI28</td></tr>

<tr><td>CELL_E[8].IMUX_G3_DATA[3]</td><td>PPC405.TSTDSOCMABUSI24</td></tr>

<tr><td>CELL_E[8].OUT_FAN_TMIN[0]</td><td>PPC405.C405APUDCDINSTRUCTION30</td></tr>

<tr><td>CELL_E[8].OUT_FAN_TMIN[1]</td><td>PPC405.C405APUDCDINSTRUCTION31</td></tr>

<tr><td>CELL_E[8].OUT_FAN_TMIN[2]</td><td>PPC405.C405APUEXEFLUSH</td></tr>

<tr><td>CELL_E[8].OUT_FAN_TMIN[3]</td><td>PPC405.C405APUEXEHOLD</td></tr>

<tr><td>CELL_E[8].OUT_FAN_TMIN[4]</td><td>PPC405.C405APUEXERADATA11</td></tr>

<tr><td>CELL_E[8].OUT_FAN_TMIN[5]</td><td>PPC405.C405APUEXERADATA12</td></tr>

<tr><td>CELL_E[8].OUT_FAN_TMIN[6]</td><td>PPC405.C405APUEXERBDATA11</td></tr>

<tr><td>CELL_E[8].OUT_FAN_TMIN[7]</td><td>PPC405.C405APUEXERBDATA12</td></tr>

<tr><td>CELL_E[8].OUT_SEC_TMIN[8]</td><td>PPC405.TSTDSOCMDBUSO1</td></tr>

<tr><td>CELL_E[8].OUT_SEC_TMIN[9]</td><td>PPC405.TSTDSOCMDBUSO0</td></tr>

<tr><td>CELL_E[8].OUT_SEC_TMIN[10]</td><td>PPC405.TSTDCRBUSO31</td></tr>

<tr><td>CELL_E[8].OUT_SEC_TMIN[11]</td><td>PPC405.TSTDSOCMBYTEENO3</td></tr>

<tr><td>CELL_E[8].OUT_SEC_TMIN[12]</td><td>PPC405.C405DCRDBUSOUT29</td></tr>

<tr><td>CELL_E[8].OUT_SEC_TMIN[13]</td><td>PPC405.C405DCRDBUSOUT13</td></tr>

<tr><td>CELL_E[8].OUT_SEC_TMIN[14]</td><td>PPC405.C405DCRABUS0</td></tr>

<tr><td>CELL_E[8].OUT_SEC_TMIN[15]</td><td>PPC405.C405APUXERCA</td></tr>

<tr><td>CELL_E[8].OUT_TEST[0]</td><td>PPC405.TSTDSOCMDBUSO2</td></tr>

<tr><td>CELL_E[9].IMUX_G0_DATA[0]</td><td>PPC405.APUC405EXECR2</td></tr>

<tr><td>CELL_E[9].IMUX_G0_DATA[1]</td><td>PPC405.DCRC405DBUSIN0</td></tr>

<tr><td>CELL_E[9].IMUX_G0_DATA[2]</td><td>PPC405.TSTDSOCMCOMPLETEI</td></tr>

<tr><td>CELL_E[9].IMUX_G0_DATA[3]</td><td>PPC405.TSTC405DCRDBUSOUTI7</td></tr>

<tr><td>CELL_E[9].IMUX_G0_DATA[4]</td><td>PPC405.TSTDSOCMABUSI26</td></tr>

<tr><td>CELL_E[9].IMUX_G1_DATA[0]</td><td>PPC405.APUC405EXECR3</td></tr>

<tr><td>CELL_E[9].IMUX_G1_DATA[1]</td><td>PPC405.DCRC405DBUSIN1</td></tr>

<tr><td>CELL_E[9].IMUX_G1_DATA[2]</td><td>PPC405.TSTISOPFWDI</td></tr>

<tr><td>CELL_E[9].IMUX_G1_DATA[3]</td><td>PPC405.TSTC405DCRDBUSOUTI8</td></tr>

<tr><td>CELL_E[9].IMUX_G1_DATA[4]</td><td>PPC405.TSTDSOCMABUSI27</td></tr>

<tr><td>CELL_E[9].IMUX_G2_DATA[0]</td><td>PPC405.APUC405EXECRFIELD0</td></tr>

<tr><td>CELL_E[9].IMUX_G2_DATA[1]</td><td>PPC405.TSTDCRBUSI0</td></tr>

<tr><td>CELL_E[9].IMUX_G2_DATA[2]</td><td>PPC405.TSTRDDBUSI29</td></tr>

<tr><td>CELL_E[9].IMUX_G2_DATA[3]</td><td>PPC405.TSTDSOCMDBUSI5</td></tr>

<tr><td>CELL_E[9].IMUX_G2_DATA[4]</td><td>PPC405.TSTDSOCMWRDBUSI21</td></tr>

<tr><td>CELL_E[9].IMUX_G3_DATA[0]</td><td>PPC405.APUC405EXECRFIELD1</td></tr>

<tr><td>CELL_E[9].IMUX_G3_DATA[1]</td><td>PPC405.TSTDCRBUSI1</td></tr>

<tr><td>CELL_E[9].IMUX_G3_DATA[2]</td><td>PPC405.TSTRDDBUSI30</td></tr>

<tr><td>CELL_E[9].IMUX_G3_DATA[3]</td><td>PPC405.TSTDSOCMDBUSI6</td></tr>

<tr><td>CELL_E[9].IMUX_G3_DATA[4]</td><td>PPC405.TSTDSOCMWRDBUSI22</td></tr>

<tr><td>CELL_E[9].OUT_FAN_TMIN[0]</td><td>PPC405.C405APUEXELOADDBUS0</td></tr>

<tr><td>CELL_E[9].OUT_FAN_TMIN[1]</td><td>PPC405.C405APUEXELOADDBUS1</td></tr>

<tr><td>CELL_E[9].OUT_FAN_TMIN[2]</td><td>PPC405.C405APUEXELOADDBUS2</td></tr>

<tr><td>CELL_E[9].OUT_FAN_TMIN[3]</td><td>PPC405.C405APUEXELOADDBUS3</td></tr>

<tr><td>CELL_E[9].OUT_FAN_TMIN[4]</td><td>PPC405.C405APUEXERADATA13</td></tr>

<tr><td>CELL_E[9].OUT_FAN_TMIN[5]</td><td>PPC405.C405APUEXERADATA14</td></tr>

<tr><td>CELL_E[9].OUT_FAN_TMIN[6]</td><td>PPC405.C405APUEXERBDATA13</td></tr>

<tr><td>CELL_E[9].OUT_FAN_TMIN[7]</td><td>PPC405.C405APUEXERBDATA14</td></tr>

<tr><td>CELL_E[9].OUT_SEC_TMIN[8]</td><td>PPC405.TSTDSOCMDBUSO5</td></tr>

<tr><td>CELL_E[9].OUT_SEC_TMIN[9]</td><td>PPC405.TSTDSOCMDBUSO4</td></tr>

<tr><td>CELL_E[9].OUT_SEC_TMIN[10]</td><td>PPC405.TSTDSOCMDBUSO3</td></tr>

<tr><td>CELL_E[9].OUT_SEC_TMIN[11]</td><td>PPC405.TSTDSOCMLOADREQO</td></tr>

<tr><td>CELL_E[9].OUT_SEC_TMIN[12]</td><td>PPC405.C405DCRDBUSOUT30</td></tr>

<tr><td>CELL_E[9].OUT_SEC_TMIN[13]</td><td>PPC405.C405DCRDBUSOUT14</td></tr>

<tr><td>CELL_E[9].OUT_SEC_TMIN[14]</td><td>PPC405.C405DCRABUS2</td></tr>

<tr><td>CELL_E[9].OUT_SEC_TMIN[15]</td><td>PPC405.C405DCRABUS1</td></tr>

<tr><td>CELL_E[9].OUT_TEST[0]</td><td>PPC405.TSTDSOCMDBUSO6</td></tr>

<tr><td>CELL_E[10].IMUX_G0_DATA[0]</td><td>PPC405.APUC405EXECRFIELD2</td></tr>

<tr><td>CELL_E[10].IMUX_G0_DATA[1]</td><td>PPC405.DCRC405DBUSIN2</td></tr>

<tr><td>CELL_E[10].IMUX_G0_DATA[2]</td><td>PPC405.TSTDSOCMHOLDI</td></tr>

<tr><td>CELL_E[10].IMUX_G0_DATA[3]</td><td>PPC405.TSTC405DCRDBUSOUTI10</td></tr>

<tr><td>CELL_E[10].IMUX_G0_DATA[4]</td><td>PPC405.TSTDSOCMABUSI29</td></tr>

<tr><td>CELL_E[10].IMUX_G1_DATA[0]</td><td>PPC405.APUC405EXELDDEPEND</td></tr>

<tr><td>CELL_E[10].IMUX_G1_DATA[1]</td><td>PPC405.DCRC405DBUSIN3</td></tr>

<tr><td>CELL_E[10].IMUX_G1_DATA[2]</td><td>PPC405.TSTRDDBUSI0</td></tr>

<tr><td>CELL_E[10].IMUX_G1_DATA[3]</td><td>PPC405.TSTDSOCMDBUSI7</td></tr>

<tr><td>CELL_E[10].IMUX_G1_DATA[4]</td><td>PPC405.TSTDSOCMWRDBUSI23</td></tr>

<tr><td>CELL_E[10].IMUX_G2_DATA[0]</td><td>PPC405.APUC405EXENONBLOCKINGMCO</td></tr>

<tr><td>CELL_E[10].IMUX_G2_DATA[1]</td><td>PPC405.TSTDCRBUSI2</td></tr>

<tr><td>CELL_E[10].IMUX_G2_DATA[2]</td><td>PPC405.TSTRDDBUSI31</td></tr>

<tr><td>CELL_E[10].IMUX_G2_DATA[3]</td><td>PPC405.TSTDSOCMDCRACKI</td></tr>

<tr><td>CELL_E[10].IMUX_G2_DATA[4]</td><td>PPC405.TSTDSOCMWRDBUSI24</td></tr>

<tr><td>CELL_E[10].IMUX_G3_DATA[0]</td><td>PPC405.APUC405EXERESULT0</td></tr>

<tr><td>CELL_E[10].IMUX_G3_DATA[1]</td><td>PPC405.TSTDCRBUSI3</td></tr>

<tr><td>CELL_E[10].IMUX_G3_DATA[2]</td><td>PPC405.TSTC405DCRDBUSOUTI9</td></tr>

<tr><td>CELL_E[10].IMUX_G3_DATA[3]</td><td>PPC405.TSTDSOCMABUSI28</td></tr>

<tr><td>CELL_E[10].OUT_FAN_TMIN[0]</td><td>PPC405.C405APUEXELOADDBUS4</td></tr>

<tr><td>CELL_E[10].OUT_FAN_TMIN[1]</td><td>PPC405.C405APUEXELOADDBUS5</td></tr>

<tr><td>CELL_E[10].OUT_FAN_TMIN[2]</td><td>PPC405.C405APUEXELOADDBUS6</td></tr>

<tr><td>CELL_E[10].OUT_FAN_TMIN[3]</td><td>PPC405.C405APUEXELOADDBUS7</td></tr>

<tr><td>CELL_E[10].OUT_FAN_TMIN[4]</td><td>PPC405.C405APUEXERADATA15</td></tr>

<tr><td>CELL_E[10].OUT_FAN_TMIN[5]</td><td>PPC405.C405APUEXERADATA16</td></tr>

<tr><td>CELL_E[10].OUT_FAN_TMIN[6]</td><td>PPC405.C405APUEXERBDATA15</td></tr>

<tr><td>CELL_E[10].OUT_FAN_TMIN[7]</td><td>PPC405.C405APUEXERBDATA16</td></tr>

<tr><td>CELL_E[10].OUT_SEC_TMIN[8]</td><td>PPC405.TSTRDDBUSO0</td></tr>

<tr><td>CELL_E[10].OUT_SEC_TMIN[9]</td><td>PPC405.TSTDSOCMDCRACKO</td></tr>

<tr><td>CELL_E[10].OUT_SEC_TMIN[10]</td><td>PPC405.TSTDSOCMDBUSO7</td></tr>

<tr><td>CELL_E[10].OUT_SEC_TMIN[11]</td><td>PPC405.TSTDSOCMSTOREREQO</td></tr>

<tr><td>CELL_E[10].OUT_SEC_TMIN[12]</td><td>PPC405.C405DCRDBUSOUT31</td></tr>

<tr><td>CELL_E[10].OUT_SEC_TMIN[13]</td><td>PPC405.C405DCRDBUSOUT15</td></tr>

<tr><td>CELL_E[10].OUT_SEC_TMIN[14]</td><td>PPC405.C405DCRABUS4</td></tr>

<tr><td>CELL_E[10].OUT_SEC_TMIN[15]</td><td>PPC405.C405DCRABUS3</td></tr>

<tr><td>CELL_E[10].OUT_TEST[0]</td><td>PPC405.TSTRDDBUSO1</td></tr>

<tr><td>CELL_E[11].IMUX_G0_DATA[0]</td><td>PPC405.APUC405EXERESULT1</td></tr>

<tr><td>CELL_E[11].IMUX_G0_DATA[1]</td><td>PPC405.DCRC405DBUSIN4</td></tr>

<tr><td>CELL_E[11].IMUX_G0_DATA[2]</td><td>PPC405.TSTRDDBUSI1</td></tr>

<tr><td>CELL_E[11].IMUX_G0_DATA[3]</td><td>PPC405.TSTDSOCMABORTOPI</td></tr>

<tr><td>CELL_E[11].IMUX_G0_DATA[4]</td><td>PPC405.TSTDSOCMWRDBUSI25</td></tr>

<tr><td>CELL_E[11].IMUX_G1_DATA[0]</td><td>PPC405.APUC405EXERESULT2</td></tr>

<tr><td>CELL_E[11].IMUX_G1_DATA[1]</td><td>PPC405.DCRC405DBUSIN5</td></tr>

<tr><td>CELL_E[11].IMUX_G1_DATA[2]</td><td>PPC405.TSTRDDBUSI2</td></tr>

<tr><td>CELL_E[11].IMUX_G1_DATA[3]</td><td>PPC405.TSTDSOCMABORTREQI</td></tr>

<tr><td>CELL_E[11].IMUX_G1_DATA[4]</td><td>PPC405.TSTDSOCMWRDBUSI26</td></tr>

<tr><td>CELL_E[11].IMUX_G2_DATA[0]</td><td>PPC405.APUC405EXERESULT3</td></tr>

<tr><td>CELL_E[11].IMUX_G2_DATA[1]</td><td>PPC405.TSTDCRBUSI4</td></tr>

<tr><td>CELL_E[11].IMUX_G2_DATA[2]</td><td>PPC405.TSTC405DCRDBUSOUTI11</td></tr>

<tr><td>CELL_E[11].IMUX_G2_DATA[3]</td><td>PPC405.TSTDSOCMBYTEENI0</td></tr>

<tr><td>CELL_E[11].IMUX_G3_DATA[0]</td><td>PPC405.APUC405EXERESULT4</td></tr>

<tr><td>CELL_E[11].IMUX_G3_DATA[1]</td><td>PPC405.TSTDCRBUSI5</td></tr>

<tr><td>CELL_E[11].IMUX_G3_DATA[2]</td><td>PPC405.TSTC405DCRDBUSOUTI12</td></tr>

<tr><td>CELL_E[11].IMUX_G3_DATA[3]</td><td>PPC405.TSTDSOCMBYTEENI1</td></tr>

<tr><td>CELL_E[11].OUT_FAN_TMIN[0]</td><td>PPC405.C405APUEXELOADDBUS8</td></tr>

<tr><td>CELL_E[11].OUT_FAN_TMIN[1]</td><td>PPC405.C405APUEXELOADDBUS9</td></tr>

<tr><td>CELL_E[11].OUT_FAN_TMIN[2]</td><td>PPC405.C405APUEXELOADDBUS10</td></tr>

<tr><td>CELL_E[11].OUT_FAN_TMIN[3]</td><td>PPC405.C405APUEXELOADDBUS11</td></tr>

<tr><td>CELL_E[11].OUT_FAN_TMIN[4]</td><td>PPC405.C405APUEXERADATA17</td></tr>

<tr><td>CELL_E[11].OUT_FAN_TMIN[5]</td><td>PPC405.C405APUEXERADATA18</td></tr>

<tr><td>CELL_E[11].OUT_FAN_TMIN[6]</td><td>PPC405.C405APUEXERBDATA17</td></tr>

<tr><td>CELL_E[11].OUT_FAN_TMIN[7]</td><td>PPC405.C405APUEXERBDATA18</td></tr>

<tr><td>CELL_E[11].OUT_SEC_TMIN[8]</td><td>PPC405.TSTRDDBUSO4</td></tr>

<tr><td>CELL_E[11].OUT_SEC_TMIN[9]</td><td>PPC405.TSTRDDBUSO3</td></tr>

<tr><td>CELL_E[11].OUT_SEC_TMIN[10]</td><td>PPC405.TSTRDDBUSO2</td></tr>

<tr><td>CELL_E[11].OUT_SEC_TMIN[11]</td><td>PPC405.TSTDSOCMWAITO</td></tr>

<tr><td>CELL_E[11].OUT_SEC_TMIN[12]</td><td>PPC405.C405DCRREAD</td></tr>

<tr><td>CELL_E[11].OUT_SEC_TMIN[13]</td><td>PPC405.C405DCRDBUSOUT16</td></tr>

<tr><td>CELL_E[11].OUT_SEC_TMIN[14]</td><td>PPC405.C405DCRABUS6</td></tr>

<tr><td>CELL_E[11].OUT_SEC_TMIN[15]</td><td>PPC405.C405DCRABUS5</td></tr>

<tr><td>CELL_E[11].OUT_TEST[0]</td><td>PPC405.TSTRDDBUSO5</td></tr>

<tr><td>CELL_E[12].IMUX_G0_DATA[0]</td><td>PPC405.APUC405EXERESULT5</td></tr>

<tr><td>CELL_E[12].IMUX_G0_DATA[1]</td><td>PPC405.DCRC405DBUSIN6</td></tr>

<tr><td>CELL_E[12].IMUX_G0_DATA[2]</td><td>PPC405.TSTRDDBUSI3</td></tr>

<tr><td>CELL_E[12].IMUX_G0_DATA[3]</td><td>PPC405.TSTDSOCMABUSI0</td></tr>

<tr><td>CELL_E[12].IMUX_G0_DATA[4]</td><td>PPC405.TSTDSOCMWRDBUSI27</td></tr>

<tr><td>CELL_E[12].IMUX_G1_DATA[0]</td><td>PPC405.APUC405EXERESULT6</td></tr>

<tr><td>CELL_E[12].IMUX_G1_DATA[1]</td><td>PPC405.DCRC405DBUSIN7</td></tr>

<tr><td>CELL_E[12].IMUX_G1_DATA[2]</td><td>PPC405.TSTRDDBUSI4</td></tr>

<tr><td>CELL_E[12].IMUX_G1_DATA[3]</td><td>PPC405.TSTDSOCMABUSI1</td></tr>

<tr><td>CELL_E[12].IMUX_G1_DATA[4]</td><td>PPC405.TSTDSOCMWRDBUSI28</td></tr>

<tr><td>CELL_E[12].IMUX_G2_DATA[0]</td><td>PPC405.APUC405EXERESULT7</td></tr>

<tr><td>CELL_E[12].IMUX_G2_DATA[1]</td><td>PPC405.TSTDCRBUSI6</td></tr>

<tr><td>CELL_E[12].IMUX_G2_DATA[2]</td><td>PPC405.TSTC405DCRDBUSOUTI13</td></tr>

<tr><td>CELL_E[12].IMUX_G2_DATA[3]</td><td>PPC405.TSTDSOCMBYTEENI2</td></tr>

<tr><td>CELL_E[12].IMUX_G3_DATA[0]</td><td>PPC405.APUC405EXERESULT8</td></tr>

<tr><td>CELL_E[12].IMUX_G3_DATA[1]</td><td>PPC405.TSTDCRBUSI7</td></tr>

<tr><td>CELL_E[12].IMUX_G3_DATA[2]</td><td>PPC405.TSTC405DCRDBUSOUTI14</td></tr>

<tr><td>CELL_E[12].IMUX_G3_DATA[3]</td><td>PPC405.TSTDSOCMBYTEENI3</td></tr>

<tr><td>CELL_E[12].OUT_FAN_TMIN[0]</td><td>PPC405.C405APUEXELOADDBUS12</td></tr>

<tr><td>CELL_E[12].OUT_FAN_TMIN[1]</td><td>PPC405.C405APUEXELOADDBUS13</td></tr>

<tr><td>CELL_E[12].OUT_FAN_TMIN[2]</td><td>PPC405.C405APUEXELOADDBUS14</td></tr>

<tr><td>CELL_E[12].OUT_FAN_TMIN[3]</td><td>PPC405.C405APUEXELOADDBUS15</td></tr>

<tr><td>CELL_E[12].OUT_FAN_TMIN[4]</td><td>PPC405.C405APUEXERADATA19</td></tr>

<tr><td>CELL_E[12].OUT_FAN_TMIN[5]</td><td>PPC405.C405APUEXERADATA20</td></tr>

<tr><td>CELL_E[12].OUT_FAN_TMIN[6]</td><td>PPC405.C405APUEXERBDATA19</td></tr>

<tr><td>CELL_E[12].OUT_FAN_TMIN[7]</td><td>PPC405.C405APUEXERBDATA20</td></tr>

<tr><td>CELL_E[12].OUT_SEC_TMIN[8]</td><td>PPC405.TSTRDDBUSO8</td></tr>

<tr><td>CELL_E[12].OUT_SEC_TMIN[9]</td><td>PPC405.TSTRDDBUSO7</td></tr>

<tr><td>CELL_E[12].OUT_SEC_TMIN[10]</td><td>PPC405.TSTRDDBUSO6</td></tr>

<tr><td>CELL_E[12].OUT_SEC_TMIN[11]</td><td>PPC405.TSTDSOCMXLATEVALIDO</td></tr>

<tr><td>CELL_E[12].OUT_SEC_TMIN[12]</td><td>PPC405.C405DCRWRITE</td></tr>

<tr><td>CELL_E[12].OUT_SEC_TMIN[13]</td><td>PPC405.C405DCRDBUSOUT17</td></tr>

<tr><td>CELL_E[12].OUT_SEC_TMIN[14]</td><td>PPC405.C405DCRABUS8</td></tr>

<tr><td>CELL_E[12].OUT_SEC_TMIN[15]</td><td>PPC405.C405DCRABUS7</td></tr>

<tr><td>CELL_E[12].OUT_TEST[0]</td><td>PPC405.TSTRDDBUSO9</td></tr>

<tr><td>CELL_E[13].IMUX_G0_DATA[0]</td><td>PPC405.APUC405EXERESULT9</td></tr>

<tr><td>CELL_E[13].IMUX_G0_DATA[1]</td><td>PPC405.DCRC405DBUSIN8</td></tr>

<tr><td>CELL_E[13].IMUX_G0_DATA[2]</td><td>PPC405.TSTRDDBUSI5</td></tr>

<tr><td>CELL_E[13].IMUX_G0_DATA[3]</td><td>PPC405.TSTDSOCMABUSI2</td></tr>

<tr><td>CELL_E[13].IMUX_G0_DATA[4]</td><td>PPC405.TSTDSOCMWRDBUSI29</td></tr>

<tr><td>CELL_E[13].IMUX_G1_DATA[0]</td><td>PPC405.APUC405EXERESULT10</td></tr>

<tr><td>CELL_E[13].IMUX_G1_DATA[1]</td><td>PPC405.DCRC405DBUSIN9</td></tr>

<tr><td>CELL_E[13].IMUX_G1_DATA[2]</td><td>PPC405.TSTRDDBUSI6</td></tr>

<tr><td>CELL_E[13].IMUX_G1_DATA[3]</td><td>PPC405.TSTDSOCMABUSI3</td></tr>

<tr><td>CELL_E[13].IMUX_G1_DATA[4]</td><td>PPC405.TSTDSOCMWRDBUSI30</td></tr>

<tr><td>CELL_E[13].IMUX_G2_DATA[0]</td><td>PPC405.APUC405EXERESULT11</td></tr>

<tr><td>CELL_E[13].IMUX_G2_DATA[1]</td><td>PPC405.TSTDCRBUSI8</td></tr>

<tr><td>CELL_E[13].IMUX_G2_DATA[2]</td><td>PPC405.TSTC405DCRDBUSOUTI15</td></tr>

<tr><td>CELL_E[13].IMUX_G2_DATA[3]</td><td>PPC405.TSTDSOCMLOADREQI</td></tr>

<tr><td>CELL_E[13].IMUX_G3_DATA[0]</td><td>PPC405.APUC405EXERESULT12</td></tr>

<tr><td>CELL_E[13].IMUX_G3_DATA[1]</td><td>PPC405.TSTDCRBUSI9</td></tr>

<tr><td>CELL_E[13].IMUX_G3_DATA[2]</td><td>PPC405.TSTC405DCRDBUSOUTI16</td></tr>

<tr><td>CELL_E[13].IMUX_G3_DATA[3]</td><td>PPC405.TSTDSOCMSTOREREQI</td></tr>

<tr><td>CELL_E[13].OUT_FAN_TMIN[0]</td><td>PPC405.C405APUEXELOADDBUS16</td></tr>

<tr><td>CELL_E[13].OUT_FAN_TMIN[1]</td><td>PPC405.C405APUEXELOADDBUS17</td></tr>

<tr><td>CELL_E[13].OUT_FAN_TMIN[2]</td><td>PPC405.C405APUEXELOADDBUS18</td></tr>

<tr><td>CELL_E[13].OUT_FAN_TMIN[3]</td><td>PPC405.C405APUEXELOADDBUS19</td></tr>

<tr><td>CELL_E[13].OUT_FAN_TMIN[4]</td><td>PPC405.C405APUEXERADATA21</td></tr>

<tr><td>CELL_E[13].OUT_FAN_TMIN[5]</td><td>PPC405.C405APUEXERADATA22</td></tr>

<tr><td>CELL_E[13].OUT_FAN_TMIN[6]</td><td>PPC405.C405APUEXERBDATA21</td></tr>

<tr><td>CELL_E[13].OUT_FAN_TMIN[7]</td><td>PPC405.C405APUEXERBDATA22</td></tr>

<tr><td>CELL_E[13].OUT_SEC_TMIN[8]</td><td>PPC405.TSTRDDBUSO13</td></tr>

<tr><td>CELL_E[13].OUT_SEC_TMIN[9]</td><td>PPC405.TSTRDDBUSO12</td></tr>

<tr><td>CELL_E[13].OUT_SEC_TMIN[10]</td><td>PPC405.TSTRDDBUSO11</td></tr>

<tr><td>CELL_E[13].OUT_SEC_TMIN[11]</td><td>PPC405.TSTRDDBUSO10</td></tr>

<tr><td>CELL_E[13].OUT_SEC_TMIN[12]</td><td>PPC405.TSTDSOCMABORTOPO</td></tr>

<tr><td>CELL_E[13].OUT_SEC_TMIN[13]</td><td>PPC405.C405DCRDBUSOUT18</td></tr>

<tr><td>CELL_E[13].OUT_SEC_TMIN[14]</td><td>PPC405.C405DCRDBUSOUT0</td></tr>

<tr><td>CELL_E[13].OUT_SEC_TMIN[15]</td><td>PPC405.C405DCRABUS9</td></tr>

<tr><td>CELL_E[14].IMUX_G0_DATA[0]</td><td>PPC405.APUC405EXERESULT13</td></tr>

<tr><td>CELL_E[14].IMUX_G0_DATA[1]</td><td>PPC405.DCRC405DBUSIN10</td></tr>

<tr><td>CELL_E[14].IMUX_G0_DATA[2]</td><td>PPC405.TSTRDDBUSI7</td></tr>

<tr><td>CELL_E[14].IMUX_G0_DATA[3]</td><td>PPC405.TSTDSOCMABUSI4</td></tr>

<tr><td>CELL_E[14].IMUX_G0_DATA[4]</td><td>PPC405.TSTDSOCMWRDBUSI31</td></tr>

<tr><td>CELL_E[14].IMUX_G1_DATA[0]</td><td>PPC405.APUC405EXERESULT14</td></tr>

<tr><td>CELL_E[14].IMUX_G1_DATA[1]</td><td>PPC405.DCRC405DBUSIN11</td></tr>

<tr><td>CELL_E[14].IMUX_G1_DATA[2]</td><td>PPC405.TSTRDDBUSI8</td></tr>

<tr><td>CELL_E[14].IMUX_G1_DATA[3]</td><td>PPC405.TSTDSOCMABUSI5</td></tr>

<tr><td>CELL_E[14].IMUX_G1_DATA[4]</td><td>PPC405.TSTDSOCMXLATEVALIDI</td></tr>

<tr><td>CELL_E[14].IMUX_G2_DATA[0]</td><td>PPC405.APUC405EXERESULT15</td></tr>

<tr><td>CELL_E[14].IMUX_G2_DATA[1]</td><td>PPC405.TSTDCRBUSI10</td></tr>

<tr><td>CELL_E[14].IMUX_G2_DATA[2]</td><td>PPC405.TSTC405DCRDBUSOUTI17</td></tr>

<tr><td>CELL_E[14].IMUX_G2_DATA[3]</td><td>PPC405.TSTDSOCMWAITI</td></tr>

<tr><td>CELL_E[14].IMUX_G3_DATA[0]</td><td>PPC405.APUC405EXERESULT16</td></tr>

<tr><td>CELL_E[14].IMUX_G3_DATA[1]</td><td>PPC405.TSTDCRBUSI11</td></tr>

<tr><td>CELL_E[14].IMUX_G3_DATA[2]</td><td>PPC405.TSTC405DCRDBUSOUTI18</td></tr>

<tr><td>CELL_E[14].IMUX_G3_DATA[3]</td><td>PPC405.TSTDSOCMWRDBUSI0</td></tr>

<tr><td>CELL_E[14].OUT_FAN_TMIN[0]</td><td>PPC405.C405APUEXELOADDBUS20</td></tr>

<tr><td>CELL_E[14].OUT_FAN_TMIN[1]</td><td>PPC405.C405APUEXELOADDBUS21</td></tr>

<tr><td>CELL_E[14].OUT_FAN_TMIN[2]</td><td>PPC405.C405APUEXELOADDBUS22</td></tr>

<tr><td>CELL_E[14].OUT_FAN_TMIN[3]</td><td>PPC405.C405APUEXELOADDBUS23</td></tr>

<tr><td>CELL_E[14].OUT_FAN_TMIN[4]</td><td>PPC405.C405APUEXERADATA23</td></tr>

<tr><td>CELL_E[14].OUT_FAN_TMIN[5]</td><td>PPC405.C405APUEXERADATA24</td></tr>

<tr><td>CELL_E[14].OUT_FAN_TMIN[6]</td><td>PPC405.C405APUEXERBDATA23</td></tr>

<tr><td>CELL_E[14].OUT_FAN_TMIN[7]</td><td>PPC405.C405APUEXERBDATA24</td></tr>

<tr><td>CELL_E[14].OUT_SEC_TMIN[8]</td><td>PPC405.TSTRDDBUSO17</td></tr>

<tr><td>CELL_E[14].OUT_SEC_TMIN[9]</td><td>PPC405.TSTRDDBUSO16</td></tr>

<tr><td>CELL_E[14].OUT_SEC_TMIN[10]</td><td>PPC405.TSTRDDBUSO15</td></tr>

<tr><td>CELL_E[14].OUT_SEC_TMIN[11]</td><td>PPC405.TSTRDDBUSO14</td></tr>

<tr><td>CELL_E[14].OUT_SEC_TMIN[12]</td><td>PPC405.TSTDSOCMABORTREQO</td></tr>

<tr><td>CELL_E[14].OUT_SEC_TMIN[13]</td><td>PPC405.C405DCRDBUSOUT19</td></tr>

<tr><td>CELL_E[14].OUT_SEC_TMIN[14]</td><td>PPC405.C405DCRDBUSOUT2</td></tr>

<tr><td>CELL_E[14].OUT_SEC_TMIN[15]</td><td>PPC405.C405DCRDBUSOUT1</td></tr>

<tr><td>CELL_E[15].IMUX_G0_DATA[0]</td><td>PPC405.APUC405EXERESULT17</td></tr>

<tr><td>CELL_E[15].IMUX_G0_DATA[1]</td><td>PPC405.DCRC405DBUSIN12</td></tr>

<tr><td>CELL_E[15].IMUX_G0_DATA[2]</td><td>PPC405.TSTRDDBUSI9</td></tr>

<tr><td>CELL_E[15].IMUX_G0_DATA[3]</td><td>PPC405.TSTDSOCMABUSI6</td></tr>

<tr><td>CELL_E[15].IMUX_G1_DATA[0]</td><td>PPC405.APUC405EXERESULT18</td></tr>

<tr><td>CELL_E[15].IMUX_G1_DATA[1]</td><td>PPC405.DCRC405DBUSIN13</td></tr>

<tr><td>CELL_E[15].IMUX_G1_DATA[2]</td><td>PPC405.TSTRDDBUSI10</td></tr>

<tr><td>CELL_E[15].IMUX_G1_DATA[3]</td><td>PPC405.TSTDSOCMABUSI7</td></tr>

<tr><td>CELL_E[15].IMUX_G2_DATA[0]</td><td>PPC405.APUC405EXERESULT19</td></tr>

<tr><td>CELL_E[15].IMUX_G2_DATA[1]</td><td>PPC405.TSTDCRBUSI12</td></tr>

<tr><td>CELL_E[15].IMUX_G2_DATA[2]</td><td>PPC405.TSTC405DCRDBUSOUTI19</td></tr>

<tr><td>CELL_E[15].IMUX_G2_DATA[3]</td><td>PPC405.TSTDSOCMWRDBUSI1</td></tr>

<tr><td>CELL_E[15].IMUX_G3_DATA[0]</td><td>PPC405.APUC405EXERESULT20</td></tr>

<tr><td>CELL_E[15].IMUX_G3_DATA[1]</td><td>PPC405.TSTDCRBUSI13</td></tr>

<tr><td>CELL_E[15].IMUX_G3_DATA[2]</td><td>PPC405.TSTC405DCRDBUSOUTI20</td></tr>

<tr><td>CELL_E[15].IMUX_G3_DATA[3]</td><td>PPC405.TSTDSOCMWRDBUSI2</td></tr>

<tr><td>CELL_E[15].OUT_FAN_TMIN[0]</td><td>PPC405.C405APUEXELOADDBUS24</td></tr>

<tr><td>CELL_E[15].OUT_FAN_TMIN[1]</td><td>PPC405.C405APUEXELOADDBUS25</td></tr>

<tr><td>CELL_E[15].OUT_FAN_TMIN[2]</td><td>PPC405.C405APUEXELOADDBUS26</td></tr>

<tr><td>CELL_E[15].OUT_FAN_TMIN[3]</td><td>PPC405.C405APUEXELOADDBUS27</td></tr>

<tr><td>CELL_E[15].OUT_FAN_TMIN[4]</td><td>PPC405.C405APUEXERADATA25</td></tr>

<tr><td>CELL_E[15].OUT_FAN_TMIN[5]</td><td>PPC405.C405APUEXERADATA26</td></tr>

<tr><td>CELL_E[15].OUT_FAN_TMIN[6]</td><td>PPC405.C405APUEXERBDATA25</td></tr>

<tr><td>CELL_E[15].OUT_FAN_TMIN[7]</td><td>PPC405.C405APUEXERBDATA26</td></tr>

<tr><td>CELL_E[15].OUT_SEC_TMIN[8]</td><td>PPC405.TSTRDDBUSO21</td></tr>

<tr><td>CELL_E[15].OUT_SEC_TMIN[9]</td><td>PPC405.TSTRDDBUSO20</td></tr>

<tr><td>CELL_E[15].OUT_SEC_TMIN[10]</td><td>PPC405.TSTRDDBUSO19</td></tr>

<tr><td>CELL_E[15].OUT_SEC_TMIN[11]</td><td>PPC405.TSTRDDBUSO18</td></tr>

<tr><td>CELL_E[15].OUT_SEC_TMIN[12]</td><td>PPC405.TSTDSOCMABUSO24</td></tr>

<tr><td>CELL_E[15].OUT_SEC_TMIN[13]</td><td>PPC405.C405DCRDBUSOUT20</td></tr>

<tr><td>CELL_E[15].OUT_SEC_TMIN[14]</td><td>PPC405.C405DCRDBUSOUT4</td></tr>

<tr><td>CELL_E[15].OUT_SEC_TMIN[15]</td><td>PPC405.C405DCRDBUSOUT3</td></tr>

<tr><td>CELL_S[0].IMUX_G0_DATA[0]</td><td>PPC405.BRAMISOCMRDDBUS0</td></tr>

<tr><td>CELL_S[0].IMUX_G0_DATA[1]</td><td>PPC405.BRAMISOCMRDDBUS4</td></tr>

<tr><td>CELL_S[0].IMUX_G0_DATA[2]</td><td>PPC405.BRAMISOCMRDDBUS8</td></tr>

<tr><td>CELL_S[0].IMUX_G0_DATA[3]</td><td>PPC405.BRAMISOCMRDDBUS12</td></tr>

<tr><td>CELL_S[0].IMUX_G0_DATA[4]</td><td>PPC405.TSTISOCMRDATAI17</td></tr>

<tr><td>CELL_S[0].IMUX_G0_DATA[5]</td><td>PPC405.TSTISOCMRDATAI49</td></tr>

<tr><td>CELL_S[0].IMUX_G0_DATA[6]</td><td>PPC405.LSSDC405SCANIN8</td></tr>

<tr><td>CELL_S[0].IMUX_G1_DATA[0]</td><td>PPC405.BRAMISOCMRDDBUS1</td></tr>

<tr><td>CELL_S[0].IMUX_G1_DATA[1]</td><td>PPC405.BRAMISOCMRDDBUS5</td></tr>

<tr><td>CELL_S[0].IMUX_G1_DATA[2]</td><td>PPC405.BRAMISOCMRDDBUS9</td></tr>

<tr><td>CELL_S[0].IMUX_G1_DATA[3]</td><td>PPC405.BRAMISOCMRDDBUS13</td></tr>

<tr><td>CELL_S[0].IMUX_G1_DATA[4]</td><td>PPC405.TSTISOCMRDATAI18</td></tr>

<tr><td>CELL_S[0].IMUX_G1_DATA[5]</td><td>PPC405.TSTISOCMRDATAI50</td></tr>

<tr><td>CELL_S[0].IMUX_G1_DATA[6]</td><td>PPC405.LSSDC405SCANIN9</td></tr>

<tr><td>CELL_S[0].IMUX_G2_DATA[0]</td><td>PPC405.BRAMISOCMRDDBUS2</td></tr>

<tr><td>CELL_S[0].IMUX_G2_DATA[1]</td><td>PPC405.BRAMISOCMRDDBUS6</td></tr>

<tr><td>CELL_S[0].IMUX_G2_DATA[2]</td><td>PPC405.BRAMISOCMRDDBUS10</td></tr>

<tr><td>CELL_S[0].IMUX_G2_DATA[3]</td><td>PPC405.BRAMISOCMRDDBUS14</td></tr>

<tr><td>CELL_S[0].IMUX_G2_DATA[4]</td><td>PPC405.TSTISOCMRDATAI19</td></tr>

<tr><td>CELL_S[0].IMUX_G2_DATA[5]</td><td>PPC405.LSSDC405ARRAYCCLKNEG</td></tr>

<tr><td>CELL_S[0].IMUX_G3_DATA[0]</td><td>PPC405.BRAMISOCMRDDBUS3</td></tr>

<tr><td>CELL_S[0].IMUX_G3_DATA[1]</td><td>PPC405.BRAMISOCMRDDBUS7</td></tr>

<tr><td>CELL_S[0].IMUX_G3_DATA[2]</td><td>PPC405.BRAMISOCMRDDBUS11</td></tr>

<tr><td>CELL_S[0].IMUX_G3_DATA[3]</td><td>PPC405.BRAMISOCMRDDBUS15</td></tr>

<tr><td>CELL_S[0].IMUX_G3_DATA[4]</td><td>PPC405.TSTISOCMRDATAI20</td></tr>

<tr><td>CELL_S[0].IMUX_G3_DATA[5]</td><td>PPC405.LSSDC405BCLK</td></tr>

<tr><td>CELL_S[0].IMUX_BRAM_ADDRA[0]</td><td>PPC405.ISOCMBRAMWRABUS15</td></tr>

<tr><td>CELL_S[0].IMUX_BRAM_ADDRA[1]</td><td>PPC405.ISOCMBRAMWRABUS16</td></tr>

<tr><td>CELL_S[0].IMUX_BRAM_ADDRA[2]</td><td>PPC405.ISOCMBRAMWRABUS17</td></tr>

<tr><td>CELL_S[0].IMUX_BRAM_ADDRA[3]</td><td>PPC405.ISOCMBRAMWRABUS18</td></tr>

<tr><td>CELL_S[0].IMUX_BRAM_ADDRA_S1[0]</td><td>PPC405.ISOCMBRAMWRABUS19</td></tr>

<tr><td>CELL_S[0].IMUX_BRAM_ADDRA_S1[1]</td><td>PPC405.ISOCMBRAMWRABUS20</td></tr>

<tr><td>CELL_S[0].IMUX_BRAM_ADDRA_S1[2]</td><td>PPC405.ISOCMBRAMWRABUS21</td></tr>

<tr><td>CELL_S[0].IMUX_BRAM_ADDRA_S1[3]</td><td>PPC405.ISOCMBRAMWRABUS22</td></tr>

<tr><td>CELL_S[0].IMUX_BRAM_ADDRA_S2[0]</td><td>PPC405.ISOCMBRAMWRABUS23</td></tr>

<tr><td>CELL_S[0].IMUX_BRAM_ADDRA_S2[1]</td><td>PPC405.ISOCMBRAMWRABUS24</td></tr>

<tr><td>CELL_S[0].IMUX_BRAM_ADDRA_S2[2]</td><td>PPC405.ISOCMBRAMWRABUS25</td></tr>

<tr><td>CELL_S[0].IMUX_BRAM_ADDRA_S2[3]</td><td>PPC405.ISOCMBRAMWRABUS26</td></tr>

<tr><td>CELL_S[0].IMUX_BRAM_ADDRA_S3[0]</td><td>PPC405.ISOCMBRAMWRABUS27</td></tr>

<tr><td>CELL_S[0].IMUX_BRAM_ADDRA_S3[1]</td><td>PPC405.ISOCMBRAMWRABUS28</td></tr>

<tr><td>CELL_S[0].IMUX_BRAM_ADDRB[0]</td><td>PPC405.ISOCMBRAMRDABUS15</td></tr>

<tr><td>CELL_S[0].IMUX_BRAM_ADDRB[1]</td><td>PPC405.ISOCMBRAMRDABUS16</td></tr>

<tr><td>CELL_S[0].IMUX_BRAM_ADDRB[2]</td><td>PPC405.ISOCMBRAMRDABUS17</td></tr>

<tr><td>CELL_S[0].IMUX_BRAM_ADDRB[3]</td><td>PPC405.ISOCMBRAMRDABUS18</td></tr>

<tr><td>CELL_S[0].IMUX_BRAM_ADDRB_S1[0]</td><td>PPC405.ISOCMBRAMRDABUS19</td></tr>

<tr><td>CELL_S[0].IMUX_BRAM_ADDRB_S1[1]</td><td>PPC405.ISOCMBRAMRDABUS20</td></tr>

<tr><td>CELL_S[0].IMUX_BRAM_ADDRB_S1[2]</td><td>PPC405.ISOCMBRAMRDABUS21</td></tr>

<tr><td>CELL_S[0].IMUX_BRAM_ADDRB_S1[3]</td><td>PPC405.ISOCMBRAMRDABUS22</td></tr>

<tr><td>CELL_S[0].IMUX_BRAM_ADDRB_S2[0]</td><td>PPC405.ISOCMBRAMRDABUS23</td></tr>

<tr><td>CELL_S[0].IMUX_BRAM_ADDRB_S2[1]</td><td>PPC405.ISOCMBRAMRDABUS24</td></tr>

<tr><td>CELL_S[0].IMUX_BRAM_ADDRB_S2[2]</td><td>PPC405.ISOCMBRAMRDABUS25</td></tr>

<tr><td>CELL_S[0].IMUX_BRAM_ADDRB_S2[3]</td><td>PPC405.ISOCMBRAMRDABUS26</td></tr>

<tr><td>CELL_S[0].IMUX_BRAM_ADDRB_S3[0]</td><td>PPC405.ISOCMBRAMRDABUS27</td></tr>

<tr><td>CELL_S[0].IMUX_BRAM_ADDRB_S3[1]</td><td>PPC405.ISOCMBRAMRDABUS28</td></tr>

<tr><td>CELL_S[0].OUT_FAN_TMIN[0]</td><td>PPC405.ISOCMBRAMWRABUS8</td></tr>

<tr><td>CELL_S[0].OUT_FAN_TMIN[1]</td><td>PPC405.ISOCMBRAMWRABUS9</td></tr>

<tr><td>CELL_S[0].OUT_FAN_TMIN[2]</td><td>PPC405.ISOCMBRAMWRABUS10</td></tr>

<tr><td>CELL_S[0].OUT_FAN_TMIN[3]</td><td>PPC405.ISOCMBRAMWRABUS11</td></tr>

<tr><td>CELL_S[0].OUT_FAN_TMIN[4]</td><td>PPC405.ISOCMBRAMWRABUS12</td></tr>

<tr><td>CELL_S[0].OUT_FAN_TMIN[5]</td><td>PPC405.ISOCMBRAMWRABUS13</td></tr>

<tr><td>CELL_S[0].OUT_FAN_TMIN[6]</td><td>PPC405.ISOCMBRAMWRABUS14</td></tr>

<tr><td>CELL_S[0].OUT_FAN_TMIN[7]</td><td>PPC405.ISOCMBRAMWRABUS15</td></tr>

<tr><td>CELL_S[0].OUT_SEC_TMIN[8]</td><td>PPC405.TSTISOCMABUSO0</td></tr>

<tr><td>CELL_S[0].OUT_SEC_TMIN[9]</td><td>PPC405.TSTISOCMICUREADYO</td></tr>

<tr><td>CELL_S[0].OUT_SEC_TMIN[10]</td><td>PPC405.TSTISOCMREQPENDO</td></tr>

<tr><td>CELL_S[0].OUT_SEC_TMIN[11]</td><td>PPC405.TSTISOCMXLATEVALIDO</td></tr>

<tr><td>CELL_S[0].OUT_SEC_TMIN[12]</td><td>PPC405.ISOCMBRAMWRABUS19</td></tr>

<tr><td>CELL_S[0].OUT_SEC_TMIN[13]</td><td>PPC405.ISOCMBRAMWRABUS18</td></tr>

<tr><td>CELL_S[0].OUT_SEC_TMIN[14]</td><td>PPC405.ISOCMBRAMWRABUS17</td></tr>

<tr><td>CELL_S[0].OUT_SEC_TMIN[15]</td><td>PPC405.ISOCMBRAMWRABUS16</td></tr>

<tr><td>CELL_S[0].OUT_TEST[0]</td><td>PPC405.TSTISOCMABUSO29</td></tr>

<tr><td>CELL_S[0].OUT_TEST[2]</td><td>PPC405.TSTISOCMABORTO</td></tr>

<tr><td>CELL_S[0].OUT_TEST[4]</td><td>PPC405.C405ISOCMU0ATTR</td></tr>

<tr><td>CELL_S[0].OUT_TEST[6]</td><td>PPC405.C405DSOCMCACHEABLE</td></tr>

<tr><td>CELL_S[1].IMUX_G0_DATA[0]</td><td>PPC405.BRAMISOCMRDDBUS16</td></tr>

<tr><td>CELL_S[1].IMUX_G0_DATA[1]</td><td>PPC405.BRAMISOCMRDDBUS20</td></tr>

<tr><td>CELL_S[1].IMUX_G0_DATA[2]</td><td>PPC405.BRAMISOCMRDDBUS24</td></tr>

<tr><td>CELL_S[1].IMUX_G0_DATA[3]</td><td>PPC405.BRAMISOCMRDDBUS28</td></tr>

<tr><td>CELL_S[1].IMUX_G0_DATA[4]</td><td>PPC405.TSTISOCMRDATAI21</td></tr>

<tr><td>CELL_S[1].IMUX_G0_DATA[5]</td><td>PPC405.TSTISOCMRDATAI51</td></tr>

<tr><td>CELL_S[1].IMUX_G1_DATA[0]</td><td>PPC405.BRAMISOCMRDDBUS17</td></tr>

<tr><td>CELL_S[1].IMUX_G1_DATA[1]</td><td>PPC405.BRAMISOCMRDDBUS21</td></tr>

<tr><td>CELL_S[1].IMUX_G1_DATA[2]</td><td>PPC405.BRAMISOCMRDDBUS25</td></tr>

<tr><td>CELL_S[1].IMUX_G1_DATA[3]</td><td>PPC405.BRAMISOCMRDDBUS29</td></tr>

<tr><td>CELL_S[1].IMUX_G1_DATA[4]</td><td>PPC405.TSTISOCMRDATAI22</td></tr>

<tr><td>CELL_S[1].IMUX_G1_DATA[5]</td><td>PPC405.TSTISOCMRDATAI52</td></tr>

<tr><td>CELL_S[1].IMUX_G2_DATA[0]</td><td>PPC405.BRAMISOCMRDDBUS18</td></tr>

<tr><td>CELL_S[1].IMUX_G2_DATA[1]</td><td>PPC405.BRAMISOCMRDDBUS22</td></tr>

<tr><td>CELL_S[1].IMUX_G2_DATA[2]</td><td>PPC405.BRAMISOCMRDDBUS26</td></tr>

<tr><td>CELL_S[1].IMUX_G2_DATA[3]</td><td>PPC405.BRAMISOCMRDDBUS30</td></tr>

<tr><td>CELL_S[1].IMUX_G2_DATA[4]</td><td>PPC405.TSTISOCMRDATAI23</td></tr>

<tr><td>CELL_S[1].IMUX_G2_DATA[5]</td><td>PPC405.LSSDC405BISTCCLK</td></tr>

<tr><td>CELL_S[1].IMUX_G3_DATA[0]</td><td>PPC405.BRAMISOCMRDDBUS19</td></tr>

<tr><td>CELL_S[1].IMUX_G3_DATA[1]</td><td>PPC405.BRAMISOCMRDDBUS23</td></tr>

<tr><td>CELL_S[1].IMUX_G3_DATA[2]</td><td>PPC405.BRAMISOCMRDDBUS27</td></tr>

<tr><td>CELL_S[1].IMUX_G3_DATA[3]</td><td>PPC405.BRAMISOCMRDDBUS31</td></tr>

<tr><td>CELL_S[1].IMUX_G3_DATA[4]</td><td>PPC405.TSTISOCMRDATAI24</td></tr>

<tr><td>CELL_S[1].IMUX_G3_DATA[5]</td><td>PPC405.LSSDC405CNTLPOINT</td></tr>

<tr><td>CELL_S[1].OUT_FAN_TMIN[0]</td><td>PPC405.ISOCMBRAMWRABUS20</td></tr>

<tr><td>CELL_S[1].OUT_FAN_TMIN[1]</td><td>PPC405.ISOCMBRAMWRABUS21</td></tr>

<tr><td>CELL_S[1].OUT_FAN_TMIN[2]</td><td>PPC405.ISOCMBRAMWRABUS22</td></tr>

<tr><td>CELL_S[1].OUT_FAN_TMIN[3]</td><td>PPC405.ISOCMBRAMWRABUS23</td></tr>

<tr><td>CELL_S[1].OUT_FAN_TMIN[4]</td><td>PPC405.ISOCMBRAMWRABUS24</td></tr>

<tr><td>CELL_S[1].OUT_FAN_TMIN[5]</td><td>PPC405.ISOCMBRAMWRABUS25</td></tr>

<tr><td>CELL_S[1].OUT_FAN_TMIN[6]</td><td>PPC405.ISOCMBRAMWRABUS26</td></tr>

<tr><td>CELL_S[1].OUT_FAN_TMIN[7]</td><td>PPC405.ISOCMBRAMWRABUS27</td></tr>

<tr><td>CELL_S[1].OUT_SEC_TMIN[8]</td><td>PPC405.C405LSSDDIAGOUT</td></tr>

<tr><td>CELL_S[1].OUT_SEC_TMIN[9]</td><td>PPC405.C405LSSDDIAGABISTDONE</td></tr>

<tr><td>CELL_S[1].OUT_SEC_TMIN[10]</td><td>PPC405.TSTISOCMABUSO4</td></tr>

<tr><td>CELL_S[1].OUT_SEC_TMIN[11]</td><td>PPC405.TSTISOCMABUSO3</td></tr>

<tr><td>CELL_S[1].OUT_SEC_TMIN[12]</td><td>PPC405.TSTISOCMABUSO2</td></tr>

<tr><td>CELL_S[1].OUT_SEC_TMIN[13]</td><td>PPC405.TSTISOCMABUSO1</td></tr>

<tr><td>CELL_S[1].OUT_SEC_TMIN[14]</td><td>PPC405.ISOCMRDADDRVALID</td></tr>

<tr><td>CELL_S[1].OUT_SEC_TMIN[15]</td><td>PPC405.ISOCMBRAMWRABUS28</td></tr>

<tr><td>CELL_S[1].OUT_TEST[0]</td><td>PPC405.C405DSOCMGUARDED</td></tr>

<tr><td>CELL_S[1].OUT_TEST[2]</td><td>PPC405.C405DSOCMSTRINGMULTIPLE</td></tr>

<tr><td>CELL_S[2].IMUX_SR[0]</td><td>PPC405.ISCNTLVALUE0</td></tr>

<tr><td>CELL_S[2].IMUX_SR[1]</td><td>PPC405.ISCNTLVALUE1</td></tr>

<tr><td>CELL_S[2].IMUX_TI[0]</td><td>PPC405.TIEISOCMDCRADDR0</td></tr>

<tr><td>CELL_S[2].IMUX_TI[1]</td><td>PPC405.TIEISOCMDCRADDR1</td></tr>

<tr><td>CELL_S[2].IMUX_TS[0]</td><td>PPC405.TIEISOCMDCRADDR2</td></tr>

<tr><td>CELL_S[2].IMUX_TS[1]</td><td>PPC405.TIEISOCMDCRADDR3</td></tr>

<tr><td>CELL_S[2].IMUX_G0_DATA[0]</td><td>PPC405.ISCNTLVALUE6</td></tr>

<tr><td>CELL_S[2].IMUX_G0_DATA[1]</td><td>PPC405.TSTISOCMRDATAI27</td></tr>

<tr><td>CELL_S[2].IMUX_G0_DATA[2]</td><td>PPC405.LSSDC405SCANGATE</td></tr>

<tr><td>CELL_S[2].IMUX_G1_DATA[0]</td><td>PPC405.ISCNTLVALUE7</td></tr>

<tr><td>CELL_S[2].IMUX_G1_DATA[1]</td><td>PPC405.TSTISOCMRDATAI28</td></tr>

<tr><td>CELL_S[2].IMUX_G1_DATA[2]</td><td>PPC405.LSSDC405TESTEVS</td></tr>

<tr><td>CELL_S[2].IMUX_G2_DATA[0]</td><td>PPC405.TSTISOCMRDATAI25</td></tr>

<tr><td>CELL_S[2].IMUX_G2_DATA[1]</td><td>PPC405.TSTISOCMRDATAI53</td></tr>

<tr><td>CELL_S[2].IMUX_G3_DATA[0]</td><td>PPC405.TSTISOCMRDATAI26</td></tr>

<tr><td>CELL_S[2].IMUX_G3_DATA[1]</td><td>PPC405.TSTISOCMRDATAI54</td></tr>

<tr><td>CELL_S[2].OUT_FAN_TMIN[0]</td><td>PPC405.ISOCMBRAMWRDBUS0</td></tr>

<tr><td>CELL_S[2].OUT_FAN_TMIN[1]</td><td>PPC405.ISOCMBRAMWRDBUS1</td></tr>

<tr><td>CELL_S[2].OUT_FAN_TMIN[2]</td><td>PPC405.ISOCMBRAMWRDBUS2</td></tr>

<tr><td>CELL_S[2].OUT_FAN_TMIN[3]</td><td>PPC405.ISOCMBRAMWRDBUS3</td></tr>

<tr><td>CELL_S[2].OUT_FAN_TMIN[4]</td><td>PPC405.ISOCMBRAMWRDBUS4</td></tr>

<tr><td>CELL_S[2].OUT_FAN_TMIN[5]</td><td>PPC405.ISOCMBRAMWRDBUS5</td></tr>

<tr><td>CELL_S[2].OUT_FAN_TMIN[6]</td><td>PPC405.ISOCMBRAMWRDBUS6</td></tr>

<tr><td>CELL_S[2].OUT_FAN_TMIN[7]</td><td>PPC405.ISOCMBRAMWRDBUS7</td></tr>

<tr><td>CELL_S[2].OUT_SEC_TMIN[8]</td><td>PPC405.C405LSSDSCANOUT0</td></tr>

<tr><td>CELL_S[2].OUT_SEC_TMIN[9]</td><td>PPC405.TSTISOCMABUSO8</td></tr>

<tr><td>CELL_S[2].OUT_SEC_TMIN[10]</td><td>PPC405.TSTISOCMABUSO7</td></tr>

<tr><td>CELL_S[2].OUT_SEC_TMIN[11]</td><td>PPC405.TSTISOCMABUSO6</td></tr>

<tr><td>CELL_S[2].OUT_SEC_TMIN[12]</td><td>PPC405.TSTISOCMABUSO5</td></tr>

<tr><td>CELL_S[2].OUT_SEC_TMIN[13]</td><td>PPC405.ISOCMBRAMEN</td></tr>

<tr><td>CELL_S[2].OUT_SEC_TMIN[14]</td><td>PPC405.ISOCMBRAMEVENWRITEEN</td></tr>

<tr><td>CELL_S[2].OUT_SEC_TMIN[15]</td><td>PPC405.ISOCMBRAMODDWRITEEN</td></tr>

<tr><td>CELL_S[2].OUT_TEST[0]</td><td>PPC405.C405LSSDSCANOUT1</td></tr>

<tr><td>CELL_S[2].OUT_TEST[2]</td><td>PPC405.C405DSOCMU0ATTR</td></tr>

<tr><td>CELL_S[3].IMUX_SR[0]</td><td>PPC405.ISCNTLVALUE2</td></tr>

<tr><td>CELL_S[3].IMUX_SR[1]</td><td>PPC405.ISCNTLVALUE3</td></tr>

<tr><td>CELL_S[3].IMUX_TI[0]</td><td>PPC405.TIEISOCMDCRADDR4</td></tr>

<tr><td>CELL_S[3].IMUX_TI[1]</td><td>PPC405.TIEISOCMDCRADDR5</td></tr>

<tr><td>CELL_S[3].IMUX_TS[0]</td><td>PPC405.TIEISOCMDCRADDR6</td></tr>

<tr><td>CELL_S[3].IMUX_TS[1]</td><td>PPC405.TIEISOCMDCRADDR7</td></tr>

<tr><td>CELL_S[3].IMUX_G0_DATA[0]</td><td>PPC405.TSTISOCMRDATAI29</td></tr>

<tr><td>CELL_S[3].IMUX_G0_DATA[1]</td><td>PPC405.TSTISOCMRDATAI55</td></tr>

<tr><td>CELL_S[3].IMUX_G1_DATA[0]</td><td>PPC405.TSTISOCMRDATAI30</td></tr>

<tr><td>CELL_S[3].IMUX_G1_DATA[1]</td><td>PPC405.TSTISOCMRDATAI56</td></tr>

<tr><td>CELL_S[3].IMUX_G2_DATA[0]</td><td>PPC405.TSTISOCMRDATAI31</td></tr>

<tr><td>CELL_S[3].IMUX_G2_DATA[1]</td><td>PPC405.LSSDC405TESTM1</td></tr>

<tr><td>CELL_S[3].IMUX_G3_DATA[0]</td><td>PPC405.TSTISOCMRDATAI32</td></tr>

<tr><td>CELL_S[3].IMUX_G3_DATA[1]</td><td>PPC405.LSSDC405TESTM3</td></tr>

<tr><td>CELL_S[3].OUT_FAN_TMIN[0]</td><td>PPC405.ISOCMBRAMWRDBUS8</td></tr>

<tr><td>CELL_S[3].OUT_FAN_TMIN[1]</td><td>PPC405.ISOCMBRAMWRDBUS9</td></tr>

<tr><td>CELL_S[3].OUT_FAN_TMIN[2]</td><td>PPC405.ISOCMBRAMWRDBUS10</td></tr>

<tr><td>CELL_S[3].OUT_FAN_TMIN[3]</td><td>PPC405.ISOCMBRAMWRDBUS11</td></tr>

<tr><td>CELL_S[3].OUT_FAN_TMIN[4]</td><td>PPC405.ISOCMBRAMWRDBUS12</td></tr>

<tr><td>CELL_S[3].OUT_FAN_TMIN[5]</td><td>PPC405.ISOCMBRAMWRDBUS13</td></tr>

<tr><td>CELL_S[3].OUT_FAN_TMIN[6]</td><td>PPC405.ISOCMBRAMWRDBUS14</td></tr>

<tr><td>CELL_S[3].OUT_FAN_TMIN[7]</td><td>PPC405.ISOCMBRAMWRDBUS15</td></tr>

<tr><td>CELL_S[3].OUT_SEC_TMIN[10]</td><td>PPC405.C405LSSDSCANOUT3</td></tr>

<tr><td>CELL_S[3].OUT_SEC_TMIN[11]</td><td>PPC405.C405LSSDSCANOUT2</td></tr>

<tr><td>CELL_S[3].OUT_SEC_TMIN[12]</td><td>PPC405.TSTISOCMABUSO12</td></tr>

<tr><td>CELL_S[3].OUT_SEC_TMIN[13]</td><td>PPC405.TSTISOCMABUSO11</td></tr>

<tr><td>CELL_S[3].OUT_SEC_TMIN[14]</td><td>PPC405.TSTISOCMABUSO10</td></tr>

<tr><td>CELL_S[3].OUT_SEC_TMIN[15]</td><td>PPC405.TSTISOCMABUSO9</td></tr>

<tr><td>CELL_S[4].IMUX_CLK[0]</td><td>PPC405.BRAMISOCMCLK</td></tr>

<tr><td>CELL_S[4].IMUX_TI[0]</td><td>PPC405.ISARCVALUE0</td></tr>

<tr><td>CELL_S[4].IMUX_TI[1]</td><td>PPC405.ISARCVALUE1</td></tr>

<tr><td>CELL_S[4].IMUX_TS[0]</td><td>PPC405.ISARCVALUE2</td></tr>

<tr><td>CELL_S[4].IMUX_TS[1]</td><td>PPC405.ISARCVALUE3</td></tr>

<tr><td>CELL_S[4].IMUX_G0_DATA[0]</td><td>PPC405.BRAMISOCMRDDACK</td></tr>

<tr><td>CELL_S[4].IMUX_G0_DATA[1]</td><td>PPC405.TSTISOCMRDATAI36</td></tr>

<tr><td>CELL_S[4].IMUX_G0_DATA[2]</td><td>PPC405.LSSDC405SCANIN1</td></tr>

<tr><td>CELL_S[4].IMUX_G1_DATA[0]</td><td>PPC405.TSTISOCMRDATAI33</td></tr>

<tr><td>CELL_S[4].IMUX_G1_DATA[1]</td><td>PPC405.TSTISOCMRDATAI57</td></tr>

<tr><td>CELL_S[4].IMUX_G2_DATA[0]</td><td>PPC405.TSTISOCMRDATAI34</td></tr>

<tr><td>CELL_S[4].IMUX_G2_DATA[1]</td><td>PPC405.TSTISOCMRDATAI58</td></tr>

<tr><td>CELL_S[4].IMUX_G3_DATA[0]</td><td>PPC405.TSTISOCMRDATAI35</td></tr>

<tr><td>CELL_S[4].IMUX_G3_DATA[1]</td><td>PPC405.LSSDC405SCANIN0</td></tr>

<tr><td>CELL_S[4].OUT_FAN_TMIN[0]</td><td>PPC405.ISOCMBRAMWRDBUS16</td></tr>

<tr><td>CELL_S[4].OUT_FAN_TMIN[1]</td><td>PPC405.ISOCMBRAMWRDBUS17</td></tr>

<tr><td>CELL_S[4].OUT_FAN_TMIN[2]</td><td>PPC405.ISOCMBRAMWRDBUS18</td></tr>

<tr><td>CELL_S[4].OUT_FAN_TMIN[3]</td><td>PPC405.ISOCMBRAMWRDBUS19</td></tr>

<tr><td>CELL_S[4].OUT_FAN_TMIN[4]</td><td>PPC405.ISOCMBRAMWRDBUS20</td></tr>

<tr><td>CELL_S[4].OUT_FAN_TMIN[5]</td><td>PPC405.ISOCMBRAMWRDBUS21</td></tr>

<tr><td>CELL_S[4].OUT_FAN_TMIN[6]</td><td>PPC405.ISOCMBRAMWRDBUS22</td></tr>

<tr><td>CELL_S[4].OUT_FAN_TMIN[7]</td><td>PPC405.ISOCMBRAMWRDBUS23</td></tr>

<tr><td>CELL_S[4].OUT_SEC_TMIN[10]</td><td>PPC405.C405LSSDSCANOUT5</td></tr>

<tr><td>CELL_S[4].OUT_SEC_TMIN[11]</td><td>PPC405.C405LSSDSCANOUT4</td></tr>

<tr><td>CELL_S[4].OUT_SEC_TMIN[12]</td><td>PPC405.TSTISOCMABUSO16</td></tr>

<tr><td>CELL_S[4].OUT_SEC_TMIN[13]</td><td>PPC405.TSTISOCMABUSO15</td></tr>

<tr><td>CELL_S[4].OUT_SEC_TMIN[14]</td><td>PPC405.TSTISOCMABUSO14</td></tr>

<tr><td>CELL_S[4].OUT_SEC_TMIN[15]</td><td>PPC405.TSTISOCMABUSO13</td></tr>

<tr><td>CELL_S[5].IMUX_TI[0]</td><td>PPC405.ISARCVALUE4</td></tr>

<tr><td>CELL_S[5].IMUX_TI[1]</td><td>PPC405.ISARCVALUE5</td></tr>

<tr><td>CELL_S[5].IMUX_TS[0]</td><td>PPC405.ISARCVALUE6</td></tr>

<tr><td>CELL_S[5].IMUX_TS[1]</td><td>PPC405.ISARCVALUE7</td></tr>

<tr><td>CELL_S[5].IMUX_G0_DATA[0]</td><td>PPC405.ISCNTLVALUE4</td></tr>

<tr><td>CELL_S[5].IMUX_G0_DATA[1]</td><td>PPC405.TSTISOCMRDATAI39</td></tr>

<tr><td>CELL_S[5].IMUX_G0_DATA[2]</td><td>PPC405.LSSDC405SCANIN2</td></tr>

<tr><td>CELL_S[5].IMUX_G1_DATA[0]</td><td>PPC405.ISCNTLVALUE5</td></tr>

<tr><td>CELL_S[5].IMUX_G1_DATA[1]</td><td>PPC405.TSTISOCMRDATAI40</td></tr>

<tr><td>CELL_S[5].IMUX_G1_DATA[2]</td><td>PPC405.LSSDC405SCANIN3</td></tr>

<tr><td>CELL_S[5].IMUX_G2_DATA[0]</td><td>PPC405.TSTISOCMRDATAI37</td></tr>

<tr><td>CELL_S[5].IMUX_G2_DATA[1]</td><td>PPC405.TSTISOCMRDATAI59</td></tr>

<tr><td>CELL_S[5].IMUX_G3_DATA[0]</td><td>PPC405.TSTISOCMRDATAI38</td></tr>

<tr><td>CELL_S[5].IMUX_G3_DATA[1]</td><td>PPC405.TSTISOCMRDATAI60</td></tr>

<tr><td>CELL_S[5].OUT_FAN_TMIN[0]</td><td>PPC405.ISOCMBRAMWRDBUS24</td></tr>

<tr><td>CELL_S[5].OUT_FAN_TMIN[1]</td><td>PPC405.ISOCMBRAMWRDBUS25</td></tr>

<tr><td>CELL_S[5].OUT_FAN_TMIN[2]</td><td>PPC405.ISOCMBRAMWRDBUS26</td></tr>

<tr><td>CELL_S[5].OUT_FAN_TMIN[3]</td><td>PPC405.ISOCMBRAMWRDBUS27</td></tr>

<tr><td>CELL_S[5].OUT_FAN_TMIN[4]</td><td>PPC405.ISOCMBRAMWRDBUS28</td></tr>

<tr><td>CELL_S[5].OUT_FAN_TMIN[5]</td><td>PPC405.ISOCMBRAMWRDBUS29</td></tr>

<tr><td>CELL_S[5].OUT_FAN_TMIN[6]</td><td>PPC405.ISOCMBRAMWRDBUS30</td></tr>

<tr><td>CELL_S[5].OUT_FAN_TMIN[7]</td><td>PPC405.ISOCMBRAMWRDBUS31</td></tr>

<tr><td>CELL_S[5].OUT_SEC_TMIN[10]</td><td>PPC405.C405LSSDSCANOUT7</td></tr>

<tr><td>CELL_S[5].OUT_SEC_TMIN[11]</td><td>PPC405.C405LSSDSCANOUT6</td></tr>

<tr><td>CELL_S[5].OUT_SEC_TMIN[12]</td><td>PPC405.TSTISOCMABUSO20</td></tr>

<tr><td>CELL_S[5].OUT_SEC_TMIN[13]</td><td>PPC405.TSTISOCMABUSO19</td></tr>

<tr><td>CELL_S[5].OUT_SEC_TMIN[14]</td><td>PPC405.TSTISOCMABUSO18</td></tr>

<tr><td>CELL_S[5].OUT_SEC_TMIN[15]</td><td>PPC405.TSTISOCMABUSO17</td></tr>

<tr><td>CELL_S[6].IMUX_G0_DATA[0]</td><td>PPC405.BRAMISOCMRDDBUS32</td></tr>

<tr><td>CELL_S[6].IMUX_G0_DATA[1]</td><td>PPC405.BRAMISOCMRDDBUS36</td></tr>

<tr><td>CELL_S[6].IMUX_G0_DATA[2]</td><td>PPC405.BRAMISOCMRDDBUS40</td></tr>

<tr><td>CELL_S[6].IMUX_G0_DATA[3]</td><td>PPC405.BRAMISOCMRDDBUS44</td></tr>

<tr><td>CELL_S[6].IMUX_G0_DATA[4]</td><td>PPC405.TSTISOCMRDATAI41</td></tr>

<tr><td>CELL_S[6].IMUX_G0_DATA[5]</td><td>PPC405.TSTISOCMRDATAI61</td></tr>

<tr><td>CELL_S[6].IMUX_G1_DATA[0]</td><td>PPC405.BRAMISOCMRDDBUS33</td></tr>

<tr><td>CELL_S[6].IMUX_G1_DATA[1]</td><td>PPC405.BRAMISOCMRDDBUS37</td></tr>

<tr><td>CELL_S[6].IMUX_G1_DATA[2]</td><td>PPC405.BRAMISOCMRDDBUS41</td></tr>

<tr><td>CELL_S[6].IMUX_G1_DATA[3]</td><td>PPC405.BRAMISOCMRDDBUS45</td></tr>

<tr><td>CELL_S[6].IMUX_G1_DATA[4]</td><td>PPC405.TSTISOCMRDATAI42</td></tr>

<tr><td>CELL_S[6].IMUX_G1_DATA[5]</td><td>PPC405.TSTISOCMRDATAI62</td></tr>

<tr><td>CELL_S[6].IMUX_G2_DATA[0]</td><td>PPC405.BRAMISOCMRDDBUS34</td></tr>

<tr><td>CELL_S[6].IMUX_G2_DATA[1]</td><td>PPC405.BRAMISOCMRDDBUS38</td></tr>

<tr><td>CELL_S[6].IMUX_G2_DATA[2]</td><td>PPC405.BRAMISOCMRDDBUS42</td></tr>

<tr><td>CELL_S[6].IMUX_G2_DATA[3]</td><td>PPC405.BRAMISOCMRDDBUS46</td></tr>

<tr><td>CELL_S[6].IMUX_G2_DATA[4]</td><td>PPC405.TSTISOCMRDATAI43</td></tr>

<tr><td>CELL_S[6].IMUX_G2_DATA[5]</td><td>PPC405.LSSDC405SCANIN4</td></tr>

<tr><td>CELL_S[6].IMUX_G3_DATA[0]</td><td>PPC405.BRAMISOCMRDDBUS35</td></tr>

<tr><td>CELL_S[6].IMUX_G3_DATA[1]</td><td>PPC405.BRAMISOCMRDDBUS39</td></tr>

<tr><td>CELL_S[6].IMUX_G3_DATA[2]</td><td>PPC405.BRAMISOCMRDDBUS43</td></tr>

<tr><td>CELL_S[6].IMUX_G3_DATA[3]</td><td>PPC405.BRAMISOCMRDDBUS47</td></tr>

<tr><td>CELL_S[6].IMUX_G3_DATA[4]</td><td>PPC405.TSTISOCMRDATAI44</td></tr>

<tr><td>CELL_S[6].IMUX_G3_DATA[5]</td><td>PPC405.LSSDC405SCANIN5</td></tr>

<tr><td>CELL_S[6].OUT_FAN_TMIN[0]</td><td>PPC405.ISOCMBRAMRDABUS8</td></tr>

<tr><td>CELL_S[6].OUT_FAN_TMIN[1]</td><td>PPC405.ISOCMBRAMRDABUS9</td></tr>

<tr><td>CELL_S[6].OUT_FAN_TMIN[2]</td><td>PPC405.ISOCMBRAMRDABUS10</td></tr>

<tr><td>CELL_S[6].OUT_FAN_TMIN[3]</td><td>PPC405.ISOCMBRAMRDABUS11</td></tr>

<tr><td>CELL_S[6].OUT_FAN_TMIN[4]</td><td>PPC405.ISOCMBRAMRDABUS12</td></tr>

<tr><td>CELL_S[6].OUT_FAN_TMIN[5]</td><td>PPC405.ISOCMBRAMRDABUS13</td></tr>

<tr><td>CELL_S[6].OUT_FAN_TMIN[6]</td><td>PPC405.ISOCMBRAMRDABUS14</td></tr>

<tr><td>CELL_S[6].OUT_FAN_TMIN[7]</td><td>PPC405.ISOCMBRAMRDABUS15</td></tr>

<tr><td>CELL_S[6].OUT_SEC_TMIN[8]</td><td>PPC405.TSTISOCMABUSO24</td></tr>

<tr><td>CELL_S[6].OUT_SEC_TMIN[9]</td><td>PPC405.TSTISOCMABUSO23</td></tr>

<tr><td>CELL_S[6].OUT_SEC_TMIN[10]</td><td>PPC405.TSTISOCMABUSO22</td></tr>

<tr><td>CELL_S[6].OUT_SEC_TMIN[11]</td><td>PPC405.TSTISOCMABUSO21</td></tr>

<tr><td>CELL_S[6].OUT_SEC_TMIN[12]</td><td>PPC405.ISOCMBRAMRDABUS19</td></tr>

<tr><td>CELL_S[6].OUT_SEC_TMIN[13]</td><td>PPC405.ISOCMBRAMRDABUS18</td></tr>

<tr><td>CELL_S[6].OUT_SEC_TMIN[14]</td><td>PPC405.ISOCMBRAMRDABUS17</td></tr>

<tr><td>CELL_S[6].OUT_SEC_TMIN[15]</td><td>PPC405.ISOCMBRAMRDABUS16</td></tr>

<tr><td>CELL_S[6].OUT_TEST[0]</td><td>PPC405.C405LSSDSCANOUT8</td></tr>

<tr><td>CELL_S[6].OUT_TEST[2]</td><td>PPC405.C405LSSDSCANOUT9</td></tr>

<tr><td>CELL_S[7].IMUX_G0_DATA[0]</td><td>PPC405.BRAMISOCMRDDBUS48</td></tr>

<tr><td>CELL_S[7].IMUX_G0_DATA[1]</td><td>PPC405.BRAMISOCMRDDBUS52</td></tr>

<tr><td>CELL_S[7].IMUX_G0_DATA[2]</td><td>PPC405.BRAMISOCMRDDBUS56</td></tr>

<tr><td>CELL_S[7].IMUX_G0_DATA[3]</td><td>PPC405.BRAMISOCMRDDBUS60</td></tr>

<tr><td>CELL_S[7].IMUX_G0_DATA[4]</td><td>PPC405.TSTISOCMRDATAI45</td></tr>

<tr><td>CELL_S[7].IMUX_G0_DATA[5]</td><td>PPC405.TSTISOCMRDATAI63</td></tr>

<tr><td>CELL_S[7].IMUX_G1_DATA[0]</td><td>PPC405.BRAMISOCMRDDBUS49</td></tr>

<tr><td>CELL_S[7].IMUX_G1_DATA[1]</td><td>PPC405.BRAMISOCMRDDBUS53</td></tr>

<tr><td>CELL_S[7].IMUX_G1_DATA[2]</td><td>PPC405.BRAMISOCMRDDBUS57</td></tr>

<tr><td>CELL_S[7].IMUX_G1_DATA[3]</td><td>PPC405.BRAMISOCMRDDBUS61</td></tr>

<tr><td>CELL_S[7].IMUX_G1_DATA[4]</td><td>PPC405.TSTISOCMRDATAI46</td></tr>

<tr><td>CELL_S[7].IMUX_G1_DATA[5]</td><td>PPC405.LSSDC405ACLK</td></tr>

<tr><td>CELL_S[7].IMUX_G2_DATA[0]</td><td>PPC405.BRAMISOCMRDDBUS50</td></tr>

<tr><td>CELL_S[7].IMUX_G2_DATA[1]</td><td>PPC405.BRAMISOCMRDDBUS54</td></tr>

<tr><td>CELL_S[7].IMUX_G2_DATA[2]</td><td>PPC405.BRAMISOCMRDDBUS58</td></tr>

<tr><td>CELL_S[7].IMUX_G2_DATA[3]</td><td>PPC405.BRAMISOCMRDDBUS62</td></tr>

<tr><td>CELL_S[7].IMUX_G2_DATA[4]</td><td>PPC405.TSTISOCMRDATAI47</td></tr>

<tr><td>CELL_S[7].IMUX_G2_DATA[5]</td><td>PPC405.LSSDC405SCANIN6</td></tr>

<tr><td>CELL_S[7].IMUX_G3_DATA[0]</td><td>PPC405.BRAMISOCMRDDBUS51</td></tr>

<tr><td>CELL_S[7].IMUX_G3_DATA[1]</td><td>PPC405.BRAMISOCMRDDBUS55</td></tr>

<tr><td>CELL_S[7].IMUX_G3_DATA[2]</td><td>PPC405.BRAMISOCMRDDBUS59</td></tr>

<tr><td>CELL_S[7].IMUX_G3_DATA[3]</td><td>PPC405.BRAMISOCMRDDBUS63</td></tr>

<tr><td>CELL_S[7].IMUX_G3_DATA[4]</td><td>PPC405.TSTISOCMRDATAI48</td></tr>

<tr><td>CELL_S[7].IMUX_G3_DATA[5]</td><td>PPC405.LSSDC405SCANIN7</td></tr>

<tr><td>CELL_S[7].IMUX_BRAM_ADDRA[0]</td><td>PPC405.ISOCMBRAMWRABUS15</td></tr>

<tr><td>CELL_S[7].IMUX_BRAM_ADDRA[1]</td><td>PPC405.ISOCMBRAMWRABUS16</td></tr>

<tr><td>CELL_S[7].IMUX_BRAM_ADDRA[2]</td><td>PPC405.ISOCMBRAMWRABUS17</td></tr>

<tr><td>CELL_S[7].IMUX_BRAM_ADDRA[3]</td><td>PPC405.ISOCMBRAMWRABUS18</td></tr>

<tr><td>CELL_S[7].IMUX_BRAM_ADDRA_S1[0]</td><td>PPC405.ISOCMBRAMWRABUS19</td></tr>

<tr><td>CELL_S[7].IMUX_BRAM_ADDRA_S1[1]</td><td>PPC405.ISOCMBRAMWRABUS20</td></tr>

<tr><td>CELL_S[7].IMUX_BRAM_ADDRA_S1[2]</td><td>PPC405.ISOCMBRAMWRABUS21</td></tr>

<tr><td>CELL_S[7].IMUX_BRAM_ADDRA_S1[3]</td><td>PPC405.ISOCMBRAMWRABUS22</td></tr>

<tr><td>CELL_S[7].IMUX_BRAM_ADDRA_S2[0]</td><td>PPC405.ISOCMBRAMWRABUS23</td></tr>

<tr><td>CELL_S[7].IMUX_BRAM_ADDRA_S2[1]</td><td>PPC405.ISOCMBRAMWRABUS24</td></tr>

<tr><td>CELL_S[7].IMUX_BRAM_ADDRA_S2[2]</td><td>PPC405.ISOCMBRAMWRABUS25</td></tr>

<tr><td>CELL_S[7].IMUX_BRAM_ADDRA_S2[3]</td><td>PPC405.ISOCMBRAMWRABUS26</td></tr>

<tr><td>CELL_S[7].IMUX_BRAM_ADDRA_S3[0]</td><td>PPC405.ISOCMBRAMWRABUS27</td></tr>

<tr><td>CELL_S[7].IMUX_BRAM_ADDRA_S3[1]</td><td>PPC405.ISOCMBRAMWRABUS28</td></tr>

<tr><td>CELL_S[7].IMUX_BRAM_ADDRB[0]</td><td>PPC405.ISOCMBRAMRDABUS15</td></tr>

<tr><td>CELL_S[7].IMUX_BRAM_ADDRB[1]</td><td>PPC405.ISOCMBRAMRDABUS16</td></tr>

<tr><td>CELL_S[7].IMUX_BRAM_ADDRB[2]</td><td>PPC405.ISOCMBRAMRDABUS17</td></tr>

<tr><td>CELL_S[7].IMUX_BRAM_ADDRB[3]</td><td>PPC405.ISOCMBRAMRDABUS18</td></tr>

<tr><td>CELL_S[7].IMUX_BRAM_ADDRB_S1[0]</td><td>PPC405.ISOCMBRAMRDABUS19</td></tr>

<tr><td>CELL_S[7].IMUX_BRAM_ADDRB_S1[1]</td><td>PPC405.ISOCMBRAMRDABUS20</td></tr>

<tr><td>CELL_S[7].IMUX_BRAM_ADDRB_S1[2]</td><td>PPC405.ISOCMBRAMRDABUS21</td></tr>

<tr><td>CELL_S[7].IMUX_BRAM_ADDRB_S1[3]</td><td>PPC405.ISOCMBRAMRDABUS22</td></tr>

<tr><td>CELL_S[7].IMUX_BRAM_ADDRB_S2[0]</td><td>PPC405.ISOCMBRAMRDABUS23</td></tr>

<tr><td>CELL_S[7].IMUX_BRAM_ADDRB_S2[1]</td><td>PPC405.ISOCMBRAMRDABUS24</td></tr>

<tr><td>CELL_S[7].IMUX_BRAM_ADDRB_S2[2]</td><td>PPC405.ISOCMBRAMRDABUS25</td></tr>

<tr><td>CELL_S[7].IMUX_BRAM_ADDRB_S2[3]</td><td>PPC405.ISOCMBRAMRDABUS26</td></tr>

<tr><td>CELL_S[7].IMUX_BRAM_ADDRB_S3[0]</td><td>PPC405.ISOCMBRAMRDABUS27</td></tr>

<tr><td>CELL_S[7].IMUX_BRAM_ADDRB_S3[1]</td><td>PPC405.ISOCMBRAMRDABUS28</td></tr>

<tr><td>CELL_S[7].OUT_FAN_TMIN[0]</td><td>PPC405.ISOCMBRAMRDABUS20</td></tr>

<tr><td>CELL_S[7].OUT_FAN_TMIN[1]</td><td>PPC405.ISOCMBRAMRDABUS21</td></tr>

<tr><td>CELL_S[7].OUT_FAN_TMIN[2]</td><td>PPC405.ISOCMBRAMRDABUS22</td></tr>

<tr><td>CELL_S[7].OUT_FAN_TMIN[3]</td><td>PPC405.ISOCMBRAMRDABUS23</td></tr>

<tr><td>CELL_S[7].OUT_FAN_TMIN[4]</td><td>PPC405.ISOCMBRAMRDABUS24</td></tr>

<tr><td>CELL_S[7].OUT_FAN_TMIN[5]</td><td>PPC405.ISOCMBRAMRDABUS25</td></tr>

<tr><td>CELL_S[7].OUT_FAN_TMIN[6]</td><td>PPC405.ISOCMBRAMRDABUS26</td></tr>

<tr><td>CELL_S[7].OUT_FAN_TMIN[7]</td><td>PPC405.ISOCMBRAMRDABUS27</td></tr>

<tr><td>CELL_S[7].OUT_SEC_TMIN[9]</td><td>PPC405.C405ISOCMCONTEXTSYNC</td></tr>

<tr><td>CELL_S[7].OUT_SEC_TMIN[10]</td><td>PPC405.C405ISOCMCACHEABLE</td></tr>

<tr><td>CELL_S[7].OUT_SEC_TMIN[11]</td><td>PPC405.TSTISOCMABUSO28</td></tr>

<tr><td>CELL_S[7].OUT_SEC_TMIN[12]</td><td>PPC405.TSTISOCMABUSO27</td></tr>

<tr><td>CELL_S[7].OUT_SEC_TMIN[13]</td><td>PPC405.TSTISOCMABUSO26</td></tr>

<tr><td>CELL_S[7].OUT_SEC_TMIN[14]</td><td>PPC405.TSTISOCMABUSO25</td></tr>

<tr><td>CELL_S[7].OUT_SEC_TMIN[15]</td><td>PPC405.ISOCMBRAMRDABUS28</td></tr>

<tr><td>CELL_N[0].IMUX_G0_DATA[0]</td><td>PPC405.BRAMDSOCMRDDBUS0</td></tr>

<tr><td>CELL_N[0].IMUX_G0_DATA[1]</td><td>PPC405.BRAMDSOCMRDDBUS4</td></tr>

<tr><td>CELL_N[0].IMUX_G0_DATA[2]</td><td>PPC405.BRAMDSOCMRDDBUS8</td></tr>

<tr><td>CELL_N[0].IMUX_G0_DATA[3]</td><td>PPC405.BRAMDSOCMRDDBUS12</td></tr>

<tr><td>CELL_N[0].IMUX_G1_DATA[0]</td><td>PPC405.BRAMDSOCMRDDBUS1</td></tr>

<tr><td>CELL_N[0].IMUX_G1_DATA[1]</td><td>PPC405.BRAMDSOCMRDDBUS5</td></tr>

<tr><td>CELL_N[0].IMUX_G1_DATA[2]</td><td>PPC405.BRAMDSOCMRDDBUS9</td></tr>

<tr><td>CELL_N[0].IMUX_G1_DATA[3]</td><td>PPC405.BRAMDSOCMRDDBUS13</td></tr>

<tr><td>CELL_N[0].IMUX_G2_DATA[0]</td><td>PPC405.BRAMDSOCMRDDBUS2</td></tr>

<tr><td>CELL_N[0].IMUX_G2_DATA[1]</td><td>PPC405.BRAMDSOCMRDDBUS6</td></tr>

<tr><td>CELL_N[0].IMUX_G2_DATA[2]</td><td>PPC405.BRAMDSOCMRDDBUS10</td></tr>

<tr><td>CELL_N[0].IMUX_G2_DATA[3]</td><td>PPC405.BRAMDSOCMRDDBUS14</td></tr>

<tr><td>CELL_N[0].IMUX_G3_DATA[0]</td><td>PPC405.BRAMDSOCMRDDBUS3</td></tr>

<tr><td>CELL_N[0].IMUX_G3_DATA[1]</td><td>PPC405.BRAMDSOCMRDDBUS7</td></tr>

<tr><td>CELL_N[0].IMUX_G3_DATA[2]</td><td>PPC405.BRAMDSOCMRDDBUS11</td></tr>

<tr><td>CELL_N[0].IMUX_G3_DATA[3]</td><td>PPC405.BRAMDSOCMRDDBUS15</td></tr>

<tr><td>CELL_N[0].IMUX_BRAM_ADDRA[0]</td><td>PPC405.DSOCMBRAMABUS28</td></tr>

<tr><td>CELL_N[0].IMUX_BRAM_ADDRA[1]</td><td>PPC405.DSOCMBRAMABUS29</td></tr>

<tr><td>CELL_N[0].IMUX_BRAM_ADDRA_N1[0]</td><td>PPC405.DSOCMBRAMABUS24</td></tr>

<tr><td>CELL_N[0].IMUX_BRAM_ADDRA_N1[1]</td><td>PPC405.DSOCMBRAMABUS25</td></tr>

<tr><td>CELL_N[0].IMUX_BRAM_ADDRA_N1[2]</td><td>PPC405.DSOCMBRAMABUS26</td></tr>

<tr><td>CELL_N[0].IMUX_BRAM_ADDRA_N1[3]</td><td>PPC405.DSOCMBRAMABUS27</td></tr>

<tr><td>CELL_N[0].IMUX_BRAM_ADDRA_N2[0]</td><td>PPC405.DSOCMBRAMABUS20</td></tr>

<tr><td>CELL_N[0].IMUX_BRAM_ADDRA_N2[1]</td><td>PPC405.DSOCMBRAMABUS21</td></tr>

<tr><td>CELL_N[0].IMUX_BRAM_ADDRA_N2[2]</td><td>PPC405.DSOCMBRAMABUS22</td></tr>

<tr><td>CELL_N[0].IMUX_BRAM_ADDRA_N2[3]</td><td>PPC405.DSOCMBRAMABUS23</td></tr>

<tr><td>CELL_N[0].IMUX_BRAM_ADDRA_N3[0]</td><td>PPC405.DSOCMBRAMABUS16</td></tr>

<tr><td>CELL_N[0].IMUX_BRAM_ADDRA_N3[1]</td><td>PPC405.DSOCMBRAMABUS17</td></tr>

<tr><td>CELL_N[0].IMUX_BRAM_ADDRA_N3[2]</td><td>PPC405.DSOCMBRAMABUS18</td></tr>

<tr><td>CELL_N[0].IMUX_BRAM_ADDRA_N3[3]</td><td>PPC405.DSOCMBRAMABUS19</td></tr>

<tr><td>CELL_N[0].OUT_FAN_TMIN[0]</td><td>PPC405.DSOCMBRAMBYTEWRITE0</td></tr>

<tr><td>CELL_N[0].OUT_FAN_TMIN[1]</td><td>PPC405.DSOCMBRAMBYTEWRITE1</td></tr>

<tr><td>CELL_N[0].OUT_FAN_TMIN[2]</td><td>PPC405.DSOCMBRAMBYTEWRITE2</td></tr>

<tr><td>CELL_N[0].OUT_FAN_TMIN[3]</td><td>PPC405.DSOCMBRAMBYTEWRITE3</td></tr>

<tr><td>CELL_N[0].OUT_FAN_TMIN[4]</td><td>PPC405.C405TRCODDEXECUTIONSTATUS1</td></tr>

<tr><td>CELL_N[0].OUT_FAN_TMIN[5]</td><td>PPC405.C405TRCTRACESTATUS0</td></tr>

<tr><td>CELL_N[0].OUT_FAN_TMIN[6]</td><td>PPC405.C405TRCTRACESTATUS3</td></tr>

<tr><td>CELL_N[0].OUT_FAN_TMIN[7]</td><td>PPC405.C405TRCTRIGGEREVENTOUT</td></tr>

<tr><td>CELL_N[0].OUT_SEC_TMIN[9]</td><td>PPC405.TSTDSOCMWRDBUSO28</td></tr>

<tr><td>CELL_N[0].OUT_SEC_TMIN[10]</td><td>PPC405.TSTDSOCMWRDBUSO15</td></tr>

<tr><td>CELL_N[0].OUT_SEC_TMIN[11]</td><td>PPC405.TSTDSOCMWRDBUSO14</td></tr>

<tr><td>CELL_N[0].OUT_SEC_TMIN[12]</td><td>PPC405.TSTDSOCMWRDBUSO1</td></tr>

<tr><td>CELL_N[0].OUT_SEC_TMIN[13]</td><td>PPC405.C405JTGSHIFTDR</td></tr>

<tr><td>CELL_N[0].OUT_SEC_TMIN[14]</td><td>PPC405.C405TRCTRIGGEREVENTTYPE3</td></tr>

<tr><td>CELL_N[0].OUT_SEC_TMIN[15]</td><td>PPC405.C405TRCTRIGGEREVENTTYPE2</td></tr>

<tr><td>CELL_N[1].IMUX_CLK[0]</td><td>PPC405.JTGC405TCK</td></tr>

<tr><td>CELL_N[1].IMUX_TI[0]</td><td>PPC405.DSCNTLVALUE0</td></tr>

<tr><td>CELL_N[1].IMUX_TI[1]</td><td>PPC405.DSCNTLVALUE1</td></tr>

<tr><td>CELL_N[1].IMUX_TS[0]</td><td>PPC405.DSCNTLVALUE2</td></tr>

<tr><td>CELL_N[1].IMUX_TS[1]</td><td>PPC405.DSCNTLVALUE3</td></tr>

<tr><td>CELL_N[1].IMUX_G0_DATA[0]</td><td>PPC405.TRCC405TRACEDISABLE</td></tr>

<tr><td>CELL_N[1].IMUX_G1_DATA[0]</td><td>PPC405.JTGC405TDI</td></tr>

<tr><td>CELL_N[1].IMUX_G2_DATA[0]</td><td>PPC405.JTGC405TMS</td></tr>

<tr><td>CELL_N[1].OUT_FAN_TMIN[0]</td><td>PPC405.DSOCMBRAMWRDBUS0</td></tr>

<tr><td>CELL_N[1].OUT_FAN_TMIN[1]</td><td>PPC405.DSOCMBRAMWRDBUS1</td></tr>

<tr><td>CELL_N[1].OUT_FAN_TMIN[2]</td><td>PPC405.DSOCMBRAMWRDBUS2</td></tr>

<tr><td>CELL_N[1].OUT_FAN_TMIN[3]</td><td>PPC405.DSOCMBRAMWRDBUS3</td></tr>

<tr><td>CELL_N[1].OUT_FAN_TMIN[4]</td><td>PPC405.DSOCMBRAMWRDBUS4</td></tr>

<tr><td>CELL_N[1].OUT_FAN_TMIN[5]</td><td>PPC405.DSOCMBRAMWRDBUS5</td></tr>

<tr><td>CELL_N[1].OUT_FAN_TMIN[6]</td><td>PPC405.DSOCMBRAMWRDBUS6</td></tr>

<tr><td>CELL_N[1].OUT_FAN_TMIN[7]</td><td>PPC405.DSOCMBRAMWRDBUS7</td></tr>

<tr><td>CELL_N[1].OUT_SEC_TMIN[8]</td><td>PPC405.TSTDSOCMWRDBUSO3</td></tr>

<tr><td>CELL_N[1].OUT_SEC_TMIN[9]</td><td>PPC405.TSTDSOCMWRDBUSO2</td></tr>

<tr><td>CELL_N[1].OUT_SEC_TMIN[10]</td><td>PPC405.TSTDSOCMABUSO14</td></tr>

<tr><td>CELL_N[1].OUT_SEC_TMIN[11]</td><td>PPC405.TSTDSOCMABUSO13</td></tr>

<tr><td>CELL_N[1].OUT_SEC_TMIN[12]</td><td>PPC405.TSTDSOCMABUSO0</td></tr>

<tr><td>CELL_N[1].OUT_SEC_TMIN[13]</td><td>PPC405.C405JTGTDO</td></tr>

<tr><td>CELL_N[1].OUT_SEC_TMIN[14]</td><td>PPC405.C405TRCTRIGGEREVENTTYPE5</td></tr>

<tr><td>CELL_N[1].OUT_SEC_TMIN[15]</td><td>PPC405.C405TRCTRIGGEREVENTTYPE4</td></tr>

<tr><td>CELL_N[1].OUT_TEST[0]</td><td>PPC405.TSTDSOCMWRDBUSO16</td></tr>

<tr><td>CELL_N[1].OUT_TEST[2]</td><td>PPC405.TSTDSOCMWRDBUSO17</td></tr>

<tr><td>CELL_N[1].OUT_TEST[4]</td><td>PPC405.TSTDSOCMWRDBUSO29</td></tr>

<tr><td>CELL_N[2].IMUX_TI[0]</td><td>PPC405.TIEDSOCMDCRADDR0</td></tr>

<tr><td>CELL_N[2].IMUX_TI[1]</td><td>PPC405.DSCNTLVALUE4</td></tr>

<tr><td>CELL_N[2].IMUX_TS[0]</td><td>PPC405.DSCNTLVALUE5</td></tr>

<tr><td>CELL_N[2].IMUX_TS[1]</td><td>PPC405.DSCNTLVALUE6</td></tr>

<tr><td>CELL_N[2].IMUX_G0_DATA[0]</td><td>PPC405.TRCC405TRIGGEREVENTIN</td></tr>

<tr><td>CELL_N[2].IMUX_G1_DATA[0]</td><td>PPC405.JTGC405BNDSCANTDO</td></tr>

<tr><td>CELL_N[2].IMUX_G2_DATA[0]</td><td>PPC405.TSTTRSTNEGI</td></tr>

<tr><td>CELL_N[2].IMUX_G3_DATA[0]</td><td>PPC405.BRAMDSOCMRDDACK</td></tr>

<tr><td>CELL_N[2].OUT_FAN_TMIN[0]</td><td>PPC405.DSOCMBRAMWRDBUS8</td></tr>

<tr><td>CELL_N[2].OUT_FAN_TMIN[1]</td><td>PPC405.DSOCMBRAMWRDBUS9</td></tr>

<tr><td>CELL_N[2].OUT_FAN_TMIN[2]</td><td>PPC405.DSOCMBRAMWRDBUS10</td></tr>

<tr><td>CELL_N[2].OUT_FAN_TMIN[3]</td><td>PPC405.DSOCMBRAMWRDBUS11</td></tr>

<tr><td>CELL_N[2].OUT_FAN_TMIN[4]</td><td>PPC405.DSOCMBRAMWRDBUS12</td></tr>

<tr><td>CELL_N[2].OUT_FAN_TMIN[5]</td><td>PPC405.DSOCMBRAMWRDBUS13</td></tr>

<tr><td>CELL_N[2].OUT_FAN_TMIN[6]</td><td>PPC405.DSOCMBRAMWRDBUS14</td></tr>

<tr><td>CELL_N[2].OUT_FAN_TMIN[7]</td><td>PPC405.DSOCMBRAMWRDBUS15</td></tr>

<tr><td>CELL_N[2].OUT_SEC_TMIN[8]</td><td>PPC405.TSTDSOCMWRDBUSO5</td></tr>

<tr><td>CELL_N[2].OUT_SEC_TMIN[9]</td><td>PPC405.TSTDSOCMWRDBUSO4</td></tr>

<tr><td>CELL_N[2].OUT_SEC_TMIN[10]</td><td>PPC405.TSTDSOCMABUSO16</td></tr>

<tr><td>CELL_N[2].OUT_SEC_TMIN[11]</td><td>PPC405.TSTDSOCMABUSO15</td></tr>

<tr><td>CELL_N[2].OUT_SEC_TMIN[12]</td><td>PPC405.TSTDSOCMABUSO1</td></tr>

<tr><td>CELL_N[2].OUT_SEC_TMIN[13]</td><td>PPC405.C405JTGTDOEN</td></tr>

<tr><td>CELL_N[2].OUT_SEC_TMIN[14]</td><td>PPC405.C405TRCTRIGGEREVENTTYPE7</td></tr>

<tr><td>CELL_N[2].OUT_SEC_TMIN[15]</td><td>PPC405.C405TRCTRIGGEREVENTTYPE6</td></tr>

<tr><td>CELL_N[2].OUT_TEST[0]</td><td>PPC405.TSTDSOCMWRDBUSO18</td></tr>

<tr><td>CELL_N[2].OUT_TEST[2]</td><td>PPC405.TSTDSOCMWRDBUSO19</td></tr>

<tr><td>CELL_N[2].OUT_TEST[4]</td><td>PPC405.TSTDSOCMWRDBUSO30</td></tr>

<tr><td>CELL_N[3].IMUX_CLK[0]</td><td>PPC405.BRAMDSOCMCLK</td></tr>

<tr><td>CELL_N[3].IMUX_TI[0]</td><td>PPC405.TIEDSOCMDCRADDR1</td></tr>

<tr><td>CELL_N[3].IMUX_TI[1]</td><td>PPC405.TIEDSOCMDCRADDR2</td></tr>

<tr><td>CELL_N[3].IMUX_TS[0]</td><td>PPC405.TIEDSOCMDCRADDR3</td></tr>

<tr><td>CELL_N[3].IMUX_TS[1]</td><td>PPC405.TIEDSOCMDCRADDR4</td></tr>

<tr><td>CELL_N[3].OUT_FAN_TMIN[0]</td><td>PPC405.DSOCMBRAMWRDBUS16</td></tr>

<tr><td>CELL_N[3].OUT_FAN_TMIN[1]</td><td>PPC405.DSOCMBRAMWRDBUS17</td></tr>

<tr><td>CELL_N[3].OUT_FAN_TMIN[2]</td><td>PPC405.DSOCMBRAMWRDBUS18</td></tr>

<tr><td>CELL_N[3].OUT_FAN_TMIN[3]</td><td>PPC405.DSOCMBRAMWRDBUS19</td></tr>

<tr><td>CELL_N[3].OUT_FAN_TMIN[4]</td><td>PPC405.DSOCMBRAMWRDBUS20</td></tr>

<tr><td>CELL_N[3].OUT_FAN_TMIN[5]</td><td>PPC405.DSOCMBRAMWRDBUS21</td></tr>

<tr><td>CELL_N[3].OUT_FAN_TMIN[6]</td><td>PPC405.DSOCMBRAMWRDBUS22</td></tr>

<tr><td>CELL_N[3].OUT_FAN_TMIN[7]</td><td>PPC405.DSOCMBRAMWRDBUS23</td></tr>

<tr><td>CELL_N[3].OUT_SEC_TMIN[8]</td><td>PPC405.TSTDSOCMWRDBUSO7</td></tr>

<tr><td>CELL_N[3].OUT_SEC_TMIN[9]</td><td>PPC405.TSTDSOCMWRDBUSO6</td></tr>

<tr><td>CELL_N[3].OUT_SEC_TMIN[10]</td><td>PPC405.TSTDSOCMABUSO18</td></tr>

<tr><td>CELL_N[3].OUT_SEC_TMIN[11]</td><td>PPC405.TSTDSOCMABUSO17</td></tr>

<tr><td>CELL_N[3].OUT_SEC_TMIN[12]</td><td>PPC405.TSTDSOCMABUSO2</td></tr>

<tr><td>CELL_N[3].OUT_SEC_TMIN[13]</td><td>PPC405.C405JTGUPDATEDR</td></tr>

<tr><td>CELL_N[3].OUT_SEC_TMIN[14]</td><td>PPC405.C405TRCTRIGGEREVENTTYPE9</td></tr>

<tr><td>CELL_N[3].OUT_SEC_TMIN[15]</td><td>PPC405.C405TRCTRIGGEREVENTTYPE8</td></tr>

<tr><td>CELL_N[3].OUT_TEST[0]</td><td>PPC405.TSTDSOCMWRDBUSO20</td></tr>

<tr><td>CELL_N[3].OUT_TEST[2]</td><td>PPC405.TSTDSOCMWRDBUSO21</td></tr>

<tr><td>CELL_N[3].OUT_TEST[4]</td><td>PPC405.TSTDSOCMWRDBUSO31</td></tr>

<tr><td>CELL_N[4].IMUX_TI[0]</td><td>PPC405.TIEDSOCMDCRADDR5</td></tr>

<tr><td>CELL_N[4].IMUX_TI[1]</td><td>PPC405.TIEDSOCMDCRADDR6</td></tr>

<tr><td>CELL_N[4].IMUX_TS[0]</td><td>PPC405.TIEDSOCMDCRADDR7</td></tr>

<tr><td>CELL_N[4].IMUX_TS[1]</td><td>PPC405.DSCNTLVALUE7</td></tr>

<tr><td>CELL_N[4].OUT_FAN_TMIN[0]</td><td>PPC405.DSOCMBRAMWRDBUS24</td></tr>

<tr><td>CELL_N[4].OUT_FAN_TMIN[1]</td><td>PPC405.DSOCMBRAMWRDBUS25</td></tr>

<tr><td>CELL_N[4].OUT_FAN_TMIN[2]</td><td>PPC405.DSOCMBRAMWRDBUS26</td></tr>

<tr><td>CELL_N[4].OUT_FAN_TMIN[3]</td><td>PPC405.DSOCMBRAMWRDBUS27</td></tr>

<tr><td>CELL_N[4].OUT_FAN_TMIN[4]</td><td>PPC405.DSOCMBRAMWRDBUS28</td></tr>

<tr><td>CELL_N[4].OUT_FAN_TMIN[5]</td><td>PPC405.DSOCMBRAMWRDBUS29</td></tr>

<tr><td>CELL_N[4].OUT_FAN_TMIN[6]</td><td>PPC405.DSOCMBRAMWRDBUS30</td></tr>

<tr><td>CELL_N[4].OUT_FAN_TMIN[7]</td><td>PPC405.DSOCMBRAMWRDBUS31</td></tr>

<tr><td>CELL_N[4].OUT_SEC_TMIN[8]</td><td>PPC405.TSTDSOCMWRDBUSO8</td></tr>

<tr><td>CELL_N[4].OUT_SEC_TMIN[9]</td><td>PPC405.TSTDSOCMABUSO20</td></tr>

<tr><td>CELL_N[4].OUT_SEC_TMIN[10]</td><td>PPC405.TSTDSOCMABUSO19</td></tr>

<tr><td>CELL_N[4].OUT_SEC_TMIN[11]</td><td>PPC405.TSTDSOCMABUSO4</td></tr>

<tr><td>CELL_N[4].OUT_SEC_TMIN[12]</td><td>PPC405.TSTDSOCMABUSO3</td></tr>

<tr><td>CELL_N[4].OUT_SEC_TMIN[13]</td><td>PPC405.DSOCMRDADDRVALID</td></tr>

<tr><td>CELL_N[4].OUT_SEC_TMIN[14]</td><td>PPC405.C405JTGCAPTUREDR</td></tr>

<tr><td>CELL_N[4].OUT_SEC_TMIN[15]</td><td>PPC405.C405TRCTRIGGEREVENTTYPE10</td></tr>

<tr><td>CELL_N[4].OUT_TEST[0]</td><td>PPC405.TSTDSOCMWRDBUSO9</td></tr>

<tr><td>CELL_N[4].OUT_TEST[2]</td><td>PPC405.TSTDSOCMWRDBUSO22</td></tr>

<tr><td>CELL_N[4].OUT_TEST[4]</td><td>PPC405.TSTDSOCMWRDBUSO23</td></tr>

<tr><td>CELL_N[5].IMUX_TI[0]</td><td>PPC405.DSARCVALUE0</td></tr>

<tr><td>CELL_N[5].IMUX_TI[1]</td><td>PPC405.DSARCVALUE1</td></tr>

<tr><td>CELL_N[5].IMUX_TS[0]</td><td>PPC405.DSARCVALUE2</td></tr>

<tr><td>CELL_N[5].IMUX_TS[1]</td><td>PPC405.DSARCVALUE3</td></tr>

<tr><td>CELL_N[5].OUT_FAN_TMIN[0]</td><td>PPC405.DSOCMBRAMABUS8</td></tr>

<tr><td>CELL_N[5].OUT_FAN_TMIN[1]</td><td>PPC405.DSOCMBRAMABUS9</td></tr>

<tr><td>CELL_N[5].OUT_FAN_TMIN[2]</td><td>PPC405.DSOCMBRAMABUS10</td></tr>

<tr><td>CELL_N[5].OUT_FAN_TMIN[3]</td><td>PPC405.DSOCMBRAMABUS11</td></tr>

<tr><td>CELL_N[5].OUT_FAN_TMIN[4]</td><td>PPC405.DSOCMBRAMABUS12</td></tr>

<tr><td>CELL_N[5].OUT_FAN_TMIN[5]</td><td>PPC405.DSOCMBRAMABUS13</td></tr>

<tr><td>CELL_N[5].OUT_FAN_TMIN[6]</td><td>PPC405.DSOCMBRAMABUS14</td></tr>

<tr><td>CELL_N[5].OUT_FAN_TMIN[7]</td><td>PPC405.DSOCMBRAMABUS15</td></tr>

<tr><td>CELL_N[5].OUT_SEC_TMIN[8]</td><td>PPC405.TSTDSOCMABUSO8</td></tr>

<tr><td>CELL_N[5].OUT_SEC_TMIN[9]</td><td>PPC405.TSTDSOCMABUSO7</td></tr>

<tr><td>CELL_N[5].OUT_SEC_TMIN[10]</td><td>PPC405.TSTDSOCMABUSO6</td></tr>

<tr><td>CELL_N[5].OUT_SEC_TMIN[11]</td><td>PPC405.TSTDSOCMABUSO5</td></tr>

<tr><td>CELL_N[5].OUT_SEC_TMIN[12]</td><td>PPC405.DSOCMBRAMABUS19</td></tr>

<tr><td>CELL_N[5].OUT_SEC_TMIN[13]</td><td>PPC405.DSOCMBRAMABUS18</td></tr>

<tr><td>CELL_N[5].OUT_SEC_TMIN[14]</td><td>PPC405.DSOCMBRAMABUS17</td></tr>

<tr><td>CELL_N[5].OUT_SEC_TMIN[15]</td><td>PPC405.DSOCMBRAMABUS16</td></tr>

<tr><td>CELL_N[5].OUT_TEST[0]</td><td>PPC405.TSTDSOCMABUSO21</td></tr>

<tr><td>CELL_N[5].OUT_TEST[2]</td><td>PPC405.TSTDSOCMABUSO22</td></tr>

<tr><td>CELL_N[5].OUT_TEST[4]</td><td>PPC405.TSTDSOCMWRDBUSO10</td></tr>

<tr><td>CELL_N[5].OUT_TEST[6]</td><td>PPC405.TSTDSOCMWRDBUSO11</td></tr>

<tr><td>CELL_N[5].OUT_TEST[8]</td><td>PPC405.TSTDSOCMWRDBUSO24</td></tr>

<tr><td>CELL_N[5].OUT_TEST[10]</td><td>PPC405.TSTDSOCMWRDBUSO25</td></tr>

<tr><td>CELL_N[6].IMUX_TI[0]</td><td>PPC405.DSARCVALUE4</td></tr>

<tr><td>CELL_N[6].IMUX_TI[1]</td><td>PPC405.DSARCVALUE5</td></tr>

<tr><td>CELL_N[6].IMUX_TS[0]</td><td>PPC405.DSARCVALUE6</td></tr>

<tr><td>CELL_N[6].IMUX_TS[1]</td><td>PPC405.DSARCVALUE7</td></tr>

<tr><td>CELL_N[6].OUT_FAN_TMIN[0]</td><td>PPC405.DSOCMBRAMABUS20</td></tr>

<tr><td>CELL_N[6].OUT_FAN_TMIN[1]</td><td>PPC405.DSOCMBRAMABUS21</td></tr>

<tr><td>CELL_N[6].OUT_FAN_TMIN[2]</td><td>PPC405.DSOCMBRAMABUS22</td></tr>

<tr><td>CELL_N[6].OUT_FAN_TMIN[3]</td><td>PPC405.DSOCMBRAMABUS23</td></tr>

<tr><td>CELL_N[6].OUT_FAN_TMIN[4]</td><td>PPC405.DSOCMBRAMABUS24</td></tr>

<tr><td>CELL_N[6].OUT_FAN_TMIN[5]</td><td>PPC405.DSOCMBRAMABUS25</td></tr>

<tr><td>CELL_N[6].OUT_FAN_TMIN[6]</td><td>PPC405.DSOCMBRAMABUS26</td></tr>

<tr><td>CELL_N[6].OUT_FAN_TMIN[7]</td><td>PPC405.DSOCMBRAMABUS27</td></tr>

<tr><td>CELL_N[6].OUT_SEC_TMIN[8]</td><td>PPC405.TSTDSOCMABUSO12</td></tr>

<tr><td>CELL_N[6].OUT_SEC_TMIN[9]</td><td>PPC405.TSTDSOCMABUSO11</td></tr>

<tr><td>CELL_N[6].OUT_SEC_TMIN[10]</td><td>PPC405.TSTDSOCMABUSO10</td></tr>

<tr><td>CELL_N[6].OUT_SEC_TMIN[11]</td><td>PPC405.TSTDSOCMABUSO9</td></tr>

<tr><td>CELL_N[6].OUT_SEC_TMIN[12]</td><td>PPC405.DSOCMBUSY</td></tr>

<tr><td>CELL_N[6].OUT_SEC_TMIN[13]</td><td>PPC405.DSOCMBRAMEN</td></tr>

<tr><td>CELL_N[6].OUT_SEC_TMIN[14]</td><td>PPC405.DSOCMBRAMABUS29</td></tr>

<tr><td>CELL_N[6].OUT_SEC_TMIN[15]</td><td>PPC405.DSOCMBRAMABUS28</td></tr>

<tr><td>CELL_N[6].OUT_TEST[0]</td><td>PPC405.TSTDSOCMABUSO23</td></tr>

<tr><td>CELL_N[6].OUT_TEST[2]</td><td>PPC405.TSTDSOCMWRDBUSO0</td></tr>

<tr><td>CELL_N[6].OUT_TEST[4]</td><td>PPC405.TSTDSOCMWRDBUSO12</td></tr>

<tr><td>CELL_N[6].OUT_TEST[6]</td><td>PPC405.TSTDSOCMWRDBUSO13</td></tr>

<tr><td>CELL_N[6].OUT_TEST[8]</td><td>PPC405.TSTDSOCMWRDBUSO26</td></tr>

<tr><td>CELL_N[6].OUT_TEST[10]</td><td>PPC405.TSTDSOCMWRDBUSO27</td></tr>

<tr><td>CELL_N[7].IMUX_G0_DATA[0]</td><td>PPC405.BRAMDSOCMRDDBUS16</td></tr>

<tr><td>CELL_N[7].IMUX_G0_DATA[1]</td><td>PPC405.BRAMDSOCMRDDBUS20</td></tr>

<tr><td>CELL_N[7].IMUX_G0_DATA[2]</td><td>PPC405.BRAMDSOCMRDDBUS24</td></tr>

<tr><td>CELL_N[7].IMUX_G0_DATA[3]</td><td>PPC405.BRAMDSOCMRDDBUS28</td></tr>

<tr><td>CELL_N[7].IMUX_G1_DATA[0]</td><td>PPC405.BRAMDSOCMRDDBUS17</td></tr>

<tr><td>CELL_N[7].IMUX_G1_DATA[1]</td><td>PPC405.BRAMDSOCMRDDBUS21</td></tr>

<tr><td>CELL_N[7].IMUX_G1_DATA[2]</td><td>PPC405.BRAMDSOCMRDDBUS25</td></tr>

<tr><td>CELL_N[7].IMUX_G1_DATA[3]</td><td>PPC405.BRAMDSOCMRDDBUS29</td></tr>

<tr><td>CELL_N[7].IMUX_G2_DATA[0]</td><td>PPC405.BRAMDSOCMRDDBUS18</td></tr>

<tr><td>CELL_N[7].IMUX_G2_DATA[1]</td><td>PPC405.BRAMDSOCMRDDBUS22</td></tr>

<tr><td>CELL_N[7].IMUX_G2_DATA[2]</td><td>PPC405.BRAMDSOCMRDDBUS26</td></tr>

<tr><td>CELL_N[7].IMUX_G2_DATA[3]</td><td>PPC405.BRAMDSOCMRDDBUS30</td></tr>

<tr><td>CELL_N[7].IMUX_G3_DATA[0]</td><td>PPC405.BRAMDSOCMRDDBUS19</td></tr>

<tr><td>CELL_N[7].IMUX_G3_DATA[1]</td><td>PPC405.BRAMDSOCMRDDBUS23</td></tr>

<tr><td>CELL_N[7].IMUX_G3_DATA[2]</td><td>PPC405.BRAMDSOCMRDDBUS27</td></tr>

<tr><td>CELL_N[7].IMUX_G3_DATA[3]</td><td>PPC405.BRAMDSOCMRDDBUS31</td></tr>

<tr><td>CELL_N[7].IMUX_BRAM_ADDRA[0]</td><td>PPC405.DSOCMBRAMABUS28</td></tr>

<tr><td>CELL_N[7].IMUX_BRAM_ADDRA[1]</td><td>PPC405.DSOCMBRAMABUS29</td></tr>

<tr><td>CELL_N[7].IMUX_BRAM_ADDRA_N1[0]</td><td>PPC405.DSOCMBRAMABUS24</td></tr>

<tr><td>CELL_N[7].IMUX_BRAM_ADDRA_N1[1]</td><td>PPC405.DSOCMBRAMABUS25</td></tr>

<tr><td>CELL_N[7].IMUX_BRAM_ADDRA_N1[2]</td><td>PPC405.DSOCMBRAMABUS26</td></tr>

<tr><td>CELL_N[7].IMUX_BRAM_ADDRA_N1[3]</td><td>PPC405.DSOCMBRAMABUS27</td></tr>

<tr><td>CELL_N[7].IMUX_BRAM_ADDRA_N2[0]</td><td>PPC405.DSOCMBRAMABUS20</td></tr>

<tr><td>CELL_N[7].IMUX_BRAM_ADDRA_N2[1]</td><td>PPC405.DSOCMBRAMABUS21</td></tr>

<tr><td>CELL_N[7].IMUX_BRAM_ADDRA_N2[2]</td><td>PPC405.DSOCMBRAMABUS22</td></tr>

<tr><td>CELL_N[7].IMUX_BRAM_ADDRA_N2[3]</td><td>PPC405.DSOCMBRAMABUS23</td></tr>

<tr><td>CELL_N[7].IMUX_BRAM_ADDRA_N3[0]</td><td>PPC405.DSOCMBRAMABUS16</td></tr>

<tr><td>CELL_N[7].IMUX_BRAM_ADDRA_N3[1]</td><td>PPC405.DSOCMBRAMABUS17</td></tr>

<tr><td>CELL_N[7].IMUX_BRAM_ADDRA_N3[2]</td><td>PPC405.DSOCMBRAMABUS18</td></tr>

<tr><td>CELL_N[7].IMUX_BRAM_ADDRA_N3[3]</td><td>PPC405.DSOCMBRAMABUS19</td></tr>

<tr><td>CELL_N[7].OUT_FAN_TMIN[0]</td><td>PPC405.C405TRCCYCLE</td></tr>

<tr><td>CELL_N[7].OUT_FAN_TMIN[1]</td><td>PPC405.C405TRCEVENEXECUTIONSTATUS0</td></tr>

<tr><td>CELL_N[7].OUT_FAN_TMIN[2]</td><td>PPC405.C405TRCEVENEXECUTIONSTATUS1</td></tr>

<tr><td>CELL_N[7].OUT_FAN_TMIN[3]</td><td>PPC405.C405TRCODDEXECUTIONSTATUS0</td></tr>

<tr><td>CELL_N[7].OUT_FAN_TMIN[4]</td><td>PPC405.C405TRCTRACESTATUS1</td></tr>

<tr><td>CELL_N[7].OUT_FAN_TMIN[5]</td><td>PPC405.C405TRCTRACESTATUS2</td></tr>

<tr><td>CELL_N[7].OUT_FAN_TMIN[6]</td><td>PPC405.C405TRCTRIGGEREVENTTYPE0</td></tr>

<tr><td>CELL_N[7].OUT_FAN_TMIN[7]</td><td>PPC405.C405TRCTRIGGEREVENTTYPE1</td></tr>

<tr><td>CELL_N[7].OUT_SEC_TMIN[14]</td><td>PPC405.C405JTGPGMOUT</td></tr>

<tr><td>CELL_N[7].OUT_SEC_TMIN[15]</td><td>PPC405.C405JTGEXTEST</td></tr>

</tbody>

</table>
</div>


                    </main>

                    <nav class="nav-wrapper" aria-label="Page navigation">
                        <!-- Mobile navigation buttons -->
                            <a rel="prev" href="../virtex2/dcm.html" class="mobile-nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                                <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M41.4 233.4c-12.5 12.5-12.5 32.8 0 45.3l160 160c12.5 12.5 32.8 12.5 45.3 0s12.5-32.8 0-45.3L109.3 256 246.6 118.6c12.5-12.5 12.5-32.8 0-45.3s-32.8-12.5-45.3 0l-160 160z"/></svg></span>
                            </a>

                            <a rel="next prefetch" href="../virtex2/gt.html" class="mobile-nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                                <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M278.6 233.4c12.5 12.5 12.5 32.8 0 45.3l-160 160c-12.5 12.5-32.8 12.5-45.3 0s-12.5-32.8 0-45.3L210.7 256 73.4 118.6c-12.5-12.5-12.5-32.8 0-45.3s32.8-12.5 45.3 0l160 160z"/></svg></span>
                            </a>

                        <div style="clear: both"></div>
                    </nav>
                </div>
            </div>

            <nav class="nav-wide-wrapper" aria-label="Page navigation">
                    <a rel="prev" href="../virtex2/dcm.html" class="nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                        <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M41.4 233.4c-12.5 12.5-12.5 32.8 0 45.3l160 160c12.5 12.5 32.8 12.5 45.3 0s12.5-32.8 0-45.3L109.3 256 246.6 118.6c12.5-12.5 12.5-32.8 0-45.3s-32.8-12.5-45.3 0l-160 160z"/></svg></span>
                    </a>

                    <a rel="next prefetch" href="../virtex2/gt.html" class="nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                        <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M278.6 233.4c12.5 12.5 12.5 32.8 0 45.3l-160 160c-12.5 12.5-32.8 12.5-45.3 0s-12.5-32.8 0-45.3L210.7 256 73.4 118.6c-12.5-12.5-12.5-32.8 0-45.3s32.8-12.5 45.3 0l160 160z"/></svg></span>
                    </a>
            </nav>

        </div>

        <template id=fa-eye><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 576 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M288 32c-80.8 0-145.5 36.8-192.6 80.6C48.6 156 17.3 208 2.5 243.7c-3.3 7.9-3.3 16.7 0 24.6C17.3 304 48.6 356 95.4 399.4C142.5 443.2 207.2 480 288 480s145.5-36.8 192.6-80.6c46.8-43.5 78.1-95.4 93-131.1c3.3-7.9 3.3-16.7 0-24.6c-14.9-35.7-46.2-87.7-93-131.1C433.5 68.8 368.8 32 288 32zM432 256c0 79.5-64.5 144-144 144s-144-64.5-144-144s64.5-144 144-144s144 64.5 144 144zM288 192c0 35.3-28.7 64-64 64c-11.5 0-22.3-3-31.6-8.4c-.2 2.8-.4 5.5-.4 8.4c0 53 43 96 96 96s96-43 96-96s-43-96-96-96c-2.8 0-5.6 .1-8.4 .4c5.3 9.3 8.4 20.1 8.4 31.6z"/></svg></span></template>
        <template id=fa-eye-slash><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 640 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M38.8 5.1C28.4-3.1 13.3-1.2 5.1 9.2S-1.2 34.7 9.2 42.9l592 464c10.4 8.2 25.5 6.3 33.7-4.1s6.3-25.5-4.1-33.7L525.6 386.7c39.6-40.6 66.4-86.1 79.9-118.4c3.3-7.9 3.3-16.7 0-24.6c-14.9-35.7-46.2-87.7-93-131.1C465.5 68.8 400.8 32 320 32c-68.2 0-125 26.3-169.3 60.8L38.8 5.1zM223.1 149.5C248.6 126.2 282.7 112 320 112c79.5 0 144 64.5 144 144c0 24.9-6.3 48.3-17.4 68.7L408 294.5c5.2-11.8 8-24.8 8-38.5c0-53-43-96-96-96c-2.8 0-5.6 .1-8.4 .4c5.3 9.3 8.4 20.1 8.4 31.6c0 10.2-2.4 19.8-6.6 28.3l-90.3-70.8zm223.1 298L373 389.9c-16.4 6.5-34.3 10.1-53 10.1c-79.5 0-144-64.5-144-144c0-6.9 .5-13.6 1.4-20.2L83.1 161.5C60.3 191.2 44 220.8 34.5 243.7c-3.3 7.9-3.3 16.7 0 24.6c14.9 35.7 46.2 87.7 93 131.1C174.5 443.2 239.2 480 320 480c47.8 0 89.9-12.9 126.2-32.5z"/></svg></span></template>
        <template id=fa-copy><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 512 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M502.6 70.63l-61.25-61.25C435.4 3.371 427.2 0 418.7 0H255.1c-35.35 0-64 28.66-64 64l.0195 256C192 355.4 220.7 384 256 384h192c35.2 0 64-28.8 64-64V93.25C512 84.77 508.6 76.63 502.6 70.63zM464 320c0 8.836-7.164 16-16 16H255.1c-8.838 0-16-7.164-16-16L239.1 64.13c0-8.836 7.164-16 16-16h128L384 96c0 17.67 14.33 32 32 32h47.1V320zM272 448c0 8.836-7.164 16-16 16H63.1c-8.838 0-16-7.164-16-16L47.98 192.1c0-8.836 7.164-16 16-16H160V128H63.99c-35.35 0-64 28.65-64 64l.0098 256C.002 483.3 28.66 512 64 512h192c35.2 0 64-28.8 64-64v-32h-47.1L272 448z"/></svg></span></template>
        <template id=fa-play><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 384 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M73 39c-14.8-9.1-33.4-9.4-48.5-.9S0 62.6 0 80V432c0 17.4 9.4 33.4 24.5 41.9s33.7 8.1 48.5-.9L361 297c14.3-8.7 23-24.2 23-41s-8.7-32.2-23-41L73 39z"/></svg></span></template>
        <template id=fa-clock-rotate-left><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 512 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M75 75L41 41C25.9 25.9 0 36.6 0 57.9V168c0 13.3 10.7 24 24 24H134.1c21.4 0 32.1-25.9 17-41l-30.8-30.8C155 85.5 203 64 256 64c106 0 192 86 192 192s-86 192-192 192c-40.8 0-78.6-12.7-109.7-34.4c-14.5-10.1-34.4-6.6-44.6 7.9s-6.6 34.4 7.9 44.6C151.2 495 201.7 512 256 512c141.4 0 256-114.6 256-256S397.4 0 256 0C185.3 0 121.3 28.7 75 75zm181 53c-13.3 0-24 10.7-24 24V256c0 6.4 2.5 12.5 7 17l72 72c9.4 9.4 24.6 9.4 33.9 0s9.4-24.6 0-33.9l-65-65V152c0-13.3-10.7-24-24-24z"/></svg></span></template>



        <script>
            window.playground_copyable = true;
        </script>



        <script src="../clipboard-1626706a.min.js"></script>
        <script src="../highlight-abc7f01d.js"></script>
        <script src="../book-a0b12cfe.js"></script>

        <!-- Custom JS scripts -->



    </div>
    </body>
</html>
