============================================================
  Generated by:           Genus(TM) Synthesis Solution 18.14-s037_1
  Generated on:           Mar 14 2021  07:01:21 pm
  Module:                 picorv32
  Operating conditions:   typical 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: VIOLATED (-202 ps) Setup Check with Pin reg_next_pc_reg[28]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) reg_next_pc_reg[28]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     412                  
             Slack:=    -202                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2  4.4    14    91      91    (-,-) 
  g171853/ZN            -       A1->ZN F     NAND2_X2       1  6.0    10    17     108    (-,-) 
  fopt171852/ZN         -       A->ZN  R     INV_X4         3 17.5    13    20     128    (-,-) 
  g179723/ZN            -       A->ZN  F     INV_X8        22 51.8     9    17     145    (-,-) 
  g81801__188146/ZN     -       A1->ZN R     NAND2_X1       3  6.6    20    27     172    (-,-) 
  g188150/ZN            -       A2->ZN F     NAND3_X2       3 10.1    20    34     206    (-,-) 
  g188151/ZN            -       A2->ZN R     NAND2_X4       1  6.6    11    22     228    (-,-) 
  g171599/ZN            -       A->ZN  F     INV_X4         2  9.3     5     9     237    (-,-) 
  g188167/ZN            -       A2->ZN R     NAND2_X2       1  3.4     9    15     252    (-,-) 
  g171006/ZN            -       A1->ZN F     NAND2_X2       1  6.0    10    16     267    (-,-) 
  fopt176255/ZN         -       A->ZN  R     INV_X4         1  6.5     7    13     281    (-,-) 
  g171420/ZN            -       A2->ZN F     NAND2_X4       3  9.4     8    15     295    (-,-) 
  g171419/ZN            -       A->ZN  R     INV_X4         3 11.4    10    15     311    (-,-) 
  g195657/ZN            -       A1->ZN F     NAND2_X4       1 11.1     9    15     326    (-,-) 
  fopt188218/ZN         -       A->ZN  R     INV_X8        11 26.6    11    18     344    (-,-) 
  g188223/ZN            -       B1->ZN F     OAI21_X2       2  3.5    11    14     358    (-,-) 
  g170377/ZN            -       A->ZN  R     INV_X1         1  1.9     8    14     372    (-,-) 
  g170376/ZN            -       A1->ZN F     NAND2_X1       1  1.9     7    12     384    (-,-) 
  g170375/ZN            -       A1->ZN R     NAND3_X1       1  1.9    12    15     400    (-,-) 
  g162658/ZN            -       A1->ZN F     NAND2_X1       1  1.4     7    13     412    (-,-) 
  reg_next_pc_reg[28]/D -       -      F     DFF_X1         1    -     -     0     412    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 2: VIOLATED (-202 ps) Setup Check with Pin reg_next_pc_reg[30]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) reg_next_pc_reg[30]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     412                  
             Slack:=    -202                  

#------------------------------------------------------------------------------------------------------------
#           Timing Point             Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  latched_store_reg/CK               -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q                -       CK->Q  R     DFF_X1         2  4.4    14    91      91    (-,-) 
  g171853/ZN                         -       A1->ZN F     NAND2_X2       1  6.0    10    17     108    (-,-) 
  fopt171852/ZN                      -       A->ZN  R     INV_X4         3 17.5    13    20     128    (-,-) 
  g179723/ZN                         -       A->ZN  F     INV_X8        22 51.8     9    17     145    (-,-) 
  g170589/ZN                         -       A1->ZN R     NAND2_X1       2  7.0    21    28     172    (-,-) 
  g171565/ZN                         -       A1->ZN F     NAND3_X2       2  5.1    14    25     197    (-,-) 
  g171564/ZN                         -       A2->ZN R     NAND2_X2       2  5.5    12    22     219    (-,-) 
  g171453/ZN                         -       A->ZN  F     INV_X1         1  3.4     6    11     230    (-,-) 
  g188211/ZN                         -       A2->ZN R     NAND2_X2       1  6.3    13    19     249    (-,-) 
  g142/ZN                            -       A1->ZN F     NAND2_X4       1  6.0     7    13     262    (-,-) 
  add_1564_33_Y_add_1555_32_g1045/ZN -       A->ZN  R     INV_X4         2  8.1     8    13     275    (-,-) 
  g43_195652/ZN                      -       A1->ZN F     NAND2_X4       2  9.1     8    13     289    (-,-) 
  g195651/ZN                         -       A1->ZN R     NAND2_X2       3  7.5    14    19     308    (-,-) 
  g195650/ZN                         -       A1->ZN F     NAND2_X1       1  3.2    10    18     325    (-,-) 
  g171659/ZN                         -       A1->ZN R     NAND3_X2       2  3.9    13    18     343    (-,-) 
  g170412/ZN                         -       A->ZN  F     INV_X1         1  1.8     5     8     351    (-,-) 
  g171198/ZN                         -       A1->ZN R     NAND2_X1       1  1.9    10    13     364    (-,-) 
  g171197/ZN                         -       A2->ZN F     NAND3_X1       1  1.8    11    20     384    (-,-) 
  g164946/ZN                         -       A1->ZN R     NAND2_X1       1  1.9    10    16     400    (-,-) 
  g161847/ZN                         -       A1->ZN F     NAND2_X1       1  1.4     7    12     412    (-,-) 
  reg_next_pc_reg[30]/D              -       -      F     DFF_X1         1    -     -     0     412    (-,-) 
#------------------------------------------------------------------------------------------------------------



Path 3: VIOLATED (-202 ps) Setup Check with Pin reg_next_pc_reg[20]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[20]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      32                  
     Required Time:=     218                  
      Launch Clock:-       0                  
         Data Path:-     420                  
             Slack:=    -202                  

#--------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  latched_store_reg/CK                 -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q                  -       CK->Q  R     DFF_X1         2  4.4    14    91      91    (-,-) 
  g171853/ZN                           -       A1->ZN F     NAND2_X2       1  6.0    10    17     108    (-,-) 
  fopt171852/ZN                        -       A->ZN  R     INV_X4         3 17.5    13    20     128    (-,-) 
  g179723/ZN                           -       A->ZN  F     INV_X8        22 51.8     9    17     145    (-,-) 
  fopt48/ZN                            -       A->ZN  R     INV_X4         4 16.1    12    19     164    (-,-) 
  g81295__5953/ZN                      -       A1->ZN F     NAND2_X2       2  5.0     9    15     179    (-,-) 
  g45/ZN                               -       A1->ZN R     NAND2_X2       4  8.2    15    21     200    (-,-) 
  g188213/ZN                           -       A2->ZN F     NAND3_X2       1  3.2    11    22     222    (-,-) 
  g188212/ZN                           -       A1->ZN R     NAND2_X2       2  4.6    11    17     239    (-,-) 
  g188211/ZN                           -       A1->ZN F     NAND2_X2       1  6.0     9    16     255    (-,-) 
  g142/ZN                              -       A1->ZN R     NAND2_X4       1  6.6     9    14     270    (-,-) 
  add_1564_33_Y_add_1555_32_g1045/ZN   -       A->ZN  F     INV_X4         2  7.7     4     8     278    (-,-) 
  g43_195652/ZN                        -       A1->ZN R     NAND2_X4       2  9.6    11    14     292    (-,-) 
  g171421_dup/ZN                       -       A1->ZN F     NAND2_X4       2  9.2     8    14     307    (-,-) 
  g195657/ZN                           -       A2->ZN R     NAND2_X4       1 12.1    12    20     326    (-,-) 
  fopt188218/ZN                        -       A->ZN  F     INV_X8        11 23.3     6    11     338    (-,-) 
  add_1564_33_Y_add_1555_32_g188225/ZN -       B1->ZN R     OAI21_X2       2  3.8    19    27     364    (-,-) 
  g170387/ZN                           -       A->ZN  F     INV_X1         1  1.8     6     9     374    (-,-) 
  g170386/ZN                           -       A1->ZN R     NAND2_X1       1  1.9    10    14     388    (-,-) 
  g170385/ZN                           -       A1->ZN F     NAND3_X1       1  1.8    11    18     406    (-,-) 
  g162650/ZN                           -       A1->ZN R     NAND2_X1       1  1.4     9    14     420    (-,-) 
  reg_next_pc_reg[20]/D                -       -      R     DFF_X1         1    -     -     0     420    (-,-) 
#--------------------------------------------------------------------------------------------------------------



Path 4: VIOLATED (-202 ps) Setup Check with Pin reg_next_pc_reg[18]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[18]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      32                  
     Required Time:=     218                  
      Launch Clock:-       0                  
         Data Path:-     420                  
             Slack:=    -202                  

#------------------------------------------------------------------------------------------------------------
#           Timing Point             Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  latched_store_reg/CK               -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q                -       CK->Q  R     DFF_X1         2  4.4    14    91      91    (-,-) 
  g171853/ZN                         -       A1->ZN F     NAND2_X2       1  6.0    10    17     108    (-,-) 
  fopt171852/ZN                      -       A->ZN  R     INV_X4         3 17.5    13    20     128    (-,-) 
  g179723/ZN                         -       A->ZN  F     INV_X8        22 51.8     9    17     145    (-,-) 
  fopt48/ZN                          -       A->ZN  R     INV_X4         4 16.1    12    19     164    (-,-) 
  g81295__5953/ZN                    -       A1->ZN F     NAND2_X2       2  5.0     9    15     179    (-,-) 
  g45/ZN                             -       A1->ZN R     NAND2_X2       4  8.2    15    21     200    (-,-) 
  g188213/ZN                         -       A2->ZN F     NAND3_X2       1  3.2    11    22     222    (-,-) 
  g188212/ZN                         -       A1->ZN R     NAND2_X2       2  4.6    11    17     239    (-,-) 
  g188211/ZN                         -       A1->ZN F     NAND2_X2       1  6.0     9    16     255    (-,-) 
  g142/ZN                            -       A1->ZN R     NAND2_X4       1  6.6     9    14     270    (-,-) 
  add_1564_33_Y_add_1555_32_g1045/ZN -       A->ZN  F     INV_X4         2  7.7     4     8     278    (-,-) 
  g43_195652/ZN                      -       A1->ZN R     NAND2_X4       2  9.6    11    14     292    (-,-) 
  g171421_dup/ZN                     -       A1->ZN F     NAND2_X4       2  9.2     8    14     307    (-,-) 
  g195657/ZN                         -       A2->ZN R     NAND2_X4       1 12.1    12    20     326    (-,-) 
  fopt188218/ZN                      -       A->ZN  F     INV_X8        11 23.3     6    11     338    (-,-) 
  g188226/ZN                         -       B1->ZN R     OAI21_X2       2  3.8    19    27     364    (-,-) 
  g170362/ZN                         -       A->ZN  F     INV_X1         1  1.8     6     9     374    (-,-) 
  g170361/ZN                         -       A1->ZN R     NAND2_X1       1  1.9    10    14     388    (-,-) 
  g170360/ZN                         -       A1->ZN F     NAND3_X1       1  1.8    11    18     406    (-,-) 
  g162648/ZN                         -       A1->ZN R     NAND2_X1       1  1.4     9    14     420    (-,-) 
  reg_next_pc_reg[18]/D              -       -      R     DFF_X1         1    -     -     0     420    (-,-) 
#------------------------------------------------------------------------------------------------------------



Path 5: VIOLATED (-202 ps) Setup Check with Pin reg_next_pc_reg[17]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[17]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      32                  
     Required Time:=     218                  
      Launch Clock:-       0                  
         Data Path:-     420                  
             Slack:=    -202                  

#------------------------------------------------------------------------------------------------------------
#           Timing Point             Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  latched_store_reg/CK               -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q                -       CK->Q  R     DFF_X1         2  4.4    14    91      91    (-,-) 
  g171853/ZN                         -       A1->ZN F     NAND2_X2       1  6.0    10    17     108    (-,-) 
  fopt171852/ZN                      -       A->ZN  R     INV_X4         3 17.5    13    20     128    (-,-) 
  g179723/ZN                         -       A->ZN  F     INV_X8        22 51.8     9    17     145    (-,-) 
  fopt48/ZN                          -       A->ZN  R     INV_X4         4 16.1    12    19     164    (-,-) 
  g81295__5953/ZN                    -       A1->ZN F     NAND2_X2       2  5.0     9    15     179    (-,-) 
  g45/ZN                             -       A1->ZN R     NAND2_X2       4  8.2    15    21     200    (-,-) 
  g188213/ZN                         -       A2->ZN F     NAND3_X2       1  3.2    11    22     222    (-,-) 
  g188212/ZN                         -       A1->ZN R     NAND2_X2       2  4.6    11    17     239    (-,-) 
  g188211/ZN                         -       A1->ZN F     NAND2_X2       1  6.0     9    16     255    (-,-) 
  g142/ZN                            -       A1->ZN R     NAND2_X4       1  6.6     9    14     270    (-,-) 
  add_1564_33_Y_add_1555_32_g1045/ZN -       A->ZN  F     INV_X4         2  7.7     4     8     278    (-,-) 
  g43_195652/ZN                      -       A1->ZN R     NAND2_X4       2  9.6    11    14     292    (-,-) 
  g171421_dup/ZN                     -       A1->ZN F     NAND2_X4       2  9.2     8    14     307    (-,-) 
  g195657/ZN                         -       A2->ZN R     NAND2_X4       1 12.1    12    20     326    (-,-) 
  fopt188218/ZN                      -       A->ZN  F     INV_X8        11 23.3     6    11     338    (-,-) 
  g188224/ZN                         -       B1->ZN R     OAI21_X2       2  3.8    19    27     364    (-,-) 
  g50/ZN                             -       A->ZN  F     INV_X1         1  1.8     6     9     374    (-,-) 
  g48/ZN                             -       A1->ZN R     NAND2_X1       1  1.9    10    14     388    (-,-) 
  g46/ZN                             -       A1->ZN F     NAND3_X1       1  1.8    11    18     406    (-,-) 
  g162647/ZN                         -       A1->ZN R     NAND2_X1       1  1.4     9    14     420    (-,-) 
  reg_next_pc_reg[17]/D              -       -      R     DFF_X1         1    -     -     0     420    (-,-) 
#------------------------------------------------------------------------------------------------------------



Path 6: VIOLATED (-202 ps) Setup Check with Pin reg_next_pc_reg[29]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) reg_next_pc_reg[29]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     412                  
             Slack:=    -202                  

#--------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  latched_store_reg/CK                 -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q                  -       CK->Q  R     DFF_X1         2  4.4    14    91      91    (-,-) 
  g171853/ZN                           -       A1->ZN F     NAND2_X2       1  6.0    10    17     108    (-,-) 
  fopt171852/ZN                        -       A->ZN  R     INV_X4         3 17.5    13    20     128    (-,-) 
  g179723/ZN                           -       A->ZN  F     INV_X8        22 51.8     9    17     145    (-,-) 
  g81801__188146/ZN                    -       A1->ZN R     NAND2_X1       3  6.6    20    27     172    (-,-) 
  g188150/ZN                           -       A2->ZN F     NAND3_X2       3 10.1    20    34     206    (-,-) 
  g188151/ZN                           -       A2->ZN R     NAND2_X4       1  6.6    11    22     228    (-,-) 
  g171599/ZN                           -       A->ZN  F     INV_X4         2  9.3     5     9     237    (-,-) 
  g188167/ZN                           -       A2->ZN R     NAND2_X2       1  3.4     9    15     252    (-,-) 
  g171006/ZN                           -       A1->ZN F     NAND2_X2       1  6.0    10    16     267    (-,-) 
  fopt176255/ZN                        -       A->ZN  R     INV_X4         1  6.5     7    13     281    (-,-) 
  g171420/ZN                           -       A2->ZN F     NAND2_X4       3  9.4     8    15     295    (-,-) 
  g171419/ZN                           -       A->ZN  R     INV_X4         3 11.4    10    15     311    (-,-) 
  add_1564_33_Y_add_1555_32_g195655/ZN -       A1->ZN F     NAND2_X2       3  5.2     9    15     325    (-,-) 
  add_1564_33_Y_add_1555_32_g169635/ZN -       A1->ZN R     NAND2_X1       2  3.7    14    19     345    (-,-) 
  g66/ZN                               -       A1->ZN F     NAND2_X1       1  1.8     8    14     359    (-,-) 
  g170449/ZN                           -       A1->ZN R     NAND2_X1       1  1.9    10    14     373    (-,-) 
  g170448/ZN                           -       A1->ZN F     NAND2_X1       1  1.8     7    13     386    (-,-) 
  g183422/ZN                           -       A1->ZN R     NAND2_X1       1  1.9    10    14     400    (-,-) 
  g161846/ZN                           -       A1->ZN F     NAND2_X1       1  1.4     7    12     412    (-,-) 
  reg_next_pc_reg[29]/D                -       -      F     DFF_X1         1    -     -     0     412    (-,-) 
#--------------------------------------------------------------------------------------------------------------



Path 7: VIOLATED (-201 ps) Setup Check with Pin reg_next_pc_reg[27]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[27]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      32                  
     Required Time:=     218                  
      Launch Clock:-       0                  
         Data Path:-     420                  
             Slack:=    -201                  

#--------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  latched_store_reg/CK                 -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q                  -       CK->Q  F     DFF_X1         2  4.1     9    83      83    (-,-) 
  g171853/ZN                           -       A1->ZN R     NAND2_X2       1  6.6    13    18     102    (-,-) 
  fopt171852/ZN                        -       A->ZN  F     INV_X4         3 15.9     7    13     114    (-,-) 
  g179723/ZN                           -       A->ZN  R     INV_X8        22 55.9    19    26     140    (-,-) 
  g180093/Z                            -       A->Z   R     BUF_X2         4  8.9    13    32     172    (-,-) 
  g81875__187476/ZN                    -       A1->ZN F     NAND2_X1       1  3.4    10    18     189    (-,-) 
  g187474/ZN                           -       A2->ZN R     NAND2_X2       3  8.9    16    24     214    (-,-) 
  add_1564_33_Y_add_1555_32_g187477/ZN -       A1->ZN R     OR2_X4         4 11.8    10    28     241    (-,-) 
  g170680/ZN                           -       A1->ZN F     NAND2_X4       5 16.9    12    18     260    (-,-) 
  add_1564_33_Y_add_1555_32_g170225/ZN -       A1->ZN F     OR2_X4         2  3.7     8    40     300    (-,-) 
  add_1564_33_Y_add_1555_32_g1040/ZN   -       A2->ZN R     NOR2_X1        1  2.0    17    29     329    (-,-) 
  add_1564_33_Y_add_1555_32_g170214/ZN -       A2->ZN F     NAND2_X1       2  3.6    10    20     349    (-,-) 
  g170445/ZN                           -       A2->ZN R     NAND2_X1       1  1.9    10    18     367    (-,-) 
  g170444/ZN                           -       A1->ZN F     NAND2_X1       1  1.8     7    13     380    (-,-) 
  g170443/ZN                           -       A1->ZN R     NAND2_X1       1  1.9    10    14     394    (-,-) 
  g164970/ZN                           -       A1->ZN F     NAND2_X1       1  1.8     7    13     407    (-,-) 
  g162657/ZN                           -       A1->ZN R     NAND2_X1       1  1.4    10    13     420    (-,-) 
  reg_next_pc_reg[27]/D                -       -      R     DFF_X1         1    -     -     0     420    (-,-) 
#--------------------------------------------------------------------------------------------------------------



Path 8: VIOLATED (-201 ps) Setup Check with Pin reg_next_pc_reg[31]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      32                  
     Required Time:=     218                  
      Launch Clock:-       0                  
         Data Path:-     420                  
             Slack:=    -201                  

#------------------------------------------------------------------------------------------------------------
#           Timing Point             Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  latched_store_reg/CK               -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q                -       CK->Q  R     DFF_X1         2  4.4    14    91      91    (-,-) 
  g171853/ZN                         -       A1->ZN F     NAND2_X2       1  6.0    10    17     108    (-,-) 
  fopt171852/ZN                      -       A->ZN  R     INV_X4         3 17.5    13    20     128    (-,-) 
  fopt174219/ZN                      -       A->ZN  F     INV_X1         3  6.6     9    16     144    (-,-) 
  fopt174225/ZN                      -       A->ZN  R     INV_X2         6 14.2    19    26     170    (-,-) 
  g174231/ZN                         -       A1->ZN F     NAND3_X1       1  3.5    15    26     197    (-,-) 
  g81216__7344/ZN                    -       A3->ZN R     NAND3_X2       3  5.6    15    26     223    (-,-) 
  add_1564_33_Y_add_1555_32_g1259/ZN -       A1->ZN R     OR2_X2         2  5.6    10    27     250    (-,-) 
  g170556/ZN                         -       A2->ZN F     NAND2_X2       2  4.7     8    15     266    (-,-) 
  g195698/ZN                         -       A1->ZN R     NOR2_X2        1  3.8    16    24     289    (-,-) 
  g170581/ZN                         -       A2->ZN F     NAND2_X2       2  5.3    10    18     307    (-,-) 
  g170550/ZN                         -       B2->ZN R     OAI21_X1       1  2.0    20    33     341    (-,-) 
  add_1564_33_Y_add_1555_32_g986/ZN  -       A->ZN  F     INV_X1         2  3.6     8    13     354    (-,-) 
  g99/ZN                             -       A->ZN  R     INV_X1         1  1.9     8    13     367    (-,-) 
  g95/ZN                             -       A1->ZN F     NAND2_X1       1  1.8    10    12     379    (-,-) 
  g171271/ZN                         -       A1->ZN R     NAND2_X1       1  1.9    10    15     394    (-,-) 
  g171270/ZN                         -       A1->ZN F     NAND2_X1       1  1.8     7    13     407    (-,-) 
  g171269/ZN                         -       A1->ZN R     NAND2_X1       1  1.4     9    13     420    (-,-) 
  reg_next_pc_reg[31]/D              -       -      R     DFF_X1         1    -     -     0     420    (-,-) 
#------------------------------------------------------------------------------------------------------------



Path 9: VIOLATED (-201 ps) Setup Check with Pin alu_out_q_reg[30]/CK->D
          Group: clk
     Startpoint: (R) reg_op1_reg[5]/CK
          Clock: (R) clk
       Endpoint: (F) alu_out_q_reg[30]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     409                  
             Slack:=    -201                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  reg_op1_reg[5]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_op1_reg[5]/Q    -       CK->Q  R     DFF_X1         3  8.8    23   100     100    (-,-) 
  fopt195160/ZN       -       A->ZN  F     INV_X2         4  9.7    10    16     116    (-,-) 
  g643/ZN             -       A1->ZN R     NAND2_X2       5  8.5    15    21     138    (-,-) 
  g81891__1840/ZN     -       A1->ZN F     NAND2_X1       2  7.6    18    28     165    (-,-) 
  g81647__6877/ZN     -       A1->ZN R     NOR2_X4        1  6.5    15    27     192    (-,-) 
  g180017/ZN          -       A2->ZN F     NAND2_X4       1  6.0     7    15     207    (-,-) 
  g180016/ZN          -       A1->ZN R     NAND2_X4       3 13.1    13    17     224    (-,-) 
  g81439__180020/ZN   -       A1->ZN F     NAND2_X4       1  6.0     7    13     237    (-,-) 
  g81428__170112/ZN   -       A1->ZN R     NAND2_X4       2  8.2    10    14     252    (-,-) 
  g170111/ZN          -       A1->ZN F     NAND2_X4       2  7.7     8    13     265    (-,-) 
  g174659/ZN          -       A1->ZN R     NAND2_X4       2  8.2    11    15     280    (-,-) 
  g174658/ZN          -       A1->ZN F     NAND2_X4       4 10.7     9    15     296    (-,-) 
  g69/ZN              -       B1->ZN R     AOI21_X1       2  3.9    32    37     333    (-,-) 
  g67/ZN              -       B1->ZN F     OAI21_X1       1  1.7    12    18     351    (-,-) 
  g157695__4296/ZN    -       B1->ZN R     AOI21_X1       1  1.9    22    28     380    (-,-) 
  g157667__2703/ZN    -       A->ZN  F     OAI211_X1      1  1.4    14    29     409    (-,-) 
  alu_out_q_reg[30]/D -       -      F     DFF_X1         1    -     -     0     409    (-,-) 
#---------------------------------------------------------------------------------------------



Path 10: VIOLATED (-201 ps) Setup Check with Pin latched_branch_reg/CK->D
          Group: clk
     Startpoint: (R) reg_op2_reg[11]/CK
          Clock: (R) clk
       Endpoint: (F) latched_branch_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     410                  
             Slack:=    -201                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  reg_op2_reg[11]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_op2_reg[11]/Q    -       CK->Q  R     DFFR_X1        2  3.8    14   105     105    (-,-) 
  g82021__2250/ZN      -       A1->ZN F     NAND2_X1       2  6.5    15    25     129    (-,-) 
  fopt168726/ZN        -       A->ZN  R     INV_X2         2  3.8     9    16     146    (-,-) 
  fopt168725/ZN        -       A->ZN  F     INV_X1         2  4.7     7    12     158    (-,-) 
  g171549/ZN           -       B1->ZN R     AOI21_X2       1  1.9    18    21     179    (-,-) 
  g164686/ZN           -       A1->ZN F     NAND2_X1       1  3.2    10    19     198    (-,-) 
  g171597/ZN           -       A1->ZN R     NAND2_X2       1  3.4     9    15     213    (-,-) 
  g171596/ZN           -       B1->ZN F     AOI21_X2       1  5.9    10    17     230    (-,-) 
  g240/ZN              -       A1->ZN R     NOR2_X4        1  7.2    16    24     254    (-,-) 
  g170727/ZN           -       A2->ZN F     NAND3_X4       2  6.1    11    22     276    (-,-) 
  g170712/ZN           -       A1->ZN R     NAND2_X2       1  3.4    10    16     292    (-,-) 
  g170711/ZN           -       A1->ZN F     NAND2_X2       2  4.9     8    15     306    (-,-) 
  g170710/ZN           -       A->ZN  R     INV_X2         1  3.8     8    13     319    (-,-) 
  g170708/ZN           -       A2->ZN F     NAND2_X2       1  6.0    10    16     335    (-,-) 
  g171163/ZN           -       A1->ZN R     NAND2_X4       1  6.6    10    15     350    (-,-) 
  g190078/ZN           -       A1->ZN F     NAND3_X4       2  7.6    12    19     369    (-,-) 
  g170539/ZN           -       A1->ZN R     NOR2_X4        4  7.6    16    26     394    (-,-) 
  g157654__1786/ZN     -       B1->ZN F     OAI21_X1       1  1.4    12    15     410    (-,-) 
  latched_branch_reg/D -       -      F     DFF_X1         1    -     -     0     410    (-,-) 
#----------------------------------------------------------------------------------------------



Path 11: VIOLATED (-201 ps) Setup Check with Pin reg_next_pc_reg[22]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) reg_next_pc_reg[22]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -201                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2  4.4    14    91      91    (-,-) 
  g171853/ZN            -       A1->ZN F     NAND2_X2       1  6.0    10    17     108    (-,-) 
  fopt171852/ZN         -       A->ZN  R     INV_X4         3 17.5    13    20     128    (-,-) 
  g179723/ZN            -       A->ZN  F     INV_X8        22 51.8     9    17     145    (-,-) 
  g81801__188146/ZN     -       A1->ZN R     NAND2_X1       3  6.6    20    27     172    (-,-) 
  g188150/ZN            -       A2->ZN F     NAND3_X2       3 10.1    20    34     206    (-,-) 
  g188151/ZN            -       A2->ZN R     NAND2_X4       1  6.6    11    22     228    (-,-) 
  g171599/ZN            -       A->ZN  F     INV_X4         2  9.3     5     9     237    (-,-) 
  g188167/ZN            -       A2->ZN R     NAND2_X2       1  3.4     9    15     252    (-,-) 
  g171006/ZN            -       A1->ZN F     NAND2_X2       1  6.0    10    16     267    (-,-) 
  fopt176255/ZN         -       A->ZN  R     INV_X4         1  6.5     7    13     281    (-,-) 
  g171420/ZN            -       A2->ZN F     NAND2_X4       3  9.4     8    15     295    (-,-) 
  fopt33/ZN             -       A->ZN  R     INV_X1         1  3.4    10    16     312    (-,-) 
  g195656/ZN            -       A1->ZN F     NAND2_X2       3  7.2    10    18     329    (-,-) 
  g170723/ZN            -       A1->ZN R     NAND2_X2       2  3.7    10    16     345    (-,-) 
  g170722/ZN            -       A1->ZN F     NAND2_X1       1  1.8     8    13     358    (-,-) 
  g174633/ZN            -       A1->ZN R     NAND2_X1       1  1.9    10    14     372    (-,-) 
  g174632/ZN            -       A1->ZN F     NAND2_X1       1  1.8     7    13     385    (-,-) 
  g164944/ZN            -       A1->ZN R     NAND2_X1       1  1.9    10    14     399    (-,-) 
  g162652/ZN            -       A1->ZN F     NAND2_X1       1  1.4     8    12     411    (-,-) 
  reg_next_pc_reg[22]/D -       -      F     DFF_X1         1    -     -     0     411    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 12: VIOLATED (-200 ps) Setup Check with Pin alu_out_q_reg[29]/CK->D
          Group: clk
     Startpoint: (R) reg_op1_reg[5]/CK
          Clock: (R) clk
       Endpoint: (F) alu_out_q_reg[29]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -200                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  reg_op1_reg[5]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_op1_reg[5]/Q    -       CK->Q  R     DFF_X1         3  8.8    23   100     100    (-,-) 
  fopt195160/ZN       -       A->ZN  F     INV_X2         4  9.7    10    16     116    (-,-) 
  g643/ZN             -       A1->ZN R     NAND2_X2       5  8.5    15    21     138    (-,-) 
  g81891__1840/ZN     -       A1->ZN F     NAND2_X1       2  7.6    18    28     165    (-,-) 
  g81647__6877/ZN     -       A1->ZN R     NOR2_X4        1  6.5    15    27     192    (-,-) 
  g180017/ZN          -       A2->ZN F     NAND2_X4       1  6.0     7    15     207    (-,-) 
  g180016/ZN          -       A1->ZN R     NAND2_X4       3 13.1    13    17     224    (-,-) 
  g81439__180020/ZN   -       A1->ZN F     NAND2_X4       1  6.0     7    13     237    (-,-) 
  g81428__170112/ZN   -       A1->ZN R     NAND2_X4       2  8.2    10    14     252    (-,-) 
  g170111/ZN          -       A1->ZN F     NAND2_X4       2  7.7     8    13     265    (-,-) 
  g174659/ZN          -       A1->ZN R     NAND2_X4       2  8.2    11    15     280    (-,-) 
  g174658/ZN          -       A1->ZN F     NAND2_X4       4 10.7     9    15     296    (-,-) 
  g174090/ZN          -       A1->ZN R     NAND2_X4       4 11.9    12    18     313    (-,-) 
  g174089/ZN          -       A1->ZN F     NAND2_X2       3  6.7    10    18     330    (-,-) 
  g311/ZN             -       A1->ZN R     NAND2_X2       2  3.7    10    16     346    (-,-) 
  g308/ZN             -       A1->ZN F     NAND2_X1       1  1.8     7    13     359    (-,-) 
  g74/ZN              -       A1->ZN R     NAND2_X1       1  1.9    10    14     373    (-,-) 
  g170732/ZN          -       A1->ZN F     NAND2_X1       1  1.8     8    13     386    (-,-) 
  g170731/ZN          -       A->ZN  R     INV_X1         1  2.0     8    13     399    (-,-) 
  g170730/ZN          -       A2->ZN F     NAND2_X1       1  1.4     7    12     411    (-,-) 
  alu_out_q_reg[29]/D -       -      F     DFF_X1         1    -     -     0     411    (-,-) 
#---------------------------------------------------------------------------------------------



Path 13: VIOLATED (-200 ps) Setup Check with Pin mem_do_rinst_reg/CK->D
          Group: clk
     Startpoint: (R) reg_op2_reg[11]/CK
          Clock: (R) clk
       Endpoint: (F) mem_do_rinst_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     410                  
             Slack:=    -200                  

#--------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  reg_op2_reg[11]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_op2_reg[11]/Q  -       CK->Q  R     DFFR_X1        2  3.8    14   105     105    (-,-) 
  g82021__2250/ZN    -       A1->ZN F     NAND2_X1       2  6.5    15    25     129    (-,-) 
  fopt168726/ZN      -       A->ZN  R     INV_X2         2  3.8     9    16     146    (-,-) 
  fopt168725/ZN      -       A->ZN  F     INV_X1         2  4.7     7    12     158    (-,-) 
  g171549/ZN         -       B1->ZN R     AOI21_X2       1  1.9    18    21     179    (-,-) 
  g164686/ZN         -       A1->ZN F     NAND2_X1       1  3.2    10    19     198    (-,-) 
  g171597/ZN         -       A1->ZN R     NAND2_X2       1  3.4     9    15     213    (-,-) 
  g171596/ZN         -       B1->ZN F     AOI21_X2       1  5.9    10    17     230    (-,-) 
  g240/ZN            -       A1->ZN R     NOR2_X4        1  7.2    16    24     254    (-,-) 
  g170727/ZN         -       A2->ZN F     NAND3_X4       2  6.1    11    22     276    (-,-) 
  g170712/ZN         -       A1->ZN R     NAND2_X2       1  3.4    10    16     292    (-,-) 
  g170711/ZN         -       A1->ZN F     NAND2_X2       2  4.9     8    15     306    (-,-) 
  g170710/ZN         -       A->ZN  R     INV_X2         1  3.8     8    13     319    (-,-) 
  g170708/ZN         -       A2->ZN F     NAND2_X2       1  6.0    10    16     335    (-,-) 
  g171163/ZN         -       A1->ZN R     NAND2_X4       1  6.6    10    15     350    (-,-) 
  g190078/ZN         -       A1->ZN F     NAND3_X4       2  7.6    12    19     369    (-,-) 
  g170539/ZN         -       A1->ZN R     NOR2_X4        4  7.6    16    26     394    (-,-) 
  g157660__194922/ZN -       B1->ZN F     OAI21_X1       1  1.4     9    15     410    (-,-) 
  mem_do_rinst_reg/D -       -      F     DFF_X1         1    -     -     0     410    (-,-) 
#--------------------------------------------------------------------------------------------



Path 14: VIOLATED (-200 ps) Setup Check with Pin alu_out_q_reg[0]/CK->D
          Group: clk
     Startpoint: (R) reg_op2_reg[11]/CK
          Clock: (R) clk
       Endpoint: (F) alu_out_q_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     410                  
             Slack:=    -200                  

#--------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  reg_op2_reg[11]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_op2_reg[11]/Q  -       CK->Q  R     DFFR_X1        2  3.8    14   105     105    (-,-) 
  g82021__2250/ZN    -       A1->ZN F     NAND2_X1       2  6.5    15    25     129    (-,-) 
  fopt168726/ZN      -       A->ZN  R     INV_X2         2  3.8     9    16     146    (-,-) 
  fopt168725/ZN      -       A->ZN  F     INV_X1         2  4.7     7    12     158    (-,-) 
  g171549/ZN         -       B1->ZN R     AOI21_X2       1  1.9    18    21     179    (-,-) 
  g164686/ZN         -       A1->ZN F     NAND2_X1       1  3.2    10    19     198    (-,-) 
  g171597/ZN         -       A1->ZN R     NAND2_X2       1  3.4     9    15     213    (-,-) 
  g171596/ZN         -       B1->ZN F     AOI21_X2       1  5.9    10    17     230    (-,-) 
  g240/ZN            -       A1->ZN R     NOR2_X4        1  7.2    16    24     254    (-,-) 
  g170727/ZN         -       A2->ZN F     NAND3_X4       2  6.1    11    22     276    (-,-) 
  g170712/ZN         -       A1->ZN R     NAND2_X2       1  3.4    10    16     292    (-,-) 
  g170711/ZN         -       A1->ZN F     NAND2_X2       2  4.9     8    15     306    (-,-) 
  g170710/ZN         -       A->ZN  R     INV_X2         1  3.8     8    13     319    (-,-) 
  g170708/ZN         -       A2->ZN F     NAND2_X2       1  6.0    10    16     335    (-,-) 
  g171163/ZN         -       A1->ZN R     NAND2_X4       1  6.6    10    15     350    (-,-) 
  g190078/ZN         -       A1->ZN F     NAND3_X4       2  7.6    12    19     369    (-,-) 
  g170539/ZN         -       A1->ZN R     NOR2_X4        4  7.6    16    26     394    (-,-) 
  g157658__5953/ZN   -       B1->ZN F     OAI21_X1       1  1.4     9    15     410    (-,-) 
  alu_out_q_reg[0]/D -       -      F     DFF_X1         1    -     -     0     410    (-,-) 
#--------------------------------------------------------------------------------------------



Path 15: VIOLATED (-200 ps) Setup Check with Pin latched_store_reg/CK->D
          Group: clk
     Startpoint: (R) reg_op2_reg[11]/CK
          Clock: (R) clk
       Endpoint: (F) latched_store_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     410                  
             Slack:=    -200                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  reg_op2_reg[11]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_op2_reg[11]/Q   -       CK->Q  R     DFFR_X1        2  3.8    14   105     105    (-,-) 
  g82021__2250/ZN     -       A1->ZN F     NAND2_X1       2  6.5    15    25     129    (-,-) 
  fopt168726/ZN       -       A->ZN  R     INV_X2         2  3.8     9    16     146    (-,-) 
  fopt168725/ZN       -       A->ZN  F     INV_X1         2  4.7     7    12     158    (-,-) 
  g171549/ZN          -       B1->ZN R     AOI21_X2       1  1.9    18    21     179    (-,-) 
  g164686/ZN          -       A1->ZN F     NAND2_X1       1  3.2    10    19     198    (-,-) 
  g171597/ZN          -       A1->ZN R     NAND2_X2       1  3.4     9    15     213    (-,-) 
  g171596/ZN          -       B1->ZN F     AOI21_X2       1  5.9    10    17     230    (-,-) 
  g240/ZN             -       A1->ZN R     NOR2_X4        1  7.2    16    24     254    (-,-) 
  g170727/ZN          -       A2->ZN F     NAND3_X4       2  6.1    11    22     276    (-,-) 
  g170712/ZN          -       A1->ZN R     NAND2_X2       1  3.4    10    16     292    (-,-) 
  g170711/ZN          -       A1->ZN F     NAND2_X2       2  4.9     8    15     306    (-,-) 
  g170710/ZN          -       A->ZN  R     INV_X2         1  3.8     8    13     319    (-,-) 
  g170708/ZN          -       A2->ZN F     NAND2_X2       1  6.0    10    16     335    (-,-) 
  g171163/ZN          -       A1->ZN R     NAND2_X4       1  6.6    10    15     350    (-,-) 
  g190078/ZN          -       A1->ZN F     NAND3_X4       2  7.6    12    19     369    (-,-) 
  g170539/ZN          -       A1->ZN R     NOR2_X4        4  7.6    16    26     394    (-,-) 
  g157659__5703/ZN    -       B1->ZN F     OAI21_X1       1  1.4     9    15     410    (-,-) 
  latched_store_reg/D -       -      F     DFF_X1         1    -     -     0     410    (-,-) 
#---------------------------------------------------------------------------------------------



Path 16: VIOLATED (-200 ps) Setup Check with Pin reg_next_pc_reg[23]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) reg_next_pc_reg[23]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     410                  
             Slack:=    -200                  

#--------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  latched_store_reg/CK                 -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q                  -       CK->Q  R     DFF_X1         2  4.4    14    91      91    (-,-) 
  g171853/ZN                           -       A1->ZN F     NAND2_X2       1  6.0    10    17     108    (-,-) 
  fopt171852/ZN                        -       A->ZN  R     INV_X4         3 17.5    13    20     128    (-,-) 
  g179723/ZN                           -       A->ZN  F     INV_X8        22 51.8     9    17     145    (-,-) 
  fopt48/ZN                            -       A->ZN  R     INV_X4         4 16.1    12    19     164    (-,-) 
  g81295__5953/ZN                      -       A1->ZN F     NAND2_X2       2  5.0     9    15     179    (-,-) 
  g45/ZN                               -       A1->ZN R     NAND2_X2       4  8.2    15    21     200    (-,-) 
  g188213/ZN                           -       A2->ZN F     NAND3_X2       1  3.2    11    22     222    (-,-) 
  g188212/ZN                           -       A1->ZN R     NAND2_X2       2  4.6    11    17     239    (-,-) 
  g188211/ZN                           -       A1->ZN F     NAND2_X2       1  6.0     9    16     255    (-,-) 
  g142/ZN                              -       A1->ZN R     NAND2_X4       1  6.6     9    14     270    (-,-) 
  add_1564_33_Y_add_1555_32_g1045/ZN   -       A->ZN  F     INV_X4         2  7.7     4     8     278    (-,-) 
  g43_195652/ZN                        -       A1->ZN R     NAND2_X4       2  9.6    11    14     292    (-,-) 
  g195651/ZN                           -       A1->ZN F     NAND2_X2       3  6.8    10    17     309    (-,-) 
  add_1564_33_Y_add_1555_32_g195655/ZN -       A2->ZN R     NAND2_X2       3  5.6    12    20     329    (-,-) 
  g170479/ZN                           -       A1->ZN F     NAND2_X1       2  3.5    10    18     347    (-,-) 
  g170480/ZN                           -       A1->ZN R     NAND3_X1       1  2.0    12    17     364    (-,-) 
  g170614/ZN                           -       A->ZN  F     INV_X1         1  3.0     6    10     374    (-,-) 
  g186716/ZN                           -       B1->ZN R     OAI21_X2       1  1.9    15    22     396    (-,-) 
  g162653/ZN                           -       A1->ZN F     NAND2_X1       1  1.4     8    14     410    (-,-) 
  reg_next_pc_reg[23]/D                -       -      F     DFF_X1         1    -     -     0     410    (-,-) 
#--------------------------------------------------------------------------------------------------------------



Path 17: VIOLATED (-199 ps) Setup Check with Pin reg_next_pc_reg[21]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) reg_next_pc_reg[21]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      41                  
     Required Time:=     209                  
      Launch Clock:-       0                  
         Data Path:-     409                  
             Slack:=    -199                  

#------------------------------------------------------------------------------------------------------------
#           Timing Point             Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  latched_store_reg/CK               -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q                -       CK->Q  R     DFF_X1         2  4.4    14    91      91    (-,-) 
  g171853/ZN                         -       A1->ZN F     NAND2_X2       1  6.0    10    17     108    (-,-) 
  fopt171852/ZN                      -       A->ZN  R     INV_X4         3 17.5    13    20     128    (-,-) 
  g179723/ZN                         -       A->ZN  F     INV_X8        22 51.8     9    17     145    (-,-) 
  fopt48/ZN                          -       A->ZN  R     INV_X4         4 16.1    12    19     164    (-,-) 
  g81295__5953/ZN                    -       A1->ZN F     NAND2_X2       2  5.0     9    15     179    (-,-) 
  g45/ZN                             -       A1->ZN R     NAND2_X2       4  8.2    15    21     200    (-,-) 
  g188213/ZN                         -       A2->ZN F     NAND3_X2       1  3.2    11    22     222    (-,-) 
  g188212/ZN                         -       A1->ZN R     NAND2_X2       2  4.6    11    17     239    (-,-) 
  g188211/ZN                         -       A1->ZN F     NAND2_X2       1  6.0     9    16     255    (-,-) 
  g142/ZN                            -       A1->ZN R     NAND2_X4       1  6.6     9    14     270    (-,-) 
  add_1564_33_Y_add_1555_32_g1045/ZN -       A->ZN  F     INV_X4         2  7.7     4     8     278    (-,-) 
  g43_195652/ZN                      -       A1->ZN R     NAND2_X4       2  9.6    11    14     292    (-,-) 
  g171421_dup/ZN                     -       A1->ZN F     NAND2_X4       2  9.2     8    14     307    (-,-) 
  g195657/ZN                         -       A2->ZN R     NAND2_X4       1 12.1    12    20     326    (-,-) 
  fopt188218/ZN                      -       A->ZN  F     INV_X8        11 23.3     6    11     338    (-,-) 
  g188227/ZN                         -       B1->ZN R     OAI21_X2       2  3.8    19    27     364    (-,-) 
  g170975/ZN                         -       A1->ZN F     NAND2_X1       1  1.8     9    16     380    (-,-) 
  g187632/ZN                         -       A1->ZN R     NAND2_X1       1  2.0    11    15     395    (-,-) 
  g170971/ZN                         -       B1->ZN F     OAI21_X1       1  1.4    10    13     409    (-,-) 
  reg_next_pc_reg[21]/D              -       -      F     DFF_X1         1    -     -     0     409    (-,-) 
#------------------------------------------------------------------------------------------------------------



Path 18: VIOLATED (-199 ps) Setup Check with Pin decoder_trigger_reg/CK->D
          Group: clk
     Startpoint: (R) reg_op1_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) decoder_trigger_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     409                  
             Slack:=    -199                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  reg_op1_reg[13]/CK    -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_op1_reg[13]/QN    -       CK->QN F     DFF_X1         2  4.9    16    71      71    (-,-) 
  g184478/ZN            -       A->ZN  R     INV_X2         5 10.8    15    25      97    (-,-) 
  g82511/ZN             -       A->ZN  F     INV_X2         4  8.3     8    14     110    (-,-) 
  g170564/ZN            -       A2->ZN R     NAND2_X2       3  9.0    16    23     133    (-,-) 
  g171257/ZN            -       A2->ZN F     NAND2_X2       1  6.0     9    18     152    (-,-) 
  g171256/ZN            -       A->ZN  R     INV_X4         3 12.5    10    17     168    (-,-) 
  g171260/ZN            -       A1->ZN F     NAND2_X1       1  3.2    10    16     184    (-,-) 
  g165744/ZN            -       A->ZN  R     INV_X2         2  5.7    10    16     201    (-,-) 
  g171443/ZN            -       A2->ZN F     NAND2_X1       1  1.7     7    14     214    (-,-) 
  g171442/ZN            -       A1->ZN R     NOR2_X1        1  3.8    25    33     247    (-,-) 
  g171438/ZN            -       A2->ZN F     NAND2_X2       1  6.5    11    21     268    (-,-) 
  g170727/ZN            -       A1->ZN R     NAND3_X4       2  6.7    12    17     285    (-,-) 
  g170712/ZN            -       A1->ZN F     NAND2_X2       1  3.2    10    13     299    (-,-) 
  g170711/ZN            -       A1->ZN R     NAND2_X2       2  5.5    12    18     317    (-,-) 
  g170710/ZN            -       A->ZN  F     INV_X2         1  3.4     5     8     325    (-,-) 
  g170708/ZN            -       A2->ZN R     NAND2_X2       1  6.3    13    18     343    (-,-) 
  g171163/ZN            -       A1->ZN F     NAND2_X4       1  6.5     7    13     356    (-,-) 
  g190078/ZN            -       A1->ZN R     NAND3_X4       2  9.0    13    17     373    (-,-) 
  g170535/ZN            -       A->ZN  F     INV_X1         1  1.9     5     9     382    (-,-) 
  g170534/ZN            -       A1->ZN R     NAND3_X1       1  1.9    12    14     396    (-,-) 
  g183082/ZN            -       A1->ZN F     NAND2_X1       1  1.4     8    13     409    (-,-) 
  decoder_trigger_reg/D -       -      F     DFF_X1         1    -     -     0     409    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 19: VIOLATED (-198 ps) Setup Check with Pin reg_next_pc_reg[10]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      32                  
     Required Time:=     218                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -198                  

#------------------------------------------------------------------------------------------------------------
#           Timing Point             Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  latched_store_reg/CK               -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q                -       CK->Q  R     DFF_X1         2  4.4    14    91      91    (-,-) 
  g171853/ZN                         -       A1->ZN F     NAND2_X2       1  6.0    10    17     108    (-,-) 
  fopt171852/ZN                      -       A->ZN  R     INV_X4         3 17.5    13    20     128    (-,-) 
  g179723/ZN                         -       A->ZN  F     INV_X8        22 51.8     9    17     145    (-,-) 
  fopt48/ZN                          -       A->ZN  R     INV_X4         4 16.1    12    19     164    (-,-) 
  g81295__5953/ZN                    -       A1->ZN F     NAND2_X2       2  5.0     9    15     179    (-,-) 
  g45/ZN                             -       A1->ZN R     NAND2_X2       4  8.2    15    21     200    (-,-) 
  g188213/ZN                         -       A2->ZN F     NAND3_X2       1  3.2    11    22     222    (-,-) 
  g188212/ZN                         -       A1->ZN R     NAND2_X2       2  4.6    11    17     239    (-,-) 
  g188211/ZN                         -       A1->ZN F     NAND2_X2       1  6.0     9    16     255    (-,-) 
  g142/ZN                            -       A1->ZN R     NAND2_X4       1  6.6     9    14     270    (-,-) 
  add_1564_33_Y_add_1555_32_g1045/ZN -       A->ZN  F     INV_X4         2  7.7     4     8     278    (-,-) 
  g170665/ZN                         -       A1->ZN R     NAND2_X1       1  3.6    14    17     295    (-,-) 
  fopt168751/ZN                      -       A->ZN  F     INV_X2         2  8.3     7    13     308    (-,-) 
  g175336/ZN                         -       A->ZN  R     INV_X4         5 13.7    11    17     325    (-,-) 
  g174648/ZN                         -       A->ZN  F     INV_X4         5  9.5     5     9     334    (-,-) 
  g210/ZN                            -       B1->ZN R     OAI21_X1       1  1.9    19    26     360    (-,-) 
  g209/ZN                            -       A1->ZN F     NAND2_X1       1  1.8     9    16     376    (-,-) 
  g208/ZN                            -       A1->ZN R     NAND2_X1       1  1.9    10    15     391    (-,-) 
  g164961/ZN                         -       A1->ZN F     NAND2_X1       1  1.8     7    13     404    (-,-) 
  g162639/ZN                         -       A1->ZN R     NAND2_X1       1  1.4    10    13     417    (-,-) 
  reg_next_pc_reg[10]/D              -       -      R     DFF_X1         1    -     -     0     417    (-,-) 
#------------------------------------------------------------------------------------------------------------



Path 20: VIOLATED (-198 ps) Setup Check with Pin reg_next_pc_reg[12]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      32                  
     Required Time:=     218                  
      Launch Clock:-       0                  
         Data Path:-     417                  
             Slack:=    -198                  

#------------------------------------------------------------------------------------------------------------
#           Timing Point             Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  latched_store_reg/CK               -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q                -       CK->Q  R     DFF_X1         2  4.4    14    91      91    (-,-) 
  g171853/ZN                         -       A1->ZN F     NAND2_X2       1  6.0    10    17     108    (-,-) 
  fopt171852/ZN                      -       A->ZN  R     INV_X4         3 17.5    13    20     128    (-,-) 
  g179723/ZN                         -       A->ZN  F     INV_X8        22 51.8     9    17     145    (-,-) 
  fopt48/ZN                          -       A->ZN  R     INV_X4         4 16.1    12    19     164    (-,-) 
  g81295__5953/ZN                    -       A1->ZN F     NAND2_X2       2  5.0     9    15     179    (-,-) 
  g45/ZN                             -       A1->ZN R     NAND2_X2       4  8.2    15    21     200    (-,-) 
  g188213/ZN                         -       A2->ZN F     NAND3_X2       1  3.2    11    22     222    (-,-) 
  g188212/ZN                         -       A1->ZN R     NAND2_X2       2  4.6    11    17     239    (-,-) 
  g188211/ZN                         -       A1->ZN F     NAND2_X2       1  6.0     9    16     255    (-,-) 
  g142/ZN                            -       A1->ZN R     NAND2_X4       1  6.6     9    14     270    (-,-) 
  add_1564_33_Y_add_1555_32_g1045/ZN -       A->ZN  F     INV_X4         2  7.7     4     8     278    (-,-) 
  g170665/ZN                         -       A1->ZN R     NAND2_X1       1  3.6    14    17     295    (-,-) 
  fopt168751/ZN                      -       A->ZN  F     INV_X2         2  8.3     7    13     308    (-,-) 
  g175336/ZN                         -       A->ZN  R     INV_X4         5 13.7    11    17     325    (-,-) 
  g174648/ZN                         -       A->ZN  F     INV_X4         5  9.5     5     9     334    (-,-) 
  g174646/ZN                         -       B1->ZN R     OAI21_X1       1  1.9    19    26     360    (-,-) 
  g170417/ZN                         -       A1->ZN F     NAND2_X1       1  1.8     9    16     376    (-,-) 
  g170416/ZN                         -       A1->ZN R     NAND2_X1       1  1.9    10    15     391    (-,-) 
  g164963/ZN                         -       A1->ZN F     NAND2_X1       1  1.8     7    13     404    (-,-) 
  g162641/ZN                         -       A1->ZN R     NAND2_X1       1  1.4     9    13     417    (-,-) 
  reg_next_pc_reg[12]/D              -       -      R     DFF_X1         1    -     -     0     417    (-,-) 
#------------------------------------------------------------------------------------------------------------



Path 21: VIOLATED (-198 ps) Setup Check with Pin reg_next_pc_reg[11]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) reg_next_pc_reg[11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     408                  
             Slack:=    -198                  

#------------------------------------------------------------------------------------------------------------
#           Timing Point             Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  latched_store_reg/CK               -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q                -       CK->Q  R     DFF_X1         2  4.4    14    91      91    (-,-) 
  g171853/ZN                         -       A1->ZN F     NAND2_X2       1  6.0    10    17     108    (-,-) 
  fopt171852/ZN                      -       A->ZN  R     INV_X4         3 17.5    13    20     128    (-,-) 
  g179723/ZN                         -       A->ZN  F     INV_X8        22 51.8     9    17     145    (-,-) 
  g170589/ZN                         -       A1->ZN R     NAND2_X1       2  7.0    21    28     172    (-,-) 
  g171565/ZN                         -       A1->ZN F     NAND3_X2       2  5.1    14    25     197    (-,-) 
  g171564/ZN                         -       A2->ZN R     NAND2_X2       2  5.5    12    22     219    (-,-) 
  g171453/ZN                         -       A->ZN  F     INV_X1         1  3.4     6    11     230    (-,-) 
  g188211/ZN                         -       A2->ZN R     NAND2_X2       1  6.3    13    19     249    (-,-) 
  g142/ZN                            -       A1->ZN F     NAND2_X4       1  6.0     7    13     262    (-,-) 
  add_1564_33_Y_add_1555_32_g1045/ZN -       A->ZN  R     INV_X4         2  8.1     8    13     275    (-,-) 
  g170665/ZN                         -       A1->ZN F     NAND2_X1       1  3.2     9    15     291    (-,-) 
  fopt168751/ZN                      -       A->ZN  R     INV_X2         2  9.0    13    20     311    (-,-) 
  g175336/ZN                         -       A->ZN  F     INV_X4         5 12.7     6    11     322    (-,-) 
  g174196/ZN                         -       A1->ZN R     NAND2_X1       2  3.7    14    18     340    (-,-) 
  g174195/ZN                         -       A1->ZN F     NAND2_X1       1  1.8     8    14     354    (-,-) 
  g174194/ZN                         -       A1->ZN R     NAND2_X1       1  1.9    10    14     369    (-,-) 
  g174193/ZN                         -       A1->ZN F     NAND2_X1       1  1.8     7    13     382    (-,-) 
  g164939/ZN                         -       A1->ZN R     NAND2_X1       1  1.9    10    14     396    (-,-) 
  g162640/ZN                         -       A1->ZN F     NAND2_X1       1  1.4     8    12     408    (-,-) 
  reg_next_pc_reg[11]/D              -       -      F     DFF_X1         1    -     -     0     408    (-,-) 
#------------------------------------------------------------------------------------------------------------



Path 22: VIOLATED (-198 ps) Setup Check with Pin alu_out_q_reg[31]/CK->D
          Group: clk
     Startpoint: (R) reg_op1_reg[5]/CK
          Clock: (R) clk
       Endpoint: (F) alu_out_q_reg[31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     407                  
             Slack:=    -198                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  reg_op1_reg[5]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_op1_reg[5]/Q    -       CK->Q  R     DFF_X1         3  8.8    23   100     100    (-,-) 
  fopt195160/ZN       -       A->ZN  F     INV_X2         4  9.7    10    16     116    (-,-) 
  g643/ZN             -       A1->ZN R     NAND2_X2       5  8.5    15    21     138    (-,-) 
  g81891__1840/ZN     -       A1->ZN F     NAND2_X1       2  7.6    18    28     165    (-,-) 
  g81647__6877/ZN     -       A1->ZN R     NOR2_X4        1  6.5    15    27     192    (-,-) 
  g180017/ZN          -       A2->ZN F     NAND2_X4       1  6.0     7    15     207    (-,-) 
  g180016/ZN          -       A1->ZN R     NAND2_X4       3 13.1    13    17     224    (-,-) 
  g81439__180020/ZN   -       A1->ZN F     NAND2_X4       1  6.0     7    13     237    (-,-) 
  g81428__170112/ZN   -       A1->ZN R     NAND2_X4       2  8.2    10    14     252    (-,-) 
  g170111/ZN          -       A1->ZN F     NAND2_X4       2  7.7     8    13     265    (-,-) 
  g174659/ZN          -       A1->ZN R     NAND2_X4       2  8.2    11    15     280    (-,-) 
  g174658/ZN          -       A1->ZN F     NAND2_X4       4 10.7     9    15     296    (-,-) 
  g174090/ZN          -       A1->ZN R     NAND2_X4       4 11.9    12    18     313    (-,-) 
  g170627/ZN          -       A1->ZN F     NAND2_X2       1  3.2     8    13     326    (-,-) 
  g24/ZN              -       A1->ZN R     NAND2_X2       2  5.3    12    17     343    (-,-) 
  g158383__180036/ZN  -       B1->ZN F     OAI21_X1       1  1.9     9    15     358    (-,-) 
  g157739__180035/ZN  -       A2->ZN R     NOR2_X1        1  2.0    17    30     388    (-,-) 
  g180034/ZN          -       A->ZN  F     OAI21_X1       1  1.4     9    20     407    (-,-) 
  alu_out_q_reg[31]/D -       -      F     DFF_X1         1    -     -     0     407    (-,-) 
#---------------------------------------------------------------------------------------------



Path 23: VIOLATED (-198 ps) Setup Check with Pin reg_next_pc_reg[9]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      32                  
     Required Time:=     218                  
      Launch Clock:-       0                  
         Data Path:-     416                  
             Slack:=    -198                  

#------------------------------------------------------------------------------------------------------------
#           Timing Point             Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  latched_store_reg/CK               -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q                -       CK->Q  R     DFF_X1         2  4.4    14    91      91    (-,-) 
  g171853/ZN                         -       A1->ZN F     NAND2_X2       1  6.0    10    17     108    (-,-) 
  fopt171852/ZN                      -       A->ZN  R     INV_X4         3 17.5    13    20     128    (-,-) 
  g179723/ZN                         -       A->ZN  F     INV_X8        22 51.8     9    17     145    (-,-) 
  fopt48/ZN                          -       A->ZN  R     INV_X4         4 16.1    12    19     164    (-,-) 
  g81295__5953/ZN                    -       A1->ZN F     NAND2_X2       2  5.0     9    15     179    (-,-) 
  g45/ZN                             -       A1->ZN R     NAND2_X2       4  8.2    15    21     200    (-,-) 
  g188213/ZN                         -       A2->ZN F     NAND3_X2       1  3.2    11    22     222    (-,-) 
  g188212/ZN                         -       A1->ZN R     NAND2_X2       2  4.6    11    17     239    (-,-) 
  g188211/ZN                         -       A1->ZN F     NAND2_X2       1  6.0     9    16     255    (-,-) 
  g142/ZN                            -       A1->ZN R     NAND2_X4       1  6.6     9    14     270    (-,-) 
  add_1564_33_Y_add_1555_32_g1045/ZN -       A->ZN  F     INV_X4         2  7.7     4     8     278    (-,-) 
  g170665/ZN                         -       A1->ZN R     NAND2_X1       1  3.6    14    17     295    (-,-) 
  fopt168751/ZN                      -       A->ZN  F     INV_X2         2  8.3     7    13     308    (-,-) 
  g175336/ZN                         -       A->ZN  R     INV_X4         5 13.7    11    17     325    (-,-) 
  g174648/ZN                         -       A->ZN  F     INV_X4         5  9.5     5     9     334    (-,-) 
  add_1564_33_Y_add_1555_32_g981/ZN  -       B1->ZN R     OAI21_X2       2  3.8    19    26     360    (-,-) 
  g170399/ZN                         -       A->ZN  F     INV_X1         1  1.8     6     9     370    (-,-) 
  g170398/ZN                         -       A1->ZN R     NAND2_X1       1  1.9    10    14     383    (-,-) 
  g170397/ZN                         -       A1->ZN F     NAND3_X1       1  1.8    11    18     401    (-,-) 
  g162638/ZN                         -       A1->ZN R     NAND2_X1       1  1.4    10    14     416    (-,-) 
  reg_next_pc_reg[9]/D               -       -      R     DFF_X1         1    -     -     0     416    (-,-) 
#------------------------------------------------------------------------------------------------------------



Path 24: VIOLATED (-197 ps) Setup Check with Pin reg_next_pc_reg[25]/CK->D
          Group: clk
     Startpoint: (R) latched_stalu_reg/CK
          Clock: (R) clk
       Endpoint: (F) reg_next_pc_reg[25]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     407                  
             Slack:=    -197                  

#----------------------------------------------------------------------------------------------------------------
#             Timing Point               Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  latched_stalu_reg/CK                   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_stalu_reg/Q                    -       CK->Q  R     DFF_X1         2 10.1    26   103     103    (-,-) 
  fopt195687/ZN                          -       A->ZN  F     INV_X4        13 33.4    13    23     126    (-,-) 
  g171533/ZN                             -       A->ZN  R     INV_X1         1  1.9     8    15     141    (-,-) 
  g171532/ZN                             -       A1->ZN F     NAND2_X1       1  3.2     9    16     157    (-,-) 
  g171531/ZN                             -       A1->ZN R     NAND2_X2       3  6.4    13    19     176    (-,-) 
  g174234/ZN                             -       A1->ZN F     NAND2_X2       1  6.0    10    17     192    (-,-) 
  g81186__171732/ZN                      -       A1->ZN R     NAND2_X4       3  8.9    11    16     209    (-,-) 
  fopt179531/ZN                          -       A->ZN  F     INV_X2         1  6.0     6    10     219    (-,-) 
  g171723/ZN                             -       A1->ZN R     NAND2_X4       2  7.4    11    13     232    (-,-) 
  g174169/ZN                             -       A1->ZN F     NAND2_X4       3 10.5     9    15     247    (-,-) 
  add_1564_33_Y_add_1555_32_g1113_dup/ZN -       A1->ZN R     NOR2_X2        1  6.3    22    31     278    (-,-) 
  g174173/ZN                             -       A1->ZN F     NAND2_X4       5 13.8    12    21     299    (-,-) 
  g65/ZN                                 -       A->ZN  R     INV_X4         4  9.3     9    16     315    (-,-) 
  g171422/ZN                             -       A1->ZN F     NAND2_X1       2  3.7    10    17     332    (-,-) 
  g188228/ZN                             -       A2->ZN R     NOR2_X1        1  2.0    17    30     362    (-,-) 
  g171485/ZN                             -       B1->ZN F     OAI21_X1       1  1.9     9    17     378    (-,-) 
  g170370/ZN                             -       A1->ZN R     NAND3_X1       1  1.9    12    16     395    (-,-) 
  g162655/ZN                             -       A1->ZN F     NAND2_X1       1  1.4     8    13     407    (-,-) 
  reg_next_pc_reg[25]/D                  -       -      F     DFF_X1         1    -     -     0     407    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 25: VIOLATED (-197 ps) Setup Check with Pin reg_next_pc_reg[24]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) reg_next_pc_reg[24]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     407                  
             Slack:=    -197                  

#------------------------------------------------------------------------------------------------------------
#           Timing Point             Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  latched_store_reg/CK               -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q                -       CK->Q  R     DFF_X1         2  4.4    14    91      91    (-,-) 
  g171853/ZN                         -       A1->ZN F     NAND2_X2       1  6.0    10    17     108    (-,-) 
  fopt171852/ZN                      -       A->ZN  R     INV_X4         3 17.5    13    20     128    (-,-) 
  g179723/ZN                         -       A->ZN  F     INV_X8        22 51.8     9    17     145    (-,-) 
  fopt48/ZN                          -       A->ZN  R     INV_X4         4 16.1    12    19     164    (-,-) 
  g81295__5953/ZN                    -       A1->ZN F     NAND2_X2       2  5.0     9    15     179    (-,-) 
  g45/ZN                             -       A1->ZN R     NAND2_X2       4  8.2    15    21     200    (-,-) 
  g188213/ZN                         -       A2->ZN F     NAND3_X2       1  3.2    11    22     222    (-,-) 
  g188212/ZN                         -       A1->ZN R     NAND2_X2       2  4.6    11    17     239    (-,-) 
  g188211/ZN                         -       A1->ZN F     NAND2_X2       1  6.0     9    16     255    (-,-) 
  g142/ZN                            -       A1->ZN R     NAND2_X4       1  6.6     9    14     270    (-,-) 
  add_1564_33_Y_add_1555_32_g1045/ZN -       A->ZN  F     INV_X4         2  7.7     4     8     278    (-,-) 
  g43_195652/ZN                      -       A1->ZN R     NAND2_X4       2  9.6    11    14     292    (-,-) 
  g171421_dup/ZN                     -       A1->ZN F     NAND2_X4       2  9.2     8    14     307    (-,-) 
  g195657/ZN                         -       A2->ZN R     NAND2_X4       1 12.1    12    20     326    (-,-) 
  fopt188218/ZN                      -       A->ZN  F     INV_X8        11 23.3     6    11     338    (-,-) 
  g188229/ZN                         -       A1->ZN R     NOR2_X1        1  2.0    17    23     361    (-,-) 
  g252/ZN                            -       B1->ZN F     OAI21_X1       1  1.9     9    17     378    (-,-) 
  g187630/ZN                         -       A1->ZN R     NAND3_X1       1  1.9    12    16     394    (-,-) 
  g170990/ZN                         -       A1->ZN F     NAND2_X1       1  1.4     8    13     407    (-,-) 
  reg_next_pc_reg[24]/D              -       -      F     DFF_X1         1    -     -     0     407    (-,-) 
#------------------------------------------------------------------------------------------------------------



Path 26: VIOLATED (-196 ps) Setup Check with Pin alu_out_q_reg[28]/CK->D
          Group: clk
     Startpoint: (R) reg_op1_reg[22]/CK
          Clock: (R) clk
       Endpoint: (F) alu_out_q_reg[28]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     407                  
             Slack:=    -196                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  reg_op1_reg[22]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_op1_reg[22]/QN  -       CK->QN F     DFF_X1         2  6.5    17    75      75    (-,-) 
  g168313/ZN          -       A->ZN  R     INV_X2        10 15.8    21    32     107    (-,-) 
  fopt/ZN             -       A->ZN  F     INV_X1         4  8.2    12    21     128    (-,-) 
  g171828/ZN          -       A1->ZN R     NAND2_X2       5  9.5    17    24     152    (-,-) 
  g166285/ZN          -       A->ZN  F     INV_X1         1  1.9     6    10     161    (-,-) 
  g165632/ZN          -       A2->ZN R     NOR2_X1        1  1.2    14    24     185    (-,-) 
  g171847/ZN          -       A1->ZN R     AND2_X1        2  4.9    16    41     226    (-,-) 
  g299/ZN             -       A1->ZN R     AND2_X1        1  6.5    19    46     272    (-,-) 
  g298/ZN             -       A2->ZN F     NAND2_X4       1  6.0     8    16     287    (-,-) 
  g295/ZN             -       A1->ZN R     NAND2_X4       5 13.6    13    18     305    (-,-) 
  g294/ZN             -       A1->ZN F     NAND2_X2       2  7.6    11    19     324    (-,-) 
  g170859/ZN          -       A1->ZN R     NAND2_X4       5  8.4    11    16     341    (-,-) 
  g310/ZN             -       B1->ZN F     OAI21_X1       1  1.8    10    14     355    (-,-) 
  g309/ZN             -       A->ZN  R     INV_X1         1  1.9     8    14     369    (-,-) 
  g304/ZN             -       A1->ZN F     NAND2_X1       1  1.8     7    12     381    (-,-) 
  g303/ZN             -       A1->ZN R     NAND2_X1       1  1.9    10    14     395    (-,-) 
  g302/ZN             -       A1->ZN F     NAND2_X1       1  1.4     7    12     407    (-,-) 
  alu_out_q_reg[28]/D -       -      F     DFF_X1         1    -     -     0     407    (-,-) 
#---------------------------------------------------------------------------------------------



Path 27: VIOLATED (-195 ps) Setup Check with Pin reg_next_pc_reg[19]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) reg_next_pc_reg[19]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      43                  
     Required Time:=     207                  
      Launch Clock:-       0                  
         Data Path:-     402                  
             Slack:=    -195                  

#------------------------------------------------------------------------------------------------------------
#           Timing Point             Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  latched_store_reg/CK               -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q                -       CK->Q  R     DFF_X1         2  4.4    14    91      91    (-,-) 
  g171853/ZN                         -       A1->ZN F     NAND2_X2       1  6.0    10    17     108    (-,-) 
  fopt171852/ZN                      -       A->ZN  R     INV_X4         3 17.5    13    20     128    (-,-) 
  g179723/ZN                         -       A->ZN  F     INV_X8        22 51.8     9    17     145    (-,-) 
  fopt48/ZN                          -       A->ZN  R     INV_X4         4 16.1    12    19     164    (-,-) 
  g81295__5953/ZN                    -       A1->ZN F     NAND2_X2       2  5.0     9    15     179    (-,-) 
  g45/ZN                             -       A1->ZN R     NAND2_X2       4  8.2    15    21     200    (-,-) 
  g188213/ZN                         -       A2->ZN F     NAND3_X2       1  3.2    11    22     222    (-,-) 
  g188212/ZN                         -       A1->ZN R     NAND2_X2       2  4.6    11    17     239    (-,-) 
  g188211/ZN                         -       A1->ZN F     NAND2_X2       1  6.0     9    16     255    (-,-) 
  g142/ZN                            -       A1->ZN R     NAND2_X4       1  6.6     9    14     270    (-,-) 
  add_1564_33_Y_add_1555_32_g1045/ZN -       A->ZN  F     INV_X4         2  7.7     4     8     278    (-,-) 
  g43_195652/ZN                      -       A1->ZN R     NAND2_X4       2  9.6    11    14     292    (-,-) 
  g171421_dup/ZN                     -       A1->ZN F     NAND2_X4       2  9.2     8    14     307    (-,-) 
  g195657/ZN                         -       A2->ZN R     NAND2_X4       1 12.1    12    20     326    (-,-) 
  fopt188218/ZN                      -       A->ZN  F     INV_X8        11 23.3     6    11     338    (-,-) 
  g193171/Z                          -       A->Z   F     CLKBUF_X1      1  1.8     8    28     366    (-,-) 
  g193170/ZN                         -       A1->ZN R     NAND2_X1       1  1.8    10    14     380    (-,-) 
  g193169/ZN                         -       A1->ZN F     NAND4_X1       1  1.4    15    22     402    (-,-) 
  reg_next_pc_reg[19]/D              -       -      F     DFF_X1         1    -     -     0     402    (-,-) 
#------------------------------------------------------------------------------------------------------------



Path 28: VIOLATED (-195 ps) Setup Check with Pin alu_out_q_reg[25]/CK->D
          Group: clk
     Startpoint: (R) reg_op2_reg[15]/CK
          Clock: (R) clk
       Endpoint: (F) alu_out_q_reg[25]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     406                  
             Slack:=    -195                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  reg_op2_reg[15]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_op2_reg[15]/Q   -       CK->Q  R     DFFR_X1        2  5.7    18   109     109    (-,-) 
  g11/ZN              -       A1->ZN F     NOR2_X1        2  3.5    11    14     123    (-,-) 
  g81730__9906/ZN     -       A->ZN  R     AOI21_X1       1  3.5    30    49     172    (-,-) 
  g170790/ZN          -       A->ZN  F     OAI21_X2       1  6.1    13    27     199    (-,-) 
  g171261/ZN          -       A->ZN  R     AOI21_X4       1  6.5    21    41     239    (-,-) 
  g81428__170112/ZN   -       A2->ZN F     NAND2_X4       2  7.7     8    17     256    (-,-) 
  g170111/ZN          -       A1->ZN R     NAND2_X4       2  8.1    10    15     271    (-,-) 
  g174659/ZN          -       A1->ZN F     NAND2_X4       2  7.7    10    13     285    (-,-) 
  g174658/ZN          -       A1->ZN R     NAND2_X4       4 11.6    12    18     302    (-,-) 
  g174090/ZN          -       A1->ZN F     NAND2_X4       4 11.0     9    16     318    (-,-) 
  g171572/ZN          -       A1->ZN R     NAND2_X1       2  3.7    14    20     338    (-,-) 
  g171571/ZN          -       A1->ZN F     NAND2_X1       1  1.8     8    14     352    (-,-) 
  g190767/ZN          -       A1->ZN R     NAND2_X1       1  1.9    10    14     366    (-,-) 
  g190766/ZN          -       A1->ZN F     NAND2_X1       1  1.8     8    13     379    (-,-) 
  g171594/ZN          -       A1->ZN R     NAND2_X1       1  1.9    10    14     394    (-,-) 
  g157694__8780/ZN    -       A1->ZN F     NAND2_X1       1  1.4     7    12     406    (-,-) 
  alu_out_q_reg[25]/D -       -      F     DFF_X1         1    -     -     0     406    (-,-) 
#---------------------------------------------------------------------------------------------



Path 29: VIOLATED (-193 ps) Setup Check with Pin alu_out_q_reg[22]/CK->D
          Group: clk
     Startpoint: (R) reg_op1_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) alu_out_q_reg[22]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     403                  
             Slack:=    -193                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  reg_op1_reg[7]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_op1_reg[7]/QN   -       CK->QN R     DFF_X1         2  4.6    16    70      70    (-,-) 
  fopt193768/ZN       -       A->ZN  F     INV_X2         6 12.1     9    17      87    (-,-) 
  fopt193774/ZN       -       A->ZN  R     INV_X4         5 10.4     9    16     102    (-,-) 
  g82478/ZN           -       A->ZN  F     INV_X1         3  5.3     7    13     115    (-,-) 
  g192181/ZN          -       A1->ZN R     NAND2_X1       3  5.6    18    23     138    (-,-) 
  g192180/ZN          -       A->ZN  F     OAI21_X1       1  3.2    12    24     163    (-,-) 
  g81557__7114/ZN     -       A->ZN  R     AOI21_X2       1  6.3    28    48     210    (-,-) 
  g81462__7118/ZN     -       A1->ZN F     NAND2_X4       5 10.3    12    19     230    (-,-) 
  g81437__170144/ZN   -       A1->ZN R     NAND2_X2       1  6.3    13    20     249    (-,-) 
  g171846/ZN          -       A1->ZN F     NAND2_X4       6 16.1    11    19     268    (-,-) 
  g169/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    19     288    (-,-) 
  g171829/ZN          -       A1->ZN F     NAND2_X4       3  9.3     8    15     303    (-,-) 
  g245/ZN             -       A1->ZN R     NAND2_X4       2  5.3    10    13     316    (-,-) 
  g171841/ZN          -       A1->ZN F     NAND2_X2       2  3.4     7    13     328    (-,-) 
  g161724/ZN          -       A->ZN  R     INV_X1         2  3.8    11    17     346    (-,-) 
  g161428/ZN          -       B1->ZN F     OAI21_X1       1  1.7    10    14     360    (-,-) 
  g161054/ZN          -       B1->ZN R     AOI21_X1       1  2.0    23    28     388    (-,-) 
  g158983/ZN          -       A2->ZN F     NAND2_X1       1  1.4     8    16     403    (-,-) 
  alu_out_q_reg[22]/D -       -      F     DFF_X1         1    -     -     0     403    (-,-) 
#---------------------------------------------------------------------------------------------



Path 30: VIOLATED (-193 ps) Setup Check with Pin alu_out_q_reg[26]/CK->D
          Group: clk
     Startpoint: (R) reg_op2_reg[15]/CK
          Clock: (R) clk
       Endpoint: (R) alu_out_q_reg[26]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      32                  
     Required Time:=     218                  
      Launch Clock:-       0                  
         Data Path:-     411                  
             Slack:=    -193                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  reg_op2_reg[15]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_op2_reg[15]/Q   -       CK->Q  R     DFFR_X1        2  5.7    18   109     109    (-,-) 
  g11/ZN              -       A1->ZN F     NOR2_X1        2  3.5    11    14     123    (-,-) 
  g81730__9906/ZN     -       A->ZN  R     AOI21_X1       1  3.5    30    49     172    (-,-) 
  g170790/ZN          -       A->ZN  F     OAI21_X2       1  6.1    13    27     199    (-,-) 
  g171261/ZN          -       A->ZN  R     AOI21_X4       1  6.5    21    41     239    (-,-) 
  g81428__170112/ZN   -       A2->ZN F     NAND2_X4       2  7.7     8    17     256    (-,-) 
  g170111/ZN          -       A1->ZN R     NAND2_X4       2  8.1    10    15     271    (-,-) 
  g174659/ZN          -       A1->ZN F     NAND2_X4       2  7.7    10    13     285    (-,-) 
  g174658/ZN          -       A1->ZN R     NAND2_X4       4 11.6    12    18     302    (-,-) 
  g170953/ZN          -       B1->ZN F     AOI21_X1       1  1.7     8    15     317    (-,-) 
  g170952/ZN          -       A1->ZN R     NOR2_X1        2  3.8    25    34     351    (-,-) 
  g170951/ZN          -       A1->ZN F     NAND2_X1       1  1.9    10    17     368    (-,-) 
  g147/ZN             -       A1->ZN R     NAND3_X1       1  1.9    12    17     384    (-,-) 
  g146/ZN             -       A1->ZN F     NAND2_X1       1  1.8     8    14     398    (-,-) 
  g157672__5019/ZN    -       A1->ZN R     NAND2_X1       1  1.4     9    13     411    (-,-) 
  alu_out_q_reg[26]/D -       -      R     DFF_X1         1    -     -     0     411    (-,-) 
#---------------------------------------------------------------------------------------------



Path 31: VIOLATED (-192 ps) Setup Check with Pin reg_next_pc_reg[26]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) reg_next_pc_reg[26]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     399                  
             Slack:=    -192                  

#--------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  latched_store_reg/CK                 -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q                  -       CK->Q  R     DFF_X1         2  4.4    14    91      91    (-,-) 
  g171853/ZN                           -       A1->ZN F     NAND2_X2       1  6.0    10    17     108    (-,-) 
  fopt171852/ZN                        -       A->ZN  R     INV_X4         3 17.5    13    20     128    (-,-) 
  g171093/ZN                           -       A->ZN  F     INV_X2         1 11.1     8    14     143    (-,-) 
  fopt49/ZN                            -       A->ZN  R     INV_X8        10 30.0    12    19     161    (-,-) 
  fopt168822/ZN                        -       A->ZN  F     INV_X1         4  6.8     9    16     177    (-,-) 
  g81877__2391/ZN                      -       A1->ZN R     NAND2_X1       1  6.5    20    26     203    (-,-) 
  g171076/ZN                           -       A2->ZN F     NAND2_X4       3 12.1    10    20     223    (-,-) 
  g171077/ZN                           -       A1->ZN R     NAND2_X2       2  5.3    12    17     240    (-,-) 
  add_1564_33_Y_add_1555_32_g195819/ZN -       A1->ZN F     NAND2_X2       2  7.5    11    18     258    (-,-) 
  g187932_dup/ZN                       -       A1->ZN R     NOR2_X1        1  2.0    17    26     284    (-,-) 
  g195820/ZN                           -       A2->ZN F     NAND2_X1       1  3.2    10    19     303    (-,-) 
  g170660/ZN                           -       A->ZN  R     INV_X2         2  5.4     9    16     319    (-,-) 
  g170678/ZN                           -       B1->ZN F     OAI21_X2       1  3.2    10    13     332    (-,-) 
  g170657/ZN                           -       A->ZN  R     INV_X2         2  3.8     8    14     346    (-,-) 
  g170656/ZN                           -       A2->ZN F     NAND2_X1       1  1.8     7    13     359    (-,-) 
  g170700/ZN                           -       A1->ZN R     NAND2_X1       1  1.9    10    14     374    (-,-) 
  g170699/ZN                           -       A->ZN  F     OAI211_X1      1  1.4    14    26     399    (-,-) 
  reg_next_pc_reg[26]/D                -       -      F     DFF_X1         1    -     -     0     399    (-,-) 
#--------------------------------------------------------------------------------------------------------------



Path 32: VIOLATED (-191 ps) Setup Check with Pin alu_out_q_reg[23]/CK->D
          Group: clk
     Startpoint: (R) reg_op1_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) alu_out_q_reg[23]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     402                  
             Slack:=    -191                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  reg_op1_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_op1_reg[0]/QN   -       CK->QN F     DFF_X1         1  3.3    14    67      67    (-,-) 
  g189761/Z           -       A->Z   F     BUF_X4         3 17.3     8    32      99    (-,-) 
  g189762/ZN          -       A->ZN  R     INV_X8        11 23.4    10    16     116    (-,-) 
  g183984/ZN          -       A1->ZN F     NAND2_X4       5 10.3     9    15     130    (-,-) 
  g192753/ZN          -       B2->ZN R     OAI21_X2       1  3.4    18    32     162    (-,-) 
  g192750/ZN          -       A1->ZN F     NAND2_X2       1  6.0    10    19     181    (-,-) 
  g81560__6083/ZN     -       A1->ZN R     NAND2_X4       4 10.8    12    18     199    (-,-) 
  g81491__2391/ZN     -       A1->ZN F     NAND2_X2       1  5.9     9    16     215    (-,-) 
  g81462__7118/ZN     -       A2->ZN R     NAND2_X4       5 11.1    12    20     235    (-,-) 
  g81437__170144/ZN   -       A1->ZN F     NAND2_X2       1  6.0    10    16     251    (-,-) 
  g171846/ZN          -       A1->ZN R     NAND2_X4       6 17.3    15    21     273    (-,-) 
  g169/ZN             -       A1->ZN F     NAND2_X2       1  6.0    11    18     290    (-,-) 
  g171829/ZN          -       A1->ZN R     NAND2_X4       3 10.0    11    18     308    (-,-) 
  g245/ZN             -       A1->ZN F     NAND2_X4       2  4.9    10    12     320    (-,-) 
  g171841/ZN          -       A1->ZN R     NAND2_X2       2  3.8    10    16     335    (-,-) 
  g171169/ZN          -       B1->ZN F     AOI21_X1       1  1.8     8    14     350    (-,-) 
  g171168/ZN          -       A->ZN  R     INV_X1         1  1.9     7    13     362    (-,-) 
  g161055/ZN          -       A1->ZN F     NAND2_X1       1  1.8     8    12     374    (-,-) 
  g158957/ZN          -       A1->ZN R     NAND2_X1       1  2.0    10    15     389    (-,-) 
  g157763__6083/ZN    -       A2->ZN F     NAND2_X1       1  1.4     7    13     402    (-,-) 
  alu_out_q_reg[23]/D -       -      F     DFF_X1         1    -     -     0     402    (-,-) 
#---------------------------------------------------------------------------------------------



Path 33: VIOLATED (-191 ps) Setup Check with Pin alu_out_q_reg[21]/CK->D
          Group: clk
     Startpoint: (R) reg_op1_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) alu_out_q_reg[21]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     401                  
             Slack:=    -191                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  reg_op1_reg[7]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_op1_reg[7]/QN   -       CK->QN R     DFF_X1         2  4.6    16    70      70    (-,-) 
  fopt193768/ZN       -       A->ZN  F     INV_X2         6 12.1     9    17      87    (-,-) 
  fopt193774/ZN       -       A->ZN  R     INV_X4         5 10.4     9    16     102    (-,-) 
  g82478/ZN           -       A->ZN  F     INV_X1         3  5.3     7    13     115    (-,-) 
  g192181/ZN          -       A1->ZN R     NAND2_X1       3  5.6    18    23     138    (-,-) 
  g192180/ZN          -       A->ZN  F     OAI21_X1       1  3.2    12    24     163    (-,-) 
  g81557__7114/ZN     -       A->ZN  R     AOI21_X2       1  6.3    28    48     210    (-,-) 
  g81462__7118/ZN     -       A1->ZN F     NAND2_X4       5 10.3    12    19     230    (-,-) 
  g81437__170144/ZN   -       A1->ZN R     NAND2_X2       1  6.3    13    20     249    (-,-) 
  g171846/ZN          -       A1->ZN F     NAND2_X4       6 16.1    11    19     268    (-,-) 
  g169/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    19     288    (-,-) 
  g171829/ZN          -       A1->ZN F     NAND2_X4       3  9.3     8    15     303    (-,-) 
  g170811/ZN          -       B1->ZN R     AOI21_X1       2  3.8    31    37     339    (-,-) 
  g161383/ZN          -       B1->ZN F     OAI21_X1       1  1.7    12    18     358    (-,-) 
  g160530/ZN          -       B1->ZN R     AOI21_X1       1  1.9    22    28     386    (-,-) 
  g159020/ZN          -       A1->ZN F     NAND2_X1       1  1.4     9    15     401    (-,-) 
  alu_out_q_reg[21]/D -       -      F     DFF_X1         1    -     -     0     401    (-,-) 
#---------------------------------------------------------------------------------------------



Path 34: VIOLATED (-190 ps) Setup Check with Pin reg_next_pc_reg[16]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) reg_next_pc_reg[16]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     400                  
             Slack:=    -190                  

#------------------------------------------------------------------------------------------------------------
#           Timing Point             Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  latched_store_reg/CK               -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q                -       CK->Q  R     DFF_X1         2  4.4    14    91      91    (-,-) 
  g171853/ZN                         -       A1->ZN F     NAND2_X2       1  6.0    10    17     108    (-,-) 
  fopt171852/ZN                      -       A->ZN  R     INV_X4         3 17.5    13    20     128    (-,-) 
  g179723/ZN                         -       A->ZN  F     INV_X8        22 51.8     9    17     145    (-,-) 
  fopt48/ZN                          -       A->ZN  R     INV_X4         4 16.1    12    19     164    (-,-) 
  g81295__5953/ZN                    -       A1->ZN F     NAND2_X2       2  5.0     9    15     179    (-,-) 
  g45/ZN                             -       A1->ZN R     NAND2_X2       4  8.2    15    21     200    (-,-) 
  g188213/ZN                         -       A2->ZN F     NAND3_X2       1  3.2    11    22     222    (-,-) 
  g188212/ZN                         -       A1->ZN R     NAND2_X2       2  4.6    11    17     239    (-,-) 
  g188211/ZN                         -       A1->ZN F     NAND2_X2       1  6.0     9    16     255    (-,-) 
  g142/ZN                            -       A1->ZN R     NAND2_X4       1  6.6     9    14     270    (-,-) 
  add_1564_33_Y_add_1555_32_g1045/ZN -       A->ZN  F     INV_X4         2  7.7     4     8     278    (-,-) 
  g43_195652/ZN                      -       A1->ZN R     NAND2_X4       2  9.6    11    14     292    (-,-) 
  g171421_dup/ZN                     -       A1->ZN F     NAND2_X4       2  9.2     8    14     307    (-,-) 
  g195657/ZN                         -       A2->ZN R     NAND2_X4       1 12.1    12    20     326    (-,-) 
  fopt188218/ZN                      -       A->ZN  F     INV_X8        11 23.3     6    11     338    (-,-) 
  fopt188222/ZN                      -       A->ZN  R     INV_X1         2  3.8    11    16     354    (-,-) 
  fopt174669/ZN                      -       A->ZN  F     INV_X1         1  3.0     6    10     364    (-,-) 
  g170897/ZN                         -       B1->ZN R     AOI21_X2       1  1.9    18    21     385    (-,-) 
  g176421/ZN                         -       A1->ZN F     NAND2_X1       1  1.4     8    14     400    (-,-) 
  reg_next_pc_reg[16]/D              -       -      F     DFF_X1         1    -     -     0     400    (-,-) 
#------------------------------------------------------------------------------------------------------------



Path 35: VIOLATED (-189 ps) Setup Check with Pin alu_out_q_reg[27]/CK->D
          Group: clk
     Startpoint: (R) reg_op1_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) alu_out_q_reg[27]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     399                  
             Slack:=    -189                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  reg_op1_reg[7]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_op1_reg[7]/QN   -       CK->QN R     DFF_X1         2  4.6    16    70      70    (-,-) 
  fopt193768/ZN       -       A->ZN  F     INV_X2         6 12.1     9    17      87    (-,-) 
  fopt193774/ZN       -       A->ZN  R     INV_X4         5 10.4     9    16     102    (-,-) 
  g82478/ZN           -       A->ZN  F     INV_X1         3  5.3     7    13     115    (-,-) 
  g192181/ZN          -       A1->ZN R     NAND2_X1       3  5.6    18    23     138    (-,-) 
  g192180/ZN          -       A->ZN  F     OAI21_X1       1  3.2    12    24     163    (-,-) 
  g81557__7114/ZN     -       A->ZN  R     AOI21_X2       1  6.3    28    48     210    (-,-) 
  g81462__7118/ZN     -       A1->ZN F     NAND2_X4       5 10.3    12    19     230    (-,-) 
  g81437__170144/ZN   -       A1->ZN R     NAND2_X2       1  6.3    13    20     249    (-,-) 
  g171846/ZN          -       A1->ZN F     NAND2_X4       6 16.1    11    19     268    (-,-) 
  g298/ZN             -       A1->ZN R     NAND2_X4       1  6.3     9    15     283    (-,-) 
  g295/ZN             -       A1->ZN F     NAND2_X4       5 12.7    11    16     299    (-,-) 
  g170583/ZN          -       A1->ZN R     NAND2_X2       1  3.4    10    16     315    (-,-) 
  g170582/ZN          -       A1->ZN F     NAND2_X2       4  6.7    12    16     331    (-,-) 
  g158411__1840/ZN    -       A1->ZN R     NAND2_X1       1  3.4    13    20     351    (-,-) 
  g157761__5266/ZN    -       B1->ZN F     AOI21_X2       1  3.0     9    15     366    (-,-) 
  g171199/ZN          -       A1->ZN R     NOR2_X2        1  2.0    12    20     386    (-,-) 
  g157674__9906/ZN    -       A2->ZN F     NAND2_X1       1  1.4     8    14     399    (-,-) 
  alu_out_q_reg[27]/D -       -      F     DFF_X1         1    -     -     0     399    (-,-) 
#---------------------------------------------------------------------------------------------



Path 36: VIOLATED (-187 ps) Setup Check with Pin alu_out_q_reg[15]/CK->D
          Group: clk
     Startpoint: (R) reg_op2_reg[2]/CK
          Clock: (R) clk
       Endpoint: (F) alu_out_q_reg[15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     398                  
             Slack:=    -187                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  reg_op2_reg[2]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_op2_reg[2]/Q    -       CK->Q  R     DFFR_X1        3  7.2    21   112     112    (-,-) 
  g82567__180006/ZN   -       A1->ZN R     OR2_X2         2  7.7    12    32     144    (-,-) 
  g81922/ZN           -       A->ZN  F     INV_X4         3 10.6     6    10     154    (-,-) 
  g190233/ZN          -       B1->ZN R     AOI21_X4       1  6.5    21    25     178    (-,-) 
  g81559__169473/ZN   -       A2->ZN F     NAND2_X4       2  9.2     8    18     196    (-,-) 
  g180017/ZN          -       A1->ZN R     NAND2_X4       1  6.3     9    14     210    (-,-) 
  g180016/ZN          -       A1->ZN F     NAND2_X4       3 12.0    11    15     226    (-,-) 
  fopt180015/ZN       -       A->ZN  R     INV_X2         1  6.6    11    18     244    (-,-) 
  fopt171406/ZN       -       A->ZN  F     INV_X4         4 10.8     5    10     253    (-,-) 
  g171613/ZN          -       A1->ZN R     NAND2_X2       1  6.3    13    16     270    (-,-) 
  g180492/ZN          -       A1->ZN F     NAND2_X4       2  7.5     8    14     284    (-,-) 
  g180494/ZN          -       B1->ZN R     AOI21_X4       4  7.4    22    27     310    (-,-) 
  g180499/ZN          -       B1->ZN F     OAI21_X1       1  1.7    10    17     328    (-,-) 
  g171099/ZN          -       B1->ZN R     AOI21_X1       1  2.0    23    28     355    (-,-) 
  g161219/ZN          -       B1->ZN F     OAI21_X1       1  1.8    10    18     373    (-,-) 
  g161208/ZN          -       A->ZN  R     INV_X1         1  1.9     8    14     387    (-,-) 
  g161028/ZN          -       A1->ZN F     NAND2_X1       1  1.4     6    11     398    (-,-) 
  alu_out_q_reg[15]/D -       -      F     DFF_X1         1    -     -     0     398    (-,-) 
#---------------------------------------------------------------------------------------------



Path 37: VIOLATED (-187 ps) Setup Check with Pin reg_next_pc_reg[13]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) reg_next_pc_reg[13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     394                  
             Slack:=    -187                  

#------------------------------------------------------------------------------------------------------------
#           Timing Point             Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  latched_store_reg/CK               -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q                -       CK->Q  R     DFF_X1         2  4.4    14    91      91    (-,-) 
  g171853/ZN                         -       A1->ZN F     NAND2_X2       1  6.0    10    17     108    (-,-) 
  fopt171852/ZN                      -       A->ZN  R     INV_X4         3 17.5    13    20     128    (-,-) 
  g179723/ZN                         -       A->ZN  F     INV_X8        22 51.8     9    17     145    (-,-) 
  g170589/ZN                         -       A1->ZN R     NAND2_X1       2  7.0    21    28     172    (-,-) 
  g171565/ZN                         -       A1->ZN F     NAND3_X2       2  5.1    14    25     197    (-,-) 
  g171564/ZN                         -       A2->ZN R     NAND2_X2       2  5.5    12    22     219    (-,-) 
  g171453/ZN                         -       A->ZN  F     INV_X1         1  3.4     6    11     230    (-,-) 
  g188211/ZN                         -       A2->ZN R     NAND2_X2       1  6.3    13    19     249    (-,-) 
  g142/ZN                            -       A1->ZN F     NAND2_X4       1  6.0     7    13     262    (-,-) 
  add_1564_33_Y_add_1555_32_g1045/ZN -       A->ZN  R     INV_X4         2  8.1     8    13     275    (-,-) 
  g170665/ZN                         -       A1->ZN F     NAND2_X1       1  3.2     9    15     291    (-,-) 
  fopt168751/ZN                      -       A->ZN  R     INV_X2         2  9.0    13    20     311    (-,-) 
  g175336/ZN                         -       A->ZN  F     INV_X4         5 12.7     6    11     322    (-,-) 
  add_1564_33_Y_add_1555_32_g1002/ZN -       A1->ZN R     NAND2_X1       2  3.7    14    18     340    (-,-) 
  g193178/ZN                         -       A1->ZN F     NAND2_X1       1  1.8     8    14     354    (-,-) 
  g193177/ZN                         -       A1->ZN R     NAND2_X1       1  1.9    10    14     369    (-,-) 
  g193176/ZN                         -       A->ZN  F     OAI211_X1      1  1.4    14    26     394    (-,-) 
  reg_next_pc_reg[13]/D              -       -      F     DFF_X1         1    -     -     0     394    (-,-) 
#------------------------------------------------------------------------------------------------------------



Path 38: VIOLATED (-184 ps) Setup Check with Pin reg_next_pc_reg[14]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) reg_next_pc_reg[14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      41                  
     Required Time:=     209                  
      Launch Clock:-       0                  
         Data Path:-     393                  
             Slack:=    -184                  

#------------------------------------------------------------------------------------------------------------
#           Timing Point             Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  latched_store_reg/CK               -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q                -       CK->Q  R     DFF_X1         2  4.4    14    91      91    (-,-) 
  g171853/ZN                         -       A1->ZN F     NAND2_X2       1  6.0    10    17     108    (-,-) 
  fopt171852/ZN                      -       A->ZN  R     INV_X4         3 17.5    13    20     128    (-,-) 
  g179723/ZN                         -       A->ZN  F     INV_X8        22 51.8     9    17     145    (-,-) 
  fopt48/ZN                          -       A->ZN  R     INV_X4         4 16.1    12    19     164    (-,-) 
  g81295__5953/ZN                    -       A1->ZN F     NAND2_X2       2  5.0     9    15     179    (-,-) 
  g45/ZN                             -       A1->ZN R     NAND2_X2       4  8.2    15    21     200    (-,-) 
  g188213/ZN                         -       A2->ZN F     NAND3_X2       1  3.2    11    22     222    (-,-) 
  g188212/ZN                         -       A1->ZN R     NAND2_X2       2  4.6    11    17     239    (-,-) 
  g188211/ZN                         -       A1->ZN F     NAND2_X2       1  6.0     9    16     255    (-,-) 
  g142/ZN                            -       A1->ZN R     NAND2_X4       1  6.6     9    14     270    (-,-) 
  add_1564_33_Y_add_1555_32_g1045/ZN -       A->ZN  F     INV_X4         2  7.7     4     8     278    (-,-) 
  g170665/ZN                         -       A1->ZN R     NAND2_X1       1  3.6    14    17     295    (-,-) 
  fopt168751/ZN                      -       A->ZN  F     INV_X2         2  8.3     7    13     308    (-,-) 
  g175336/ZN                         -       A->ZN  R     INV_X4         5 13.7    11    17     325    (-,-) 
  add_1564_33_Y_add_1555_32_g1003/ZN -       A1->ZN F     NAND2_X1       1  3.2    10    16     341    (-,-) 
  add_1564_33_Y_add_1555_32_g980/ZN  -       A1->ZN R     NAND2_X2       2  3.8    10    15     356    (-,-) 
  g110/ZN                            -       A->ZN  F     INV_X1         1  1.8     4     8     364    (-,-) 
  g106/ZN                            -       A1->ZN R     NAND2_X1       1  1.9    10    13     377    (-,-) 
  g170429/ZN                         -       A1->ZN F     NAND3_X1       1  1.4    10    17     393    (-,-) 
  reg_next_pc_reg[14]/D              -       -      F     DFF_X1         1    -     -     0     393    (-,-) 
#------------------------------------------------------------------------------------------------------------



Path 39: VIOLATED (-180 ps) Setup Check with Pin reg_op1_reg[29]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_reg[21]/CK
          Clock: (R) clk
       Endpoint: (R) reg_op1_reg[29]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      32                  
     Required Time:=     218                  
      Launch Clock:-       0                  
         Data Path:-     398                  
             Slack:=    -180                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoded_imm_reg[21]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_reg[21]/Q  -       CK->Q  F     DFF_X1         5  8.0    12    89      89    (-,-) 
  add_1864_26_g3434/ZN   -       A2->ZN F     OR2_X1         3  5.2    13    59     147    (-,-) 
  add_1864_26_g3198/ZN   -       A2->ZN R     NAND2_X1       1  1.9    10    19     167    (-,-) 
  add_1864_26_g3166/ZN   -       A1->ZN F     NAND2_X1       3  5.2    13    20     187    (-,-) 
  add_1864_26_g3133/ZN   -       A1->ZN R     NAND2_X1       1  1.2     8    15     202    (-,-) 
  add_1864_26_g3416/ZN   -       A1->ZN R     AND2_X1        2  4.9    15    39     240    (-,-) 
  add_1864_26_g3090/ZN   -       A2->ZN F     NAND2_X2       9 15.0    17    28     268    (-,-) 
  add_1864_26_g184611/ZN -       A1->ZN R     NAND2_X1       2  3.8    14    24     292    (-,-) 
  add_1864_26_g3071/ZN   -       A->ZN  F     INV_X1         1  1.7     5     8     300    (-,-) 
  add_1864_26_g3062/ZN   -       A1->ZN R     NOR3_X1        1  2.0    29    34     335    (-,-) 
  add_1864_26_g2997/ZN   -       A2->ZN F     NAND2_X1       1  1.8     9    18     352    (-,-) 
  add_1864_26_g2976/ZN   -       A2->ZN R     NAND2_X1       1  1.9    10    17     370    (-,-) 
  g158953/ZN             -       A1->ZN F     NAND2_X1       1  1.9    10    13     383    (-,-) 
  g157757__1786/ZN       -       A1->ZN R     NAND3_X1       1  1.4    11    16     398    (-,-) 
  reg_op1_reg[29]/D      -       -      R     DFF_X1         1    -     -     0     398    (-,-) 
#------------------------------------------------------------------------------------------------



Path 40: VIOLATED (-180 ps) Setup Check with Pin reg_op1_reg[27]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) reg_op1_reg[27]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      41                  
     Required Time:=     209                  
      Launch Clock:-       0                  
         Data Path:-     389                  
             Slack:=    -180                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoded_imm_reg[13]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_reg[13]/Q  -       CK->Q  F     DFF_X1         4  7.0    11    87      87    (-,-) 
  add_1864_26_g184479/ZN -       A2->ZN F     OR2_X2         3  5.2    10    50     138    (-,-) 
  add_1864_26_g3315/ZN   -       A->ZN  R     INV_X1         1  2.0     8    14     151    (-,-) 
  g171136/ZN             -       B1->ZN F     OAI21_X1       3  5.1    15    20     172    (-,-) 
  g171140/ZN             -       A1->ZN R     NAND2_X1       1  3.4    13    22     194    (-,-) 
  add_1864_26_g3125/ZN   -       A1->ZN F     NAND2_X2       1  6.1    11    17     211    (-,-) 
  add_1864_26_g194039/ZN -       A->ZN  R     AOI21_X4       1  6.5    21    40     251    (-,-) 
  add_1864_26_g3038/ZN   -       A2->ZN F     NAND2_X4       9 24.6    15    27     278    (-,-) 
  g188116/ZN             -       A1->ZN R     NAND3_X1       1  1.9    12    19     297    (-,-) 
  g187709/ZN             -       A1->ZN F     NAND3_X1       1  2.4    13    20     317    (-,-) 
  add_1864_26_g187708/ZN -       A->ZN  F     XNOR2_X1       1  1.8    10    39     357    (-,-) 
  g158951/ZN             -       A1->ZN R     NAND2_X1       1  1.9    11    15     372    (-,-) 
  g157756__8757/ZN       -       A1->ZN F     NAND3_X1       1  1.4    10    17     389    (-,-) 
  reg_op1_reg[27]/D      -       -      F     DFF_X1         1    -     -     0     389    (-,-) 
#------------------------------------------------------------------------------------------------



Path 41: VIOLATED (-179 ps) Setup Check with Pin reg_next_pc_reg[5]/CK->D
          Group: clk
     Startpoint: (R) latched_stalu_reg/CK
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      32                  
     Required Time:=     218                  
      Launch Clock:-       0                  
         Data Path:-     397                  
             Slack:=    -179                  

#--------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  latched_stalu_reg/CK                 -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_stalu_reg/QN                 -       CK->QN F     DFF_X1         1  6.0    17    74      74    (-,-) 
  g195673/ZN                           -       A->ZN  R     INV_X4         6 23.7    16    28     101    (-,-) 
  fopt31/ZN                            -       A->ZN  F     INV_X2         3  6.6     7    12     114    (-,-) 
  g171189/ZN                           -       A->ZN  R     INV_X2         2  3.7     7    12     126    (-,-) 
  g171030/ZN                           -       A1->ZN F     NAND2_X1       1  3.4    10    16     141    (-,-) 
  g171028/ZN                           -       A2->ZN R     NAND2_X2       2  5.0    11    19     161    (-,-) 
  g171456/ZN                           -       A2->ZN F     NAND2_X2       2  6.3    10    18     178    (-,-) 
  g188236/ZN                           -       A1->ZN R     NAND2_X2       2  5.3    12    17     195    (-,-) 
  add_1564_33_Y_add_1555_32_g188240/ZN -       A1->ZN R     AND2_X4        2  7.9     9    31     226    (-,-) 
  add_1564_33_Y_add_1555_32_g188241/ZN -       A1->ZN F     NAND2_X4       1  6.8     7    12     239    (-,-) 
  g188329/ZN                           -       A3->ZN R     NAND3_X4       2  7.5    12    20     258    (-,-) 
  g183996/Z                            -       A->Z   R     BUF_X1         4  7.8    21    38     297    (-,-) 
  add_1564_33_Y_add_1555_32_g183999/ZN -       A1->ZN F     NAND2_X1       1  1.8     9    16     312    (-,-) 
  g261/ZN                              -       A1->ZN R     NAND2_X1       1  2.5    11    17     329    (-,-) 
  add_1564_33_Y_add_1555_32_g991/ZN    -       A->ZN  R     XNOR2_X1       1  1.9    20    39     368    (-,-) 
  g164951/ZN                           -       A1->ZN F     NAND2_X1       1  1.8     9    16     384    (-,-) 
  g162633/ZN                           -       A1->ZN R     NAND2_X1       1  1.4     9    14     397    (-,-) 
  reg_next_pc_reg[5]/D                 -       -      R     DFF_X1         1    -     -     0     397    (-,-) 
#--------------------------------------------------------------------------------------------------------------



Path 42: VIOLATED (-179 ps) Setup Check with Pin reg_next_pc_reg[6]/CK->D
          Group: clk
     Startpoint: (R) latched_stalu_reg/CK
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      32                  
     Required Time:=     218                  
      Launch Clock:-       0                  
         Data Path:-     397                  
             Slack:=    -179                  

#--------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  latched_stalu_reg/CK                 -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_stalu_reg/QN                 -       CK->QN F     DFF_X1         1  6.0    17    74      74    (-,-) 
  g195673/ZN                           -       A->ZN  R     INV_X4         6 23.7    16    28     101    (-,-) 
  fopt31/ZN                            -       A->ZN  F     INV_X2         3  6.6     7    12     114    (-,-) 
  g171189/ZN                           -       A->ZN  R     INV_X2         2  3.7     7    12     126    (-,-) 
  g171030/ZN                           -       A1->ZN F     NAND2_X1       1  3.4    10    16     141    (-,-) 
  g171028/ZN                           -       A2->ZN R     NAND2_X2       2  5.0    11    19     161    (-,-) 
  g171456/ZN                           -       A2->ZN F     NAND2_X2       2  6.3    10    18     178    (-,-) 
  g188236/ZN                           -       A1->ZN R     NAND2_X2       2  5.3    12    17     195    (-,-) 
  add_1564_33_Y_add_1555_32_g188240/ZN -       A1->ZN R     AND2_X4        2  7.9     9    31     226    (-,-) 
  add_1564_33_Y_add_1555_32_g188241/ZN -       A1->ZN F     NAND2_X4       1  6.8     7    12     239    (-,-) 
  g188329/ZN                           -       A3->ZN R     NAND3_X4       2  7.5    12    20     258    (-,-) 
  g183996/Z                            -       A->Z   R     BUF_X1         4  7.8    21    38     297    (-,-) 
  add_1564_33_Y_add_1555_32_g179705/ZN -       A1->ZN F     NAND2_X1       1  1.8     9    16     312    (-,-) 
  g171677/ZN                           -       A1->ZN R     NAND2_X1       1  2.5    11    17     329    (-,-) 
  add_1564_33_Y_add_1555_32_g998/ZN    -       A->ZN  R     XNOR2_X1       1  1.9    20    39     368    (-,-) 
  g164957/ZN                           -       A1->ZN F     NAND2_X1       1  1.8     9    16     383    (-,-) 
  g162635/ZN                           -       A1->ZN R     NAND2_X1       1  1.4     9    14     397    (-,-) 
  reg_next_pc_reg[6]/D                 -       -      R     DFF_X1         1    -     -     0     397    (-,-) 
#--------------------------------------------------------------------------------------------------------------



Path 43: VIOLATED (-178 ps) Setup Check with Pin alu_out_q_reg[20]/CK->D
          Group: clk
     Startpoint: (R) reg_op1_reg[5]/CK
          Clock: (R) clk
       Endpoint: (F) alu_out_q_reg[20]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     388                  
             Slack:=    -178                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  reg_op1_reg[5]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_op1_reg[5]/Q    -       CK->Q  R     DFF_X1         3  8.8    23   100     100    (-,-) 
  fopt195160/ZN       -       A->ZN  F     INV_X2         4  9.7    10    16     116    (-,-) 
  g643/ZN             -       A1->ZN R     NAND2_X2       5  8.5    15    21     138    (-,-) 
  g81891__1840/ZN     -       A1->ZN F     NAND2_X1       2  7.6    18    28     165    (-,-) 
  g81647__6877/ZN     -       A1->ZN R     NOR2_X4        1  6.5    15    27     192    (-,-) 
  g180017/ZN          -       A2->ZN F     NAND2_X4       1  6.0     7    15     207    (-,-) 
  g180016/ZN          -       A1->ZN R     NAND2_X4       3 13.1    13    17     224    (-,-) 
  g81439__180020/ZN   -       A1->ZN F     NAND2_X4       1  6.0     7    13     237    (-,-) 
  g81428__170112/ZN   -       A1->ZN R     NAND2_X4       2  8.2    10    14     252    (-,-) 
  g170111/ZN          -       A1->ZN F     NAND2_X4       2  7.7     8    13     265    (-,-) 
  g174659/ZN          -       A1->ZN R     NAND2_X4       2  8.2    11    15     280    (-,-) 
  fopt169537/ZN       -       A->ZN  F     INV_X1         1  3.2     6    10     290    (-,-) 
  fopt168695/ZN       -       A->ZN  R     INV_X2         3  7.2    11    16     307    (-,-) 
  fopt168694/ZN       -       A->ZN  F     INV_X1         1  1.8     5     8     315    (-,-) 
  g162914/ZN          -       A1->ZN R     NAND2_X1       1  2.0    10    13     328    (-,-) 
  g161930/ZN          -       A->ZN  F     OAI21_X1       1  1.7    10    18     346    (-,-) 
  g161426/ZN          -       B1->ZN R     AOI21_X1       1  1.9    22    27     373    (-,-) 
  g161212/ZN          -       A1->ZN F     NAND2_X1       1  1.4     9    15     388    (-,-) 
  alu_out_q_reg[20]/D -       -      F     DFF_X1         1    -     -     0     388    (-,-) 
#---------------------------------------------------------------------------------------------



Path 44: VIOLATED (-178 ps) Setup Check with Pin reg_op1_reg[25]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) reg_op1_reg[25]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      41                  
     Required Time:=     209                  
      Launch Clock:-       0                  
         Data Path:-     387                  
             Slack:=    -178                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoded_imm_reg[13]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_reg[13]/Q  -       CK->Q  F     DFF_X1         4  7.0    11    87      87    (-,-) 
  add_1864_26_g184479/ZN -       A2->ZN F     OR2_X2         3  5.2    10    50     138    (-,-) 
  add_1864_26_g3315/ZN   -       A->ZN  R     INV_X1         1  2.0     8    14     151    (-,-) 
  g171136/ZN             -       B1->ZN F     OAI21_X1       3  5.1    15    20     172    (-,-) 
  g171140/ZN             -       A1->ZN R     NAND2_X1       1  3.4    13    22     194    (-,-) 
  add_1864_26_g3125/ZN   -       A1->ZN F     NAND2_X2       1  6.1    11    17     211    (-,-) 
  add_1864_26_g194039/ZN -       A->ZN  R     AOI21_X4       1  6.5    21    40     251    (-,-) 
  add_1864_26_g3038/ZN   -       A2->ZN F     NAND2_X4       9 24.6    15    27     278    (-,-) 
  add_1864_26_g3030/ZN   -       A1->ZN R     NAND2_X1       1  1.9    10    18     296    (-,-) 
  g188075/ZN             -       A1->ZN F     NAND3_X1       1  2.4    12    20     315    (-,-) 
  add_1864_26_g2974/ZN   -       A->ZN  F     XNOR2_X1       1  1.8    10    39     354    (-,-) 
  g158949/ZN             -       A1->ZN R     NAND2_X1       1  1.9    11    15     370    (-,-) 
  g157755__7118/ZN       -       A1->ZN F     NAND3_X1       1  1.4    10    17     387    (-,-) 
  reg_op1_reg[25]/D      -       -      F     DFF_X1         1    -     -     0     387    (-,-) 
#------------------------------------------------------------------------------------------------



Path 45: VIOLATED (-176 ps) Setup Check with Pin reg_next_pc_reg[15]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) reg_next_pc_reg[15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      41                  
     Required Time:=     209                  
      Launch Clock:-       0                  
         Data Path:-     385                  
             Slack:=    -176                  

#------------------------------------------------------------------------------------------------------------
#           Timing Point             Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  latched_store_reg/CK               -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q                -       CK->Q  R     DFF_X1         2  4.4    14    91      91    (-,-) 
  g171853/ZN                         -       A1->ZN F     NAND2_X2       1  6.0    10    17     108    (-,-) 
  fopt171852/ZN                      -       A->ZN  R     INV_X4         3 17.5    13    20     128    (-,-) 
  g179723/ZN                         -       A->ZN  F     INV_X8        22 51.8     9    17     145    (-,-) 
  g170589/ZN                         -       A1->ZN R     NAND2_X1       2  7.0    21    28     172    (-,-) 
  g171565/ZN                         -       A1->ZN F     NAND3_X2       2  5.1    14    25     197    (-,-) 
  g171564/ZN                         -       A2->ZN R     NAND2_X2       2  5.5    12    22     219    (-,-) 
  g171453/ZN                         -       A->ZN  F     INV_X1         1  3.4     6    11     230    (-,-) 
  g188211/ZN                         -       A2->ZN R     NAND2_X2       1  6.3    13    19     249    (-,-) 
  g142/ZN                            -       A1->ZN F     NAND2_X4       1  6.0     7    13     262    (-,-) 
  add_1564_33_Y_add_1555_32_g1045/ZN -       A->ZN  R     INV_X4         2  8.1     8    13     275    (-,-) 
  g170665/ZN                         -       A1->ZN F     NAND2_X1       1  3.2     9    15     291    (-,-) 
  fopt168751/ZN                      -       A->ZN  R     INV_X2         2  9.0    13    20     311    (-,-) 
  g175336/ZN                         -       A->ZN  F     INV_X4         5 12.7     6    11     322    (-,-) 
  add_1564_33_Y_add_1555_32_g1001/ZN -       A1->ZN R     NAND2_X1       2  3.6    14    18     340    (-,-) 
  g180216/ZN                         -       A1->ZN F     NAND2_X1       1  1.8     8    14     354    (-,-) 
  g180215/ZN                         -       A1->ZN R     NAND2_X1       1  1.9    10    14     368    (-,-) 
  g180214/ZN                         -       A1->ZN F     NAND3_X1       1  1.4    10    17     385    (-,-) 
  reg_next_pc_reg[15]/D              -       -      F     DFF_X1         1    -     -     0     385    (-,-) 
#------------------------------------------------------------------------------------------------------------



Path 46: VIOLATED (-175 ps) Setup Check with Pin reg_next_pc_reg[7]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     391                  
             Slack:=    -175                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  4.4    14    91      91    (-,-) 
  g171853/ZN           -       A1->ZN F     NAND2_X2       1  6.0    10    17     108    (-,-) 
  fopt171852/ZN        -       A->ZN  R     INV_X4         3 17.5    13    20     128    (-,-) 
  g179723/ZN           -       A->ZN  F     INV_X8        22 51.8     9    17     145    (-,-) 
  fopt179725/ZN        -       A->ZN  R     INV_X1         1  3.8    11    18     163    (-,-) 
  g81262__179724/ZN    -       A2->ZN F     NAND2_X2       2  4.9    10    16     179    (-,-) 
  g188249/ZN           -       A1->ZN R     NAND3_X2       2  6.9    16    21     200    (-,-) 
  fopt188251/ZN        -       A->ZN  F     INV_X2         2  7.7     8    13     214    (-,-) 
  g188253/Z            -       A->Z   F     CLKBUF_X1      1  1.8     8    29     243    (-,-) 
  g190993/ZN           -       A->ZN  R     INV_X1         1  3.4    10    16     259    (-,-) 
  g188174/ZN           -       A1->ZN F     NAND2_X2       3  6.6    10    17     276    (-,-) 
  g186495/ZN           -       A->ZN  R     INV_X2         2  3.0     7    13     288    (-,-) 
  g192/ZN              -       A1->ZN R     AND2_X1        1  2.0     9    30     319    (-,-) 
  g189/ZN              -       A3->ZN F     NAND3_X1       1  1.8    11    21     340    (-,-) 
  g188/ZN              -       A2->ZN R     NAND3_X1       1  2.0    12    20     360    (-,-) 
  g166474/ZN           -       A->ZN  F     INV_X1         1  1.8     5     8     368    (-,-) 
  g162636/ZN           -       B1->ZN R     OAI21_X1       1  1.4    17    23     391    (-,-) 
  reg_next_pc_reg[7]/D -       -      R     DFF_X1         1    -     -     0     391    (-,-) 
#----------------------------------------------------------------------------------------------



Path 47: VIOLATED (-174 ps) Setup Check with Pin alu_out_q_reg[19]/CK->D
          Group: clk
     Startpoint: (R) reg_op1_reg[5]/CK
          Clock: (R) clk
       Endpoint: (F) alu_out_q_reg[19]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      43                  
     Required Time:=     207                  
      Launch Clock:-       0                  
         Data Path:-     382                  
             Slack:=    -174                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  reg_op1_reg[5]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_op1_reg[5]/Q    -       CK->Q  R     DFF_X1         3  8.8    23   100     100    (-,-) 
  fopt195160/ZN       -       A->ZN  F     INV_X2         4  9.7    10    16     116    (-,-) 
  g643/ZN             -       A1->ZN R     NAND2_X2       5  8.5    15    21     138    (-,-) 
  g81891__1840/ZN     -       A1->ZN F     NAND2_X1       2  7.6    18    28     165    (-,-) 
  g81647__6877/ZN     -       A1->ZN R     NOR2_X4        1  6.5    15    27     192    (-,-) 
  g180017/ZN          -       A2->ZN F     NAND2_X4       1  6.0     7    15     207    (-,-) 
  g180016/ZN          -       A1->ZN R     NAND2_X4       3 13.1    13    17     224    (-,-) 
  g81439__180020/ZN   -       A1->ZN F     NAND2_X4       1  6.0     7    13     237    (-,-) 
  g81428__170112/ZN   -       A1->ZN R     NAND2_X4       2  8.2    10    14     252    (-,-) 
  fopt174366/ZN       -       A->ZN  F     INV_X1         2  3.6     6    11     263    (-,-) 
  fopt174368/ZN       -       A->ZN  R     INV_X1         2  5.2    14    20     282    (-,-) 
  g174371/ZN          -       B1->ZN F     AOI21_X2       2  4.9    15    17     300    (-,-) 
  g227/ZN             -       A->ZN  R     INV_X2         3  5.4    10    19     318    (-,-) 
  g81309__5795/ZN     -       A1->ZN F     NAND2_X1       1  3.0    10    16     334    (-,-) 
  g81222__4296/ZN     -       B1->ZN R     AOI21_X2       1  1.8    18    22     356    (-,-) 
  g170575/ZN          -       A1->ZN F     NAND4_X1       1  1.4    15    25     382    (-,-) 
  alu_out_q_reg[19]/D -       -      F     DFF_X1         1    -     -     0     382    (-,-) 
#---------------------------------------------------------------------------------------------



Path 48: VIOLATED (-174 ps) Setup Check with Pin reg_op1_reg[31]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_j_reg[17]/CK
          Clock: (R) clk
       Endpoint: (F) reg_op1_reg[31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      41                  
     Required Time:=     209                  
      Launch Clock:-       0                  
         Data Path:-     383                  
             Slack:=    -174                  

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  decoded_imm_j_reg[17]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_j_reg[17]/Q  -       CK->Q  F     DFF_X1         6 10.8    15    92      92    (-,-) 
  g193543/ZN               -       A1->ZN F     AND3_X2        5 14.2    12    42     134    (-,-) 
  g165494/ZN               -       A1->ZN R     NAND2_X2       5 14.1    22    29     163    (-,-) 
  g165291/ZN               -       A->ZN  F     INV_X4        28 47.4    15    26     189    (-,-) 
  g164381/ZN               -       A1->ZN R     NAND2_X1       1  2.0    10    18     208    (-,-) 
  g162109/ZN               -       A4->ZN F     NAND4_X1       1  1.9    16    31     239    (-,-) 
  g162022/ZN               -       A2->ZN R     NOR2_X1        1  2.0    17    33     272    (-,-) 
  g161553/ZN               -       A2->ZN F     NAND2_X1       1  1.9     9    16     288    (-,-) 
  g161423/ZN               -       A2->ZN R     NOR2_X1        1  2.0    17    29     317    (-,-) 
  g161063/ZN               -       B1->ZN F     OAI21_X1       1  1.7    10    16     333    (-,-) 
  g158407__185126/ZN       -       B1->ZN R     AOI21_X1       1  2.0    23    28     361    (-,-) 
  g157750__1309/ZN         -       A3->ZN F     NAND3_X1       1  1.4    10    22     383    (-,-) 
  reg_op1_reg[31]/D        -       -      F     DFF_X1         1    -     -     0     383    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 49: VIOLATED (-174 ps) Setup Check with Pin reg_op1_reg[28]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_reg[21]/CK
          Clock: (R) clk
       Endpoint: (F) reg_op1_reg[28]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      41                  
     Required Time:=     209                  
      Launch Clock:-       0                  
         Data Path:-     383                  
             Slack:=    -174                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoded_imm_reg[21]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_reg[21]/Q  -       CK->Q  F     DFF_X1         5  8.0    12    89      89    (-,-) 
  add_1864_26_g3434/ZN   -       A2->ZN F     OR2_X1         3  5.2    13    59     147    (-,-) 
  add_1864_26_g3198/ZN   -       A2->ZN R     NAND2_X1       1  1.9    10    19     167    (-,-) 
  add_1864_26_g3166/ZN   -       A1->ZN F     NAND2_X1       3  5.2    13    20     187    (-,-) 
  add_1864_26_g3133/ZN   -       A1->ZN R     NAND2_X1       1  1.2     8    15     202    (-,-) 
  add_1864_26_g3416/ZN   -       A1->ZN R     AND2_X1        2  4.9    15    39     240    (-,-) 
  add_1864_26_g3090/ZN   -       A2->ZN F     NAND2_X2       9 15.0    17    28     268    (-,-) 
  g174212/ZN             -       A1->ZN R     NAND2_X1       2  3.8    14    24     292    (-,-) 
  g188099/ZN             -       A->ZN  F     OAI211_X1      1  1.8    14    28     320    (-,-) 
  add_1864_26_g2993/ZN   -       A1->ZN R     NAND2_X1       1  2.0    10    18     338    (-,-) 
  add_1864_26_g2979/ZN   -       A2->ZN F     NAND2_X1       1  1.8     7    14     352    (-,-) 
  g158952/ZN             -       A1->ZN R     NAND2_X1       1  1.9    11    14     366    (-,-) 
  g157716__5953/ZN       -       A1->ZN F     NAND3_X1       1  1.4    10    17     383    (-,-) 
  reg_op1_reg[28]/D      -       -      F     DFF_X1         1    -     -     0     383    (-,-) 
#------------------------------------------------------------------------------------------------



Path 50: VIOLATED (-174 ps) Setup Check with Pin alu_out_q_reg[24]/CK->D
          Group: clk
     Startpoint: (R) reg_op2_reg[15]/CK
          Clock: (R) clk
       Endpoint: (F) alu_out_q_reg[24]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      41                  
     Required Time:=     209                  
      Launch Clock:-       0                  
         Data Path:-     383                  
             Slack:=    -174                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  reg_op2_reg[15]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_op2_reg[15]/Q   -       CK->Q  R     DFFR_X1        2  5.7    18   109     109    (-,-) 
  g11/ZN              -       A1->ZN F     NOR2_X1        2  3.5    11    14     123    (-,-) 
  g81730__9906/ZN     -       A->ZN  R     AOI21_X1       1  3.5    30    49     172    (-,-) 
  g170790/ZN          -       A->ZN  F     OAI21_X2       1  6.1    13    27     199    (-,-) 
  g171261/ZN          -       A->ZN  R     AOI21_X4       1  6.5    21    41     239    (-,-) 
  g81428__170112/ZN   -       A2->ZN F     NAND2_X4       2  7.7     8    17     256    (-,-) 
  g170111/ZN          -       A1->ZN R     NAND2_X4       2  8.1    10    15     271    (-,-) 
  g174659/ZN          -       A1->ZN F     NAND2_X4       2  7.7    10    13     285    (-,-) 
  g174658/ZN          -       A1->ZN R     NAND2_X4       4 11.6    12    18     302    (-,-) 
  g174090/ZN          -       A1->ZN F     NAND2_X4       4 11.0     9    16     318    (-,-) 
  fopt179879/ZN       -       A->ZN  R     INV_X2         2  3.8     8    13     332    (-,-) 
  g189929/ZN          -       A1->ZN F     NOR2_X1        1  3.0     9    10     341    (-,-) 
  g170673/ZN          -       B1->ZN R     OAI21_X2       1  1.9    15    23     364    (-,-) 
  g60/ZN              -       A1->ZN F     NAND3_X1       1  1.4    10    18     383    (-,-) 
  alu_out_q_reg[24]/D -       -      F     DFF_X1         1    -     -     0     383    (-,-) 
#---------------------------------------------------------------------------------------------



Path 51: VIOLATED (-173 ps) Setup Check with Pin reg_op1_reg[30]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_reg[21]/CK
          Clock: (R) clk
       Endpoint: (F) reg_op1_reg[30]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      41                  
     Required Time:=     209                  
      Launch Clock:-       0                  
         Data Path:-     382                  
             Slack:=    -173                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoded_imm_reg[21]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_reg[21]/Q  -       CK->Q  F     DFF_X1         5  8.0    12    89      89    (-,-) 
  add_1864_26_g3434/ZN   -       A2->ZN F     OR2_X1         3  5.2    13    59     147    (-,-) 
  add_1864_26_g3198/ZN   -       A2->ZN R     NAND2_X1       1  1.9    10    19     167    (-,-) 
  add_1864_26_g3166/ZN   -       A1->ZN F     NAND2_X1       3  5.2    13    20     187    (-,-) 
  add_1864_26_g3133/ZN   -       A1->ZN R     NAND2_X1       1  1.2     8    15     202    (-,-) 
  add_1864_26_g3416/ZN   -       A1->ZN R     AND2_X1        2  4.9    15    39     240    (-,-) 
  add_1864_26_g3090/ZN   -       A2->ZN F     NAND2_X2       9 15.0    17    28     268    (-,-) 
  add_1864_26_g3074/ZN   -       A1->ZN R     NAND2_X1       2  3.7    14    23     292    (-,-) 
  add_1864_26_g2995/ZN   -       A->ZN  F     OAI211_X1      1  1.8    15    28     320    (-,-) 
  add_1864_26_g2990/ZN   -       A1->ZN R     NAND2_X1       1  1.9    10    18     338    (-,-) 
  add_1864_26_g2977/ZN   -       A1->ZN F     NAND2_X1       1  1.8     8    13     351    (-,-) 
  g158954/ZN             -       A1->ZN R     NAND2_X1       1  1.9    11    14     365    (-,-) 
  g157718__7114/ZN       -       A1->ZN F     NAND3_X1       1  1.4    10    17     382    (-,-) 
  reg_op1_reg[30]/D      -       -      F     DFF_X1         1    -     -     0     382    (-,-) 
#------------------------------------------------------------------------------------------------



Path 52: VIOLATED (-173 ps) Setup Check with Pin reg_op1_reg[23]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) reg_op1_reg[23]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     383                  
             Slack:=    -173                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoded_imm_reg[13]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_reg[13]/Q  -       CK->Q  F     DFF_X1         4  7.0    11    87      87    (-,-) 
  add_1864_26_g184479/ZN -       A2->ZN F     OR2_X2         3  5.2    10    50     138    (-,-) 
  add_1864_26_g3315/ZN   -       A->ZN  R     INV_X1         1  2.0     8    14     151    (-,-) 
  g171136/ZN             -       B1->ZN F     OAI21_X1       3  5.1    15    20     172    (-,-) 
  g171140/ZN             -       A1->ZN R     NAND2_X1       1  3.4    13    22     194    (-,-) 
  add_1864_26_g3125/ZN   -       A1->ZN F     NAND2_X2       1  6.1    11    17     211    (-,-) 
  add_1864_26_g194039/ZN -       A->ZN  R     AOI21_X4       1  6.5    21    40     251    (-,-) 
  add_1864_26_g3038/ZN   -       A2->ZN F     NAND2_X4       9 24.6    15    27     278    (-,-) 
  g174651/ZN             -       A->ZN  R     INV_X8        12 28.4    12    21     299    (-,-) 
  add_1864_26_g3012/ZN   -       B1->ZN F     OAI21_X1       1  1.8    10    14     314    (-,-) 
  add_1864_26_g2992/ZN   -       A1->ZN R     NAND2_X1       1  1.9    10    15     329    (-,-) 
  add_1864_26_g2978/ZN   -       A1->ZN F     NAND2_X1       1  1.7     8    13     342    (-,-) 
  g158361__1474/ZN       -       B1->ZN R     AOI21_X1       1  1.9    22    26     368    (-,-) 
  g157780__2683/ZN       -       A1->ZN F     NAND2_X1       1  1.4     9    15     383    (-,-) 
  reg_op1_reg[23]/D      -       -      F     DFF_X1         1    -     -     0     383    (-,-) 
#------------------------------------------------------------------------------------------------



Path 53: VIOLATED (-173 ps) Setup Check with Pin reg_out_reg[25]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_reg[17]/CK
          Clock: (R) clk
       Endpoint: (F) reg_out_reg[25]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     384                  
             Slack:=    -173                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoded_imm_reg[17]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_reg[17]/Q  -       CK->Q  F     DFF_X1         5  8.7    13    90      90    (-,-) 
  add_1801_23_g1377/ZN   -       A2->ZN F     OR2_X2         3  5.2    10    51     141    (-,-) 
  g173531/ZN             -       A1->ZN R     NAND2_X1       1  3.4    13    19     160    (-,-) 
  g173530/ZN             -       A1->ZN F     NAND2_X2       3  5.1     9    16     176    (-,-) 
  add_1801_23_g1093/ZN   -       A2->ZN R     NAND2_X1       1  3.4    13    21     197    (-,-) 
  add_1801_23_g1080/ZN   -       A1->ZN F     NAND2_X2       4  8.0    13    19     216    (-,-) 
  add_1801_23_g1048/ZN   -       A1->ZN R     NAND2_X2       1  6.3    13    20     236    (-,-) 
  add_1801_23_g1047/ZN   -       A1->ZN F     NAND2_X4       8 13.3    10    18     254    (-,-) 
  add_1801_23_g1012/ZN   -       A1->ZN R     NAND2_X1       1  1.2     9    14     267    (-,-) 
  add_1801_23_g1356/ZN   -       A1->ZN R     AND2_X1        1  2.0     9    31     298    (-,-) 
  add_1801_23_g966/ZN    -       A->ZN  F     OAI21_X1       1  2.4    10    20     318    (-,-) 
  add_1801_23_g946/ZN    -       A->ZN  F     XNOR2_X1       1  1.8    10    38     356    (-,-) 
  g82141__176325/ZN      -       A1->ZN R     NAND2_X1       1  1.9    10    16     372    (-,-) 
  g176324/ZN             -       A1->ZN F     NAND2_X1       1  1.4     7    12     384    (-,-) 
  reg_out_reg[25]/D      -       -      F     DFF_X1         1    -     -     0     384    (-,-) 
#------------------------------------------------------------------------------------------------



Path 54: VIOLATED (-171 ps) Setup Check with Pin reg_out_reg[30]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_reg[17]/CK
          Clock: (R) clk
       Endpoint: (F) reg_out_reg[30]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     382                  
             Slack:=    -171                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoded_imm_reg[17]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_reg[17]/Q  -       CK->Q  F     DFF_X1         5  8.7    13    90      90    (-,-) 
  add_1801_23_g1377/ZN   -       A2->ZN F     OR2_X2         3  5.2    10    51     141    (-,-) 
  g173531/ZN             -       A1->ZN R     NAND2_X1       1  3.4    13    19     160    (-,-) 
  g173530/ZN             -       A1->ZN F     NAND2_X2       3  5.1     9    16     176    (-,-) 
  add_1801_23_g1093/ZN   -       A2->ZN R     NAND2_X1       1  3.4    13    21     197    (-,-) 
  add_1801_23_g1080/ZN   -       A1->ZN F     NAND2_X2       4  8.0    13    19     216    (-,-) 
  add_1801_23_g1048/ZN   -       A1->ZN R     NAND2_X2       1  6.3    13    20     236    (-,-) 
  add_1801_23_g1047/ZN   -       A1->ZN F     NAND2_X4       8 13.3    10    18     254    (-,-) 
  add_1801_23_g1011/ZN   -       A1->ZN R     NAND2_X1       1  2.0    10    16     269    (-,-) 
  add_1801_23_g1358/ZN   -       A1->ZN R     AND2_X2        1  2.0     7    28     297    (-,-) 
  add_1801_23_g960/ZN    -       A->ZN  F     OAI21_X1       1  2.4    10    19     316    (-,-) 
  add_1801_23_g951/ZN    -       A->ZN  F     XNOR2_X1       1  1.8    10    38     354    (-,-) 
  g82161__176283/ZN      -       A1->ZN R     NAND2_X1       1  1.9    10    16     370    (-,-) 
  g176282/ZN             -       A1->ZN F     NAND2_X1       1  1.4     7    12     382    (-,-) 
  reg_out_reg[30]/D      -       -      F     DFF_X1         1    -     -     0     382    (-,-) 
#------------------------------------------------------------------------------------------------



Path 55: VIOLATED (-171 ps) Setup Check with Pin reg_out_reg[29]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_reg[17]/CK
          Clock: (R) clk
       Endpoint: (F) reg_out_reg[29]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     382                  
             Slack:=    -171                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoded_imm_reg[17]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_reg[17]/Q  -       CK->Q  F     DFF_X1         5  8.7    13    90      90    (-,-) 
  add_1801_23_g1377/ZN   -       A2->ZN F     OR2_X2         3  5.2    10    51     141    (-,-) 
  g173531/ZN             -       A1->ZN R     NAND2_X1       1  3.4    13    19     160    (-,-) 
  g173530/ZN             -       A1->ZN F     NAND2_X2       3  5.1     9    16     176    (-,-) 
  add_1801_23_g1093/ZN   -       A2->ZN R     NAND2_X1       1  3.4    13    21     197    (-,-) 
  add_1801_23_g1080/ZN   -       A1->ZN F     NAND2_X2       4  8.0    13    19     216    (-,-) 
  add_1801_23_g1048/ZN   -       A1->ZN R     NAND2_X2       1  6.3    13    20     236    (-,-) 
  add_1801_23_g1047/ZN   -       A1->ZN F     NAND2_X4       8 13.3    10    18     254    (-,-) 
  add_1801_23_g1014/ZN   -       A1->ZN R     NAND2_X1       1  2.0    10    16     269    (-,-) 
  add_1801_23_g1359/ZN   -       A1->ZN R     AND2_X2        1  2.0     7    28     297    (-,-) 
  add_1801_23_g964/ZN    -       A->ZN  F     OAI21_X1       1  2.4    10    19     316    (-,-) 
  add_1801_23_g956/ZN    -       A->ZN  F     XNOR2_X1       1  1.8    10    38     354    (-,-) 
  g82152__176277/ZN      -       A1->ZN R     NAND2_X1       1  1.9    10    16     370    (-,-) 
  g176276/ZN             -       A1->ZN F     NAND2_X1       1  1.4     7    12     382    (-,-) 
  reg_out_reg[29]/D      -       -      F     DFF_X1         1    -     -     0     382    (-,-) 
#------------------------------------------------------------------------------------------------



Path 56: VIOLATED (-171 ps) Setup Check with Pin reg_out_reg[27]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_reg[17]/CK
          Clock: (R) clk
       Endpoint: (F) reg_out_reg[27]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     382                  
             Slack:=    -171                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoded_imm_reg[17]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_reg[17]/Q  -       CK->Q  F     DFF_X1         5  8.7    13    90      90    (-,-) 
  add_1801_23_g1377/ZN   -       A2->ZN F     OR2_X2         3  5.2    10    51     141    (-,-) 
  g173531/ZN             -       A1->ZN R     NAND2_X1       1  3.4    13    19     160    (-,-) 
  g173530/ZN             -       A1->ZN F     NAND2_X2       3  5.1     9    16     176    (-,-) 
  add_1801_23_g1093/ZN   -       A2->ZN R     NAND2_X1       1  3.4    13    21     197    (-,-) 
  add_1801_23_g1080/ZN   -       A1->ZN F     NAND2_X2       4  8.0    13    19     216    (-,-) 
  add_1801_23_g1048/ZN   -       A1->ZN R     NAND2_X2       1  6.3    13    20     236    (-,-) 
  add_1801_23_g1047/ZN   -       A1->ZN F     NAND2_X4       8 13.3    10    18     254    (-,-) 
  add_1801_23_g1017/ZN   -       A1->ZN R     NAND2_X1       1  2.0    10    16     269    (-,-) 
  add_1801_23_g1360/ZN   -       A1->ZN R     AND2_X2        1  2.0     7    28     297    (-,-) 
  add_1801_23_g961/ZN    -       A->ZN  F     OAI21_X1       1  2.4    10    19     316    (-,-) 
  add_1801_23_g958/ZN    -       A->ZN  F     XNOR2_X1       1  1.8    10    38     354    (-,-) 
  g82140__176265/ZN      -       A1->ZN R     NAND2_X1       1  1.9    10    16     370    (-,-) 
  g176264/ZN             -       A1->ZN F     NAND2_X1       1  1.4     7    12     382    (-,-) 
  reg_out_reg[27]/D      -       -      F     DFF_X1         1    -     -     0     382    (-,-) 
#------------------------------------------------------------------------------------------------



Path 57: VIOLATED (-170 ps) Setup Check with Pin reg_op1_reg[22]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) reg_op1_reg[22]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      41                  
     Required Time:=     209                  
      Launch Clock:-       0                  
         Data Path:-     380                  
             Slack:=    -170                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoded_imm_reg[13]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_reg[13]/Q  -       CK->Q  F     DFF_X1         4  7.0    11    87      87    (-,-) 
  add_1864_26_g184479/ZN -       A2->ZN F     OR2_X2         3  5.2    10    50     138    (-,-) 
  add_1864_26_g3315/ZN   -       A->ZN  R     INV_X1         1  2.0     8    14     151    (-,-) 
  g171136/ZN             -       B1->ZN F     OAI21_X1       3  5.1    15    20     172    (-,-) 
  g171140/ZN             -       A1->ZN R     NAND2_X1       1  3.4    13    22     194    (-,-) 
  add_1864_26_g3125/ZN   -       A1->ZN F     NAND2_X2       1  6.1    11    17     211    (-,-) 
  add_1864_26_g194039/ZN -       A->ZN  R     AOI21_X4       1  6.5    21    40     251    (-,-) 
  add_1864_26_g3038/ZN   -       A2->ZN F     NAND2_X4       9 24.6    15    27     278    (-,-) 
  add_1864_26_g3028/ZN   -       A1->ZN R     NAND2_X1       1  1.9    10    18     296    (-,-) 
  add_1864_26_g3004/ZN   -       A1->ZN F     NAND2_X1       1  2.4     9    14     310    (-,-) 
  add_1864_26_g2982/ZN   -       A->ZN  F     XNOR2_X1       1  1.8    10    38     347    (-,-) 
  g158947/ZN             -       A1->ZN R     NAND2_X1       1  1.9    11    15     363    (-,-) 
  g157754__7675/ZN       -       A1->ZN F     NAND3_X1       1  1.4    10    17     380    (-,-) 
  reg_op1_reg[22]/D      -       -      F     DFF_X1         1    -     -     0     380    (-,-) 
#------------------------------------------------------------------------------------------------



Path 58: VIOLATED (-170 ps) Setup Check with Pin reg_out_reg[28]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) reg_out_reg[28]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      32                  
     Required Time:=     218                  
      Launch Clock:-       0                  
         Data Path:-     389                  
             Slack:=    -170                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  decoded_imm_reg[1]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_reg[1]/Q  -       CK->Q  R     DFF_X1         4  9.1    24   101     101    (-,-) 
  add_1801_23_g1109/CO  -       A->CO  R     HA_X1          2  3.8    13    41     142    (-,-) 
  add_1801_23_g1095/ZN  -       A1->ZN F     NAND3_X1       1  3.2    14    23     165    (-,-) 
  add_1801_23_g1081/ZN  -       A1->ZN R     NAND3_X2       3  9.3    19    26     191    (-,-) 
  add_1801_23_g1055/ZN  -       A1->ZN F     NAND2_X2       1  6.5    11    20     211    (-,-) 
  add_1801_23_g1035/ZN  -       A1->ZN R     NAND3_X4       7 16.3    17    23     234    (-,-) 
  add_1801_23_g1018/ZN  -       A1->ZN F     NAND2_X2       1  6.0    10    19     252    (-,-) 
  add_1801_23_g996/ZN   -       A1->ZN R     NAND2_X4       4 18.0    16    22     274    (-,-) 
  add_1801_23_g987/ZN   -       A->ZN  F     INV_X8        13 25.4     7    13     287    (-,-) 
  add_1801_23_g969/ZN   -       B1->ZN R     OAI21_X1       1  2.5    22    30     317    (-,-) 
  add_1801_23_g957/ZN   -       A->ZN  R     XNOR2_X1       1  1.9    20    42     359    (-,-) 
  g81964__176271/ZN     -       A1->ZN F     NAND2_X1       1  1.8     9    16     375    (-,-) 
  g176270/ZN            -       A1->ZN R     NAND2_X1       1  1.4     9    14     389    (-,-) 
  reg_out_reg[28]/D     -       -      R     DFF_X1         1    -     -     0     389    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 59: VIOLATED (-170 ps) Setup Check with Pin reg_out_reg[26]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) reg_out_reg[26]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      32                  
     Required Time:=     218                  
      Launch Clock:-       0                  
         Data Path:-     389                  
             Slack:=    -170                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  decoded_imm_reg[1]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_reg[1]/Q  -       CK->Q  R     DFF_X1         4  9.1    24   101     101    (-,-) 
  add_1801_23_g1109/CO  -       A->CO  R     HA_X1          2  3.8    13    41     142    (-,-) 
  add_1801_23_g1095/ZN  -       A1->ZN F     NAND3_X1       1  3.2    14    23     165    (-,-) 
  add_1801_23_g1081/ZN  -       A1->ZN R     NAND3_X2       3  9.3    19    26     191    (-,-) 
  add_1801_23_g1055/ZN  -       A1->ZN F     NAND2_X2       1  6.5    11    20     211    (-,-) 
  add_1801_23_g1035/ZN  -       A1->ZN R     NAND3_X4       7 16.3    17    23     234    (-,-) 
  add_1801_23_g1018/ZN  -       A1->ZN F     NAND2_X2       1  6.0    10    19     252    (-,-) 
  add_1801_23_g996/ZN   -       A1->ZN R     NAND2_X4       4 18.0    16    22     274    (-,-) 
  add_1801_23_g987/ZN   -       A->ZN  F     INV_X8        13 25.4     7    13     287    (-,-) 
  add_1801_23_g965/ZN   -       B1->ZN R     OAI21_X1       1  2.5    22    30     317    (-,-) 
  add_1801_23_g945/ZN   -       A->ZN  R     XNOR2_X1       1  1.9    20    42     359    (-,-) 
  g81968__176259/ZN     -       A1->ZN F     NAND2_X1       1  1.8     9    16     375    (-,-) 
  g176258/ZN            -       A1->ZN R     NAND2_X1       1  1.4     9    14     389    (-,-) 
  reg_out_reg[26]/D     -       -      R     DFF_X1         1    -     -     0     389    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 60: VIOLATED (-170 ps) Setup Check with Pin reg_out_reg[23]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) reg_out_reg[23]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      32                  
     Required Time:=     218                  
      Launch Clock:-       0                  
         Data Path:-     389                  
             Slack:=    -170                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  decoded_imm_reg[1]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_reg[1]/Q  -       CK->Q  R     DFF_X1         4  9.1    24   101     101    (-,-) 
  add_1801_23_g1109/CO  -       A->CO  R     HA_X1          2  3.8    13    41     142    (-,-) 
  add_1801_23_g1095/ZN  -       A1->ZN F     NAND3_X1       1  3.2    14    23     165    (-,-) 
  add_1801_23_g1081/ZN  -       A1->ZN R     NAND3_X2       3  9.3    19    26     191    (-,-) 
  add_1801_23_g1055/ZN  -       A1->ZN F     NAND2_X2       1  6.5    11    20     211    (-,-) 
  add_1801_23_g1035/ZN  -       A1->ZN R     NAND3_X4       7 16.3    17    23     234    (-,-) 
  add_1801_23_g1018/ZN  -       A1->ZN F     NAND2_X2       1  6.0    10    19     252    (-,-) 
  add_1801_23_g996/ZN   -       A1->ZN R     NAND2_X4       4 18.0    16    22     274    (-,-) 
  add_1801_23_g987/ZN   -       A->ZN  F     INV_X8        13 25.4     7    13     287    (-,-) 
  add_1801_23_g962/ZN   -       B1->ZN R     OAI21_X1       1  2.5    22    30     317    (-,-) 
  add_1801_23_g948/ZN   -       A->ZN  R     XNOR2_X1       1  1.9    20    42     359    (-,-) 
  g81963__176301/ZN     -       A1->ZN F     NAND2_X1       1  1.8     9    16     375    (-,-) 
  g176300/ZN            -       A1->ZN R     NAND2_X1       1  1.4     9    14     389    (-,-) 
  reg_out_reg[23]/D     -       -      R     DFF_X1         1    -     -     0     389    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 61: VIOLATED (-170 ps) Setup Check with Pin reg_out_reg[22]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) reg_out_reg[22]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      32                  
     Required Time:=     218                  
      Launch Clock:-       0                  
         Data Path:-     389                  
             Slack:=    -170                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  decoded_imm_reg[1]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_reg[1]/Q  -       CK->Q  R     DFF_X1         4  9.1    24   101     101    (-,-) 
  add_1801_23_g1109/CO  -       A->CO  R     HA_X1          2  3.8    13    41     142    (-,-) 
  add_1801_23_g1095/ZN  -       A1->ZN F     NAND3_X1       1  3.2    14    23     165    (-,-) 
  add_1801_23_g1081/ZN  -       A1->ZN R     NAND3_X2       3  9.3    19    26     191    (-,-) 
  add_1801_23_g1055/ZN  -       A1->ZN F     NAND2_X2       1  6.5    11    20     211    (-,-) 
  add_1801_23_g1035/ZN  -       A1->ZN R     NAND3_X4       7 16.3    17    23     234    (-,-) 
  add_1801_23_g1018/ZN  -       A1->ZN F     NAND2_X2       1  6.0    10    19     252    (-,-) 
  add_1801_23_g996/ZN   -       A1->ZN R     NAND2_X4       4 18.0    16    22     274    (-,-) 
  add_1801_23_g987/ZN   -       A->ZN  F     INV_X8        13 25.4     7    13     287    (-,-) 
  add_1801_23_g959/ZN   -       B1->ZN R     OAI21_X1       1  2.5    22    30     317    (-,-) 
  add_1801_23_g949/ZN   -       A->ZN  R     XNOR2_X1       1  1.9    20    42     359    (-,-) 
  g82143__176295/ZN     -       A1->ZN F     NAND2_X1       1  1.8     9    16     375    (-,-) 
  g176294/ZN            -       A1->ZN R     NAND2_X1       1  1.4     9    14     389    (-,-) 
  reg_out_reg[22]/D     -       -      R     DFF_X1         1    -     -     0     389    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 62: VIOLATED (-170 ps) Setup Check with Pin reg_out_reg[20]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) reg_out_reg[20]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      32                  
     Required Time:=     218                  
      Launch Clock:-       0                  
         Data Path:-     389                  
             Slack:=    -170                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  decoded_imm_reg[1]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_reg[1]/Q  -       CK->Q  R     DFF_X1         4  9.1    24   101     101    (-,-) 
  add_1801_23_g1109/CO  -       A->CO  R     HA_X1          2  3.8    13    41     142    (-,-) 
  add_1801_23_g1095/ZN  -       A1->ZN F     NAND3_X1       1  3.2    14    23     165    (-,-) 
  add_1801_23_g1081/ZN  -       A1->ZN R     NAND3_X2       3  9.3    19    26     191    (-,-) 
  add_1801_23_g1055/ZN  -       A1->ZN F     NAND2_X2       1  6.5    11    20     211    (-,-) 
  add_1801_23_g1035/ZN  -       A1->ZN R     NAND3_X4       7 16.3    17    23     234    (-,-) 
  add_1801_23_g1018/ZN  -       A1->ZN F     NAND2_X2       1  6.0    10    19     252    (-,-) 
  add_1801_23_g996/ZN   -       A1->ZN R     NAND2_X4       4 18.0    16    22     274    (-,-) 
  add_1801_23_g987/ZN   -       A->ZN  F     INV_X8        13 25.4     7    13     287    (-,-) 
  add_1801_23_g978/ZN   -       B1->ZN R     OAI21_X1       1  2.5    22    30     317    (-,-) 
  add_1801_23_g955/ZN   -       A->ZN  R     XNOR2_X1       1  1.9    20    42     359    (-,-) 
  g82163__176289/ZN     -       A1->ZN F     NAND2_X1       1  1.8     9    16     375    (-,-) 
  g176288/ZN            -       A1->ZN R     NAND2_X1       1  1.4     9    14     389    (-,-) 
  reg_out_reg[20]/D     -       -      R     DFF_X1         1    -     -     0     389    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 63: VIOLATED (-170 ps) Setup Check with Pin reg_out_reg[18]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) reg_out_reg[18]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      32                  
     Required Time:=     218                  
      Launch Clock:-       0                  
         Data Path:-     389                  
             Slack:=    -170                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  decoded_imm_reg[1]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_reg[1]/Q  -       CK->Q  R     DFF_X1         4  9.1    24   101     101    (-,-) 
  add_1801_23_g1109/CO  -       A->CO  R     HA_X1          2  3.8    13    41     142    (-,-) 
  add_1801_23_g1095/ZN  -       A1->ZN F     NAND3_X1       1  3.2    14    23     165    (-,-) 
  add_1801_23_g1081/ZN  -       A1->ZN R     NAND3_X2       3  9.3    19    26     191    (-,-) 
  add_1801_23_g1055/ZN  -       A1->ZN F     NAND2_X2       1  6.5    11    20     211    (-,-) 
  add_1801_23_g1035/ZN  -       A1->ZN R     NAND3_X4       7 16.3    17    23     234    (-,-) 
  add_1801_23_g1018/ZN  -       A1->ZN F     NAND2_X2       1  6.0    10    19     252    (-,-) 
  add_1801_23_g996/ZN   -       A1->ZN R     NAND2_X4       4 18.0    16    22     274    (-,-) 
  add_1801_23_g987/ZN   -       A->ZN  F     INV_X8        13 25.4     7    13     287    (-,-) 
  add_1801_23_g963/ZN   -       B1->ZN R     OAI21_X1       1  2.5    22    30     317    (-,-) 
  add_1801_23_g953/ZN   -       A->ZN  R     XNOR2_X1       1  1.9    20    42     359    (-,-) 
  g166325/ZN            -       A1->ZN F     NAND2_X1       1  1.8     9    16     375    (-,-) 
  g161844/ZN            -       A1->ZN R     NAND2_X1       1  1.4     9    14     389    (-,-) 
  reg_out_reg[18]/D     -       -      R     DFF_X1         1    -     -     0     389    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 64: VIOLATED (-170 ps) Setup Check with Pin reg_op1_reg[21]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) reg_op1_reg[21]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      41                  
     Required Time:=     209                  
      Launch Clock:-       0                  
         Data Path:-     379                  
             Slack:=    -170                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoded_imm_reg[13]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_reg[13]/Q  -       CK->Q  F     DFF_X1         4  7.0    11    87      87    (-,-) 
  add_1864_26_g184479/ZN -       A2->ZN F     OR2_X2         3  5.2    10    50     138    (-,-) 
  add_1864_26_g3315/ZN   -       A->ZN  R     INV_X1         1  2.0     8    14     151    (-,-) 
  g171136/ZN             -       B1->ZN F     OAI21_X1       3  5.1    15    20     172    (-,-) 
  g171140/ZN             -       A1->ZN R     NAND2_X1       1  3.4    13    22     194    (-,-) 
  add_1864_26_g3125/ZN   -       A1->ZN F     NAND2_X2       1  6.1    11    17     211    (-,-) 
  add_1864_26_g194039/ZN -       A->ZN  R     AOI21_X4       1  6.5    21    40     251    (-,-) 
  add_1864_26_g3038/ZN   -       A2->ZN F     NAND2_X4       9 24.6    15    27     278    (-,-) 
  add_1864_26_g3024/ZN   -       A1->ZN R     NAND2_X1       1  1.9    10    18     296    (-,-) 
  add_1864_26_g3003/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    14     310    (-,-) 
  add_1864_26_g2983/ZN   -       A->ZN  F     XNOR2_X1       1  1.8    10    37     347    (-,-) 
  g158946/ZN             -       A1->ZN R     NAND2_X1       1  1.9    11    15     362    (-,-) 
  g157753__2391/ZN       -       A1->ZN F     NAND3_X1       1  1.4    10    17     379    (-,-) 
  reg_op1_reg[21]/D      -       -      F     DFF_X1         1    -     -     0     379    (-,-) 
#------------------------------------------------------------------------------------------------



Path 65: VIOLATED (-169 ps) Setup Check with Pin reg_op1_reg[24]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_j_reg[18]/CK
          Clock: (R) clk
       Endpoint: (R) reg_op1_reg[24]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      32                  
     Required Time:=     218                  
      Launch Clock:-       0                  
         Data Path:-     387                  
             Slack:=    -169                  

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  decoded_imm_j_reg[18]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_j_reg[18]/Q  -       CK->Q  R     DFF_X1         5  7.8    21    98      98    (-,-) 
  g165950/ZN               -       A1->ZN R     AND3_X1        4 13.2    35    75     173    (-,-) 
  g165103/ZN               -       A1->ZN F     NAND2_X2       5 12.7    19    32     205    (-,-) 
  g164860/ZN               -       A->ZN  R     INV_X4        28 49.9    31    44     249    (-,-) 
  g164504/ZN               -       A1->ZN F     NAND2_X1       1  1.8    12    17     267    (-,-) 
  g162352/ZN               -       A2->ZN R     NAND4_X1       1  2.0    15    22     288    (-,-) 
  g161961/ZN               -       A1->ZN F     NOR2_X1        1  1.8     7    10     298    (-,-) 
  g161546/ZN               -       A2->ZN R     NAND2_X1       1  2.0    10    16     315    (-,-) 
  g161376/ZN               -       A1->ZN F     NOR2_X1        1  1.8     6     9     323    (-,-) 
  g161059/ZN               -       B1->ZN R     OAI21_X1       1  1.9    19    26     350    (-,-) 
  g158403__185133/ZN       -       B1->ZN F     AOI21_X1       1  1.8    12    17     367    (-,-) 
  g157713__7118/ZN         -       A3->ZN R     NAND3_X1       1  1.4    11    20     387    (-,-) 
  reg_op1_reg[24]/D        -       -      R     DFF_X1         1    -     -     0     387    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 66: VIOLATED (-169 ps) Setup Check with Pin reg_op1_reg[18]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_j_reg[18]/CK
          Clock: (R) clk
       Endpoint: (R) reg_op1_reg[18]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      32                  
     Required Time:=     218                  
      Launch Clock:-       0                  
         Data Path:-     387                  
             Slack:=    -169                  

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  decoded_imm_j_reg[18]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_j_reg[18]/Q  -       CK->Q  R     DFF_X1         5  7.8    21    98      98    (-,-) 
  g165950/ZN               -       A1->ZN R     AND3_X1        4 13.2    35    75     173    (-,-) 
  g165103/ZN               -       A1->ZN F     NAND2_X2       5 12.7    19    32     205    (-,-) 
  g164860/ZN               -       A->ZN  R     INV_X4        28 49.9    31    44     249    (-,-) 
  g164648/ZN               -       A1->ZN F     NAND2_X1       1  1.8    12    17     267    (-,-) 
  g162304/ZN               -       A2->ZN R     NAND4_X1       1  2.0    15    22     288    (-,-) 
  g161991/ZN               -       A1->ZN F     NOR2_X1        1  1.8     7    10     298    (-,-) 
  g161540/ZN               -       A2->ZN R     NAND2_X1       1  2.0    10    16     315    (-,-) 
  g55/ZN                   -       A1->ZN F     NOR2_X1        1  1.8     6     9     323    (-,-) 
  g190452/ZN               -       B1->ZN R     OAI21_X1       1  1.9    19    26     350    (-,-) 
  g158402__185132/ZN       -       B1->ZN F     AOI21_X1       1  1.8    12    17     367    (-,-) 
  g157717__5703/ZN         -       A3->ZN R     NAND3_X1       1  1.4    11    20     387    (-,-) 
  reg_op1_reg[18]/D        -       -      R     DFF_X1         1    -     -     0     387    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 67: VIOLATED (-169 ps) Setup Check with Pin reg_op1_reg[17]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_j_reg[18]/CK
          Clock: (R) clk
       Endpoint: (F) reg_op1_reg[17]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      41                  
     Required Time:=     209                  
      Launch Clock:-       0                  
         Data Path:-     378                  
             Slack:=    -169                  

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  decoded_imm_j_reg[18]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_j_reg[18]/QN -       CK->QN F     DFF_X1         6 12.8    23    87      87    (-,-) 
  g193541/ZN               -       A3->ZN F     AND3_X2        4 12.6    11    49     136    (-,-) 
  g165075/ZN               -       A1->ZN R     NAND2_X2       8 19.7    28    36     172    (-,-) 
  g164830/ZN               -       A->ZN  F     INV_X4        25 42.2    16    26     198    (-,-) 
  g163579/ZN               -       A1->ZN R     NAND2_X1       1  2.0    10    19     217    (-,-) 
  g162293/ZN               -       A4->ZN F     NAND4_X1       1  1.7    16    30     247    (-,-) 
  g161793/ZN               -       A1->ZN R     NOR2_X1        1  2.0    17    28     275    (-,-) 
  g161667/ZN               -       A2->ZN F     NAND2_X1       1  1.9     9    16     291    (-,-) 
  g161405/ZN               -       A2->ZN R     NOR2_X1        1  1.9    17    29     320    (-,-) 
  g158386__8780/ZN         -       C1->ZN F     OAI211_X1      1  1.8    17    22     341    (-,-) 
  g158336/ZN               -       A->ZN  R     INV_X1         1  2.0     9    17     359    (-,-) 
  g157738__7344/ZN         -       A3->ZN F     NAND3_X1       1  1.4    10    20     378    (-,-) 
  reg_op1_reg[17]/D        -       -      F     DFF_X1         1    -     -     0     378    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 68: VIOLATED (-169 ps) Setup Check with Pin alu_out_q_reg[18]/CK->D
          Group: clk
     Startpoint: (R) reg_op2_reg[15]/CK
          Clock: (R) clk
       Endpoint: (R) alu_out_q_reg[18]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      32                  
     Required Time:=     218                  
      Launch Clock:-       0                  
         Data Path:-     387                  
             Slack:=    -169                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  reg_op2_reg[15]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_op2_reg[15]/Q   -       CK->Q  R     DFFR_X1        2  5.7    18   109     109    (-,-) 
  g11/ZN              -       A1->ZN F     NOR2_X1        2  3.5    11    14     123    (-,-) 
  g81730__9906/ZN     -       A->ZN  R     AOI21_X1       1  3.5    30    49     172    (-,-) 
  g170790/ZN          -       A->ZN  F     OAI21_X2       1  6.1    13    27     199    (-,-) 
  g171261/ZN          -       A->ZN  R     AOI21_X4       1  6.5    21    41     239    (-,-) 
  g81428__170112/ZN   -       A2->ZN F     NAND2_X4       2  7.7     8    17     256    (-,-) 
  fopt174366/ZN       -       A->ZN  R     INV_X1         2  4.0    12    18     274    (-,-) 
  fopt174368/ZN       -       A->ZN  F     INV_X1         2  4.7     7    13     287    (-,-) 
  g174371/ZN          -       B1->ZN R     AOI21_X2       2  5.4    26    31     318    (-,-) 
  g81298__5266/ZN     -       A1->ZN F     NAND2_X1       1  1.8    10    17     335    (-,-) 
  g81229__6877/ZN     -       A->ZN  R     OAI21_X1       1  1.9    20    21     356    (-,-) 
  g81198__180510/ZN   -       A1->ZN F     NAND2_X1       1  1.9     9    16     372    (-,-) 
  g180509/ZN          -       A1->ZN R     NAND3_X1       1  1.4    11    15     387    (-,-) 
  alu_out_q_reg[18]/D -       -      R     DFF_X1         1    -     -     0     387    (-,-) 
#---------------------------------------------------------------------------------------------



Path 69: VIOLATED (-169 ps) Setup Check with Pin reg_op1_reg[20]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_j_reg[18]/CK
          Clock: (R) clk
       Endpoint: (F) reg_op1_reg[20]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      41                  
     Required Time:=     209                  
      Launch Clock:-       0                  
         Data Path:-     378                  
             Slack:=    -169                  

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  decoded_imm_j_reg[18]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_j_reg[18]/QN -       CK->QN F     DFF_X1         6 12.8    23    87      87    (-,-) 
  g193541/ZN               -       A3->ZN F     AND3_X2        4 12.6    11    49     136    (-,-) 
  g165075/ZN               -       A1->ZN R     NAND2_X2       8 19.7    28    36     172    (-,-) 
  g164830/ZN               -       A->ZN  F     INV_X4        25 42.2    16    26     198    (-,-) 
  g163561/ZN               -       A1->ZN R     NAND2_X1       1  2.0    10    19     217    (-,-) 
  g162319/ZN               -       A4->ZN F     NAND4_X1       1  1.7    16    30     247    (-,-) 
  g161791/ZN               -       A1->ZN R     NOR2_X1        1  2.0    17    28     275    (-,-) 
  g161661/ZN               -       A2->ZN F     NAND2_X1       1  1.9     9    16     291    (-,-) 
  g161410/ZN               -       A2->ZN R     NOR2_X1        1  1.9    16    29     320    (-,-) 
  g158390__4547/ZN         -       C1->ZN F     OAI211_X1      1  1.8    17    21     341    (-,-) 
  g158339/ZN               -       A->ZN  R     INV_X1         1  2.0     9    17     358    (-,-) 
  g157752__2900/ZN         -       A3->ZN F     NAND3_X1       1  1.4    10    20     378    (-,-) 
  reg_op1_reg[20]/D        -       -      F     DFF_X1         1    -     -     0     378    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 70: VIOLATED (-168 ps) Setup Check with Pin reg_op1_reg[26]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_j_reg[17]/CK
          Clock: (R) clk
       Endpoint: (R) reg_op1_reg[26]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      32                  
     Required Time:=     218                  
      Launch Clock:-       0                  
         Data Path:-     386                  
             Slack:=    -168                  

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  decoded_imm_j_reg[17]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_j_reg[17]/Q  -       CK->Q  R     DFF_X1         6 11.4    29   106     106    (-,-) 
  g193541/ZN               -       A1->ZN R     AND3_X2        4 13.4    21    60     166    (-,-) 
  g165111/ZN               -       A1->ZN R     AND2_X4       26 51.0    33    61     228    (-,-) 
  g164877/ZN               -       A->ZN  F     INV_X4         7 11.2    10    13     241    (-,-) 
  g163201/ZN               -       B1->ZN R     OAI22_X1       1  2.0    31    40     280    (-,-) 
  g162363/ZN               -       A1->ZN F     NOR2_X1        1  1.8    10    11     292    (-,-) 
  g161668/ZN               -       A1->ZN R     NAND4_X1       1  2.0    15    19     310    (-,-) 
  g161417/ZN               -       A2->ZN F     NOR2_X1        1  1.8     7    12     322    (-,-) 
  g161060/ZN               -       B1->ZN R     OAI21_X1       1  1.9    19    27     349    (-,-) 
  g158404__185131/ZN       -       B1->ZN F     AOI21_X1       1  1.8    12    17     366    (-,-) 
  g157714__194744/ZN       -       A3->ZN R     NAND3_X1       1  1.4    11    20     386    (-,-) 
  reg_op1_reg[26]/D        -       -      R     DFF_X1         1    -     -     0     386    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 71: VIOLATED (-168 ps) Setup Check with Pin reg_op1_reg[19]/CK->D
          Group: clk
     Startpoint: (R) reg_op1_reg[4]/CK
          Clock: (R) clk
       Endpoint: (F) reg_op1_reg[19]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      41                  
     Required Time:=     209                  
      Launch Clock:-       0                  
         Data Path:-     377                  
             Slack:=    -168                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_op1_reg[4]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_op1_reg[4]/QN      -       CK->QN F     DFF_X1         2  4.9    16    71      71    (-,-) 
  fopt183547/ZN          -       A->ZN  R     INV_X2        10 21.3    27    38     109    (-,-) 
  add_1864_26_g3298/ZN   -       A1->ZN R     AND2_X1        2  3.8    13    42     152    (-,-) 
  add_1864_26_g3232/ZN   -       A1->ZN F     NAND2_X1       1  1.8     8    14     166    (-,-) 
  g72/ZN                 -       A2->ZN R     NAND2_X1       3  7.0    21    29     195    (-,-) 
  add_1864_26_g3123/ZN   -       B1->ZN F     AOI21_X2       1  5.9    12    20     215    (-,-) 
  add_1864_26_g190187/ZN -       A2->ZN R     NAND2_X4       7 16.3    15    24     240    (-,-) 
  add_1864_26_g3045/ZN   -       A1->ZN F     NAND2_X2       1  6.0    10    18     257    (-,-) 
  add_1864_26_g3038/ZN   -       A1->ZN R     NAND2_X4       9 26.3    20    27     284    (-,-) 
  g174651/ZN             -       A->ZN  F     INV_X8        12 25.3     8    14     298    (-,-) 
  add_1864_26_g3006/ZN   -       B1->ZN R     OAI21_X2       2  3.8    19    27     325    (-,-) 
  g171587/ZN             -       A1->ZN F     NAND2_X1       1  1.8     9    16     341    (-,-) 
  g171584/ZN             -       A2->ZN R     NAND3_X1       1  1.9    12    19     359    (-,-) 
  g157751__6877/ZN       -       A1->ZN F     NAND3_X1       1  1.4    10    18     377    (-,-) 
  reg_op1_reg[19]/D      -       -      F     DFF_X1         1    -     -     0     377    (-,-) 
#------------------------------------------------------------------------------------------------



Path 72: VIOLATED (-167 ps) Setup Check with Pin reg_op1_reg[13]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_reg[9]/CK
          Clock: (R) clk
       Endpoint: (F) reg_op1_reg[13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     378                  
             Slack:=    -167                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  decoded_imm_reg[9]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_reg[9]/Q  -       CK->Q  F     DFF_X1         5  8.6    13    90      90    (-,-) 
  add_1864_26_g3438/ZN  -       A2->ZN F     OR2_X2         3  5.2    10    51     140    (-,-) 
  add_1864_26_g3199/ZN  -       A1->ZN R     NAND2_X1       1  1.9    10    15     156    (-,-) 
  add_1864_26_g3181/ZN  -       A1->ZN F     NAND2_X1       3  5.1    13    20     176    (-,-) 
  add_1864_26_g3135/ZN  -       A1->ZN R     NAND2_X1       1  3.4    13    20     196    (-,-) 
  add_1864_26_g3129/ZN  -       A1->ZN F     NAND2_X2       5 12.3    16    24     220    (-,-) 
  add_1864_26_g3087/ZN  -       B1->ZN R     AOI21_X1       1  1.9    22    30     250    (-,-) 
  add_1864_26_g3037/ZN  -       A1->ZN F     NAND2_X1       1  2.4    10    18     268    (-,-) 
  add_1864_26_g3019/ZN  -       A->ZN  F     XNOR2_X1       1  1.8    10    38     306    (-,-) 
  g158938/ZN            -       A1->ZN R     NAND2_X1       1  1.9    11    15     322    (-,-) 
  g158381__7344/ZN      -       A->ZN  F     OAI211_X1      1  1.8    17    27     349    (-,-) 
  g158333/ZN            -       A->ZN  R     INV_X1         1  1.9     9    17     366    (-,-) 
  g157786__184477/ZN    -       A1->ZN F     NAND2_X1       1  1.4     8    12     378    (-,-) 
  reg_op1_reg[13]/D     -       -      F     DFF_X1         1    -     -     0     378    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 73: VIOLATED (-167 ps) Setup Check with Pin reg_op1_reg[16]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_j_reg[15]/CK
          Clock: (R) clk
       Endpoint: (F) reg_op1_reg[16]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      41                  
     Required Time:=     209                  
      Launch Clock:-       0                  
         Data Path:-     376                  
             Slack:=    -167                  

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  decoded_imm_j_reg[15]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_j_reg[15]/QN -       CK->QN R     DFF_X1         3  6.6    20    76      76    (-,-) 
  g183863/ZN               -       A->ZN  F     INV_X2         6 10.4    10    16      92    (-,-) 
  g183867/ZN               -       A1->ZN R     NAND2_X1       1  3.6    14    20     111    (-,-) 
  g191519/ZN               -       A1->ZN F     NOR2_X2        4 12.6    15    17     128    (-,-) 
  g165074/ZN               -       A2->ZN R     NAND2_X2       8 19.7    28    40     168    (-,-) 
  g164829/ZN               -       A->ZN  F     INV_X4        25 42.2    16    26     194    (-,-) 
  g164165/ZN               -       A1->ZN R     NAND2_X1       1  1.9    10    18     213    (-,-) 
  g162291/ZN               -       A2->ZN F     NAND4_X1       1  1.9    16    28     241    (-,-) 
  g161987/ZN               -       A2->ZN R     NOR2_X1        1  1.9    17    32     273    (-,-) 
  g161537/ZN               -       A1->ZN F     NAND2_X1       1  1.9     9    16     289    (-,-) 
  g161404/ZN               -       A2->ZN R     NOR2_X1        1  1.9    17    29     318    (-,-) 
  g158388__3772/ZN         -       C1->ZN F     OAI211_X1      1  1.8    17    22     339    (-,-) 
  g158338/ZN               -       A->ZN  R     INV_X1         1  2.0     9    17     356    (-,-) 
  g157749__2683/ZN         -       A3->ZN F     NAND3_X1       1  1.4    10    20     376    (-,-) 
  reg_op1_reg[16]/D        -       -      F     DFF_X1         1    -     -     0     376    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 74: VIOLATED (-166 ps) Setup Check with Pin reg_op1_reg[9]/CK->D
          Group: clk
     Startpoint: (R) reg_op1_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) reg_op1_reg[9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     377                  
             Slack:=    -166                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_op1_reg[6]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_op1_reg[6]/QN      -       CK->QN R     DFF_X1         2  8.4    24    80      80    (-,-) 
  g167252/ZN             -       A->ZN  F     INV_X4        12 24.4    11    19      99    (-,-) 
  add_1864_26_g180594/ZN -       A1->ZN F     OR2_X2         5  7.3    11    48     147    (-,-) 
  add_1864_26_g3280/ZN   -       A->ZN  R     INV_X1         1  2.0     8    14     161    (-,-) 
  add_1864_26_g3228/ZN   -       A1->ZN F     NOR2_X1        1  3.2     7    10     171    (-,-) 
  add_1864_26_g3123/ZN   -       B2->ZN R     AOI21_X2       1  6.5    29    38     210    (-,-) 
  add_1864_26_g190187/ZN -       A2->ZN F     NAND2_X4       7 15.3    12    23     233    (-,-) 
  add_1864_26_g3051/ZN   -       A->ZN  R     INV_X2         3  7.2    11    19     252    (-,-) 
  add_1864_26_g3034/ZN   -       B1->ZN F     OAI21_X1       1  2.4    10    16     268    (-,-) 
  add_1864_26_g3010/ZN   -       A->ZN  F     XNOR2_X1       1  1.8    10    38     306    (-,-) 
  g158934/ZN             -       A1->ZN R     NAND2_X1       1  1.9    11    16     322    (-,-) 
  g158377__2250/ZN       -       A->ZN  F     OAI211_X1      1  1.8    15    27     349    (-,-) 
  g158329/ZN             -       A->ZN  R     INV_X1         1  1.9     9    16     365    (-,-) 
  g157770__169480/ZN     -       A1->ZN F     NAND2_X1       1  1.4     8    12     377    (-,-) 
  reg_op1_reg[9]/D       -       -      F     DFF_X1         1    -     -     0     377    (-,-) 
#------------------------------------------------------------------------------------------------



Path 75: VIOLATED (-166 ps) Setup Check with Pin reg_op1_reg[12]/CK->D
          Group: clk
     Startpoint: (R) reg_op1_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) reg_op1_reg[12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     376                  
             Slack:=    -166                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_op1_reg[6]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_op1_reg[6]/QN      -       CK->QN R     DFF_X1         2  8.4    24    80      80    (-,-) 
  g167252/ZN             -       A->ZN  F     INV_X4        12 24.4    11    19      99    (-,-) 
  add_1864_26_g180594/ZN -       A1->ZN F     OR2_X2         5  7.3    11    48     147    (-,-) 
  add_1864_26_g3280/ZN   -       A->ZN  R     INV_X1         1  2.0     8    14     161    (-,-) 
  add_1864_26_g3228/ZN   -       A1->ZN F     NOR2_X1        1  3.2     7    10     171    (-,-) 
  add_1864_26_g3123/ZN   -       B2->ZN R     AOI21_X2       1  6.5    29    38     210    (-,-) 
  add_1864_26_g190187/ZN -       A2->ZN F     NAND2_X4       7 15.3    12    23     233    (-,-) 
  add_1864_26_g3051/ZN   -       A->ZN  R     INV_X2         3  7.2    11    19     252    (-,-) 
  add_1864_26_g3043/ZN   -       B1->ZN F     OAI21_X1       1  2.4    10    16     268    (-,-) 
  add_1864_26_g3020/ZN   -       A->ZN  F     XNOR2_X1       1  1.8    10    38     306    (-,-) 
  g158937/ZN             -       A1->ZN R     NAND2_X1       1  1.9    11    16     322    (-,-) 
  g158380__5795/ZN       -       A->ZN  F     OAI211_X1      1  1.8    15    27     349    (-,-) 
  g158332/ZN             -       A->ZN  R     INV_X1         1  1.9     9    16     365    (-,-) 
  g157764__179848/ZN     -       A1->ZN F     NAND2_X1       1  1.4     8    12     376    (-,-) 
  reg_op1_reg[12]/D      -       -      F     DFF_X1         1    -     -     0     376    (-,-) 
#------------------------------------------------------------------------------------------------



Path 76: VIOLATED (-166 ps) Setup Check with Pin alu_out_q_reg[11]/CK->D
          Group: clk
     Startpoint: (R) reg_op2_reg[2]/CK
          Clock: (R) clk
       Endpoint: (F) alu_out_q_reg[11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     374                  
             Slack:=    -166                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  reg_op2_reg[2]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_op2_reg[2]/Q    -       CK->Q  R     DFFR_X1        3  7.2    21   112     112    (-,-) 
  g82567__180006/ZN   -       A1->ZN R     OR2_X2         2  7.7    12    32     144    (-,-) 
  g81922/ZN           -       A->ZN  F     INV_X4         3 10.6     6    10     154    (-,-) 
  g190233/ZN          -       B1->ZN R     AOI21_X4       1  6.5    21    25     178    (-,-) 
  g81559__169473/ZN   -       A2->ZN F     NAND2_X4       2  9.2     8    18     196    (-,-) 
  g180017/ZN          -       A1->ZN R     NAND2_X4       1  6.3     9    14     210    (-,-) 
  g180016/ZN          -       A1->ZN F     NAND2_X4       3 12.0    11    15     226    (-,-) 
  fopt180015/ZN       -       A->ZN  R     INV_X2         1  6.6    11    18     244    (-,-) 
  fopt171406/ZN       -       A->ZN  F     INV_X4         4 10.8     5    10     253    (-,-) 
  g166104/ZN          -       A1->ZN R     NAND2_X1       1  3.4    13    17     270    (-,-) 
  g173451/ZN          -       A1->ZN F     NAND2_X2       2  6.1    10    17     287    (-,-) 
  g173449/ZN          -       B1->ZN R     AOI21_X2       2  3.8    22    28     315    (-,-) 
  g189924/ZN          -       B1->ZN F     OAI21_X1       1  1.8    11    17     332    (-,-) 
  g161816/ZN          -       A1->ZN R     NAND2_X1       1  1.9    10    16     348    (-,-) 
  g161414/ZN          -       A->ZN  F     OAI211_X1      1  1.4    14    26     374    (-,-) 
  alu_out_q_reg[11]/D -       -      F     DFF_X1         1    -     -     0     374    (-,-) 
#---------------------------------------------------------------------------------------------



Path 77: VIOLATED (-166 ps) Setup Check with Pin reg_out_reg[31]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_reg[17]/CK
          Clock: (R) clk
       Endpoint: (F) reg_out_reg[31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     377                  
             Slack:=    -166                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoded_imm_reg[17]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_reg[17]/Q  -       CK->Q  F     DFF_X1         5  8.7    13    90      90    (-,-) 
  add_1801_23_g1377/ZN   -       A2->ZN F     OR2_X2         3  5.2    10    51     141    (-,-) 
  g173531/ZN             -       A1->ZN R     NAND2_X1       1  3.4    13    19     160    (-,-) 
  g173530/ZN             -       A1->ZN F     NAND2_X2       3  5.1     9    16     176    (-,-) 
  add_1801_23_g1093/ZN   -       A2->ZN R     NAND2_X1       1  3.4    13    21     197    (-,-) 
  add_1801_23_g1080/ZN   -       A1->ZN F     NAND2_X2       4  8.0    13    19     216    (-,-) 
  add_1801_23_g1048/ZN   -       A1->ZN R     NAND2_X2       1  6.3    13    20     236    (-,-) 
  add_1801_23_g1047/ZN   -       A1->ZN F     NAND2_X4       8 13.3    10    18     254    (-,-) 
  add_1801_23_g1016/ZN   -       A1->ZN R     NAND2_X1       1  2.0    10    16     269    (-,-) 
  add_1801_23_g1361/ZN   -       A1->ZN R     AND2_X2        1  2.0     7    28     297    (-,-) 
  add_1801_23_g968/ZN    -       A2->ZN F     NAND2_X1       1  2.4     8    14     311    (-,-) 
  add_1801_23_g950/ZN    -       A->ZN  F     XNOR2_X1       1  1.8    12    37     348    (-,-) 
  g166333/ZN             -       A1->ZN R     NAND2_X1       1  1.9    10    16     365    (-,-) 
  g161845/ZN             -       A1->ZN F     NAND2_X1       1  1.4     7    12     377    (-,-) 
  reg_out_reg[31]/D      -       -      F     DFF_X1         1    -     -     0     377    (-,-) 
#------------------------------------------------------------------------------------------------



Path 78: VIOLATED (-165 ps) Setup Check with Pin alu_out_q_reg[17]/CK->D
          Group: clk
     Startpoint: (R) reg_op2_reg[15]/CK
          Clock: (R) clk
       Endpoint: (F) alu_out_q_reg[17]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     375                  
             Slack:=    -165                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  reg_op2_reg[15]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_op2_reg[15]/Q   -       CK->Q  R     DFFR_X1        2  5.7    18   109     109    (-,-) 
  g11/ZN              -       A1->ZN F     NOR2_X1        2  3.5    11    14     123    (-,-) 
  g81730__9906/ZN     -       A->ZN  R     AOI21_X1       1  3.5    30    49     172    (-,-) 
  g170790/ZN          -       A->ZN  F     OAI21_X2       1  6.1    13    27     199    (-,-) 
  g171261/ZN          -       A->ZN  R     AOI21_X4       1  6.5    21    41     239    (-,-) 
  g81428__170112/ZN   -       A2->ZN F     NAND2_X4       2  7.7     8    17     256    (-,-) 
  fopt174366/ZN       -       A->ZN  R     INV_X1         2  4.0    12    18     274    (-,-) 
  fopt174365/Z        -       A->Z   R     BUF_X2         3  5.7    10    25     300    (-,-) 
  g81380__1857/ZN     -       B1->ZN F     OAI21_X1       1  1.8    10    14     314    (-,-) 
  g81292__7118/ZN     -       A1->ZN R     NAND2_X1       1  2.0    10    16     329    (-,-) 
  g187/ZN             -       A1->ZN F     NOR2_X1        1  1.7     8     9     338    (-,-) 
  g183/ZN             -       A1->ZN R     NOR2_X1        1  1.9    16    24     361    (-,-) 
  g81173__2391/ZN     -       A1->ZN F     NAND2_X1       1  1.4     8    14     375    (-,-) 
  alu_out_q_reg[17]/D -       -      F     DFF_X1         1    -     -     0     375    (-,-) 
#---------------------------------------------------------------------------------------------



Path 79: VIOLATED (-164 ps) Setup Check with Pin reg_op1_reg[11]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_j_reg[15]/CK
          Clock: (R) clk
       Endpoint: (F) reg_op1_reg[11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     375                  
             Slack:=    -164                  

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  decoded_imm_j_reg[15]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_j_reg[15]/QN -       CK->QN R     DFF_X1         3  6.6    20    76      76    (-,-) 
  g183863/ZN               -       A->ZN  F     INV_X2         6 10.4    10    16      92    (-,-) 
  g183867/ZN               -       A1->ZN R     NAND2_X1       1  3.6    14    20     111    (-,-) 
  g191519/ZN               -       A1->ZN F     NOR2_X2        4 12.6    15    17     128    (-,-) 
  g165074/ZN               -       A2->ZN R     NAND2_X2       8 19.7    28    40     168    (-,-) 
  g164829/ZN               -       A->ZN  F     INV_X4        25 42.2    16    26     194    (-,-) 
  g163116/ZN               -       B1->ZN R     AOI22_X1       1  1.9    25    45     239    (-,-) 
  g162251/ZN               -       A1->ZN F     NAND2_X1       1  1.9    10    17     256    (-,-) 
  g161973/ZN               -       A2->ZN R     NOR2_X1        1  1.9    16    30     286    (-,-) 
  g161532/ZN               -       A1->ZN F     NAND2_X1       1  1.7     8    15     301    (-,-) 
  g161399/ZN               -       A1->ZN R     NOR2_X1        1  1.9    16    24     324    (-,-) 
  g158379__2703/ZN         -       C1->ZN F     OAI211_X1      1  1.8    17    21     346    (-,-) 
  g158331/ZN               -       A->ZN  R     INV_X1         1  1.9     9    17     363    (-,-) 
  g157768__169677/ZN       -       A1->ZN F     NAND2_X1       1  1.4     8    12     375    (-,-) 
  reg_op1_reg[11]/D        -       -      F     DFF_X1         1    -     -     0     375    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 80: VIOLATED (-164 ps) Setup Check with Pin reg_op1_reg[8]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_j_reg[15]/CK
          Clock: (R) clk
       Endpoint: (F) reg_op1_reg[8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     374                  
             Slack:=    -164                  

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  decoded_imm_j_reg[15]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_j_reg[15]/QN -       CK->QN R     DFF_X1         3  6.6    20    76      76    (-,-) 
  g183863/ZN               -       A->ZN  F     INV_X2         6 10.4    10    16      92    (-,-) 
  g183867/ZN               -       A1->ZN R     NAND2_X1       1  3.6    14    20     111    (-,-) 
  g191519/ZN               -       A1->ZN F     NOR2_X2        4 12.6    15    17     128    (-,-) 
  g165074/ZN               -       A2->ZN R     NAND2_X2       8 19.7    28    40     168    (-,-) 
  g164829/ZN               -       A->ZN  F     INV_X4        25 42.2    16    26     194    (-,-) 
  g162801/ZN               -       B1->ZN R     AOI22_X1       1  1.9    25    45     239    (-,-) 
  g162224/ZN               -       A1->ZN F     NAND2_X1       1  1.7    10    16     255    (-,-) 
  g161962/ZN               -       A1->ZN R     NOR2_X1        1  1.9    16    25     280    (-,-) 
  g161646/ZN               -       A1->ZN F     NAND3_X1       1  3.0    14    24     304    (-,-) 
  g161395/ZN               -       A1->ZN R     NOR2_X2        1  1.9    13    22     326    (-,-) 
  g158376__5266/ZN         -       C1->ZN F     OAI211_X1      1  1.8    17    20     346    (-,-) 
  g158328/ZN               -       A->ZN  R     INV_X1         1  1.9     9    17     363    (-,-) 
  g157774__169374/ZN       -       A1->ZN F     NAND2_X1       1  1.4     8    12     374    (-,-) 
  reg_op1_reg[8]/D         -       -      F     DFF_X1         1    -     -     0     374    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 81: VIOLATED (-164 ps) Setup Check with Pin reg_op2_reg[6]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_j_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) reg_op2_reg[6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      45                  
     Required Time:=     205                  
      Launch Clock:-       0                  
         Data Path:-     369                  
             Slack:=    -164                  

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  decoded_imm_j_reg[1]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_j_reg[1]/QN -       CK->QN F     DFF_X1         2  4.9    16    71      71    (-,-) 
  g167355/ZN              -       A->ZN  R     INV_X2         4  8.4    13    23      94    (-,-) 
  g167353/ZN              -       A->ZN  F     INV_X2         3  6.8     6    11     105    (-,-) 
  g166215/ZN              -       A1->ZN F     AND2_X4        7 29.1    11    35     140    (-,-) 
  g165951/ZN              -       A1->ZN R     NAND2_X4       1  6.6    10    15     156    (-,-) 
  g165769/ZN              -       A->ZN  F     INV_X4         5 19.8     7    13     168    (-,-) 
  g165119/ZN              -       A1->ZN R     NAND2_X2       4 17.7    26    31     199    (-,-) 
  g190867/ZN              -       A->ZN  F     INV_X8        29 48.5    12    20     219    (-,-) 
  g163883/ZN              -       A1->ZN R     NAND2_X1       1  1.8    10    16     235    (-,-) 
  g162452/ZN              -       A1->ZN F     NAND4_X1       1  1.9    16    24     259    (-,-) 
  g162041/ZN              -       A2->ZN R     NOR2_X1        1  1.9    17    32     291    (-,-) 
  g161671/ZN              -       A1->ZN F     NAND2_X1       1  1.9     9    16     307    (-,-) 
  g161429/ZN              -       A2->ZN R     NOR2_X1        1  1.9    16    29     336    (-,-) 
  g189215/ZN              -       B1->ZN F     OAI222_X1      1  1.4    19    33     369    (-,-) 
  reg_op2_reg[6]/D        -       -      F     DFFR_X1        1    -     -     0     369    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 82: VIOLATED (-163 ps) Setup Check with Pin alu_out_q_reg[13]/CK->D
          Group: clk
     Startpoint: (R) reg_op2_reg[2]/CK
          Clock: (R) clk
       Endpoint: (F) alu_out_q_reg[13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     374                  
             Slack:=    -163                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  reg_op2_reg[2]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_op2_reg[2]/Q    -       CK->Q  R     DFFR_X1        3  7.2    21   112     112    (-,-) 
  g82567__180006/ZN   -       A1->ZN R     OR2_X2         2  7.7    12    32     144    (-,-) 
  g81922/ZN           -       A->ZN  F     INV_X4         3 10.6     6    10     154    (-,-) 
  g190233/ZN          -       B1->ZN R     AOI21_X4       1  6.5    21    25     178    (-,-) 
  g81559__169473/ZN   -       A2->ZN F     NAND2_X4       2  9.2     8    18     196    (-,-) 
  g180017/ZN          -       A1->ZN R     NAND2_X4       1  6.3     9    14     210    (-,-) 
  g180016/ZN          -       A1->ZN F     NAND2_X4       3 12.0    11    15     226    (-,-) 
  fopt180015/ZN       -       A->ZN  R     INV_X2         1  6.6    11    18     244    (-,-) 
  fopt171406/ZN       -       A->ZN  F     INV_X4         4 10.8     5    10     253    (-,-) 
  g195494/ZN          -       B1->ZN R     AOI21_X2       3  5.7    27    31     284    (-,-) 
  g171615/ZN          -       B1->ZN F     OAI21_X1       1  1.7    11    18     302    (-,-) 
  g234/ZN             -       B1->ZN R     AOI21_X1       1  2.0    23    28     330    (-,-) 
  g161636/ZN          -       B1->ZN F     OAI21_X1       1  1.8    10    18     348    (-,-) 
  g161587/ZN          -       A->ZN  R     INV_X1         1  2.0     8    14     362    (-,-) 
  g161425/ZN          -       A2->ZN F     NAND2_X1       1  1.4     7    12     374    (-,-) 
  alu_out_q_reg[13]/D -       -      F     DFF_X1         1    -     -     0     374    (-,-) 
#---------------------------------------------------------------------------------------------



Path 83: VIOLATED (-163 ps) Setup Check with Pin reg_out_reg[24]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[2]/CK
          Clock: (R) clk
       Endpoint: (F) reg_out_reg[24]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     374                  
             Slack:=    -163                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[2]/Q      -       CK->Q  F     DFF_X1         4  6.3    11    86      86    (-,-) 
  add_1801_23_g1388/ZN -       A2->ZN F     OR2_X2         3  5.2    10    50     136    (-,-) 
  add_1801_23_g1095/ZN -       A2->ZN R     NAND3_X1       1  3.3    15    22     159    (-,-) 
  add_1801_23_g1081/ZN -       A1->ZN F     NAND3_X2       3  8.6    17    28     187    (-,-) 
  add_1801_23_g1055/ZN -       A1->ZN R     NAND2_X2       1  6.6    13    23     210    (-,-) 
  add_1801_23_g1035/ZN -       A1->ZN F     NAND3_X4       7 15.2    16    26     235    (-,-) 
  add_1801_23_g1018/ZN -       A1->ZN R     NAND2_X2       1  6.3    13    22     257    (-,-) 
  add_1801_23_g996/ZN  -       A1->ZN F     NAND2_X4       4 16.8    12    19     276    (-,-) 
  add_1801_23_g987/ZN  -       A->ZN  R     INV_X8        13 28.6    11    20     296    (-,-) 
  add_1801_23_g979/ZN  -       B1->ZN F     OAI21_X2       1  2.4     9    13     309    (-,-) 
  add_1801_23_g947/ZN  -       A->ZN  F     XNOR2_X1       1  1.8    10    37     347    (-,-) 
  g82178__176313/ZN    -       A1->ZN R     NAND2_X1       1  1.9    10    15     362    (-,-) 
  g176312/ZN           -       A1->ZN F     NAND2_X1       1  1.4     7    12     374    (-,-) 
  reg_out_reg[24]/D    -       -      F     DFF_X1         1    -     -     0     374    (-,-) 
#----------------------------------------------------------------------------------------------



Path 84: VIOLATED (-163 ps) Setup Check with Pin reg_out_reg[21]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[2]/CK
          Clock: (R) clk
       Endpoint: (F) reg_out_reg[21]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     374                  
             Slack:=    -163                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[2]/Q      -       CK->Q  F     DFF_X1         4  6.3    11    86      86    (-,-) 
  add_1801_23_g1388/ZN -       A2->ZN F     OR2_X2         3  5.2    10    50     136    (-,-) 
  add_1801_23_g1095/ZN -       A2->ZN R     NAND3_X1       1  3.3    15    22     159    (-,-) 
  add_1801_23_g1081/ZN -       A1->ZN F     NAND3_X2       3  8.6    17    28     187    (-,-) 
  add_1801_23_g1055/ZN -       A1->ZN R     NAND2_X2       1  6.6    13    23     210    (-,-) 
  add_1801_23_g1035/ZN -       A1->ZN F     NAND3_X4       7 15.2    16    26     235    (-,-) 
  add_1801_23_g1018/ZN -       A1->ZN R     NAND2_X2       1  6.3    13    22     257    (-,-) 
  add_1801_23_g996/ZN  -       A1->ZN F     NAND2_X4       4 16.8    12    19     276    (-,-) 
  add_1801_23_g987/ZN  -       A->ZN  R     INV_X8        13 28.6    11    20     296    (-,-) 
  add_1801_23_g967/ZN  -       B1->ZN F     OAI21_X2       1  2.4     9    13     309    (-,-) 
  add_1801_23_g944/ZN  -       A->ZN  F     XNOR2_X1       1  1.8    10    37     347    (-,-) 
  g82172__176307/ZN    -       A1->ZN R     NAND2_X1       1  1.9    10    15     362    (-,-) 
  g176306/ZN           -       A1->ZN F     NAND2_X1       1  1.4     7    12     374    (-,-) 
  reg_out_reg[21]/D    -       -      F     DFF_X1         1    -     -     0     374    (-,-) 
#----------------------------------------------------------------------------------------------



Path 85: VIOLATED (-163 ps) Setup Check with Pin reg_op2_reg[10]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_j_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) reg_op2_reg[10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      45                  
     Required Time:=     205                  
      Launch Clock:-       0                  
         Data Path:-     368                  
             Slack:=    -163                  

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  decoded_imm_j_reg[1]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_j_reg[1]/QN -       CK->QN F     DFF_X1         2  4.9    16    71      71    (-,-) 
  g167355/ZN              -       A->ZN  R     INV_X2         4  8.4    13    23      94    (-,-) 
  g167353/ZN              -       A->ZN  F     INV_X2         3  6.8     6    11     105    (-,-) 
  g166215/ZN              -       A1->ZN F     AND2_X4        7 29.1    11    35     140    (-,-) 
  g165951/ZN              -       A1->ZN R     NAND2_X4       1  6.6    10    15     156    (-,-) 
  g165769/ZN              -       A->ZN  F     INV_X4         5 19.8     7    13     168    (-,-) 
  g165119/ZN              -       A1->ZN R     NAND2_X2       4 17.7    26    31     199    (-,-) 
  g190867/ZN              -       A->ZN  F     INV_X8        29 48.5    12    20     219    (-,-) 
  g163906/ZN              -       A1->ZN R     NAND2_X1       1  1.9    10    16     235    (-,-) 
  g162479/ZN              -       A3->ZN F     NAND4_X1       1  1.9    16    30     266    (-,-) 
  g162047/ZN              -       A2->ZN R     NOR2_X1        1  2.0    17    33     298    (-,-) 
  g161494/ZN              -       A2->ZN F     NAND2_X1       1  3.0    10    19     317    (-,-) 
  g161433/ZN              -       A1->ZN R     NOR2_X2        1  1.9    13    20     337    (-,-) 
  g189205/ZN              -       B1->ZN F     OAI222_X1      1  1.4    19    32     368    (-,-) 
  reg_op2_reg[10]/D       -       -      F     DFFR_X1        1    -     -     0     368    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 86: VIOLATED (-163 ps) Setup Check with Pin reg_op1_reg[15]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_j_reg[15]/CK
          Clock: (R) clk
       Endpoint: (R) reg_op1_reg[15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      32                  
     Required Time:=     218                  
      Launch Clock:-       0                  
         Data Path:-     381                  
             Slack:=    -163                  

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  decoded_imm_j_reg[15]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_j_reg[15]/QN -       CK->QN F     DFF_X1         3  6.0    17    74      74    (-,-) 
  g183863/ZN               -       A->ZN  R     INV_X2         6 11.0    16    26     100    (-,-) 
  g183867/ZN               -       A1->ZN F     NAND2_X1       1  3.0    10    18     118    (-,-) 
  g191519/ZN               -       A1->ZN R     NOR2_X2        4 13.6    39    50     168    (-,-) 
  g165105/ZN               -       A1->ZN F     NAND2_X2       5 12.5    20    33     200    (-,-) 
  g164862/ZN               -       A->ZN  R     INV_X4        28 49.7    31    45     245    (-,-) 
  g164604/ZN               -       A1->ZN F     NAND2_X1       1  1.8    12    17     262    (-,-) 
  g162280/ZN               -       A3->ZN R     NAND4_X1       1  2.0    15    24     286    (-,-) 
  g161984/ZN               -       A2->ZN F     NOR2_X1        1  1.8     7    12     298    (-,-) 
  g161655/ZN               -       A2->ZN R     NAND2_X1       1  3.6    14    20     318    (-,-) 
  g161403/ZN               -       A2->ZN F     NOR2_X2        1  1.7     6    10     328    (-,-) 
  g158382__1840/ZN         -       C1->ZN R     OAI211_X1      1  2.0    23    29     357    (-,-) 
  g158334/ZN               -       A->ZN  F     INV_X1         1  1.9     7    10     367    (-,-) 
  g157748__174498/ZN       -       A1->ZN R     NAND3_X1       1  1.4    11    14     381    (-,-) 
  reg_op1_reg[15]/D        -       -      R     DFF_X1         1    -     -     0     381    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 87: VIOLATED (-163 ps) Setup Check with Pin reg_op1_reg[14]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_j_reg[18]/CK
          Clock: (R) clk
       Endpoint: (R) reg_op1_reg[14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      32                  
     Required Time:=     218                  
      Launch Clock:-       0                  
         Data Path:-     381                  
             Slack:=    -163                  

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  decoded_imm_j_reg[18]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_j_reg[18]/Q  -       CK->Q  R     DFF_X1         5  7.8    21    98      98    (-,-) 
  g165950/ZN               -       A1->ZN R     AND3_X1        4 13.2    35    75     173    (-,-) 
  g165103/ZN               -       A1->ZN F     NAND2_X2       5 12.7    19    32     205    (-,-) 
  g164860/ZN               -       A->ZN  R     INV_X4        28 49.9    31    44     249    (-,-) 
  g164142/ZN               -       A1->ZN F     NAND2_X1       1  1.8    12    17     267    (-,-) 
  g162271/ZN               -       A1->ZN R     NAND4_X1       1  2.0    15    20     286    (-,-) 
  g161981/ZN               -       A2->ZN F     NOR2_X1        1  1.8     7    12     298    (-,-) 
  g161654/ZN               -       A2->ZN R     NAND2_X1       1  3.6    14    20     318    (-,-) 
  g161402/ZN               -       A2->ZN F     NOR2_X2        1  1.7     6    10     328    (-,-) 
  g158385__9906/ZN         -       C1->ZN R     OAI211_X1      1  2.0    23    29     357    (-,-) 
  g158335/ZN               -       A->ZN  F     INV_X1         1  1.9     7    10     367    (-,-) 
  g157747__4547/ZN         -       A1->ZN R     NAND3_X1       1  1.4    11    14     381    (-,-) 
  reg_op1_reg[14]/D        -       -      R     DFF_X1         1    -     -     0     381    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 88: VIOLATED (-163 ps) Setup Check with Pin reg_op1_reg[4]/CK->D
          Group: clk
     Startpoint: (R) instr_lbu_reg/CK
          Clock: (R) clk
       Endpoint: (F) reg_op1_reg[4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      41                  
     Required Time:=     209                  
      Launch Clock:-       0                  
         Data Path:-     372                  
             Slack:=    -163                  

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  instr_lbu_reg/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  instr_lbu_reg/Q   -       CK->Q  F     DFF_X1         1  1.8     7    79      79    (-,-) 
  g183435/ZN        -       A->ZN  R     INV_X1         1  1.9     7    12      91    (-,-) 
  g81895__190989/ZN -       A1->ZN F     NAND3_X1       2  3.1    14    21     112    (-,-) 
  g183438/ZN        -       A->ZN  R     INV_X1         1  1.8     8    15     127    (-,-) 
  g165355/ZN        -       A1->ZN R     AND4_X2        1  6.2    15    52     179    (-,-) 
  g173775/ZN        -       A3->ZN F     NAND4_X4       3 10.8    21    36     215    (-,-) 
  g161913/ZN        -       A1->ZN R     NAND2_X2       3  7.1    14    25     240    (-,-) 
  g161453/ZN        -       A1->ZN F     NAND3_X2       2  9.1    18    28     268    (-,-) 
  g185125/ZN        -       A1->ZN R     NAND2_X4      26 43.8    31    42     310    (-,-) 
  g158372__1786/ZN  -       C2->ZN F     OAI211_X1      1  1.8    17    29     339    (-,-) 
  g158324/ZN        -       A->ZN  R     INV_X1         1  1.9     9    17     356    (-,-) 
  g157745__3772/ZN  -       A1->ZN F     NAND3_X1       1  1.4    10    16     372    (-,-) 
  reg_op1_reg[4]/D  -       -      F     DFF_X1         1    -     -     0     372    (-,-) 
#-------------------------------------------------------------------------------------------



Path 89: VIOLATED (-163 ps) Setup Check with Pin reg_out_reg[17]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) reg_out_reg[17]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      32                  
     Required Time:=     218                  
      Launch Clock:-       0                  
         Data Path:-     381                  
             Slack:=    -163                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  decoded_imm_reg[1]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_reg[1]/Q  -       CK->Q  R     DFF_X1         4  9.1    24   101     101    (-,-) 
  add_1801_23_g1109/CO  -       A->CO  R     HA_X1          2  3.8    13    41     142    (-,-) 
  add_1801_23_g1095/ZN  -       A1->ZN F     NAND3_X1       1  3.2    14    23     165    (-,-) 
  add_1801_23_g1081/ZN  -       A1->ZN R     NAND3_X2       3  9.3    19    26     191    (-,-) 
  add_1801_23_g1055/ZN  -       A1->ZN F     NAND2_X2       1  6.5    11    20     211    (-,-) 
  add_1801_23_g1035/ZN  -       A1->ZN R     NAND3_X4       7 16.3    17    23     234    (-,-) 
  add_1801_23_g1018/ZN  -       A1->ZN F     NAND2_X2       1  6.0    10    19     252    (-,-) 
  add_1801_23_g996/ZN   -       A1->ZN R     NAND2_X4       4 18.0    16    22     274    (-,-) 
  add_1801_23_g987/ZN   -       A->ZN  F     INV_X8        13 25.4     7    13     287    (-,-) 
  add_1801_23_g980/ZN   -       B1->ZN R     OAI21_X2       1  4.3    20    28     316    (-,-) 
  add_1801_23_g954/ZN   -       A->ZN  R     XNOR2_X2       1  1.9    15    38     354    (-,-) 
  g166314/ZN            -       A1->ZN F     NAND2_X1       1  1.8     8    15     368    (-,-) 
  g161843/ZN            -       A1->ZN R     NAND2_X1       1  1.4     9    13     381    (-,-) 
  reg_out_reg[17]/D     -       -      R     DFF_X1         1    -     -     0     381    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 90: VIOLATED (-162 ps) Setup Check with Pin reg_op1_reg[2]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_j_reg[17]/CK
          Clock: (R) clk
       Endpoint: (R) reg_op1_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      32                  
     Required Time:=     218                  
      Launch Clock:-       0                  
         Data Path:-     381                  
             Slack:=    -162                  

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  decoded_imm_j_reg[17]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_j_reg[17]/Q  -       CK->Q  R     DFF_X1         6 11.4    29   106     106    (-,-) 
  g193541/ZN               -       A1->ZN R     AND3_X2        4 13.4    21    60     166    (-,-) 
  g165111/ZN               -       A1->ZN R     AND2_X4       26 51.0    33    61     228    (-,-) 
  g164877/ZN               -       A->ZN  F     INV_X4         7 11.2    10    13     241    (-,-) 
  g162862/ZN               -       A1->ZN R     OAI22_X1       1  2.0    32    29     270    (-,-) 
  g162178/ZN               -       A1->ZN F     NOR2_X1        1  1.9    10    11     281    (-,-) 
  g161809/ZN               -       A1->ZN F     AND2_X2        1  1.8     5    26     307    (-,-) 
  g180128/ZN               -       A1->ZN R     NAND2_X1       1  2.0    10    13     321    (-,-) 
  g161389/ZN               -       A1->ZN F     NOR2_X1        1  1.7     6     8     329    (-,-) 
  g158370__7118/ZN         -       C1->ZN R     OAI211_X1      1  2.0    23    29     359    (-,-) 
  g195338/ZN               -       A->ZN  F     INV_X1         1  1.8     7    10     368    (-,-) 
  g195337/ZN               -       A1->ZN R     NAND2_X1       1  1.4     9    13     381    (-,-) 
  reg_op1_reg[2]/D         -       -      R     DFF_X1         1    -     -     0     381    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 91: VIOLATED (-162 ps) Setup Check with Pin reg_op1_reg[5]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_j_reg[17]/CK
          Clock: (R) clk
       Endpoint: (F) reg_op1_reg[5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     372                  
             Slack:=    -162                  

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  decoded_imm_j_reg[17]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_j_reg[17]/Q  -       CK->Q  F     DFF_X1         6 10.8    15    92      92    (-,-) 
  g193540/ZN               -       A1->ZN F     AND3_X2        4 12.4    11    40     133    (-,-) 
  g165106/ZN               -       A1->ZN R     NAND2_X2       5 14.1    22    29     161    (-,-) 
  g164863/ZN               -       A->ZN  F     INV_X4        28 46.9    15    26     188    (-,-) 
  g162842/ZN               -       B1->ZN R     AOI22_X1       1  1.9    25    44     232    (-,-) 
  g162204/ZN               -       A1->ZN F     NAND2_X1       1  1.9    10    17     249    (-,-) 
  g161953/ZN               -       A2->ZN R     NOR2_X1        1  2.0    17    30     279    (-,-) 
  g161525/ZN               -       A2->ZN F     NAND2_X1       1  3.5    11    20     299    (-,-) 
  g161392/ZN               -       A2->ZN R     NOR2_X2        1  1.9    12    25     324    (-,-) 
  g158373__5953/ZN         -       C1->ZN F     OAI211_X1      1  1.8    17    20     344    (-,-) 
  g158325/ZN               -       A->ZN  R     INV_X1         1  1.9     9    17     361    (-,-) 
  g157771__8780/ZN         -       A1->ZN F     NAND2_X1       1  1.4     8    12     372    (-,-) 
  reg_op1_reg[5]/D         -       -      F     DFF_X1         1    -     -     0     372    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 92: VIOLATED (-162 ps) Setup Check with Pin reg_next_pc_reg[8]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) reg_next_pc_reg[8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     372                  
             Slack:=    -162                  

#------------------------------------------------------------------------------------------------------------
#           Timing Point             Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  latched_store_reg/CK               -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q                -       CK->Q  R     DFF_X1         2  4.4    14    91      91    (-,-) 
  g171853/ZN                         -       A1->ZN F     NAND2_X2       1  6.0    10    17     108    (-,-) 
  fopt171852/ZN                      -       A->ZN  R     INV_X4         3 17.5    13    20     128    (-,-) 
  g179723/ZN                         -       A->ZN  F     INV_X8        22 51.8     9    17     145    (-,-) 
  fopt48/ZN                          -       A->ZN  R     INV_X4         4 16.1    12    19     164    (-,-) 
  g81295__5953/ZN                    -       A1->ZN F     NAND2_X2       2  5.0     9    15     179    (-,-) 
  g45/ZN                             -       A1->ZN R     NAND2_X2       4  8.2    15    21     200    (-,-) 
  g188213/ZN                         -       A2->ZN F     NAND3_X2       1  3.2    11    22     222    (-,-) 
  g188212/ZN                         -       A1->ZN R     NAND2_X2       2  4.6    11    17     239    (-,-) 
  g188211/ZN                         -       A1->ZN F     NAND2_X2       1  6.0     9    16     255    (-,-) 
  g142/ZN                            -       A1->ZN R     NAND2_X4       1  6.6     9    14     270    (-,-) 
  add_1564_33_Y_add_1555_32_g1045/ZN -       A->ZN  F     INV_X4         2  7.7     4     8     278    (-,-) 
  g170665/ZN                         -       A1->ZN R     NAND2_X1       1  3.6    14    17     295    (-,-) 
  fopt168751/ZN                      -       A->ZN  F     INV_X2         2  8.3     7    13     308    (-,-) 
  g175334/ZN                         -       A->ZN  F     XNOR2_X1       1  1.8    10    37     345    (-,-) 
  g164966/ZN                         -       A1->ZN R     NAND2_X1       1  1.9    10    15     360    (-,-) 
  g162637/ZN                         -       A1->ZN F     NAND2_X1       1  1.4     8    12     372    (-,-) 
  reg_next_pc_reg[8]/D               -       -      F     DFF_X1         1    -     -     0     372    (-,-) 
#------------------------------------------------------------------------------------------------------------



Path 93: VIOLATED (-162 ps) Setup Check with Pin alu_out_q_reg[14]/CK->D
          Group: clk
     Startpoint: (R) reg_op2_reg[2]/CK
          Clock: (R) clk
       Endpoint: (F) alu_out_q_reg[14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -162                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  reg_op2_reg[2]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_op2_reg[2]/Q    -       CK->Q  R     DFFR_X1        3  7.2    21   112     112    (-,-) 
  g82567__180006/ZN   -       A1->ZN R     OR2_X2         2  7.7    12    32     144    (-,-) 
  g81922/ZN           -       A->ZN  F     INV_X4         3 10.6     6    10     154    (-,-) 
  g190233/ZN          -       B1->ZN R     AOI21_X4       1  6.5    21    25     178    (-,-) 
  g81559__169473/ZN   -       A2->ZN F     NAND2_X4       2  9.2     8    18     196    (-,-) 
  g180017/ZN          -       A1->ZN R     NAND2_X4       1  6.3     9    14     210    (-,-) 
  g180016/ZN          -       A1->ZN F     NAND2_X4       3 12.0    11    15     226    (-,-) 
  fopt180015/ZN       -       A->ZN  R     INV_X2         1  6.6    11    18     244    (-,-) 
  fopt171406/ZN       -       A->ZN  F     INV_X4         4 10.8     5    10     253    (-,-) 
  g171613/ZN          -       A1->ZN R     NAND2_X2       1  6.3    13    16     270    (-,-) 
  g180492/ZN          -       A1->ZN F     NAND2_X4       2  7.5     8    14     284    (-,-) 
  g180494/ZN          -       B1->ZN R     AOI21_X4       4  7.4    22    27     310    (-,-) 
  g189905/ZN          -       B1->ZN F     OAI21_X1       1  1.8    11    17     328    (-,-) 
  g161817/ZN          -       A1->ZN R     NAND2_X1       1  1.9    10    16     344    (-,-) 
  g161442/ZN          -       A->ZN  F     OAI211_X1      1  1.4    14    26     370    (-,-) 
  alu_out_q_reg[14]/D -       -      F     DFF_X1         1    -     -     0     370    (-,-) 
#---------------------------------------------------------------------------------------------



Path 94: VIOLATED (-162 ps) Setup Check with Pin reg_op2_reg[7]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_j_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) reg_op2_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      45                  
     Required Time:=     205                  
      Launch Clock:-       0                  
         Data Path:-     367                  
             Slack:=    -162                  

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  decoded_imm_j_reg[1]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_j_reg[1]/QN -       CK->QN R     DFF_X1         2  5.5    18    73      73    (-,-) 
  g167355/ZN              -       A->ZN  F     INV_X2         4  7.8     8    14      87    (-,-) 
  g172274/ZN              -       A2->ZN F     AND2_X2        5 13.1    11    37     124    (-,-) 
  g189790/ZN              -       A1->ZN R     NAND2_X2       1  6.6    13    19     143    (-,-) 
  g189789/ZN              -       A->ZN  F     INV_X4         3 15.0     7    12     156    (-,-) 
  g186313/ZN              -       A1->ZN R     NAND2_X2       7 17.8    26    31     187    (-,-) 
  g164876/ZN              -       A->ZN  F     INV_X4        26 43.5    15    26     213    (-,-) 
  g163749/ZN              -       A1->ZN R     NAND2_X1       1  1.9    10    18     231    (-,-) 
  g162461/ZN              -       A3->ZN F     NAND4_X1       1  1.9    16    30     262    (-,-) 
  g162044/ZN              -       A2->ZN R     NOR2_X1        1  2.0    17    33     294    (-,-) 
  g161503/ZN              -       A2->ZN F     NAND2_X1       1  1.7     8    16     310    (-,-) 
  g161430/ZN              -       A1->ZN R     NOR2_X1        1  1.9    16    24     334    (-,-) 
  g189213/ZN              -       B1->ZN F     OAI222_X1      1  1.4    19    33     367    (-,-) 
  reg_op2_reg[7]/D        -       -      F     DFFR_X1        1    -     -     0     367    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 95: VIOLATED (-162 ps) Setup Check with Pin reg_op1_reg[0]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_j_reg[18]/CK
          Clock: (R) clk
       Endpoint: (F) reg_op1_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     372                  
             Slack:=    -162                  

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  decoded_imm_j_reg[18]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_j_reg[18]/QN -       CK->QN F     DFF_X1         6 12.8    23    87      87    (-,-) 
  g193541/ZN               -       A3->ZN F     AND3_X2        4 12.6    11    49     136    (-,-) 
  g165075/ZN               -       A1->ZN R     NAND2_X2       8 19.7    28    36     172    (-,-) 
  g164830/ZN               -       A->ZN  F     INV_X4        25 42.2    16    26     198    (-,-) 
  g188576/ZN               -       B1->ZN R     AOI22_X1       1  1.9    25    45     243    (-,-) 
  g162169/ZN               -       A1->ZN F     NAND2_X1       1  1.7    10    16     259    (-,-) 
  g161938/ZN               -       A1->ZN R     NOR2_X1        1  1.9    16    25     284    (-,-) 
  g161520/ZN               -       A1->ZN F     NAND2_X1       1  1.7     8    15     298    (-,-) 
  g161385/ZN               -       A1->ZN R     NOR2_X1        1  1.9    16    24     322    (-,-) 
  g158397__7675/ZN         -       C1->ZN F     OAI211_X1      1  1.8    17    21     344    (-,-) 
  g158346/ZN               -       A->ZN  R     INV_X1         1  1.9     9    17     361    (-,-) 
  g157781__169278/ZN       -       A1->ZN F     NAND2_X1       1  1.4     6    12     372    (-,-) 
  reg_op1_reg[0]/D         -       -      F     DFF_X1         1    -     -     0     372    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 96: VIOLATED (-162 ps) Setup Check with Pin reg_op2_reg[13]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_j_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) reg_op2_reg[13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      45                  
     Required Time:=     205                  
      Launch Clock:-       0                  
         Data Path:-     367                  
             Slack:=    -162                  

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  decoded_imm_j_reg[1]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_j_reg[1]/QN -       CK->QN R     DFF_X1         2  5.5    18    73      73    (-,-) 
  g167355/ZN              -       A->ZN  F     INV_X2         4  7.8     8    14      87    (-,-) 
  g172274/ZN              -       A2->ZN F     AND2_X2        5 13.1    11    37     124    (-,-) 
  g189790/ZN              -       A1->ZN R     NAND2_X2       1  6.6    13    19     143    (-,-) 
  g189789/ZN              -       A->ZN  F     INV_X4         3 15.0     7    12     156    (-,-) 
  g186313/ZN              -       A1->ZN R     NAND2_X2       7 17.8    26    31     187    (-,-) 
  g164876/ZN              -       A->ZN  F     INV_X4        26 43.5    15    26     213    (-,-) 
  g163667/ZN              -       A1->ZN R     NAND2_X1       1  2.0    10    18     232    (-,-) 
  g162502/ZN              -       A4->ZN F     NAND4_X1       1  1.9    16    31     263    (-,-) 
  g162052/ZN              -       A2->ZN R     NOR2_X1        1  1.9    17    32     295    (-,-) 
  g161492/ZN              -       A1->ZN F     NAND2_X1       1  1.7     8    15     310    (-,-) 
  g161388/ZN              -       A1->ZN R     NOR2_X1        1  1.9    16    24     334    (-,-) 
  g189970/ZN              -       B1->ZN F     OAI222_X1      1  1.4    19    33     367    (-,-) 
  reg_op2_reg[13]/D       -       -      F     DFFR_X1        1    -     -     0     367    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 97: VIOLATED (-161 ps) Setup Check with Pin reg_op2_reg[25]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_j_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) reg_op2_reg[25]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      44                  
     Required Time:=     206                  
      Launch Clock:-       0                  
         Data Path:-     367                  
             Slack:=    -161                  

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  decoded_imm_j_reg[1]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_j_reg[1]/QN -       CK->QN R     DFF_X1         2  5.5    18    73      73    (-,-) 
  g167355/ZN              -       A->ZN  F     INV_X2         4  7.8     8    14      87    (-,-) 
  g172274/ZN              -       A2->ZN F     AND2_X2        5 13.1    11    37     124    (-,-) 
  g189790/ZN              -       A1->ZN R     NAND2_X2       1  6.6    13    19     143    (-,-) 
  g189789/ZN              -       A->ZN  F     INV_X4         3 15.0     7    12     156    (-,-) 
  g186313/ZN              -       A1->ZN R     NAND2_X2       7 17.8    26    31     187    (-,-) 
  g164876/ZN              -       A->ZN  F     INV_X4        26 43.5    15    26     213    (-,-) 
  g163712/ZN              -       A1->ZN R     NAND2_X1       1  2.0    10    18     232    (-,-) 
  g162448/ZN              -       A4->ZN F     NAND4_X1       1  1.9    16    31     263    (-,-) 
  g162075/ZN              -       A2->ZN R     NOR2_X1        1  1.9    17    32     295    (-,-) 
  g161482/ZN              -       A1->ZN F     NAND2_X1       1  1.7     8    15     310    (-,-) 
  g161432/ZN              -       A1->ZN R     NOR2_X1        1  1.9    16    24     334    (-,-) 
  g185139/ZN              -       B1->ZN F     OAI222_X1      1  1.4    19    33     367    (-,-) 
  reg_op2_reg[25]/D       -       -      F     DFF_X1         1    -     -     0     367    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 98: VIOLATED (-161 ps) Setup Check with Pin cpuregs_reg[24][26]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[24][26]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      41                  
     Required Time:=     209                  
      Launch Clock:-       0                  
         Data Path:-     371                  
             Slack:=    -161                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175017/ZN -       A2->ZN F     NAND2_X1       1  2.4     9    16     236    (-,-) 
  add_1312_30_g7015/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    41     277    (-,-) 
  g178662/ZN             -       A1->ZN R     NAND2_X2       2  9.6    16    24     301    (-,-) 
  g165464_dup187922/ZN   -       A1->ZN F     NAND2_X2      11 18.5    20    32     332    (-,-) 
  g178670/ZN             -       A1->ZN R     NAND2_X1       1  2.0    11    20     353    (-,-) 
  g159860/ZN             -       A->ZN  F     OAI21_X1       1  1.4    10    18     371    (-,-) 
  cpuregs_reg[24][26]/D  -       -      F     DFF_X1         1    -     -     0     371    (-,-) 
#------------------------------------------------------------------------------------------------



Path 99: VIOLATED (-161 ps) Setup Check with Pin cpuregs_reg[22][26]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[22][26]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      41                  
     Required Time:=     209                  
      Launch Clock:-       0                  
         Data Path:-     371                  
             Slack:=    -161                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175017/ZN -       A2->ZN F     NAND2_X1       1  2.4     9    16     236    (-,-) 
  add_1312_30_g7015/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    41     277    (-,-) 
  g178662/ZN             -       A1->ZN R     NAND2_X2       2  9.6    16    24     301    (-,-) 
  g165464_dup187922/ZN   -       A1->ZN F     NAND2_X2      11 18.5    20    32     332    (-,-) 
  g178671/ZN             -       A1->ZN R     NAND2_X1       1  2.0    11    20     353    (-,-) 
  g159808/ZN             -       A->ZN  F     OAI21_X1       1  1.4    10    18     371    (-,-) 
  cpuregs_reg[22][26]/D  -       -      F     DFF_X1         1    -     -     0     371    (-,-) 
#------------------------------------------------------------------------------------------------



Path 100: VIOLATED (-161 ps) Setup Check with Pin cpuregs_reg[18][26]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[18][26]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      41                  
     Required Time:=     209                  
      Launch Clock:-       0                  
         Data Path:-     371                  
             Slack:=    -161                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175017/ZN -       A2->ZN F     NAND2_X1       1  2.4     9    16     236    (-,-) 
  add_1312_30_g7015/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    41     277    (-,-) 
  g178662/ZN             -       A1->ZN R     NAND2_X2       2  9.6    16    24     301    (-,-) 
  g165464_dup187922/ZN   -       A1->ZN F     NAND2_X2      11 18.5    20    32     332    (-,-) 
  g178669/ZN             -       A1->ZN R     NAND2_X1       1  2.0    11    20     353    (-,-) 
  g159740/ZN             -       A->ZN  F     OAI21_X1       1  1.4    10    18     371    (-,-) 
  cpuregs_reg[18][26]/D  -       -      F     DFF_X1         1    -     -     0     371    (-,-) 
#------------------------------------------------------------------------------------------------



Path 101: VIOLATED (-161 ps) Setup Check with Pin cpuregs_reg[2][26]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[2][26]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      41                  
     Required Time:=     209                  
      Launch Clock:-       0                  
         Data Path:-     371                  
             Slack:=    -161                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175017/ZN -       A2->ZN F     NAND2_X1       1  2.4     9    16     236    (-,-) 
  add_1312_30_g7015/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    41     277    (-,-) 
  g178662/ZN             -       A1->ZN R     NAND2_X2       2  9.6    16    24     301    (-,-) 
  g165464_dup187922/ZN   -       A1->ZN F     NAND2_X2      11 18.5    20    32     332    (-,-) 
  g172548/ZN             -       A1->ZN R     NAND2_X1       1  2.0    11    20     353    (-,-) 
  g159620/ZN             -       A->ZN  F     OAI21_X1       1  1.4    10    18     371    (-,-) 
  cpuregs_reg[2][26]/D   -       -      F     DFF_X1         1    -     -     0     371    (-,-) 
#------------------------------------------------------------------------------------------------



Path 102: VIOLATED (-161 ps) Setup Check with Pin cpuregs_reg[26][26]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[26][26]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     371                  
             Slack:=    -161                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175017/ZN -       A2->ZN F     NAND2_X1       1  2.4     9    16     236    (-,-) 
  add_1312_30_g7015/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    41     277    (-,-) 
  g178662/ZN             -       A1->ZN R     NAND2_X2       2  9.6    16    24     301    (-,-) 
  g165464_dup187922/ZN   -       A1->ZN F     NAND2_X2      11 18.5    20    32     332    (-,-) 
  g178672/ZN             -       A1->ZN R     NAND2_X1       1  2.0    11    20     353    (-,-) 
  g159342/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     371    (-,-) 
  cpuregs_reg[26][26]/D  -       -      F     DFF_X1         1    -     -     0     371    (-,-) 
#------------------------------------------------------------------------------------------------



Path 103: VIOLATED (-161 ps) Setup Check with Pin cpuregs_reg[14][26]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[14][26]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     371                  
             Slack:=    -161                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175017/ZN -       A2->ZN F     NAND2_X1       1  2.4     9    16     236    (-,-) 
  add_1312_30_g7015/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    41     277    (-,-) 
  g178662/ZN             -       A1->ZN R     NAND2_X2       2  9.6    16    24     301    (-,-) 
  g165464_dup187922/ZN   -       A1->ZN F     NAND2_X2      11 18.5    20    32     332    (-,-) 
  g172547/ZN             -       A1->ZN R     NAND2_X1       1  2.0    11    20     353    (-,-) 
  g159101/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     371    (-,-) 
  cpuregs_reg[14][26]/D  -       -      F     DFF_X1         1    -     -     0     371    (-,-) 
#------------------------------------------------------------------------------------------------



Path 104: VIOLATED (-161 ps) Setup Check with Pin cpuregs_reg[10][26]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[10][26]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     371                  
             Slack:=    -161                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175017/ZN -       A2->ZN F     NAND2_X1       1  2.4     9    16     236    (-,-) 
  add_1312_30_g7015/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    41     277    (-,-) 
  g178662/ZN             -       A1->ZN R     NAND2_X2       2  9.6    16    24     301    (-,-) 
  g165464_dup187922/ZN   -       A1->ZN F     NAND2_X2      11 18.5    20    32     332    (-,-) 
  g172545/ZN             -       A1->ZN R     NAND2_X1       1  2.0    11    20     353    (-,-) 
  g159527/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     371    (-,-) 
  cpuregs_reg[10][26]/D  -       -      F     DFF_X1         1    -     -     0     371    (-,-) 
#------------------------------------------------------------------------------------------------



Path 105: VIOLATED (-161 ps) Setup Check with Pin cpuregs_reg[6][26]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[6][26]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     371                  
             Slack:=    -161                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175017/ZN -       A2->ZN F     NAND2_X1       1  2.4     9    16     236    (-,-) 
  add_1312_30_g7015/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    41     277    (-,-) 
  g178662/ZN             -       A1->ZN R     NAND2_X2       2  9.6    16    24     301    (-,-) 
  g165464_dup187922/ZN   -       A1->ZN F     NAND2_X2      11 18.5    20    32     332    (-,-) 
  g172549/ZN             -       A1->ZN R     NAND2_X1       1  2.0    11    20     353    (-,-) 
  g159890/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     371    (-,-) 
  cpuregs_reg[6][26]/D   -       -      F     DFF_X1         1    -     -     0     371    (-,-) 
#------------------------------------------------------------------------------------------------



Path 106: VIOLATED (-161 ps) Setup Check with Pin reg_out_reg[19]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[2]/CK
          Clock: (R) clk
       Endpoint: (F) reg_out_reg[19]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     372                  
             Slack:=    -161                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[2]/Q      -       CK->Q  F     DFF_X1         4  6.3    11    86      86    (-,-) 
  add_1801_23_g1388/ZN -       A2->ZN F     OR2_X2         3  5.2    10    50     136    (-,-) 
  add_1801_23_g1095/ZN -       A2->ZN R     NAND3_X1       1  3.3    15    22     159    (-,-) 
  add_1801_23_g1081/ZN -       A1->ZN F     NAND3_X2       3  8.6    17    28     187    (-,-) 
  add_1801_23_g1055/ZN -       A1->ZN R     NAND2_X2       1  6.6    13    23     210    (-,-) 
  add_1801_23_g1035/ZN -       A1->ZN F     NAND3_X4       7 15.2    16    26     235    (-,-) 
  add_1801_23_g1018/ZN -       A1->ZN R     NAND2_X2       1  6.3    13    22     257    (-,-) 
  add_1801_23_g996/ZN  -       A1->ZN F     NAND2_X4       4 16.8    12    19     276    (-,-) 
  add_1801_23_g983/ZN  -       A1->ZN R     NAND2_X1       1  1.9    10    16     292    (-,-) 
  add_1801_23_g981/ZN  -       A1->ZN F     NAND2_X1       1  2.4     9    14     307    (-,-) 
  add_1801_23_g952/ZN  -       A->ZN  F     XNOR2_X1       1  1.8    10    38     344    (-,-) 
  g166324/ZN           -       A1->ZN R     NAND2_X1       1  1.9    10    15     360    (-,-) 
  g161842/ZN           -       A1->ZN F     NAND2_X1       1  1.4     7    12     372    (-,-) 
  reg_out_reg[19]/D    -       -      F     DFF_X1         1    -     -     0     372    (-,-) 
#----------------------------------------------------------------------------------------------



Path 107: VIOLATED (-161 ps) Setup Check with Pin reg_op1_reg[7]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_j_reg[19]/CK
          Clock: (R) clk
       Endpoint: (F) reg_op1_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     371                  
             Slack:=    -161                  

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  decoded_imm_j_reg[19]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_j_reg[19]/Q  -       CK->Q  F     DFF_X1         4  9.1    13    90      90    (-,-) 
  g193523/ZN               -       A2->ZN R     NAND2_X2       1  6.6    13    23     113    (-,-) 
  g166074/ZN               -       A->ZN  F     INV_X4         8 29.1    10    17     130    (-,-) 
  g165105/ZN               -       A2->ZN R     NAND2_X2       5 14.1    22    30     161    (-,-) 
  g164862/ZN               -       A->ZN  F     INV_X4        28 47.0    15    26     187    (-,-) 
  g162814/ZN               -       B1->ZN R     AOI22_X1       1  1.9    25    44     231    (-,-) 
  g162218/ZN               -       A1->ZN F     NAND2_X1       1  3.5    13    21     253    (-,-) 
  g161959/ZN               -       A2->ZN R     NOR2_X2        1  1.9    12    26     278    (-,-) 
  g161470/ZN               -       A1->ZN F     NAND2_X1       1  1.9     8    14     292    (-,-) 
  g161394/ZN               -       A2->ZN R     NOR2_X1        1  1.9    16    29     321    (-,-) 
  g158375__7114/ZN         -       C1->ZN F     OAI211_X1      1  1.8    17    21     342    (-,-) 
  g158327/ZN               -       A->ZN  R     INV_X1         1  1.9     9    17     360    (-,-) 
  g157773__187860/ZN       -       A1->ZN F     NAND2_X1       1  1.4     8    12     371    (-,-) 
  reg_op1_reg[7]/D         -       -      F     DFF_X1         1    -     -     0     371    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 108: VIOLATED (-161 ps) Setup Check with Pin reg_op2_reg[9]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_j_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) reg_op2_reg[9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      45                  
     Required Time:=     205                  
      Launch Clock:-       0                  
         Data Path:-     366                  
             Slack:=    -161                  

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  decoded_imm_j_reg[1]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_j_reg[1]/QN -       CK->QN R     DFF_X1         2  5.5    18    73      73    (-,-) 
  g167355/ZN              -       A->ZN  F     INV_X2         4  7.8     8    14      87    (-,-) 
  g172274/ZN              -       A2->ZN F     AND2_X2        5 13.1    11    37     124    (-,-) 
  g189790/ZN              -       A1->ZN R     NAND2_X2       1  6.6    13    19     143    (-,-) 
  g189789/ZN              -       A->ZN  F     INV_X4         3 15.0     7    12     156    (-,-) 
  g186313/ZN              -       A1->ZN R     NAND2_X2       7 17.8    26    31     187    (-,-) 
  g164876/ZN              -       A->ZN  F     INV_X4        26 43.5    15    26     213    (-,-) 
  g163652/ZN              -       A1->ZN R     NAND2_X1       1  1.9    10    18     231    (-,-) 
  g175279/ZN              -       A3->ZN F     NAND4_X1       1  1.9    16    30     262    (-,-) 
  g175277/ZN              -       A2->ZN R     NOR2_X1        1  1.9    17    32     294    (-,-) 
  g161495/ZN              -       A1->ZN F     NAND2_X1       1  1.7     8    15     309    (-,-) 
  g161439/ZN              -       A1->ZN R     NOR2_X1        1  1.9    16    24     333    (-,-) 
  g189212/ZN              -       B1->ZN F     OAI222_X1      1  1.4    19    33     366    (-,-) 
  reg_op2_reg[9]/D        -       -      F     DFFR_X1        1    -     -     0     366    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 109: VIOLATED (-160 ps) Setup Check with Pin reg_op2_reg[30]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_j_reg[2]/CK
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[30]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      41                  
     Required Time:=     209                  
      Launch Clock:-       0                  
         Data Path:-     369                  
             Slack:=    -160                  

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  decoded_imm_j_reg[2]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_j_reg[2]/Q  -       CK->Q  R     DFF_X1         3  7.6    20    98      98    (-,-) 
  g172274/ZN              -       A1->ZN R     AND2_X2        5 14.1    20    47     145    (-,-) 
  g189790/ZN              -       A1->ZN F     NAND2_X2       1  6.0    11    19     164    (-,-) 
  g189789/ZN              -       A->ZN  R     INV_X4         3 15.8    12    20     184    (-,-) 
  g186313/ZN              -       A1->ZN F     NAND2_X2       7 15.4    17    26     210    (-,-) 
  g164876/ZN              -       A->ZN  R     INV_X4        26 46.1    29    41     251    (-,-) 
  g163494/ZN              -       A1->ZN F     NAND2_X1       1  1.8    11    17     268    (-,-) 
  g175291/ZN              -       A3->ZN R     NAND4_X1       1  2.0    15    23     292    (-,-) 
  g175289/ZN              -       A2->ZN F     NOR2_X1        1  1.8     7    12     304    (-,-) 
  g161478/ZN              -       A1->ZN R     NAND2_X1       1  3.6    14    18     322    (-,-) 
  g161443/ZN              -       A1->ZN F     NOR2_X2        1  1.7     7     8     330    (-,-) 
  g185140/ZN              -       B1->ZN R     OAI222_X1      1  1.4    44    39     369    (-,-) 
  reg_op2_reg[30]/D       -       -      R     DFF_X1         1    -     -     0     369    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 110: VIOLATED (-160 ps) Setup Check with Pin reg_op2_reg[29]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_j_reg[2]/CK
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[29]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      41                  
     Required Time:=     209                  
      Launch Clock:-       0                  
         Data Path:-     369                  
             Slack:=    -160                  

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  decoded_imm_j_reg[2]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_j_reg[2]/Q  -       CK->Q  R     DFF_X1         3  7.6    20    98      98    (-,-) 
  g172274/ZN              -       A1->ZN R     AND2_X2        5 14.1    20    47     145    (-,-) 
  g189790/ZN              -       A1->ZN F     NAND2_X2       1  6.0    11    19     164    (-,-) 
  g189789/ZN              -       A->ZN  R     INV_X4         3 15.8    12    20     184    (-,-) 
  g186313/ZN              -       A1->ZN F     NAND2_X2       7 15.4    17    26     210    (-,-) 
  g164876/ZN              -       A->ZN  R     INV_X4        26 46.1    29    41     251    (-,-) 
  g163728/ZN              -       A1->ZN F     NAND2_X1       1  1.8    11    17     268    (-,-) 
  g162580/ZN              -       A3->ZN R     NAND4_X1       1  2.0    15    23     292    (-,-) 
  g162079/ZN              -       A2->ZN F     NOR2_X1        1  1.8     7    12     304    (-,-) 
  g161479/ZN              -       A1->ZN R     NAND2_X1       1  3.6    14    18     322    (-,-) 
  g161406/ZN              -       A1->ZN F     NOR2_X2        1  1.7     7     8     330    (-,-) 
  g185117/ZN              -       B1->ZN R     OAI222_X1      1  1.4    44    39     369    (-,-) 
  reg_op2_reg[29]/D       -       -      R     DFF_X1         1    -     -     0     369    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 111: VIOLATED (-160 ps) Setup Check with Pin reg_op2_reg[26]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_j_reg[2]/CK
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[26]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      41                  
     Required Time:=     209                  
      Launch Clock:-       0                  
         Data Path:-     369                  
             Slack:=    -160                  

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  decoded_imm_j_reg[2]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_j_reg[2]/Q  -       CK->Q  R     DFF_X1         3  7.6    20    98      98    (-,-) 
  g172274/ZN              -       A1->ZN R     AND2_X2        5 14.1    20    47     145    (-,-) 
  g189790/ZN              -       A1->ZN F     NAND2_X2       1  6.0    11    19     164    (-,-) 
  g189789/ZN              -       A->ZN  R     INV_X4         3 15.8    12    20     184    (-,-) 
  g186313/ZN              -       A1->ZN F     NAND2_X2       7 15.4    17    26     210    (-,-) 
  g164876/ZN              -       A->ZN  R     INV_X4        26 46.1    29    41     251    (-,-) 
  g163608/ZN              -       A1->ZN F     NAND2_X1       1  1.8    11    17     268    (-,-) 
  g175288/ZN              -       A3->ZN R     NAND4_X1       1  2.0    15    23     292    (-,-) 
  g175286/ZN              -       A2->ZN F     NOR2_X1        1  1.8     7    12     304    (-,-) 
  g161481/ZN              -       A1->ZN R     NAND2_X1       1  3.6    14    18     322    (-,-) 
  g161427/ZN              -       A1->ZN F     NOR2_X2        1  1.7     7     8     330    (-,-) 
  g185115/ZN              -       B1->ZN R     OAI222_X1      1  1.4    44    39     369    (-,-) 
  reg_op2_reg[26]/D       -       -      R     DFF_X1         1    -     -     0     369    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 112: VIOLATED (-160 ps) Setup Check with Pin reg_op2_reg[23]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_j_reg[2]/CK
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[23]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      41                  
     Required Time:=     209                  
      Launch Clock:-       0                  
         Data Path:-     369                  
             Slack:=    -160                  

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  decoded_imm_j_reg[2]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_j_reg[2]/Q  -       CK->Q  R     DFF_X1         3  7.6    20    98      98    (-,-) 
  g172274/ZN              -       A1->ZN R     AND2_X2        5 14.1    20    47     145    (-,-) 
  g189790/ZN              -       A1->ZN F     NAND2_X2       1  6.0    11    19     164    (-,-) 
  g189789/ZN              -       A->ZN  R     INV_X4         3 15.8    12    20     184    (-,-) 
  g186313/ZN              -       A1->ZN F     NAND2_X2       7 15.4    17    26     210    (-,-) 
  g164876/ZN              -       A->ZN  R     INV_X4        26 46.1    29    41     251    (-,-) 
  g163709/ZN              -       A1->ZN F     NAND2_X1       1  1.8    11    17     268    (-,-) 
  g162556/ZN              -       A3->ZN R     NAND4_X1       1  2.0    15    23     292    (-,-) 
  g162072/ZN              -       A2->ZN F     NOR2_X1        1  1.8     7    12     304    (-,-) 
  g161483/ZN              -       A1->ZN R     NAND2_X1       1  3.6    14    18     322    (-,-) 
  g161436/ZN              -       A1->ZN F     NOR2_X2        1  1.7     7     8     330    (-,-) 
  g185137/ZN              -       B1->ZN R     OAI222_X1      1  1.4    44    39     369    (-,-) 
  reg_op2_reg[23]/D       -       -      R     DFF_X1         1    -     -     0     369    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 113: VIOLATED (-160 ps) Setup Check with Pin reg_op2_reg[21]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_j_reg[2]/CK
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[21]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      41                  
     Required Time:=     209                  
      Launch Clock:-       0                  
         Data Path:-     369                  
             Slack:=    -160                  

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  decoded_imm_j_reg[2]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_j_reg[2]/Q  -       CK->Q  R     DFF_X1         3  7.6    20    98      98    (-,-) 
  g172274/ZN              -       A1->ZN R     AND2_X2        5 14.1    20    47     145    (-,-) 
  g189790/ZN              -       A1->ZN F     NAND2_X2       1  6.0    11    19     164    (-,-) 
  g189789/ZN              -       A->ZN  R     INV_X4         3 15.8    12    20     184    (-,-) 
  g186313/ZN              -       A1->ZN F     NAND2_X2       7 15.4    17    26     210    (-,-) 
  g164876/ZN              -       A->ZN  R     INV_X4        26 46.1    29    41     251    (-,-) 
  g163706/ZN              -       A1->ZN F     NAND2_X1       1  1.8    11    17     268    (-,-) 
  g162591/ZN              -       A3->ZN R     NAND4_X1       1  2.0    15    23     292    (-,-) 
  g162068/ZN              -       A2->ZN F     NOR2_X1        1  1.8     7    12     304    (-,-) 
  g161485/ZN              -       A1->ZN R     NAND2_X1       1  3.6    14    18     322    (-,-) 
  g161444/ZN              -       A1->ZN F     NOR2_X2        1  1.7     7     8     330    (-,-) 
  g185114/ZN              -       B1->ZN R     OAI222_X1      1  1.4    44    39     369    (-,-) 
  reg_op2_reg[21]/D       -       -      R     DFF_X1         1    -     -     0     369    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 114: VIOLATED (-160 ps) Setup Check with Pin reg_op2_reg[20]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_j_reg[2]/CK
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[20]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      41                  
     Required Time:=     209                  
      Launch Clock:-       0                  
         Data Path:-     369                  
             Slack:=    -160                  

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  decoded_imm_j_reg[2]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_j_reg[2]/Q  -       CK->Q  R     DFF_X1         3  7.6    20    98      98    (-,-) 
  g172274/ZN              -       A1->ZN R     AND2_X2        5 14.1    20    47     145    (-,-) 
  g189790/ZN              -       A1->ZN F     NAND2_X2       1  6.0    11    19     164    (-,-) 
  g189789/ZN              -       A->ZN  R     INV_X4         3 15.8    12    20     184    (-,-) 
  g186313/ZN              -       A1->ZN F     NAND2_X2       7 15.4    17    26     210    (-,-) 
  g164876/ZN              -       A->ZN  R     INV_X4        26 46.1    29    41     251    (-,-) 
  g163704/ZN              -       A1->ZN F     NAND2_X1       1  1.8    11    17     268    (-,-) 
  g162599/ZN              -       A3->ZN R     NAND4_X1       1  2.0    15    23     292    (-,-) 
  g162082/ZN              -       A2->ZN F     NOR2_X1        1  1.8     7    12     304    (-,-) 
  g161486/ZN              -       A1->ZN R     NAND2_X1       1  3.6    14    18     322    (-,-) 
  g161445/ZN              -       A1->ZN F     NOR2_X2        1  1.7     7     8     330    (-,-) 
  g185135/ZN              -       B1->ZN R     OAI222_X1      1  1.4    44    39     369    (-,-) 
  reg_op2_reg[20]/D       -       -      R     DFF_X1         1    -     -     0     369    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 115: VIOLATED (-160 ps) Setup Check with Pin reg_op1_reg[6]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_j_reg[18]/CK
          Clock: (R) clk
       Endpoint: (F) reg_op1_reg[6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -160                  

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  decoded_imm_j_reg[18]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_j_reg[18]/QN -       CK->QN F     DFF_X1         6 12.8    23    87      87    (-,-) 
  g193541/ZN               -       A3->ZN F     AND3_X2        4 12.6    11    49     136    (-,-) 
  g165075/ZN               -       A1->ZN R     NAND2_X2       8 19.7    28    36     172    (-,-) 
  g164830/ZN               -       A->ZN  F     INV_X4        25 42.2    16    26     198    (-,-) 
  g162826/ZN               -       B1->ZN R     AOI22_X1       1  1.9    25    45     243    (-,-) 
  g187038/ZN               -       A1->ZN F     NAND2_X1       1  1.7    10    16     259    (-,-) 
  g187037/ZN               -       A1->ZN R     NOR2_X1        1  1.9    16    25     284    (-,-) 
  g187036/ZN               -       A1->ZN F     NAND2_X1       1  3.0    10    18     302    (-,-) 
  g161393/ZN               -       A1->ZN R     NOR2_X2        1  1.9    12    20     322    (-,-) 
  g158374__5703/ZN         -       C1->ZN F     OAI211_X1      1  1.8    17    20     341    (-,-) 
  g158326/ZN               -       A->ZN  R     INV_X1         1  1.9     9    17     358    (-,-) 
  g157772__4296/ZN         -       A1->ZN F     NAND2_X1       1  1.4     8    12     370    (-,-) 
  reg_op1_reg[6]/D         -       -      F     DFF_X1         1    -     -     0     370    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 116: VIOLATED (-159 ps) Setup Check with Pin reg_op2_reg[11]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_j_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) reg_op2_reg[11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      45                  
     Required Time:=     205                  
      Launch Clock:-       0                  
         Data Path:-     364                  
             Slack:=    -159                  

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  decoded_imm_j_reg[1]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_j_reg[1]/QN -       CK->QN F     DFF_X1         2  4.9    16    71      71    (-,-) 
  g167355/ZN              -       A->ZN  R     INV_X2         4  8.4    13    23      94    (-,-) 
  g167353/ZN              -       A->ZN  F     INV_X2         3  6.8     6    11     105    (-,-) 
  g166215/ZN              -       A1->ZN F     AND2_X4        7 29.1    11    35     140    (-,-) 
  g165951/ZN              -       A1->ZN R     NAND2_X4       1  6.6    10    15     156    (-,-) 
  g165769/ZN              -       A->ZN  F     INV_X4         5 19.8     7    13     168    (-,-) 
  g165119/ZN              -       A1->ZN R     NAND2_X2       4 17.7    26    31     199    (-,-) 
  g190867/ZN              -       A->ZN  F     INV_X8        29 48.5    12    20     219    (-,-) 
  g163869/ZN              -       A1->ZN R     NAND2_X1       1  1.8    10    16     235    (-,-) 
  g162347/ZN              -       A1->ZN F     NAND4_X1       1  1.9    16    24     259    (-,-) 
  g162049/ZN              -       A2->ZN R     NOR2_X1        1  2.0    17    33     292    (-,-) 
  g161493/ZN              -       A2->ZN F     NAND2_X1       1  1.7     8    16     307    (-,-) 
  g161424/ZN              -       A1->ZN R     NOR2_X1        1  1.9    16    24     331    (-,-) 
  g189214/ZN              -       B1->ZN F     OAI222_X1      1  1.4    19    33     364    (-,-) 
  reg_op2_reg[11]/D       -       -      F     DFFR_X1        1    -     -     0     364    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 117: VIOLATED (-159 ps) Setup Check with Pin reg_op1_reg[3]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_j_reg[18]/CK
          Clock: (R) clk
       Endpoint: (R) reg_op1_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      32                  
     Required Time:=     218                  
      Launch Clock:-       0                  
         Data Path:-     377                  
             Slack:=    -159                  

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  decoded_imm_j_reg[18]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_j_reg[18]/Q  -       CK->Q  R     DFF_X1         5  7.8    21    98      98    (-,-) 
  g165950/ZN               -       A1->ZN R     AND3_X1        4 13.2    35    75     173    (-,-) 
  g165103/ZN               -       A1->ZN F     NAND2_X2       5 12.7    19    32     205    (-,-) 
  g164860/ZN               -       A->ZN  R     INV_X4        28 49.9    31    44     249    (-,-) 
  g164414/ZN               -       A1->ZN F     NAND2_X1       1  1.8    12    17     267    (-,-) 
  g162186/ZN               -       A1->ZN R     NAND4_X1       1  2.0    15    20     286    (-,-) 
  g161945/ZN               -       A2->ZN F     NOR2_X1        1  3.4     8    14     301    (-,-) 
  g161641/ZN               -       A2->ZN R     NAND2_X2       1  3.6    10    17     317    (-,-) 
  g161390/ZN               -       A2->ZN F     NOR2_X2        1  1.7     5     8     326    (-,-) 
  g158371__8757/ZN         -       C1->ZN R     OAI211_X1      1  2.0    23    29     355    (-,-) 
  g190917/ZN               -       A->ZN  F     INV_X1         1  1.8     7    10     364    (-,-) 
  g195331/ZN               -       A1->ZN R     NAND2_X1       1  1.4     9    13     377    (-,-) 
  reg_op1_reg[3]/D         -       -      R     DFF_X1         1    -     -     0     377    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 118: VIOLATED (-158 ps) Setup Check with Pin cpuregs_reg[18][31]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[18][31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      41                  
     Required Time:=     209                  
      Launch Clock:-       0                  
         Data Path:-     368                  
             Slack:=    -158                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175018/ZN -       A2->ZN F     NAND2_X1       1  4.1    11    20     240    (-,-) 
  add_1312_30_g7012/ZN   -       A->ZN  F     XNOR2_X2       1  5.9    14    40     280    (-,-) 
  g172988/ZN             -       B1->ZN R     AOI21_X4       2 10.1    26    32     312    (-,-) 
  fopt179866/ZN          -       A->ZN  F     INV_X2         6 14.4    12    21     333    (-,-) 
  g160700/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    17     350    (-,-) 
  g159745/ZN             -       A->ZN  F     OAI21_X1       1  1.4    10    18     368    (-,-) 
  cpuregs_reg[18][31]/D  -       -      F     DFF_X1         1    -     -     0     368    (-,-) 
#------------------------------------------------------------------------------------------------



Path 119: VIOLATED (-158 ps) Setup Check with Pin cpuregs_reg[16][31]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[16][31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      41                  
     Required Time:=     209                  
      Launch Clock:-       0                  
         Data Path:-     368                  
             Slack:=    -158                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175018/ZN -       A2->ZN F     NAND2_X1       1  4.1    11    20     240    (-,-) 
  add_1312_30_g7012/ZN   -       A->ZN  F     XNOR2_X2       1  5.9    14    40     280    (-,-) 
  g172988/ZN             -       B1->ZN R     AOI21_X4       2 10.1    26    32     312    (-,-) 
  fopt179866/ZN          -       A->ZN  F     INV_X2         6 14.4    12    21     333    (-,-) 
  g181938/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    17     350    (-,-) 
  g181937/ZN             -       A->ZN  F     OAI21_X1       1  1.4    10    18     368    (-,-) 
  cpuregs_reg[16][31]/D  -       -      F     DFF_X1         1    -     -     0     368    (-,-) 
#------------------------------------------------------------------------------------------------



Path 120: VIOLATED (-158 ps) Setup Check with Pin reg_op2_reg[24]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_j_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) reg_op2_reg[24]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      44                  
     Required Time:=     206                  
      Launch Clock:-       0                  
         Data Path:-     364                  
             Slack:=    -158                  

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  decoded_imm_j_reg[1]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_j_reg[1]/QN -       CK->QN F     DFF_X1         2  4.9    16    71      71    (-,-) 
  g167355/ZN              -       A->ZN  R     INV_X2         4  8.4    13    23      94    (-,-) 
  g167353/ZN              -       A->ZN  F     INV_X2         3  6.8     6    11     105    (-,-) 
  g166215/ZN              -       A1->ZN F     AND2_X4        7 29.1    11    35     140    (-,-) 
  g165951/ZN              -       A1->ZN R     NAND2_X4       1  6.6    10    15     156    (-,-) 
  g165769/ZN              -       A->ZN  F     INV_X4         5 19.8     7    13     168    (-,-) 
  g165097/ZN              -       A1->ZN R     NAND2_X2      16 30.0    40    46     214    (-,-) 
  g163356/ZN              -       A1->ZN F     OAI22_X1       1  1.9    15    25     239    (-,-) 
  g162559/ZN              -       A2->ZN R     NOR2_X1        1  1.8    16    31     270    (-,-) 
  g161685/ZN              -       A1->ZN F     NAND4_X1       1  3.5    22    32     303    (-,-) 
  g161438/ZN              -       A2->ZN R     NOR2_X2        1  1.9    13    29     332    (-,-) 
  g185138/ZN              -       B1->ZN F     OAI222_X1      1  1.4    19    32     364    (-,-) 
  reg_op2_reg[24]/D       -       -      F     DFF_X1         1    -     -     0     364    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 121: VIOLATED (-158 ps) Setup Check with Pin reg_op2_reg[3]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_j_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) reg_op2_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      45                  
     Required Time:=     205                  
      Launch Clock:-       0                  
         Data Path:-     363                  
             Slack:=    -158                  

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  decoded_imm_j_reg[1]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_j_reg[1]/QN -       CK->QN F     DFF_X1         2  4.9    16    71      71    (-,-) 
  g167355/ZN              -       A->ZN  R     INV_X2         4  8.4    13    23      94    (-,-) 
  g167353/ZN              -       A->ZN  F     INV_X2         3  6.8     6    11     105    (-,-) 
  g166215/ZN              -       A1->ZN F     AND2_X4        7 29.1    11    35     140    (-,-) 
  g165951/ZN              -       A1->ZN R     NAND2_X4       1  6.6    10    15     156    (-,-) 
  g165769/ZN              -       A->ZN  F     INV_X4         5 19.8     7    13     168    (-,-) 
  g165119/ZN              -       A1->ZN R     NAND2_X2       4 17.7    26    31     199    (-,-) 
  g190867/ZN              -       A->ZN  F     INV_X8        29 48.5    12    20     219    (-,-) 
  g163861/ZN              -       A1->ZN R     NAND2_X1       1  1.9    10    16     235    (-,-) 
  g162436/ZN              -       A3->ZN F     NAND4_X1       1  1.7    16    30     265    (-,-) 
  g174201/ZN              -       A1->ZN R     NOR2_X1        1  1.9    17    27     292    (-,-) 
  g174200/ZN              -       A1->ZN F     NAND2_X1       1  3.0    10    18     310    (-,-) 
  g174199/ZN              -       A1->ZN R     NOR2_X2        2  3.8    16    25     335    (-,-) 
  g192436/ZN              -       A1->ZN F     OAI222_X1      1  1.4    19    28     363    (-,-) 
  reg_op2_reg[3]/D        -       -      F     DFFR_X1        1    -     -     0     363    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 122: VIOLATED (-158 ps) Setup Check with Pin cpuregs_reg[21][31]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[21][31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -158                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175018/ZN -       A2->ZN F     NAND2_X1       1  4.1    11    20     240    (-,-) 
  add_1312_30_g7012/ZN   -       A->ZN  F     XNOR2_X2       1  5.9    14    40     280    (-,-) 
  g172988/ZN             -       B1->ZN R     AOI21_X4       2 10.1    26    32     312    (-,-) 
  fopt179868/ZN          -       A->ZN  F     INV_X4        13 26.0    12    20     332    (-,-) 
  fopt179867/ZN          -       A->ZN  R     INV_X4         8 15.1    12    20     352    (-,-) 
  g159565/ZN             -       B1->ZN F     OAI21_X1       1  1.4    14    14     365    (-,-) 
  cpuregs_reg[21][31]/D  -       -      F     DFF_X1         1    -     -     0     365    (-,-) 
#------------------------------------------------------------------------------------------------



Path 123: VIOLATED (-158 ps) Setup Check with Pin cpuregs_reg[5][31]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[5][31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -158                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175018/ZN -       A2->ZN F     NAND2_X1       1  4.1    11    20     240    (-,-) 
  add_1312_30_g7012/ZN   -       A->ZN  F     XNOR2_X2       1  5.9    14    40     280    (-,-) 
  g172988/ZN             -       B1->ZN R     AOI21_X4       2 10.1    26    32     312    (-,-) 
  fopt179868/ZN          -       A->ZN  F     INV_X4        13 26.0    12    20     332    (-,-) 
  fopt179867/ZN          -       A->ZN  R     INV_X4         8 15.1    12    20     352    (-,-) 
  g159319/ZN             -       B1->ZN F     OAI21_X1       1  1.4    14    14     365    (-,-) 
  cpuregs_reg[5][31]/D   -       -      F     DFF_X1         1    -     -     0     365    (-,-) 
#------------------------------------------------------------------------------------------------



Path 124: VIOLATED (-158 ps) Setup Check with Pin cpuregs_reg[31][31]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[31][31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -158                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175018/ZN -       A2->ZN F     NAND2_X1       1  4.1    11    20     240    (-,-) 
  add_1312_30_g7012/ZN   -       A->ZN  F     XNOR2_X2       1  5.9    14    40     280    (-,-) 
  g172988/ZN             -       B1->ZN R     AOI21_X4       2 10.1    26    32     312    (-,-) 
  fopt179868/ZN          -       A->ZN  F     INV_X4        13 26.0    12    20     332    (-,-) 
  fopt179867/ZN          -       A->ZN  R     INV_X4         8 15.1    12    20     352    (-,-) 
  g159471/ZN             -       B1->ZN F     OAI21_X1       1  1.4    13    14     365    (-,-) 
  cpuregs_reg[31][31]/D  -       -      F     DFF_X1         1    -     -     0     365    (-,-) 
#------------------------------------------------------------------------------------------------



Path 125: VIOLATED (-158 ps) Setup Check with Pin cpuregs_reg[27][31]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[27][31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -158                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175018/ZN -       A2->ZN F     NAND2_X1       1  4.1    11    20     240    (-,-) 
  add_1312_30_g7012/ZN   -       A->ZN  F     XNOR2_X2       1  5.9    14    40     280    (-,-) 
  g172988/ZN             -       B1->ZN R     AOI21_X4       2 10.1    26    32     312    (-,-) 
  fopt179868/ZN          -       A->ZN  F     INV_X4        13 26.0    12    20     332    (-,-) 
  fopt179867/ZN          -       A->ZN  R     INV_X4         8 15.1    12    20     352    (-,-) 
  g159377/ZN             -       B1->ZN F     OAI21_X1       1  1.4    13    14     365    (-,-) 
  cpuregs_reg[27][31]/D  -       -      F     DFF_X1         1    -     -     0     365    (-,-) 
#------------------------------------------------------------------------------------------------



Path 126: VIOLATED (-158 ps) Setup Check with Pin cpuregs_reg[25][31]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[25][31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -158                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175018/ZN -       A2->ZN F     NAND2_X1       1  4.1    11    20     240    (-,-) 
  add_1312_30_g7012/ZN   -       A->ZN  F     XNOR2_X2       1  5.9    14    40     280    (-,-) 
  g172988/ZN             -       B1->ZN R     AOI21_X4       2 10.1    26    32     312    (-,-) 
  fopt179868/ZN          -       A->ZN  F     INV_X4        13 26.0    12    20     332    (-,-) 
  fopt179867/ZN          -       A->ZN  R     INV_X4         8 15.1    12    20     352    (-,-) 
  g159314/ZN             -       B1->ZN F     OAI21_X1       1  1.4    13    14     365    (-,-) 
  cpuregs_reg[25][31]/D  -       -      F     DFF_X1         1    -     -     0     365    (-,-) 
#------------------------------------------------------------------------------------------------



Path 127: VIOLATED (-158 ps) Setup Check with Pin cpuregs_reg[13][31]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[13][31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -158                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175018/ZN -       A2->ZN F     NAND2_X1       1  4.1    11    20     240    (-,-) 
  add_1312_30_g7012/ZN   -       A->ZN  F     XNOR2_X2       1  5.9    14    40     280    (-,-) 
  g172988/ZN             -       B1->ZN R     AOI21_X4       2 10.1    26    32     312    (-,-) 
  fopt179868/ZN          -       A->ZN  F     INV_X4        13 26.0    12    20     332    (-,-) 
  fopt179867/ZN          -       A->ZN  R     INV_X4         8 15.1    12    20     352    (-,-) 
  g159077/ZN             -       B1->ZN F     OAI21_X1       1  1.4    13    14     365    (-,-) 
  cpuregs_reg[13][31]/D  -       -      F     DFF_X1         1    -     -     0     365    (-,-) 
#------------------------------------------------------------------------------------------------



Path 128: VIOLATED (-158 ps) Setup Check with Pin cpuregs_reg[11][31]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[11][31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -158                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175018/ZN -       A2->ZN F     NAND2_X1       1  4.1    11    20     240    (-,-) 
  add_1312_30_g7012/ZN   -       A->ZN  F     XNOR2_X2       1  5.9    14    40     280    (-,-) 
  g172988/ZN             -       B1->ZN R     AOI21_X4       2 10.1    26    32     312    (-,-) 
  fopt179868/ZN          -       A->ZN  F     INV_X4        13 26.0    12    20     332    (-,-) 
  fopt179867/ZN          -       A->ZN  R     INV_X4         8 15.1    12    20     352    (-,-) 
  g159047/ZN             -       B1->ZN F     OAI21_X1       1  1.4    13    14     365    (-,-) 
  cpuregs_reg[11][31]/D  -       -      F     DFF_X1         1    -     -     0     365    (-,-) 
#------------------------------------------------------------------------------------------------



Path 129: VIOLATED (-158 ps) Setup Check with Pin cpuregs_reg[7][31]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[7][31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -158                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175018/ZN -       A2->ZN F     NAND2_X1       1  4.1    11    20     240    (-,-) 
  add_1312_30_g7012/ZN   -       A->ZN  F     XNOR2_X2       1  5.9    14    40     280    (-,-) 
  g172988/ZN             -       B1->ZN R     AOI21_X4       2 10.1    26    32     312    (-,-) 
  fopt179868/ZN          -       A->ZN  F     INV_X4        13 26.0    12    20     332    (-,-) 
  fopt179867/ZN          -       A->ZN  R     INV_X4         8 15.1    12    20     352    (-,-) 
  g159441/ZN             -       B1->ZN F     OAI21_X1       1  1.4    13    14     365    (-,-) 
  cpuregs_reg[7][31]/D   -       -      F     DFF_X1         1    -     -     0     365    (-,-) 
#------------------------------------------------------------------------------------------------



Path 130: VIOLATED (-157 ps) Setup Check with Pin reg_op2_reg[0]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_j_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) reg_op2_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      43                  
     Required Time:=     207                  
      Launch Clock:-       0                  
         Data Path:-     364                  
             Slack:=    -157                  

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  decoded_imm_j_reg[1]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_j_reg[1]/QN -       CK->QN F     DFF_X1         2  4.9    16    71      71    (-,-) 
  g167355/ZN              -       A->ZN  R     INV_X2         4  8.4    13    23      94    (-,-) 
  g167353/ZN              -       A->ZN  F     INV_X2         3  6.8     6    11     105    (-,-) 
  g166215/ZN              -       A1->ZN F     AND2_X4        7 29.1    11    35     140    (-,-) 
  g165951/ZN              -       A1->ZN R     NAND2_X4       1  6.6    10    15     156    (-,-) 
  g165769/ZN              -       A->ZN  F     INV_X4         5 19.8     7    13     168    (-,-) 
  g165096/ZN              -       A1->ZN F     AND2_X2       16 26.8    17    44     212    (-,-) 
  g163614/ZN              -       A1->ZN R     NAND2_X1       1  2.0    10    19     231    (-,-) 
  g163240/ZN              -       A2->ZN F     NAND2_X1       1  3.0     9    17     248    (-,-) 
  g162101/ZN              -       A1->ZN R     NOR2_X2        1  2.0    12    20     268    (-,-) 
  g53/ZN                  -       A4->ZN F     NAND4_X1       1  3.5    22    38     306    (-,-) 
  g175243/ZN              -       A2->ZN R     NOR2_X2        2  3.8    17    34     340    (-,-) 
  g189206/ZN              -       C1->ZN F     OAI221_X1      1  1.4    16    24     364    (-,-) 
  reg_op2_reg[0]/D        -       -      F     DFF_X1         1    -     -     0     364    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 131: VIOLATED (-157 ps) Setup Check with Pin reg_op1_reg[1]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_j_reg[18]/CK
          Clock: (R) clk
       Endpoint: (R) reg_op1_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      32                  
     Required Time:=     218                  
      Launch Clock:-       0                  
         Data Path:-     376                  
             Slack:=    -157                  

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  decoded_imm_j_reg[18]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_j_reg[18]/Q  -       CK->Q  R     DFF_X1         5  7.8    21    98      98    (-,-) 
  g165950/ZN               -       A1->ZN R     AND3_X1        4 13.2    35    75     173    (-,-) 
  g165103/ZN               -       A1->ZN F     NAND2_X2       5 12.7    19    32     205    (-,-) 
  g164860/ZN               -       A->ZN  R     INV_X4        28 49.9    31    44     249    (-,-) 
  g164581/ZN               -       A1->ZN F     NAND2_X1       1  1.8    12    17     267    (-,-) 
  g162172/ZN               -       A1->ZN R     NAND4_X1       1  2.0    15    20     286    (-,-) 
  g161939/ZN               -       A2->ZN F     NOR2_X1        1  1.8     7    12     298    (-,-) 
  g161639/ZN               -       A2->ZN R     NAND2_X1       1  2.0    10    16     314    (-,-) 
  g161387/ZN               -       A2->ZN F     NOR2_X1        1  1.7     6    10     324    (-,-) 
  g158400__1786/ZN         -       C1->ZN R     OAI211_X1      1  2.0    23    29     353    (-,-) 
  g180372/ZN               -       A->ZN  F     INV_X1         1  1.8     7    10     363    (-,-) 
  g190059/ZN               -       A1->ZN R     NAND2_X1       1  1.4     9    13     376    (-,-) 
  reg_op1_reg[1]/D         -       -      R     DFF_X1         1    -     -     0     376    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 132: VIOLATED (-157 ps) Setup Check with Pin cpuregs_reg[22][31]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[22][31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      41                  
     Required Time:=     209                  
      Launch Clock:-       0                  
         Data Path:-     366                  
             Slack:=    -157                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175018/ZN -       A2->ZN F     NAND2_X1       1  4.1    11    20     240    (-,-) 
  add_1312_30_g7012/ZN   -       A->ZN  F     XNOR2_X2       1  5.9    14    40     280    (-,-) 
  g172988/ZN             -       B1->ZN R     AOI21_X4       2 10.1    26    32     312    (-,-) 
  fopt179868/ZN          -       A->ZN  F     INV_X4        13 26.0    12    20     332    (-,-) 
  g160783/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    17     349    (-,-) 
  g159816/ZN             -       A->ZN  F     OAI21_X1       1  1.4    10    18     366    (-,-) 
  cpuregs_reg[22][31]/D  -       -      F     DFF_X1         1    -     -     0     366    (-,-) 
#------------------------------------------------------------------------------------------------



Path 133: VIOLATED (-157 ps) Setup Check with Pin cpuregs_reg[10][31]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[10][31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      41                  
     Required Time:=     209                  
      Launch Clock:-       0                  
         Data Path:-     366                  
             Slack:=    -157                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175018/ZN -       A2->ZN F     NAND2_X1       1  4.1    11    20     240    (-,-) 
  add_1312_30_g7012/ZN   -       A->ZN  F     XNOR2_X2       1  5.9    14    40     280    (-,-) 
  g172988/ZN             -       B1->ZN R     AOI21_X4       2 10.1    26    32     312    (-,-) 
  fopt179868/ZN          -       A->ZN  F     INV_X4        13 26.0    12    20     332    (-,-) 
  g160575/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    17     349    (-,-) 
  g159531/ZN             -       A->ZN  F     OAI21_X1       1  1.4    10    18     366    (-,-) 
  cpuregs_reg[10][31]/D  -       -      F     DFF_X1         1    -     -     0     366    (-,-) 
#------------------------------------------------------------------------------------------------



Path 134: VIOLATED (-157 ps) Setup Check with Pin cpuregs_reg[2][31]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[2][31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      41                  
     Required Time:=     209                  
      Launch Clock:-       0                  
         Data Path:-     366                  
             Slack:=    -157                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175018/ZN -       A2->ZN F     NAND2_X1       1  4.1    11    20     240    (-,-) 
  add_1312_30_g7012/ZN   -       A->ZN  F     XNOR2_X2       1  5.9    14    40     280    (-,-) 
  g172988/ZN             -       B1->ZN R     AOI21_X4       2 10.1    26    32     312    (-,-) 
  fopt179868/ZN          -       A->ZN  F     INV_X4        13 26.0    12    20     332    (-,-) 
  g160719/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    17     349    (-,-) 
  g159625/ZN             -       A->ZN  F     OAI21_X1       1  1.4    10    18     366    (-,-) 
  cpuregs_reg[2][31]/D   -       -      F     DFF_X1         1    -     -     0     366    (-,-) 
#------------------------------------------------------------------------------------------------



Path 135: VIOLATED (-157 ps) Setup Check with Pin reg_op2_reg[8]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_j_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      43                  
     Required Time:=     207                  
      Launch Clock:-       0                  
         Data Path:-     364                  
             Slack:=    -157                  

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  decoded_imm_j_reg[1]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_j_reg[1]/QN -       CK->QN R     DFF_X1         2  5.5    18    73      73    (-,-) 
  g167355/ZN              -       A->ZN  F     INV_X2         4  7.8     8    14      87    (-,-) 
  g167353/ZN              -       A->ZN  R     INV_X2         3  7.3    11    17     104    (-,-) 
  g166215/ZN              -       A1->ZN R     AND2_X4        7 31.9    22    46     150    (-,-) 
  g165951/ZN              -       A1->ZN F     NAND2_X4       1  6.0     9    15     165    (-,-) 
  g165769/ZN              -       A->ZN  R     INV_X4         5 20.9    15    22     187    (-,-) 
  g165096/ZN              -       A1->ZN R     AND2_X2       16 28.4    36    63     250    (-,-) 
  g163650/ZN              -       A1->ZN F     NAND2_X1       1  1.8    12    18     268    (-,-) 
  g162583/ZN              -       A1->ZN R     NAND4_X1       1  2.0    15    20     288    (-,-) 
  g162045/ZN              -       A2->ZN F     NOR2_X1        1  1.8     7    12     300    (-,-) 
  g175296/ZN              -       A2->ZN R     NAND2_X1       1  2.0    10    16     316    (-,-) 
  g175295/ZN              -       A1->ZN F     NOR2_X1        1  1.7     7     8     324    (-,-) 
  g189202/ZN              -       B1->ZN R     OAI222_X1      1  1.4    44    39     364    (-,-) 
  reg_op2_reg[8]/D        -       -      R     DFFR_X1        1    -     -     0     364    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 136: VIOLATED (-157 ps) Setup Check with Pin cpuregs_reg[30][31]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[30][31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     366                  
             Slack:=    -157                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175018/ZN -       A2->ZN F     NAND2_X1       1  4.1    11    20     240    (-,-) 
  add_1312_30_g7012/ZN   -       A->ZN  F     XNOR2_X2       1  5.9    14    40     280    (-,-) 
  g172988/ZN             -       B1->ZN R     AOI21_X4       2 10.1    26    32     312    (-,-) 
  fopt179868/ZN          -       A->ZN  F     INV_X4        13 26.0    12    20     332    (-,-) 
  g160954/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    17     349    (-,-) 
  g159595/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     366    (-,-) 
  cpuregs_reg[30][31]/D  -       -      F     DFF_X1         1    -     -     0     366    (-,-) 
#------------------------------------------------------------------------------------------------



Path 137: VIOLATED (-157 ps) Setup Check with Pin cpuregs_reg[26][31]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[26][31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     366                  
             Slack:=    -157                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175018/ZN -       A2->ZN F     NAND2_X1       1  4.1    11    20     240    (-,-) 
  add_1312_30_g7012/ZN   -       A->ZN  F     XNOR2_X2       1  5.9    14    40     280    (-,-) 
  g172988/ZN             -       B1->ZN R     AOI21_X4       2 10.1    26    32     312    (-,-) 
  fopt179868/ZN          -       A->ZN  F     INV_X4        13 26.0    12    20     332    (-,-) 
  g160867/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    17     349    (-,-) 
  g159347/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     366    (-,-) 
  cpuregs_reg[26][31]/D  -       -      F     DFF_X1         1    -     -     0     366    (-,-) 
#------------------------------------------------------------------------------------------------



Path 138: VIOLATED (-157 ps) Setup Check with Pin cpuregs_reg[14][31]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[14][31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     366                  
             Slack:=    -157                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175018/ZN -       A2->ZN F     NAND2_X1       1  4.1    11    20     240    (-,-) 
  add_1312_30_g7012/ZN   -       A->ZN  F     XNOR2_X2       1  5.9    14    40     280    (-,-) 
  g172988/ZN             -       B1->ZN R     AOI21_X4       2 10.1    26    32     312    (-,-) 
  fopt179868/ZN          -       A->ZN  F     INV_X4        13 26.0    12    20     332    (-,-) 
  g160635/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    17     349    (-,-) 
  g159107/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     366    (-,-) 
  cpuregs_reg[14][31]/D  -       -      F     DFF_X1         1    -     -     0     366    (-,-) 
#------------------------------------------------------------------------------------------------



Path 139: VIOLATED (-157 ps) Setup Check with Pin cpuregs_reg[6][31]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[6][31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     366                  
             Slack:=    -157                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175018/ZN -       A2->ZN F     NAND2_X1       1  4.1    11    20     240    (-,-) 
  add_1312_30_g7012/ZN   -       A->ZN  F     XNOR2_X2       1  5.9    14    40     280    (-,-) 
  g172988/ZN             -       B1->ZN R     AOI21_X4       2 10.1    26    32     312    (-,-) 
  fopt179868/ZN          -       A->ZN  F     INV_X4        13 26.0    12    20     332    (-,-) 
  g160888/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    17     349    (-,-) 
  g159897/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     366    (-,-) 
  cpuregs_reg[6][31]/D   -       -      F     DFF_X1         1    -     -     0     366    (-,-) 
#------------------------------------------------------------------------------------------------



Path 140: VIOLATED (-156 ps) Setup Check with Pin reg_op1_reg[10]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_j_reg[18]/CK
          Clock: (R) clk
       Endpoint: (F) reg_op1_reg[10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     367                  
             Slack:=    -156                  

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  decoded_imm_j_reg[18]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_j_reg[18]/QN -       CK->QN F     DFF_X1         6 12.8    23    87      87    (-,-) 
  g193541/ZN               -       A3->ZN F     AND3_X2        4 12.6    11    49     136    (-,-) 
  g165075/ZN               -       A1->ZN R     NAND2_X2       8 19.7    28    36     172    (-,-) 
  g164830/ZN               -       A->ZN  F     INV_X4        25 42.2    16    26     198    (-,-) 
  g163525/ZN               -       A1->ZN R     NAND2_X1       1  1.9    10    18     216    (-,-) 
  g162243/ZN               -       A3->ZN F     NAND4_X1       1  1.9    16    30     247    (-,-) 
  g161970/ZN               -       A2->ZN R     NOR2_X1        1  1.9    16    32     279    (-,-) 
  g161531/ZN               -       A1->ZN F     NAND2_X1       1  1.9     9    16     294    (-,-) 
  g161398/ZN               -       A2->ZN R     NOR2_X1        1  2.0    17    29     324    (-,-) 
  g190995/ZN               -       B1->ZN F     OAI21_X1       1  1.8    13    16     340    (-,-) 
  g190994/ZN               -       A->ZN  R     INV_X1         1  1.9     8    15     355    (-,-) 
  g188205/ZN               -       A1->ZN F     NAND2_X1       1  1.4     6    11     367    (-,-) 
  reg_op1_reg[10]/D        -       -      F     DFF_X1         1    -     -     0     367    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 141: VIOLATED (-156 ps) Setup Check with Pin reg_op2_reg[28]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_j_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) reg_op2_reg[28]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     366                  
             Slack:=    -156                  

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  decoded_imm_j_reg[1]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_j_reg[1]/QN -       CK->QN F     DFF_X1         2  4.9    16    71      71    (-,-) 
  g167355/ZN              -       A->ZN  R     INV_X2         4  8.4    13    23      94    (-,-) 
  g167353/ZN              -       A->ZN  F     INV_X2         3  6.8     6    11     105    (-,-) 
  g166215/ZN              -       A1->ZN F     AND2_X4        7 29.1    11    35     140    (-,-) 
  g165951/ZN              -       A1->ZN R     NAND2_X4       1  6.6    10    15     156    (-,-) 
  g165769/ZN              -       A->ZN  F     INV_X4         5 19.8     7    13     168    (-,-) 
  g165096/ZN              -       A1->ZN F     AND2_X2       16 26.8    17    44     212    (-,-) 
  g163723/ZN              -       A1->ZN R     NAND2_X1       1  1.9    10    19     231    (-,-) 
  g162578/ZN              -       A2->ZN F     NAND4_X1       1  1.9    16    28     259    (-,-) 
  g161988/ZN              -       A2->ZN R     NOR2_X1        1  1.9    17    32     291    (-,-) 
  g161441/ZN              -       A2->ZN F     NAND4_X1       1  1.7    16    30     321    (-,-) 
  g161029/ZN              -       B1->ZN R     AOI21_X1       1  1.9    22    30     351    (-,-) 
  g159015/ZN              -       A1->ZN F     NAND2_X1       1  1.4     9    15     366    (-,-) 
  reg_op2_reg[28]/D       -       -      F     DFF_X1         1    -     -     0     366    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 142: VIOLATED (-156 ps) Setup Check with Pin cpuregs_reg[9][18]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[9][18]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      41                  
     Required Time:=     209                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -156                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g179319/ZN -       A1->ZN F     NAND2_X1       1  4.1    11    19     239    (-,-) 
  add_1312_30_g179413/ZN -       A->ZN  F     XNOR2_X2       2  8.8    14    43     282    (-,-) 
  g179411/ZN             -       B1->ZN R     AOI21_X2       1  3.6    22    29     311    (-,-) 
  fopt179410/ZN          -       A->ZN  F     INV_X2         6 14.4    11    20     331    (-,-) 
  g160532/ZN             -       A1->ZN R     NAND2_X1       1  2.0    11    16     347    (-,-) 
  g159488/ZN             -       A->ZN  F     OAI21_X1       1  1.4    10    18     365    (-,-) 
  cpuregs_reg[9][18]/D   -       -      F     DFF_X1         1    -     -     0     365    (-,-) 
#------------------------------------------------------------------------------------------------



Path 143: VIOLATED (-156 ps) Setup Check with Pin cpuregs_reg[17][31]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[17][31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     364                  
             Slack:=    -156                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175018/ZN -       A2->ZN F     NAND2_X1       1  4.1    11    20     240    (-,-) 
  add_1312_30_g7012/ZN   -       A->ZN  F     XNOR2_X2       1  5.9    14    40     280    (-,-) 
  g172988/ZN             -       B1->ZN R     AOI21_X4       2 10.1    26    32     312    (-,-) 
  fopt179866/ZN          -       A->ZN  F     INV_X2         6 14.4    12    21     333    (-,-) 
  fopt179865/ZN          -       A->ZN  R     INV_X4         6 11.4    10    18     351    (-,-) 
  g159166/ZN             -       B1->ZN F     OAI21_X1       1  1.4    14    13     364    (-,-) 
  cpuregs_reg[17][31]/D  -       -      F     DFF_X1         1    -     -     0     364    (-,-) 
#------------------------------------------------------------------------------------------------



Path 144: VIOLATED (-156 ps) Setup Check with Pin cpuregs_reg[17][21]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[17][21]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     364                  
             Slack:=    -156                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175020/ZN -       A2->ZN F     NAND2_X1       1  4.1    12    20     240    (-,-) 
  add_1312_30_g183309/ZN -       A->ZN  F     XNOR2_X2       2  8.8    14    43     283    (-,-) 
  g178541_dup/ZN         -       B1->ZN R     AOI21_X4       1  6.6    21    28     311    (-,-) 
  fopt183310/ZN          -       A->ZN  F     INV_X4        14 27.7    11    20     331    (-,-) 
  fopt178554/ZN          -       A->ZN  R     INV_X4         8 15.1    12    19     350    (-,-) 
  g159156/ZN             -       B1->ZN F     OAI21_X1       1  1.4    14    14     364    (-,-) 
  cpuregs_reg[17][21]/D  -       -      F     DFF_X1         1    -     -     0     364    (-,-) 
#------------------------------------------------------------------------------------------------



Path 145: VIOLATED (-156 ps) Setup Check with Pin cpuregs_reg[5][21]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[5][21]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     364                  
             Slack:=    -156                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175020/ZN -       A2->ZN F     NAND2_X1       1  4.1    12    20     240    (-,-) 
  add_1312_30_g183309/ZN -       A->ZN  F     XNOR2_X2       2  8.8    14    43     283    (-,-) 
  g178541_dup/ZN         -       B1->ZN R     AOI21_X4       1  6.6    21    28     311    (-,-) 
  fopt183310/ZN          -       A->ZN  F     INV_X4        14 27.7    11    20     331    (-,-) 
  fopt178554/ZN          -       A->ZN  R     INV_X4         8 15.1    12    19     350    (-,-) 
  g159291/ZN             -       B1->ZN F     OAI21_X1       1  1.4    14    14     364    (-,-) 
  cpuregs_reg[5][21]/D   -       -      F     DFF_X1         1    -     -     0     364    (-,-) 
#------------------------------------------------------------------------------------------------



Path 146: VIOLATED (-156 ps) Setup Check with Pin cpuregs_reg[29][31]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[29][31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     364                  
             Slack:=    -156                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175018/ZN -       A2->ZN F     NAND2_X1       1  4.1    11    20     240    (-,-) 
  add_1312_30_g7012/ZN   -       A->ZN  F     XNOR2_X2       1  5.9    14    40     280    (-,-) 
  g172988/ZN             -       B1->ZN R     AOI21_X4       2 10.1    26    32     312    (-,-) 
  fopt179866/ZN          -       A->ZN  F     INV_X2         6 14.4    12    21     333    (-,-) 
  fopt179865/ZN          -       A->ZN  R     INV_X4         6 11.4    10    18     351    (-,-) 
  g159438/ZN             -       B1->ZN F     OAI21_X1       1  1.4    13    13     364    (-,-) 
  cpuregs_reg[29][31]/D  -       -      F     DFF_X1         1    -     -     0     364    (-,-) 
#------------------------------------------------------------------------------------------------



Path 147: VIOLATED (-156 ps) Setup Check with Pin cpuregs_reg[29][21]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[29][21]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     364                  
             Slack:=    -156                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175020/ZN -       A2->ZN F     NAND2_X1       1  4.1    12    20     240    (-,-) 
  add_1312_30_g183309/ZN -       A->ZN  F     XNOR2_X2       2  8.8    14    43     283    (-,-) 
  g178541_dup/ZN         -       B1->ZN R     AOI21_X4       1  6.6    21    28     311    (-,-) 
  fopt183310/ZN          -       A->ZN  F     INV_X4        14 27.7    11    20     331    (-,-) 
  fopt178554/ZN          -       A->ZN  R     INV_X4         8 15.1    12    19     350    (-,-) 
  g158890__2683/ZN       -       B1->ZN F     OAI21_X1       1  1.4    13    14     364    (-,-) 
  cpuregs_reg[29][21]/D  -       -      F     DFF_X1         1    -     -     0     364    (-,-) 
#------------------------------------------------------------------------------------------------



Path 148: VIOLATED (-156 ps) Setup Check with Pin cpuregs_reg[25][21]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[25][21]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     364                  
             Slack:=    -156                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175020/ZN -       A2->ZN F     NAND2_X1       1  4.1    12    20     240    (-,-) 
  add_1312_30_g183309/ZN -       A->ZN  F     XNOR2_X2       2  8.8    14    43     283    (-,-) 
  g178541_dup/ZN         -       B1->ZN R     AOI21_X4       1  6.6    21    28     311    (-,-) 
  fopt183310/ZN          -       A->ZN  F     INV_X4        14 27.7    11    20     331    (-,-) 
  fopt178554/ZN          -       A->ZN  R     INV_X4         8 15.1    12    19     350    (-,-) 
  g159299/ZN             -       B1->ZN F     OAI21_X1       1  1.4    13    14     364    (-,-) 
  cpuregs_reg[25][21]/D  -       -      F     DFF_X1         1    -     -     0     364    (-,-) 
#------------------------------------------------------------------------------------------------



Path 149: VIOLATED (-156 ps) Setup Check with Pin cpuregs_reg[23][31]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[23][31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     364                  
             Slack:=    -156                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175018/ZN -       A2->ZN F     NAND2_X1       1  4.1    11    20     240    (-,-) 
  add_1312_30_g7012/ZN   -       A->ZN  F     XNOR2_X2       1  5.9    14    40     280    (-,-) 
  g172988/ZN             -       B1->ZN R     AOI21_X4       2 10.1    26    32     312    (-,-) 
  fopt179866/ZN          -       A->ZN  F     INV_X2         6 14.4    12    21     333    (-,-) 
  fopt179865/ZN          -       A->ZN  R     INV_X4         6 11.4    10    18     351    (-,-) 
  g159257/ZN             -       B1->ZN F     OAI21_X1       1  1.4    13    13     364    (-,-) 
  cpuregs_reg[23][31]/D  -       -      F     DFF_X1         1    -     -     0     364    (-,-) 
#------------------------------------------------------------------------------------------------



Path 150: VIOLATED (-156 ps) Setup Check with Pin cpuregs_reg[23][21]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[23][21]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     364                  
             Slack:=    -156                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175020/ZN -       A2->ZN F     NAND2_X1       1  4.1    12    20     240    (-,-) 
  add_1312_30_g183309/ZN -       A->ZN  F     XNOR2_X2       2  8.8    14    43     283    (-,-) 
  g178541_dup/ZN         -       B1->ZN R     AOI21_X4       1  6.6    21    28     311    (-,-) 
  fopt183310/ZN          -       A->ZN  F     INV_X4        14 27.7    11    20     331    (-,-) 
  fopt178554/ZN          -       A->ZN  R     INV_X4         8 15.1    12    19     350    (-,-) 
  g159247/ZN             -       B1->ZN F     OAI21_X1       1  1.4    13    14     364    (-,-) 
  cpuregs_reg[23][21]/D  -       -      F     DFF_X1         1    -     -     0     364    (-,-) 
#------------------------------------------------------------------------------------------------



Path 151: VIOLATED (-156 ps) Setup Check with Pin cpuregs_reg[19][31]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[19][31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     364                  
             Slack:=    -156                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175018/ZN -       A2->ZN F     NAND2_X1       1  4.1    11    20     240    (-,-) 
  add_1312_30_g7012/ZN   -       A->ZN  F     XNOR2_X2       1  5.9    14    40     280    (-,-) 
  g172988/ZN             -       B1->ZN R     AOI21_X4       2 10.1    26    32     312    (-,-) 
  fopt179866/ZN          -       A->ZN  F     INV_X2         6 14.4    12    21     333    (-,-) 
  fopt179865/ZN          -       A->ZN  R     INV_X4         6 11.4    10    18     351    (-,-) 
  g159197/ZN             -       B1->ZN F     OAI21_X1       1  1.4    13    13     364    (-,-) 
  cpuregs_reg[19][31]/D  -       -      F     DFF_X1         1    -     -     0     364    (-,-) 
#------------------------------------------------------------------------------------------------



Path 152: VIOLATED (-156 ps) Setup Check with Pin cpuregs_reg[19][21]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[19][21]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     364                  
             Slack:=    -156                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175020/ZN -       A2->ZN F     NAND2_X1       1  4.1    12    20     240    (-,-) 
  add_1312_30_g183309/ZN -       A->ZN  F     XNOR2_X2       2  8.8    14    43     283    (-,-) 
  g178541_dup/ZN         -       B1->ZN R     AOI21_X4       1  6.6    21    28     311    (-,-) 
  fopt183310/ZN          -       A->ZN  F     INV_X4        14 27.7    11    20     331    (-,-) 
  fopt178554/ZN          -       A->ZN  R     INV_X4         8 15.1    12    19     350    (-,-) 
  g159187/ZN             -       B1->ZN F     OAI21_X1       1  1.4    13    14     364    (-,-) 
  cpuregs_reg[19][21]/D  -       -      F     DFF_X1         1    -     -     0     364    (-,-) 
#------------------------------------------------------------------------------------------------



Path 153: VIOLATED (-156 ps) Setup Check with Pin cpuregs_reg[15][31]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[15][31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     364                  
             Slack:=    -156                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175018/ZN -       A2->ZN F     NAND2_X1       1  4.1    11    20     240    (-,-) 
  add_1312_30_g7012/ZN   -       A->ZN  F     XNOR2_X2       1  5.9    14    40     280    (-,-) 
  g172988/ZN             -       B1->ZN R     AOI21_X4       2 10.1    26    32     312    (-,-) 
  fopt179866/ZN          -       A->ZN  F     INV_X2         6 14.4    12    21     333    (-,-) 
  fopt179865/ZN          -       A->ZN  R     INV_X4         6 11.4    10    18     351    (-,-) 
  g159137/ZN             -       B1->ZN F     OAI21_X1       1  1.4    13    13     364    (-,-) 
  cpuregs_reg[15][31]/D  -       -      F     DFF_X1         1    -     -     0     364    (-,-) 
#------------------------------------------------------------------------------------------------



Path 154: VIOLATED (-156 ps) Setup Check with Pin cpuregs_reg[13][21]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[13][21]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     364                  
             Slack:=    -156                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175020/ZN -       A2->ZN F     NAND2_X1       1  4.1    12    20     240    (-,-) 
  add_1312_30_g183309/ZN -       A->ZN  F     XNOR2_X2       2  8.8    14    43     283    (-,-) 
  g178541_dup/ZN         -       B1->ZN R     AOI21_X4       1  6.6    21    28     311    (-,-) 
  fopt183310/ZN          -       A->ZN  F     INV_X4        14 27.7    11    20     331    (-,-) 
  fopt178554/ZN          -       A->ZN  R     INV_X4         8 15.1    12    19     350    (-,-) 
  g159067/ZN             -       B1->ZN F     OAI21_X1       1  1.4    13    14     364    (-,-) 
  cpuregs_reg[13][21]/D  -       -      F     DFF_X1         1    -     -     0     364    (-,-) 
#------------------------------------------------------------------------------------------------



Path 155: VIOLATED (-156 ps) Setup Check with Pin cpuregs_reg[7][21]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[7][21]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     364                  
             Slack:=    -156                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175020/ZN -       A2->ZN F     NAND2_X1       1  4.1    12    20     240    (-,-) 
  add_1312_30_g183309/ZN -       A->ZN  F     XNOR2_X2       2  8.8    14    43     283    (-,-) 
  g178541_dup/ZN         -       B1->ZN R     AOI21_X4       1  6.6    21    28     311    (-,-) 
  fopt183310/ZN          -       A->ZN  F     INV_X4        14 27.7    11    20     331    (-,-) 
  fopt178554/ZN          -       A->ZN  R     INV_X4         8 15.1    12    19     350    (-,-) 
  g158900__5703/ZN       -       B1->ZN F     OAI21_X1       1  1.4    13    14     364    (-,-) 
  cpuregs_reg[7][21]/D   -       -      F     DFF_X1         1    -     -     0     364    (-,-) 
#------------------------------------------------------------------------------------------------



Path 156: VIOLATED (-156 ps) Setup Check with Pin cpuregs_reg[3][18]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[3][18]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      41                  
     Required Time:=     209                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -156                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g179319/ZN -       A1->ZN F     NAND2_X1       1  4.1    11    19     239    (-,-) 
  add_1312_30_g179413/ZN -       A->ZN  F     XNOR2_X2       2  8.8    14    43     282    (-,-) 
  g179411/ZN             -       B1->ZN R     AOI21_X2       1  3.6    22    29     311    (-,-) 
  fopt179410/ZN          -       A->ZN  F     INV_X2         6 14.4    11    20     331    (-,-) 
  g160016/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    16     347    (-,-) 
  g159214/ZN             -       A->ZN  F     OAI21_X1       1  1.4    10    18     365    (-,-) 
  cpuregs_reg[3][18]/D   -       -      F     DFF_X1         1    -     -     0     365    (-,-) 
#------------------------------------------------------------------------------------------------



Path 157: VIOLATED (-155 ps) Setup Check with Pin cpuregs_reg[24][18]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[24][18]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -155                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g179319/ZN -       A1->ZN F     NAND2_X1       1  4.1    11    19     239    (-,-) 
  add_1312_30_g179413/ZN -       A->ZN  F     XNOR2_X2       2  8.8    14    43     282    (-,-) 
  g179411/ZN             -       B1->ZN R     AOI21_X2       1  3.6    22    29     311    (-,-) 
  fopt179410/ZN          -       A->ZN  F     INV_X2         6 14.4    11    20     331    (-,-) 
  g160813/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    16     347    (-,-) 
  g159852/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     365    (-,-) 
  cpuregs_reg[24][18]/D  -       -      F     DFF_X1         1    -     -     0     365    (-,-) 
#------------------------------------------------------------------------------------------------



Path 158: VIOLATED (-155 ps) Setup Check with Pin cpuregs_reg[18][22]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[18][22]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -155                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175013/ZN -       A1->ZN F     NAND2_X1       1  4.1    11    19     239    (-,-) 
  add_1312_30_g179435/ZN -       A->ZN  F     XNOR2_X2       2  8.8    14    43     282    (-,-) 
  g179433/ZN             -       B1->ZN R     AOI21_X2       1  3.6    22    29     311    (-,-) 
  fopt179432/ZN          -       A->ZN  F     INV_X2         6 14.4    11    20     331    (-,-) 
  g160687/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    16     347    (-,-) 
  g159736/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     365    (-,-) 
  cpuregs_reg[18][22]/D  -       -      F     DFF_X1         1    -     -     0     365    (-,-) 
#------------------------------------------------------------------------------------------------



Path 159: VIOLATED (-155 ps) Setup Check with Pin cpuregs_reg[10][22]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[10][22]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -155                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175013/ZN -       A1->ZN F     NAND2_X1       1  4.1    11    19     239    (-,-) 
  add_1312_30_g179435/ZN -       A->ZN  F     XNOR2_X2       2  8.8    14    43     282    (-,-) 
  g179433/ZN             -       B1->ZN R     AOI21_X2       1  3.6    22    29     311    (-,-) 
  fopt179432/ZN          -       A->ZN  F     INV_X2         6 14.4    11    20     331    (-,-) 
  g160566/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    16     347    (-,-) 
  g159522/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     365    (-,-) 
  cpuregs_reg[10][22]/D  -       -      F     DFF_X1         1    -     -     0     365    (-,-) 
#------------------------------------------------------------------------------------------------



Path 160: VIOLATED (-155 ps) Setup Check with Pin cpuregs_reg[6][18]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[6][18]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -155                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g179319/ZN -       A1->ZN F     NAND2_X1       1  4.1    11    19     239    (-,-) 
  add_1312_30_g179413/ZN -       A->ZN  F     XNOR2_X2       2  8.8    14    43     282    (-,-) 
  g179411/ZN             -       B1->ZN R     AOI21_X2       1  3.6    22    29     311    (-,-) 
  fopt179410/ZN          -       A->ZN  F     INV_X2         6 14.4    11    20     331    (-,-) 
  g160873/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    16     347    (-,-) 
  g159882/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     365    (-,-) 
  cpuregs_reg[6][18]/D   -       -      F     DFF_X1         1    -     -     0     365    (-,-) 
#------------------------------------------------------------------------------------------------



Path 161: VIOLATED (-155 ps) Setup Check with Pin cpuregs_reg[22][21]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[22][21]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      41                  
     Required Time:=     209                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -155                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175020/ZN -       A2->ZN F     NAND2_X1       1  4.1    12    20     240    (-,-) 
  add_1312_30_g183309/ZN -       A->ZN  F     XNOR2_X2       2  8.8    14    43     283    (-,-) 
  g178541_dup/ZN         -       B1->ZN R     AOI21_X4       1  6.6    21    28     311    (-,-) 
  fopt183310/ZN          -       A->ZN  F     INV_X4        14 27.7    11    20     331    (-,-) 
  g178555/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    16     347    (-,-) 
  g159801/ZN             -       A->ZN  F     OAI21_X1       1  1.4    10    18     365    (-,-) 
  cpuregs_reg[22][21]/D  -       -      F     DFF_X1         1    -     -     0     365    (-,-) 
#------------------------------------------------------------------------------------------------



Path 162: VIOLATED (-155 ps) Setup Check with Pin cpuregs_reg[18][21]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[18][21]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      41                  
     Required Time:=     209                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -155                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175020/ZN -       A2->ZN F     NAND2_X1       1  4.1    12    20     240    (-,-) 
  add_1312_30_g183309/ZN -       A->ZN  F     XNOR2_X2       2  8.8    14    43     283    (-,-) 
  g178541_dup/ZN         -       B1->ZN R     AOI21_X4       1  6.6    21    28     311    (-,-) 
  fopt183310/ZN          -       A->ZN  F     INV_X4        14 27.7    11    20     331    (-,-) 
  g178557/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    16     347    (-,-) 
  g159735/ZN             -       A->ZN  F     OAI21_X1       1  1.4    10    18     365    (-,-) 
  cpuregs_reg[18][21]/D  -       -      F     DFF_X1         1    -     -     0     365    (-,-) 
#------------------------------------------------------------------------------------------------



Path 163: VIOLATED (-155 ps) Setup Check with Pin cpuregs_reg[2][21]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[2][21]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      41                  
     Required Time:=     209                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -155                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175020/ZN -       A2->ZN F     NAND2_X1       1  4.1    12    20     240    (-,-) 
  add_1312_30_g183309/ZN -       A->ZN  F     XNOR2_X2       2  8.8    14    43     283    (-,-) 
  g178541_dup/ZN         -       B1->ZN R     AOI21_X4       1  6.6    21    28     311    (-,-) 
  fopt183310/ZN          -       A->ZN  F     INV_X4        14 27.7    11    20     331    (-,-) 
  g178556/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    16     347    (-,-) 
  g159615/ZN             -       A->ZN  F     OAI21_X1       1  1.4    10    18     365    (-,-) 
  cpuregs_reg[2][21]/D   -       -      F     DFF_X1         1    -     -     0     365    (-,-) 
#------------------------------------------------------------------------------------------------



Path 164: VIOLATED (-155 ps) Setup Check with Pin cpuregs_reg[30][21]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[30][21]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -155                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175020/ZN -       A2->ZN F     NAND2_X1       1  4.1    12    20     240    (-,-) 
  add_1312_30_g183309/ZN -       A->ZN  F     XNOR2_X2       2  8.8    14    43     283    (-,-) 
  g178541_dup/ZN         -       B1->ZN R     AOI21_X4       1  6.6    21    28     311    (-,-) 
  fopt183310/ZN          -       A->ZN  F     INV_X4        14 27.7    11    20     331    (-,-) 
  g178560/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    16     347    (-,-) 
  g159585/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     365    (-,-) 
  cpuregs_reg[30][21]/D  -       -      F     DFF_X1         1    -     -     0     365    (-,-) 
#------------------------------------------------------------------------------------------------



Path 165: VIOLATED (-155 ps) Setup Check with Pin cpuregs_reg[26][21]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[26][21]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -155                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175020/ZN -       A2->ZN F     NAND2_X1       1  4.1    12    20     240    (-,-) 
  add_1312_30_g183309/ZN -       A->ZN  F     XNOR2_X2       2  8.8    14    43     283    (-,-) 
  g178541_dup/ZN         -       B1->ZN R     AOI21_X4       1  6.6    21    28     311    (-,-) 
  fopt183310/ZN          -       A->ZN  F     INV_X4        14 27.7    11    20     331    (-,-) 
  g178561/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    16     347    (-,-) 
  g159337/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     365    (-,-) 
  cpuregs_reg[26][21]/D  -       -      F     DFF_X1         1    -     -     0     365    (-,-) 
#------------------------------------------------------------------------------------------------



Path 166: VIOLATED (-155 ps) Setup Check with Pin cpuregs_reg[14][21]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[14][21]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -155                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175020/ZN -       A2->ZN F     NAND2_X1       1  4.1    12    20     240    (-,-) 
  add_1312_30_g183309/ZN -       A->ZN  F     XNOR2_X2       2  8.8    14    43     283    (-,-) 
  g178541_dup/ZN         -       B1->ZN R     AOI21_X4       1  6.6    21    28     311    (-,-) 
  fopt183310/ZN          -       A->ZN  F     INV_X4        14 27.7    11    20     331    (-,-) 
  g178553/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    16     347    (-,-) 
  g159097/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     365    (-,-) 
  cpuregs_reg[14][21]/D  -       -      F     DFF_X1         1    -     -     0     365    (-,-) 
#------------------------------------------------------------------------------------------------



Path 167: VIOLATED (-155 ps) Setup Check with Pin cpuregs_reg[10][21]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[10][21]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -155                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175020/ZN -       A2->ZN F     NAND2_X1       1  4.1    12    20     240    (-,-) 
  add_1312_30_g183309/ZN -       A->ZN  F     XNOR2_X2       2  8.8    14    43     283    (-,-) 
  g178541_dup/ZN         -       B1->ZN R     AOI21_X4       1  6.6    21    28     311    (-,-) 
  fopt183310/ZN          -       A->ZN  F     INV_X4        14 27.7    11    20     331    (-,-) 
  g178558/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    16     347    (-,-) 
  g159521/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     365    (-,-) 
  cpuregs_reg[10][21]/D  -       -      F     DFF_X1         1    -     -     0     365    (-,-) 
#------------------------------------------------------------------------------------------------



Path 168: VIOLATED (-155 ps) Setup Check with Pin cpuregs_reg[6][21]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[6][21]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -155                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175020/ZN -       A2->ZN F     NAND2_X1       1  4.1    12    20     240    (-,-) 
  add_1312_30_g183309/ZN -       A->ZN  F     XNOR2_X2       2  8.8    14    43     283    (-,-) 
  g178541_dup/ZN         -       B1->ZN R     AOI21_X4       1  6.6    21    28     311    (-,-) 
  fopt183310/ZN          -       A->ZN  F     INV_X4        14 27.7    11    20     331    (-,-) 
  g178559/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    16     347    (-,-) 
  g159885/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     365    (-,-) 
  cpuregs_reg[6][21]/D   -       -      F     DFF_X1         1    -     -     0     365    (-,-) 
#------------------------------------------------------------------------------------------------



Path 169: VIOLATED (-155 ps) Setup Check with Pin cpuregs_reg[4][18]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[4][18]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -155                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g179319/ZN -       A1->ZN F     NAND2_X1       1  4.1    11    19     239    (-,-) 
  add_1312_30_g179413/ZN -       A->ZN  F     XNOR2_X2       2  8.8    14    43     282    (-,-) 
  g179411/ZN             -       B1->ZN R     AOI21_X2       1  3.6    22    29     311    (-,-) 
  fopt179410/ZN          -       A->ZN  F     INV_X2         6 14.4    11    20     331    (-,-) 
  g160789/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    16     347    (-,-) 
  g186110/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     365    (-,-) 
  cpuregs_reg[4][18]/D   -       -      F     DFF_X1         1    -     -     0     365    (-,-) 
#------------------------------------------------------------------------------------------------



Path 170: VIOLATED (-155 ps) Setup Check with Pin reg_next_pc_reg[4]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) reg_next_pc_reg[4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     371                  
             Slack:=    -155                  

#--------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  latched_store_reg/CK                 -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q                  -       CK->Q  R     DFF_X1         2  4.4    14    91      91    (-,-) 
  g171853/ZN                           -       A1->ZN F     NAND2_X2       1  6.0    10    17     108    (-,-) 
  fopt171852/ZN                        -       A->ZN  R     INV_X4         3 17.5    13    20     128    (-,-) 
  fopt174219/ZN                        -       A->ZN  F     INV_X1         3  6.6     9    16     144    (-,-) 
  g20/ZN                               -       A1->ZN R     NAND2_X1       2  3.9    14    20     164    (-,-) 
  g195519/ZN                           -       A2->ZN R     AND2_X2        1  6.3    12    36     200    (-,-) 
  g188325/ZN                           -       A1->ZN F     NAND2_X4       3 12.7    10    17     217    (-,-) 
  add_1564_33_Y_add_1555_32_g188241/ZN -       A2->ZN R     NAND2_X4       1  7.5    10    18     235    (-,-) 
  g188329/ZN                           -       A3->ZN F     NAND3_X4       2  7.1    11    21     256    (-,-) 
  g183996/Z                            -       A->Z   F     BUF_X1         4  7.5    11    38     294    (-,-) 
  g195509/Z                            -       A->Z   F     XOR2_X1        1  1.8    11    51     345    (-,-) 
  g162632/ZN                           -       B1->ZN R     OAI21_X1       1  1.4    17    26     371    (-,-) 
  reg_next_pc_reg[4]/D                 -       -      R     DFF_X1         1    -     -     0     371    (-,-) 
#--------------------------------------------------------------------------------------------------------------



Path 171: VIOLATED (-155 ps) Setup Check with Pin cpuregs_reg[20][21]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[20][21]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      41                  
     Required Time:=     209                  
      Launch Clock:-       0                  
         Data Path:-     364                  
             Slack:=    -155                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175020/ZN -       A2->ZN F     NAND2_X1       1  4.1    12    20     240    (-,-) 
  add_1312_30_g183309/ZN -       A->ZN  F     XNOR2_X2       2  8.8    14    43     283    (-,-) 
  g183307/ZN             -       B1->ZN R     AOI21_X2       1  3.6    22    29     312    (-,-) 
  fopt183306/ZN          -       A->ZN  F     INV_X2         5 12.7    11    18     330    (-,-) 
  g182719/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    16     346    (-,-) 
  g182718/ZN             -       A->ZN  F     OAI21_X1       1  1.4    10    18     364    (-,-) 
  cpuregs_reg[20][21]/D  -       -      F     DFF_X1         1    -     -     0     364    (-,-) 
#------------------------------------------------------------------------------------------------



Path 172: VIOLATED (-155 ps) Setup Check with Pin cpuregs_reg[16][21]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[16][21]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      41                  
     Required Time:=     209                  
      Launch Clock:-       0                  
         Data Path:-     364                  
             Slack:=    -155                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175020/ZN -       A2->ZN F     NAND2_X1       1  4.1    12    20     240    (-,-) 
  add_1312_30_g183309/ZN -       A->ZN  F     XNOR2_X2       2  8.8    14    43     283    (-,-) 
  g183307/ZN             -       B1->ZN R     AOI21_X2       1  3.6    22    29     312    (-,-) 
  fopt183306/ZN          -       A->ZN  F     INV_X2         5 12.7    11    18     330    (-,-) 
  g178548/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    16     346    (-,-) 
  g181916/ZN             -       A->ZN  F     OAI21_X1       1  1.4    10    18     364    (-,-) 
  cpuregs_reg[16][21]/D  -       -      F     DFF_X1         1    -     -     0     364    (-,-) 
#------------------------------------------------------------------------------------------------



Path 173: VIOLATED (-155 ps) Setup Check with Pin reg_op2_reg[15]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_j_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) reg_op2_reg[15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      41                  
     Required Time:=     209                  
      Launch Clock:-       0                  
         Data Path:-     364                  
             Slack:=    -155                  

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  decoded_imm_j_reg[1]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_j_reg[1]/QN -       CK->QN F     DFF_X1         2  4.9    16    71      71    (-,-) 
  g167355/ZN              -       A->ZN  R     INV_X2         4  8.4    13    23      94    (-,-) 
  g167353/ZN              -       A->ZN  F     INV_X2         3  6.8     6    11     105    (-,-) 
  g166215/ZN              -       A1->ZN F     AND2_X4        7 29.1    11    35     140    (-,-) 
  g165951/ZN              -       A1->ZN R     NAND2_X4       1  6.6    10    15     156    (-,-) 
  g165769/ZN              -       A->ZN  F     INV_X4         5 19.8     7    13     168    (-,-) 
  g165119/ZN              -       A1->ZN R     NAND2_X2       4 17.7    26    31     199    (-,-) 
  g190867/ZN              -       A->ZN  F     INV_X8        29 48.5    12    20     219    (-,-) 
  g163893/ZN              -       A1->ZN R     NAND2_X1       1  1.9    10    16     235    (-,-) 
  g162136/ZN              -       A2->ZN F     NAND4_X1       1  1.9    16    28     264    (-,-) 
  g162056/ZN              -       A2->ZN R     NOR2_X1        1  2.0    17    33     296    (-,-) 
  g161409/ZN              -       A4->ZN F     NAND4_X1       1  1.8    16    32     328    (-,-) 
  g161154/ZN              -       A1->ZN R     NAND2_X1       1  1.9    10    18     347    (-,-) 
  g175239/ZN              -       A1->ZN F     NAND3_X1       1  1.4    10    17     364    (-,-) 
  reg_op2_reg[15]/D       -       -      F     DFFR_X1        1    -     -     0     364    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 174: VIOLATED (-154 ps) Setup Check with Pin cpuregs_reg[1][31]/CK->D
          Group: clk
     Startpoint: (R) latched_stalu_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     371                  
             Slack:=    -154                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_stalu_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_stalu_reg/Q  -       CK->Q  R     DFF_X1         2 10.1    26   103     103    (-,-) 
  fopt195687/ZN        -       A->ZN  F     INV_X4        13 33.4    13    23     126    (-,-) 
  fopt179284/ZN        -       A->ZN  R     INV_X2         4  9.0    13    22     148    (-,-) 
  fopt179283/ZN        -       A->ZN  F     INV_X2         2  7.7     7    12     161    (-,-) 
  fopt179287/ZN        -       A->ZN  R     INV_X4         3  8.9     8    13     174    (-,-) 
  fopt179291/ZN        -       A->ZN  F     INV_X2         3  5.2     5     9     183    (-,-) 
  fopt168800/ZN        -       A->ZN  R     INV_X1         2  5.3    14    19     202    (-,-) 
  g165732/ZN           -       A1->ZN F     NAND2_X2       3  5.1    11    16     218    (-,-) 
  g164798/ZN           -       B1->ZN R     OAI22_X1       1  6.4    52    62     281    (-,-) 
  g172988/ZN           -       A->ZN  F     AOI21_X4       2  9.1    17    22     303    (-,-) 
  fopt179866/ZN        -       A->ZN  R     INV_X2         6 15.5    20    32     335    (-,-) 
  fopt179865/ZN        -       A->ZN  F     INV_X4         6 10.2     7    12     346    (-,-) 
  g195129/ZN           -       B1->ZN R     OAI21_X1       1  1.4    17    24     371    (-,-) 
  cpuregs_reg[1][31]/D -       -      R     DFF_X1         1    -     -     0     371    (-,-) 
#----------------------------------------------------------------------------------------------



Path 175: VIOLATED (-154 ps) Setup Check with Pin cpuregs_reg[17][22]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[17][22]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     362                  
             Slack:=    -154                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175013/ZN -       A1->ZN F     NAND2_X1       1  4.1    11    19     239    (-,-) 
  add_1312_30_g179435/ZN -       A->ZN  F     XNOR2_X2       2  8.8    14    43     282    (-,-) 
  g165489_dup/ZN         -       B1->ZN R     AOI21_X4       1  6.6    21    28     310    (-,-) 
  fopt179436/ZN          -       A->ZN  F     INV_X4        13 26.0    11    19     329    (-,-) 
  fopt172916/ZN          -       A->ZN  R     INV_X4         8 15.1    12    19     348    (-,-) 
  g159158/ZN             -       B1->ZN F     OAI21_X1       1  1.4    14    14     362    (-,-) 
  cpuregs_reg[17][22]/D  -       -      F     DFF_X1         1    -     -     0     362    (-,-) 
#------------------------------------------------------------------------------------------------



Path 176: VIOLATED (-154 ps) Setup Check with Pin cpuregs_reg[5][22]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[5][22]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     362                  
             Slack:=    -154                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175013/ZN -       A1->ZN F     NAND2_X1       1  4.1    11    19     239    (-,-) 
  add_1312_30_g179435/ZN -       A->ZN  F     XNOR2_X2       2  8.8    14    43     282    (-,-) 
  g165489_dup/ZN         -       B1->ZN R     AOI21_X4       1  6.6    21    28     310    (-,-) 
  fopt179436/ZN          -       A->ZN  F     INV_X4        13 26.0    11    19     329    (-,-) 
  fopt172916/ZN          -       A->ZN  R     INV_X4         8 15.1    12    19     348    (-,-) 
  g159294/ZN             -       B1->ZN F     OAI21_X1       1  1.4    14    14     362    (-,-) 
  cpuregs_reg[5][22]/D   -       -      F     DFF_X1         1    -     -     0     362    (-,-) 
#------------------------------------------------------------------------------------------------



Path 177: VIOLATED (-154 ps) Setup Check with Pin cpuregs_reg[29][22]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[29][22]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     362                  
             Slack:=    -154                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175013/ZN -       A1->ZN F     NAND2_X1       1  4.1    11    19     239    (-,-) 
  add_1312_30_g179435/ZN -       A->ZN  F     XNOR2_X2       2  8.8    14    43     282    (-,-) 
  g165489_dup/ZN         -       B1->ZN R     AOI21_X4       1  6.6    21    28     310    (-,-) 
  fopt179436/ZN          -       A->ZN  F     INV_X4        13 26.0    11    19     329    (-,-) 
  fopt172916/ZN          -       A->ZN  R     INV_X4         8 15.1    12    19     348    (-,-) 
  g158889__9682/ZN       -       B1->ZN F     OAI21_X1       1  1.4    13    14     362    (-,-) 
  cpuregs_reg[29][22]/D  -       -      F     DFF_X1         1    -     -     0     362    (-,-) 
#------------------------------------------------------------------------------------------------



Path 178: VIOLATED (-154 ps) Setup Check with Pin cpuregs_reg[25][22]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[25][22]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     362                  
             Slack:=    -154                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175013/ZN -       A1->ZN F     NAND2_X1       1  4.1    11    19     239    (-,-) 
  add_1312_30_g179435/ZN -       A->ZN  F     XNOR2_X2       2  8.8    14    43     282    (-,-) 
  g165489_dup/ZN         -       B1->ZN R     AOI21_X4       1  6.6    21    28     310    (-,-) 
  fopt179436/ZN          -       A->ZN  F     INV_X4        13 26.0    11    19     329    (-,-) 
  fopt172916/ZN          -       A->ZN  R     INV_X4         8 15.1    12    19     348    (-,-) 
  g159301/ZN             -       B1->ZN F     OAI21_X1       1  1.4    13    14     362    (-,-) 
  cpuregs_reg[25][22]/D  -       -      F     DFF_X1         1    -     -     0     362    (-,-) 
#------------------------------------------------------------------------------------------------



Path 179: VIOLATED (-154 ps) Setup Check with Pin cpuregs_reg[23][22]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[23][22]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     362                  
             Slack:=    -154                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175013/ZN -       A1->ZN F     NAND2_X1       1  4.1    11    19     239    (-,-) 
  add_1312_30_g179435/ZN -       A->ZN  F     XNOR2_X2       2  8.8    14    43     282    (-,-) 
  g165489_dup/ZN         -       B1->ZN R     AOI21_X4       1  6.6    21    28     310    (-,-) 
  fopt179436/ZN          -       A->ZN  F     INV_X4        13 26.0    11    19     329    (-,-) 
  fopt172916/ZN          -       A->ZN  R     INV_X4         8 15.1    12    19     348    (-,-) 
  g159248/ZN             -       B1->ZN F     OAI21_X1       1  1.4    13    14     362    (-,-) 
  cpuregs_reg[23][22]/D  -       -      F     DFF_X1         1    -     -     0     362    (-,-) 
#------------------------------------------------------------------------------------------------



Path 180: VIOLATED (-154 ps) Setup Check with Pin cpuregs_reg[21][18]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[21][18]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     362                  
             Slack:=    -154                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g179319/ZN -       A1->ZN F     NAND2_X1       1  4.1    11    19     239    (-,-) 
  add_1312_30_g179413/ZN -       A->ZN  F     XNOR2_X2       2  8.8    14    43     282    (-,-) 
  g165472_dup/ZN         -       B1->ZN R     AOI21_X4       1  6.6    21    28     310    (-,-) 
  fopt179414/ZN          -       A->ZN  F     INV_X4        13 26.0    11    19     329    (-,-) 
  fopt172921/ZN          -       A->ZN  R     INV_X4         8 15.1    12    19     348    (-,-) 
  g159552/ZN             -       B1->ZN F     OAI21_X1       1  1.4    14    14     362    (-,-) 
  cpuregs_reg[21][18]/D  -       -      F     DFF_X1         1    -     -     0     362    (-,-) 
#------------------------------------------------------------------------------------------------



Path 181: VIOLATED (-154 ps) Setup Check with Pin cpuregs_reg[19][22]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[19][22]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     362                  
             Slack:=    -154                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175013/ZN -       A1->ZN F     NAND2_X1       1  4.1    11    19     239    (-,-) 
  add_1312_30_g179435/ZN -       A->ZN  F     XNOR2_X2       2  8.8    14    43     282    (-,-) 
  g165489_dup/ZN         -       B1->ZN R     AOI21_X4       1  6.6    21    28     310    (-,-) 
  fopt179436/ZN          -       A->ZN  F     INV_X4        13 26.0    11    19     329    (-,-) 
  fopt172916/ZN          -       A->ZN  R     INV_X4         8 15.1    12    19     348    (-,-) 
  g159188/ZN             -       B1->ZN F     OAI21_X1       1  1.4    13    14     362    (-,-) 
  cpuregs_reg[19][22]/D  -       -      F     DFF_X1         1    -     -     0     362    (-,-) 
#------------------------------------------------------------------------------------------------



Path 182: VIOLATED (-154 ps) Setup Check with Pin cpuregs_reg[17][18]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[17][18]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     362                  
             Slack:=    -154                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g179319/ZN -       A1->ZN F     NAND2_X1       1  4.1    11    19     239    (-,-) 
  add_1312_30_g179413/ZN -       A->ZN  F     XNOR2_X2       2  8.8    14    43     282    (-,-) 
  g165472_dup/ZN         -       B1->ZN R     AOI21_X4       1  6.6    21    28     310    (-,-) 
  fopt179414/ZN          -       A->ZN  F     INV_X4        13 26.0    11    19     329    (-,-) 
  fopt172921/ZN          -       A->ZN  R     INV_X4         8 15.1    12    19     348    (-,-) 
  g159153/ZN             -       B1->ZN F     OAI21_X1       1  1.4    14    14     362    (-,-) 
  cpuregs_reg[17][18]/D  -       -      F     DFF_X1         1    -     -     0     362    (-,-) 
#------------------------------------------------------------------------------------------------



Path 183: VIOLATED (-154 ps) Setup Check with Pin cpuregs_reg[13][22]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[13][22]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     362                  
             Slack:=    -154                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175013/ZN -       A1->ZN F     NAND2_X1       1  4.1    11    19     239    (-,-) 
  add_1312_30_g179435/ZN -       A->ZN  F     XNOR2_X2       2  8.8    14    43     282    (-,-) 
  g165489_dup/ZN         -       B1->ZN R     AOI21_X4       1  6.6    21    28     310    (-,-) 
  fopt179436/ZN          -       A->ZN  F     INV_X4        13 26.0    11    19     329    (-,-) 
  fopt172916/ZN          -       A->ZN  R     INV_X4         8 15.1    12    19     348    (-,-) 
  g159068/ZN             -       B1->ZN F     OAI21_X1       1  1.4    13    14     362    (-,-) 
  cpuregs_reg[13][22]/D  -       -      F     DFF_X1         1    -     -     0     362    (-,-) 
#------------------------------------------------------------------------------------------------



Path 184: VIOLATED (-154 ps) Setup Check with Pin cpuregs_reg[12][26]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[12][26]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -154                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175017/ZN -       A2->ZN F     NAND2_X1       1  2.4     9    16     236    (-,-) 
  add_1312_30_g7015/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    41     277    (-,-) 
  g178662/ZN             -       A1->ZN R     NAND2_X2       2  9.6    16    24     301    (-,-) 
  g165464_dup187922/ZN   -       A1->ZN F     NAND2_X2      11 18.5    20    32     332    (-,-) 
  g176764/ZN             -       A1->ZN R     NAND2_X1       1  1.9    11    20     352    (-,-) 
  g176763/ZN             -       A1->ZN F     NAND2_X1       1  1.4     7    12     365    (-,-) 
  cpuregs_reg[12][26]/D  -       -      F     DFF_X1         1    -     -     0     365    (-,-) 
#------------------------------------------------------------------------------------------------



Path 185: VIOLATED (-154 ps) Setup Check with Pin cpuregs_reg[8][26]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[8][26]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -154                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175017/ZN -       A2->ZN F     NAND2_X1       1  2.4     9    16     236    (-,-) 
  add_1312_30_g7015/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    41     277    (-,-) 
  g178662/ZN             -       A1->ZN R     NAND2_X2       2  9.6    16    24     301    (-,-) 
  g165464_dup187922/ZN   -       A1->ZN F     NAND2_X2      11 18.5    20    32     332    (-,-) 
  g176652/ZN             -       A1->ZN R     NAND2_X1       1  1.9    11    20     352    (-,-) 
  g176651/ZN             -       A1->ZN F     NAND2_X1       1  1.4     7    12     365    (-,-) 
  cpuregs_reg[8][26]/D   -       -      F     DFF_X1         1    -     -     0     365    (-,-) 
#------------------------------------------------------------------------------------------------



Path 186: VIOLATED (-154 ps) Setup Check with Pin cpuregs_reg[7][22]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[7][22]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     362                  
             Slack:=    -154                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175013/ZN -       A1->ZN F     NAND2_X1       1  4.1    11    19     239    (-,-) 
  add_1312_30_g179435/ZN -       A->ZN  F     XNOR2_X2       2  8.8    14    43     282    (-,-) 
  g165489_dup/ZN         -       B1->ZN R     AOI21_X4       1  6.6    21    28     310    (-,-) 
  fopt179436/ZN          -       A->ZN  F     INV_X4        13 26.0    11    19     329    (-,-) 
  fopt172916/ZN          -       A->ZN  R     INV_X4         8 15.1    12    19     348    (-,-) 
  g158897__8757/ZN       -       B1->ZN F     OAI21_X1       1  1.4    13    14     362    (-,-) 
  cpuregs_reg[7][22]/D   -       -      F     DFF_X1         1    -     -     0     362    (-,-) 
#------------------------------------------------------------------------------------------------



Path 187: VIOLATED (-154 ps) Setup Check with Pin cpuregs_reg[3][26]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[3][26]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -154                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175017/ZN -       A2->ZN F     NAND2_X1       1  2.4     9    16     236    (-,-) 
  add_1312_30_g7015/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    41     277    (-,-) 
  g178662/ZN             -       A1->ZN R     NAND2_X2       2  9.6    16    24     301    (-,-) 
  g165464_dup187922/ZN   -       A1->ZN F     NAND2_X2      11 18.5    20    32     332    (-,-) 
  g177519/ZN             -       A1->ZN R     NAND2_X1       1  1.9    11    20     352    (-,-) 
  g177518/ZN             -       A1->ZN F     NAND2_X1       1  1.4     7    12     365    (-,-) 
  cpuregs_reg[3][26]/D   -       -      F     DFF_X1         1    -     -     0     365    (-,-) 
#------------------------------------------------------------------------------------------------



Path 188: VIOLATED (-154 ps) Setup Check with Pin cpuregs_reg[29][18]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[29][18]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     362                  
             Slack:=    -154                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g179319/ZN -       A1->ZN F     NAND2_X1       1  4.1    11    19     239    (-,-) 
  add_1312_30_g179413/ZN -       A->ZN  F     XNOR2_X2       2  8.8    14    43     282    (-,-) 
  g165472_dup/ZN         -       B1->ZN R     AOI21_X4       1  6.6    21    28     310    (-,-) 
  fopt179414/ZN          -       A->ZN  F     INV_X4        13 26.0    11    19     329    (-,-) 
  fopt172921/ZN          -       A->ZN  R     INV_X4         8 15.1    12    19     348    (-,-) 
  g158896__7118/ZN       -       B1->ZN F     OAI21_X1       1  1.4    13    14     362    (-,-) 
  cpuregs_reg[29][18]/D  -       -      F     DFF_X1         1    -     -     0     362    (-,-) 
#------------------------------------------------------------------------------------------------



Path 189: VIOLATED (-154 ps) Setup Check with Pin cpuregs_reg[25][18]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[25][18]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     362                  
             Slack:=    -154                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g179319/ZN -       A1->ZN F     NAND2_X1       1  4.1    11    19     239    (-,-) 
  add_1312_30_g179413/ZN -       A->ZN  F     XNOR2_X2       2  8.8    14    43     282    (-,-) 
  g165472_dup/ZN         -       B1->ZN R     AOI21_X4       1  6.6    21    28     310    (-,-) 
  fopt179414/ZN          -       A->ZN  F     INV_X4        13 26.0    11    19     329    (-,-) 
  fopt172921/ZN          -       A->ZN  R     INV_X4         8 15.1    12    19     348    (-,-) 
  g159295/ZN             -       B1->ZN F     OAI21_X1       1  1.4    13    14     362    (-,-) 
  cpuregs_reg[25][18]/D  -       -      F     DFF_X1         1    -     -     0     362    (-,-) 
#------------------------------------------------------------------------------------------------



Path 190: VIOLATED (-154 ps) Setup Check with Pin cpuregs_reg[23][18]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[23][18]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     362                  
             Slack:=    -154                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g179319/ZN -       A1->ZN F     NAND2_X1       1  4.1    11    19     239    (-,-) 
  add_1312_30_g179413/ZN -       A->ZN  F     XNOR2_X2       2  8.8    14    43     282    (-,-) 
  g165472_dup/ZN         -       B1->ZN R     AOI21_X4       1  6.6    21    28     310    (-,-) 
  fopt179414/ZN          -       A->ZN  F     INV_X4        13 26.0    11    19     329    (-,-) 
  fopt172921/ZN          -       A->ZN  R     INV_X4         8 15.1    12    19     348    (-,-) 
  g159244/ZN             -       B1->ZN F     OAI21_X1       1  1.4    13    14     362    (-,-) 
  cpuregs_reg[23][18]/D  -       -      F     DFF_X1         1    -     -     0     362    (-,-) 
#------------------------------------------------------------------------------------------------



Path 191: VIOLATED (-154 ps) Setup Check with Pin cpuregs_reg[19][18]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[19][18]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     362                  
             Slack:=    -154                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g179319/ZN -       A1->ZN F     NAND2_X1       1  4.1    11    19     239    (-,-) 
  add_1312_30_g179413/ZN -       A->ZN  F     XNOR2_X2       2  8.8    14    43     282    (-,-) 
  g165472_dup/ZN         -       B1->ZN R     AOI21_X4       1  6.6    21    28     310    (-,-) 
  fopt179414/ZN          -       A->ZN  F     INV_X4        13 26.0    11    19     329    (-,-) 
  fopt172921/ZN          -       A->ZN  R     INV_X4         8 15.1    12    19     348    (-,-) 
  g159185/ZN             -       B1->ZN F     OAI21_X1       1  1.4    13    14     362    (-,-) 
  cpuregs_reg[19][18]/D  -       -      F     DFF_X1         1    -     -     0     362    (-,-) 
#------------------------------------------------------------------------------------------------



Path 192: VIOLATED (-154 ps) Setup Check with Pin cpuregs_reg[13][18]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[13][18]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     362                  
             Slack:=    -154                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g179319/ZN -       A1->ZN F     NAND2_X1       1  4.1    11    19     239    (-,-) 
  add_1312_30_g179413/ZN -       A->ZN  F     XNOR2_X2       2  8.8    14    43     282    (-,-) 
  g165472_dup/ZN         -       B1->ZN R     AOI21_X4       1  6.6    21    28     310    (-,-) 
  fopt179414/ZN          -       A->ZN  F     INV_X4        13 26.0    11    19     329    (-,-) 
  fopt172921/ZN          -       A->ZN  R     INV_X4         8 15.1    12    19     348    (-,-) 
  g159066/ZN             -       B1->ZN F     OAI21_X1       1  1.4    13    14     362    (-,-) 
  cpuregs_reg[13][18]/D  -       -      F     DFF_X1         1    -     -     0     362    (-,-) 
#------------------------------------------------------------------------------------------------



Path 193: VIOLATED (-154 ps) Setup Check with Pin cpuregs_reg[7][18]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[7][18]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     362                  
             Slack:=    -154                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g179319/ZN -       A1->ZN F     NAND2_X1       1  4.1    11    19     239    (-,-) 
  add_1312_30_g179413/ZN -       A->ZN  F     XNOR2_X2       2  8.8    14    43     282    (-,-) 
  g165472_dup/ZN         -       B1->ZN R     AOI21_X4       1  6.6    21    28     310    (-,-) 
  fopt179414/ZN          -       A->ZN  F     INV_X4        13 26.0    11    19     329    (-,-) 
  fopt172921/ZN          -       A->ZN  R     INV_X4         8 15.1    12    19     348    (-,-) 
  g158910__5019/ZN       -       B1->ZN F     OAI21_X1       1  1.4    13    14     362    (-,-) 
  cpuregs_reg[7][18]/D   -       -      F     DFF_X1         1    -     -     0     362    (-,-) 
#------------------------------------------------------------------------------------------------



Path 194: VIOLATED (-154 ps) Setup Check with Pin reg_op2_reg[22]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_j_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) reg_op2_reg[22]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      44                  
     Required Time:=     206                  
      Launch Clock:-       0                  
         Data Path:-     359                  
             Slack:=    -154                  

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  decoded_imm_j_reg[1]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_j_reg[1]/QN -       CK->QN R     DFF_X1         2  5.5    18    73      73    (-,-) 
  g167355/ZN              -       A->ZN  F     INV_X2         4  7.8     8    14      87    (-,-) 
  g168485/ZN              -       A2->ZN F     AND2_X2        2  6.5     8    32     119    (-,-) 
  g166033/Z               -       A->Z   F     BUF_X4         6 25.9    10    32     150    (-,-) 
  g165492/ZN              -       A2->ZN R     NAND2_X2       5 14.1    22    30     181    (-,-) 
  g165289/ZN              -       A->ZN  F     INV_X4        28 46.8    15    26     207    (-,-) 
  g164259/ZN              -       A1->ZN R     NAND2_X1       1  1.9    10    18     225    (-,-) 
  g162548/ZN              -       A3->ZN F     NAND4_X1       1  1.9    16    30     255    (-,-) 
  g162076/ZN              -       A2->ZN R     NOR2_X1        1  1.9    17    32     287    (-,-) 
  g161484/ZN              -       A1->ZN F     NAND2_X1       1  1.7     8    15     302    (-,-) 
  g161437/ZN              -       A1->ZN R     NOR2_X1        1  1.9    16    24     326    (-,-) 
  g185136/ZN              -       B1->ZN F     OAI222_X1      1  1.4    19    33     359    (-,-) 
  reg_op2_reg[22]/D       -       -      F     DFF_X1         1    -     -     0     359    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 195: VIOLATED (-154 ps) Setup Check with Pin reg_op2_reg[27]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_j_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[27]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      41                  
     Required Time:=     209                  
      Launch Clock:-       0                  
         Data Path:-     362                  
             Slack:=    -154                  

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  decoded_imm_j_reg[1]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_j_reg[1]/QN -       CK->QN R     DFF_X1         2  5.5    18    73      73    (-,-) 
  g167355/ZN              -       A->ZN  F     INV_X2         4  7.8     8    14      87    (-,-) 
  g167353/ZN              -       A->ZN  R     INV_X2         3  7.3    11    17     104    (-,-) 
  g166215/ZN              -       A1->ZN R     AND2_X4        7 31.9    22    46     150    (-,-) 
  g165951/ZN              -       A1->ZN F     NAND2_X4       1  6.0     9    15     165    (-,-) 
  g165769/ZN              -       A->ZN  R     INV_X4         5 20.9    15    22     187    (-,-) 
  g165096/ZN              -       A1->ZN R     AND2_X2       16 28.4    36    63     250    (-,-) 
  g163582/ZN              -       A1->ZN F     NAND2_X1       1  1.8    12    18     268    (-,-) 
  g162573/ZN              -       A2->ZN R     NAND4_X1       1  2.0    15    22     290    (-,-) 
  g162011/ZN              -       A1->ZN F     NOR2_X1        1  1.8     7    10     300    (-,-) 
  g161480/ZN              -       A1->ZN R     NAND2_X1       1  2.0    10    14     314    (-,-) 
  g161440/ZN              -       A1->ZN F     NOR2_X1        1  1.7     7     8     323    (-,-) 
  g185116/ZN              -       B1->ZN R     OAI222_X1      1  1.4    44    39     362    (-,-) 
  reg_op2_reg[27]/D       -       -      R     DFF_X1         1    -     -     0     362    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 196: VIOLATED (-154 ps) Setup Check with Pin cpuregs_reg[20][22]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[20][22]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      41                  
     Required Time:=     209                  
      Launch Clock:-       0                  
         Data Path:-     363                  
             Slack:=    -154                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175013/ZN -       A1->ZN F     NAND2_X1       1  4.1    11    19     239    (-,-) 
  add_1312_30_g179435/ZN -       A->ZN  F     XNOR2_X2       2  8.8    14    43     282    (-,-) 
  g165489_dup/ZN         -       B1->ZN R     AOI21_X4       1  6.6    21    28     310    (-,-) 
  fopt179436/ZN          -       A->ZN  F     INV_X4        13 26.0    11    19     329    (-,-) 
  g182717/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    16     345    (-,-) 
  g182716/ZN             -       A->ZN  F     OAI21_X1       1  1.4    10    18     363    (-,-) 
  cpuregs_reg[20][22]/D  -       -      F     DFF_X1         1    -     -     0     363    (-,-) 
#------------------------------------------------------------------------------------------------



Path 197: VIOLATED (-154 ps) Setup Check with Pin cpuregs_reg[6][22]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[6][22]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      41                  
     Required Time:=     209                  
      Launch Clock:-       0                  
         Data Path:-     363                  
             Slack:=    -154                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175013/ZN -       A1->ZN F     NAND2_X1       1  4.1    11    19     239    (-,-) 
  add_1312_30_g179435/ZN -       A->ZN  F     XNOR2_X2       2  8.8    14    43     282    (-,-) 
  g165489_dup/ZN         -       B1->ZN R     AOI21_X4       1  6.6    21    28     310    (-,-) 
  fopt179436/ZN          -       A->ZN  F     INV_X4        13 26.0    11    19     329    (-,-) 
  g160877/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    16     345    (-,-) 
  g159886/ZN             -       A->ZN  F     OAI21_X1       1  1.4    10    18     363    (-,-) 
  cpuregs_reg[6][22]/D   -       -      F     DFF_X1         1    -     -     0     363    (-,-) 
#------------------------------------------------------------------------------------------------



Path 198: VIOLATED (-154 ps) Setup Check with Pin cpuregs_reg[2][22]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[2][22]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      41                  
     Required Time:=     209                  
      Launch Clock:-       0                  
         Data Path:-     363                  
             Slack:=    -154                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175013/ZN -       A1->ZN F     NAND2_X1       1  4.1    11    19     239    (-,-) 
  add_1312_30_g179435/ZN -       A->ZN  F     XNOR2_X2       2  8.8    14    43     282    (-,-) 
  g165489_dup/ZN         -       B1->ZN R     AOI21_X4       1  6.6    21    28     310    (-,-) 
  fopt179436/ZN          -       A->ZN  F     INV_X4        13 26.0    11    19     329    (-,-) 
  g160710/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    16     345    (-,-) 
  g159616/ZN             -       A->ZN  F     OAI21_X1       1  1.4    10    18     363    (-,-) 
  cpuregs_reg[2][22]/D   -       -      F     DFF_X1         1    -     -     0     363    (-,-) 
#------------------------------------------------------------------------------------------------



Path 199: VIOLATED (-154 ps) Setup Check with Pin reg_sh_reg[1]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_j_reg[2]/CK
          Clock: (R) clk
       Endpoint: (R) reg_sh_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     370                  
             Slack:=    -154                  

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  decoded_imm_j_reg[2]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_j_reg[2]/Q  -       CK->Q  R     DFF_X1         3  7.6    20    98      98    (-,-) 
  g172274/ZN              -       A1->ZN R     AND2_X2        5 14.1    20    47     145    (-,-) 
  g189790/ZN              -       A1->ZN F     NAND2_X2       1  6.0    11    19     164    (-,-) 
  g189789/ZN              -       A->ZN  R     INV_X4         3 15.8    12    20     184    (-,-) 
  g186313/ZN              -       A1->ZN F     NAND2_X2       7 15.4    17    26     210    (-,-) 
  g164876/ZN              -       A->ZN  R     INV_X4        26 46.1    29    41     251    (-,-) 
  g163621/ZN              -       A1->ZN F     NAND2_X1       1  1.8    11    17     268    (-,-) 
  g163244/ZN              -       A2->ZN R     NAND2_X1       1  2.0    10    18     287    (-,-) 
  g162558/ZN              -       A1->ZN F     NOR2_X1        1  1.8     6     9     296    (-,-) 
  g162027/ZN              -       A2->ZN R     NAND2_X1       1  3.6    14    20     315    (-,-) 
  g161675/ZN              -       A1->ZN F     NOR2_X2        1  3.2     6     9     325    (-,-) 
  g161450/ZN              -       A1->ZN R     NAND2_X2       2  3.8    10    14     339    (-,-) 
  g161372/ZN              -       A->ZN  F     INV_X1         1  1.8     4     8     346    (-,-) 
  g178594/ZN              -       B1->ZN R     OAI21_X1       1  1.4    17    23     370    (-,-) 
  reg_sh_reg[1]/D         -       -      R     DFF_X1         1    -     -     0     370    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 200: VIOLATED (-154 ps) Setup Check with Pin cpuregs_reg[2][18]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[2][18]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      41                  
     Required Time:=     209                  
      Launch Clock:-       0                  
         Data Path:-     363                  
             Slack:=    -154                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g179319/ZN -       A1->ZN F     NAND2_X1       1  4.1    11    19     239    (-,-) 
  add_1312_30_g179413/ZN -       A->ZN  F     XNOR2_X2       2  8.8    14    43     282    (-,-) 
  g165472_dup/ZN         -       B1->ZN R     AOI21_X4       1  6.6    21    28     310    (-,-) 
  fopt179414/ZN          -       A->ZN  F     INV_X4        13 26.0    11    19     329    (-,-) 
  g160706/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    16     345    (-,-) 
  g159611/ZN             -       A->ZN  F     OAI21_X1       1  1.4    10    18     363    (-,-) 
  cpuregs_reg[2][18]/D   -       -      F     DFF_X1         1    -     -     0     363    (-,-) 
#------------------------------------------------------------------------------------------------



Path 201: VIOLATED (-153 ps) Setup Check with Pin cpuregs_reg[22][22]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[22][22]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     363                  
             Slack:=    -153                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175013/ZN -       A1->ZN F     NAND2_X1       1  4.1    11    19     239    (-,-) 
  add_1312_30_g179435/ZN -       A->ZN  F     XNOR2_X2       2  8.8    14    43     282    (-,-) 
  g165489_dup/ZN         -       B1->ZN R     AOI21_X4       1  6.6    21    28     310    (-,-) 
  fopt179436/ZN          -       A->ZN  F     INV_X4        13 26.0    11    19     329    (-,-) 
  g160769/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    16     345    (-,-) 
  g159803/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     363    (-,-) 
  cpuregs_reg[22][22]/D  -       -      F     DFF_X1         1    -     -     0     363    (-,-) 
#------------------------------------------------------------------------------------------------



Path 202: VIOLATED (-153 ps) Setup Check with Pin cpuregs_reg[16][22]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[16][22]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     363                  
             Slack:=    -153                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175013/ZN -       A1->ZN F     NAND2_X1       1  4.1    11    19     239    (-,-) 
  add_1312_30_g179435/ZN -       A->ZN  F     XNOR2_X2       2  8.8    14    43     282    (-,-) 
  g165489_dup/ZN         -       B1->ZN R     AOI21_X4       1  6.6    21    28     310    (-,-) 
  fopt179436/ZN          -       A->ZN  F     INV_X4        13 26.0    11    19     329    (-,-) 
  g181915/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    16     345    (-,-) 
  g181914/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     363    (-,-) 
  cpuregs_reg[16][22]/D  -       -      F     DFF_X1         1    -     -     0     363    (-,-) 
#------------------------------------------------------------------------------------------------



Path 203: VIOLATED (-153 ps) Setup Check with Pin cpuregs_reg[14][22]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[14][22]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     363                  
             Slack:=    -153                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175013/ZN -       A1->ZN F     NAND2_X1       1  4.1    11    19     239    (-,-) 
  add_1312_30_g179435/ZN -       A->ZN  F     XNOR2_X2       2  8.8    14    43     282    (-,-) 
  g165489_dup/ZN         -       B1->ZN R     AOI21_X4       1  6.6    21    28     310    (-,-) 
  fopt179436/ZN          -       A->ZN  F     INV_X4        13 26.0    11    19     329    (-,-) 
  g160626/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    16     345    (-,-) 
  g159098/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     363    (-,-) 
  cpuregs_reg[14][22]/D  -       -      F     DFF_X1         1    -     -     0     363    (-,-) 
#------------------------------------------------------------------------------------------------



Path 204: VIOLATED (-153 ps) Setup Check with Pin cpuregs_reg[22][18]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[22][18]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     363                  
             Slack:=    -153                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g179319/ZN -       A1->ZN F     NAND2_X1       1  4.1    11    19     239    (-,-) 
  add_1312_30_g179413/ZN -       A->ZN  F     XNOR2_X2       2  8.8    14    43     282    (-,-) 
  g165472_dup/ZN         -       B1->ZN R     AOI21_X4       1  6.6    21    28     310    (-,-) 
  fopt179414/ZN          -       A->ZN  F     INV_X4        13 26.0    11    19     329    (-,-) 
  g160763/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    16     345    (-,-) 
  g159797/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     363    (-,-) 
  cpuregs_reg[22][18]/D  -       -      F     DFF_X1         1    -     -     0     363    (-,-) 
#------------------------------------------------------------------------------------------------



Path 205: VIOLATED (-153 ps) Setup Check with Pin cpuregs_reg[18][18]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[18][18]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     363                  
             Slack:=    -153                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g179319/ZN -       A1->ZN F     NAND2_X1       1  4.1    11    19     239    (-,-) 
  add_1312_30_g179413/ZN -       A->ZN  F     XNOR2_X2       2  8.8    14    43     282    (-,-) 
  g165472_dup/ZN         -       B1->ZN R     AOI21_X4       1  6.6    21    28     310    (-,-) 
  fopt179414/ZN          -       A->ZN  F     INV_X4        13 26.0    11    19     329    (-,-) 
  g160681/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    16     345    (-,-) 
  g159732/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     363    (-,-) 
  cpuregs_reg[18][18]/D  -       -      F     DFF_X1         1    -     -     0     363    (-,-) 
#------------------------------------------------------------------------------------------------



Path 206: VIOLATED (-153 ps) Setup Check with Pin cpuregs_reg[16][18]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[16][18]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     363                  
             Slack:=    -153                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g179319/ZN -       A1->ZN F     NAND2_X1       1  4.1    11    19     239    (-,-) 
  add_1312_30_g179413/ZN -       A->ZN  F     XNOR2_X2       2  8.8    14    43     282    (-,-) 
  g165472_dup/ZN         -       B1->ZN R     AOI21_X4       1  6.6    21    28     310    (-,-) 
  fopt179414/ZN          -       A->ZN  F     INV_X4        13 26.0    11    19     329    (-,-) 
  g160652/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    16     345    (-,-) 
  g181917/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     363    (-,-) 
  cpuregs_reg[16][18]/D  -       -      F     DFF_X1         1    -     -     0     363    (-,-) 
#------------------------------------------------------------------------------------------------



Path 207: VIOLATED (-153 ps) Setup Check with Pin cpuregs_reg[8][18]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[8][18]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     363                  
             Slack:=    -153                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g179319/ZN -       A1->ZN F     NAND2_X1       1  4.1    11    19     239    (-,-) 
  add_1312_30_g179413/ZN -       A->ZN  F     XNOR2_X2       2  8.8    14    43     282    (-,-) 
  g165472_dup/ZN         -       B1->ZN R     AOI21_X4       1  6.6    21    28     310    (-,-) 
  fopt179414/ZN          -       A->ZN  F     INV_X4        13 26.0    11    19     329    (-,-) 
  g160961/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    16     345    (-,-) 
  g159642/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     363    (-,-) 
  cpuregs_reg[8][18]/D   -       -      F     DFF_X1         1    -     -     0     363    (-,-) 
#------------------------------------------------------------------------------------------------



Path 208: VIOLATED (-153 ps) Setup Check with Pin cpuregs_reg[30][22]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[30][22]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     363                  
             Slack:=    -153                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175013/ZN -       A1->ZN F     NAND2_X1       1  4.1    11    19     239    (-,-) 
  add_1312_30_g179435/ZN -       A->ZN  F     XNOR2_X2       2  8.8    14    43     282    (-,-) 
  g165489_dup/ZN         -       B1->ZN R     AOI21_X4       1  6.6    21    28     310    (-,-) 
  fopt179436/ZN          -       A->ZN  F     INV_X4        13 26.0    11    19     329    (-,-) 
  g160941/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    16     345    (-,-) 
  g159586/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     363    (-,-) 
  cpuregs_reg[30][22]/D  -       -      F     DFF_X1         1    -     -     0     363    (-,-) 
#------------------------------------------------------------------------------------------------



Path 209: VIOLATED (-153 ps) Setup Check with Pin cpuregs_reg[26][22]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[26][22]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     363                  
             Slack:=    -153                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175013/ZN -       A1->ZN F     NAND2_X1       1  4.1    11    19     239    (-,-) 
  add_1312_30_g179435/ZN -       A->ZN  F     XNOR2_X2       2  8.8    14    43     282    (-,-) 
  g165489_dup/ZN         -       B1->ZN R     AOI21_X4       1  6.6    21    28     310    (-,-) 
  fopt179436/ZN          -       A->ZN  F     INV_X4        13 26.0    11    19     329    (-,-) 
  g160853/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    16     345    (-,-) 
  g159338/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     363    (-,-) 
  cpuregs_reg[26][22]/D  -       -      F     DFF_X1         1    -     -     0     363    (-,-) 
#------------------------------------------------------------------------------------------------



Path 210: VIOLATED (-153 ps) Setup Check with Pin cpuregs_reg[21][22]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[21][22]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -153                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175013/ZN -       A1->ZN F     NAND2_X1       1  4.1    11    19     239    (-,-) 
  add_1312_30_g179435/ZN -       A->ZN  F     XNOR2_X2       2  8.8    14    43     282    (-,-) 
  g179433/ZN             -       B1->ZN R     AOI21_X2       1  3.6    22    29     311    (-,-) 
  fopt179432/ZN          -       A->ZN  F     INV_X2         6 14.4    11    20     331    (-,-) 
  fopt172914/ZN          -       A->ZN  R     INV_X4         6 11.4    10    17     348    (-,-) 
  g159556/ZN             -       B1->ZN F     OAI21_X1       1  1.4    14    13     361    (-,-) 
  cpuregs_reg[21][22]/D  -       -      F     DFF_X1         1    -     -     0     361    (-,-) 
#------------------------------------------------------------------------------------------------



Path 211: VIOLATED (-153 ps) Setup Check with Pin cpuregs_reg[5][18]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[5][18]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -153                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g179319/ZN -       A1->ZN F     NAND2_X1       1  4.1    11    19     239    (-,-) 
  add_1312_30_g179413/ZN -       A->ZN  F     XNOR2_X2       2  8.8    14    43     282    (-,-) 
  g179411/ZN             -       B1->ZN R     AOI21_X2       1  3.6    22    29     311    (-,-) 
  fopt179410/ZN          -       A->ZN  F     INV_X2         6 14.4    11    20     331    (-,-) 
  fopt172918/ZN          -       A->ZN  R     INV_X4         6 11.4    10    17     348    (-,-) 
  g159281/ZN             -       B1->ZN F     OAI21_X1       1  1.4    14    13     361    (-,-) 
  cpuregs_reg[5][18]/D   -       -      F     DFF_X1         1    -     -     0     361    (-,-) 
#------------------------------------------------------------------------------------------------



Path 212: VIOLATED (-153 ps) Setup Check with Pin cpuregs_reg[31][22]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[31][22]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -153                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175013/ZN -       A1->ZN F     NAND2_X1       1  4.1    11    19     239    (-,-) 
  add_1312_30_g179435/ZN -       A->ZN  F     XNOR2_X2       2  8.8    14    43     282    (-,-) 
  g179433/ZN             -       B1->ZN R     AOI21_X2       1  3.6    22    29     311    (-,-) 
  fopt179432/ZN          -       A->ZN  F     INV_X2         6 14.4    11    20     331    (-,-) 
  fopt172914/ZN          -       A->ZN  R     INV_X4         6 11.4    10    17     348    (-,-) 
  g159462/ZN             -       B1->ZN F     OAI21_X1       1  1.4    13    13     361    (-,-) 
  cpuregs_reg[31][22]/D  -       -      F     DFF_X1         1    -     -     0     361    (-,-) 
#------------------------------------------------------------------------------------------------



Path 213: VIOLATED (-153 ps) Setup Check with Pin cpuregs_reg[31][18]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[31][18]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -153                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g179319/ZN -       A1->ZN F     NAND2_X1       1  4.1    11    19     239    (-,-) 
  add_1312_30_g179413/ZN -       A->ZN  F     XNOR2_X2       2  8.8    14    43     282    (-,-) 
  g179411/ZN             -       B1->ZN R     AOI21_X2       1  3.6    22    29     311    (-,-) 
  fopt179410/ZN          -       A->ZN  F     INV_X2         6 14.4    11    20     331    (-,-) 
  fopt172918/ZN          -       A->ZN  R     INV_X4         6 11.4    10    17     348    (-,-) 
  g159458/ZN             -       B1->ZN F     OAI21_X1       1  1.4    13    13     361    (-,-) 
  cpuregs_reg[31][18]/D  -       -      F     DFF_X1         1    -     -     0     361    (-,-) 
#------------------------------------------------------------------------------------------------



Path 214: VIOLATED (-153 ps) Setup Check with Pin cpuregs_reg[30][18]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[30][18]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     363                  
             Slack:=    -153                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g179319/ZN -       A1->ZN F     NAND2_X1       1  4.1    11    19     239    (-,-) 
  add_1312_30_g179413/ZN -       A->ZN  F     XNOR2_X2       2  8.8    14    43     282    (-,-) 
  g165472_dup/ZN         -       B1->ZN R     AOI21_X4       1  6.6    21    28     310    (-,-) 
  fopt179414/ZN          -       A->ZN  F     INV_X4        13 26.0    11    19     329    (-,-) 
  g160935/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    16     345    (-,-) 
  g159582/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     363    (-,-) 
  cpuregs_reg[30][18]/D  -       -      F     DFF_X1         1    -     -     0     363    (-,-) 
#------------------------------------------------------------------------------------------------



Path 215: VIOLATED (-153 ps) Setup Check with Pin cpuregs_reg[27][22]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[27][22]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -153                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175013/ZN -       A1->ZN F     NAND2_X1       1  4.1    11    19     239    (-,-) 
  add_1312_30_g179435/ZN -       A->ZN  F     XNOR2_X2       2  8.8    14    43     282    (-,-) 
  g179433/ZN             -       B1->ZN R     AOI21_X2       1  3.6    22    29     311    (-,-) 
  fopt179432/ZN          -       A->ZN  F     INV_X2         6 14.4    11    20     331    (-,-) 
  fopt172914/ZN          -       A->ZN  R     INV_X4         6 11.4    10    17     348    (-,-) 
  g159367/ZN             -       B1->ZN F     OAI21_X1       1  1.4    13    13     361    (-,-) 
  cpuregs_reg[27][22]/D  -       -      F     DFF_X1         1    -     -     0     361    (-,-) 
#------------------------------------------------------------------------------------------------



Path 216: VIOLATED (-153 ps) Setup Check with Pin cpuregs_reg[27][18]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[27][18]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -153                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g179319/ZN -       A1->ZN F     NAND2_X1       1  4.1    11    19     239    (-,-) 
  add_1312_30_g179413/ZN -       A->ZN  F     XNOR2_X2       2  8.8    14    43     282    (-,-) 
  g179411/ZN             -       B1->ZN R     AOI21_X2       1  3.6    22    29     311    (-,-) 
  fopt179410/ZN          -       A->ZN  F     INV_X2         6 14.4    11    20     331    (-,-) 
  fopt172918/ZN          -       A->ZN  R     INV_X4         6 11.4    10    17     348    (-,-) 
  g159364/ZN             -       B1->ZN F     OAI21_X1       1  1.4    13    13     361    (-,-) 
  cpuregs_reg[27][18]/D  -       -      F     DFF_X1         1    -     -     0     361    (-,-) 
#------------------------------------------------------------------------------------------------



Path 217: VIOLATED (-153 ps) Setup Check with Pin cpuregs_reg[26][18]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[26][18]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     363                  
             Slack:=    -153                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g179319/ZN -       A1->ZN F     NAND2_X1       1  4.1    11    19     239    (-,-) 
  add_1312_30_g179413/ZN -       A->ZN  F     XNOR2_X2       2  8.8    14    43     282    (-,-) 
  g165472_dup/ZN         -       B1->ZN R     AOI21_X4       1  6.6    21    28     310    (-,-) 
  fopt179414/ZN          -       A->ZN  F     INV_X4        13 26.0    11    19     329    (-,-) 
  g160847/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    16     345    (-,-) 
  g159334/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     363    (-,-) 
  cpuregs_reg[26][18]/D  -       -      F     DFF_X1         1    -     -     0     363    (-,-) 
#------------------------------------------------------------------------------------------------



Path 218: VIOLATED (-153 ps) Setup Check with Pin cpuregs_reg[15][22]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[15][22]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -153                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175013/ZN -       A1->ZN F     NAND2_X1       1  4.1    11    19     239    (-,-) 
  add_1312_30_g179435/ZN -       A->ZN  F     XNOR2_X2       2  8.8    14    43     282    (-,-) 
  g179433/ZN             -       B1->ZN R     AOI21_X2       1  3.6    22    29     311    (-,-) 
  fopt179432/ZN          -       A->ZN  F     INV_X2         6 14.4    11    20     331    (-,-) 
  fopt172914/ZN          -       A->ZN  R     INV_X4         6 11.4    10    17     348    (-,-) 
  g159128/ZN             -       B1->ZN F     OAI21_X1       1  1.4    13    13     361    (-,-) 
  cpuregs_reg[15][22]/D  -       -      F     DFF_X1         1    -     -     0     361    (-,-) 
#------------------------------------------------------------------------------------------------



Path 219: VIOLATED (-153 ps) Setup Check with Pin cpuregs_reg[15][18]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[15][18]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -153                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g179319/ZN -       A1->ZN F     NAND2_X1       1  4.1    11    19     239    (-,-) 
  add_1312_30_g179413/ZN -       A->ZN  F     XNOR2_X2       2  8.8    14    43     282    (-,-) 
  g179411/ZN             -       B1->ZN R     AOI21_X2       1  3.6    22    29     311    (-,-) 
  fopt179410/ZN          -       A->ZN  F     INV_X2         6 14.4    11    20     331    (-,-) 
  fopt172918/ZN          -       A->ZN  R     INV_X4         6 11.4    10    17     348    (-,-) 
  g159124/ZN             -       B1->ZN F     OAI21_X1       1  1.4    13    13     361    (-,-) 
  cpuregs_reg[15][18]/D  -       -      F     DFF_X1         1    -     -     0     361    (-,-) 
#------------------------------------------------------------------------------------------------



Path 220: VIOLATED (-153 ps) Setup Check with Pin cpuregs_reg[14][18]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[14][18]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     363                  
             Slack:=    -153                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g179319/ZN -       A1->ZN F     NAND2_X1       1  4.1    11    19     239    (-,-) 
  add_1312_30_g179413/ZN -       A->ZN  F     XNOR2_X2       2  8.8    14    43     282    (-,-) 
  g165472_dup/ZN         -       B1->ZN R     AOI21_X4       1  6.6    21    28     310    (-,-) 
  fopt179414/ZN          -       A->ZN  F     INV_X4        13 26.0    11    19     329    (-,-) 
  g160622/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    16     345    (-,-) 
  g159094/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     363    (-,-) 
  cpuregs_reg[14][18]/D  -       -      F     DFF_X1         1    -     -     0     363    (-,-) 
#------------------------------------------------------------------------------------------------



Path 221: VIOLATED (-153 ps) Setup Check with Pin cpuregs_reg[12][18]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[12][18]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     363                  
             Slack:=    -153                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g179319/ZN -       A1->ZN F     NAND2_X1       1  4.1    11    19     239    (-,-) 
  add_1312_30_g179413/ZN -       A->ZN  F     XNOR2_X2       2  8.8    14    43     282    (-,-) 
  g165472_dup/ZN         -       B1->ZN R     AOI21_X4       1  6.6    21    28     310    (-,-) 
  fopt179414/ZN          -       A->ZN  F     INV_X4        13 26.0    11    19     329    (-,-) 
  g160592/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    16     345    (-,-) 
  g159674/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     363    (-,-) 
  cpuregs_reg[12][18]/D  -       -      F     DFF_X1         1    -     -     0     363    (-,-) 
#------------------------------------------------------------------------------------------------



Path 222: VIOLATED (-153 ps) Setup Check with Pin cpuregs_reg[11][22]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[11][22]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -153                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175013/ZN -       A1->ZN F     NAND2_X1       1  4.1    11    19     239    (-,-) 
  add_1312_30_g179435/ZN -       A->ZN  F     XNOR2_X2       2  8.8    14    43     282    (-,-) 
  g179433/ZN             -       B1->ZN R     AOI21_X2       1  3.6    22    29     311    (-,-) 
  fopt179432/ZN          -       A->ZN  F     INV_X2         6 14.4    11    20     331    (-,-) 
  fopt172914/ZN          -       A->ZN  R     INV_X4         6 11.4    10    17     348    (-,-) 
  g159038/ZN             -       B1->ZN F     OAI21_X1       1  1.4    13    13     361    (-,-) 
  cpuregs_reg[11][22]/D  -       -      F     DFF_X1         1    -     -     0     361    (-,-) 
#------------------------------------------------------------------------------------------------



Path 223: VIOLATED (-153 ps) Setup Check with Pin cpuregs_reg[11][18]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[11][18]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -153                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g179319/ZN -       A1->ZN F     NAND2_X1       1  4.1    11    19     239    (-,-) 
  add_1312_30_g179413/ZN -       A->ZN  F     XNOR2_X2       2  8.8    14    43     282    (-,-) 
  g179411/ZN             -       B1->ZN R     AOI21_X2       1  3.6    22    29     311    (-,-) 
  fopt179410/ZN          -       A->ZN  F     INV_X2         6 14.4    11    20     331    (-,-) 
  fopt172918/ZN          -       A->ZN  R     INV_X4         6 11.4    10    17     348    (-,-) 
  g159034/ZN             -       B1->ZN F     OAI21_X1       1  1.4    13    13     361    (-,-) 
  cpuregs_reg[11][18]/D  -       -      F     DFF_X1         1    -     -     0     361    (-,-) 
#------------------------------------------------------------------------------------------------



Path 224: VIOLATED (-153 ps) Setup Check with Pin cpuregs_reg[10][18]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[10][18]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     363                  
             Slack:=    -153                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g179319/ZN -       A1->ZN F     NAND2_X1       1  4.1    11    19     239    (-,-) 
  add_1312_30_g179413/ZN -       A->ZN  F     XNOR2_X2       2  8.8    14    43     282    (-,-) 
  g165472_dup/ZN         -       B1->ZN R     AOI21_X4       1  6.6    21    28     310    (-,-) 
  fopt179414/ZN          -       A->ZN  F     INV_X4        13 26.0    11    19     329    (-,-) 
  g160562/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    16     345    (-,-) 
  g159518/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     363    (-,-) 
  cpuregs_reg[10][18]/D  -       -      F     DFF_X1         1    -     -     0     363    (-,-) 
#------------------------------------------------------------------------------------------------



Path 225: VIOLATED (-153 ps) Setup Check with Pin reg_op2_reg[16]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_j_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) reg_op2_reg[16]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     362                  
             Slack:=    -153                  

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  decoded_imm_j_reg[1]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_j_reg[1]/QN -       CK->QN F     DFF_X1         2  4.9    16    71      71    (-,-) 
  g167355/ZN              -       A->ZN  R     INV_X2         4  8.4    13    23      94    (-,-) 
  g167353/ZN              -       A->ZN  F     INV_X2         3  6.8     6    11     105    (-,-) 
  g166215/ZN              -       A1->ZN F     AND2_X4        7 29.1    11    35     140    (-,-) 
  g165951/ZN              -       A1->ZN R     NAND2_X4       1  6.6    10    15     156    (-,-) 
  g165769/ZN              -       A->ZN  F     INV_X4         5 19.8     7    13     168    (-,-) 
  g165119/ZN              -       A1->ZN R     NAND2_X2       4 17.7    26    31     199    (-,-) 
  g190867/ZN              -       A->ZN  F     INV_X8        29 48.5    12    20     219    (-,-) 
  g163932/ZN              -       A1->ZN R     NAND2_X1       1  1.8    10    16     235    (-,-) 
  g174775/ZN              -       A1->ZN F     NAND4_X1       1  1.7    16    23     258    (-,-) 
  g174774/ZN              -       A1->ZN R     NOR2_X1        1  2.0    17    28     286    (-,-) 
  g161435/ZN              -       A4->ZN F     NAND4_X1       1  1.7    16    32     318    (-,-) 
  g161056/ZN              -       B1->ZN R     AOI21_X1       1  1.9    22    30     348    (-,-) 
  g159003/ZN              -       A1->ZN F     NAND2_X1       1  1.4     9    15     362    (-,-) 
  reg_op2_reg[16]/D       -       -      F     DFF_X1         1    -     -     0     362    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 226: VIOLATED (-152 ps) Setup Check with Pin cpuregs_reg[21][21]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[21][21]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     360                  
             Slack:=    -152                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175020/ZN -       A2->ZN F     NAND2_X1       1  4.1    12    20     240    (-,-) 
  add_1312_30_g183309/ZN -       A->ZN  F     XNOR2_X2       2  8.8    14    43     283    (-,-) 
  g183307/ZN             -       B1->ZN R     AOI21_X2       1  3.6    22    29     312    (-,-) 
  fopt183306/ZN          -       A->ZN  F     INV_X2         5 12.7    11    18     330    (-,-) 
  fopt178546/ZN          -       A->ZN  R     INV_X4         6 11.4    10    17     347    (-,-) 
  g159555/ZN             -       B1->ZN F     OAI21_X1       1  1.4    14    13     360    (-,-) 
  cpuregs_reg[21][21]/D  -       -      F     DFF_X1         1    -     -     0     360    (-,-) 
#------------------------------------------------------------------------------------------------



Path 227: VIOLATED (-152 ps) Setup Check with Pin cpuregs_reg[9][31]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[9][31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     363                  
             Slack:=    -152                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175018/ZN -       A2->ZN F     NAND2_X1       1  4.1    11    20     240    (-,-) 
  add_1312_30_g7012/ZN   -       A->ZN  F     XNOR2_X2       1  5.9    14    40     280    (-,-) 
  g172988/ZN             -       B1->ZN R     AOI21_X4       2 10.1    26    32     312    (-,-) 
  fopt179866/ZN          -       A->ZN  F     INV_X2         6 14.4    12    21     333    (-,-) 
  g176975/ZN             -       A1->ZN R     NAND2_X1       1  2.0    11    17     350    (-,-) 
  g176974/ZN             -       A2->ZN F     NAND2_X1       1  1.4     7    13     363    (-,-) 
  cpuregs_reg[9][31]/D   -       -      F     DFF_X1         1    -     -     0     363    (-,-) 
#------------------------------------------------------------------------------------------------



Path 228: VIOLATED (-152 ps) Setup Check with Pin cpuregs_reg[31][21]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[31][21]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     360                  
             Slack:=    -152                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175020/ZN -       A2->ZN F     NAND2_X1       1  4.1    12    20     240    (-,-) 
  add_1312_30_g183309/ZN -       A->ZN  F     XNOR2_X2       2  8.8    14    43     283    (-,-) 
  g183307/ZN             -       B1->ZN R     AOI21_X2       1  3.6    22    29     312    (-,-) 
  fopt183306/ZN          -       A->ZN  F     INV_X2         5 12.7    11    18     330    (-,-) 
  fopt178546/ZN          -       A->ZN  R     INV_X4         6 11.4    10    17     347    (-,-) 
  g159461/ZN             -       B1->ZN F     OAI21_X1       1  1.4    13    13     360    (-,-) 
  cpuregs_reg[31][21]/D  -       -      F     DFF_X1         1    -     -     0     360    (-,-) 
#------------------------------------------------------------------------------------------------



Path 229: VIOLATED (-152 ps) Setup Check with Pin cpuregs_reg[27][21]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[27][21]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     360                  
             Slack:=    -152                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175020/ZN -       A2->ZN F     NAND2_X1       1  4.1    12    20     240    (-,-) 
  add_1312_30_g183309/ZN -       A->ZN  F     XNOR2_X2       2  8.8    14    43     283    (-,-) 
  g183307/ZN             -       B1->ZN R     AOI21_X2       1  3.6    22    29     312    (-,-) 
  fopt183306/ZN          -       A->ZN  F     INV_X2         5 12.7    11    18     330    (-,-) 
  fopt178546/ZN          -       A->ZN  R     INV_X4         6 11.4    10    17     347    (-,-) 
  g159368/ZN             -       B1->ZN F     OAI21_X1       1  1.4    13    13     360    (-,-) 
  cpuregs_reg[27][21]/D  -       -      F     DFF_X1         1    -     -     0     360    (-,-) 
#------------------------------------------------------------------------------------------------



Path 230: VIOLATED (-152 ps) Setup Check with Pin cpuregs_reg[15][21]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[15][21]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     360                  
             Slack:=    -152                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175020/ZN -       A2->ZN F     NAND2_X1       1  4.1    12    20     240    (-,-) 
  add_1312_30_g183309/ZN -       A->ZN  F     XNOR2_X2       2  8.8    14    43     283    (-,-) 
  g183307/ZN             -       B1->ZN R     AOI21_X2       1  3.6    22    29     312    (-,-) 
  fopt183306/ZN          -       A->ZN  F     INV_X2         5 12.7    11    18     330    (-,-) 
  fopt178546/ZN          -       A->ZN  R     INV_X4         6 11.4    10    17     347    (-,-) 
  g159127/ZN             -       B1->ZN F     OAI21_X1       1  1.4    13    13     360    (-,-) 
  cpuregs_reg[15][21]/D  -       -      F     DFF_X1         1    -     -     0     360    (-,-) 
#------------------------------------------------------------------------------------------------



Path 231: VIOLATED (-152 ps) Setup Check with Pin cpuregs_reg[11][21]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[11][21]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     360                  
             Slack:=    -152                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175020/ZN -       A2->ZN F     NAND2_X1       1  4.1    12    20     240    (-,-) 
  add_1312_30_g183309/ZN -       A->ZN  F     XNOR2_X2       2  8.8    14    43     283    (-,-) 
  g183307/ZN             -       B1->ZN R     AOI21_X2       1  3.6    22    29     312    (-,-) 
  fopt183306/ZN          -       A->ZN  F     INV_X2         5 12.7    11    18     330    (-,-) 
  fopt178546/ZN          -       A->ZN  R     INV_X4         6 11.4    10    17     347    (-,-) 
  g159037/ZN             -       B1->ZN F     OAI21_X1       1  1.4    13    13     360    (-,-) 
  cpuregs_reg[11][21]/D  -       -      F     DFF_X1         1    -     -     0     360    (-,-) 
#------------------------------------------------------------------------------------------------



Path 232: VIOLATED (-152 ps) Setup Check with Pin cpuregs_reg[1][22]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][22]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     368                  
             Slack:=    -152                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175013/ZN -       A1->ZN F     NAND2_X1       1  4.1    11    19     239    (-,-) 
  add_1312_30_g179435/ZN -       A->ZN  R     XNOR2_X2       2 10.0    34    45     284    (-,-) 
  g179433/ZN             -       B1->ZN F     AOI21_X2       1  3.2    12    19     303    (-,-) 
  fopt179432/ZN          -       A->ZN  R     INV_X2         6 15.5    20    30     332    (-,-) 
  fopt172914/ZN          -       A->ZN  F     INV_X4         6 10.2     7    12     344    (-,-) 
  g195125/ZN             -       B1->ZN R     OAI21_X1       1  1.4    17    24     368    (-,-) 
  cpuregs_reg[1][22]/D   -       -      R     DFF_X1         1    -     -     0     368    (-,-) 
#------------------------------------------------------------------------------------------------



Path 233: VIOLATED (-152 ps) Setup Check with Pin cpuregs_reg[1][18]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][18]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     368                  
             Slack:=    -152                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g179319/ZN -       A1->ZN F     NAND2_X1       1  4.1    11    19     239    (-,-) 
  add_1312_30_g179413/ZN -       A->ZN  R     XNOR2_X2       2 10.0    34    45     284    (-,-) 
  g179411/ZN             -       B1->ZN F     AOI21_X2       1  3.2    12    19     303    (-,-) 
  fopt179410/ZN          -       A->ZN  R     INV_X2         6 15.5    20    30     332    (-,-) 
  fopt172918/ZN          -       A->ZN  F     INV_X4         6 10.2     7    12     344    (-,-) 
  g194096/ZN             -       B1->ZN R     OAI21_X1       1  1.4    17    24     368    (-,-) 
  cpuregs_reg[1][18]/D   -       -      R     DFF_X1         1    -     -     0     368    (-,-) 
#------------------------------------------------------------------------------------------------



Path 234: VIOLATED (-152 ps) Setup Check with Pin reg_op2_reg[1]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_j_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) reg_op2_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     362                  
             Slack:=    -152                  

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  decoded_imm_j_reg[1]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_j_reg[1]/QN -       CK->QN F     DFF_X1         2  4.9    16    71      71    (-,-) 
  g167355/ZN              -       A->ZN  R     INV_X2         4  8.4    13    23      94    (-,-) 
  g167353/ZN              -       A->ZN  F     INV_X2         3  6.8     6    11     105    (-,-) 
  g166215/ZN              -       A1->ZN F     AND2_X4        7 29.1    11    35     140    (-,-) 
  g165951/ZN              -       A1->ZN R     NAND2_X4       1  6.6    10    15     156    (-,-) 
  g165769/ZN              -       A->ZN  F     INV_X4         5 19.8     7    13     168    (-,-) 
  g165119/ZN              -       A1->ZN R     NAND2_X2       4 17.7    26    31     199    (-,-) 
  g190867/ZN              -       A->ZN  F     INV_X8        29 48.5    12    20     219    (-,-) 
  g163894/ZN              -       A1->ZN R     NAND2_X1       1  2.0    10    16     236    (-,-) 
  g163246/ZN              -       A2->ZN F     NAND2_X1       1  1.9     8    14     250    (-,-) 
  g162096/ZN              -       A2->ZN R     NOR2_X1        1  1.9    16    28     278    (-,-) 
  g162027/ZN              -       A1->ZN F     NAND2_X1       1  3.0    10    18     296    (-,-) 
  g161675/ZN              -       A1->ZN R     NOR2_X2        1  3.4    16    24     320    (-,-) 
  g161450/ZN              -       A1->ZN F     NAND2_X2       2  3.5     8    15     335    (-,-) 
  g184434/ZN              -       A1->ZN R     NAND2_X1       1  1.9    10    15     350    (-,-) 
  g2/ZN                   -       A1->ZN F     NAND2_X1       1  1.4     8    12     362    (-,-) 
  reg_op2_reg[1]/D        -       -      F     DFFR_X1        1    -     -     0     362    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 235: VIOLATED (-152 ps) Setup Check with Pin cpuregs_reg[6][23]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[6][23]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -152                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175021/ZN -       A2->ZN F     NAND2_X1       1  4.1    12    20     240    (-,-) 
  add_1312_30_g7003/ZN   -       A->ZN  F     XNOR2_X2       1  6.0    12    40     280    (-,-) 
  g178562/ZN             -       A1->ZN R     NAND2_X4       2 12.5    13    20     300    (-,-) 
  g195487/ZN             -       A1->ZN F     NAND2_X4      14 23.5    16    23     322    (-,-) 
  g172352/ZN             -       A2->ZN R     NAND2_X1       1  2.0    11    21     344    (-,-) 
  g159887/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     361    (-,-) 
  cpuregs_reg[6][23]/D   -       -      F     DFF_X1         1    -     -     0     361    (-,-) 
#------------------------------------------------------------------------------------------------



Path 236: VIOLATED (-151 ps) Setup Check with Pin reg_op2_reg[31]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_j_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) reg_op2_reg[31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      44                  
     Required Time:=     206                  
      Launch Clock:-       0                  
         Data Path:-     357                  
             Slack:=    -151                  

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  decoded_imm_j_reg[1]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_j_reg[1]/QN -       CK->QN F     DFF_X1         2  4.9    16    71      71    (-,-) 
  g167355/ZN              -       A->ZN  R     INV_X2         4  8.4    13    23      94    (-,-) 
  g167353/ZN              -       A->ZN  F     INV_X2         3  6.8     6    11     105    (-,-) 
  g166215/ZN              -       A1->ZN F     AND2_X4        7 29.1    11    35     140    (-,-) 
  g165951/ZN              -       A1->ZN R     NAND2_X4       1  6.6    10    15     156    (-,-) 
  g165769/ZN              -       A->ZN  F     INV_X4         5 19.8     7    13     168    (-,-) 
  g165097/ZN              -       A1->ZN R     NAND2_X2      16 30.0    40    46     214    (-,-) 
  g163393/ZN              -       A1->ZN F     OAI22_X1       1  1.7    14    24     239    (-,-) 
  g162593/ZN              -       A1->ZN R     NOR2_X1        1  1.9    17    27     265    (-,-) 
  g161477/ZN              -       A3->ZN F     NAND4_X1       1  1.7    16    31     296    (-,-) 
  g161386/ZN              -       A1->ZN R     NOR2_X1        1  1.9    17    27     324    (-,-) 
  g185118/ZN              -       B1->ZN F     OAI222_X1      1  1.4    19    33     357    (-,-) 
  reg_op2_reg[31]/D       -       -      F     DFF_X1         1    -     -     0     357    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 237: VIOLATED (-151 ps) Setup Check with Pin reg_op2_reg[12]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_j_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) reg_op2_reg[12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      45                  
     Required Time:=     205                  
      Launch Clock:-       0                  
         Data Path:-     356                  
             Slack:=    -151                  

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  decoded_imm_j_reg[1]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_j_reg[1]/QN -       CK->QN F     DFF_X1         2  4.9    16    71      71    (-,-) 
  g167355/ZN              -       A->ZN  R     INV_X2         4  8.4    13    23      94    (-,-) 
  g167353/ZN              -       A->ZN  F     INV_X2         3  6.8     6    11     105    (-,-) 
  g166215/ZN              -       A1->ZN F     AND2_X4        7 29.1    11    35     140    (-,-) 
  g165951/ZN              -       A1->ZN R     NAND2_X4       1  6.6    10    15     156    (-,-) 
  g165769/ZN              -       A->ZN  F     INV_X4         5 19.8     7    13     168    (-,-) 
  g165097/ZN              -       A1->ZN R     NAND2_X2      16 30.0    40    46     214    (-,-) 
  g163309/ZN              -       A1->ZN F     OAI22_X1       1  1.7    14    24     239    (-,-) 
  g162497/ZN              -       A1->ZN R     NOR2_X1        1  1.8    16    26     265    (-,-) 
  g175223/ZN              -       A1->ZN F     NAND4_X1       1  1.9    16    26     291    (-,-) 
  g175222/ZN              -       A2->ZN R     NOR2_X1        1  1.9    17    32     323    (-,-) 
  g189209/ZN              -       B1->ZN F     OAI222_X1      1  1.4    19    33     356    (-,-) 
  reg_op2_reg[12]/D       -       -      F     DFFR_X1        1    -     -     0     356    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 238: VIOLATED (-151 ps) Setup Check with Pin cpuregs_reg[3][31]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[3][31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     362                  
             Slack:=    -151                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175018/ZN -       A2->ZN F     NAND2_X1       1  4.1    11    20     240    (-,-) 
  add_1312_30_g7012/ZN   -       A->ZN  F     XNOR2_X2       1  5.9    14    40     280    (-,-) 
  g172988/ZN             -       B1->ZN R     AOI21_X4       2 10.1    26    32     312    (-,-) 
  fopt179866/ZN          -       A->ZN  F     INV_X2         6 14.4    12    21     333    (-,-) 
  g176521/ZN             -       A1->ZN R     NAND2_X1       1  1.9    10    17     350    (-,-) 
  g176520/ZN             -       A1->ZN F     NAND2_X1       1  1.4     7    12     362    (-,-) 
  cpuregs_reg[3][31]/D   -       -      F     DFF_X1         1    -     -     0     362    (-,-) 
#------------------------------------------------------------------------------------------------



Path 239: VIOLATED (-151 ps) Setup Check with Pin cpuregs_reg[4][31]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[4][31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     361                  
             Slack:=    -151                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175018/ZN -       A2->ZN F     NAND2_X1       1  4.1    11    20     240    (-,-) 
  add_1312_30_g7012/ZN   -       A->ZN  F     XNOR2_X2       1  5.9    14    40     280    (-,-) 
  g172988/ZN             -       B1->ZN R     AOI21_X4       2 10.1    26    32     312    (-,-) 
  fopt179866/ZN          -       A->ZN  F     INV_X2         6 14.4    12    21     333    (-,-) 
  g176915/ZN             -       A1->ZN R     NAND2_X1       1  1.9    10    17     350    (-,-) 
  g176914/ZN             -       A1->ZN F     NAND2_X1       1  1.4     7    12     361    (-,-) 
  cpuregs_reg[4][31]/D   -       -      F     DFF_X1         1    -     -     0     361    (-,-) 
#------------------------------------------------------------------------------------------------



Path 240: VIOLATED (-151 ps) Setup Check with Pin cpuregs_reg[1][21]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][21]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     367                  
             Slack:=    -151                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175020/ZN -       A2->ZN F     NAND2_X1       1  4.1    12    20     240    (-,-) 
  add_1312_30_g183309/ZN -       A->ZN  R     XNOR2_X2       2 10.0    34    45     285    (-,-) 
  g183307/ZN             -       B1->ZN F     AOI21_X2       1  3.2    12    19     304    (-,-) 
  fopt183306/ZN          -       A->ZN  R     INV_X2         5 13.7    18    27     331    (-,-) 
  fopt178546/ZN          -       A->ZN  F     INV_X4         6 10.2     7    11     343    (-,-) 
  g195133/ZN             -       B1->ZN R     OAI21_X1       1  1.4    17    24     367    (-,-) 
  cpuregs_reg[1][21]/D   -       -      R     DFF_X1         1    -     -     0     367    (-,-) 
#------------------------------------------------------------------------------------------------



Path 241: VIOLATED (-150 ps) Setup Check with Pin cpuregs_reg[18][6]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     367                  
             Slack:=    -150                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN           -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN           -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173868/ZN           -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g173276/ZN           -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161183/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     300    (-,-) 
  g161089/ZN           -       A->ZN  R     INV_X16       64 119.8    20    30     330    (-,-) 
  g172476/ZN           -       A2->ZN F     NAND2_X1       1   1.8    11    16     346    (-,-) 
  g159720/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    20     367    (-,-) 
  cpuregs_reg[18][6]/D -       -      R     DFF_X1         1     -     -     0     367    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 242: VIOLATED (-150 ps) Setup Check with Pin cpuregs_reg[2][25]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[2][25]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      41                  
     Required Time:=     209                  
      Launch Clock:-       0                  
         Data Path:-     360                  
             Slack:=    -150                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175014/ZN -       A2->ZN F     NAND2_X1       1  4.1    11    20     240    (-,-) 
  add_1312_30_g7002/ZN   -       A->ZN  F     XNOR2_X2       1  6.0    12    40     280    (-,-) 
  g192693/ZN             -       A1->ZN R     NAND2_X4       4 14.6    14    21     301    (-,-) 
  g165468_dup/ZN         -       A1->ZN F     NAND2_X2       7 11.8    14    24     324    (-,-) 
  g172584/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    18     342    (-,-) 
  g159619/ZN             -       A->ZN  F     OAI21_X1       1  1.4    10    18     360    (-,-) 
  cpuregs_reg[2][25]/D   -       -      F     DFF_X1         1    -     -     0     360    (-,-) 
#------------------------------------------------------------------------------------------------



Path 243: VIOLATED (-150 ps) Setup Check with Pin cpuregs_reg[6][4]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     367                  
             Slack:=    -150                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN           -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN           -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173868/ZN           -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g173276/ZN           -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161181/ZN           -       A1->ZN F     NAND2_X4       1  23.3    15    22     300    (-,-) 
  g161076/ZN           -       A->ZN  R     INV_X16       64 119.6    20    31     330    (-,-) 
  g160842/ZN           -       A2->ZN F     NAND2_X1       1   1.8    11    16     346    (-,-) 
  g159866/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    20     367    (-,-) 
  cpuregs_reg[6][4]/D  -       -      R     DFF_X1         1     -     -     0     367    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 244: VIOLATED (-150 ps) Setup Check with Pin cpuregs_reg[6][25]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[6][25]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     360                  
             Slack:=    -150                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175014/ZN -       A2->ZN F     NAND2_X1       1  4.1    11    20     240    (-,-) 
  add_1312_30_g7002/ZN   -       A->ZN  F     XNOR2_X2       1  6.0    12    40     280    (-,-) 
  g192693/ZN             -       A1->ZN R     NAND2_X4       4 14.6    14    21     301    (-,-) 
  g165468_dup/ZN         -       A1->ZN F     NAND2_X2       7 11.8    14    24     324    (-,-) 
  g172585/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    18     342    (-,-) 
  g159889/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     360    (-,-) 
  cpuregs_reg[6][25]/D   -       -      F     DFF_X1         1    -     -     0     360    (-,-) 
#------------------------------------------------------------------------------------------------



Path 245: VIOLATED (-150 ps) Setup Check with Pin cpuregs_reg[22][4]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     366                  
             Slack:=    -150                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN           -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN           -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173868/ZN           -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g173276/ZN           -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161207/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     300    (-,-) 
  g161135/ZN           -       A->ZN  R     INV_X16       64 118.1    20    30     330    (-,-) 
  g160746/ZN           -       A2->ZN F     NAND2_X1       1   1.8    11    16     346    (-,-) 
  g159778/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    20     366    (-,-) 
  cpuregs_reg[22][4]/D -       -      R     DFF_X1         1     -     -     0     366    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 246: VIOLATED (-150 ps) Setup Check with Pin cpuregs_reg[14][25]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[14][25]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     360                  
             Slack:=    -150                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175014/ZN -       A2->ZN F     NAND2_X1       1  4.1    11    20     240    (-,-) 
  add_1312_30_g7002/ZN   -       A->ZN  F     XNOR2_X2       1  6.0    12    40     280    (-,-) 
  g192693/ZN             -       A1->ZN R     NAND2_X4       4 14.6    14    21     301    (-,-) 
  g165468_dup/ZN         -       A1->ZN F     NAND2_X2       7 11.8    14    24     324    (-,-) 
  g172583/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    18     342    (-,-) 
  g159102/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     360    (-,-) 
  cpuregs_reg[14][25]/D  -       -      F     DFF_X1         1    -     -     0     360    (-,-) 
#------------------------------------------------------------------------------------------------



Path 247: VIOLATED (-150 ps) Setup Check with Pin cpuregs_reg[10][25]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[10][25]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     360                  
             Slack:=    -150                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175014/ZN -       A2->ZN F     NAND2_X1       1  4.1    11    20     240    (-,-) 
  add_1312_30_g7002/ZN   -       A->ZN  F     XNOR2_X2       1  6.0    12    40     280    (-,-) 
  g192693/ZN             -       A1->ZN R     NAND2_X4       4 14.6    14    21     301    (-,-) 
  g165468_dup/ZN         -       A1->ZN F     NAND2_X2       7 11.8    14    24     324    (-,-) 
  g172581/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    18     342    (-,-) 
  g159525/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     360    (-,-) 
  cpuregs_reg[10][25]/D  -       -      F     DFF_X1         1    -     -     0     360    (-,-) 
#------------------------------------------------------------------------------------------------



Path 248: VIOLATED (-150 ps) Setup Check with Pin cpuregs_reg[26][24]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[26][24]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     360                  
             Slack:=    -150                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175028/ZN -       A1->ZN F     NAND2_X2       1  4.1     8    15     235    (-,-) 
  add_1312_30_g179429/ZN -       A->ZN  F     XNOR2_X2       2  8.9    14    41     276    (-,-) 
  g195036/ZN             -       A1->ZN R     NAND2_X4       3 11.4    12    20     296    (-,-) 
  g195039/ZN             -       A1->ZN F     NAND2_X1       4  6.8    16    25     321    (-,-) 
  g195042/ZN             -       A2->ZN R     NAND2_X1       1  2.0    11    21     342    (-,-) 
  g159340/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     360    (-,-) 
  cpuregs_reg[26][24]/D  -       -      F     DFF_X1         1    -     -     0     360    (-,-) 
#------------------------------------------------------------------------------------------------



Path 249: VIOLATED (-150 ps) Setup Check with Pin cpuregs_reg[9][24]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[9][24]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      41                  
     Required Time:=     209                  
      Launch Clock:-       0                  
         Data Path:-     359                  
             Slack:=    -150                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175028/ZN -       A1->ZN F     NAND2_X2       1  4.1     8    15     235    (-,-) 
  add_1312_30_g179429/ZN -       A->ZN  F     XNOR2_X2       2  8.9    14    41     276    (-,-) 
  g179427/ZN             -       B1->ZN R     AOI21_X2       1  3.6    22    29     305    (-,-) 
  fopt179426/ZN          -       A->ZN  F     INV_X2         6 14.4    11    20     325    (-,-) 
  g160538/ZN             -       A1->ZN R     NAND2_X1       1  2.0    11    16     341    (-,-) 
  g159494/ZN             -       A->ZN  F     OAI21_X1       1  1.4    10    18     359    (-,-) 
  cpuregs_reg[9][24]/D   -       -      F     DFF_X1         1    -     -     0     359    (-,-) 
#------------------------------------------------------------------------------------------------



Path 250: VIOLATED (-150 ps) Setup Check with Pin cpuregs_reg[6][15]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     366                  
             Slack:=    -150                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN           -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN           -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173868/ZN           -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g173276/ZN           -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161181/ZN           -       A1->ZN F     NAND2_X4       1  23.3    15    22     300    (-,-) 
  g161076/ZN           -       A->ZN  R     INV_X16       64 119.6    20    31     330    (-,-) 
  g160870/ZN           -       A2->ZN F     NAND2_X1       1   1.8    10    16     346    (-,-) 
  g159879/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    20     366    (-,-) 
  cpuregs_reg[6][15]/D -       -      R     DFF_X1         1     -     -     0     366    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 251: VIOLATED (-150 ps) Setup Check with Pin cpuregs_reg[2][12]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     366                  
             Slack:=    -150                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN           -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN           -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173868/ZN           -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g173276/ZN           -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g173275/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     300    (-,-) 
  g161091/ZN           -       A->ZN  R     INV_X16       64 121.3    20    30     330    (-,-) 
  g160698/ZN           -       A2->ZN F     NAND2_X1       1   1.8    10    16     346    (-,-) 
  g159606/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    20     366    (-,-) 
  cpuregs_reg[2][12]/D -       -      R     DFF_X1         1     -     -     0     366    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 252: VIOLATED (-150 ps) Setup Check with Pin cpuregs_reg[28][31]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[28][31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     360                  
             Slack:=    -150                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175018/ZN -       A2->ZN F     NAND2_X1       1  4.1    11    20     240    (-,-) 
  add_1312_30_g7012/ZN   -       A->ZN  F     XNOR2_X2       1  5.9    14    40     280    (-,-) 
  g172988/ZN             -       B1->ZN R     AOI21_X4       2 10.1    26    32     312    (-,-) 
  fopt179868/ZN          -       A->ZN  F     INV_X4        13 26.0    12    20     332    (-,-) 
  g193947/ZN             -       A1->ZN R     NAND2_X1       1  1.9    10    16     348    (-,-) 
  g176452/ZN             -       A1->ZN F     NAND2_X1       1  1.4     7    12     360    (-,-) 
  cpuregs_reg[28][31]/D  -       -      F     DFF_X1         1    -     -     0     360    (-,-) 
#------------------------------------------------------------------------------------------------



Path 253: VIOLATED (-150 ps) Setup Check with Pin cpuregs_reg[24][31]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[24][31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     360                  
             Slack:=    -150                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175018/ZN -       A2->ZN F     NAND2_X1       1  4.1    11    20     240    (-,-) 
  add_1312_30_g7012/ZN   -       A->ZN  F     XNOR2_X2       1  5.9    14    40     280    (-,-) 
  g172988/ZN             -       B1->ZN R     AOI21_X4       2 10.1    26    32     312    (-,-) 
  fopt179868/ZN          -       A->ZN  F     INV_X4        13 26.0    12    20     332    (-,-) 
  g176719/ZN             -       A1->ZN R     NAND2_X1       1  1.9    10    16     348    (-,-) 
  g176718/ZN             -       A1->ZN F     NAND2_X1       1  1.4     7    12     360    (-,-) 
  cpuregs_reg[24][31]/D  -       -      F     DFF_X1         1    -     -     0     360    (-,-) 
#------------------------------------------------------------------------------------------------



Path 254: VIOLATED (-150 ps) Setup Check with Pin cpuregs_reg[20][31]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[20][31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     360                  
             Slack:=    -150                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175018/ZN -       A2->ZN F     NAND2_X1       1  4.1    11    20     240    (-,-) 
  add_1312_30_g7012/ZN   -       A->ZN  F     XNOR2_X2       1  5.9    14    40     280    (-,-) 
  g172988/ZN             -       B1->ZN R     AOI21_X4       2 10.1    26    32     312    (-,-) 
  fopt179868/ZN          -       A->ZN  F     INV_X4        13 26.0    12    20     332    (-,-) 
  g187497/ZN             -       A1->ZN R     NAND2_X1       1  1.9    10    16     348    (-,-) 
  g187496/ZN             -       A1->ZN F     NAND2_X1       1  1.4     7    12     360    (-,-) 
  cpuregs_reg[20][31]/D  -       -      F     DFF_X1         1    -     -     0     360    (-,-) 
#------------------------------------------------------------------------------------------------



Path 255: VIOLATED (-150 ps) Setup Check with Pin cpuregs_reg[20][24]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[20][24]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      41                  
     Required Time:=     209                  
      Launch Clock:-       0                  
         Data Path:-     359                  
             Slack:=    -150                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175028/ZN -       A1->ZN F     NAND2_X2       1  4.1     8    15     235    (-,-) 
  add_1312_30_g179429/ZN -       A->ZN  F     XNOR2_X2       2  8.9    14    41     276    (-,-) 
  g179427/ZN             -       B1->ZN R     AOI21_X2       1  3.6    22    29     305    (-,-) 
  fopt179426/ZN          -       A->ZN  F     INV_X2         6 14.4    11    20     325    (-,-) 
  g182751/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    16     341    (-,-) 
  g182750/ZN             -       A->ZN  F     OAI21_X1       1  1.4    10    18     359    (-,-) 
  cpuregs_reg[20][24]/D  -       -      F     DFF_X1         1    -     -     0     359    (-,-) 
#------------------------------------------------------------------------------------------------



Path 256: VIOLATED (-150 ps) Setup Check with Pin cpuregs_reg[12][31]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[12][31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     360                  
             Slack:=    -150                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175018/ZN -       A2->ZN F     NAND2_X1       1  4.1    11    20     240    (-,-) 
  add_1312_30_g7012/ZN   -       A->ZN  F     XNOR2_X2       1  5.9    14    40     280    (-,-) 
  g172988/ZN             -       B1->ZN R     AOI21_X4       2 10.1    26    32     312    (-,-) 
  fopt179868/ZN          -       A->ZN  F     INV_X4        13 26.0    12    20     332    (-,-) 
  g177315/ZN             -       A1->ZN R     NAND2_X1       1  1.9    10    16     348    (-,-) 
  g177314/ZN             -       A1->ZN F     NAND2_X1       1  1.4     7    12     360    (-,-) 
  cpuregs_reg[12][31]/D  -       -      F     DFF_X1         1    -     -     0     360    (-,-) 
#------------------------------------------------------------------------------------------------



Path 257: VIOLATED (-150 ps) Setup Check with Pin cpuregs_reg[8][31]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[8][31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     360                  
             Slack:=    -150                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175018/ZN -       A2->ZN F     NAND2_X1       1  4.1    11    20     240    (-,-) 
  add_1312_30_g7012/ZN   -       A->ZN  F     XNOR2_X2       1  5.9    14    40     280    (-,-) 
  g172988/ZN             -       B1->ZN R     AOI21_X4       2 10.1    26    32     312    (-,-) 
  fopt179868/ZN          -       A->ZN  F     INV_X4        13 26.0    12    20     332    (-,-) 
  g176567/ZN             -       A1->ZN R     NAND2_X1       1  1.9    10    16     348    (-,-) 
  g176566/ZN             -       A1->ZN F     NAND2_X1       1  1.4     7    12     360    (-,-) 
  cpuregs_reg[8][31]/D   -       -      F     DFF_X1         1    -     -     0     360    (-,-) 
#------------------------------------------------------------------------------------------------



Path 258: VIOLATED (-150 ps) Setup Check with Pin cpuregs_reg[2][24]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][24]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     366                  
             Slack:=    -150                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN           -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN           -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173868/ZN           -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g173276/ZN           -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g173275/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     300    (-,-) 
  g161091/ZN           -       A->ZN  R     INV_X16       64 121.3    20    30     330    (-,-) 
  g195040/ZN           -       A2->ZN F     NAND2_X1       1   1.8    10    16     346    (-,-) 
  g159617/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    20     366    (-,-) 
  cpuregs_reg[2][24]/D -       -      R     DFF_X1         1     -     -     0     366    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 259: VIOLATED (-150 ps) Setup Check with Pin cpuregs_reg[18][28]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][28]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     366                  
             Slack:=    -150                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN            -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN            -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173868/ZN            -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g173276/ZN            -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161183/ZN            -       A1->ZN F     NAND2_X4       1  23.3    14    22     300    (-,-) 
  g161089/ZN            -       A->ZN  R     INV_X16       64 119.8    20    30     330    (-,-) 
  g178681/ZN            -       A2->ZN F     NAND2_X1       1   1.8    10    16     346    (-,-) 
  g159742/ZN            -       A->ZN  R     OAI21_X1       1   1.4    17    20     366    (-,-) 
  cpuregs_reg[18][28]/D -       -      R     DFF_X1         1     -     -     0     366    (-,-) 
#------------------------------------------------------------------------------------------------



Path 260: VIOLATED (-150 ps) Setup Check with Pin cpuregs_reg[14][15]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[14][15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     366                  
             Slack:=    -150                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN            -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN            -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173869/ZN            -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g161290/ZN            -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161201/ZN            -       A1->ZN F     NAND2_X4       1  23.3    15    22     300    (-,-) 
  g161118/ZN            -       A->ZN  R     INV_X16       64 118.2    20    30     330    (-,-) 
  g160619/ZN            -       A2->ZN F     NAND2_X1       1   1.8    10    16     346    (-,-) 
  g159091/ZN            -       A->ZN  R     OAI21_X1       1   1.4    17    20     366    (-,-) 
  cpuregs_reg[14][15]/D -       -      R     DFF_X1         1     -     -     0     366    (-,-) 
#------------------------------------------------------------------------------------------------



Path 261: VIOLATED (-150 ps) Setup Check with Pin cpuregs_reg[6][27]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][27]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     366                  
             Slack:=    -150                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN           -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN           -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173868/ZN           -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g173276/ZN           -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161181/ZN           -       A1->ZN F     NAND2_X4       1  23.3    15    22     300    (-,-) 
  g161076/ZN           -       A->ZN  R     INV_X16       64 119.6    20    31     330    (-,-) 
  g172603/ZN           -       A2->ZN F     NAND2_X1       1   1.8     9    16     346    (-,-) 
  g159891/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     366    (-,-) 
  cpuregs_reg[6][27]/D -       -      R     DFF_X1         1     -     -     0     366    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 262: VIOLATED (-150 ps) Setup Check with Pin cpuregs_reg[3][24]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[3][24]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      41                  
     Required Time:=     209                  
      Launch Clock:-       0                  
         Data Path:-     359                  
             Slack:=    -150                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175028/ZN -       A1->ZN F     NAND2_X2       1  4.1     8    15     235    (-,-) 
  add_1312_30_g179429/ZN -       A->ZN  F     XNOR2_X2       2  8.9    14    41     276    (-,-) 
  g179427/ZN             -       B1->ZN R     AOI21_X2       1  3.6    22    29     305    (-,-) 
  fopt179426/ZN          -       A->ZN  F     INV_X2         6 14.4    11    20     325    (-,-) 
  g160010/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    16     341    (-,-) 
  g159220/ZN             -       A->ZN  F     OAI21_X1       1  1.4    10    18     359    (-,-) 
  cpuregs_reg[3][24]/D   -       -      F     DFF_X1         1    -     -     0     359    (-,-) 
#------------------------------------------------------------------------------------------------



Path 263: VIOLATED (-150 ps) Setup Check with Pin cpuregs_reg[2][23]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][23]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     366                  
             Slack:=    -150                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN           -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN           -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173868/ZN           -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g173276/ZN           -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g173275/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     300    (-,-) 
  g161091/ZN           -       A->ZN  R     INV_X16       64 121.3    20    30     330    (-,-) 
  g178564/ZN           -       A2->ZN F     NAND2_X1       1   1.8     9    16     346    (-,-) 
  g159618/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    20     366    (-,-) 
  cpuregs_reg[2][23]/D -       -      R     DFF_X1         1     -     -     0     366    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 264: VIOLATED (-150 ps) Setup Check with Pin reg_op2_reg[17]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_j_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) reg_op2_reg[17]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      41                  
     Required Time:=     209                  
      Launch Clock:-       0                  
         Data Path:-     359                  
             Slack:=    -150                  

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  decoded_imm_j_reg[1]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_j_reg[1]/QN -       CK->QN F     DFF_X1         2  4.9    16    71      71    (-,-) 
  g167355/ZN              -       A->ZN  R     INV_X2         4  8.4    13    23      94    (-,-) 
  g167353/ZN              -       A->ZN  F     INV_X2         3  6.8     6    11     105    (-,-) 
  g166215/ZN              -       A1->ZN F     AND2_X4        7 29.1    11    35     140    (-,-) 
  g165951/ZN              -       A1->ZN R     NAND2_X4       1  6.6    10    15     156    (-,-) 
  g165769/ZN              -       A->ZN  F     INV_X4         5 19.8     7    13     168    (-,-) 
  g165119/ZN              -       A1->ZN R     NAND2_X2       4 17.7    26    31     199    (-,-) 
  g190867/ZN              -       A->ZN  F     INV_X8        29 48.5    12    20     219    (-,-) 
  g163860/ZN              -       A1->ZN R     NAND2_X1       1  1.8    10    16     235    (-,-) 
  g162230/ZN              -       A1->ZN F     NAND4_X1       1  1.9    16    24     259    (-,-) 
  g162061/ZN              -       A2->ZN R     NOR2_X1        1  2.0    17    33     292    (-,-) 
  g161686/ZN              -       A2->ZN F     NAND2_X1       1  3.6    11    20     312    (-,-) 
  g161152/ZN              -       B2->ZN R     OAI21_X2       1  1.9    15    28     340    (-,-) 
  g159004/ZN              -       A1->ZN F     NAND3_X1       1  1.4    10    18     359    (-,-) 
  reg_op2_reg[17]/D       -       -      F     DFF_X1         1    -     -     0     359    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 265: VIOLATED (-150 ps) Setup Check with Pin cpuregs_reg[30][28]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][28]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     366                  
             Slack:=    -150                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN            -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN            -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173869/ZN            -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g161290/ZN            -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161196/ZN            -       A1->ZN F     NAND2_X4       1  23.3    14    22     300    (-,-) 
  g161102/ZN            -       A->ZN  R     INV_X16       64 118.2    20    30     330    (-,-) 
  g178680/ZN            -       A2->ZN F     NAND2_X1       1   1.8    10    16     346    (-,-) 
  g159592/ZN            -       A->ZN  R     OAI21_X1       1   1.4    17    20     366    (-,-) 
  cpuregs_reg[30][28]/D -       -      R     DFF_X1         1     -     -     0     366    (-,-) 
#------------------------------------------------------------------------------------------------



Path 266: VIOLATED (-150 ps) Setup Check with Pin cpuregs_reg[30][24]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][24]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     366                  
             Slack:=    -150                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN            -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN            -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173869/ZN            -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g161290/ZN            -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161196/ZN            -       A1->ZN F     NAND2_X4       1  23.3    14    22     300    (-,-) 
  g161102/ZN            -       A->ZN  R     INV_X16       64 118.2    20    30     330    (-,-) 
  g195038/ZN            -       A2->ZN F     NAND2_X1       1   1.8    10    16     346    (-,-) 
  g159588/ZN            -       A->ZN  R     OAI21_X1       1   1.4    17    20     366    (-,-) 
  cpuregs_reg[30][24]/D -       -      R     DFF_X1         1     -     -     0     366    (-,-) 
#------------------------------------------------------------------------------------------------



Path 267: VIOLATED (-150 ps) Setup Check with Pin cpuregs_reg[22][28]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][28]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     366                  
             Slack:=    -150                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN            -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN            -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173868/ZN            -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g173276/ZN            -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161207/ZN            -       A1->ZN F     NAND2_X4       1  23.3    14    22     300    (-,-) 
  g161135/ZN            -       A->ZN  R     INV_X16       64 118.1    20    30     330    (-,-) 
  g178683/ZN            -       A2->ZN F     NAND2_X1       1   1.8    10    16     346    (-,-) 
  g159812/ZN            -       A->ZN  R     OAI21_X1       1   1.4    17    20     366    (-,-) 
  cpuregs_reg[22][28]/D -       -      R     DFF_X1         1     -     -     0     366    (-,-) 
#------------------------------------------------------------------------------------------------



Path 268: VIOLATED (-150 ps) Setup Check with Pin cpuregs_reg[22][24]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][24]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     366                  
             Slack:=    -150                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN            -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN            -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173868/ZN            -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g173276/ZN            -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161207/ZN            -       A1->ZN F     NAND2_X4       1  23.3    14    22     300    (-,-) 
  g161135/ZN            -       A->ZN  R     INV_X16       64 118.1    20    30     330    (-,-) 
  g195041/ZN            -       A2->ZN F     NAND2_X1       1   1.8    10    16     346    (-,-) 
  g159805/ZN            -       A->ZN  R     OAI21_X1       1   1.4    17    20     366    (-,-) 
  cpuregs_reg[22][24]/D -       -      R     DFF_X1         1     -     -     0     366    (-,-) 
#------------------------------------------------------------------------------------------------



Path 269: VIOLATED (-150 ps) Setup Check with Pin cpuregs_reg[20][23]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[20][23]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      41                  
     Required Time:=     209                  
      Launch Clock:-       0                  
         Data Path:-     359                  
             Slack:=    -150                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175021/ZN -       A2->ZN F     NAND2_X1       1  4.1    12    20     240    (-,-) 
  add_1312_30_g7003/ZN   -       A->ZN  F     XNOR2_X2       1  6.0    12    40     280    (-,-) 
  g178562/ZN             -       A1->ZN R     NAND2_X4       2 12.5    13    20     300    (-,-) 
  g195487/ZN             -       A1->ZN F     NAND2_X4      14 23.5    16    23     322    (-,-) 
  g182749/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    19     341    (-,-) 
  g182748/ZN             -       A->ZN  F     OAI21_X1       1  1.4    10    18     359    (-,-) 
  cpuregs_reg[20][23]/D  -       -      F     DFF_X1         1    -     -     0     359    (-,-) 
#------------------------------------------------------------------------------------------------



Path 270: VIOLATED (-150 ps) Setup Check with Pin cpuregs_reg[18][23]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][23]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     366                  
             Slack:=    -150                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN            -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN            -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173868/ZN            -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g173276/ZN            -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161183/ZN            -       A1->ZN F     NAND2_X4       1  23.3    14    22     300    (-,-) 
  g161089/ZN            -       A->ZN  R     INV_X16       64 119.8    20    30     330    (-,-) 
  g178568/ZN            -       A2->ZN F     NAND2_X1       1   1.8     9    16     346    (-,-) 
  g159737/ZN            -       A->ZN  R     OAI21_X1       1   1.4    17    20     366    (-,-) 
  cpuregs_reg[18][23]/D -       -      R     DFF_X1         1     -     -     0     366    (-,-) 
#------------------------------------------------------------------------------------------------



Path 271: VIOLATED (-150 ps) Setup Check with Pin cpuregs_reg[16][24]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[16][24]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     359                  
             Slack:=    -150                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175028/ZN -       A1->ZN F     NAND2_X2       1  4.1     8    15     235    (-,-) 
  add_1312_30_g179429/ZN -       A->ZN  F     XNOR2_X2       2  8.9    14    41     276    (-,-) 
  g179427/ZN             -       B1->ZN R     AOI21_X2       1  3.6    22    29     305    (-,-) 
  fopt179426/ZN          -       A->ZN  F     INV_X2         6 14.4    11    20     325    (-,-) 
  g160658/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    16     341    (-,-) 
  g181920/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     359    (-,-) 
  cpuregs_reg[16][24]/D  -       -      F     DFF_X1         1    -     -     0     359    (-,-) 
#------------------------------------------------------------------------------------------------



Path 272: VIOLATED (-150 ps) Setup Check with Pin cpuregs_reg[14][23]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[14][23]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     366                  
             Slack:=    -150                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN            -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN            -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173869/ZN            -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g161290/ZN            -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161201/ZN            -       A1->ZN F     NAND2_X4       1  23.3    15    22     300    (-,-) 
  g161118/ZN            -       A->ZN  R     INV_X16       64 118.2    20    30     330    (-,-) 
  g178566/ZN            -       A2->ZN F     NAND2_X1       1   1.8     9    16     346    (-,-) 
  g159099/ZN            -       A->ZN  R     OAI21_X1       1   1.4    17    20     366    (-,-) 
  cpuregs_reg[14][23]/D -       -      R     DFF_X1         1     -     -     0     366    (-,-) 
#------------------------------------------------------------------------------------------------



Path 273: VIOLATED (-150 ps) Setup Check with Pin cpuregs_reg[6][16]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][16]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     366                  
             Slack:=    -150                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN           -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN           -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173868/ZN           -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g173276/ZN           -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161181/ZN           -       A1->ZN F     NAND2_X4       1  23.3    15    22     300    (-,-) 
  g161076/ZN           -       A->ZN  R     INV_X16       64 119.6    20    31     330    (-,-) 
  g160871/ZN           -       A2->ZN F     NAND2_X1       1   1.8     9    16     346    (-,-) 
  g159880/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     366    (-,-) 
  cpuregs_reg[6][16]/D -       -      R     DFF_X1         1     -     -     0     366    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 274: VIOLATED (-150 ps) Setup Check with Pin cpuregs_reg[2][27]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][27]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     366                  
             Slack:=    -150                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN           -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN           -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173868/ZN           -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g173276/ZN           -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g173275/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     300    (-,-) 
  g161091/ZN           -       A->ZN  R     INV_X16       64 121.3    20    30     330    (-,-) 
  g172602/ZN           -       A2->ZN F     NAND2_X1       1   1.8     9    16     346    (-,-) 
  g159622/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     366    (-,-) 
  cpuregs_reg[2][27]/D -       -      R     DFF_X1         1     -     -     0     366    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 275: VIOLATED (-150 ps) Setup Check with Pin cpuregs_reg[2][20]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][20]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     366                  
             Slack:=    -150                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN           -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN           -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173868/ZN           -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g173276/ZN           -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g173275/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     300    (-,-) 
  g161091/ZN           -       A->ZN  R     INV_X16       64 121.3    20    30     330    (-,-) 
  g191709/ZN           -       A2->ZN F     NAND2_X1       1   1.8     9    16     346    (-,-) 
  g159614/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     366    (-,-) 
  cpuregs_reg[2][20]/D -       -      R     DFF_X1         1     -     -     0     366    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 276: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[30][23]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][23]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     366                  
             Slack:=    -149                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN            -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN            -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173869/ZN            -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g161290/ZN            -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161196/ZN            -       A1->ZN F     NAND2_X4       1  23.3    14    22     300    (-,-) 
  g161102/ZN            -       A->ZN  R     INV_X16       64 118.2    20    30     330    (-,-) 
  g178569/ZN            -       A2->ZN F     NAND2_X1       1   1.8     9    16     346    (-,-) 
  g159587/ZN            -       A->ZN  R     OAI21_X1       1   1.4    17    20     366    (-,-) 
  cpuregs_reg[30][23]/D -       -      R     DFF_X1         1     -     -     0     366    (-,-) 
#------------------------------------------------------------------------------------------------



Path 277: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[14][28]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[14][28]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     366                  
             Slack:=    -149                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN            -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN            -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173869/ZN            -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g161290/ZN            -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161201/ZN            -       A1->ZN F     NAND2_X4       1  23.3    15    22     300    (-,-) 
  g161118/ZN            -       A->ZN  R     INV_X16       64 118.2    20    30     330    (-,-) 
  g172565/ZN            -       A2->ZN F     NAND2_X1       1   1.8     9    16     346    (-,-) 
  g159104/ZN            -       A->ZN  R     OAI21_X1       1   1.4    17    19     366    (-,-) 
  cpuregs_reg[14][28]/D -       -      R     DFF_X1         1     -     -     0     366    (-,-) 
#------------------------------------------------------------------------------------------------



Path 278: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[14][27]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[14][27]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     366                  
             Slack:=    -149                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN            -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN            -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173869/ZN            -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g161290/ZN            -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161201/ZN            -       A1->ZN F     NAND2_X4       1  23.3    15    22     300    (-,-) 
  g161118/ZN            -       A->ZN  R     INV_X16       64 118.2    20    30     330    (-,-) 
  g172601/ZN            -       A2->ZN F     NAND2_X1       1   1.8     9    16     346    (-,-) 
  g159103/ZN            -       A->ZN  R     OAI21_X1       1   1.4    17    19     366    (-,-) 
  cpuregs_reg[14][27]/D -       -      R     DFF_X1         1     -     -     0     366    (-,-) 
#------------------------------------------------------------------------------------------------



Path 279: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[2][16]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][16]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     366                  
             Slack:=    -149                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN           -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN           -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173868/ZN           -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g173276/ZN           -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g173275/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     300    (-,-) 
  g161091/ZN           -       A->ZN  R     INV_X16       64 121.3    20    30     330    (-,-) 
  g160704/ZN           -       A2->ZN F     NAND2_X1       1   1.8     9    16     346    (-,-) 
  g159610/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     366    (-,-) 
  cpuregs_reg[2][16]/D -       -      R     DFF_X1         1     -     -     0     366    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 280: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[18][16]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][16]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     366                  
             Slack:=    -149                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN            -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN            -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173868/ZN            -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g173276/ZN            -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161183/ZN            -       A1->ZN F     NAND2_X4       1  23.3    14    22     300    (-,-) 
  g161089/ZN            -       A->ZN  R     INV_X16       64 119.8    20    30     330    (-,-) 
  g160678/ZN            -       A2->ZN F     NAND2_X1       1   1.8     9    16     346    (-,-) 
  g159730/ZN            -       A->ZN  R     OAI21_X1       1   1.4    17    19     366    (-,-) 
  cpuregs_reg[18][16]/D -       -      R     DFF_X1         1     -     -     0     366    (-,-) 
#------------------------------------------------------------------------------------------------



Path 281: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[18][14]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     366                  
             Slack:=    -149                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN            -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN            -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173868/ZN            -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g173276/ZN            -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161183/ZN            -       A1->ZN F     NAND2_X4       1  23.3    14    22     300    (-,-) 
  g161089/ZN            -       A->ZN  R     INV_X16       64 119.8    20    30     330    (-,-) 
  g160674/ZN            -       A2->ZN F     NAND2_X1       1   1.8     9    16     346    (-,-) 
  g159728/ZN            -       A->ZN  R     OAI21_X1       1   1.4    17    19     366    (-,-) 
  cpuregs_reg[18][14]/D -       -      R     DFF_X1         1     -     -     0     366    (-,-) 
#------------------------------------------------------------------------------------------------



Path 282: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[18][12]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     366                  
             Slack:=    -149                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN            -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN            -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173868/ZN            -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g173276/ZN            -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161183/ZN            -       A1->ZN F     NAND2_X4       1  23.3    14    22     300    (-,-) 
  g161089/ZN            -       A->ZN  R     INV_X16       64 119.8    20    30     330    (-,-) 
  g160672/ZN            -       A2->ZN F     NAND2_X1       1   1.8     9    16     346    (-,-) 
  g159726/ZN            -       A->ZN  R     OAI21_X1       1   1.4    17    19     366    (-,-) 
  cpuregs_reg[18][12]/D -       -      R     DFF_X1         1     -     -     0     366    (-,-) 
#------------------------------------------------------------------------------------------------



Path 283: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[16][23]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[16][23]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     359                  
             Slack:=    -149                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175021/ZN -       A2->ZN F     NAND2_X1       1  4.1    12    20     240    (-,-) 
  add_1312_30_g7003/ZN   -       A->ZN  F     XNOR2_X2       1  6.0    12    40     280    (-,-) 
  g178562/ZN             -       A1->ZN R     NAND2_X4       2 12.5    13    20     300    (-,-) 
  g195487/ZN             -       A1->ZN F     NAND2_X4      14 23.5    16    23     322    (-,-) 
  g172345/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    19     341    (-,-) 
  g181919/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     359    (-,-) 
  cpuregs_reg[16][23]/D  -       -      F     DFF_X1         1    -     -     0     359    (-,-) 
#------------------------------------------------------------------------------------------------



Path 284: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[14][16]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[14][16]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     366                  
             Slack:=    -149                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN            -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN            -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173869/ZN            -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g161290/ZN            -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161201/ZN            -       A1->ZN F     NAND2_X4       1  23.3    15    22     300    (-,-) 
  g161118/ZN            -       A->ZN  R     INV_X16       64 118.2    20    30     330    (-,-) 
  g160620/ZN            -       A2->ZN F     NAND2_X1       1   1.8     9    16     346    (-,-) 
  g159092/ZN            -       A->ZN  R     OAI21_X1       1   1.4    17    19     366    (-,-) 
  cpuregs_reg[14][16]/D -       -      R     DFF_X1         1     -     -     0     366    (-,-) 
#------------------------------------------------------------------------------------------------



Path 285: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[14][12]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[14][12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     366                  
             Slack:=    -149                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN            -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN            -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173869/ZN            -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g161290/ZN            -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161201/ZN            -       A1->ZN F     NAND2_X4       1  23.3    15    22     300    (-,-) 
  g161118/ZN            -       A->ZN  R     INV_X16       64 118.2    20    30     330    (-,-) 
  g160616/ZN            -       A2->ZN F     NAND2_X1       1   1.8     9    16     346    (-,-) 
  g159088/ZN            -       A->ZN  R     OAI21_X1       1   1.4    17    19     366    (-,-) 
  cpuregs_reg[14][12]/D -       -      R     DFF_X1         1     -     -     0     366    (-,-) 
#------------------------------------------------------------------------------------------------



Path 286: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[10][15]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     366                  
             Slack:=    -149                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN            -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN            -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173869/ZN            -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g161290/ZN            -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161197/ZN            -       A1->ZN F     NAND2_X4       1  23.3    14    22     300    (-,-) 
  g161103/ZN            -       A->ZN  R     INV_X16       64 118.4    20    30     330    (-,-) 
  g160559/ZN            -       A2->ZN F     NAND2_X1       1   1.8    10    16     346    (-,-) 
  g159515/ZN            -       A->ZN  R     OAI21_X1       1   1.4    17    20     366    (-,-) 
  cpuregs_reg[10][15]/D -       -      R     DFF_X1         1     -     -     0     366    (-,-) 
#------------------------------------------------------------------------------------------------



Path 287: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[30][16]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][16]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN            -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN            -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173869/ZN            -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g161290/ZN            -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161196/ZN            -       A1->ZN F     NAND2_X4       1  23.3    14    22     300    (-,-) 
  g161102/ZN            -       A->ZN  R     INV_X16       64 118.2    20    30     330    (-,-) 
  g160931/ZN            -       A2->ZN F     NAND2_X1       1   1.8     9    16     346    (-,-) 
  g159580/ZN            -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[30][16]/D -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#------------------------------------------------------------------------------------------------



Path 288: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[26][23]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][23]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN            -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN            -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173869/ZN            -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g161290/ZN            -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161204/ZN            -       A1->ZN F     NAND2_X4       1  23.3    14    22     300    (-,-) 
  g161121/ZN            -       A->ZN  R     INV_X16       64 118.1    20    30     330    (-,-) 
  g178567/ZN            -       A2->ZN F     NAND2_X1       1   1.8     9    16     346    (-,-) 
  g159339/ZN            -       A->ZN  R     OAI21_X1       1   1.4    17    20     365    (-,-) 
  cpuregs_reg[26][23]/D -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#------------------------------------------------------------------------------------------------



Path 289: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[22][16]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][16]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN            -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN            -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173868/ZN            -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g173276/ZN            -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161207/ZN            -       A1->ZN F     NAND2_X4       1  23.3    14    22     300    (-,-) 
  g161135/ZN            -       A->ZN  R     INV_X16       64 118.1    20    30     330    (-,-) 
  g160761/ZN            -       A2->ZN F     NAND2_X1       1   1.8     9    16     346    (-,-) 
  g159793/ZN            -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[22][16]/D -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#------------------------------------------------------------------------------------------------



Path 290: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[22][14]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN            -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN            -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173868/ZN            -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g173276/ZN            -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161207/ZN            -       A1->ZN F     NAND2_X4       1  23.3    14    22     300    (-,-) 
  g161135/ZN            -       A->ZN  R     INV_X16       64 118.1    20    30     330    (-,-) 
  g160757/ZN            -       A2->ZN F     NAND2_X1       1   1.8     9    16     346    (-,-) 
  g159790/ZN            -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[22][14]/D -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#------------------------------------------------------------------------------------------------



Path 291: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[10][23]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][23]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN            -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN            -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173869/ZN            -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g161290/ZN            -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161197/ZN            -       A1->ZN F     NAND2_X4       1  23.3    14    22     300    (-,-) 
  g161103/ZN            -       A->ZN  R     INV_X16       64 118.4    20    30     330    (-,-) 
  g172351/ZN            -       A2->ZN F     NAND2_X1       1   1.8     9    16     346    (-,-) 
  g159523/ZN            -       A->ZN  R     OAI21_X1       1   1.4    17    20     365    (-,-) 
  cpuregs_reg[10][23]/D -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#------------------------------------------------------------------------------------------------



Path 292: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[10][10]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN            -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN            -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173869/ZN            -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g161290/ZN            -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161197/ZN            -       A1->ZN F     NAND2_X4       1  23.3    14    22     300    (-,-) 
  g161103/ZN            -       A->ZN  R     INV_X16       64 118.4    20    30     330    (-,-) 
  g189688/ZN            -       A2->ZN F     NAND2_X1       1   1.8     9    16     346    (-,-) 
  g159510/ZN            -       A->ZN  R     OAI21_X1       1   1.4    17    20     365    (-,-) 
  cpuregs_reg[10][10]/D -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#------------------------------------------------------------------------------------------------



Path 293: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[6][28]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][28]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN           -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN           -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173868/ZN           -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g173276/ZN           -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161181/ZN           -       A1->ZN F     NAND2_X4       1  23.3    15    22     300    (-,-) 
  g161076/ZN           -       A->ZN  R     INV_X16       64 119.6    20    31     330    (-,-) 
  g172567/ZN           -       A1->ZN F     NAND2_X1       1   1.8     9    16     346    (-,-) 
  g159892/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[6][28]/D -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 294: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[6][24]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][24]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN           -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN           -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173868/ZN           -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g173276/ZN           -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161181/ZN           -       A1->ZN F     NAND2_X4       1  23.3    15    22     300    (-,-) 
  g161076/ZN           -       A->ZN  R     INV_X16       64 119.6    20    31     330    (-,-) 
  g193705/ZN           -       A1->ZN F     NAND2_X1       1   1.8     9    16     346    (-,-) 
  g159888/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[6][24]/D -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 295: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[6][20]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][20]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN           -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN           -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173868/ZN           -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g173276/ZN           -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161181/ZN           -       A1->ZN F     NAND2_X4       1  23.3    15    22     300    (-,-) 
  g161076/ZN           -       A->ZN  R     INV_X16       64 119.6    20    31     330    (-,-) 
  g191713/ZN           -       A1->ZN F     NAND2_X1       1   1.8     9    16     346    (-,-) 
  g159884/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[6][20]/D -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 296: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[6][17]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][17]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN           -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN           -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173868/ZN           -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g173276/ZN           -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161181/ZN           -       A1->ZN F     NAND2_X4       1  23.3    15    22     300    (-,-) 
  g161076/ZN           -       A->ZN  R     INV_X16       64 119.6    20    31     330    (-,-) 
  g160872/ZN           -       A1->ZN F     NAND2_X1       1   1.8     9    16     346    (-,-) 
  g159881/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[6][17]/D -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 297: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[6][14]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN           -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN           -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173868/ZN           -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g173276/ZN           -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161181/ZN           -       A1->ZN F     NAND2_X4       1  23.3    15    22     300    (-,-) 
  g161076/ZN           -       A->ZN  R     INV_X16       64 119.6    20    31     330    (-,-) 
  g160869/ZN           -       A1->ZN F     NAND2_X1       1   1.8     9    16     346    (-,-) 
  g159878/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[6][14]/D -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 298: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[6][10]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN           -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN           -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173868/ZN           -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g173276/ZN           -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161181/ZN           -       A1->ZN F     NAND2_X4       1  23.3    15    22     300    (-,-) 
  g161076/ZN           -       A->ZN  R     INV_X16       64 119.6    20    31     330    (-,-) 
  g189697/ZN           -       A1->ZN F     NAND2_X1       1   1.8     9    16     346    (-,-) 
  g159874/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[6][10]/D -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 299: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[6][9]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN           -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN           -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173868/ZN           -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g173276/ZN           -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161181/ZN           -       A1->ZN F     NAND2_X4       1  23.3    15    22     300    (-,-) 
  g161076/ZN           -       A->ZN  R     INV_X16       64 119.6    20    31     330    (-,-) 
  g191933/ZN           -       A1->ZN F     NAND2_X1       1   1.8     9    16     346    (-,-) 
  g159873/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[6][9]/D  -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 300: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[6][6]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN           -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN           -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173868/ZN           -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g173276/ZN           -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161181/ZN           -       A1->ZN F     NAND2_X4       1  23.3    15    22     300    (-,-) 
  g161076/ZN           -       A->ZN  R     INV_X16       64 119.6    20    31     330    (-,-) 
  g185531/ZN           -       A1->ZN F     NAND2_X1       1   1.8     9    16     346    (-,-) 
  g159870/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[6][6]/D  -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 301: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[6][5]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN           -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN           -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173868/ZN           -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g173276/ZN           -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161181/ZN           -       A1->ZN F     NAND2_X4       1  23.3    15    22     300    (-,-) 
  g161076/ZN           -       A->ZN  R     INV_X16       64 119.6    20    31     330    (-,-) 
  g172715/ZN           -       A1->ZN F     NAND2_X1       1   1.8     9    16     346    (-,-) 
  g159869/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[6][5]/D  -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 302: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[6][3]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN           -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN           -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173868/ZN           -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g173276/ZN           -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161181/ZN           -       A1->ZN F     NAND2_X4       1  23.3    15    22     300    (-,-) 
  g161076/ZN           -       A->ZN  R     INV_X16       64 119.6    20    31     330    (-,-) 
  g160839/ZN           -       A1->ZN F     NAND2_X1       1   1.8     9    16     346    (-,-) 
  g159868/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[6][3]/D  -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 303: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[6][2]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN           -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN           -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173868/ZN           -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g173276/ZN           -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161181/ZN           -       A1->ZN F     NAND2_X4       1  23.3    15    22     300    (-,-) 
  g161076/ZN           -       A->ZN  R     INV_X16       64 119.6    20    31     330    (-,-) 
  g161002/ZN           -       A1->ZN F     NAND2_X1       1   1.8     9    16     346    (-,-) 
  g159979/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[6][2]/D  -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 304: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[6][1]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN           -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN           -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173868/ZN           -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g173276/ZN           -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161181/ZN           -       A1->ZN F     NAND2_X4       1  23.3    15    22     300    (-,-) 
  g161076/ZN           -       A->ZN  R     INV_X16       64 119.6    20    31     330    (-,-) 
  g160834/ZN           -       A1->ZN F     NAND2_X1       1   1.8     9    16     346    (-,-) 
  g159867/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[6][1]/D  -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 305: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[6][0]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN           -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN           -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173868/ZN           -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g173276/ZN           -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161181/ZN           -       A1->ZN F     NAND2_X4       1  23.3    15    22     300    (-,-) 
  g161076/ZN           -       A->ZN  R     INV_X16       64 119.6    20    31     330    (-,-) 
  g188531/ZN           -       A1->ZN F     NAND2_X1       1   1.8     9    16     346    (-,-) 
  g159978/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[6][0]/D  -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 306: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[4][24]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[4][24]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     359                  
             Slack:=    -149                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175028/ZN -       A1->ZN F     NAND2_X2       1  4.1     8    15     235    (-,-) 
  add_1312_30_g179429/ZN -       A->ZN  F     XNOR2_X2       2  8.9    14    41     276    (-,-) 
  g179427/ZN             -       B1->ZN R     AOI21_X2       1  3.6    22    29     305    (-,-) 
  fopt179426/ZN          -       A->ZN  F     INV_X2         6 14.4    11    20     325    (-,-) 
  g160795/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    16     341    (-,-) 
  g159828/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     359    (-,-) 
  cpuregs_reg[4][24]/D   -       -      F     DFF_X1         1    -     -     0     359    (-,-) 
#------------------------------------------------------------------------------------------------



Path 307: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[31][30]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[31][30]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  g175027/ZN             -       A2->ZN F     NAND3_X1       1  1.8    11    21     242    (-,-) 
  g175026/ZN             -       A->ZN  R     OAI221_X1      1  6.7    59    35     276    (-,-) 
  g163096/ZN             -       B1->ZN F     AOI21_X4       1 11.1    19    25     302    (-,-) 
  fopt179739/ZN          -       A->ZN  R     INV_X8        15 36.9    14    26     328    (-,-) 
  fopt179743/ZN          -       A->ZN  F     INV_X8        17 28.5     7    13     341    (-,-) 
  g179742/ZN             -       B1->ZN R     OAI21_X1       1  1.4    17    24     365    (-,-) 
  cpuregs_reg[31][30]/D  -       -      R     DFF_X1         1    -     -     0     365    (-,-) 
#------------------------------------------------------------------------------------------------



Path 308: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[31][29]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[31][29]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  g175024/ZN             -       A2->ZN F     NAND3_X1       1  1.8    11    21     242    (-,-) 
  g175023/ZN             -       A->ZN  R     OAI221_X1      1  6.7    59    35     276    (-,-) 
  g163095/ZN             -       B1->ZN F     AOI21_X4       1 11.1    19    25     302    (-,-) 
  fopt173205/ZN          -       A->ZN  R     INV_X8        15 36.9    14    26     328    (-,-) 
  fopt173202/ZN          -       A->ZN  F     INV_X8        17 28.5     7    13     341    (-,-) 
  g159469/ZN             -       B1->ZN R     OAI21_X1       1  1.4    17    24     365    (-,-) 
  cpuregs_reg[31][29]/D  -       -      R     DFF_X1         1    -     -     0     365    (-,-) 
#------------------------------------------------------------------------------------------------



Path 309: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[29][30]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[29][30]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  g175027/ZN             -       A2->ZN F     NAND3_X1       1  1.8    11    21     242    (-,-) 
  g175026/ZN             -       A->ZN  R     OAI221_X1      1  6.7    59    35     276    (-,-) 
  g163096/ZN             -       B1->ZN F     AOI21_X4       1 11.1    19    25     302    (-,-) 
  fopt179739/ZN          -       A->ZN  R     INV_X8        15 36.9    14    26     328    (-,-) 
  fopt179743/ZN          -       A->ZN  F     INV_X8        17 28.5     7    13     341    (-,-) 
  g159437/ZN             -       B1->ZN R     OAI21_X1       1  1.4    17    24     365    (-,-) 
  cpuregs_reg[29][30]/D  -       -      R     DFF_X1         1    -     -     0     365    (-,-) 
#------------------------------------------------------------------------------------------------



Path 310: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[29][29]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[29][29]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  g175024/ZN             -       A2->ZN F     NAND3_X1       1  1.8    11    21     242    (-,-) 
  g175023/ZN             -       A->ZN  R     OAI221_X1      1  6.7    59    35     276    (-,-) 
  g163095/ZN             -       B1->ZN F     AOI21_X4       1 11.1    19    25     302    (-,-) 
  fopt173205/ZN          -       A->ZN  R     INV_X8        15 36.9    14    26     328    (-,-) 
  fopt173202/ZN          -       A->ZN  F     INV_X8        17 28.5     7    13     341    (-,-) 
  g159435/ZN             -       B1->ZN R     OAI21_X1       1  1.4    17    24     365    (-,-) 
  cpuregs_reg[29][29]/D  -       -      R     DFF_X1         1    -     -     0     365    (-,-) 
#------------------------------------------------------------------------------------------------



Path 311: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[27][30]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[27][30]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  g175027/ZN             -       A2->ZN F     NAND3_X1       1  1.8    11    21     242    (-,-) 
  g175026/ZN             -       A->ZN  R     OAI221_X1      1  6.7    59    35     276    (-,-) 
  g163096/ZN             -       B1->ZN F     AOI21_X4       1 11.1    19    25     302    (-,-) 
  fopt179739/ZN          -       A->ZN  R     INV_X8        15 36.9    14    26     328    (-,-) 
  fopt179743/ZN          -       A->ZN  F     INV_X8        17 28.5     7    13     341    (-,-) 
  g179740/ZN             -       B1->ZN R     OAI21_X1       1  1.4    17    24     365    (-,-) 
  cpuregs_reg[27][30]/D  -       -      R     DFF_X1         1    -     -     0     365    (-,-) 
#------------------------------------------------------------------------------------------------



Path 312: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[27][29]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[27][29]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  g175024/ZN             -       A2->ZN F     NAND3_X1       1  1.8    11    21     242    (-,-) 
  g175023/ZN             -       A->ZN  R     OAI221_X1      1  6.7    59    35     276    (-,-) 
  g163095/ZN             -       B1->ZN F     AOI21_X4       1 11.1    19    25     302    (-,-) 
  fopt173205/ZN          -       A->ZN  R     INV_X8        15 36.9    14    26     328    (-,-) 
  fopt173202/ZN          -       A->ZN  F     INV_X8        17 28.5     7    13     341    (-,-) 
  g159375/ZN             -       B1->ZN R     OAI21_X1       1  1.4    17    24     365    (-,-) 
  cpuregs_reg[27][29]/D  -       -      R     DFF_X1         1    -     -     0     365    (-,-) 
#------------------------------------------------------------------------------------------------



Path 313: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[25][30]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][30]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  g175027/ZN             -       A2->ZN F     NAND3_X1       1  1.8    11    21     242    (-,-) 
  g175026/ZN             -       A->ZN  R     OAI221_X1      1  6.7    59    35     276    (-,-) 
  g163096/ZN             -       B1->ZN F     AOI21_X4       1 11.1    19    25     302    (-,-) 
  fopt179739/ZN          -       A->ZN  R     INV_X8        15 36.9    14    26     328    (-,-) 
  fopt179743/ZN          -       A->ZN  F     INV_X8        17 28.5     7    13     341    (-,-) 
  g159313/ZN             -       B1->ZN R     OAI21_X1       1  1.4    17    24     365    (-,-) 
  cpuregs_reg[25][30]/D  -       -      R     DFF_X1         1    -     -     0     365    (-,-) 
#------------------------------------------------------------------------------------------------



Path 314: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[25][29]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][29]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  g175024/ZN             -       A2->ZN F     NAND3_X1       1  1.8    11    21     242    (-,-) 
  g175023/ZN             -       A->ZN  R     OAI221_X1      1  6.7    59    35     276    (-,-) 
  g163095/ZN             -       B1->ZN F     AOI21_X4       1 11.1    19    25     302    (-,-) 
  fopt173205/ZN          -       A->ZN  R     INV_X8        15 36.9    14    26     328    (-,-) 
  fopt173202/ZN          -       A->ZN  F     INV_X8        17 28.5     7    13     341    (-,-) 
  g159310/ZN             -       B1->ZN R     OAI21_X1       1  1.4    17    24     365    (-,-) 
  cpuregs_reg[25][29]/D  -       -      R     DFF_X1         1    -     -     0     365    (-,-) 
#------------------------------------------------------------------------------------------------



Path 315: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[23][30]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][30]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  g175027/ZN             -       A2->ZN F     NAND3_X1       1  1.8    11    21     242    (-,-) 
  g175026/ZN             -       A->ZN  R     OAI221_X1      1  6.7    59    35     276    (-,-) 
  g163096/ZN             -       B1->ZN F     AOI21_X4       1 11.1    19    25     302    (-,-) 
  fopt179739/ZN          -       A->ZN  R     INV_X8        15 36.9    14    26     328    (-,-) 
  fopt179743/ZN          -       A->ZN  F     INV_X8        17 28.5     7    13     341    (-,-) 
  g159256/ZN             -       B1->ZN R     OAI21_X1       1  1.4    17    24     365    (-,-) 
  cpuregs_reg[23][30]/D  -       -      R     DFF_X1         1    -     -     0     365    (-,-) 
#------------------------------------------------------------------------------------------------



Path 316: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[23][29]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][29]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  g175024/ZN             -       A2->ZN F     NAND3_X1       1  1.8    11    21     242    (-,-) 
  g175023/ZN             -       A->ZN  R     OAI221_X1      1  6.7    59    35     276    (-,-) 
  g163095/ZN             -       B1->ZN F     AOI21_X4       1 11.1    19    25     302    (-,-) 
  fopt173205/ZN          -       A->ZN  R     INV_X8        15 36.9    14    26     328    (-,-) 
  fopt173202/ZN          -       A->ZN  F     INV_X8        17 28.5     7    13     341    (-,-) 
  g159255/ZN             -       B1->ZN R     OAI21_X1       1  1.4    17    24     365    (-,-) 
  cpuregs_reg[23][29]/D  -       -      R     DFF_X1         1    -     -     0     365    (-,-) 
#------------------------------------------------------------------------------------------------



Path 317: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[21][30]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][30]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  g175027/ZN             -       A2->ZN F     NAND3_X1       1  1.8    11    21     242    (-,-) 
  g175026/ZN             -       A->ZN  R     OAI221_X1      1  6.7    59    35     276    (-,-) 
  g163096/ZN             -       B1->ZN F     AOI21_X4       1 11.1    19    25     302    (-,-) 
  fopt179739/ZN          -       A->ZN  R     INV_X8        15 36.9    14    26     328    (-,-) 
  fopt179743/ZN          -       A->ZN  F     INV_X8        17 28.5     7    13     341    (-,-) 
  g179749/ZN             -       B1->ZN R     OAI21_X1       1  1.4    17    24     365    (-,-) 
  cpuregs_reg[21][30]/D  -       -      R     DFF_X1         1    -     -     0     365    (-,-) 
#------------------------------------------------------------------------------------------------



Path 318: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[21][29]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][29]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  g175024/ZN             -       A2->ZN F     NAND3_X1       1  1.8    11    21     242    (-,-) 
  g175023/ZN             -       A->ZN  R     OAI221_X1      1  6.7    59    35     276    (-,-) 
  g163095/ZN             -       B1->ZN F     AOI21_X4       1 11.1    19    25     302    (-,-) 
  fopt173205/ZN          -       A->ZN  R     INV_X8        15 36.9    14    26     328    (-,-) 
  fopt173202/ZN          -       A->ZN  F     INV_X8        17 28.5     7    13     341    (-,-) 
  g159563/ZN             -       B1->ZN R     OAI21_X1       1  1.4    17    24     365    (-,-) 
  cpuregs_reg[21][29]/D  -       -      R     DFF_X1         1    -     -     0     365    (-,-) 
#------------------------------------------------------------------------------------------------



Path 319: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[20][30]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][30]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  g175027/ZN             -       A2->ZN F     NAND3_X1       1  1.8    11    21     242    (-,-) 
  g175026/ZN             -       A->ZN  R     OAI221_X1      1  6.7    59    35     276    (-,-) 
  g163096/ZN             -       B1->ZN F     AOI21_X4       1 11.1    19    25     302    (-,-) 
  fopt179739/ZN          -       A->ZN  R     INV_X8        15 36.9    14    26     328    (-,-) 
  fopt179743/ZN          -       A->ZN  F     INV_X8        17 28.5     7    13     341    (-,-) 
  g189225/ZN             -       B1->ZN R     OAI21_X1       1  1.4    17    24     365    (-,-) 
  cpuregs_reg[20][30]/D  -       -      R     DFF_X1         1    -     -     0     365    (-,-) 
#------------------------------------------------------------------------------------------------



Path 320: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[20][29]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][29]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  g175024/ZN             -       A2->ZN F     NAND3_X1       1  1.8    11    21     242    (-,-) 
  g175023/ZN             -       A->ZN  R     OAI221_X1      1  6.7    59    35     276    (-,-) 
  g163095/ZN             -       B1->ZN F     AOI21_X4       1 11.1    19    25     302    (-,-) 
  fopt173205/ZN          -       A->ZN  R     INV_X8        15 36.9    14    26     328    (-,-) 
  fopt173202/ZN          -       A->ZN  F     INV_X8        17 28.5     7    13     341    (-,-) 
  g191914/ZN             -       B1->ZN R     OAI21_X1       1  1.4    17    24     365    (-,-) 
  cpuregs_reg[20][29]/D  -       -      R     DFF_X1         1    -     -     0     365    (-,-) 
#------------------------------------------------------------------------------------------------



Path 321: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[19][30]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][30]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  g175027/ZN             -       A2->ZN F     NAND3_X1       1  1.8    11    21     242    (-,-) 
  g175026/ZN             -       A->ZN  R     OAI221_X1      1  6.7    59    35     276    (-,-) 
  g163096/ZN             -       B1->ZN F     AOI21_X4       1 11.1    19    25     302    (-,-) 
  fopt179739/ZN          -       A->ZN  R     INV_X8        15 36.9    14    26     328    (-,-) 
  fopt179743/ZN          -       A->ZN  F     INV_X8        17 28.5     7    13     341    (-,-) 
  g159196/ZN             -       B1->ZN R     OAI21_X1       1  1.4    17    24     365    (-,-) 
  cpuregs_reg[19][30]/D  -       -      R     DFF_X1         1    -     -     0     365    (-,-) 
#------------------------------------------------------------------------------------------------



Path 322: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[19][29]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][29]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  g175024/ZN             -       A2->ZN F     NAND3_X1       1  1.8    11    21     242    (-,-) 
  g175023/ZN             -       A->ZN  R     OAI221_X1      1  6.7    59    35     276    (-,-) 
  g163095/ZN             -       B1->ZN F     AOI21_X4       1 11.1    19    25     302    (-,-) 
  fopt173205/ZN          -       A->ZN  R     INV_X8        15 36.9    14    26     328    (-,-) 
  fopt173202/ZN          -       A->ZN  F     INV_X8        17 28.5     7    13     341    (-,-) 
  g159195/ZN             -       B1->ZN R     OAI21_X1       1  1.4    17    24     365    (-,-) 
  cpuregs_reg[19][29]/D  -       -      R     DFF_X1         1    -     -     0     365    (-,-) 
#------------------------------------------------------------------------------------------------



Path 323: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[18][11]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN            -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN            -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173868/ZN            -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g173276/ZN            -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161183/ZN            -       A1->ZN F     NAND2_X4       1  23.3    14    22     300    (-,-) 
  g161089/ZN            -       A->ZN  R     INV_X16       64 119.8    20    30     330    (-,-) 
  g194882/ZN            -       A2->ZN F     NAND2_X1       1   1.8     9    16     346    (-,-) 
  g159725/ZN            -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[18][11]/D -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#------------------------------------------------------------------------------------------------



Path 324: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[17][30]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[17][30]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  g175027/ZN             -       A2->ZN F     NAND3_X1       1  1.8    11    21     242    (-,-) 
  g175026/ZN             -       A->ZN  R     OAI221_X1      1  6.7    59    35     276    (-,-) 
  g163096/ZN             -       B1->ZN F     AOI21_X4       1 11.1    19    25     302    (-,-) 
  fopt179739/ZN          -       A->ZN  R     INV_X8        15 36.9    14    26     328    (-,-) 
  fopt179743/ZN          -       A->ZN  F     INV_X8        17 28.5     7    13     341    (-,-) 
  g179748/ZN             -       B1->ZN R     OAI21_X1       1  1.4    17    24     365    (-,-) 
  cpuregs_reg[17][30]/D  -       -      R     DFF_X1         1    -     -     0     365    (-,-) 
#------------------------------------------------------------------------------------------------



Path 325: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[17][29]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[17][29]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  g175024/ZN             -       A2->ZN F     NAND3_X1       1  1.8    11    21     242    (-,-) 
  g175023/ZN             -       A->ZN  R     OAI221_X1      1  6.7    59    35     276    (-,-) 
  g163095/ZN             -       B1->ZN F     AOI21_X4       1 11.1    19    25     302    (-,-) 
  fopt173205/ZN          -       A->ZN  R     INV_X8        15 36.9    14    26     328    (-,-) 
  fopt173202/ZN          -       A->ZN  F     INV_X8        17 28.5     7    13     341    (-,-) 
  g159164/ZN             -       B1->ZN R     OAI21_X1       1  1.4    17    24     365    (-,-) 
  cpuregs_reg[17][29]/D  -       -      R     DFF_X1         1    -     -     0     365    (-,-) 
#------------------------------------------------------------------------------------------------



Path 326: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[16][30]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][30]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  g175027/ZN             -       A2->ZN F     NAND3_X1       1  1.8    11    21     242    (-,-) 
  g175026/ZN             -       A->ZN  R     OAI221_X1      1  6.7    59    35     276    (-,-) 
  g163096/ZN             -       B1->ZN F     AOI21_X4       1 11.1    19    25     302    (-,-) 
  fopt179739/ZN          -       A->ZN  R     INV_X8        15 36.9    14    26     328    (-,-) 
  fopt179743/ZN          -       A->ZN  F     INV_X8        17 28.5     7    13     341    (-,-) 
  g184159/ZN             -       B1->ZN R     OAI21_X1       1  1.4    17    24     365    (-,-) 
  cpuregs_reg[16][30]/D  -       -      R     DFF_X1         1    -     -     0     365    (-,-) 
#------------------------------------------------------------------------------------------------



Path 327: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[16][29]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][29]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  g175024/ZN             -       A2->ZN F     NAND3_X1       1  1.8    11    21     242    (-,-) 
  g175023/ZN             -       A->ZN  R     OAI221_X1      1  6.7    59    35     276    (-,-) 
  g163095/ZN             -       B1->ZN F     AOI21_X4       1 11.1    19    25     302    (-,-) 
  fopt173205/ZN          -       A->ZN  R     INV_X8        15 36.9    14    26     328    (-,-) 
  fopt173202/ZN          -       A->ZN  F     INV_X8        17 28.5     7    13     341    (-,-) 
  g184157/ZN             -       B1->ZN R     OAI21_X1       1  1.4    17    24     365    (-,-) 
  cpuregs_reg[16][29]/D  -       -      R     DFF_X1         1    -     -     0     365    (-,-) 
#------------------------------------------------------------------------------------------------



Path 328: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[15][30]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[15][30]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  g175027/ZN             -       A2->ZN F     NAND3_X1       1  1.8    11    21     242    (-,-) 
  g175026/ZN             -       A->ZN  R     OAI221_X1      1  6.7    59    35     276    (-,-) 
  g163096/ZN             -       B1->ZN F     AOI21_X4       1 11.1    19    25     302    (-,-) 
  fopt179739/ZN          -       A->ZN  R     INV_X8        15 36.9    14    26     328    (-,-) 
  fopt179743/ZN          -       A->ZN  F     INV_X8        17 28.5     7    13     341    (-,-) 
  g179744/ZN             -       B1->ZN R     OAI21_X1       1  1.4    17    24     365    (-,-) 
  cpuregs_reg[15][30]/D  -       -      R     DFF_X1         1    -     -     0     365    (-,-) 
#------------------------------------------------------------------------------------------------



Path 329: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[15][29]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[15][29]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  g175024/ZN             -       A2->ZN F     NAND3_X1       1  1.8    11    21     242    (-,-) 
  g175023/ZN             -       A->ZN  R     OAI221_X1      1  6.7    59    35     276    (-,-) 
  g163095/ZN             -       B1->ZN F     AOI21_X4       1 11.1    19    25     302    (-,-) 
  fopt173205/ZN          -       A->ZN  R     INV_X8        15 36.9    14    26     328    (-,-) 
  fopt173202/ZN          -       A->ZN  F     INV_X8        17 28.5     7    13     341    (-,-) 
  g159135/ZN             -       B1->ZN R     OAI21_X1       1  1.4    17    24     365    (-,-) 
  cpuregs_reg[15][29]/D  -       -      R     DFF_X1         1    -     -     0     365    (-,-) 
#------------------------------------------------------------------------------------------------



Path 330: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[13][30]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[13][30]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  g175027/ZN             -       A2->ZN F     NAND3_X1       1  1.8    11    21     242    (-,-) 
  g175026/ZN             -       A->ZN  R     OAI221_X1      1  6.7    59    35     276    (-,-) 
  g163096/ZN             -       B1->ZN F     AOI21_X4       1 11.1    19    25     302    (-,-) 
  fopt179739/ZN          -       A->ZN  R     INV_X8        15 36.9    14    26     328    (-,-) 
  fopt179743/ZN          -       A->ZN  F     INV_X8        17 28.5     7    13     341    (-,-) 
  g179747/ZN             -       B1->ZN R     OAI21_X1       1  1.4    17    24     365    (-,-) 
  cpuregs_reg[13][30]/D  -       -      R     DFF_X1         1    -     -     0     365    (-,-) 
#------------------------------------------------------------------------------------------------



Path 331: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[13][29]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[13][29]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  g175024/ZN             -       A2->ZN F     NAND3_X1       1  1.8    11    21     242    (-,-) 
  g175023/ZN             -       A->ZN  R     OAI221_X1      1  6.7    59    35     276    (-,-) 
  g163095/ZN             -       B1->ZN F     AOI21_X4       1 11.1    19    25     302    (-,-) 
  fopt173205/ZN          -       A->ZN  R     INV_X8        15 36.9    14    26     328    (-,-) 
  fopt173202/ZN          -       A->ZN  F     INV_X8        17 28.5     7    13     341    (-,-) 
  g159075/ZN             -       B1->ZN R     OAI21_X1       1  1.4    17    24     365    (-,-) 
  cpuregs_reg[13][29]/D  -       -      R     DFF_X1         1    -     -     0     365    (-,-) 
#------------------------------------------------------------------------------------------------



Path 332: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[11][30]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[11][30]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  g175027/ZN             -       A2->ZN F     NAND3_X1       1  1.8    11    21     242    (-,-) 
  g175026/ZN             -       A->ZN  R     OAI221_X1      1  6.7    59    35     276    (-,-) 
  g163096/ZN             -       B1->ZN F     AOI21_X4       1 11.1    19    25     302    (-,-) 
  fopt179739/ZN          -       A->ZN  R     INV_X8        15 36.9    14    26     328    (-,-) 
  fopt179743/ZN          -       A->ZN  F     INV_X8        17 28.5     7    13     341    (-,-) 
  g179750/ZN             -       B1->ZN R     OAI21_X1       1  1.4    17    24     365    (-,-) 
  cpuregs_reg[11][30]/D  -       -      R     DFF_X1         1    -     -     0     365    (-,-) 
#------------------------------------------------------------------------------------------------



Path 333: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[11][29]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[11][29]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  g175024/ZN             -       A2->ZN F     NAND3_X1       1  1.8    11    21     242    (-,-) 
  g175023/ZN             -       A->ZN  R     OAI221_X1      1  6.7    59    35     276    (-,-) 
  g163095/ZN             -       B1->ZN F     AOI21_X4       1 11.1    19    25     302    (-,-) 
  fopt173205/ZN          -       A->ZN  R     INV_X8        15 36.9    14    26     328    (-,-) 
  fopt173202/ZN          -       A->ZN  F     INV_X8        17 28.5     7    13     341    (-,-) 
  g159045/ZN             -       B1->ZN R     OAI21_X1       1  1.4    17    24     365    (-,-) 
  cpuregs_reg[11][29]/D  -       -      R     DFF_X1         1    -     -     0     365    (-,-) 
#------------------------------------------------------------------------------------------------



Path 334: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[10][28]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][28]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN            -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN            -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173869/ZN            -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g161290/ZN            -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161197/ZN            -       A1->ZN F     NAND2_X4       1  23.3    14    22     300    (-,-) 
  g161103/ZN            -       A->ZN  R     INV_X16       64 118.4    20    30     330    (-,-) 
  g172563/ZN            -       A2->ZN F     NAND2_X1       1   1.8     9    16     346    (-,-) 
  g159528/ZN            -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[10][28]/D -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#------------------------------------------------------------------------------------------------



Path 335: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[10][27]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][27]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN            -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN            -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173869/ZN            -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g161290/ZN            -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161197/ZN            -       A1->ZN F     NAND2_X4       1  23.3    14    22     300    (-,-) 
  g161103/ZN            -       A->ZN  R     INV_X16       64 118.4    20    30     330    (-,-) 
  g172599/ZN            -       A2->ZN F     NAND2_X1       1   1.8     9    16     346    (-,-) 
  g159526/ZN            -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[10][27]/D -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#------------------------------------------------------------------------------------------------



Path 336: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[7][30]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][30]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  g175027/ZN             -       A2->ZN F     NAND3_X1       1  1.8    11    21     242    (-,-) 
  g175026/ZN             -       A->ZN  R     OAI221_X1      1  6.7    59    35     276    (-,-) 
  g163096/ZN             -       B1->ZN F     AOI21_X4       1 11.1    19    25     302    (-,-) 
  fopt179739/ZN          -       A->ZN  R     INV_X8        15 36.9    14    26     328    (-,-) 
  fopt179743/ZN          -       A->ZN  F     INV_X8        17 28.5     7    13     341    (-,-) 
  g179745/ZN             -       B1->ZN R     OAI21_X1       1  1.4    17    24     365    (-,-) 
  cpuregs_reg[7][30]/D   -       -      R     DFF_X1         1    -     -     0     365    (-,-) 
#------------------------------------------------------------------------------------------------



Path 337: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[7][29]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][29]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  g175024/ZN             -       A2->ZN F     NAND3_X1       1  1.8    11    21     242    (-,-) 
  g175023/ZN             -       A->ZN  R     OAI221_X1      1  6.7    59    35     276    (-,-) 
  g163095/ZN             -       B1->ZN F     AOI21_X4       1 11.1    19    25     302    (-,-) 
  fopt173205/ZN          -       A->ZN  R     INV_X8        15 36.9    14    26     328    (-,-) 
  fopt173202/ZN          -       A->ZN  F     INV_X8        17 28.5     7    13     341    (-,-) 
  g159439/ZN             -       B1->ZN R     OAI21_X1       1  1.4    17    24     365    (-,-) 
  cpuregs_reg[7][29]/D   -       -      R     DFF_X1         1    -     -     0     365    (-,-) 
#------------------------------------------------------------------------------------------------



Path 338: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[5][30]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][30]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  g175027/ZN             -       A2->ZN F     NAND3_X1       1  1.8    11    21     242    (-,-) 
  g175026/ZN             -       A->ZN  R     OAI221_X1      1  6.7    59    35     276    (-,-) 
  g163096/ZN             -       B1->ZN F     AOI21_X4       1 11.1    19    25     302    (-,-) 
  fopt179739/ZN          -       A->ZN  R     INV_X8        15 36.9    14    26     328    (-,-) 
  fopt179743/ZN          -       A->ZN  F     INV_X8        17 28.5     7    13     341    (-,-) 
  g179746/ZN             -       B1->ZN R     OAI21_X1       1  1.4    17    24     365    (-,-) 
  cpuregs_reg[5][30]/D   -       -      R     DFF_X1         1    -     -     0     365    (-,-) 
#------------------------------------------------------------------------------------------------



Path 339: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[5][29]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][29]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  g175024/ZN             -       A2->ZN F     NAND3_X1       1  1.8    11    21     242    (-,-) 
  g175023/ZN             -       A->ZN  R     OAI221_X1      1  6.7    59    35     276    (-,-) 
  g163095/ZN             -       B1->ZN F     AOI21_X4       1 11.1    19    25     302    (-,-) 
  fopt173205/ZN          -       A->ZN  R     INV_X8        15 36.9    14    26     328    (-,-) 
  fopt173202/ZN          -       A->ZN  F     INV_X8        17 28.5     7    13     341    (-,-) 
  g159315/ZN             -       B1->ZN R     OAI21_X1       1  1.4    17    24     365    (-,-) 
  cpuregs_reg[5][29]/D   -       -      R     DFF_X1         1    -     -     0     365    (-,-) 
#------------------------------------------------------------------------------------------------



Path 340: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[4][30]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][30]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  g175027/ZN             -       A2->ZN F     NAND3_X1       1  1.8    11    21     242    (-,-) 
  g175026/ZN             -       A->ZN  R     OAI221_X1      1  6.7    59    35     276    (-,-) 
  g163096/ZN             -       B1->ZN F     AOI21_X4       1 11.1    19    25     302    (-,-) 
  fopt179739/ZN          -       A->ZN  R     INV_X8        15 36.9    14    26     328    (-,-) 
  fopt179743/ZN          -       A->ZN  F     INV_X8        17 28.5     7    13     341    (-,-) 
  g194991/ZN             -       B1->ZN R     OAI21_X1       1  1.4    17    24     365    (-,-) 
  cpuregs_reg[4][30]/D   -       -      R     DFF_X1         1    -     -     0     365    (-,-) 
#------------------------------------------------------------------------------------------------



Path 341: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[4][29]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][29]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  g175024/ZN             -       A2->ZN F     NAND3_X1       1  1.8    11    21     242    (-,-) 
  g175023/ZN             -       A->ZN  R     OAI221_X1      1  6.7    59    35     276    (-,-) 
  g163095/ZN             -       B1->ZN F     AOI21_X4       1 11.1    19    25     302    (-,-) 
  fopt173205/ZN          -       A->ZN  R     INV_X8        15 36.9    14    26     328    (-,-) 
  fopt173202/ZN          -       A->ZN  F     INV_X8        17 28.5     7    13     341    (-,-) 
  g194994/ZN             -       B1->ZN R     OAI21_X1       1  1.4    17    24     365    (-,-) 
  cpuregs_reg[4][29]/D   -       -      R     DFF_X1         1    -     -     0     365    (-,-) 
#------------------------------------------------------------------------------------------------



Path 342: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[1][30]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][30]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  g175027/ZN             -       A2->ZN F     NAND3_X1       1  1.8    11    21     242    (-,-) 
  g175026/ZN             -       A->ZN  R     OAI221_X1      1  6.7    59    35     276    (-,-) 
  g163096/ZN             -       B1->ZN F     AOI21_X4       1 11.1    19    25     302    (-,-) 
  fopt179739/ZN          -       A->ZN  R     INV_X8        15 36.9    14    26     328    (-,-) 
  fopt179743/ZN          -       A->ZN  F     INV_X8        17 28.5     7    13     341    (-,-) 
  g195128/ZN             -       B1->ZN R     OAI21_X1       1  1.4    17    24     365    (-,-) 
  cpuregs_reg[1][30]/D   -       -      R     DFF_X1         1    -     -     0     365    (-,-) 
#------------------------------------------------------------------------------------------------



Path 343: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[1][29]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][29]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  g175024/ZN             -       A2->ZN F     NAND3_X1       1  1.8    11    21     242    (-,-) 
  g175023/ZN             -       A->ZN  R     OAI221_X1      1  6.7    59    35     276    (-,-) 
  g163095/ZN             -       B1->ZN F     AOI21_X4       1 11.1    19    25     302    (-,-) 
  fopt173205/ZN          -       A->ZN  R     INV_X8        15 36.9    14    26     328    (-,-) 
  fopt173202/ZN          -       A->ZN  F     INV_X8        17 28.5     7    13     341    (-,-) 
  g194108/ZN             -       B1->ZN R     OAI21_X1       1  1.4    17    24     365    (-,-) 
  cpuregs_reg[1][29]/D   -       -      R     DFF_X1         1    -     -     0     365    (-,-) 
#------------------------------------------------------------------------------------------------



Path 344: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[26][16]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][16]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN            -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN            -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173869/ZN            -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g161290/ZN            -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161204/ZN            -       A1->ZN F     NAND2_X4       1  23.3    14    22     300    (-,-) 
  g161121/ZN            -       A->ZN  R     INV_X16       64 118.1    20    30     330    (-,-) 
  g160844/ZN            -       A2->ZN F     NAND2_X1       1   1.8     9    16     346    (-,-) 
  g159332/ZN            -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[26][16]/D -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#------------------------------------------------------------------------------------------------



Path 345: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[26][12]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN            -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN            -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173869/ZN            -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g161290/ZN            -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161204/ZN            -       A1->ZN F     NAND2_X4       1  23.3    14    22     300    (-,-) 
  g161121/ZN            -       A->ZN  R     INV_X16       64 118.1    20    30     330    (-,-) 
  g160838/ZN            -       A2->ZN F     NAND2_X1       1   1.8     9    16     346    (-,-) 
  g159328/ZN            -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[26][12]/D -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#------------------------------------------------------------------------------------------------



Path 346: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[22][23]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][23]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN            -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN            -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173868/ZN            -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g173276/ZN            -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161207/ZN            -       A1->ZN F     NAND2_X4       1  23.3    14    22     300    (-,-) 
  g161135/ZN            -       A->ZN  R     INV_X16       64 118.1    20    30     330    (-,-) 
  g178573/ZN            -       A2->ZN F     NAND2_X1       1   1.8     9    16     346    (-,-) 
  g159804/ZN            -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[22][23]/D -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#------------------------------------------------------------------------------------------------



Path 347: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[18][27]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][27]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN            -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN            -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173868/ZN            -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g173276/ZN            -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161183/ZN            -       A1->ZN F     NAND2_X4       1  23.3    14    22     300    (-,-) 
  g161089/ZN            -       A->ZN  R     INV_X16       64 119.8    20    30     330    (-,-) 
  g190037/ZN            -       A1->ZN F     NAND2_X1       1   1.8     9    16     346    (-,-) 
  g159741/ZN            -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[18][27]/D -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#------------------------------------------------------------------------------------------------



Path 348: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[18][24]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][24]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN            -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN            -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173868/ZN            -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g173276/ZN            -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161183/ZN            -       A1->ZN F     NAND2_X4       1  23.3    14    22     300    (-,-) 
  g161089/ZN            -       A->ZN  R     INV_X16       64 119.8    20    30     330    (-,-) 
  g193709/ZN            -       A1->ZN F     NAND2_X1       1   1.8     9    16     346    (-,-) 
  g159738/ZN            -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[18][24]/D -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#------------------------------------------------------------------------------------------------



Path 349: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[18][20]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][20]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN            -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN            -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173868/ZN            -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g173276/ZN            -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161183/ZN            -       A1->ZN F     NAND2_X4       1  23.3    14    22     300    (-,-) 
  g161089/ZN            -       A->ZN  R     INV_X16       64 119.8    20    30     330    (-,-) 
  g193762/ZN            -       A1->ZN F     NAND2_X1       1   1.8     9    16     346    (-,-) 
  g159734/ZN            -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[18][20]/D -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#------------------------------------------------------------------------------------------------



Path 350: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[18][15]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN            -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN            -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173868/ZN            -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g173276/ZN            -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161183/ZN            -       A1->ZN F     NAND2_X4       1  23.3    14    22     300    (-,-) 
  g161089/ZN            -       A->ZN  R     INV_X16       64 119.8    20    30     330    (-,-) 
  g160676/ZN            -       A1->ZN F     NAND2_X1       1   1.8     9    16     346    (-,-) 
  g159729/ZN            -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[18][15]/D -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#------------------------------------------------------------------------------------------------



Path 351: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[18][10]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN            -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN            -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173868/ZN            -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g173276/ZN            -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161183/ZN            -       A1->ZN F     NAND2_X4       1  23.3    14    22     300    (-,-) 
  g161089/ZN            -       A->ZN  R     INV_X16       64 119.8    20    30     330    (-,-) 
  g195056/ZN            -       A1->ZN F     NAND2_X1       1   1.8     9    16     346    (-,-) 
  g159724/ZN            -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[18][10]/D -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#------------------------------------------------------------------------------------------------



Path 352: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[18][9]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN           -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN           -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173868/ZN           -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g173276/ZN           -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161183/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     300    (-,-) 
  g161089/ZN           -       A->ZN  R     INV_X16       64 119.8    20    30     330    (-,-) 
  g191929/ZN           -       A1->ZN F     NAND2_X1       1   1.8     9    16     346    (-,-) 
  g159723/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[18][9]/D -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 353: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[18][5]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN           -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN           -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173868/ZN           -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g173276/ZN           -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161183/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     300    (-,-) 
  g161089/ZN           -       A->ZN  R     INV_X16       64 119.8    20    30     330    (-,-) 
  g172714/ZN           -       A1->ZN F     NAND2_X1       1   1.8     9    16     346    (-,-) 
  g159718/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[18][5]/D -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 354: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[18][4]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN           -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN           -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173868/ZN           -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g173276/ZN           -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161183/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     300    (-,-) 
  g161089/ZN           -       A->ZN  R     INV_X16       64 119.8    20    30     330    (-,-) 
  g160662/ZN           -       A1->ZN F     NAND2_X1       1   1.8     9    16     346    (-,-) 
  g159719/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[18][4]/D -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 355: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[18][3]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN           -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN           -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173868/ZN           -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g173276/ZN           -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161183/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     300    (-,-) 
  g161089/ZN           -       A->ZN  R     INV_X16       64 119.8    20    30     330    (-,-) 
  g160661/ZN           -       A1->ZN F     NAND2_X1       1   1.8     9    16     346    (-,-) 
  g159717/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[18][3]/D -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 356: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[18][2]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN           -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN           -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173868/ZN           -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g173276/ZN           -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161183/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     300    (-,-) 
  g161089/ZN           -       A->ZN  R     INV_X16       64 119.8    20    30     330    (-,-) 
  g160999/ZN           -       A1->ZN F     NAND2_X1       1   1.8     9    16     346    (-,-) 
  g159966/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[18][2]/D -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 357: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[18][1]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN           -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN           -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173868/ZN           -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g173276/ZN           -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161183/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     300    (-,-) 
  g161089/ZN           -       A->ZN  R     INV_X16       64 119.8    20    30     330    (-,-) 
  g160660/ZN           -       A1->ZN F     NAND2_X1       1   1.8     9    16     346    (-,-) 
  g159716/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[18][1]/D -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 358: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[18][0]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN           -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN           -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173868/ZN           -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g173276/ZN           -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161183/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     300    (-,-) 
  g161089/ZN           -       A->ZN  R     INV_X16       64 119.8    20    30     330    (-,-) 
  g172121/ZN           -       A1->ZN F     NAND2_X1       1   1.8     9    16     346    (-,-) 
  g159965/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[18][0]/D -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 359: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[10][16]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][16]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN            -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN            -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173869/ZN            -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g161290/ZN            -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161197/ZN            -       A1->ZN F     NAND2_X4       1  23.3    14    22     300    (-,-) 
  g161103/ZN            -       A->ZN  R     INV_X16       64 118.4    20    30     330    (-,-) 
  g160560/ZN            -       A2->ZN F     NAND2_X1       1   1.8     9    16     346    (-,-) 
  g159516/ZN            -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[10][16]/D -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#------------------------------------------------------------------------------------------------



Path 360: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[10][12]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN            -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN            -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173869/ZN            -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g161290/ZN            -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161197/ZN            -       A1->ZN F     NAND2_X4       1  23.3    14    22     300    (-,-) 
  g161103/ZN            -       A->ZN  R     INV_X16       64 118.4    20    30     330    (-,-) 
  g160556/ZN            -       A2->ZN F     NAND2_X1       1   1.8     9    16     346    (-,-) 
  g159512/ZN            -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[10][12]/D -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#------------------------------------------------------------------------------------------------



Path 361: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[6][30]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][30]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN           -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN           -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173868/ZN           -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g173276/ZN           -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161181/ZN           -       A1->ZN F     NAND2_X4       1  23.3    15    22     300    (-,-) 
  g161076/ZN           -       A->ZN  R     INV_X16       64 119.6    20    31     330    (-,-) 
  g160885/ZN           -       A2->ZN F     NAND2_X1       1   1.8     8    16     346    (-,-) 
  g159895/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[6][30]/D -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 362: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[6][29]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][29]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN           -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN           -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173868/ZN           -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g173276/ZN           -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161181/ZN           -       A1->ZN F     NAND2_X4       1  23.3    15    22     300    (-,-) 
  g161076/ZN           -       A->ZN  R     INV_X16       64 119.6    20    31     330    (-,-) 
  g160883/ZN           -       A2->ZN F     NAND2_X1       1   1.8     8    16     346    (-,-) 
  g159893/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[6][29]/D -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 363: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[2][28]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][28]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN           -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN           -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173868/ZN           -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g173276/ZN           -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g173275/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     300    (-,-) 
  g161091/ZN           -       A->ZN  R     INV_X16       64 121.3    20    30     330    (-,-) 
  g172566/ZN           -       A1->ZN F     NAND2_X1       1   1.8     9    16     346    (-,-) 
  g159621/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[2][28]/D -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 364: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[2][17]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][17]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN           -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN           -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173868/ZN           -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g173276/ZN           -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g173275/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     300    (-,-) 
  g161091/ZN           -       A->ZN  R     INV_X16       64 121.3    20    30     330    (-,-) 
  g160705/ZN           -       A1->ZN F     NAND2_X1       1   1.8     9    16     346    (-,-) 
  g159612/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[2][17]/D -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 365: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[2][15]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN           -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN           -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173868/ZN           -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g173276/ZN           -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g173275/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     300    (-,-) 
  g161091/ZN           -       A->ZN  R     INV_X16       64 121.3    20    30     330    (-,-) 
  g160703/ZN           -       A1->ZN F     NAND2_X1       1   1.8     9    16     346    (-,-) 
  g159609/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[2][15]/D -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 366: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[2][14]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN           -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN           -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173868/ZN           -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g173276/ZN           -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g173275/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     300    (-,-) 
  g161091/ZN           -       A->ZN  R     INV_X16       64 121.3    20    30     330    (-,-) 
  g160702/ZN           -       A1->ZN F     NAND2_X1       1   1.8     9    16     346    (-,-) 
  g159608/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[2][14]/D -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 367: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[2][11]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN           -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN           -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173868/ZN           -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g173276/ZN           -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g173275/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     300    (-,-) 
  g161091/ZN           -       A->ZN  R     INV_X16       64 121.3    20    30     330    (-,-) 
  g194880/ZN           -       A1->ZN F     NAND2_X1       1   1.8     9    16     346    (-,-) 
  g159605/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[2][11]/D -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 368: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[2][9]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN           -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN           -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173868/ZN           -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g173276/ZN           -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g173275/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     300    (-,-) 
  g161091/ZN           -       A->ZN  R     INV_X16       64 121.3    20    30     330    (-,-) 
  g160692/ZN           -       A1->ZN F     NAND2_X1       1   1.8     9    16     346    (-,-) 
  g159603/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[2][9]/D  -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 369: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[2][6]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN           -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN           -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173868/ZN           -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g173276/ZN           -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g173275/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     300    (-,-) 
  g161091/ZN           -       A->ZN  R     INV_X16       64 121.3    20    30     330    (-,-) 
  g185535/ZN           -       A1->ZN F     NAND2_X1       1   1.8     9    16     346    (-,-) 
  g159600/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[2][6]/D  -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 370: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[2][5]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN           -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN           -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173868/ZN           -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g173276/ZN           -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g173275/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     300    (-,-) 
  g161091/ZN           -       A->ZN  R     INV_X16       64 121.3    20    30     330    (-,-) 
  g172717/ZN           -       A1->ZN F     NAND2_X1       1   1.8     9    16     346    (-,-) 
  g159597/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[2][5]/D  -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 371: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[2][3]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN           -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN           -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173868/ZN           -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g173276/ZN           -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g173275/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     300    (-,-) 
  g161091/ZN           -       A->ZN  R     INV_X16       64 121.3    20    30     330    (-,-) 
  g160671/ZN           -       A1->ZN F     NAND2_X1       1   1.8     9    16     346    (-,-) 
  g159598/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[2][3]/D  -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 372: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[2][2]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN           -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN           -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173868/ZN           -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g173276/ZN           -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g173275/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     300    (-,-) 
  g161091/ZN           -       A->ZN  R     INV_X16       64 121.3    20    30     330    (-,-) 
  g161005/ZN           -       A1->ZN F     NAND2_X1       1   1.8     9    16     346    (-,-) 
  g159952/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[2][2]/D  -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 373: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[2][0]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN           -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN           -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173868/ZN           -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g173276/ZN           -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g173275/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     300    (-,-) 
  g161091/ZN           -       A->ZN  R     INV_X16       64 121.3    20    30     330    (-,-) 
  g188533/ZN           -       A1->ZN F     NAND2_X1       1   1.8     9    16     346    (-,-) 
  g159954/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[2][0]/D  -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 374: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[30][17]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][17]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN            -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN            -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173869/ZN            -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g161290/ZN            -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161196/ZN            -       A1->ZN F     NAND2_X4       1  23.3    14    22     300    (-,-) 
  g161102/ZN            -       A->ZN  R     INV_X16       64 118.2    20    30     330    (-,-) 
  g160933/ZN            -       A2->ZN F     NAND2_X1       1   1.8     8    16     346    (-,-) 
  g159581/ZN            -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[30][17]/D -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#------------------------------------------------------------------------------------------------



Path 375: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[22][17]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][17]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN            -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN            -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173868/ZN            -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g173276/ZN            -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161207/ZN            -       A1->ZN F     NAND2_X4       1  23.3    14    22     300    (-,-) 
  g161135/ZN            -       A->ZN  R     INV_X16       64 118.1    20    30     330    (-,-) 
  g160762/ZN            -       A2->ZN F     NAND2_X1       1   1.8     8    16     346    (-,-) 
  g159795/ZN            -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[22][17]/D -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#------------------------------------------------------------------------------------------------



Path 376: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[14][24]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[14][24]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN            -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN            -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173869/ZN            -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g161290/ZN            -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161201/ZN            -       A1->ZN F     NAND2_X4       1  23.3    15    22     300    (-,-) 
  g161118/ZN            -       A->ZN  R     INV_X16       64 118.2    20    30     330    (-,-) 
  g193708/ZN            -       A1->ZN F     NAND2_X1       1   1.8     9    16     346    (-,-) 
  g159100/ZN            -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[14][24]/D -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#------------------------------------------------------------------------------------------------



Path 377: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[14][20]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[14][20]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN            -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN            -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173869/ZN            -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g161290/ZN            -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161201/ZN            -       A1->ZN F     NAND2_X4       1  23.3    15    22     300    (-,-) 
  g161118/ZN            -       A->ZN  R     INV_X16       64 118.2    20    30     330    (-,-) 
  g191711/ZN            -       A1->ZN F     NAND2_X1       1   1.8     9    16     346    (-,-) 
  g159096/ZN            -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[14][20]/D -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#------------------------------------------------------------------------------------------------



Path 378: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[14][17]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[14][17]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN            -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN            -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173869/ZN            -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g161290/ZN            -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161201/ZN            -       A1->ZN F     NAND2_X4       1  23.3    15    22     300    (-,-) 
  g161118/ZN            -       A->ZN  R     INV_X16       64 118.2    20    30     330    (-,-) 
  g160621/ZN            -       A1->ZN F     NAND2_X1       1   1.8     9    16     346    (-,-) 
  g159093/ZN            -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[14][17]/D -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#------------------------------------------------------------------------------------------------



Path 379: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[14][14]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[14][14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN            -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN            -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173869/ZN            -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g161290/ZN            -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161201/ZN            -       A1->ZN F     NAND2_X4       1  23.3    15    22     300    (-,-) 
  g161118/ZN            -       A->ZN  R     INV_X16       64 118.2    20    30     330    (-,-) 
  g160618/ZN            -       A1->ZN F     NAND2_X1       1   1.8     9    16     346    (-,-) 
  g159090/ZN            -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[14][14]/D -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#------------------------------------------------------------------------------------------------



Path 380: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[14][11]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[14][11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN            -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN            -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173869/ZN            -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g161290/ZN            -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161201/ZN            -       A1->ZN F     NAND2_X4       1  23.3    15    22     300    (-,-) 
  g161118/ZN            -       A->ZN  R     INV_X16       64 118.2    20    30     330    (-,-) 
  g194888/ZN            -       A1->ZN F     NAND2_X1       1   1.8     9    16     346    (-,-) 
  g159087/ZN            -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[14][11]/D -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#------------------------------------------------------------------------------------------------



Path 381: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[14][9]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[14][9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN           -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN           -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173869/ZN           -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g161290/ZN           -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161201/ZN           -       A1->ZN F     NAND2_X4       1  23.3    15    22     300    (-,-) 
  g161118/ZN           -       A->ZN  R     INV_X16       64 118.2    20    30     330    (-,-) 
  g191935/ZN           -       A1->ZN F     NAND2_X1       1   1.8     9    16     346    (-,-) 
  g159085/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[14][9]/D -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 382: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[14][7]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[14][7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN           -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN           -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173869/ZN           -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g161290/ZN           -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161201/ZN           -       A1->ZN F     NAND2_X4       1  23.3    15    22     300    (-,-) 
  g161118/ZN           -       A->ZN  R     INV_X16       64 118.2    20    30     330    (-,-) 
  g192082/ZN           -       A1->ZN F     NAND2_X1       1   1.8     9    16     346    (-,-) 
  g159083/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[14][7]/D -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 383: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[14][6]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[14][6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN           -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN           -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173869/ZN           -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g161290/ZN           -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161201/ZN           -       A1->ZN F     NAND2_X4       1  23.3    15    22     300    (-,-) 
  g161118/ZN           -       A->ZN  R     INV_X16       64 118.2    20    30     330    (-,-) 
  g185533/ZN           -       A1->ZN F     NAND2_X1       1   1.8     9    16     346    (-,-) 
  g159082/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[14][6]/D -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 384: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[14][5]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[14][5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN           -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN           -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173869/ZN           -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g161290/ZN           -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161201/ZN           -       A1->ZN F     NAND2_X4       1  23.3    15    22     300    (-,-) 
  g161118/ZN           -       A->ZN  R     INV_X16       64 118.2    20    30     330    (-,-) 
  g172710/ZN           -       A1->ZN F     NAND2_X1       1   1.8     9    16     346    (-,-) 
  g159081/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[14][5]/D -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 385: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[14][4]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[14][4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN           -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN           -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173869/ZN           -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g161290/ZN           -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161201/ZN           -       A1->ZN F     NAND2_X4       1  23.3    15    22     300    (-,-) 
  g161118/ZN           -       A->ZN  R     INV_X16       64 118.2    20    30     330    (-,-) 
  g160608/ZN           -       A1->ZN F     NAND2_X1       1   1.8     9    16     346    (-,-) 
  g159080/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[14][4]/D -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 386: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[14][3]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[14][3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN           -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN           -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173869/ZN           -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g161290/ZN           -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161201/ZN           -       A1->ZN F     NAND2_X4       1  23.3    15    22     300    (-,-) 
  g161118/ZN           -       A->ZN  R     INV_X16       64 118.2    20    30     330    (-,-) 
  g160607/ZN           -       A1->ZN F     NAND2_X1       1   1.8     9    16     346    (-,-) 
  g159079/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[14][3]/D -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 387: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[14][2]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[14][2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN           -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN           -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173869/ZN           -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g161290/ZN           -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161201/ZN           -       A1->ZN F     NAND2_X4       1  23.3    15    22     300    (-,-) 
  g161118/ZN           -       A->ZN  R     INV_X16       64 118.2    20    30     330    (-,-) 
  g161004/ZN           -       A1->ZN F     NAND2_X1       1   1.8     9    16     346    (-,-) 
  g159927/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[14][2]/D -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 388: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[14][1]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[14][1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN           -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN           -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173869/ZN           -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g161290/ZN           -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161201/ZN           -       A1->ZN F     NAND2_X4       1  23.3    15    22     300    (-,-) 
  g161118/ZN           -       A->ZN  R     INV_X16       64 118.2    20    30     330    (-,-) 
  g160606/ZN           -       A1->ZN F     NAND2_X1       1   1.8     9    16     346    (-,-) 
  g159078/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[14][1]/D -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 389: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[14][0]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[14][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN           -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN           -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173869/ZN           -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g161290/ZN           -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161201/ZN           -       A1->ZN F     NAND2_X4       1  23.3    15    22     300    (-,-) 
  g161118/ZN           -       A->ZN  R     INV_X16       64 118.2    20    30     330    (-,-) 
  g188528/ZN           -       A1->ZN F     NAND2_X1       1   1.8     9    16     346    (-,-) 
  g159945/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[14][0]/D -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 390: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[9][21]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[9][21]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     360                  
             Slack:=    -149                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175020/ZN -       A2->ZN F     NAND2_X1       1  4.1    12    20     240    (-,-) 
  add_1312_30_g183309/ZN -       A->ZN  F     XNOR2_X2       2  8.8    14    43     283    (-,-) 
  g183307/ZN             -       B1->ZN R     AOI21_X2       1  3.6    22    29     312    (-,-) 
  fopt183306/ZN          -       A->ZN  F     INV_X2         5 12.7    11    18     330    (-,-) 
  g178544/ZN             -       A1->ZN R     NAND2_X1       1  2.0    11    16     346    (-,-) 
  g176484/ZN             -       A2->ZN F     NAND2_X1       1  1.4     7    13     360    (-,-) 
  cpuregs_reg[9][21]/D   -       -      F     DFF_X1         1    -     -     0     360    (-,-) 
#------------------------------------------------------------------------------------------------



Path 391: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[6][19]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][19]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN           -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN           -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173868/ZN           -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g173276/ZN           -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161181/ZN           -       A1->ZN F     NAND2_X4       1  23.3    15    22     300    (-,-) 
  g161076/ZN           -       A->ZN  R     INV_X16       64 119.6    20    31     330    (-,-) 
  g160874/ZN           -       A2->ZN F     NAND2_X1       1   1.8     8    16     346    (-,-) 
  g159883/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[6][19]/D -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 392: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[6][13]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN           -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN           -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173868/ZN           -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g173276/ZN           -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161181/ZN           -       A1->ZN F     NAND2_X4       1  23.3    15    22     300    (-,-) 
  g161076/ZN           -       A->ZN  R     INV_X16       64 119.6    20    31     330    (-,-) 
  g160868/ZN           -       A2->ZN F     NAND2_X1       1   1.8     8    16     346    (-,-) 
  g159877/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[6][13]/D -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 393: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[2][30]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][30]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN           -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN           -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173868/ZN           -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g173276/ZN           -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g173275/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     300    (-,-) 
  g161091/ZN           -       A->ZN  R     INV_X16       64 121.3    20    30     330    (-,-) 
  g160718/ZN           -       A2->ZN F     NAND2_X1       1   1.8     8    16     346    (-,-) 
  g159623/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[2][30]/D -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 394: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[2][29]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][29]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN           -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN           -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173868/ZN           -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g173276/ZN           -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g173275/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     300    (-,-) 
  g161091/ZN           -       A->ZN  R     INV_X16       64 121.3    20    30     330    (-,-) 
  g160717/ZN           -       A2->ZN F     NAND2_X1       1   1.8     8    16     346    (-,-) 
  g159624/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[2][29]/D -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 395: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[30][27]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][27]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN            -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN            -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173869/ZN            -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g161290/ZN            -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161196/ZN            -       A1->ZN F     NAND2_X4       1  23.3    14    22     300    (-,-) 
  g161102/ZN            -       A->ZN  R     INV_X16       64 118.2    20    30     330    (-,-) 
  g190036/ZN            -       A1->ZN F     NAND2_X1       1   1.8     9    16     346    (-,-) 
  g159591/ZN            -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[30][27]/D -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#------------------------------------------------------------------------------------------------



Path 396: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[30][26]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][26]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN            -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN            -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173869/ZN            -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g161290/ZN            -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161196/ZN            -       A1->ZN F     NAND2_X4       1  23.3    14    22     300    (-,-) 
  g161102/ZN            -       A->ZN  R     INV_X16       64 118.2    20    30     330    (-,-) 
  g178668/ZN            -       A2->ZN F     NAND2_X1       1   1.8     8    16     346    (-,-) 
  g159590/ZN            -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[30][26]/D -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#------------------------------------------------------------------------------------------------



Path 397: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[30][20]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][20]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN            -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN            -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173869/ZN            -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g161290/ZN            -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161196/ZN            -       A1->ZN F     NAND2_X4       1  23.3    14    22     300    (-,-) 
  g161102/ZN            -       A->ZN  R     INV_X16       64 118.2    20    30     330    (-,-) 
  g193758/ZN            -       A1->ZN F     NAND2_X1       1   1.8     9    16     346    (-,-) 
  g159584/ZN            -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[30][20]/D -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#------------------------------------------------------------------------------------------------



Path 398: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[30][15]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN            -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN            -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173869/ZN            -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g161290/ZN            -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161196/ZN            -       A1->ZN F     NAND2_X4       1  23.3    14    22     300    (-,-) 
  g161102/ZN            -       A->ZN  R     INV_X16       64 118.2    20    30     330    (-,-) 
  g160930/ZN            -       A1->ZN F     NAND2_X1       1   1.8     9    16     346    (-,-) 
  g159579/ZN            -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[30][15]/D -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#------------------------------------------------------------------------------------------------



Path 399: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[30][14]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN            -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN            -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173869/ZN            -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g161290/ZN            -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161196/ZN            -       A1->ZN F     NAND2_X4       1  23.3    14    22     300    (-,-) 
  g161102/ZN            -       A->ZN  R     INV_X16       64 118.2    20    30     330    (-,-) 
  g160928/ZN            -       A1->ZN F     NAND2_X1       1   1.8     9    16     346    (-,-) 
  g159578/ZN            -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[30][14]/D -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#------------------------------------------------------------------------------------------------



Path 400: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[30][12]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN            -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN            -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173869/ZN            -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g161290/ZN            -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161196/ZN            -       A1->ZN F     NAND2_X4       1  23.3    14    22     300    (-,-) 
  g161102/ZN            -       A->ZN  R     INV_X16       64 118.2    20    30     330    (-,-) 
  g160926/ZN            -       A1->ZN F     NAND2_X1       1   1.8     9    16     346    (-,-) 
  g159576/ZN            -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[30][12]/D -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#------------------------------------------------------------------------------------------------



Path 401: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[30][11]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN            -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN            -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173869/ZN            -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g161290/ZN            -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161196/ZN            -       A1->ZN F     NAND2_X4       1  23.3    14    22     300    (-,-) 
  g161102/ZN            -       A->ZN  R     INV_X16       64 118.2    20    30     330    (-,-) 
  g195020/ZN            -       A2->ZN F     NAND2_X1       1   1.8     8    16     346    (-,-) 
  g159575/ZN            -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[30][11]/D -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#------------------------------------------------------------------------------------------------



Path 402: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[30][10]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN            -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN            -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173869/ZN            -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g161290/ZN            -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161196/ZN            -       A1->ZN F     NAND2_X4       1  23.3    14    22     300    (-,-) 
  g161102/ZN            -       A->ZN  R     INV_X16       64 118.2    20    30     330    (-,-) 
  g189696/ZN            -       A1->ZN F     NAND2_X1       1   1.8     9    16     346    (-,-) 
  g159574/ZN            -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[30][10]/D -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#------------------------------------------------------------------------------------------------



Path 403: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[30][9]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN           -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN           -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173869/ZN           -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g161290/ZN           -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161196/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     300    (-,-) 
  g161102/ZN           -       A->ZN  R     INV_X16       64 118.2    20    30     330    (-,-) 
  g160922/ZN           -       A1->ZN F     NAND2_X1       1   1.8     9    16     346    (-,-) 
  g159573/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[30][9]/D -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 404: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[30][6]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN           -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN           -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173869/ZN           -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g161290/ZN           -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161196/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     300    (-,-) 
  g161102/ZN           -       A->ZN  R     INV_X16       64 118.2    20    30     330    (-,-) 
  g185526/ZN           -       A1->ZN F     NAND2_X1       1   1.8     9    16     346    (-,-) 
  g159570/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[30][6]/D -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 405: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[30][5]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN           -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN           -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173869/ZN           -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g161290/ZN           -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161196/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     300    (-,-) 
  g161102/ZN           -       A->ZN  R     INV_X16       64 118.2    20    30     330    (-,-) 
  g172706/ZN           -       A1->ZN F     NAND2_X1       1   1.8     9    16     346    (-,-) 
  g159569/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[30][5]/D -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 406: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[30][4]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN           -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN           -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173869/ZN           -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g161290/ZN           -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161196/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     300    (-,-) 
  g161102/ZN           -       A->ZN  R     INV_X16       64 118.2    20    30     330    (-,-) 
  g160917/ZN           -       A1->ZN F     NAND2_X1       1   1.8     9    16     346    (-,-) 
  g159568/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[30][4]/D -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 407: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[30][3]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN           -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN           -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173869/ZN           -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g161290/ZN           -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161196/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     300    (-,-) 
  g161102/ZN           -       A->ZN  R     INV_X16       64 118.2    20    30     330    (-,-) 
  g160916/ZN           -       A1->ZN F     NAND2_X1       1   1.8     9    16     346    (-,-) 
  g159567/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[30][3]/D -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 408: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[30][2]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN           -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN           -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173869/ZN           -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g161290/ZN           -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161196/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     300    (-,-) 
  g161102/ZN           -       A->ZN  R     INV_X16       64 118.2    20    30     330    (-,-) 
  g161007/ZN           -       A1->ZN F     NAND2_X1       1   1.8     9    16     346    (-,-) 
  g159944/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[30][2]/D -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 409: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[30][1]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN           -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN           -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173869/ZN           -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g161290/ZN           -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161196/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     300    (-,-) 
  g161102/ZN           -       A->ZN  R     INV_X16       64 118.2    20    30     330    (-,-) 
  g160915/ZN           -       A1->ZN F     NAND2_X1       1   1.8     9    16     346    (-,-) 
  g159566/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[30][1]/D -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 410: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[30][0]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN           -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN           -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173869/ZN           -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g161290/ZN           -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161196/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     300    (-,-) 
  g161102/ZN           -       A->ZN  R     INV_X16       64 118.2    20    30     330    (-,-) 
  g182556/ZN           -       A1->ZN F     NAND2_X1       1   1.8     9    16     346    (-,-) 
  g159950/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[30][0]/D -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 411: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[22][27]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][27]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN            -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN            -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173868/ZN            -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g173276/ZN            -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161207/ZN            -       A1->ZN F     NAND2_X4       1  23.3    14    22     300    (-,-) 
  g161135/ZN            -       A->ZN  R     INV_X16       64 118.1    20    30     330    (-,-) 
  g190038/ZN            -       A1->ZN F     NAND2_X1       1   1.8     9    16     346    (-,-) 
  g159810/ZN            -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[22][27]/D -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#------------------------------------------------------------------------------------------------



Path 412: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[22][25]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][25]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN            -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN            -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173868/ZN            -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g173276/ZN            -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161207/ZN            -       A1->ZN F     NAND2_X4       1  23.3    14    22     300    (-,-) 
  g161135/ZN            -       A->ZN  R     INV_X16       64 118.1    20    30     330    (-,-) 
  g182281/ZN            -       A1->ZN F     NAND2_X1       1   1.8     9    16     346    (-,-) 
  g159806/ZN            -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[22][25]/D -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#------------------------------------------------------------------------------------------------



Path 413: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[22][20]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][20]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN            -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN            -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173868/ZN            -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g173276/ZN            -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161207/ZN            -       A1->ZN F     NAND2_X4       1  23.3    14    22     300    (-,-) 
  g161135/ZN            -       A->ZN  R     INV_X16       64 118.1    20    30     330    (-,-) 
  g193760/ZN            -       A1->ZN F     NAND2_X1       1   1.8     9    16     346    (-,-) 
  g159800/ZN            -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[22][20]/D -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#------------------------------------------------------------------------------------------------



Path 414: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[22][15]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN            -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN            -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173868/ZN            -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g173276/ZN            -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161207/ZN            -       A1->ZN F     NAND2_X4       1  23.3    14    22     300    (-,-) 
  g161135/ZN            -       A->ZN  R     INV_X16       64 118.1    20    30     330    (-,-) 
  g160759/ZN            -       A1->ZN F     NAND2_X1       1   1.8     9    16     346    (-,-) 
  g159792/ZN            -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[22][15]/D -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#------------------------------------------------------------------------------------------------



Path 415: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[22][12]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN            -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN            -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173868/ZN            -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g173276/ZN            -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161207/ZN            -       A1->ZN F     NAND2_X4       1  23.3    14    22     300    (-,-) 
  g161135/ZN            -       A->ZN  R     INV_X16       64 118.1    20    30     330    (-,-) 
  g160754/ZN            -       A1->ZN F     NAND2_X1       1   1.8     9    16     346    (-,-) 
  g159787/ZN            -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[22][12]/D -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#------------------------------------------------------------------------------------------------



Path 416: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[22][11]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN            -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN            -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173868/ZN            -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g173276/ZN            -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161207/ZN            -       A1->ZN F     NAND2_X4       1  23.3    14    22     300    (-,-) 
  g161135/ZN            -       A->ZN  R     INV_X16       64 118.1    20    30     330    (-,-) 
  g194879/ZN            -       A1->ZN F     NAND2_X1       1   1.8     9    16     346    (-,-) 
  g159786/ZN            -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[22][11]/D -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#------------------------------------------------------------------------------------------------



Path 417: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[22][10]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN            -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN            -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173868/ZN            -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g173276/ZN            -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161207/ZN            -       A1->ZN F     NAND2_X4       1  23.3    14    22     300    (-,-) 
  g161135/ZN            -       A->ZN  R     INV_X16       64 118.1    20    30     330    (-,-) 
  g189703/ZN            -       A1->ZN F     NAND2_X1       1   1.8     9    16     346    (-,-) 
  g159785/ZN            -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[22][10]/D -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#------------------------------------------------------------------------------------------------



Path 418: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[22][9]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN           -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN           -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173868/ZN           -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g173276/ZN           -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161207/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     300    (-,-) 
  g161135/ZN           -       A->ZN  R     INV_X16       64 118.1    20    30     330    (-,-) 
  g160751/ZN           -       A1->ZN F     NAND2_X1       1   1.8     9    16     346    (-,-) 
  g159784/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[22][9]/D -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 419: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[22][7]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN           -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN           -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173868/ZN           -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g173276/ZN           -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161207/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     300    (-,-) 
  g161135/ZN           -       A->ZN  R     INV_X16       64 118.1    20    30     330    (-,-) 
  g194018/ZN           -       A1->ZN F     NAND2_X1       1   1.8     9    16     346    (-,-) 
  g159781/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[22][7]/D -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 420: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[22][6]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN           -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN           -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173868/ZN           -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g173276/ZN           -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161207/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     300    (-,-) 
  g161135/ZN           -       A->ZN  R     INV_X16       64 118.1    20    30     330    (-,-) 
  g185538/ZN           -       A1->ZN F     NAND2_X1       1   1.8     9    16     346    (-,-) 
  g159780/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[22][6]/D -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 421: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[22][5]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN           -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN           -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173868/ZN           -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g173276/ZN           -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161207/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     300    (-,-) 
  g161135/ZN           -       A->ZN  R     INV_X16       64 118.1    20    30     330    (-,-) 
  g172712/ZN           -       A1->ZN F     NAND2_X1       1   1.8     9    16     346    (-,-) 
  g159779/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[22][5]/D -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 422: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[22][3]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN           -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN           -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173868/ZN           -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g173276/ZN           -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161207/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     300    (-,-) 
  g161135/ZN           -       A->ZN  R     INV_X16       64 118.1    20    30     330    (-,-) 
  g160745/ZN           -       A1->ZN F     NAND2_X1       1   1.8     9    16     346    (-,-) 
  g159777/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[22][3]/D -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 423: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[22][2]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN           -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN           -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173868/ZN           -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g173276/ZN           -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161207/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     300    (-,-) 
  g161135/ZN           -       A->ZN  R     INV_X16       64 118.1    20    30     330    (-,-) 
  g161000/ZN           -       A1->ZN F     NAND2_X1       1   1.8     9    16     346    (-,-) 
  g159972/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[22][2]/D -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 424: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[22][1]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN           -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN           -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173868/ZN           -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g173276/ZN           -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161207/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     300    (-,-) 
  g161135/ZN           -       A->ZN  R     INV_X16       64 118.1    20    30     330    (-,-) 
  g160744/ZN           -       A1->ZN F     NAND2_X1       1   1.8     9    16     346    (-,-) 
  g159776/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[22][1]/D -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 425: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[22][0]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN           -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN           -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173868/ZN           -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g173276/ZN           -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161207/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     300    (-,-) 
  g161135/ZN           -       A->ZN  R     INV_X16       64 118.1    20    30     330    (-,-) 
  g182557/ZN           -       A1->ZN F     NAND2_X1       1   1.8     9    16     346    (-,-) 
  g159971/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[22][0]/D -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 426: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[18][30]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][30]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN            -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN            -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173868/ZN            -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g173276/ZN            -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161183/ZN            -       A1->ZN F     NAND2_X4       1  23.3    14    22     300    (-,-) 
  g161089/ZN            -       A->ZN  R     INV_X16       64 119.8    20    30     330    (-,-) 
  g160699/ZN            -       A2->ZN F     NAND2_X1       1   1.8     8    16     346    (-,-) 
  g159744/ZN            -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[18][30]/D -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#------------------------------------------------------------------------------------------------



Path 427: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[18][29]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][29]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN            -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN            -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173868/ZN            -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g173276/ZN            -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161183/ZN            -       A1->ZN F     NAND2_X4       1  23.3    14    22     300    (-,-) 
  g161089/ZN            -       A->ZN  R     INV_X16       64 119.8    20    30     330    (-,-) 
  g160697/ZN            -       A2->ZN F     NAND2_X1       1   1.8     8    16     346    (-,-) 
  g159743/ZN            -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[18][29]/D -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#------------------------------------------------------------------------------------------------



Path 428: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[18][25]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][25]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN            -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN            -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173868/ZN            -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g173276/ZN            -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161183/ZN            -       A1->ZN F     NAND2_X4       1  23.3    14    22     300    (-,-) 
  g161089/ZN            -       A->ZN  R     INV_X16       64 119.8    20    30     330    (-,-) 
  g182278/ZN            -       A2->ZN F     NAND2_X1       1   1.8     8    16     346    (-,-) 
  g159739/ZN            -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[18][25]/D -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#------------------------------------------------------------------------------------------------



Path 429: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[14][30]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[14][30]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN            -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN            -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173869/ZN            -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g161290/ZN            -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161201/ZN            -       A1->ZN F     NAND2_X4       1  23.3    15    22     300    (-,-) 
  g161118/ZN            -       A->ZN  R     INV_X16       64 118.2    20    30     330    (-,-) 
  g160634/ZN            -       A2->ZN F     NAND2_X1       1   1.8     8    16     346    (-,-) 
  g159106/ZN            -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[14][30]/D -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#------------------------------------------------------------------------------------------------



Path 430: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[14][29]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[14][29]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN            -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN            -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173869/ZN            -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g161290/ZN            -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161201/ZN            -       A1->ZN F     NAND2_X4       1  23.3    15    22     300    (-,-) 
  g161118/ZN            -       A->ZN  R     INV_X16       64 118.2    20    30     330    (-,-) 
  g160633/ZN            -       A2->ZN F     NAND2_X1       1   1.8     8    16     346    (-,-) 
  g159105/ZN            -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[14][29]/D -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#------------------------------------------------------------------------------------------------



Path 431: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[6][11]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN           -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN           -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173868/ZN           -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g173276/ZN           -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161181/ZN           -       A1->ZN F     NAND2_X4       1  23.3    15    22     300    (-,-) 
  g161076/ZN           -       A->ZN  R     INV_X16       64 119.6    20    31     330    (-,-) 
  g194883/ZN           -       A2->ZN F     NAND2_X1       1   1.8     8    16     346    (-,-) 
  g159875/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[6][11]/D -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 432: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[6][8]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN           -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN           -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173868/ZN           -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g173276/ZN           -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161181/ZN           -       A1->ZN F     NAND2_X4       1  23.3    15    22     300    (-,-) 
  g161076/ZN           -       A->ZN  R     INV_X16       64 119.6    20    31     330    (-,-) 
  g195182/ZN           -       A2->ZN F     NAND2_X1       1   1.8     8    16     346    (-,-) 
  g159872/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[6][8]/D  -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 433: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[6][7]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN           -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN           -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173868/ZN           -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g173276/ZN           -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161181/ZN           -       A1->ZN F     NAND2_X4       1  23.3    15    22     300    (-,-) 
  g161076/ZN           -       A->ZN  R     INV_X16       64 119.6    20    31     330    (-,-) 
  g194540/ZN           -       A2->ZN F     NAND2_X1       1   1.8     8    16     346    (-,-) 
  g159871/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[6][7]/D  -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 434: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[2][19]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][19]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN           -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN           -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173868/ZN           -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g173276/ZN           -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g173275/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     300    (-,-) 
  g161091/ZN           -       A->ZN  R     INV_X16       64 121.3    20    30     330    (-,-) 
  g160707/ZN           -       A2->ZN F     NAND2_X1       1   1.8     8    16     346    (-,-) 
  g159613/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[2][19]/D -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 435: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[2][13]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN           -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN           -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173868/ZN           -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g173276/ZN           -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g173275/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     300    (-,-) 
  g161091/ZN           -       A->ZN  R     INV_X16       64 121.3    20    30     330    (-,-) 
  g160701/ZN           -       A2->ZN F     NAND2_X1       1   1.8     8    16     346    (-,-) 
  g159607/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[2][13]/D -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 436: VIOLATED (-149 ps) Setup Check with Pin reg_op2_reg[19]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_j_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) reg_op2_reg[19]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      41                  
     Required Time:=     209                  
      Launch Clock:-       0                  
         Data Path:-     358                  
             Slack:=    -149                  

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  decoded_imm_j_reg[1]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_j_reg[1]/QN -       CK->QN F     DFF_X1         2  4.9    16    71      71    (-,-) 
  g167355/ZN              -       A->ZN  R     INV_X2         4  8.4    13    23      94    (-,-) 
  g167353/ZN              -       A->ZN  F     INV_X2         3  6.8     6    11     105    (-,-) 
  g166215/ZN              -       A1->ZN F     AND2_X4        7 29.1    11    35     140    (-,-) 
  g165951/ZN              -       A1->ZN R     NAND2_X4       1  6.6    10    15     156    (-,-) 
  g165769/ZN              -       A->ZN  F     INV_X4         5 19.8     7    13     168    (-,-) 
  g165119/ZN              -       A1->ZN R     NAND2_X2       4 17.7    26    31     199    (-,-) 
  g190867/ZN              -       A->ZN  F     INV_X8        29 48.5    12    20     219    (-,-) 
  g163899/ZN              -       A1->ZN R     NAND2_X1       1  1.8    10    16     235    (-,-) 
  g162531/ZN              -       A1->ZN F     NAND4_X1       1  1.9    16    24     259    (-,-) 
  g162064/ZN              -       A2->ZN R     NOR2_X1        1  1.9    17    32     291    (-,-) 
  g161688/ZN              -       A1->ZN F     NAND2_X1       1  3.6    11    20     311    (-,-) 
  g161146/ZN              -       B2->ZN R     OAI21_X2       1  1.9    15    28     339    (-,-) 
  g159006/ZN              -       A1->ZN F     NAND3_X1       1  1.4    10    18     358    (-,-) 
  reg_op2_reg[19]/D       -       -      F     DFF_X1         1    -     -     0     358    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 437: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[30][30]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][30]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN            -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN            -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173869/ZN            -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g161290/ZN            -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161196/ZN            -       A1->ZN F     NAND2_X4       1  23.3    14    22     300    (-,-) 
  g161102/ZN            -       A->ZN  R     INV_X16       64 118.2    20    30     330    (-,-) 
  g160952/ZN            -       A2->ZN F     NAND2_X1       1   1.8     8    16     346    (-,-) 
  g159594/ZN            -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[30][30]/D -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#------------------------------------------------------------------------------------------------



Path 438: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[30][29]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][29]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN            -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN            -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173869/ZN            -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g161290/ZN            -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161196/ZN            -       A1->ZN F     NAND2_X4       1  23.3    14    22     300    (-,-) 
  g161102/ZN            -       A->ZN  R     INV_X16       64 118.2    20    30     330    (-,-) 
  g160951/ZN            -       A2->ZN F     NAND2_X1       1   1.8     8    16     346    (-,-) 
  g159593/ZN            -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[30][29]/D -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#------------------------------------------------------------------------------------------------



Path 439: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[30][25]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][25]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN            -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN            -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173869/ZN            -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g161290/ZN            -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161196/ZN            -       A1->ZN F     NAND2_X4       1  23.3    14    22     300    (-,-) 
  g161102/ZN            -       A->ZN  R     INV_X16       64 118.2    20    30     330    (-,-) 
  g190049/ZN            -       A2->ZN F     NAND2_X1       1   1.8     8    16     346    (-,-) 
  g159589/ZN            -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[30][25]/D -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#------------------------------------------------------------------------------------------------



Path 440: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[26][17]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][17]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN            -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN            -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173869/ZN            -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g161290/ZN            -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161204/ZN            -       A1->ZN F     NAND2_X4       1  23.3    14    22     300    (-,-) 
  g161121/ZN            -       A->ZN  R     INV_X16       64 118.1    20    30     330    (-,-) 
  g160845/ZN            -       A2->ZN F     NAND2_X1       1   1.8     8    16     346    (-,-) 
  g159333/ZN            -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[26][17]/D -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#------------------------------------------------------------------------------------------------



Path 441: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[22][30]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][30]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN            -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN            -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173868/ZN            -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g173276/ZN            -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161207/ZN            -       A1->ZN F     NAND2_X4       1  23.3    14    22     300    (-,-) 
  g161135/ZN            -       A->ZN  R     INV_X16       64 118.1    20    30     330    (-,-) 
  g160781/ZN            -       A2->ZN F     NAND2_X1       1   1.8     8    16     346    (-,-) 
  g159814/ZN            -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[22][30]/D -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#------------------------------------------------------------------------------------------------



Path 442: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[22][29]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][29]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN            -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN            -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173868/ZN            -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g173276/ZN            -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161207/ZN            -       A1->ZN F     NAND2_X4       1  23.3    14    22     300    (-,-) 
  g161135/ZN            -       A->ZN  R     INV_X16       64 118.1    20    30     330    (-,-) 
  g160780/ZN            -       A2->ZN F     NAND2_X1       1   1.8     8    16     346    (-,-) 
  g159813/ZN            -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[22][29]/D -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#------------------------------------------------------------------------------------------------



Path 443: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[18][19]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][19]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN            -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN            -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173868/ZN            -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g173276/ZN            -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161183/ZN            -       A1->ZN F     NAND2_X4       1  23.3    14    22     300    (-,-) 
  g161089/ZN            -       A->ZN  R     INV_X16       64 119.8    20    30     330    (-,-) 
  g160683/ZN            -       A2->ZN F     NAND2_X1       1   1.8     8    16     346    (-,-) 
  g159733/ZN            -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[18][19]/D -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#------------------------------------------------------------------------------------------------



Path 444: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[18][13]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN            -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN            -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173868/ZN            -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g173276/ZN            -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161183/ZN            -       A1->ZN F     NAND2_X4       1  23.3    14    22     300    (-,-) 
  g161089/ZN            -       A->ZN  R     INV_X16       64 119.8    20    30     330    (-,-) 
  g160673/ZN            -       A2->ZN F     NAND2_X1       1   1.8     8    16     346    (-,-) 
  g159727/ZN            -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[18][13]/D -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#------------------------------------------------------------------------------------------------



Path 445: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[14][19]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[14][19]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN            -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN            -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173869/ZN            -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g161290/ZN            -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161201/ZN            -       A1->ZN F     NAND2_X4       1  23.3    15    22     300    (-,-) 
  g161118/ZN            -       A->ZN  R     INV_X16       64 118.2    20    30     330    (-,-) 
  g160623/ZN            -       A2->ZN F     NAND2_X1       1   1.8     8    16     346    (-,-) 
  g159095/ZN            -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[14][19]/D -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#------------------------------------------------------------------------------------------------



Path 446: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[14][13]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[14][13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN            -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN            -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173869/ZN            -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g161290/ZN            -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161201/ZN            -       A1->ZN F     NAND2_X4       1  23.3    15    22     300    (-,-) 
  g161118/ZN            -       A->ZN  R     INV_X16       64 118.2    20    30     330    (-,-) 
  g160617/ZN            -       A2->ZN F     NAND2_X1       1   1.8     8    16     346    (-,-) 
  g159089/ZN            -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[14][13]/D -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#------------------------------------------------------------------------------------------------



Path 447: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[10][17]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][17]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN            -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN            -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173869/ZN            -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g161290/ZN            -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161197/ZN            -       A1->ZN F     NAND2_X4       1  23.3    14    22     300    (-,-) 
  g161103/ZN            -       A->ZN  R     INV_X16       64 118.4    20    30     330    (-,-) 
  g160561/ZN            -       A2->ZN F     NAND2_X1       1   1.8     8    16     346    (-,-) 
  g159517/ZN            -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[10][17]/D -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#------------------------------------------------------------------------------------------------



Path 448: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[2][8]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN           -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN           -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173868/ZN           -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g173276/ZN           -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g173275/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     300    (-,-) 
  g161091/ZN           -       A->ZN  R     INV_X16       64 121.3    20    30     330    (-,-) 
  g195184/ZN           -       A2->ZN F     NAND2_X1       1   1.8     8    16     346    (-,-) 
  g159602/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[2][8]/D  -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 449: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[2][7]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN           -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN           -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173868/ZN           -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g173276/ZN           -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g173275/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     300    (-,-) 
  g161091/ZN           -       A->ZN  R     INV_X16       64 121.3    20    30     330    (-,-) 
  g194550/ZN           -       A2->ZN F     NAND2_X1       1   1.8     8    16     346    (-,-) 
  g159601/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[2][7]/D  -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 450: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[2][1]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN           -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN           -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173868/ZN           -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g173276/ZN           -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g173275/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     300    (-,-) 
  g161091/ZN           -       A->ZN  R     INV_X16       64 121.3    20    30     330    (-,-) 
  g160666/ZN           -       A2->ZN F     NAND2_X1       1   1.8     8    16     346    (-,-) 
  g159596/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[2][1]/D  -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 451: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[30][19]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][19]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN            -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN            -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173869/ZN            -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g161290/ZN            -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161196/ZN            -       A1->ZN F     NAND2_X4       1  23.3    14    22     300    (-,-) 
  g161102/ZN            -       A->ZN  R     INV_X16       64 118.2    20    30     330    (-,-) 
  g160937/ZN            -       A2->ZN F     NAND2_X1       1   1.8     8    16     346    (-,-) 
  g159583/ZN            -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[30][19]/D -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#------------------------------------------------------------------------------------------------



Path 452: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[30][13]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN            -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN            -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173869/ZN            -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g161290/ZN            -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161196/ZN            -       A1->ZN F     NAND2_X4       1  23.3    14    22     300    (-,-) 
  g161102/ZN            -       A->ZN  R     INV_X16       64 118.2    20    30     330    (-,-) 
  g160927/ZN            -       A2->ZN F     NAND2_X1       1   1.8     8    16     346    (-,-) 
  g159577/ZN            -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[30][13]/D -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#------------------------------------------------------------------------------------------------



Path 453: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[26][28]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][28]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN            -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN            -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173869/ZN            -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g161290/ZN            -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161204/ZN            -       A1->ZN F     NAND2_X4       1  23.3    14    22     300    (-,-) 
  g161121/ZN            -       A->ZN  R     INV_X16       64 118.1    20    30     330    (-,-) 
  g178679/ZN            -       A2->ZN F     NAND2_X1       1   1.8     8    16     346    (-,-) 
  g159344/ZN            -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[26][28]/D -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#------------------------------------------------------------------------------------------------



Path 454: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[26][27]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][27]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN            -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN            -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173869/ZN            -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g161290/ZN            -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161204/ZN            -       A1->ZN F     NAND2_X4       1  23.3    14    22     300    (-,-) 
  g161121/ZN            -       A->ZN  R     INV_X16       64 118.1    20    30     330    (-,-) 
  g186125/ZN            -       A1->ZN F     NAND2_X1       1   1.8     9    16     345    (-,-) 
  g159343/ZN            -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[26][27]/D -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#------------------------------------------------------------------------------------------------



Path 455: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[26][20]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][20]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN            -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN            -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173869/ZN            -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g161290/ZN            -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161204/ZN            -       A1->ZN F     NAND2_X4       1  23.3    14    22     300    (-,-) 
  g161121/ZN            -       A->ZN  R     INV_X16       64 118.1    20    30     330    (-,-) 
  g191714/ZN            -       A1->ZN F     NAND2_X1       1   1.8     9    16     345    (-,-) 
  g159336/ZN            -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[26][20]/D -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#------------------------------------------------------------------------------------------------



Path 456: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[26][19]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][19]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN            -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN            -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173869/ZN            -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g161290/ZN            -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161204/ZN            -       A1->ZN F     NAND2_X4       1  23.3    14    22     300    (-,-) 
  g161121/ZN            -       A->ZN  R     INV_X16       64 118.1    20    30     330    (-,-) 
  g160849/ZN            -       A1->ZN F     NAND2_X1       1   1.8     9    16     345    (-,-) 
  g159335/ZN            -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[26][19]/D -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#------------------------------------------------------------------------------------------------



Path 457: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[26][15]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN            -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN            -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173869/ZN            -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g161290/ZN            -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161204/ZN            -       A1->ZN F     NAND2_X4       1  23.3    14    22     300    (-,-) 
  g161121/ZN            -       A->ZN  R     INV_X16       64 118.1    20    30     330    (-,-) 
  g160843/ZN            -       A1->ZN F     NAND2_X1       1   1.8     9    16     345    (-,-) 
  g159331/ZN            -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[26][15]/D -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#------------------------------------------------------------------------------------------------



Path 458: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[26][14]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN            -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN            -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173869/ZN            -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g161290/ZN            -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161204/ZN            -       A1->ZN F     NAND2_X4       1  23.3    14    22     300    (-,-) 
  g161121/ZN            -       A->ZN  R     INV_X16       64 118.1    20    30     330    (-,-) 
  g160841/ZN            -       A1->ZN F     NAND2_X1       1   1.8     9    16     345    (-,-) 
  g159330/ZN            -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[26][14]/D -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#------------------------------------------------------------------------------------------------



Path 459: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[26][11]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN            -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN            -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173869/ZN            -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g161290/ZN            -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161204/ZN            -       A1->ZN F     NAND2_X4       1  23.3    14    22     300    (-,-) 
  g161121/ZN            -       A->ZN  R     INV_X16       64 118.1    20    30     330    (-,-) 
  g195019/ZN            -       A1->ZN F     NAND2_X1       1   1.8     9    16     345    (-,-) 
  g159327/ZN            -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[26][11]/D -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#------------------------------------------------------------------------------------------------



Path 460: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[26][10]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN            -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN            -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173869/ZN            -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g161290/ZN            -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161204/ZN            -       A1->ZN F     NAND2_X4       1  23.3    14    22     300    (-,-) 
  g161121/ZN            -       A->ZN  R     INV_X16       64 118.1    20    30     330    (-,-) 
  g189695/ZN            -       A1->ZN F     NAND2_X1       1   1.8     9    16     345    (-,-) 
  g159326/ZN            -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[26][10]/D -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#------------------------------------------------------------------------------------------------



Path 461: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[26][6]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN           -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN           -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173869/ZN           -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g161290/ZN           -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161204/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     300    (-,-) 
  g161121/ZN           -       A->ZN  R     INV_X16       64 118.1    20    30     330    (-,-) 
  g185524/ZN           -       A1->ZN F     NAND2_X1       1   1.8     9    16     345    (-,-) 
  g159322/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[26][6]/D -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 462: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[26][5]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN           -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN           -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173869/ZN           -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g161290/ZN           -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161204/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     300    (-,-) 
  g161121/ZN           -       A->ZN  R     INV_X16       64 118.1    20    30     330    (-,-) 
  g172711/ZN           -       A1->ZN F     NAND2_X1       1   1.8     9    16     345    (-,-) 
  g159321/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[26][5]/D -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 463: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[26][4]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN           -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN           -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173869/ZN           -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g161290/ZN           -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161204/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     300    (-,-) 
  g161121/ZN           -       A->ZN  R     INV_X16       64 118.1    20    30     330    (-,-) 
  g160829/ZN           -       A1->ZN F     NAND2_X1       1   1.8     9    16     345    (-,-) 
  g159320/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[26][4]/D -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 464: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[26][3]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN           -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN           -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173869/ZN           -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g161290/ZN           -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161204/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     300    (-,-) 
  g161121/ZN           -       A->ZN  R     INV_X16       64 118.1    20    30     330    (-,-) 
  g160828/ZN           -       A1->ZN F     NAND2_X1       1   1.8     9    16     345    (-,-) 
  g159318/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[26][3]/D -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 465: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[26][2]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN           -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN           -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173869/ZN           -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g161290/ZN           -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161204/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     300    (-,-) 
  g161121/ZN           -       A->ZN  R     INV_X16       64 118.1    20    30     330    (-,-) 
  g161006/ZN           -       A1->ZN F     NAND2_X1       1   1.8     9    16     345    (-,-) 
  g159935/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[26][2]/D -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 466: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[26][1]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN           -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN           -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173869/ZN           -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g161290/ZN           -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161204/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     300    (-,-) 
  g161121/ZN           -       A->ZN  R     INV_X16       64 118.1    20    30     330    (-,-) 
  g160827/ZN           -       A1->ZN F     NAND2_X1       1   1.8     9    16     345    (-,-) 
  g159316/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[26][1]/D -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 467: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[26][0]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN           -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN           -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173869/ZN           -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g161290/ZN           -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161204/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     300    (-,-) 
  g161121/ZN           -       A->ZN  R     INV_X16       64 118.1    20    30     330    (-,-) 
  g177936/ZN           -       A1->ZN F     NAND2_X1       1   1.8     9    16     345    (-,-) 
  g159948/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[26][0]/D -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 468: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[22][19]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][19]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN            -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN            -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173868/ZN            -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g173276/ZN            -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161207/ZN            -       A1->ZN F     NAND2_X4       1  23.3    14    22     300    (-,-) 
  g161135/ZN            -       A->ZN  R     INV_X16       64 118.1    20    30     330    (-,-) 
  g160764/ZN            -       A2->ZN F     NAND2_X1       1   1.8     8    16     346    (-,-) 
  g159799/ZN            -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[22][19]/D -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#------------------------------------------------------------------------------------------------



Path 469: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[22][13]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN            -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN            -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173868/ZN            -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g173276/ZN            -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161207/ZN            -       A1->ZN F     NAND2_X4       1  23.3    14    22     300    (-,-) 
  g161135/ZN            -       A->ZN  R     INV_X16       64 118.1    20    30     330    (-,-) 
  g160756/ZN            -       A2->ZN F     NAND2_X1       1   1.8     8    16     346    (-,-) 
  g159789/ZN            -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[22][13]/D -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#------------------------------------------------------------------------------------------------



Path 470: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[22][8]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[22][8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN           -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN           -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173868/ZN           -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g173276/ZN           -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161207/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     300    (-,-) 
  g161135/ZN           -       A->ZN  R     INV_X16       64 118.1    20    30     330    (-,-) 
  g195076/ZN           -       A2->ZN F     NAND2_X1       1   1.8     8    16     346    (-,-) 
  g159783/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[22][8]/D -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 471: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[18][8]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN           -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN           -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173868/ZN           -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g173276/ZN           -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161183/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     300    (-,-) 
  g161089/ZN           -       A->ZN  R     INV_X16       64 119.8    20    30     330    (-,-) 
  g195180/ZN           -       A2->ZN F     NAND2_X1       1   1.8     8    16     346    (-,-) 
  g159722/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[18][8]/D -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 472: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[18][7]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN           -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN           -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173868/ZN           -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g173276/ZN           -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161183/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     300    (-,-) 
  g161089/ZN           -       A->ZN  R     INV_X16       64 119.8    20    30     330    (-,-) 
  g194545/ZN           -       A2->ZN F     NAND2_X1       1   1.8     8    16     346    (-,-) 
  g159721/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[18][7]/D -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 473: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[14][10]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[14][10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN            -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN            -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173869/ZN            -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g161290/ZN            -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161201/ZN            -       A1->ZN F     NAND2_X4       1  23.3    15    22     300    (-,-) 
  g161118/ZN            -       A->ZN  R     INV_X16       64 118.2    20    30     330    (-,-) 
  g189691/ZN            -       A2->ZN F     NAND2_X1       1   1.8     8    16     346    (-,-) 
  g159086/ZN            -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[14][10]/D -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#------------------------------------------------------------------------------------------------



Path 474: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[14][8]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[14][8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN           -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN           -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173869/ZN           -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g161290/ZN           -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161201/ZN           -       A1->ZN F     NAND2_X4       1  23.3    15    22     300    (-,-) 
  g161118/ZN           -       A->ZN  R     INV_X16       64 118.2    20    30     330    (-,-) 
  g195069/ZN           -       A2->ZN F     NAND2_X1       1   1.8     8    16     346    (-,-) 
  g159084/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[14][8]/D -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 475: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[10][24]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][24]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN            -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN            -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173869/ZN            -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g161290/ZN            -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161197/ZN            -       A1->ZN F     NAND2_X4       1  23.3    14    22     300    (-,-) 
  g161103/ZN            -       A->ZN  R     INV_X16       64 118.4    20    30     330    (-,-) 
  g193707/ZN            -       A1->ZN F     NAND2_X1       1   1.8     9    16     345    (-,-) 
  g159524/ZN            -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[10][24]/D -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#------------------------------------------------------------------------------------------------



Path 476: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[10][20]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][20]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN            -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN            -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173869/ZN            -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g161290/ZN            -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161197/ZN            -       A1->ZN F     NAND2_X4       1  23.3    14    22     300    (-,-) 
  g161103/ZN            -       A->ZN  R     INV_X16       64 118.4    20    30     330    (-,-) 
  g193761/ZN            -       A1->ZN F     NAND2_X1       1   1.8     9    16     345    (-,-) 
  g159520/ZN            -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[10][20]/D -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#------------------------------------------------------------------------------------------------



Path 477: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[10][14]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN            -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN            -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173869/ZN            -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g161290/ZN            -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161197/ZN            -       A1->ZN F     NAND2_X4       1  23.3    14    22     300    (-,-) 
  g161103/ZN            -       A->ZN  R     INV_X16       64 118.4    20    30     330    (-,-) 
  g160558/ZN            -       A1->ZN F     NAND2_X1       1   1.8     9    16     345    (-,-) 
  g159514/ZN            -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[10][14]/D -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#------------------------------------------------------------------------------------------------



Path 478: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[10][9]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN           -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN           -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173869/ZN           -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g161290/ZN           -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161197/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     300    (-,-) 
  g161103/ZN           -       A->ZN  R     INV_X16       64 118.4    20    30     330    (-,-) 
  g191927/ZN           -       A1->ZN F     NAND2_X1       1   1.8     9    16     345    (-,-) 
  g159509/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[10][9]/D -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 479: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[10][7]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN           -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN           -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173869/ZN           -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g161290/ZN           -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161197/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     300    (-,-) 
  g161103/ZN           -       A->ZN  R     INV_X16       64 118.4    20    30     330    (-,-) 
  g194548/ZN           -       A1->ZN F     NAND2_X1       1   1.8     9    16     345    (-,-) 
  g159507/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[10][7]/D -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 480: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[10][6]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN           -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN           -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173869/ZN           -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g161290/ZN           -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161197/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     300    (-,-) 
  g161103/ZN           -       A->ZN  R     INV_X16       64 118.4    20    30     330    (-,-) 
  g185528/ZN           -       A1->ZN F     NAND2_X1       1   1.8     9    16     345    (-,-) 
  g159506/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[10][6]/D -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 481: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[10][5]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN           -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN           -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173869/ZN           -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g161290/ZN           -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161197/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     300    (-,-) 
  g161103/ZN           -       A->ZN  R     INV_X16       64 118.4    20    30     330    (-,-) 
  g172716/ZN           -       A1->ZN F     NAND2_X1       1   1.8     9    16     345    (-,-) 
  g159505/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[10][5]/D -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 482: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[10][4]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN           -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN           -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173869/ZN           -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g161290/ZN           -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161197/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     300    (-,-) 
  g161103/ZN           -       A->ZN  R     INV_X16       64 118.4    20    30     330    (-,-) 
  g160548/ZN           -       A1->ZN F     NAND2_X1       1   1.8     9    16     345    (-,-) 
  g159504/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[10][4]/D -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 483: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[10][3]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN           -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN           -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173869/ZN           -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g161290/ZN           -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161197/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     300    (-,-) 
  g161103/ZN           -       A->ZN  R     INV_X16       64 118.4    20    30     330    (-,-) 
  g160547/ZN           -       A1->ZN F     NAND2_X1       1   1.8     9    16     345    (-,-) 
  g159503/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[10][3]/D -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 484: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[10][2]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN           -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN           -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173869/ZN           -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g161290/ZN           -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161197/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     300    (-,-) 
  g161103/ZN           -       A->ZN  R     INV_X16       64 118.4    20    30     330    (-,-) 
  g160997/ZN           -       A1->ZN F     NAND2_X1       1   1.8     9    16     345    (-,-) 
  g159941/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[10][2]/D -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 485: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[10][1]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN           -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN           -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173869/ZN           -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g161290/ZN           -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161197/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     300    (-,-) 
  g161103/ZN           -       A->ZN  R     INV_X16       64 118.4    20    30     330    (-,-) 
  g160546/ZN           -       A1->ZN F     NAND2_X1       1   1.8     9    16     345    (-,-) 
  g159502/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[10][1]/D -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 486: VIOLATED (-149 ps) Setup Check with Pin cpuregs_reg[10][0]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -149                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN           -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN           -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173869/ZN           -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g161290/ZN           -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161197/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     300    (-,-) 
  g161103/ZN           -       A->ZN  R     INV_X16       64 118.4    20    30     330    (-,-) 
  g177931/ZN           -       A1->ZN F     NAND2_X1       1   1.8     9    16     345    (-,-) 
  g159951/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[10][0]/D -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 487: VIOLATED (-148 ps) Setup Check with Pin cpuregs_reg[30][8]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -148                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN           -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN           -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173869/ZN           -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g161290/ZN           -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161196/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     300    (-,-) 
  g161102/ZN           -       A->ZN  R     INV_X16       64 118.2    20    30     330    (-,-) 
  g195179/ZN           -       A2->ZN F     NAND2_X1       1   1.8     8    16     346    (-,-) 
  g159572/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[30][8]/D -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 488: VIOLATED (-148 ps) Setup Check with Pin cpuregs_reg[30][7]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[30][7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -148                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN           -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN           -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173869/ZN           -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g161290/ZN           -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161196/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     300    (-,-) 
  g161102/ZN           -       A->ZN  R     INV_X16       64 118.2    20    30     330    (-,-) 
  g194544/ZN           -       A2->ZN F     NAND2_X1       1   1.8     8    16     346    (-,-) 
  g159571/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[30][7]/D -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 489: VIOLATED (-148 ps) Setup Check with Pin cpuregs_reg[26][30]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][30]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -148                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN            -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN            -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173869/ZN            -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g161290/ZN            -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161204/ZN            -       A1->ZN F     NAND2_X4       1  23.3    14    22     300    (-,-) 
  g161121/ZN            -       A->ZN  R     INV_X16       64 118.1    20    30     330    (-,-) 
  g160865/ZN            -       A2->ZN F     NAND2_X1       1   1.8     8    16     346    (-,-) 
  g159346/ZN            -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[26][30]/D -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#------------------------------------------------------------------------------------------------



Path 490: VIOLATED (-148 ps) Setup Check with Pin cpuregs_reg[26][29]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][29]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -148                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN            -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN            -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173869/ZN            -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g161290/ZN            -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161204/ZN            -       A1->ZN F     NAND2_X4       1  23.3    14    22     300    (-,-) 
  g161121/ZN            -       A->ZN  R     INV_X16       64 118.1    20    30     330    (-,-) 
  g160864/ZN            -       A2->ZN F     NAND2_X1       1   1.8     8    16     346    (-,-) 
  g159345/ZN            -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[26][29]/D -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#------------------------------------------------------------------------------------------------



Path 491: VIOLATED (-148 ps) Setup Check with Pin cpuregs_reg[26][25]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][25]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -148                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN            -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN            -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173869/ZN            -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g161290/ZN            -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161204/ZN            -       A1->ZN F     NAND2_X4       1  23.3    14    22     300    (-,-) 
  g161121/ZN            -       A->ZN  R     INV_X16       64 118.1    20    30     330    (-,-) 
  g182280/ZN            -       A2->ZN F     NAND2_X1       1   1.8     8    16     346    (-,-) 
  g159341/ZN            -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[26][25]/D -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#------------------------------------------------------------------------------------------------



Path 492: VIOLATED (-148 ps) Setup Check with Pin cpuregs_reg[26][9]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -148                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN           -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN           -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173869/ZN           -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g161290/ZN           -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161204/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     300    (-,-) 
  g161121/ZN           -       A->ZN  R     INV_X16       64 118.1    20    30     330    (-,-) 
  g191937/ZN           -       A2->ZN F     NAND2_X1       1   1.8     8    16     346    (-,-) 
  g159325/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[26][9]/D -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 493: VIOLATED (-148 ps) Setup Check with Pin cpuregs_reg[10][30]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][30]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -148                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN            -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN            -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173869/ZN            -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g161290/ZN            -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161197/ZN            -       A1->ZN F     NAND2_X4       1  23.3    14    22     300    (-,-) 
  g161103/ZN            -       A->ZN  R     INV_X16       64 118.4    20    30     330    (-,-) 
  g160574/ZN            -       A2->ZN F     NAND2_X1       1   1.8     8    16     346    (-,-) 
  g159530/ZN            -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[10][30]/D -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#------------------------------------------------------------------------------------------------



Path 494: VIOLATED (-148 ps) Setup Check with Pin cpuregs_reg[10][29]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][29]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -148                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN            -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN            -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173869/ZN            -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g161290/ZN            -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161197/ZN            -       A1->ZN F     NAND2_X4       1  23.3    14    22     300    (-,-) 
  g161103/ZN            -       A->ZN  R     INV_X16       64 118.4    20    30     330    (-,-) 
  g160573/ZN            -       A2->ZN F     NAND2_X1       1   1.8     8    16     346    (-,-) 
  g159529/ZN            -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[10][29]/D -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#------------------------------------------------------------------------------------------------



Path 495: VIOLATED (-148 ps) Setup Check with Pin reg_sh_reg[0]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_j_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) reg_sh_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -148                  

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  decoded_imm_j_reg[1]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_j_reg[1]/QN -       CK->QN R     DFF_X1         2  5.5    18    73      73    (-,-) 
  g167355/ZN              -       A->ZN  F     INV_X2         4  7.8     8    14      87    (-,-) 
  g167353/ZN              -       A->ZN  R     INV_X2         3  7.3    11    17     104    (-,-) 
  g166215/ZN              -       A1->ZN R     AND2_X4        7 31.9    22    46     150    (-,-) 
  g165951/ZN              -       A1->ZN F     NAND2_X4       1  6.0     9    15     165    (-,-) 
  g165769/ZN              -       A->ZN  R     INV_X4         5 20.9    15    22     187    (-,-) 
  g165096/ZN              -       A1->ZN R     AND2_X2       16 28.4    36    63     250    (-,-) 
  g163614/ZN              -       A1->ZN F     NAND2_X1       1  1.8    12    18     268    (-,-) 
  g163240/ZN              -       A2->ZN R     NAND2_X1       1  3.6    14    23     291    (-,-) 
  g162101/ZN              -       A1->ZN F     NOR2_X2        1  1.8    10     8     299    (-,-) 
  g53/ZN                  -       A4->ZN R     NAND4_X1       1  3.6    19    28     328    (-,-) 
  g175243/ZN              -       A2->ZN F     NOR2_X2        2  3.4     7    12     340    (-,-) 
  g178589/ZN              -       B1->ZN R     OAI21_X1       1  1.4    17    24     365    (-,-) 
  reg_sh_reg[0]/D         -       -      R     DFF_X1         1    -     -     0     365    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 496: VIOLATED (-148 ps) Setup Check with Pin cpuregs_reg[26][13]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -148                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN            -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN            -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173869/ZN            -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g161290/ZN            -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161204/ZN            -       A1->ZN F     NAND2_X4       1  23.3    14    22     300    (-,-) 
  g161121/ZN            -       A->ZN  R     INV_X16       64 118.1    20    30     330    (-,-) 
  g160840/ZN            -       A2->ZN F     NAND2_X1       1   1.8     8    16     346    (-,-) 
  g159329/ZN            -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[26][13]/D -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#------------------------------------------------------------------------------------------------



Path 497: VIOLATED (-148 ps) Setup Check with Pin cpuregs_reg[10][19]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][19]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -148                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN            -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN            -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173869/ZN            -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g161290/ZN            -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161197/ZN            -       A1->ZN F     NAND2_X4       1  23.3    14    22     300    (-,-) 
  g161103/ZN            -       A->ZN  R     INV_X16       64 118.4    20    30     330    (-,-) 
  g160563/ZN            -       A2->ZN F     NAND2_X1       1   1.8     8    16     346    (-,-) 
  g159519/ZN            -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[10][19]/D -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#------------------------------------------------------------------------------------------------



Path 498: VIOLATED (-148 ps) Setup Check with Pin cpuregs_reg[10][13]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     365                  
             Slack:=    -148                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN            -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN            -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173869/ZN            -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g161290/ZN            -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161197/ZN            -       A1->ZN F     NAND2_X4       1  23.3    14    22     300    (-,-) 
  g161103/ZN            -       A->ZN  R     INV_X16       64 118.4    20    30     330    (-,-) 
  g160557/ZN            -       A2->ZN F     NAND2_X1       1   1.8     8    16     346    (-,-) 
  g159513/ZN            -       A->ZN  R     OAI21_X1       1   1.4    17    19     365    (-,-) 
  cpuregs_reg[10][13]/D -       -      R     DFF_X1         1     -     -     0     365    (-,-) 
#------------------------------------------------------------------------------------------------



Path 499: VIOLATED (-148 ps) Setup Check with Pin cpuregs_reg[9][22]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[9][22]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     359                  
             Slack:=    -148                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175013/ZN -       A1->ZN F     NAND2_X1       1  4.1    11    19     239    (-,-) 
  add_1312_30_g179435/ZN -       A->ZN  F     XNOR2_X2       2  8.8    14    43     282    (-,-) 
  g179433/ZN             -       B1->ZN R     AOI21_X2       1  3.6    22    29     311    (-,-) 
  fopt179432/ZN          -       A->ZN  F     INV_X2         6 14.4    11    20     331    (-,-) 
  g177042/ZN             -       A1->ZN R     NAND2_X1       1  1.9    10    16     347    (-,-) 
  g177041/ZN             -       A1->ZN F     NAND2_X1       1  1.4     7    12     359    (-,-) 
  cpuregs_reg[9][22]/D   -       -      F     DFF_X1         1    -     -     0     359    (-,-) 
#------------------------------------------------------------------------------------------------



Path 500: VIOLATED (-148 ps) Setup Check with Pin alu_out_q_reg[10]/CK->D
          Group: clk
     Startpoint: (R) reg_op2_reg[2]/CK
          Clock: (R) clk
       Endpoint: (F) alu_out_q_reg[10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     356                  
             Slack:=    -148                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  reg_op2_reg[2]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_op2_reg[2]/Q    -       CK->Q  R     DFFR_X1        3  7.2    21   112     112    (-,-) 
  g82567__180006/ZN   -       A1->ZN R     OR2_X2         2  7.7    12    32     144    (-,-) 
  g81922/ZN           -       A->ZN  F     INV_X4         3 10.6     6    10     154    (-,-) 
  g190233/ZN          -       B1->ZN R     AOI21_X4       1  6.5    21    25     178    (-,-) 
  g81559__169473/ZN   -       A2->ZN F     NAND2_X4       2  9.2     8    18     196    (-,-) 
  g180017/ZN          -       A1->ZN R     NAND2_X4       1  6.3     9    14     210    (-,-) 
  g180016/ZN          -       A1->ZN F     NAND2_X4       3 12.0    11    15     226    (-,-) 
  fopt180015/ZN       -       A->ZN  R     INV_X2         1  6.6    11    18     244    (-,-) 
  fopt171406/ZN       -       A->ZN  F     INV_X4         4 10.8     5    10     253    (-,-) 
  g166104/ZN          -       A1->ZN R     NAND2_X1       1  3.4    13    17     270    (-,-) 
  g173451/ZN          -       A1->ZN F     NAND2_X2       2  6.1    10    17     287    (-,-) 
  g165758/ZN          -       A->ZN  R     INV_X2         2  3.8     8    14     301    (-,-) 
  g189907/ZN          -       B1->ZN F     OAI21_X1       1  1.8    11    13     314    (-,-) 
  g162930/ZN          -       A1->ZN R     NAND2_X1       1  1.9    10    16     330    (-,-) 
  g161927/ZN          -       A->ZN  F     OAI211_X1      1  1.4    14    26     356    (-,-) 
  alu_out_q_reg[10]/D -       -      F     DFF_X1         1    -     -     0     356    (-,-) 
#---------------------------------------------------------------------------------------------



Path 501: VIOLATED (-148 ps) Setup Check with Pin cpuregs_reg[26][8]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     364                  
             Slack:=    -148                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN           -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN           -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173869/ZN           -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g161290/ZN           -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161204/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     300    (-,-) 
  g161121/ZN           -       A->ZN  R     INV_X16       64 118.1    20    30     330    (-,-) 
  g195187/ZN           -       A2->ZN F     NAND2_X1       1   1.8     8    16     346    (-,-) 
  g159324/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     364    (-,-) 
  cpuregs_reg[26][8]/D -       -      R     DFF_X1         1     -     -     0     364    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 502: VIOLATED (-148 ps) Setup Check with Pin cpuregs_reg[26][7]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[26][7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     364                  
             Slack:=    -148                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN           -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN           -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173869/ZN           -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g161290/ZN           -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161204/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     300    (-,-) 
  g161121/ZN           -       A->ZN  R     INV_X16       64 118.1    20    30     330    (-,-) 
  g194551/ZN           -       A2->ZN F     NAND2_X1       1   1.8     8    16     346    (-,-) 
  g159323/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     364    (-,-) 
  cpuregs_reg[26][7]/D -       -      R     DFF_X1         1     -     -     0     364    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 503: VIOLATED (-148 ps) Setup Check with Pin cpuregs_reg[10][11]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     364                  
             Slack:=    -148                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN            -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN            -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173869/ZN            -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g161290/ZN            -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161197/ZN            -       A1->ZN F     NAND2_X4       1  23.3    14    22     300    (-,-) 
  g161103/ZN            -       A->ZN  R     INV_X16       64 118.4    20    30     330    (-,-) 
  g195024/ZN            -       A2->ZN F     NAND2_X1       1   1.8     8    16     346    (-,-) 
  g159511/ZN            -       A->ZN  R     OAI21_X1       1   1.4    17    19     364    (-,-) 
  cpuregs_reg[10][11]/D -       -      R     DFF_X1         1     -     -     0     364    (-,-) 
#------------------------------------------------------------------------------------------------



Path 504: VIOLATED (-148 ps) Setup Check with Pin cpuregs_reg[10][8]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[10][8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     364                  
             Slack:=    -148                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN           -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN           -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173869/ZN           -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g161290/ZN           -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161197/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     300    (-,-) 
  g161103/ZN           -       A->ZN  R     INV_X16       64 118.4    20    30     330    (-,-) 
  g195183/ZN           -       A2->ZN F     NAND2_X1       1   1.8     8    16     346    (-,-) 
  g159508/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     364    (-,-) 
  cpuregs_reg[10][8]/D -       -      R     DFF_X1         1     -     -     0     364    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 505: VIOLATED (-148 ps) Setup Check with Pin cpuregs_reg[3][22]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[3][22]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     359                  
             Slack:=    -148                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175013/ZN -       A1->ZN F     NAND2_X1       1  4.1    11    19     239    (-,-) 
  add_1312_30_g179435/ZN -       A->ZN  F     XNOR2_X2       2  8.8    14    43     282    (-,-) 
  g179433/ZN             -       B1->ZN R     AOI21_X2       1  3.6    22    29     311    (-,-) 
  fopt179432/ZN          -       A->ZN  F     INV_X2         6 14.4    11    20     331    (-,-) 
  g182329/ZN             -       A1->ZN R     NAND2_X1       1  1.9    10    16     347    (-,-) 
  g177153/ZN             -       A1->ZN F     NAND2_X1       1  1.4     7    12     359    (-,-) 
  cpuregs_reg[3][22]/D   -       -      F     DFF_X1         1    -     -     0     359    (-,-) 
#------------------------------------------------------------------------------------------------



Path 506: VIOLATED (-148 ps) Setup Check with Pin cpuregs_reg[24][28]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[24][28]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     358                  
             Slack:=    -148                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175016/ZN -       A1->ZN F     NAND2_X1       2  3.5    10    18     238    (-,-) 
  g192170/ZN             -       A->ZN  R     INV_X1         1  1.9     8    14     252    (-,-) 
  g192169/ZN             -       A1->ZN F     NAND2_X1       1  3.2     9    15     267    (-,-) 
  g192168/ZN             -       A1->ZN R     NAND3_X2       3 11.4    21    26     293    (-,-) 
  g172552_dup/ZN         -       A1->ZN F     NAND2_X1       4  6.8    16    28     321    (-,-) 
  g178682/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    19     340    (-,-) 
  g159862/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     358    (-,-) 
  cpuregs_reg[24][28]/D  -       -      F     DFF_X1         1    -     -     0     358    (-,-) 
#------------------------------------------------------------------------------------------------



Path 507: VIOLATED (-148 ps) Setup Check with Pin cpuregs_reg[21][26]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[21][26]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     356                  
             Slack:=    -148                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175017/ZN -       A2->ZN F     NAND2_X1       1  2.4     9    16     236    (-,-) 
  add_1312_30_g7015/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    41     277    (-,-) 
  g178662/ZN             -       A1->ZN R     NAND2_X2       2  9.6    16    24     301    (-,-) 
  g178665/ZN             -       A1->ZN F     NAND2_X4       4 16.1    11    21     322    (-,-) 
  g178667/ZN             -       A->ZN  R     INV_X8        17 31.9    12    21     342    (-,-) 
  g159560/ZN             -       B1->ZN F     OAI21_X1       1  1.4    14    14     356    (-,-) 
  cpuregs_reg[21][26]/D  -       -      F     DFF_X1         1    -     -     0     356    (-,-) 
#------------------------------------------------------------------------------------------------



Path 508: VIOLATED (-148 ps) Setup Check with Pin cpuregs_reg[17][26]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[17][26]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     356                  
             Slack:=    -148                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175017/ZN -       A2->ZN F     NAND2_X1       1  2.4     9    16     236    (-,-) 
  add_1312_30_g7015/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    41     277    (-,-) 
  g178662/ZN             -       A1->ZN R     NAND2_X2       2  9.6    16    24     301    (-,-) 
  g178665/ZN             -       A1->ZN F     NAND2_X4       4 16.1    11    21     322    (-,-) 
  g178667/ZN             -       A->ZN  R     INV_X8        17 31.9    12    21     342    (-,-) 
  g159162/ZN             -       B1->ZN F     OAI21_X1       1  1.4    14    14     356    (-,-) 
  cpuregs_reg[17][26]/D  -       -      F     DFF_X1         1    -     -     0     356    (-,-) 
#------------------------------------------------------------------------------------------------



Path 509: VIOLATED (-148 ps) Setup Check with Pin cpuregs_reg[5][26]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[5][26]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     356                  
             Slack:=    -148                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175017/ZN -       A2->ZN F     NAND2_X1       1  2.4     9    16     236    (-,-) 
  add_1312_30_g7015/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    41     277    (-,-) 
  g178662/ZN             -       A1->ZN R     NAND2_X2       2  9.6    16    24     301    (-,-) 
  g178665/ZN             -       A1->ZN F     NAND2_X4       4 16.1    11    21     322    (-,-) 
  g178667/ZN             -       A->ZN  R     INV_X8        17 31.9    12    21     342    (-,-) 
  g159306/ZN             -       B1->ZN F     OAI21_X1       1  1.4    14    14     356    (-,-) 
  cpuregs_reg[5][26]/D   -       -      F     DFF_X1         1    -     -     0     356    (-,-) 
#------------------------------------------------------------------------------------------------



Path 510: VIOLATED (-148 ps) Setup Check with Pin cpuregs_reg[4][22]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[4][22]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     359                  
             Slack:=    -148                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175013/ZN -       A1->ZN F     NAND2_X1       1  4.1    11    19     239    (-,-) 
  add_1312_30_g179435/ZN -       A->ZN  F     XNOR2_X2       2  8.8    14    43     282    (-,-) 
  g179433/ZN             -       B1->ZN R     AOI21_X2       1  3.6    22    29     311    (-,-) 
  fopt179432/ZN          -       A->ZN  F     INV_X2         6 14.4    11    20     331    (-,-) 
  g176908/ZN             -       A1->ZN R     NAND2_X1       1  1.9    10    16     347    (-,-) 
  g176907/ZN             -       A1->ZN F     NAND2_X1       1  1.4     7    12     359    (-,-) 
  cpuregs_reg[4][22]/D   -       -      F     DFF_X1         1    -     -     0     359    (-,-) 
#------------------------------------------------------------------------------------------------



Path 511: VIOLATED (-148 ps) Setup Check with Pin cpuregs_reg[31][26]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[31][26]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     356                  
             Slack:=    -148                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175017/ZN -       A2->ZN F     NAND2_X1       1  2.4     9    16     236    (-,-) 
  add_1312_30_g7015/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    41     277    (-,-) 
  g178662/ZN             -       A1->ZN R     NAND2_X2       2  9.6    16    24     301    (-,-) 
  g178665/ZN             -       A1->ZN F     NAND2_X4       4 16.1    11    21     322    (-,-) 
  g178667/ZN             -       A->ZN  R     INV_X8        17 31.9    12    21     342    (-,-) 
  g159466/ZN             -       B1->ZN F     OAI21_X1       1  1.4    13    14     356    (-,-) 
  cpuregs_reg[31][26]/D  -       -      F     DFF_X1         1    -     -     0     356    (-,-) 
#------------------------------------------------------------------------------------------------



Path 512: VIOLATED (-148 ps) Setup Check with Pin cpuregs_reg[29][26]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[29][26]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     356                  
             Slack:=    -148                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175017/ZN -       A2->ZN F     NAND2_X1       1  2.4     9    16     236    (-,-) 
  add_1312_30_g7015/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    41     277    (-,-) 
  g178662/ZN             -       A1->ZN R     NAND2_X2       2  9.6    16    24     301    (-,-) 
  g178665/ZN             -       A1->ZN F     NAND2_X4       4 16.1    11    21     322    (-,-) 
  g178667/ZN             -       A->ZN  R     INV_X8        17 31.9    12    21     342    (-,-) 
  g158882__1857/ZN       -       B1->ZN F     OAI21_X1       1  1.4    13    14     356    (-,-) 
  cpuregs_reg[29][26]/D  -       -      F     DFF_X1         1    -     -     0     356    (-,-) 
#------------------------------------------------------------------------------------------------



Path 513: VIOLATED (-148 ps) Setup Check with Pin cpuregs_reg[27][26]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[27][26]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     356                  
             Slack:=    -148                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175017/ZN -       A2->ZN F     NAND2_X1       1  2.4     9    16     236    (-,-) 
  add_1312_30_g7015/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    41     277    (-,-) 
  g178662/ZN             -       A1->ZN R     NAND2_X2       2  9.6    16    24     301    (-,-) 
  g178665/ZN             -       A1->ZN F     NAND2_X4       4 16.1    11    21     322    (-,-) 
  g178667/ZN             -       A->ZN  R     INV_X8        17 31.9    12    21     342    (-,-) 
  g159372/ZN             -       B1->ZN F     OAI21_X1       1  1.4    13    14     356    (-,-) 
  cpuregs_reg[27][26]/D  -       -      F     DFF_X1         1    -     -     0     356    (-,-) 
#------------------------------------------------------------------------------------------------



Path 514: VIOLATED (-148 ps) Setup Check with Pin cpuregs_reg[25][26]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[25][26]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     356                  
             Slack:=    -148                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175017/ZN -       A2->ZN F     NAND2_X1       1  2.4     9    16     236    (-,-) 
  add_1312_30_g7015/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    41     277    (-,-) 
  g178662/ZN             -       A1->ZN R     NAND2_X2       2  9.6    16    24     301    (-,-) 
  g178665/ZN             -       A1->ZN F     NAND2_X4       4 16.1    11    21     322    (-,-) 
  g178667/ZN             -       A->ZN  R     INV_X8        17 31.9    12    21     342    (-,-) 
  g159307/ZN             -       B1->ZN F     OAI21_X1       1  1.4    13    14     356    (-,-) 
  cpuregs_reg[25][26]/D  -       -      F     DFF_X1         1    -     -     0     356    (-,-) 
#------------------------------------------------------------------------------------------------



Path 515: VIOLATED (-148 ps) Setup Check with Pin cpuregs_reg[23][26]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[23][26]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     356                  
             Slack:=    -148                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175017/ZN -       A2->ZN F     NAND2_X1       1  2.4     9    16     236    (-,-) 
  add_1312_30_g7015/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    41     277    (-,-) 
  g178662/ZN             -       A1->ZN R     NAND2_X2       2  9.6    16    24     301    (-,-) 
  g178665/ZN             -       A1->ZN F     NAND2_X4       4 16.1    11    21     322    (-,-) 
  g178667/ZN             -       A->ZN  R     INV_X8        17 31.9    12    21     342    (-,-) 
  g159252/ZN             -       B1->ZN F     OAI21_X1       1  1.4    13    14     356    (-,-) 
  cpuregs_reg[23][26]/D  -       -      F     DFF_X1         1    -     -     0     356    (-,-) 
#------------------------------------------------------------------------------------------------



Path 516: VIOLATED (-148 ps) Setup Check with Pin cpuregs_reg[19][26]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[19][26]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     356                  
             Slack:=    -148                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175017/ZN -       A2->ZN F     NAND2_X1       1  2.4     9    16     236    (-,-) 
  add_1312_30_g7015/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    41     277    (-,-) 
  g178662/ZN             -       A1->ZN R     NAND2_X2       2  9.6    16    24     301    (-,-) 
  g178665/ZN             -       A1->ZN F     NAND2_X4       4 16.1    11    21     322    (-,-) 
  g178667/ZN             -       A->ZN  R     INV_X8        17 31.9    12    21     342    (-,-) 
  g159192/ZN             -       B1->ZN F     OAI21_X1       1  1.4    13    14     356    (-,-) 
  cpuregs_reg[19][26]/D  -       -      F     DFF_X1         1    -     -     0     356    (-,-) 
#------------------------------------------------------------------------------------------------



Path 517: VIOLATED (-148 ps) Setup Check with Pin cpuregs_reg[15][26]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[15][26]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     356                  
             Slack:=    -148                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175017/ZN -       A2->ZN F     NAND2_X1       1  2.4     9    16     236    (-,-) 
  add_1312_30_g7015/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    41     277    (-,-) 
  g178662/ZN             -       A1->ZN R     NAND2_X2       2  9.6    16    24     301    (-,-) 
  g178665/ZN             -       A1->ZN F     NAND2_X4       4 16.1    11    21     322    (-,-) 
  g178667/ZN             -       A->ZN  R     INV_X8        17 31.9    12    21     342    (-,-) 
  g159132/ZN             -       B1->ZN F     OAI21_X1       1  1.4    13    14     356    (-,-) 
  cpuregs_reg[15][26]/D  -       -      F     DFF_X1         1    -     -     0     356    (-,-) 
#------------------------------------------------------------------------------------------------



Path 518: VIOLATED (-148 ps) Setup Check with Pin cpuregs_reg[13][26]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[13][26]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     356                  
             Slack:=    -148                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175017/ZN -       A2->ZN F     NAND2_X1       1  2.4     9    16     236    (-,-) 
  add_1312_30_g7015/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    41     277    (-,-) 
  g178662/ZN             -       A1->ZN R     NAND2_X2       2  9.6    16    24     301    (-,-) 
  g178665/ZN             -       A1->ZN F     NAND2_X4       4 16.1    11    21     322    (-,-) 
  g178667/ZN             -       A->ZN  R     INV_X8        17 31.9    12    21     342    (-,-) 
  g159071/ZN             -       B1->ZN F     OAI21_X1       1  1.4    13    14     356    (-,-) 
  cpuregs_reg[13][26]/D  -       -      F     DFF_X1         1    -     -     0     356    (-,-) 
#------------------------------------------------------------------------------------------------



Path 519: VIOLATED (-148 ps) Setup Check with Pin cpuregs_reg[11][26]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[11][26]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     356                  
             Slack:=    -148                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175017/ZN -       A2->ZN F     NAND2_X1       1  2.4     9    16     236    (-,-) 
  add_1312_30_g7015/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    41     277    (-,-) 
  g178662/ZN             -       A1->ZN R     NAND2_X2       2  9.6    16    24     301    (-,-) 
  g178665/ZN             -       A1->ZN F     NAND2_X4       4 16.1    11    21     322    (-,-) 
  g178667/ZN             -       A->ZN  R     INV_X8        17 31.9    12    21     342    (-,-) 
  g159042/ZN             -       B1->ZN F     OAI21_X1       1  1.4    13    14     356    (-,-) 
  cpuregs_reg[11][26]/D  -       -      F     DFF_X1         1    -     -     0     356    (-,-) 
#------------------------------------------------------------------------------------------------



Path 520: VIOLATED (-148 ps) Setup Check with Pin cpuregs_reg[7][26]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[7][26]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     356                  
             Slack:=    -148                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175017/ZN -       A2->ZN F     NAND2_X1       1  2.4     9    16     236    (-,-) 
  add_1312_30_g7015/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    41     277    (-,-) 
  g178662/ZN             -       A1->ZN R     NAND2_X2       2  9.6    16    24     301    (-,-) 
  g178665/ZN             -       A1->ZN F     NAND2_X4       4 16.1    11    21     322    (-,-) 
  g178667/ZN             -       A->ZN  R     INV_X8        17 31.9    12    21     342    (-,-) 
  g158883__9906/ZN       -       B1->ZN F     OAI21_X1       1  1.4    13    14     356    (-,-) 
  cpuregs_reg[7][26]/D   -       -      F     DFF_X1         1    -     -     0     356    (-,-) 
#------------------------------------------------------------------------------------------------



Path 521: VIOLATED (-148 ps) Setup Check with Pin cpuregs_reg[28][21]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[28][21]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     358                  
             Slack:=    -148                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175020/ZN -       A2->ZN F     NAND2_X1       1  4.1    12    20     240    (-,-) 
  add_1312_30_g183309/ZN -       A->ZN  F     XNOR2_X2       2  8.8    14    43     283    (-,-) 
  g178541_dup/ZN         -       B1->ZN R     AOI21_X4       1  6.6    21    28     311    (-,-) 
  fopt183310/ZN          -       A->ZN  F     INV_X4        14 27.7    11    20     331    (-,-) 
  g195414/ZN             -       A1->ZN R     NAND2_X1       1  1.9    10    16     347    (-,-) 
  g195413/ZN             -       A1->ZN F     NAND2_X1       1  1.4     7    12     358    (-,-) 
  cpuregs_reg[28][21]/D  -       -      F     DFF_X1         1    -     -     0     358    (-,-) 
#------------------------------------------------------------------------------------------------



Path 522: VIOLATED (-148 ps) Setup Check with Pin cpuregs_reg[12][21]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[12][21]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     358                  
             Slack:=    -148                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175020/ZN -       A2->ZN F     NAND2_X1       1  4.1    12    20     240    (-,-) 
  add_1312_30_g183309/ZN -       A->ZN  F     XNOR2_X2       2  8.8    14    43     283    (-,-) 
  g178541_dup/ZN         -       B1->ZN R     AOI21_X4       1  6.6    21    28     311    (-,-) 
  fopt183310/ZN          -       A->ZN  F     INV_X4        14 27.7    11    20     331    (-,-) 
  g178549/ZN             -       A1->ZN R     NAND2_X1       1  1.9    10    16     347    (-,-) 
  g177494/ZN             -       A1->ZN F     NAND2_X1       1  1.4     7    12     358    (-,-) 
  cpuregs_reg[12][21]/D  -       -      F     DFF_X1         1    -     -     0     358    (-,-) 
#------------------------------------------------------------------------------------------------



Path 523: VIOLATED (-148 ps) Setup Check with Pin cpuregs_reg[8][21]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[8][21]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     358                  
             Slack:=    -148                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175020/ZN -       A2->ZN F     NAND2_X1       1  4.1    12    20     240    (-,-) 
  add_1312_30_g183309/ZN -       A->ZN  F     XNOR2_X2       2  8.8    14    43     283    (-,-) 
  g178541_dup/ZN         -       B1->ZN R     AOI21_X4       1  6.6    21    28     311    (-,-) 
  fopt183310/ZN          -       A->ZN  F     INV_X4        14 27.7    11    20     331    (-,-) 
  g178550/ZN             -       A1->ZN R     NAND2_X1       1  1.9    10    16     347    (-,-) 
  g177307/ZN             -       A1->ZN F     NAND2_X1       1  1.4     7    12     358    (-,-) 
  cpuregs_reg[8][21]/D   -       -      F     DFF_X1         1    -     -     0     358    (-,-) 
#------------------------------------------------------------------------------------------------



Path 524: VIOLATED (-148 ps) Setup Check with Pin cpuregs_reg[4][21]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[4][21]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     358                  
             Slack:=    -148                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175020/ZN -       A2->ZN F     NAND2_X1       1  4.1    12    20     240    (-,-) 
  add_1312_30_g183309/ZN -       A->ZN  F     XNOR2_X2       2  8.8    14    43     283    (-,-) 
  g178541_dup/ZN         -       B1->ZN R     AOI21_X4       1  6.6    21    28     311    (-,-) 
  fopt183310/ZN          -       A->ZN  F     INV_X4        14 27.7    11    20     331    (-,-) 
  g178551/ZN             -       A1->ZN R     NAND2_X1       1  1.9    10    16     347    (-,-) 
  g176785/ZN             -       A1->ZN F     NAND2_X1       1  1.4     7    12     358    (-,-) 
  cpuregs_reg[4][21]/D   -       -      F     DFF_X1         1    -     -     0     358    (-,-) 
#------------------------------------------------------------------------------------------------



Path 525: VIOLATED (-148 ps) Setup Check with Pin cpuregs_reg[3][21]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[3][21]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     358                  
             Slack:=    -148                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175020/ZN -       A2->ZN F     NAND2_X1       1  4.1    12    20     240    (-,-) 
  add_1312_30_g183309/ZN -       A->ZN  F     XNOR2_X2       2  8.8    14    43     283    (-,-) 
  g178541_dup/ZN         -       B1->ZN R     AOI21_X4       1  6.6    21    28     311    (-,-) 
  fopt183310/ZN          -       A->ZN  F     INV_X4        14 27.7    11    20     331    (-,-) 
  g178539/ZN             -       A1->ZN R     NAND2_X1       1  1.9    10    16     347    (-,-) 
  g177532/ZN             -       A1->ZN F     NAND2_X1       1  1.4     7    12     358    (-,-) 
  cpuregs_reg[3][21]/D   -       -      F     DFF_X1         1    -     -     0     358    (-,-) 
#------------------------------------------------------------------------------------------------



Path 526: VIOLATED (-148 ps) Setup Check with Pin cpuregs_reg[24][21]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[24][21]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     358                  
             Slack:=    -148                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175020/ZN -       A2->ZN F     NAND2_X1       1  4.1    12    20     240    (-,-) 
  add_1312_30_g183309/ZN -       A->ZN  F     XNOR2_X2       2  8.8    14    43     283    (-,-) 
  g183307/ZN             -       B1->ZN R     AOI21_X2       1  3.6    22    29     312    (-,-) 
  fopt183306/ZN          -       A->ZN  F     INV_X2         5 12.7    11    18     330    (-,-) 
  g178542/ZN             -       A1->ZN R     NAND2_X1       1  1.9    10    16     346    (-,-) 
  g176498/ZN             -       A1->ZN F     NAND2_X1       1  1.4     7    12     358    (-,-) 
  cpuregs_reg[24][21]/D  -       -      F     DFF_X1         1    -     -     0     358    (-,-) 
#------------------------------------------------------------------------------------------------



Path 527: VIOLATED (-147 ps) Setup Check with Pin cpuregs_reg[17][24]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[17][24]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     355                  
             Slack:=    -147                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175028/ZN -       A1->ZN F     NAND2_X2       1  4.1     8    15     235    (-,-) 
  add_1312_30_g179429/ZN -       A->ZN  F     XNOR2_X2       2  8.9    14    41     276    (-,-) 
  g179427/ZN             -       B1->ZN R     AOI21_X2       1  3.6    22    29     305    (-,-) 
  fopt179426/ZN          -       A->ZN  F     INV_X2         6 14.4    11    20     325    (-,-) 
  fopt172720/ZN          -       A->ZN  R     INV_X4         6 11.4    10    17     342    (-,-) 
  g159161/ZN             -       B1->ZN F     OAI21_X1       1  1.4    14    13     355    (-,-) 
  cpuregs_reg[17][24]/D  -       -      F     DFF_X1         1    -     -     0     355    (-,-) 
#------------------------------------------------------------------------------------------------



Path 528: VIOLATED (-147 ps) Setup Check with Pin alu_out_q_reg[16]/CK->D
          Group: clk
     Startpoint: (R) reg_op2_reg[15]/CK
          Clock: (R) clk
       Endpoint: (F) alu_out_q_reg[16]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     355                  
             Slack:=    -147                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  reg_op2_reg[15]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_op2_reg[15]/Q   -       CK->Q  R     DFFR_X1        2  5.7    18   109     109    (-,-) 
  g11/ZN              -       A1->ZN F     NOR2_X1        2  3.5    11    14     123    (-,-) 
  g81730__9906/ZN     -       A->ZN  R     AOI21_X1       1  3.5    30    49     172    (-,-) 
  g170790/ZN          -       A->ZN  F     OAI21_X2       1  6.1    13    27     199    (-,-) 
  g171261/ZN          -       A->ZN  R     AOI21_X4       1  6.5    21    41     239    (-,-) 
  g81428__170112/ZN   -       A2->ZN F     NAND2_X4       2  7.7     8    17     256    (-,-) 
  fopt174366/ZN       -       A->ZN  R     INV_X1         2  4.0    12    18     274    (-,-) 
  fopt174368/ZN       -       A->ZN  F     INV_X1         2  4.7     7    13     287    (-,-) 
  g174367/ZN          -       A1->ZN R     NAND2_X1       1  1.9    10    14     301    (-,-) 
  g165895/ZN          -       A1->ZN F     NAND2_X1       1  1.8     7    13     314    (-,-) 
  g165318/ZN          -       A1->ZN R     NAND2_X1       1  2.0    11    14     329    (-,-) 
  g162743/ZN          -       B->ZN  F     OAI211_X1      1  1.4    14    26     355    (-,-) 
  alu_out_q_reg[16]/D -       -      F     DFF_X1         1    -     -     0     355    (-,-) 
#---------------------------------------------------------------------------------------------



Path 529: VIOLATED (-147 ps) Setup Check with Pin cpuregs_reg[31][24]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[31][24]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     355                  
             Slack:=    -147                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175028/ZN -       A1->ZN F     NAND2_X2       1  4.1     8    15     235    (-,-) 
  add_1312_30_g179429/ZN -       A->ZN  F     XNOR2_X2       2  8.9    14    41     276    (-,-) 
  g179427/ZN             -       B1->ZN R     AOI21_X2       1  3.6    22    29     305    (-,-) 
  fopt179426/ZN          -       A->ZN  F     INV_X2         6 14.4    11    20     325    (-,-) 
  fopt172720/ZN          -       A->ZN  R     INV_X4         6 11.4    10    17     342    (-,-) 
  g159464/ZN             -       B1->ZN F     OAI21_X1       1  1.4    13    13     355    (-,-) 
  cpuregs_reg[31][24]/D  -       -      F     DFF_X1         1    -     -     0     355    (-,-) 
#------------------------------------------------------------------------------------------------



Path 530: VIOLATED (-147 ps) Setup Check with Pin cpuregs_reg[27][24]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[27][24]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     355                  
             Slack:=    -147                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175028/ZN -       A1->ZN F     NAND2_X2       1  4.1     8    15     235    (-,-) 
  add_1312_30_g179429/ZN -       A->ZN  F     XNOR2_X2       2  8.9    14    41     276    (-,-) 
  g179427/ZN             -       B1->ZN R     AOI21_X2       1  3.6    22    29     305    (-,-) 
  fopt179426/ZN          -       A->ZN  F     INV_X2         6 14.4    11    20     325    (-,-) 
  fopt172720/ZN          -       A->ZN  R     INV_X4         6 11.4    10    17     342    (-,-) 
  g159370/ZN             -       B1->ZN F     OAI21_X1       1  1.4    13    13     355    (-,-) 
  cpuregs_reg[27][24]/D  -       -      F     DFF_X1         1    -     -     0     355    (-,-) 
#------------------------------------------------------------------------------------------------



Path 531: VIOLATED (-147 ps) Setup Check with Pin cpuregs_reg[15][24]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[15][24]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     355                  
             Slack:=    -147                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175028/ZN -       A1->ZN F     NAND2_X2       1  4.1     8    15     235    (-,-) 
  add_1312_30_g179429/ZN -       A->ZN  F     XNOR2_X2       2  8.9    14    41     276    (-,-) 
  g179427/ZN             -       B1->ZN R     AOI21_X2       1  3.6    22    29     305    (-,-) 
  fopt179426/ZN          -       A->ZN  F     INV_X2         6 14.4    11    20     325    (-,-) 
  fopt172720/ZN          -       A->ZN  R     INV_X4         6 11.4    10    17     342    (-,-) 
  g159130/ZN             -       B1->ZN F     OAI21_X1       1  1.4    13    13     355    (-,-) 
  cpuregs_reg[15][24]/D  -       -      F     DFF_X1         1    -     -     0     355    (-,-) 
#------------------------------------------------------------------------------------------------



Path 532: VIOLATED (-147 ps) Setup Check with Pin cpuregs_reg[11][24]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[11][24]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     355                  
             Slack:=    -147                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175028/ZN -       A1->ZN F     NAND2_X2       1  4.1     8    15     235    (-,-) 
  add_1312_30_g179429/ZN -       A->ZN  F     XNOR2_X2       2  8.9    14    41     276    (-,-) 
  g179427/ZN             -       B1->ZN R     AOI21_X2       1  3.6    22    29     305    (-,-) 
  fopt179426/ZN          -       A->ZN  F     INV_X2         6 14.4    11    20     325    (-,-) 
  fopt172720/ZN          -       A->ZN  R     INV_X4         6 11.4    10    17     342    (-,-) 
  g159040/ZN             -       B1->ZN F     OAI21_X1       1  1.4    13    13     355    (-,-) 
  cpuregs_reg[11][24]/D  -       -      F     DFF_X1         1    -     -     0     355    (-,-) 
#------------------------------------------------------------------------------------------------



Path 533: VIOLATED (-147 ps) Setup Check with Pin cpuregs_reg[4][26]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[4][26]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      41                  
     Required Time:=     209                  
      Launch Clock:-       0                  
         Data Path:-     356                  
             Slack:=    -147                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175017/ZN -       A2->ZN F     NAND2_X1       1  2.4     9    16     236    (-,-) 
  add_1312_30_g7015/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    41     277    (-,-) 
  g178662/ZN             -       A1->ZN R     NAND2_X2       2  9.6    16    24     301    (-,-) 
  g178665/ZN             -       A1->ZN F     NAND2_X4       4 16.1    11    21     322    (-,-) 
  g178667/ZN             -       A->ZN  R     INV_X8        17 31.9    12    21     342    (-,-) 
  g195000/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    14     356    (-,-) 
  cpuregs_reg[4][26]/D   -       -      F     DFF_X1         1    -     -     0     356    (-,-) 
#------------------------------------------------------------------------------------------------



Path 534: VIOLATED (-147 ps) Setup Check with Pin cpuregs_reg[20][26]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[20][26]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      41                  
     Required Time:=     209                  
      Launch Clock:-       0                  
         Data Path:-     356                  
             Slack:=    -147                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175017/ZN -       A2->ZN F     NAND2_X1       1  2.4     9    16     236    (-,-) 
  add_1312_30_g7015/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    41     277    (-,-) 
  g178662/ZN             -       A1->ZN R     NAND2_X2       2  9.6    16    24     301    (-,-) 
  g178665/ZN             -       A1->ZN F     NAND2_X4       4 16.1    11    21     322    (-,-) 
  g178667/ZN             -       A->ZN  R     INV_X8        17 31.9    12    21     342    (-,-) 
  g159770/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    14     356    (-,-) 
  cpuregs_reg[20][26]/D  -       -      F     DFF_X1         1    -     -     0     356    (-,-) 
#------------------------------------------------------------------------------------------------



Path 535: VIOLATED (-147 ps) Setup Check with Pin cpuregs_reg[9][26]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[9][26]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      41                  
     Required Time:=     209                  
      Launch Clock:-       0                  
         Data Path:-     356                  
             Slack:=    -147                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175017/ZN -       A2->ZN F     NAND2_X1       1  2.4     9    16     236    (-,-) 
  add_1312_30_g7015/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    41     277    (-,-) 
  g178662/ZN             -       A1->ZN R     NAND2_X2       2  9.6    16    24     301    (-,-) 
  g178665/ZN             -       A1->ZN F     NAND2_X4       4 16.1    11    21     322    (-,-) 
  g178666/ZN             -       A1->ZN R     NAND2_X1       1  2.0    11    16     338    (-,-) 
  g159496/ZN             -       A->ZN  F     OAI21_X1       1  1.4    10    18     356    (-,-) 
  cpuregs_reg[9][26]/D   -       -      F     DFF_X1         1    -     -     0     356    (-,-) 
#------------------------------------------------------------------------------------------------



Path 536: VIOLATED (-146 ps) Setup Check with Pin cpuregs_reg[28][22]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[28][22]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     357                  
             Slack:=    -146                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175013/ZN -       A1->ZN F     NAND2_X1       1  4.1    11    19     239    (-,-) 
  add_1312_30_g179435/ZN -       A->ZN  F     XNOR2_X2       2  8.8    14    43     282    (-,-) 
  g165489_dup/ZN         -       B1->ZN R     AOI21_X4       1  6.6    21    28     310    (-,-) 
  fopt179436/ZN          -       A->ZN  F     INV_X4        13 26.0    11    19     329    (-,-) 
  g193992/ZN             -       A1->ZN R     NAND2_X1       1  1.9    10    16     345    (-,-) 
  g176688/ZN             -       A1->ZN F     NAND2_X1       1  1.4     7    12     357    (-,-) 
  cpuregs_reg[28][22]/D  -       -      F     DFF_X1         1    -     -     0     357    (-,-) 
#------------------------------------------------------------------------------------------------



Path 537: VIOLATED (-146 ps) Setup Check with Pin cpuregs_reg[24][22]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[24][22]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     357                  
             Slack:=    -146                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175013/ZN -       A1->ZN F     NAND2_X1       1  4.1    11    19     239    (-,-) 
  add_1312_30_g179435/ZN -       A->ZN  F     XNOR2_X2       2  8.8    14    43     282    (-,-) 
  g165489_dup/ZN         -       B1->ZN R     AOI21_X4       1  6.6    21    28     310    (-,-) 
  fopt179436/ZN          -       A->ZN  F     INV_X4        13 26.0    11    19     329    (-,-) 
  g176659/ZN             -       A1->ZN R     NAND2_X1       1  1.9    10    16     345    (-,-) 
  g176658/ZN             -       A1->ZN F     NAND2_X1       1  1.4     7    12     357    (-,-) 
  cpuregs_reg[24][22]/D  -       -      F     DFF_X1         1    -     -     0     357    (-,-) 
#------------------------------------------------------------------------------------------------



Path 538: VIOLATED (-146 ps) Setup Check with Pin cpuregs_reg[16][26]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[16][26]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     356                  
             Slack:=    -146                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175017/ZN -       A2->ZN F     NAND2_X1       1  2.4     9    16     236    (-,-) 
  add_1312_30_g7015/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    41     277    (-,-) 
  g178662/ZN             -       A1->ZN R     NAND2_X2       2  9.6    16    24     301    (-,-) 
  g178665/ZN             -       A1->ZN F     NAND2_X4       4 16.1    11    21     322    (-,-) 
  g178667/ZN             -       A->ZN  R     INV_X8        17 31.9    12    21     342    (-,-) 
  g159710/ZN             -       B1->ZN F     OAI21_X1       1  1.4     9    14     356    (-,-) 
  cpuregs_reg[16][26]/D  -       -      F     DFF_X1         1    -     -     0     356    (-,-) 
#------------------------------------------------------------------------------------------------



Path 539: VIOLATED (-146 ps) Setup Check with Pin cpuregs_reg[12][22]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[12][22]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     357                  
             Slack:=    -146                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175013/ZN -       A1->ZN F     NAND2_X1       1  4.1    11    19     239    (-,-) 
  add_1312_30_g179435/ZN -       A->ZN  F     XNOR2_X2       2  8.8    14    43     282    (-,-) 
  g165489_dup/ZN         -       B1->ZN R     AOI21_X4       1  6.6    21    28     310    (-,-) 
  fopt179436/ZN          -       A->ZN  F     INV_X4        13 26.0    11    19     329    (-,-) 
  g177526/ZN             -       A1->ZN R     NAND2_X1       1  1.9    10    16     345    (-,-) 
  g177525/ZN             -       A1->ZN F     NAND2_X1       1  1.4     7    12     357    (-,-) 
  cpuregs_reg[12][22]/D  -       -      F     DFF_X1         1    -     -     0     357    (-,-) 
#------------------------------------------------------------------------------------------------



Path 540: VIOLATED (-146 ps) Setup Check with Pin cpuregs_reg[9][27]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[9][27]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      41                  
     Required Time:=     209                  
      Launch Clock:-       0                  
         Data Path:-     355                  
             Slack:=    -146                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175015/ZN -       A1->ZN F     NAND2_X1       1  4.1    11    19     239    (-,-) 
  add_1312_30_g7000/ZN   -       A->ZN  F     XNOR2_X2       1  6.0    12    40     279    (-,-) 
  g190032/ZN             -       A1->ZN R     NAND2_X4       3 12.9    13    20     299    (-,-) 
  g195497/ZN             -       A1->ZN F     NAND2_X2       6 10.2    13    22     320    (-,-) 
  g186127/ZN             -       A1->ZN R     NAND2_X1       1  2.0    11    17     338    (-,-) 
  g159497/ZN             -       A->ZN  F     OAI21_X1       1  1.4    10    18     355    (-,-) 
  cpuregs_reg[9][27]/D   -       -      F     DFF_X1         1    -     -     0     355    (-,-) 
#------------------------------------------------------------------------------------------------



Path 541: VIOLATED (-146 ps) Setup Check with Pin cpuregs_reg[8][22]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[8][22]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     357                  
             Slack:=    -146                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175013/ZN -       A1->ZN F     NAND2_X1       1  4.1    11    19     239    (-,-) 
  add_1312_30_g179435/ZN -       A->ZN  F     XNOR2_X2       2  8.8    14    43     282    (-,-) 
  g165489_dup/ZN         -       B1->ZN R     AOI21_X4       1  6.6    21    28     310    (-,-) 
  fopt179436/ZN          -       A->ZN  F     INV_X4        13 26.0    11    19     329    (-,-) 
  g177115/ZN             -       A1->ZN R     NAND2_X1       1  1.9    10    16     345    (-,-) 
  g177114/ZN             -       A1->ZN F     NAND2_X1       1  1.4     7    12     357    (-,-) 
  cpuregs_reg[8][22]/D   -       -      F     DFF_X1         1    -     -     0     357    (-,-) 
#------------------------------------------------------------------------------------------------



Path 542: VIOLATED (-146 ps) Setup Check with Pin cpuregs_reg[1][26]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[1][26]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     356                  
             Slack:=    -146                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175017/ZN -       A2->ZN F     NAND2_X1       1  2.4     9    16     236    (-,-) 
  add_1312_30_g7015/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    41     277    (-,-) 
  g178662/ZN             -       A1->ZN R     NAND2_X2       2  9.6    16    24     301    (-,-) 
  g178665/ZN             -       A1->ZN F     NAND2_X4       4 16.1    11    21     322    (-,-) 
  g178667/ZN             -       A->ZN  R     INV_X8        17 31.9    12    21     342    (-,-) 
  g195135/ZN             -       B1->ZN F     OAI21_X1       1  1.4     9    14     356    (-,-) 
  cpuregs_reg[1][26]/D   -       -      F     DFF_X1         1    -     -     0     356    (-,-) 
#------------------------------------------------------------------------------------------------



Path 543: VIOLATED (-146 ps) Setup Check with Pin reg_op2_reg[18]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_j_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) reg_op2_reg[18]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      41                  
     Required Time:=     209                  
      Launch Clock:-       0                  
         Data Path:-     355                  
             Slack:=    -146                  

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  decoded_imm_j_reg[1]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_j_reg[1]/QN -       CK->QN F     DFF_X1         2  4.9    16    71      71    (-,-) 
  g167355/ZN              -       A->ZN  R     INV_X2         4  8.4    13    23      94    (-,-) 
  g167353/ZN              -       A->ZN  F     INV_X2         3  6.8     6    11     105    (-,-) 
  g166215/ZN              -       A1->ZN F     AND2_X4        7 29.1    11    35     140    (-,-) 
  g165951/ZN              -       A1->ZN R     NAND2_X4       1  6.6    10    15     156    (-,-) 
  g165769/ZN              -       A->ZN  F     INV_X4         5 19.8     7    13     168    (-,-) 
  g165097/ZN              -       A1->ZN R     NAND2_X2      16 30.0    40    46     214    (-,-) 
  g163326/ZN              -       A1->ZN F     OAI22_X1       1  1.7    14    24     239    (-,-) 
  g162526/ZN              -       A1->ZN R     NOR2_X1        1  1.9    17    27     265    (-,-) 
  g161698/ZN              -       A3->ZN F     NAND4_X1       1  3.6    22    39     304    (-,-) 
  g161150/ZN              -       B2->ZN R     OAI21_X2       1  1.9    16    33     336    (-,-) 
  g159005/ZN              -       A1->ZN F     NAND3_X1       1  1.4    10    19     355    (-,-) 
  reg_op2_reg[18]/D       -       -      F     DFF_X1         1    -     -     0     355    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 544: VIOLATED (-146 ps) Setup Check with Pin cpuregs_reg[28][18]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[28][18]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     357                  
             Slack:=    -146                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g179319/ZN -       A1->ZN F     NAND2_X1       1  4.1    11    19     239    (-,-) 
  add_1312_30_g179413/ZN -       A->ZN  F     XNOR2_X2       2  8.8    14    43     282    (-,-) 
  g165472_dup/ZN         -       B1->ZN R     AOI21_X4       1  6.6    21    28     310    (-,-) 
  fopt179414/ZN          -       A->ZN  F     INV_X4        13 26.0    11    19     329    (-,-) 
  g195421/ZN             -       A1->ZN R     NAND2_X1       1  1.9    10    16     345    (-,-) 
  g195420/ZN             -       A1->ZN F     NAND2_X1       1  1.4     7    12     357    (-,-) 
  cpuregs_reg[28][18]/D  -       -      F     DFF_X1         1    -     -     0     357    (-,-) 
#------------------------------------------------------------------------------------------------



Path 545: VIOLATED (-146 ps) Setup Check with Pin cpuregs_reg[20][18]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[20][18]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     357                  
             Slack:=    -146                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g179319/ZN -       A1->ZN F     NAND2_X1       1  4.1    11    19     239    (-,-) 
  add_1312_30_g179413/ZN -       A->ZN  F     XNOR2_X2       2  8.8    14    43     282    (-,-) 
  g165472_dup/ZN         -       B1->ZN R     AOI21_X4       1  6.6    21    28     310    (-,-) 
  fopt179414/ZN          -       A->ZN  F     INV_X4        13 26.0    11    19     329    (-,-) 
  g187559/ZN             -       A1->ZN R     NAND2_X1       1  1.9    10    16     345    (-,-) 
  g187558/ZN             -       A1->ZN F     NAND2_X1       1  1.4     7    12     357    (-,-) 
  cpuregs_reg[20][18]/D  -       -      F     DFF_X1         1    -     -     0     357    (-,-) 
#------------------------------------------------------------------------------------------------



Path 546: VIOLATED (-146 ps) Setup Check with Pin reg_op2_reg[5]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_j_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) reg_op2_reg[5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      41                  
     Required Time:=     209                  
      Launch Clock:-       0                  
         Data Path:-     355                  
             Slack:=    -146                  

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  decoded_imm_j_reg[1]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_j_reg[1]/QN -       CK->QN F     DFF_X1         2  4.9    16    71      71    (-,-) 
  g167355/ZN              -       A->ZN  R     INV_X2         4  8.4    13    23      94    (-,-) 
  g167353/ZN              -       A->ZN  F     INV_X2         3  6.8     6    11     105    (-,-) 
  g166215/ZN              -       A1->ZN F     AND2_X4        7 29.1    11    35     140    (-,-) 
  g165951/ZN              -       A1->ZN R     NAND2_X4       1  6.6    10    15     156    (-,-) 
  g165769/ZN              -       A->ZN  F     INV_X4         5 19.8     7    13     168    (-,-) 
  g165096/ZN              -       A1->ZN F     AND2_X2       16 26.8    17    44     212    (-,-) 
  g163637/ZN              -       A1->ZN R     NAND2_X1       1  1.9    10    19     231    (-,-) 
  g162449/ZN              -       A3->ZN F     NAND4_X1       1  1.7    16    30     260    (-,-) 
  g162040/ZN              -       A1->ZN R     NOR2_X1        1  1.9    17    27     288    (-,-) 
  g174528/ZN              -       A3->ZN F     NAND4_X1       1  1.8    16    32     319    (-,-) 
  g174527/ZN              -       A1->ZN R     NAND2_X1       1  1.9    10    18     338    (-,-) 
  g174338/ZN              -       A1->ZN F     NAND3_X1       1  1.4    10    17     355    (-,-) 
  reg_op2_reg[5]/D        -       -      F     DFFR_X1        1    -     -     0     355    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 547: VIOLATED (-146 ps) Setup Check with Pin cpuregs_reg[6][12]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[6][12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     362                  
             Slack:=    -146                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN           -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN           -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173868/ZN           -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g173276/ZN           -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161181/ZN           -       A1->ZN F     NAND2_X4       1  23.3    15    22     300    (-,-) 
  g161076/ZN           -       A->ZN  R     INV_X16       64 119.6    20    31     330    (-,-) 
  g160866/ZN           -       A1->ZN F     NAND2_X2       1   1.8     8    13     343    (-,-) 
  g159876/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     362    (-,-) 
  cpuregs_reg[6][12]/D -       -      R     DFF_X1         1     -     -     0     362    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 548: VIOLATED (-146 ps) Setup Check with Pin cpuregs_reg[2][10]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[2][10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      41                  
     Required Time:=     209                  
      Launch Clock:-       0                  
         Data Path:-     355                  
             Slack:=    -146                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[3]/Q        -       CK->Q  R     DFF_X1         5 11.7    30   107     107    (-,-) 
  add_1312_30_g183870/ZN -       A2->ZN F     NAND2_X2       3  8.6    13    24     131    (-,-) 
  add_1312_30_g183872/ZN -       A->ZN  R     INV_X2         2  5.1    10    17     148    (-,-) 
  g183871/ZN             -       A1->ZN F     NAND3_X2       1  6.0    14    22     170    (-,-) 
  g179586/ZN             -       A->ZN  R     INV_X4         8 15.2    12    21     191    (-,-) 
  add_1312_30_g7023/ZN   -       A1->ZN F     NAND2_X1       1  4.1    11    19     210    (-,-) 
  add_1312_30_g186649/ZN -       A->ZN  F     XNOR2_X2       2  6.3    12    40     250    (-,-) 
  g195054/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     270    (-,-) 
  g195053/ZN             -       A1->ZN F     NAND2_X4       5 11.9     9    17     287    (-,-) 
  g195058/Z              -       A->Z   F     CLKBUF_X1      1  3.4    11    35     322    (-,-) 
  g195057/ZN             -       A2->ZN R     NAND2_X2       1  2.0     8    16     338    (-,-) 
  g159604/ZN             -       A->ZN  F     OAI21_X1       1  1.4    10    17     355    (-,-) 
  cpuregs_reg[2][10]/D   -       -      F     DFF_X1         1    -     -     0     355    (-,-) 
#------------------------------------------------------------------------------------------------



Path 549: VIOLATED (-146 ps) Setup Check with Pin reg_op2_reg[2]/CK->D
          Group: clk
     Startpoint: (R) instr_lbu_reg/CK
          Clock: (R) clk
       Endpoint: (R) reg_op2_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      35                  
     Required Time:=     215                  
      Launch Clock:-       0                  
         Data Path:-     360                  
             Slack:=    -146                  

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  instr_lbu_reg/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  instr_lbu_reg/Q   -       CK->Q  F     DFF_X1         1  1.8     7    79      79    (-,-) 
  g183435/ZN        -       A->ZN  R     INV_X1         1  1.9     7    12      91    (-,-) 
  g81895__190989/ZN -       A1->ZN F     NAND3_X1       2  3.1    14    21     112    (-,-) 
  g183438/ZN        -       A->ZN  R     INV_X1         1  1.8     8    15     127    (-,-) 
  g165355/ZN        -       A1->ZN R     AND4_X2        1  6.2    15    52     179    (-,-) 
  g173775/ZN        -       A3->ZN F     NAND4_X4       3 10.8    21    36     215    (-,-) 
  g173774/ZN        -       A1->ZN R     NAND2_X4       4 10.8    12    23     238    (-,-) 
  g178585/ZN        -       A->ZN  F     INV_X2         2  9.1     7    13     250    (-,-) 
  g189200/ZN        -       A1->ZN R     NAND2_X4       3 14.6    15    19     269    (-,-) 
  g193083/ZN        -       A1->ZN F     NAND2_X4      13 25.9    18    25     294    (-,-) 
  g193074/ZN        -       A2->ZN R     OAI22_X1       1  2.0    31    37     331    (-,-) 
  g193073/ZN        -       A->ZN  F     INV_X1         1  1.8     9    10     341    (-,-) 
  g193072/ZN        -       A->ZN  R     OAI21_X1       1  1.4    17    19     360    (-,-) 
  reg_op2_reg[2]/D  -       -      R     DFFR_X1        1    -     -     0     360    (-,-) 
#-------------------------------------------------------------------------------------------



Path 550: VIOLATED (-146 ps) Setup Check with Pin cpuregs_reg[1][24]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[1][24]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      41                  
     Required Time:=     209                  
      Launch Clock:-       0                  
         Data Path:-     355                  
             Slack:=    -146                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175028/ZN -       A1->ZN F     NAND2_X2       1  4.1     8    15     235    (-,-) 
  add_1312_30_g179429/ZN -       A->ZN  F     XNOR2_X2       2  8.9    14    41     276    (-,-) 
  g179427/ZN             -       B1->ZN R     AOI21_X2       1  3.6    22    29     305    (-,-) 
  fopt179426/ZN          -       A->ZN  F     INV_X2         6 14.4    11    20     325    (-,-) 
  fopt172720/ZN          -       A->ZN  R     INV_X4         6 11.4    10    17     342    (-,-) 
  g194100/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    13     355    (-,-) 
  cpuregs_reg[1][24]/D   -       -      F     DFF_X1         1    -     -     0     355    (-,-) 
#------------------------------------------------------------------------------------------------



Path 551: VIOLATED (-146 ps) Setup Check with Pin cpuregs_reg[24][27]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[24][27]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     355                  
             Slack:=    -146                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175015/ZN -       A1->ZN F     NAND2_X1       1  4.1    11    19     239    (-,-) 
  add_1312_30_g7000/ZN   -       A->ZN  F     XNOR2_X2       1  6.0    12    40     279    (-,-) 
  g190032/ZN             -       A1->ZN R     NAND2_X4       3 12.9    13    20     299    (-,-) 
  g195497/ZN             -       A1->ZN F     NAND2_X2       6 10.2    13    22     320    (-,-) 
  g186126/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    17     338    (-,-) 
  g159861/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     355    (-,-) 
  cpuregs_reg[24][27]/D  -       -      F     DFF_X1         1    -     -     0     355    (-,-) 
#------------------------------------------------------------------------------------------------



Path 552: VIOLATED (-146 ps) Setup Check with Pin cpuregs_reg[18][17]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[18][17]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     362                  
             Slack:=    -146                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN            -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN            -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173868/ZN            -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g173276/ZN            -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g161183/ZN            -       A1->ZN F     NAND2_X4       1  23.3    14    22     300    (-,-) 
  g161089/ZN            -       A->ZN  R     INV_X16       64 119.8    20    30     330    (-,-) 
  g160680/ZN            -       A1->ZN F     NAND2_X2       1   1.8     8    13     343    (-,-) 
  g159731/ZN            -       A->ZN  R     OAI21_X1       1   1.4    17    19     362    (-,-) 
  cpuregs_reg[18][17]/D -       -      R     DFF_X1         1     -     -     0     362    (-,-) 
#------------------------------------------------------------------------------------------------



Path 553: VIOLATED (-146 ps) Setup Check with Pin cpuregs_reg[2][4]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[2][4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     362                  
             Slack:=    -146                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g179858/ZN           -       A1->ZN F     NAND4_X2       1   6.0    22    31     208    (-,-) 
  g194859/ZN           -       A->ZN  R     INV_X4         5  28.0    20    33     241    (-,-) 
  g173868/ZN           -       A1->ZN F     NAND2_X4       1  11.1    10    18     259    (-,-) 
  g173276/ZN           -       A->ZN  R     INV_X8         4  24.8    10    18     278    (-,-) 
  g173275/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    22     300    (-,-) 
  g161091/ZN           -       A->ZN  R     INV_X16       64 121.3    20    30     330    (-,-) 
  g160675/ZN           -       A1->ZN F     NAND2_X2       1   1.8     8    13     343    (-,-) 
  g159599/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     362    (-,-) 
  cpuregs_reg[2][4]/D  -       -      R     DFF_X1         1     -     -     0     362    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 554: VIOLATED (-145 ps) Setup Check with Pin reg_sh_reg[2]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_j_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) reg_sh_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     354                  
             Slack:=    -145                  

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  decoded_imm_j_reg[1]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_j_reg[1]/QN -       CK->QN F     DFF_X1         2  4.9    16    71      71    (-,-) 
  g167355/ZN              -       A->ZN  R     INV_X2         4  8.4    13    23      94    (-,-) 
  g167353/ZN              -       A->ZN  F     INV_X2         3  6.8     6    11     105    (-,-) 
  g166215/ZN              -       A1->ZN F     AND2_X4        7 29.1    11    35     140    (-,-) 
  g165951/ZN              -       A1->ZN R     NAND2_X4       1  6.6    10    15     156    (-,-) 
  g165769/ZN              -       A->ZN  F     INV_X4         5 19.8     7    13     168    (-,-) 
  g165119/ZN              -       A1->ZN R     NAND2_X2       4 17.7    26    31     199    (-,-) 
  g190867/ZN              -       A->ZN  F     INV_X8        29 48.5    12    20     219    (-,-) 
  g163878/ZN              -       A1->ZN R     NAND2_X1       1  1.9    10    16     235    (-,-) 
  g162430/ZN              -       A2->ZN F     NAND4_X1       1  1.9    16    28     264    (-,-) 
  g162038/ZN              -       A2->ZN R     NOR2_X1        1  1.9    17    32     296    (-,-) 
  g161556/ZN              -       A1->ZN F     NAND2_X1       1  3.0    10    18     314    (-,-) 
  g85/ZN                  -       A1->ZN R     NOR2_X2        2  3.9    17    25     339    (-,-) 
  g178590/ZN              -       B1->ZN F     OAI21_X1       1  1.4     9    15     354    (-,-) 
  reg_sh_reg[2]/D         -       -      F     DFF_X1         1    -     -     0     354    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 555: VIOLATED (-145 ps) Setup Check with Pin cpuregs_reg[12][17]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[12][17]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     354                  
             Slack:=    -145                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[7]/Q        -       CK->Q  R     DFF_X1         6 10.6    27   104     104    (-,-) 
  add_1312_30_g179583/ZN -       A2->ZN R     AND2_X2        2  5.5    11    38     142    (-,-) 
  add_1312_30_g7102/ZN   -       A->ZN  F     INV_X1         2  3.5     6    11     153    (-,-) 
  add_1312_30_g7073/ZN   -       A2->ZN R     NOR2_X1        1  1.8    16    27     181    (-,-) 
  add_1312_30_g183876/ZN -       A1->ZN F     NAND4_X1       1  2.4    19    28     209    (-,-) 
  add_1312_30_g7010/ZN   -       A->ZN  F     XNOR2_X1       1  5.9    17    51     260    (-,-) 
  g165485/ZN             -       B1->ZN R     AOI21_X4       2 14.0    30    39     299    (-,-) 
  g165256/ZN             -       A->ZN  F     INV_X8        18 41.1    12    19     318    (-,-) 
  g160591/ZN             -       A2->ZN R     NAND2_X1       1  2.0    10    19     337    (-,-) 
  g159671/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     354    (-,-) 
  cpuregs_reg[12][17]/D  -       -      F     DFF_X1         1    -     -     0     354    (-,-) 
#------------------------------------------------------------------------------------------------



Path 556: VIOLATED (-145 ps) Setup Check with Pin cpuregs_reg[9][17]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[9][17]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     354                  
             Slack:=    -145                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[7]/Q        -       CK->Q  R     DFF_X1         6 10.6    27   104     104    (-,-) 
  add_1312_30_g179583/ZN -       A2->ZN R     AND2_X2        2  5.5    11    38     142    (-,-) 
  add_1312_30_g7102/ZN   -       A->ZN  F     INV_X1         2  3.5     6    11     153    (-,-) 
  add_1312_30_g7073/ZN   -       A2->ZN R     NOR2_X1        1  1.8    16    27     181    (-,-) 
  add_1312_30_g183876/ZN -       A1->ZN F     NAND4_X1       1  2.4    19    28     209    (-,-) 
  add_1312_30_g7010/ZN   -       A->ZN  F     XNOR2_X1       1  5.9    17    51     260    (-,-) 
  g165485/ZN             -       B1->ZN R     AOI21_X4       2 14.0    30    39     299    (-,-) 
  g165256/ZN             -       A->ZN  F     INV_X8        18 41.1    12    19     318    (-,-) 
  g160531/ZN             -       A2->ZN R     NAND2_X1       1  2.0    10    19     337    (-,-) 
  g159487/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     354    (-,-) 
  cpuregs_reg[9][17]/D   -       -      F     DFF_X1         1    -     -     0     354    (-,-) 
#------------------------------------------------------------------------------------------------



Path 557: VIOLATED (-145 ps) Setup Check with Pin cpuregs_reg[3][17]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[3][17]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     354                  
             Slack:=    -145                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[7]/Q        -       CK->Q  R     DFF_X1         6 10.6    27   104     104    (-,-) 
  add_1312_30_g179583/ZN -       A2->ZN R     AND2_X2        2  5.5    11    38     142    (-,-) 
  add_1312_30_g7102/ZN   -       A->ZN  F     INV_X1         2  3.5     6    11     153    (-,-) 
  add_1312_30_g7073/ZN   -       A2->ZN R     NOR2_X1        1  1.8    16    27     181    (-,-) 
  add_1312_30_g183876/ZN -       A1->ZN F     NAND4_X1       1  2.4    19    28     209    (-,-) 
  add_1312_30_g7010/ZN   -       A->ZN  F     XNOR2_X1       1  5.9    17    51     260    (-,-) 
  g165485/ZN             -       B1->ZN R     AOI21_X4       2 14.0    30    39     299    (-,-) 
  g165256/ZN             -       A->ZN  F     INV_X8        18 41.1    12    19     318    (-,-) 
  g160017/ZN             -       A2->ZN R     NAND2_X1       1  2.0    10    19     337    (-,-) 
  g182319/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     354    (-,-) 
  cpuregs_reg[3][17]/D   -       -      F     DFF_X1         1    -     -     0     354    (-,-) 
#------------------------------------------------------------------------------------------------



Path 558: VIOLATED (-144 ps) Setup Check with Pin cpuregs_reg[21][25]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[21][25]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     352                  
             Slack:=    -144                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175014/ZN -       A2->ZN F     NAND2_X1       1  4.1    11    20     240    (-,-) 
  add_1312_30_g7002/ZN   -       A->ZN  F     XNOR2_X2       1  6.0    12    40     280    (-,-) 
  g192693/ZN             -       A1->ZN R     NAND2_X4       4 14.6    14    21     301    (-,-) 
  g192692/ZN             -       A1->ZN F     NAND2_X4       2 12.8    10    18     318    (-,-) 
  g190047/ZN             -       A->ZN  R     INV_X8        17 31.9    12    20     338    (-,-) 
  g159559/ZN             -       B1->ZN F     OAI21_X1       1  1.4    14    14     352    (-,-) 
  cpuregs_reg[21][25]/D  -       -      F     DFF_X1         1    -     -     0     352    (-,-) 
#------------------------------------------------------------------------------------------------



Path 559: VIOLATED (-144 ps) Setup Check with Pin cpuregs_reg[17][25]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[17][25]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     352                  
             Slack:=    -144                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175014/ZN -       A2->ZN F     NAND2_X1       1  4.1    11    20     240    (-,-) 
  add_1312_30_g7002/ZN   -       A->ZN  F     XNOR2_X2       1  6.0    12    40     280    (-,-) 
  g192693/ZN             -       A1->ZN R     NAND2_X4       4 14.6    14    21     301    (-,-) 
  g192692/ZN             -       A1->ZN F     NAND2_X4       2 12.8    10    18     318    (-,-) 
  g190047/ZN             -       A->ZN  R     INV_X8        17 31.9    12    20     338    (-,-) 
  g159160/ZN             -       B1->ZN F     OAI21_X1       1  1.4    14    14     352    (-,-) 
  cpuregs_reg[17][25]/D  -       -      F     DFF_X1         1    -     -     0     352    (-,-) 
#------------------------------------------------------------------------------------------------



Path 560: VIOLATED (-144 ps) Setup Check with Pin cpuregs_reg[9][23]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[9][23]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      41                  
     Required Time:=     209                  
      Launch Clock:-       0                  
         Data Path:-     354                  
             Slack:=    -144                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175021/ZN -       A2->ZN F     NAND2_X1       1  4.1    12    20     240    (-,-) 
  add_1312_30_g7003/ZN   -       A->ZN  F     XNOR2_X2       1  6.0    12    40     280    (-,-) 
  g178562/ZN             -       A1->ZN R     NAND2_X4       2 12.5    13    20     300    (-,-) 
  g165480_dup_dup/ZN     -       A1->ZN F     NAND2_X4       4 16.1    13    19     319    (-,-) 
  g178571/ZN             -       A1->ZN R     NAND2_X1       1  2.0    11    17     336    (-,-) 
  g159493/ZN             -       A->ZN  F     OAI21_X1       1  1.4    10    18     354    (-,-) 
  cpuregs_reg[9][23]/D   -       -      F     DFF_X1         1    -     -     0     354    (-,-) 
#------------------------------------------------------------------------------------------------



Path 561: VIOLATED (-144 ps) Setup Check with Pin cpuregs_reg[8][25]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[8][25]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     355                  
             Slack:=    -144                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175014/ZN -       A2->ZN F     NAND2_X1       1  4.1    11    20     240    (-,-) 
  add_1312_30_g7002/ZN   -       A->ZN  F     XNOR2_X2       1  6.0    12    40     280    (-,-) 
  g192693/ZN             -       A1->ZN R     NAND2_X4       4 14.6    14    21     301    (-,-) 
  g165468_dup/ZN         -       A1->ZN F     NAND2_X2       7 11.8    14    24     324    (-,-) 
  g177453/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    18     342    (-,-) 
  g177452/ZN             -       A2->ZN F     NAND2_X1       1  1.4     7    13     355    (-,-) 
  cpuregs_reg[8][25]/D   -       -      F     DFF_X1         1    -     -     0     355    (-,-) 
#------------------------------------------------------------------------------------------------



Path 562: VIOLATED (-144 ps) Setup Check with Pin cpuregs_reg[5][25]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[5][25]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     352                  
             Slack:=    -144                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175014/ZN -       A2->ZN F     NAND2_X1       1  4.1    11    20     240    (-,-) 
  add_1312_30_g7002/ZN   -       A->ZN  F     XNOR2_X2       1  6.0    12    40     280    (-,-) 
  g192693/ZN             -       A1->ZN R     NAND2_X4       4 14.6    14    21     301    (-,-) 
  g192692/ZN             -       A1->ZN F     NAND2_X4       2 12.8    10    18     318    (-,-) 
  g190047/ZN             -       A->ZN  R     INV_X8        17 31.9    12    20     338    (-,-) 
  g159303/ZN             -       B1->ZN F     OAI21_X1       1  1.4    14    14     352    (-,-) 
  cpuregs_reg[5][25]/D   -       -      F     DFF_X1         1    -     -     0     352    (-,-) 
#------------------------------------------------------------------------------------------------



Path 563: VIOLATED (-144 ps) Setup Check with Pin cpuregs_reg[31][25]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[31][25]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     352                  
             Slack:=    -144                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175014/ZN -       A2->ZN F     NAND2_X1       1  4.1    11    20     240    (-,-) 
  add_1312_30_g7002/ZN   -       A->ZN  F     XNOR2_X2       1  6.0    12    40     280    (-,-) 
  g192693/ZN             -       A1->ZN R     NAND2_X4       4 14.6    14    21     301    (-,-) 
  g192692/ZN             -       A1->ZN F     NAND2_X4       2 12.8    10    18     318    (-,-) 
  g190047/ZN             -       A->ZN  R     INV_X8        17 31.9    12    20     338    (-,-) 
  g159465/ZN             -       B1->ZN F     OAI21_X1       1  1.4    13    14     352    (-,-) 
  cpuregs_reg[31][25]/D  -       -      F     DFF_X1         1    -     -     0     352    (-,-) 
#------------------------------------------------------------------------------------------------



Path 564: VIOLATED (-144 ps) Setup Check with Pin cpuregs_reg[29][25]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[29][25]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     352                  
             Slack:=    -144                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175014/ZN -       A2->ZN F     NAND2_X1       1  4.1    11    20     240    (-,-) 
  add_1312_30_g7002/ZN   -       A->ZN  F     XNOR2_X2       1  6.0    12    40     280    (-,-) 
  g192693/ZN             -       A1->ZN R     NAND2_X4       4 14.6    14    21     301    (-,-) 
  g192692/ZN             -       A1->ZN F     NAND2_X4       2 12.8    10    18     318    (-,-) 
  g190047/ZN             -       A->ZN  R     INV_X8        17 31.9    12    20     338    (-,-) 
  g158884__8780/ZN       -       B1->ZN F     OAI21_X1       1  1.4    13    14     352    (-,-) 
  cpuregs_reg[29][25]/D  -       -      F     DFF_X1         1    -     -     0     352    (-,-) 
#------------------------------------------------------------------------------------------------



Path 565: VIOLATED (-144 ps) Setup Check with Pin cpuregs_reg[27][25]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[27][25]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     352                  
             Slack:=    -144                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175014/ZN -       A2->ZN F     NAND2_X1       1  4.1    11    20     240    (-,-) 
  add_1312_30_g7002/ZN   -       A->ZN  F     XNOR2_X2       1  6.0    12    40     280    (-,-) 
  g192693/ZN             -       A1->ZN R     NAND2_X4       4 14.6    14    21     301    (-,-) 
  g192692/ZN             -       A1->ZN F     NAND2_X4       2 12.8    10    18     318    (-,-) 
  g190047/ZN             -       A->ZN  R     INV_X8        17 31.9    12    20     338    (-,-) 
  g159371/ZN             -       B1->ZN F     OAI21_X1       1  1.4    13    14     352    (-,-) 
  cpuregs_reg[27][25]/D  -       -      F     DFF_X1         1    -     -     0     352    (-,-) 
#------------------------------------------------------------------------------------------------



Path 566: VIOLATED (-144 ps) Setup Check with Pin cpuregs_reg[25][25]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[25][25]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     352                  
             Slack:=    -144                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175014/ZN -       A2->ZN F     NAND2_X1       1  4.1    11    20     240    (-,-) 
  add_1312_30_g7002/ZN   -       A->ZN  F     XNOR2_X2       1  6.0    12    40     280    (-,-) 
  g192693/ZN             -       A1->ZN R     NAND2_X4       4 14.6    14    21     301    (-,-) 
  g192692/ZN             -       A1->ZN F     NAND2_X4       2 12.8    10    18     318    (-,-) 
  g190047/ZN             -       A->ZN  R     INV_X8        17 31.9    12    20     338    (-,-) 
  g159305/ZN             -       B1->ZN F     OAI21_X1       1  1.4    13    14     352    (-,-) 
  cpuregs_reg[25][25]/D  -       -      F     DFF_X1         1    -     -     0     352    (-,-) 
#------------------------------------------------------------------------------------------------



Path 567: VIOLATED (-144 ps) Setup Check with Pin cpuregs_reg[23][25]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[23][25]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     352                  
             Slack:=    -144                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175014/ZN -       A2->ZN F     NAND2_X1       1  4.1    11    20     240    (-,-) 
  add_1312_30_g7002/ZN   -       A->ZN  F     XNOR2_X2       1  6.0    12    40     280    (-,-) 
  g192693/ZN             -       A1->ZN R     NAND2_X4       4 14.6    14    21     301    (-,-) 
  g192692/ZN             -       A1->ZN F     NAND2_X4       2 12.8    10    18     318    (-,-) 
  g190047/ZN             -       A->ZN  R     INV_X8        17 31.9    12    20     338    (-,-) 
  g159251/ZN             -       B1->ZN F     OAI21_X1       1  1.4    13    14     352    (-,-) 
  cpuregs_reg[23][25]/D  -       -      F     DFF_X1         1    -     -     0     352    (-,-) 
#------------------------------------------------------------------------------------------------



Path 568: VIOLATED (-144 ps) Setup Check with Pin cpuregs_reg[19][25]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[19][25]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     352                  
             Slack:=    -144                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175014/ZN -       A2->ZN F     NAND2_X1       1  4.1    11    20     240    (-,-) 
  add_1312_30_g7002/ZN   -       A->ZN  F     XNOR2_X2       1  6.0    12    40     280    (-,-) 
  g192693/ZN             -       A1->ZN R     NAND2_X4       4 14.6    14    21     301    (-,-) 
  g192692/ZN             -       A1->ZN F     NAND2_X4       2 12.8    10    18     318    (-,-) 
  g190047/ZN             -       A->ZN  R     INV_X8        17 31.9    12    20     338    (-,-) 
  g159191/ZN             -       B1->ZN F     OAI21_X1       1  1.4    13    14     352    (-,-) 
  cpuregs_reg[19][25]/D  -       -      F     DFF_X1         1    -     -     0     352    (-,-) 
#------------------------------------------------------------------------------------------------



Path 569: VIOLATED (-144 ps) Setup Check with Pin cpuregs_reg[15][25]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[15][25]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     352                  
             Slack:=    -144                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175014/ZN -       A2->ZN F     NAND2_X1       1  4.1    11    20     240    (-,-) 
  add_1312_30_g7002/ZN   -       A->ZN  F     XNOR2_X2       1  6.0    12    40     280    (-,-) 
  g192693/ZN             -       A1->ZN R     NAND2_X4       4 14.6    14    21     301    (-,-) 
  g192692/ZN             -       A1->ZN F     NAND2_X4       2 12.8    10    18     318    (-,-) 
  g190047/ZN             -       A->ZN  R     INV_X8        17 31.9    12    20     338    (-,-) 
  g159131/ZN             -       B1->ZN F     OAI21_X1       1  1.4    13    14     352    (-,-) 
  cpuregs_reg[15][25]/D  -       -      F     DFF_X1         1    -     -     0     352    (-,-) 
#------------------------------------------------------------------------------------------------



Path 570: VIOLATED (-144 ps) Setup Check with Pin cpuregs_reg[13][25]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[13][25]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     352                  
             Slack:=    -144                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175014/ZN -       A2->ZN F     NAND2_X1       1  4.1    11    20     240    (-,-) 
  add_1312_30_g7002/ZN   -       A->ZN  F     XNOR2_X2       1  6.0    12    40     280    (-,-) 
  g192693/ZN             -       A1->ZN R     NAND2_X4       4 14.6    14    21     301    (-,-) 
  g192692/ZN             -       A1->ZN F     NAND2_X4       2 12.8    10    18     318    (-,-) 
  g190047/ZN             -       A->ZN  R     INV_X8        17 31.9    12    20     338    (-,-) 
  g159072/ZN             -       B1->ZN F     OAI21_X1       1  1.4    13    14     352    (-,-) 
  cpuregs_reg[13][25]/D  -       -      F     DFF_X1         1    -     -     0     352    (-,-) 
#------------------------------------------------------------------------------------------------



Path 571: VIOLATED (-144 ps) Setup Check with Pin cpuregs_reg[11][25]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[11][25]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     352                  
             Slack:=    -144                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175014/ZN -       A2->ZN F     NAND2_X1       1  4.1    11    20     240    (-,-) 
  add_1312_30_g7002/ZN   -       A->ZN  F     XNOR2_X2       1  6.0    12    40     280    (-,-) 
  g192693/ZN             -       A1->ZN R     NAND2_X4       4 14.6    14    21     301    (-,-) 
  g192692/ZN             -       A1->ZN F     NAND2_X4       2 12.8    10    18     318    (-,-) 
  g190047/ZN             -       A->ZN  R     INV_X8        17 31.9    12    20     338    (-,-) 
  g159041/ZN             -       B1->ZN F     OAI21_X1       1  1.4    13    14     352    (-,-) 
  cpuregs_reg[11][25]/D  -       -      F     DFF_X1         1    -     -     0     352    (-,-) 
#------------------------------------------------------------------------------------------------



Path 572: VIOLATED (-144 ps) Setup Check with Pin cpuregs_reg[7][25]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[7][25]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     352                  
             Slack:=    -144                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175014/ZN -       A2->ZN F     NAND2_X1       1  4.1    11    20     240    (-,-) 
  add_1312_30_g7002/ZN   -       A->ZN  F     XNOR2_X2       1  6.0    12    40     280    (-,-) 
  g192693/ZN             -       A1->ZN R     NAND2_X4       4 14.6    14    21     301    (-,-) 
  g192692/ZN             -       A1->ZN F     NAND2_X4       2 12.8    10    18     318    (-,-) 
  g190047/ZN             -       A->ZN  R     INV_X8        17 31.9    12    20     338    (-,-) 
  g158886__3772/ZN       -       B1->ZN F     OAI21_X1       1  1.4    13    14     352    (-,-) 
  cpuregs_reg[7][25]/D   -       -      F     DFF_X1         1    -     -     0     352    (-,-) 
#------------------------------------------------------------------------------------------------



Path 573: VIOLATED (-144 ps) Setup Check with Pin cpuregs_reg[3][23]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[3][23]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      41                  
     Required Time:=     209                  
      Launch Clock:-       0                  
         Data Path:-     353                  
             Slack:=    -144                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175021/ZN -       A2->ZN F     NAND2_X1       1  4.1    12    20     240    (-,-) 
  add_1312_30_g7003/ZN   -       A->ZN  F     XNOR2_X2       1  6.0    12    40     280    (-,-) 
  g178562/ZN             -       A1->ZN R     NAND2_X4       2 12.5    13    20     300    (-,-) 
  g165480_dup_dup/ZN     -       A1->ZN F     NAND2_X4       4 16.1    13    19     319    (-,-) 
  g178570/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    17     336    (-,-) 
  g159218/ZN             -       A->ZN  F     OAI21_X1       1  1.4    10    18     353    (-,-) 
  cpuregs_reg[3][23]/D   -       -      F     DFF_X1         1    -     -     0     353    (-,-) 
#------------------------------------------------------------------------------------------------



Path 574: VIOLATED (-144 ps) Setup Check with Pin cpuregs_reg[21][23]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[21][23]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     352                  
             Slack:=    -144                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175021/ZN -       A2->ZN F     NAND2_X1       1  4.1    12    20     240    (-,-) 
  add_1312_30_g7003/ZN   -       A->ZN  F     XNOR2_X2       1  6.0    12    40     280    (-,-) 
  g178562/ZN             -       A1->ZN R     NAND2_X4       2 12.5    13    20     300    (-,-) 
  g165480_dup_dup/ZN     -       A1->ZN F     NAND2_X4       4 16.1    13    19     319    (-,-) 
  g178572/ZN             -       A->ZN  R     INV_X8        14 26.3    11    20     338    (-,-) 
  g159557/ZN             -       B1->ZN F     OAI21_X1       1  1.4    14    13     352    (-,-) 
  cpuregs_reg[21][23]/D  -       -      F     DFF_X1         1    -     -     0     352    (-,-) 
#------------------------------------------------------------------------------------------------



Path 575: VIOLATED (-144 ps) Setup Check with Pin cpuregs_reg[17][23]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[17][23]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     352                  
             Slack:=    -144                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175021/ZN -       A2->ZN F     NAND2_X1       1  4.1    12    20     240    (-,-) 
  add_1312_30_g7003/ZN   -       A->ZN  F     XNOR2_X2       1  6.0    12    40     280    (-,-) 
  g178562/ZN             -       A1->ZN R     NAND2_X4       2 12.5    13    20     300    (-,-) 
  g165480_dup_dup/ZN     -       A1->ZN F     NAND2_X4       4 16.1    13    19     319    (-,-) 
  g178572/ZN             -       A->ZN  R     INV_X8        14 26.3    11    20     338    (-,-) 
  g159159/ZN             -       B1->ZN F     OAI21_X1       1  1.4    14    13     352    (-,-) 
  cpuregs_reg[17][23]/D  -       -      F     DFF_X1         1    -     -     0     352    (-,-) 
#------------------------------------------------------------------------------------------------



Path 576: VIOLATED (-144 ps) Setup Check with Pin cpuregs_reg[5][23]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[5][23]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     352                  
             Slack:=    -144                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175021/ZN -       A2->ZN F     NAND2_X1       1  4.1    12    20     240    (-,-) 
  add_1312_30_g7003/ZN   -       A->ZN  F     XNOR2_X2       1  6.0    12    40     280    (-,-) 
  g178562/ZN             -       A1->ZN R     NAND2_X4       2 12.5    13    20     300    (-,-) 
  g165480_dup_dup/ZN     -       A1->ZN F     NAND2_X4       4 16.1    13    19     319    (-,-) 
  g178572/ZN             -       A->ZN  R     INV_X8        14 26.3    11    20     338    (-,-) 
  g159297/ZN             -       B1->ZN F     OAI21_X1       1  1.4    14    13     352    (-,-) 
  cpuregs_reg[5][23]/D   -       -      F     DFF_X1         1    -     -     0     352    (-,-) 
#------------------------------------------------------------------------------------------------



Path 577: VIOLATED (-144 ps) Setup Check with Pin cpuregs_reg[31][23]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[31][23]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     352                  
             Slack:=    -144                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175021/ZN -       A2->ZN F     NAND2_X1       1  4.1    12    20     240    (-,-) 
  add_1312_30_g7003/ZN   -       A->ZN  F     XNOR2_X2       1  6.0    12    40     280    (-,-) 
  g178562/ZN             -       A1->ZN R     NAND2_X4       2 12.5    13    20     300    (-,-) 
  g165480_dup_dup/ZN     -       A1->ZN F     NAND2_X4       4 16.1    13    19     319    (-,-) 
  g178572/ZN             -       A->ZN  R     INV_X8        14 26.3    11    20     338    (-,-) 
  g159463/ZN             -       B1->ZN F     OAI21_X1       1  1.4    13    13     352    (-,-) 
  cpuregs_reg[31][23]/D  -       -      F     DFF_X1         1    -     -     0     352    (-,-) 
#------------------------------------------------------------------------------------------------



Path 578: VIOLATED (-144 ps) Setup Check with Pin cpuregs_reg[29][23]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[29][23]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     352                  
             Slack:=    -144                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175021/ZN -       A2->ZN F     NAND2_X1       1  4.1    12    20     240    (-,-) 
  add_1312_30_g7003/ZN   -       A->ZN  F     XNOR2_X2       1  6.0    12    40     280    (-,-) 
  g178562/ZN             -       A1->ZN R     NAND2_X4       2 12.5    13    20     300    (-,-) 
  g165480_dup_dup/ZN     -       A1->ZN F     NAND2_X4       4 16.1    13    19     319    (-,-) 
  g178572/ZN             -       A->ZN  R     INV_X8        14 26.3    11    20     338    (-,-) 
  g158887__1474/ZN       -       B1->ZN F     OAI21_X1       1  1.4    13    13     352    (-,-) 
  cpuregs_reg[29][23]/D  -       -      F     DFF_X1         1    -     -     0     352    (-,-) 
#------------------------------------------------------------------------------------------------



Path 579: VIOLATED (-144 ps) Setup Check with Pin cpuregs_reg[27][23]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[27][23]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     352                  
             Slack:=    -144                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175021/ZN -       A2->ZN F     NAND2_X1       1  4.1    12    20     240    (-,-) 
  add_1312_30_g7003/ZN   -       A->ZN  F     XNOR2_X2       1  6.0    12    40     280    (-,-) 
  g178562/ZN             -       A1->ZN R     NAND2_X4       2 12.5    13    20     300    (-,-) 
  g165480_dup_dup/ZN     -       A1->ZN F     NAND2_X4       4 16.1    13    19     319    (-,-) 
  g178572/ZN             -       A->ZN  R     INV_X8        14 26.3    11    20     338    (-,-) 
  g159369/ZN             -       B1->ZN F     OAI21_X1       1  1.4    13    13     352    (-,-) 
  cpuregs_reg[27][23]/D  -       -      F     DFF_X1         1    -     -     0     352    (-,-) 
#------------------------------------------------------------------------------------------------



Path 580: VIOLATED (-144 ps) Setup Check with Pin cpuregs_reg[25][23]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[25][23]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     352                  
             Slack:=    -144                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175021/ZN -       A2->ZN F     NAND2_X1       1  4.1    12    20     240    (-,-) 
  add_1312_30_g7003/ZN   -       A->ZN  F     XNOR2_X2       1  6.0    12    40     280    (-,-) 
  g178562/ZN             -       A1->ZN R     NAND2_X4       2 12.5    13    20     300    (-,-) 
  g165480_dup_dup/ZN     -       A1->ZN F     NAND2_X4       4 16.1    13    19     319    (-,-) 
  g178572/ZN             -       A->ZN  R     INV_X8        14 26.3    11    20     338    (-,-) 
  g159302/ZN             -       B1->ZN F     OAI21_X1       1  1.4    13    13     352    (-,-) 
  cpuregs_reg[25][23]/D  -       -      F     DFF_X1         1    -     -     0     352    (-,-) 
#------------------------------------------------------------------------------------------------



Path 581: VIOLATED (-144 ps) Setup Check with Pin cpuregs_reg[23][23]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[23][23]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     352                  
             Slack:=    -144                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175021/ZN -       A2->ZN F     NAND2_X1       1  4.1    12    20     240    (-,-) 
  add_1312_30_g7003/ZN   -       A->ZN  F     XNOR2_X2       1  6.0    12    40     280    (-,-) 
  g178562/ZN             -       A1->ZN R     NAND2_X4       2 12.5    13    20     300    (-,-) 
  g165480_dup_dup/ZN     -       A1->ZN F     NAND2_X4       4 16.1    13    19     319    (-,-) 
  g178572/ZN             -       A->ZN  R     INV_X8        14 26.3    11    20     338    (-,-) 
  g159249/ZN             -       B1->ZN F     OAI21_X1       1  1.4    13    13     352    (-,-) 
  cpuregs_reg[23][23]/D  -       -      F     DFF_X1         1    -     -     0     352    (-,-) 
#------------------------------------------------------------------------------------------------



Path 582: VIOLATED (-144 ps) Setup Check with Pin cpuregs_reg[19][23]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[19][23]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     352                  
             Slack:=    -144                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175021/ZN -       A2->ZN F     NAND2_X1       1  4.1    12    20     240    (-,-) 
  add_1312_30_g7003/ZN   -       A->ZN  F     XNOR2_X2       1  6.0    12    40     280    (-,-) 
  g178562/ZN             -       A1->ZN R     NAND2_X4       2 12.5    13    20     300    (-,-) 
  g165480_dup_dup/ZN     -       A1->ZN F     NAND2_X4       4 16.1    13    19     319    (-,-) 
  g178572/ZN             -       A->ZN  R     INV_X8        14 26.3    11    20     338    (-,-) 
  g159189/ZN             -       B1->ZN F     OAI21_X1       1  1.4    13    13     352    (-,-) 
  cpuregs_reg[19][23]/D  -       -      F     DFF_X1         1    -     -     0     352    (-,-) 
#------------------------------------------------------------------------------------------------



Path 583: VIOLATED (-144 ps) Setup Check with Pin cpuregs_reg[15][23]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[15][23]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     352                  
             Slack:=    -144                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175021/ZN -       A2->ZN F     NAND2_X1       1  4.1    12    20     240    (-,-) 
  add_1312_30_g7003/ZN   -       A->ZN  F     XNOR2_X2       1  6.0    12    40     280    (-,-) 
  g178562/ZN             -       A1->ZN R     NAND2_X4       2 12.5    13    20     300    (-,-) 
  g165480_dup_dup/ZN     -       A1->ZN F     NAND2_X4       4 16.1    13    19     319    (-,-) 
  g178572/ZN             -       A->ZN  R     INV_X8        14 26.3    11    20     338    (-,-) 
  g159129/ZN             -       B1->ZN F     OAI21_X1       1  1.4    13    13     352    (-,-) 
  cpuregs_reg[15][23]/D  -       -      F     DFF_X1         1    -     -     0     352    (-,-) 
#------------------------------------------------------------------------------------------------



Path 584: VIOLATED (-144 ps) Setup Check with Pin cpuregs_reg[13][23]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[13][23]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     352                  
             Slack:=    -144                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175021/ZN -       A2->ZN F     NAND2_X1       1  4.1    12    20     240    (-,-) 
  add_1312_30_g7003/ZN   -       A->ZN  F     XNOR2_X2       1  6.0    12    40     280    (-,-) 
  g178562/ZN             -       A1->ZN R     NAND2_X4       2 12.5    13    20     300    (-,-) 
  g165480_dup_dup/ZN     -       A1->ZN F     NAND2_X4       4 16.1    13    19     319    (-,-) 
  g178572/ZN             -       A->ZN  R     INV_X8        14 26.3    11    20     338    (-,-) 
  g159069/ZN             -       B1->ZN F     OAI21_X1       1  1.4    13    13     352    (-,-) 
  cpuregs_reg[13][23]/D  -       -      F     DFF_X1         1    -     -     0     352    (-,-) 
#------------------------------------------------------------------------------------------------



Path 585: VIOLATED (-144 ps) Setup Check with Pin cpuregs_reg[11][23]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[11][23]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     352                  
             Slack:=    -144                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175021/ZN -       A2->ZN F     NAND2_X1       1  4.1    12    20     240    (-,-) 
  add_1312_30_g7003/ZN   -       A->ZN  F     XNOR2_X2       1  6.0    12    40     280    (-,-) 
  g178562/ZN             -       A1->ZN R     NAND2_X4       2 12.5    13    20     300    (-,-) 
  g165480_dup_dup/ZN     -       A1->ZN F     NAND2_X4       4 16.1    13    19     319    (-,-) 
  g178572/ZN             -       A->ZN  R     INV_X8        14 26.3    11    20     338    (-,-) 
  g159039/ZN             -       B1->ZN F     OAI21_X1       1  1.4    13    13     352    (-,-) 
  cpuregs_reg[11][23]/D  -       -      F     DFF_X1         1    -     -     0     352    (-,-) 
#------------------------------------------------------------------------------------------------



Path 586: VIOLATED (-144 ps) Setup Check with Pin cpuregs_reg[7][23]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[7][23]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     352                  
             Slack:=    -144                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175021/ZN -       A2->ZN F     NAND2_X1       1  4.1    12    20     240    (-,-) 
  add_1312_30_g7003/ZN   -       A->ZN  F     XNOR2_X2       1  6.0    12    40     280    (-,-) 
  g178562/ZN             -       A1->ZN R     NAND2_X4       2 12.5    13    20     300    (-,-) 
  g165480_dup_dup/ZN     -       A1->ZN F     NAND2_X4       4 16.1    13    19     319    (-,-) 
  g178572/ZN             -       A->ZN  R     INV_X8        14 26.3    11    20     338    (-,-) 
  g158894__2391/ZN       -       B1->ZN F     OAI21_X1       1  1.4    13    13     352    (-,-) 
  cpuregs_reg[7][23]/D   -       -      F     DFF_X1         1    -     -     0     352    (-,-) 
#------------------------------------------------------------------------------------------------



Path 587: VIOLATED (-143 ps) Setup Check with Pin reg_op2_reg[4]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_j_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) reg_op2_reg[4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      41                  
     Required Time:=     209                  
      Launch Clock:-       0                  
         Data Path:-     353                  
             Slack:=    -143                  

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  decoded_imm_j_reg[1]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_j_reg[1]/QN -       CK->QN R     DFF_X1         2  5.5    18    73      73    (-,-) 
  g167355/ZN              -       A->ZN  F     INV_X2         4  7.8     8    14      87    (-,-) 
  g172274/ZN              -       A2->ZN F     AND2_X2        5 13.1    11    37     124    (-,-) 
  g189790/ZN              -       A1->ZN R     NAND2_X2       1  6.6    13    19     143    (-,-) 
  g189789/ZN              -       A->ZN  F     INV_X4         3 15.0     7    12     156    (-,-) 
  g186313/ZN              -       A1->ZN R     NAND2_X2       7 17.8    26    31     187    (-,-) 
  g164876/ZN              -       A->ZN  F     INV_X4        26 43.5    15    26     213    (-,-) 
  g163759/ZN              -       A1->ZN R     NAND2_X1       1  1.9    10    18     231    (-,-) 
  g162443/ZN              -       A3->ZN F     NAND4_X1       1  1.9    16    30     262    (-,-) 
  g162036/ZN              -       A2->ZN R     NOR2_X1        1  1.9    17    32     294    (-,-) 
  g161512/ZN              -       A1->ZN F     NAND2_X1       1  3.0    10    18     312    (-,-) 
  g193233/ZN              -       A1->ZN R     NOR2_X2        2  3.9    17    25     337    (-,-) 
  g193080/ZN              -       B1->ZN F     OAI21_X1       1  1.4     9    16     353    (-,-) 
  reg_op2_reg[4]/D        -       -      F     DFFR_X1        1    -     -     0     353    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 588: VIOLATED (-143 ps) Setup Check with Pin cpuregs_reg[11][17]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[7]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[11][17]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     360                  
             Slack:=    -143                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[7]/Q        -       CK->Q  R     DFF_X1         6 10.6    27   104     104    (-,-) 
  add_1312_30_g179583/ZN -       A2->ZN R     AND2_X2        2  5.5    11    38     142    (-,-) 
  add_1312_30_g7102/ZN   -       A->ZN  F     INV_X1         2  3.5     6    11     153    (-,-) 
  add_1312_30_g7073/ZN   -       A2->ZN R     NOR2_X1        1  1.8    16    27     181    (-,-) 
  add_1312_30_g183876/ZN -       A1->ZN F     NAND4_X1       1  2.4    19    28     209    (-,-) 
  add_1312_30_g7010/ZN   -       A->ZN  R     XNOR2_X1       1  6.7    42    56     265    (-,-) 
  g165485/ZN             -       B1->ZN F     AOI21_X4       2 12.8    17    26     291    (-,-) 
  g165256/ZN             -       A->ZN  R     INV_X8        18 44.7    16    27     318    (-,-) 
  g165257/ZN             -       A->ZN  F     INV_X8        13 22.0     7    12     331    (-,-) 
  g159033/ZN             -       B2->ZN R     OAI21_X1       1  1.4    17    29     360    (-,-) 
  cpuregs_reg[11][17]/D  -       -      R     DFF_X1         1    -     -     0     360    (-,-) 
#------------------------------------------------------------------------------------------------



Path 589: VIOLATED (-143 ps) Setup Check with Pin cpuregs_reg[7][17]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[7]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][17]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     360                  
             Slack:=    -143                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[7]/Q        -       CK->Q  R     DFF_X1         6 10.6    27   104     104    (-,-) 
  add_1312_30_g179583/ZN -       A2->ZN R     AND2_X2        2  5.5    11    38     142    (-,-) 
  add_1312_30_g7102/ZN   -       A->ZN  F     INV_X1         2  3.5     6    11     153    (-,-) 
  add_1312_30_g7073/ZN   -       A2->ZN R     NOR2_X1        1  1.8    16    27     181    (-,-) 
  add_1312_30_g183876/ZN -       A1->ZN F     NAND4_X1       1  2.4    19    28     209    (-,-) 
  add_1312_30_g7010/ZN   -       A->ZN  R     XNOR2_X1       1  6.7    42    56     265    (-,-) 
  g165485/ZN             -       B1->ZN F     AOI21_X4       2 12.8    17    26     291    (-,-) 
  g165256/ZN             -       A->ZN  R     INV_X8        18 44.7    16    27     318    (-,-) 
  g165257/ZN             -       A->ZN  F     INV_X8        13 22.0     7    12     331    (-,-) 
  g158913__8780/ZN       -       B2->ZN R     OAI21_X1       1  1.4    17    29     360    (-,-) 
  cpuregs_reg[7][17]/D   -       -      R     DFF_X1         1    -     -     0     360    (-,-) 
#------------------------------------------------------------------------------------------------



Path 590: VIOLATED (-143 ps) Setup Check with Pin cpuregs_reg[12][25]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[12][25]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     354                  
             Slack:=    -143                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175014/ZN -       A2->ZN F     NAND2_X1       1  4.1    11    20     240    (-,-) 
  add_1312_30_g7002/ZN   -       A->ZN  F     XNOR2_X2       1  6.0    12    40     280    (-,-) 
  g192693/ZN             -       A1->ZN R     NAND2_X4       4 14.6    14    21     301    (-,-) 
  g165468_dup/ZN         -       A1->ZN F     NAND2_X2       7 11.8    14    24     324    (-,-) 
  g176771/ZN             -       A1->ZN R     NAND2_X1       1  1.9    10    18     342    (-,-) 
  g176770/ZN             -       A1->ZN F     NAND2_X1       1  1.4     7    12     354    (-,-) 
  cpuregs_reg[12][25]/D  -       -      F     DFF_X1         1    -     -     0     354    (-,-) 
#------------------------------------------------------------------------------------------------



Path 591: VIOLATED (-143 ps) Setup Check with Pin cpuregs_reg[3][25]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[3][25]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     354                  
             Slack:=    -143                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175014/ZN -       A2->ZN F     NAND2_X1       1  4.1    11    20     240    (-,-) 
  add_1312_30_g7002/ZN   -       A->ZN  F     XNOR2_X2       1  6.0    12    40     280    (-,-) 
  g192693/ZN             -       A1->ZN R     NAND2_X4       4 14.6    14    21     301    (-,-) 
  g165468_dup/ZN         -       A1->ZN F     NAND2_X2       7 11.8    14    24     324    (-,-) 
  g182330/ZN             -       A1->ZN R     NAND2_X1       1  1.9    10    18     342    (-,-) 
  g177100/ZN             -       A1->ZN F     NAND2_X1       1  1.4     7    12     354    (-,-) 
  cpuregs_reg[3][25]/D   -       -      F     DFF_X1         1    -     -     0     354    (-,-) 
#------------------------------------------------------------------------------------------------



Path 592: VIOLATED (-143 ps) Setup Check with Pin reg_sh_reg[4]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_j_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) reg_sh_reg[4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     353                  
             Slack:=    -143                  

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  decoded_imm_j_reg[1]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_j_reg[1]/QN -       CK->QN R     DFF_X1         2  5.5    18    73      73    (-,-) 
  g167355/ZN              -       A->ZN  F     INV_X2         4  7.8     8    14      87    (-,-) 
  g172274/ZN              -       A2->ZN F     AND2_X2        5 13.1    11    37     124    (-,-) 
  g189790/ZN              -       A1->ZN R     NAND2_X2       1  6.6    13    19     143    (-,-) 
  g189789/ZN              -       A->ZN  F     INV_X4         3 15.0     7    12     156    (-,-) 
  g186313/ZN              -       A1->ZN R     NAND2_X2       7 17.8    26    31     187    (-,-) 
  g164876/ZN              -       A->ZN  F     INV_X4        26 43.5    15    26     213    (-,-) 
  g163759/ZN              -       A1->ZN R     NAND2_X1       1  1.9    10    18     231    (-,-) 
  g162443/ZN              -       A3->ZN F     NAND4_X1       1  1.9    16    30     262    (-,-) 
  g162036/ZN              -       A2->ZN R     NOR2_X1        1  1.9    17    32     294    (-,-) 
  g161512/ZN              -       A1->ZN F     NAND2_X1       1  3.0    10    18     312    (-,-) 
  g193233/ZN              -       A1->ZN R     NOR2_X2        2  3.9    17    25     337    (-,-) 
  g178595/ZN              -       B1->ZN F     OAI21_X1       1  1.4     9    16     353    (-,-) 
  reg_sh_reg[4]/D         -       -      F     DFF_X1         1    -     -     0     353    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 593: VIOLATED (-143 ps) Setup Check with Pin cpuregs_reg[24][25]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[24][25]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     353                  
             Slack:=    -143                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175014/ZN -       A2->ZN F     NAND2_X1       1  4.1    11    20     240    (-,-) 
  add_1312_30_g7002/ZN   -       A->ZN  F     XNOR2_X2       1  6.0    12    40     280    (-,-) 
  g192693/ZN             -       A1->ZN R     NAND2_X4       4 14.6    14    21     301    (-,-) 
  g190183/ZN             -       A1->ZN F     NAND2_X2       4  6.8    10    18     319    (-,-) 
  g182279/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    16     335    (-,-) 
  g159859/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     353    (-,-) 
  cpuregs_reg[24][25]/D  -       -      F     DFF_X1         1    -     -     0     353    (-,-) 
#------------------------------------------------------------------------------------------------



Path 594: VIOLATED (-143 ps) Setup Check with Pin reg_op2_reg[14]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_j_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) reg_op2_reg[14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      41                  
     Required Time:=     209                  
      Launch Clock:-       0                  
         Data Path:-     352                  
             Slack:=    -143                  

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  decoded_imm_j_reg[1]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_j_reg[1]/QN -       CK->QN F     DFF_X1         2  4.9    16    71      71    (-,-) 
  g167355/ZN              -       A->ZN  R     INV_X2         4  8.4    13    23      94    (-,-) 
  g167353/ZN              -       A->ZN  F     INV_X2         3  6.8     6    11     105    (-,-) 
  g166215/ZN              -       A1->ZN F     AND2_X4        7 29.1    11    35     140    (-,-) 
  g165951/ZN              -       A1->ZN R     NAND2_X4       1  6.6    10    15     156    (-,-) 
  g165769/ZN              -       A->ZN  F     INV_X4         5 19.8     7    13     168    (-,-) 
  g165119/ZN              -       A1->ZN R     NAND2_X2       4 17.7    26    31     199    (-,-) 
  g190867/ZN              -       A->ZN  F     INV_X8        29 48.5    12    20     219    (-,-) 
  g190866/ZN              -       A1->ZN R     NAND2_X1       1  1.8    10    16     235    (-,-) 
  g61/ZN                  -       A1->ZN F     NAND4_X1       1  1.7    16    23     258    (-,-) 
  g190476/ZN              -       A1->ZN R     NOR2_X1        1  1.9    17    27     286    (-,-) 
  g161653/ZN              -       A1->ZN F     NAND2_X1       1  3.6    11    20     305    (-,-) 
  g161158/ZN              -       B2->ZN R     OAI21_X2       1  1.9    15    28     334    (-,-) 
  g159001/ZN              -       A1->ZN F     NAND3_X1       1  1.4    10    18     352    (-,-) 
  reg_op2_reg[14]/D       -       -      F     DFF_X1         1    -     -     0     352    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 595: VIOLATED (-143 ps) Setup Check with Pin cpuregs_reg[20][25]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[20][25]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      41                  
     Required Time:=     209                  
      Launch Clock:-       0                  
         Data Path:-     352                  
             Slack:=    -143                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175014/ZN -       A2->ZN F     NAND2_X1       1  4.1    11    20     240    (-,-) 
  add_1312_30_g7002/ZN   -       A->ZN  F     XNOR2_X2       1  6.0    12    40     280    (-,-) 
  g192693/ZN             -       A1->ZN R     NAND2_X4       4 14.6    14    21     301    (-,-) 
  g192692/ZN             -       A1->ZN F     NAND2_X4       2 12.8    10    18     318    (-,-) 
  g190047/ZN             -       A->ZN  R     INV_X8        17 31.9    12    20     338    (-,-) 
  g159769/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    14     352    (-,-) 
  cpuregs_reg[20][25]/D  -       -      F     DFF_X1         1    -     -     0     352    (-,-) 
#------------------------------------------------------------------------------------------------



Path 596: VIOLATED (-143 ps) Setup Check with Pin cpuregs_reg[12][24]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[12][24]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     359                  
             Slack:=    -143                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175028/ZN -       A1->ZN F     NAND2_X2       1  4.1     8    15     235    (-,-) 
  add_1312_30_g179429/ZN -       A->ZN  R     XNOR2_X2       2  9.6    33    43     278    (-,-) 
  g195036/ZN             -       A1->ZN F     NAND2_X4       3 10.8    13    21     298    (-,-) 
  g192093_dup/ZN         -       A1->ZN R     NAND2_X2       6 11.2    18    26     324    (-,-) 
  g193704/ZN             -       A1->ZN F     NAND2_X1       1  1.8     9    16     340    (-,-) 
  g159678/ZN             -       A->ZN  R     OAI21_X1       1  1.4    17    19     359    (-,-) 
  cpuregs_reg[12][24]/D  -       -      R     DFF_X1         1    -     -     0     359    (-,-) 
#------------------------------------------------------------------------------------------------



Path 597: VIOLATED (-143 ps) Setup Check with Pin cpuregs_reg[20][17]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[20][17]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      41                  
     Required Time:=     209                  
      Launch Clock:-       0                  
         Data Path:-     352                  
             Slack:=    -143                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[7]/Q        -       CK->Q  R     DFF_X1         6 10.6    27   104     104    (-,-) 
  add_1312_30_g179583/ZN -       A2->ZN R     AND2_X2        2  5.5    11    38     142    (-,-) 
  add_1312_30_g7102/ZN   -       A->ZN  F     INV_X1         2  3.5     6    11     153    (-,-) 
  add_1312_30_g7073/ZN   -       A2->ZN R     NOR2_X1        1  1.8    16    27     181    (-,-) 
  add_1312_30_g183876/ZN -       A1->ZN F     NAND4_X1       1  2.4    19    28     209    (-,-) 
  add_1312_30_g7010/ZN   -       A->ZN  F     XNOR2_X1       1  5.9    17    51     260    (-,-) 
  g165485/ZN             -       B1->ZN R     AOI21_X4       2 14.0    30    39     299    (-,-) 
  g165256/ZN             -       A->ZN  F     INV_X8        18 41.1    12    19     318    (-,-) 
  g182721/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    17     334    (-,-) 
  g182720/ZN             -       A->ZN  F     OAI21_X1       1  1.4    10    18     352    (-,-) 
  cpuregs_reg[20][17]/D  -       -      F     DFF_X1         1    -     -     0     352    (-,-) 
#------------------------------------------------------------------------------------------------



Path 598: VIOLATED (-143 ps) Setup Check with Pin cpuregs_reg[9][25]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[9][25]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      41                  
     Required Time:=     209                  
      Launch Clock:-       0                  
         Data Path:-     352                  
             Slack:=    -143                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175014/ZN -       A2->ZN F     NAND2_X1       1  4.1    11    20     240    (-,-) 
  add_1312_30_g7002/ZN   -       A->ZN  F     XNOR2_X2       1  6.0    12    40     280    (-,-) 
  g192693/ZN             -       A1->ZN R     NAND2_X4       4 14.6    14    21     301    (-,-) 
  g192692/ZN             -       A1->ZN F     NAND2_X4       2 12.8    10    18     318    (-,-) 
  g190045/ZN             -       A1->ZN R     NAND2_X1       1  2.0    11    16     334    (-,-) 
  g159495/ZN             -       A->ZN  F     OAI21_X1       1  1.4    10    18     352    (-,-) 
  cpuregs_reg[9][25]/D   -       -      F     DFF_X1         1    -     -     0     352    (-,-) 
#------------------------------------------------------------------------------------------------



Path 599: VIOLATED (-143 ps) Setup Check with Pin cpuregs_reg[24][17]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[24][17]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     352                  
             Slack:=    -143                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[7]/Q        -       CK->Q  R     DFF_X1         6 10.6    27   104     104    (-,-) 
  add_1312_30_g179583/ZN -       A2->ZN R     AND2_X2        2  5.5    11    38     142    (-,-) 
  add_1312_30_g7102/ZN   -       A->ZN  F     INV_X1         2  3.5     6    11     153    (-,-) 
  add_1312_30_g7073/ZN   -       A2->ZN R     NOR2_X1        1  1.8    16    27     181    (-,-) 
  add_1312_30_g183876/ZN -       A1->ZN F     NAND4_X1       1  2.4    19    28     209    (-,-) 
  add_1312_30_g7010/ZN   -       A->ZN  F     XNOR2_X1       1  5.9    17    51     260    (-,-) 
  g165485/ZN             -       B1->ZN R     AOI21_X4       2 14.0    30    39     299    (-,-) 
  g165256/ZN             -       A->ZN  F     INV_X8        18 41.1    12    19     318    (-,-) 
  g160812/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    17     334    (-,-) 
  g159851/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     352    (-,-) 
  cpuregs_reg[24][17]/D  -       -      F     DFF_X1         1    -     -     0     352    (-,-) 
#------------------------------------------------------------------------------------------------



Path 600: VIOLATED (-143 ps) Setup Check with Pin cpuregs_reg[16][25]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[16][25]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     352                  
             Slack:=    -143                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175014/ZN -       A2->ZN F     NAND2_X1       1  4.1    11    20     240    (-,-) 
  add_1312_30_g7002/ZN   -       A->ZN  F     XNOR2_X2       1  6.0    12    40     280    (-,-) 
  g192693/ZN             -       A1->ZN R     NAND2_X4       4 14.6    14    21     301    (-,-) 
  g192692/ZN             -       A1->ZN F     NAND2_X4       2 12.8    10    18     318    (-,-) 
  g190047/ZN             -       A->ZN  R     INV_X8        17 31.9    12    20     338    (-,-) 
  g159709/ZN             -       B1->ZN F     OAI21_X1       1  1.4     9    14     352    (-,-) 
  cpuregs_reg[16][25]/D  -       -      F     DFF_X1         1    -     -     0     352    (-,-) 
#------------------------------------------------------------------------------------------------



Path 601: VIOLATED (-143 ps) Setup Check with Pin cpuregs_reg[16][17]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[16][17]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     352                  
             Slack:=    -143                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[7]/Q        -       CK->Q  R     DFF_X1         6 10.6    27   104     104    (-,-) 
  add_1312_30_g179583/ZN -       A2->ZN R     AND2_X2        2  5.5    11    38     142    (-,-) 
  add_1312_30_g7102/ZN   -       A->ZN  F     INV_X1         2  3.5     6    11     153    (-,-) 
  add_1312_30_g7073/ZN   -       A2->ZN R     NOR2_X1        1  1.8    16    27     181    (-,-) 
  add_1312_30_g183876/ZN -       A1->ZN F     NAND4_X1       1  2.4    19    28     209    (-,-) 
  add_1312_30_g7010/ZN   -       A->ZN  F     XNOR2_X1       1  5.9    17    51     260    (-,-) 
  g165485/ZN             -       B1->ZN R     AOI21_X4       2 14.0    30    39     299    (-,-) 
  g165256/ZN             -       A->ZN  F     INV_X8        18 41.1    12    19     318    (-,-) 
  g160651/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    17     334    (-,-) 
  g181921/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     352    (-,-) 
  cpuregs_reg[16][17]/D  -       -      F     DFF_X1         1    -     -     0     352    (-,-) 
#------------------------------------------------------------------------------------------------



Path 602: VIOLATED (-143 ps) Setup Check with Pin cpuregs_reg[8][17]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[8][17]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     352                  
             Slack:=    -143                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[7]/Q        -       CK->Q  R     DFF_X1         6 10.6    27   104     104    (-,-) 
  add_1312_30_g179583/ZN -       A2->ZN R     AND2_X2        2  5.5    11    38     142    (-,-) 
  add_1312_30_g7102/ZN   -       A->ZN  F     INV_X1         2  3.5     6    11     153    (-,-) 
  add_1312_30_g7073/ZN   -       A2->ZN R     NOR2_X1        1  1.8    16    27     181    (-,-) 
  add_1312_30_g183876/ZN -       A1->ZN F     NAND4_X1       1  2.4    19    28     209    (-,-) 
  add_1312_30_g7010/ZN   -       A->ZN  F     XNOR2_X1       1  5.9    17    51     260    (-,-) 
  g165485/ZN             -       B1->ZN R     AOI21_X4       2 14.0    30    39     299    (-,-) 
  g165256/ZN             -       A->ZN  F     INV_X8        18 41.1    12    19     318    (-,-) 
  g160960/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    17     334    (-,-) 
  g159641/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     352    (-,-) 
  cpuregs_reg[8][17]/D   -       -      F     DFF_X1         1    -     -     0     352    (-,-) 
#------------------------------------------------------------------------------------------------



Path 603: VIOLATED (-143 ps) Setup Check with Pin cpuregs_reg[1][25]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[1][25]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     352                  
             Slack:=    -143                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175014/ZN -       A2->ZN F     NAND2_X1       1  4.1    11    20     240    (-,-) 
  add_1312_30_g7002/ZN   -       A->ZN  F     XNOR2_X2       1  6.0    12    40     280    (-,-) 
  g192693/ZN             -       A1->ZN R     NAND2_X4       4 14.6    14    21     301    (-,-) 
  g192692/ZN             -       A1->ZN F     NAND2_X4       2 12.8    10    18     318    (-,-) 
  g190047/ZN             -       A->ZN  R     INV_X8        17 31.9    12    20     338    (-,-) 
  g195130/ZN             -       B1->ZN F     OAI21_X1       1  1.4     9    14     352    (-,-) 
  cpuregs_reg[1][25]/D   -       -      F     DFF_X1         1    -     -     0     352    (-,-) 
#------------------------------------------------------------------------------------------------



Path 604: VIOLATED (-142 ps) Setup Check with Pin cpuregs_reg[4][27]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][27]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     359                  
             Slack:=    -142                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1  6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3 15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4 18.0    16    23     177    (-,-) 
  g179858/ZN           -       A1->ZN F     NAND4_X2       1  6.0    22    31     208    (-,-) 
  g194859/ZN           -       A->ZN  R     INV_X4         5 28.0    20    33     241    (-,-) 
  g173867/ZN           -       A1->ZN F     NAND3_X2       1  6.0    15    26     267    (-,-) 
  fopt194974/ZN        -       A->ZN  R     INV_X4         2 18.6    14    24     290    (-,-) 
  fopt194978/ZN        -       A->ZN  F     INV_X8        22 56.4    10    18     308    (-,-) 
  fopt195003/ZN        -       A->ZN  R     INV_X4         4  9.2     9    15     323    (-,-) 
  fopt194530/ZN        -       A->ZN  F     INV_X2         2  3.7     4     8     331    (-,-) 
  g194531/ZN           -       B2->ZN R     OAI21_X1       1  1.4    17    28     359    (-,-) 
  cpuregs_reg[4][27]/D -       -      R     DFF_X1         1    -     -     0     359    (-,-) 
#----------------------------------------------------------------------------------------------



Path 605: VIOLATED (-142 ps) Setup Check with Pin cpuregs_reg[4][25]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][25]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     359                  
             Slack:=    -142                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1  6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3 15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4 18.0    16    23     177    (-,-) 
  g179858/ZN           -       A1->ZN F     NAND4_X2       1  6.0    22    31     208    (-,-) 
  g194859/ZN           -       A->ZN  R     INV_X4         5 28.0    20    33     241    (-,-) 
  g173867/ZN           -       A1->ZN F     NAND3_X2       1  6.0    15    26     267    (-,-) 
  fopt194974/ZN        -       A->ZN  R     INV_X4         2 18.6    14    24     290    (-,-) 
  fopt194978/ZN        -       A->ZN  F     INV_X8        22 56.4    10    18     308    (-,-) 
  fopt195003/ZN        -       A->ZN  R     INV_X4         4  9.2     9    15     323    (-,-) 
  fopt194530/ZN        -       A->ZN  F     INV_X2         2  3.7     4     8     331    (-,-) 
  g194529/ZN           -       B2->ZN R     OAI21_X1       1  1.4    17    28     359    (-,-) 
  cpuregs_reg[4][25]/D -       -      R     DFF_X1         1    -     -     0     359    (-,-) 
#----------------------------------------------------------------------------------------------



Path 606: VIOLATED (-142 ps) Setup Check with Pin cpuregs_reg[1][23]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[1][23]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      41                  
     Required Time:=     209                  
      Launch Clock:-       0                  
         Data Path:-     352                  
             Slack:=    -142                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175021/ZN -       A2->ZN F     NAND2_X1       1  4.1    12    20     240    (-,-) 
  add_1312_30_g7003/ZN   -       A->ZN  F     XNOR2_X2       1  6.0    12    40     280    (-,-) 
  g178562/ZN             -       A1->ZN R     NAND2_X4       2 12.5    13    20     300    (-,-) 
  g165480_dup_dup/ZN     -       A1->ZN F     NAND2_X4       4 16.1    13    19     319    (-,-) 
  g178572/ZN             -       A->ZN  R     INV_X8        14 26.3    11    20     338    (-,-) 
  g194112/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    13     352    (-,-) 
  cpuregs_reg[1][23]/D   -       -      F     DFF_X1         1    -     -     0     352    (-,-) 
#------------------------------------------------------------------------------------------------



Path 607: VIOLATED (-142 ps) Setup Check with Pin cpuregs_reg[21][28]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[21][28]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     350                  
             Slack:=    -142                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175016/ZN -       A1->ZN F     NAND2_X1       2  3.5    10    18     238    (-,-) 
  g192170/ZN             -       A->ZN  R     INV_X1         1  1.9     8    14     252    (-,-) 
  g192169/ZN             -       A1->ZN F     NAND2_X1       1  3.2     9    15     267    (-,-) 
  g192168/ZN             -       A1->ZN R     NAND3_X2       3 11.4    21    26     293    (-,-) 
  g190040/ZN             -       A1->ZN F     NAND2_X4       4 16.1    12    22     315    (-,-) 
  g178678/ZN             -       A->ZN  R     INV_X8        17 31.9    12    21     336    (-,-) 
  g159562/ZN             -       B1->ZN F     OAI21_X1       1  1.4    14    14     350    (-,-) 
  cpuregs_reg[21][28]/D  -       -      F     DFF_X1         1    -     -     0     350    (-,-) 
#------------------------------------------------------------------------------------------------



Path 608: VIOLATED (-142 ps) Setup Check with Pin cpuregs_reg[17][28]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[17][28]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     350                  
             Slack:=    -142                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175016/ZN -       A1->ZN F     NAND2_X1       2  3.5    10    18     238    (-,-) 
  g192170/ZN             -       A->ZN  R     INV_X1         1  1.9     8    14     252    (-,-) 
  g192169/ZN             -       A1->ZN F     NAND2_X1       1  3.2     9    15     267    (-,-) 
  g192168/ZN             -       A1->ZN R     NAND3_X2       3 11.4    21    26     293    (-,-) 
  g190040/ZN             -       A1->ZN F     NAND2_X4       4 16.1    12    22     315    (-,-) 
  g178678/ZN             -       A->ZN  R     INV_X8        17 31.9    12    21     336    (-,-) 
  g159165/ZN             -       B1->ZN F     OAI21_X1       1  1.4    14    14     350    (-,-) 
  cpuregs_reg[17][28]/D  -       -      F     DFF_X1         1    -     -     0     350    (-,-) 
#------------------------------------------------------------------------------------------------



Path 609: VIOLATED (-142 ps) Setup Check with Pin cpuregs_reg[5][28]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[5][28]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     350                  
             Slack:=    -142                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175016/ZN -       A1->ZN F     NAND2_X1       2  3.5    10    18     238    (-,-) 
  g192170/ZN             -       A->ZN  R     INV_X1         1  1.9     8    14     252    (-,-) 
  g192169/ZN             -       A1->ZN F     NAND2_X1       1  3.2     9    15     267    (-,-) 
  g192168/ZN             -       A1->ZN R     NAND3_X2       3 11.4    21    26     293    (-,-) 
  g190040/ZN             -       A1->ZN F     NAND2_X4       4 16.1    12    22     315    (-,-) 
  g178678/ZN             -       A->ZN  R     INV_X8        17 31.9    12    21     336    (-,-) 
  g159312/ZN             -       B1->ZN F     OAI21_X1       1  1.4    14    14     350    (-,-) 
  cpuregs_reg[5][28]/D   -       -      F     DFF_X1         1    -     -     0     350    (-,-) 
#------------------------------------------------------------------------------------------------



Path 610: VIOLATED (-142 ps) Setup Check with Pin cpuregs_reg[4][17]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[4][17]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     352                  
             Slack:=    -142                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[7]/Q        -       CK->Q  R     DFF_X1         6 10.6    27   104     104    (-,-) 
  add_1312_30_g179583/ZN -       A2->ZN R     AND2_X2        2  5.5    11    38     142    (-,-) 
  add_1312_30_g7102/ZN   -       A->ZN  F     INV_X1         2  3.5     6    11     153    (-,-) 
  add_1312_30_g7073/ZN   -       A2->ZN R     NOR2_X1        1  1.8    16    27     181    (-,-) 
  add_1312_30_g183876/ZN -       A1->ZN F     NAND4_X1       1  2.4    19    28     209    (-,-) 
  add_1312_30_g7010/ZN   -       A->ZN  F     XNOR2_X1       1  5.9    17    51     260    (-,-) 
  g165485/ZN             -       B1->ZN R     AOI21_X4       2 14.0    30    39     299    (-,-) 
  g165256/ZN             -       A->ZN  F     INV_X8        18 41.1    12    19     318    (-,-) 
  g160788/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    17     334    (-,-) 
  g159821/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     352    (-,-) 
  cpuregs_reg[4][17]/D   -       -      F     DFF_X1         1    -     -     0     352    (-,-) 
#------------------------------------------------------------------------------------------------



Path 611: VIOLATED (-142 ps) Setup Check with Pin cpuregs_reg[31][28]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[31][28]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     350                  
             Slack:=    -142                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175016/ZN -       A1->ZN F     NAND2_X1       2  3.5    10    18     238    (-,-) 
  g192170/ZN             -       A->ZN  R     INV_X1         1  1.9     8    14     252    (-,-) 
  g192169/ZN             -       A1->ZN F     NAND2_X1       1  3.2     9    15     267    (-,-) 
  g192168/ZN             -       A1->ZN R     NAND3_X2       3 11.4    21    26     293    (-,-) 
  g190040/ZN             -       A1->ZN F     NAND2_X4       4 16.1    12    22     315    (-,-) 
  g178678/ZN             -       A->ZN  R     INV_X8        17 31.9    12    21     336    (-,-) 
  g159468/ZN             -       B1->ZN F     OAI21_X1       1  1.4    13    14     350    (-,-) 
  cpuregs_reg[31][28]/D  -       -      F     DFF_X1         1    -     -     0     350    (-,-) 
#------------------------------------------------------------------------------------------------



Path 612: VIOLATED (-142 ps) Setup Check with Pin cpuregs_reg[29][28]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[29][28]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     350                  
             Slack:=    -142                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175016/ZN -       A1->ZN F     NAND2_X1       2  3.5    10    18     238    (-,-) 
  g192170/ZN             -       A->ZN  R     INV_X1         1  1.9     8    14     252    (-,-) 
  g192169/ZN             -       A1->ZN F     NAND2_X1       1  3.2     9    15     267    (-,-) 
  g192168/ZN             -       A1->ZN R     NAND3_X2       3 11.4    21    26     293    (-,-) 
  g190040/ZN             -       A1->ZN F     NAND2_X4       4 16.1    12    22     315    (-,-) 
  g178678/ZN             -       A->ZN  R     INV_X8        17 31.9    12    21     336    (-,-) 
  g159434/ZN             -       B1->ZN F     OAI21_X1       1  1.4    13    14     350    (-,-) 
  cpuregs_reg[29][28]/D  -       -      F     DFF_X1         1    -     -     0     350    (-,-) 
#------------------------------------------------------------------------------------------------



Path 613: VIOLATED (-142 ps) Setup Check with Pin cpuregs_reg[28][23]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[28][23]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     353                  
             Slack:=    -142                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175021/ZN -       A2->ZN F     NAND2_X1       1  4.1    12    20     240    (-,-) 
  add_1312_30_g7003/ZN   -       A->ZN  F     XNOR2_X2       1  6.0    12    40     280    (-,-) 
  g178562/ZN             -       A1->ZN R     NAND2_X4       2 12.5    13    20     300    (-,-) 
  g195487/ZN             -       A1->ZN F     NAND2_X4      14 23.5    16    23     322    (-,-) 
  g193939/ZN             -       A1->ZN R     NAND2_X1       1  1.9    10    18     341    (-,-) 
  g177501/ZN             -       A1->ZN F     NAND2_X1       1  1.4     7    12     353    (-,-) 
  cpuregs_reg[28][23]/D  -       -      F     DFF_X1         1    -     -     0     353    (-,-) 
#------------------------------------------------------------------------------------------------



Path 614: VIOLATED (-142 ps) Setup Check with Pin cpuregs_reg[27][28]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[27][28]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     350                  
             Slack:=    -142                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175016/ZN -       A1->ZN F     NAND2_X1       2  3.5    10    18     238    (-,-) 
  g192170/ZN             -       A->ZN  R     INV_X1         1  1.9     8    14     252    (-,-) 
  g192169/ZN             -       A1->ZN F     NAND2_X1       1  3.2     9    15     267    (-,-) 
  g192168/ZN             -       A1->ZN R     NAND3_X2       3 11.4    21    26     293    (-,-) 
  g190040/ZN             -       A1->ZN F     NAND2_X4       4 16.1    12    22     315    (-,-) 
  g178678/ZN             -       A->ZN  R     INV_X8        17 31.9    12    21     336    (-,-) 
  g159374/ZN             -       B1->ZN F     OAI21_X1       1  1.4    13    14     350    (-,-) 
  cpuregs_reg[27][28]/D  -       -      F     DFF_X1         1    -     -     0     350    (-,-) 
#------------------------------------------------------------------------------------------------



Path 615: VIOLATED (-142 ps) Setup Check with Pin cpuregs_reg[25][28]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[25][28]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     350                  
             Slack:=    -142                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175016/ZN -       A1->ZN F     NAND2_X1       2  3.5    10    18     238    (-,-) 
  g192170/ZN             -       A->ZN  R     INV_X1         1  1.9     8    14     252    (-,-) 
  g192169/ZN             -       A1->ZN F     NAND2_X1       1  3.2     9    15     267    (-,-) 
  g192168/ZN             -       A1->ZN R     NAND3_X2       3 11.4    21    26     293    (-,-) 
  g190040/ZN             -       A1->ZN F     NAND2_X4       4 16.1    12    22     315    (-,-) 
  g178678/ZN             -       A->ZN  R     INV_X8        17 31.9    12    21     336    (-,-) 
  g159309/ZN             -       B1->ZN F     OAI21_X1       1  1.4    13    14     350    (-,-) 
  cpuregs_reg[25][28]/D  -       -      F     DFF_X1         1    -     -     0     350    (-,-) 
#------------------------------------------------------------------------------------------------



Path 616: VIOLATED (-142 ps) Setup Check with Pin cpuregs_reg[24][23]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[24][23]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     353                  
             Slack:=    -142                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175021/ZN -       A2->ZN F     NAND2_X1       1  4.1    12    20     240    (-,-) 
  add_1312_30_g7003/ZN   -       A->ZN  F     XNOR2_X2       1  6.0    12    40     280    (-,-) 
  g178562/ZN             -       A1->ZN R     NAND2_X4       2 12.5    13    20     300    (-,-) 
  g195487/ZN             -       A1->ZN F     NAND2_X4      14 23.5    16    23     322    (-,-) 
  g177246/ZN             -       A1->ZN R     NAND2_X1       1  1.9    10    18     341    (-,-) 
  g177245/ZN             -       A1->ZN F     NAND2_X1       1  1.4     7    12     353    (-,-) 
  cpuregs_reg[24][23]/D  -       -      F     DFF_X1         1    -     -     0     353    (-,-) 
#------------------------------------------------------------------------------------------------



Path 617: VIOLATED (-142 ps) Setup Check with Pin cpuregs_reg[23][28]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[23][28]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     350                  
             Slack:=    -142                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175016/ZN -       A1->ZN F     NAND2_X1       2  3.5    10    18     238    (-,-) 
  g192170/ZN             -       A->ZN  R     INV_X1         1  1.9     8    14     252    (-,-) 
  g192169/ZN             -       A1->ZN F     NAND2_X1       1  3.2     9    15     267    (-,-) 
  g192168/ZN             -       A1->ZN R     NAND3_X2       3 11.4    21    26     293    (-,-) 
  g190040/ZN             -       A1->ZN F     NAND2_X4       4 16.1    12    22     315    (-,-) 
  g178678/ZN             -       A->ZN  R     INV_X8        17 31.9    12    21     336    (-,-) 
  g159254/ZN             -       B1->ZN F     OAI21_X1       1  1.4    13    14     350    (-,-) 
  cpuregs_reg[23][28]/D  -       -      F     DFF_X1         1    -     -     0     350    (-,-) 
#------------------------------------------------------------------------------------------------



Path 618: VIOLATED (-142 ps) Setup Check with Pin cpuregs_reg[21][27]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[21][27]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     350                  
             Slack:=    -142                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175015/ZN -       A1->ZN F     NAND2_X1       1  4.1    11    19     239    (-,-) 
  add_1312_30_g7000/ZN   -       A->ZN  F     XNOR2_X2       1  6.0    12    40     279    (-,-) 
  g190032/ZN             -       A1->ZN R     NAND2_X4       3 12.9    13    20     299    (-,-) 
  g172588_dup190035/ZN   -       A1->ZN F     NAND2_X4       2 12.8    10    17     316    (-,-) 
  g190034/ZN             -       A->ZN  R     INV_X8        17 31.9    12    20     336    (-,-) 
  g159561/ZN             -       B1->ZN F     OAI21_X1       1  1.4    14    14     350    (-,-) 
  cpuregs_reg[21][27]/D  -       -      F     DFF_X1         1    -     -     0     350    (-,-) 
#------------------------------------------------------------------------------------------------



Path 619: VIOLATED (-142 ps) Setup Check with Pin cpuregs_reg[19][28]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[19][28]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     350                  
             Slack:=    -142                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175016/ZN -       A1->ZN F     NAND2_X1       2  3.5    10    18     238    (-,-) 
  g192170/ZN             -       A->ZN  R     INV_X1         1  1.9     8    14     252    (-,-) 
  g192169/ZN             -       A1->ZN F     NAND2_X1       1  3.2     9    15     267    (-,-) 
  g192168/ZN             -       A1->ZN R     NAND3_X2       3 11.4    21    26     293    (-,-) 
  g190040/ZN             -       A1->ZN F     NAND2_X4       4 16.1    12    22     315    (-,-) 
  g178678/ZN             -       A->ZN  R     INV_X8        17 31.9    12    21     336    (-,-) 
  g159194/ZN             -       B1->ZN F     OAI21_X1       1  1.4    13    14     350    (-,-) 
  cpuregs_reg[19][28]/D  -       -      F     DFF_X1         1    -     -     0     350    (-,-) 
#------------------------------------------------------------------------------------------------



Path 620: VIOLATED (-142 ps) Setup Check with Pin cpuregs_reg[17][27]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[17][27]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     350                  
             Slack:=    -142                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175015/ZN -       A1->ZN F     NAND2_X1       1  4.1    11    19     239    (-,-) 
  add_1312_30_g7000/ZN   -       A->ZN  F     XNOR2_X2       1  6.0    12    40     279    (-,-) 
  g190032/ZN             -       A1->ZN R     NAND2_X4       3 12.9    13    20     299    (-,-) 
  g172588_dup190035/ZN   -       A1->ZN F     NAND2_X4       2 12.8    10    17     316    (-,-) 
  g190034/ZN             -       A->ZN  R     INV_X8        17 31.9    12    20     336    (-,-) 
  g159163/ZN             -       B1->ZN F     OAI21_X1       1  1.4    14    14     350    (-,-) 
  cpuregs_reg[17][27]/D  -       -      F     DFF_X1         1    -     -     0     350    (-,-) 
#------------------------------------------------------------------------------------------------



Path 621: VIOLATED (-142 ps) Setup Check with Pin cpuregs_reg[15][28]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[15][28]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     350                  
             Slack:=    -142                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175016/ZN -       A1->ZN F     NAND2_X1       2  3.5    10    18     238    (-,-) 
  g192170/ZN             -       A->ZN  R     INV_X1         1  1.9     8    14     252    (-,-) 
  g192169/ZN             -       A1->ZN F     NAND2_X1       1  3.2     9    15     267    (-,-) 
  g192168/ZN             -       A1->ZN R     NAND3_X2       3 11.4    21    26     293    (-,-) 
  g190040/ZN             -       A1->ZN F     NAND2_X4       4 16.1    12    22     315    (-,-) 
  g178678/ZN             -       A->ZN  R     INV_X8        17 31.9    12    21     336    (-,-) 
  g159134/ZN             -       B1->ZN F     OAI21_X1       1  1.4    13    14     350    (-,-) 
  cpuregs_reg[15][28]/D  -       -      F     DFF_X1         1    -     -     0     350    (-,-) 
#------------------------------------------------------------------------------------------------



Path 622: VIOLATED (-142 ps) Setup Check with Pin cpuregs_reg[13][28]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[13][28]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     350                  
             Slack:=    -142                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175016/ZN -       A1->ZN F     NAND2_X1       2  3.5    10    18     238    (-,-) 
  g192170/ZN             -       A->ZN  R     INV_X1         1  1.9     8    14     252    (-,-) 
  g192169/ZN             -       A1->ZN F     NAND2_X1       1  3.2     9    15     267    (-,-) 
  g192168/ZN             -       A1->ZN R     NAND3_X2       3 11.4    21    26     293    (-,-) 
  g190040/ZN             -       A1->ZN F     NAND2_X4       4 16.1    12    22     315    (-,-) 
  g178678/ZN             -       A->ZN  R     INV_X8        17 31.9    12    21     336    (-,-) 
  g159074/ZN             -       B1->ZN F     OAI21_X1       1  1.4    13    14     350    (-,-) 
  cpuregs_reg[13][28]/D  -       -      F     DFF_X1         1    -     -     0     350    (-,-) 
#------------------------------------------------------------------------------------------------



Path 623: VIOLATED (-142 ps) Setup Check with Pin cpuregs_reg[12][23]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[12][23]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     353                  
             Slack:=    -142                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175021/ZN -       A2->ZN F     NAND2_X1       1  4.1    12    20     240    (-,-) 
  add_1312_30_g7003/ZN   -       A->ZN  F     XNOR2_X2       1  6.0    12    40     280    (-,-) 
  g178562/ZN             -       A1->ZN R     NAND2_X4       2 12.5    13    20     300    (-,-) 
  g195487/ZN             -       A1->ZN F     NAND2_X4      14 23.5    16    23     322    (-,-) 
  g16/ZN                 -       A1->ZN R     NAND2_X1       1  1.9    10    18     341    (-,-) 
  g176853/ZN             -       A1->ZN F     NAND2_X1       1  1.4     7    12     353    (-,-) 
  cpuregs_reg[12][23]/D  -       -      F     DFF_X1         1    -     -     0     353    (-,-) 
#------------------------------------------------------------------------------------------------



Path 624: VIOLATED (-142 ps) Setup Check with Pin cpuregs_reg[11][28]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[11][28]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     350                  
             Slack:=    -142                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175016/ZN -       A1->ZN F     NAND2_X1       2  3.5    10    18     238    (-,-) 
  g192170/ZN             -       A->ZN  R     INV_X1         1  1.9     8    14     252    (-,-) 
  g192169/ZN             -       A1->ZN F     NAND2_X1       1  3.2     9    15     267    (-,-) 
  g192168/ZN             -       A1->ZN R     NAND3_X2       3 11.4    21    26     293    (-,-) 
  g190040/ZN             -       A1->ZN F     NAND2_X4       4 16.1    12    22     315    (-,-) 
  g178678/ZN             -       A->ZN  R     INV_X8        17 31.9    12    21     336    (-,-) 
  g159044/ZN             -       B1->ZN F     OAI21_X1       1  1.4    13    14     350    (-,-) 
  cpuregs_reg[11][28]/D  -       -      F     DFF_X1         1    -     -     0     350    (-,-) 
#------------------------------------------------------------------------------------------------



Path 625: VIOLATED (-142 ps) Setup Check with Pin cpuregs_reg[8][23]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[8][23]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     353                  
             Slack:=    -142                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175021/ZN -       A2->ZN F     NAND2_X1       1  4.1    12    20     240    (-,-) 
  add_1312_30_g7003/ZN   -       A->ZN  F     XNOR2_X2       1  6.0    12    40     280    (-,-) 
  g178562/ZN             -       A1->ZN R     NAND2_X4       2 12.5    13    20     300    (-,-) 
  g195487/ZN             -       A1->ZN F     NAND2_X4      14 23.5    16    23     322    (-,-) 
  g184855/ZN             -       A1->ZN R     NAND2_X1       1  1.9    10    18     341    (-,-) 
  g184853/ZN             -       A1->ZN F     NAND2_X1       1  1.4     7    12     353    (-,-) 
  cpuregs_reg[8][23]/D   -       -      F     DFF_X1         1    -     -     0     353    (-,-) 
#------------------------------------------------------------------------------------------------



Path 626: VIOLATED (-142 ps) Setup Check with Pin cpuregs_reg[7][28]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[7][28]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     350                  
             Slack:=    -142                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175016/ZN -       A1->ZN F     NAND2_X1       2  3.5    10    18     238    (-,-) 
  g192170/ZN             -       A->ZN  R     INV_X1         1  1.9     8    14     252    (-,-) 
  g192169/ZN             -       A1->ZN F     NAND2_X1       1  3.2     9    15     267    (-,-) 
  g192168/ZN             -       A1->ZN R     NAND3_X2       3 11.4    21    26     293    (-,-) 
  g190040/ZN             -       A1->ZN F     NAND2_X4       4 16.1    12    22     315    (-,-) 
  g178678/ZN             -       A->ZN  R     INV_X8        17 31.9    12    21     336    (-,-) 
  g159436/ZN             -       B1->ZN F     OAI21_X1       1  1.4    13    14     350    (-,-) 
  cpuregs_reg[7][28]/D   -       -      F     DFF_X1         1    -     -     0     350    (-,-) 
#------------------------------------------------------------------------------------------------



Path 627: VIOLATED (-142 ps) Setup Check with Pin cpuregs_reg[5][27]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[5][27]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     350                  
             Slack:=    -142                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175015/ZN -       A1->ZN F     NAND2_X1       1  4.1    11    19     239    (-,-) 
  add_1312_30_g7000/ZN   -       A->ZN  F     XNOR2_X2       1  6.0    12    40     279    (-,-) 
  g190032/ZN             -       A1->ZN R     NAND2_X4       3 12.9    13    20     299    (-,-) 
  g172588_dup190035/ZN   -       A1->ZN F     NAND2_X4       2 12.8    10    17     316    (-,-) 
  g190034/ZN             -       A->ZN  R     INV_X8        17 31.9    12    20     336    (-,-) 
  g159311/ZN             -       B1->ZN F     OAI21_X1       1  1.4    14    14     350    (-,-) 
  cpuregs_reg[5][27]/D   -       -      F     DFF_X1         1    -     -     0     350    (-,-) 
#------------------------------------------------------------------------------------------------



Path 628: VIOLATED (-142 ps) Setup Check with Pin cpuregs_reg[4][23]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[4][23]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     353                  
             Slack:=    -142                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175021/ZN -       A2->ZN F     NAND2_X1       1  4.1    12    20     240    (-,-) 
  add_1312_30_g7003/ZN   -       A->ZN  F     XNOR2_X2       1  6.0    12    40     280    (-,-) 
  g178562/ZN             -       A1->ZN R     NAND2_X4       2 12.5    13    20     300    (-,-) 
  g195487/ZN             -       A1->ZN F     NAND2_X4      14 23.5    16    23     322    (-,-) 
  g177488/ZN             -       A1->ZN R     NAND2_X1       1  1.9    10    18     341    (-,-) 
  g177487/ZN             -       A1->ZN F     NAND2_X1       1  1.4     7    12     353    (-,-) 
  cpuregs_reg[4][23]/D   -       -      F     DFF_X1         1    -     -     0     353    (-,-) 
#------------------------------------------------------------------------------------------------



Path 629: VIOLATED (-142 ps) Setup Check with Pin cpuregs_reg[31][27]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[31][27]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     350                  
             Slack:=    -142                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175015/ZN -       A1->ZN F     NAND2_X1       1  4.1    11    19     239    (-,-) 
  add_1312_30_g7000/ZN   -       A->ZN  F     XNOR2_X2       1  6.0    12    40     279    (-,-) 
  g190032/ZN             -       A1->ZN R     NAND2_X4       3 12.9    13    20     299    (-,-) 
  g172588_dup190035/ZN   -       A1->ZN F     NAND2_X4       2 12.8    10    17     316    (-,-) 
  g190034/ZN             -       A->ZN  R     INV_X8        17 31.9    12    20     336    (-,-) 
  g159467/ZN             -       B1->ZN F     OAI21_X1       1  1.4    13    14     350    (-,-) 
  cpuregs_reg[31][27]/D  -       -      F     DFF_X1         1    -     -     0     350    (-,-) 
#------------------------------------------------------------------------------------------------



Path 630: VIOLATED (-142 ps) Setup Check with Pin cpuregs_reg[29][27]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[29][27]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     350                  
             Slack:=    -142                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175015/ZN -       A1->ZN F     NAND2_X1       1  4.1    11    19     239    (-,-) 
  add_1312_30_g7000/ZN   -       A->ZN  F     XNOR2_X2       1  6.0    12    40     279    (-,-) 
  g190032/ZN             -       A1->ZN R     NAND2_X4       3 12.9    13    20     299    (-,-) 
  g172588_dup190035/ZN   -       A1->ZN F     NAND2_X4       2 12.8    10    17     316    (-,-) 
  g190034/ZN             -       A->ZN  R     INV_X8        17 31.9    12    20     336    (-,-) 
  g158892__6877/ZN       -       B1->ZN F     OAI21_X1       1  1.4    13    14     350    (-,-) 
  cpuregs_reg[29][27]/D  -       -      F     DFF_X1         1    -     -     0     350    (-,-) 
#------------------------------------------------------------------------------------------------



Path 631: VIOLATED (-142 ps) Setup Check with Pin cpuregs_reg[27][27]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[27][27]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     350                  
             Slack:=    -142                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175015/ZN -       A1->ZN F     NAND2_X1       1  4.1    11    19     239    (-,-) 
  add_1312_30_g7000/ZN   -       A->ZN  F     XNOR2_X2       1  6.0    12    40     279    (-,-) 
  g190032/ZN             -       A1->ZN R     NAND2_X4       3 12.9    13    20     299    (-,-) 
  g172588_dup190035/ZN   -       A1->ZN F     NAND2_X4       2 12.8    10    17     316    (-,-) 
  g190034/ZN             -       A->ZN  R     INV_X8        17 31.9    12    20     336    (-,-) 
  g159373/ZN             -       B1->ZN F     OAI21_X1       1  1.4    13    14     350    (-,-) 
  cpuregs_reg[27][27]/D  -       -      F     DFF_X1         1    -     -     0     350    (-,-) 
#------------------------------------------------------------------------------------------------



Path 632: VIOLATED (-142 ps) Setup Check with Pin cpuregs_reg[25][27]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[25][27]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     350                  
             Slack:=    -142                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175015/ZN -       A1->ZN F     NAND2_X1       1  4.1    11    19     239    (-,-) 
  add_1312_30_g7000/ZN   -       A->ZN  F     XNOR2_X2       1  6.0    12    40     279    (-,-) 
  g190032/ZN             -       A1->ZN R     NAND2_X4       3 12.9    13    20     299    (-,-) 
  g172588_dup190035/ZN   -       A1->ZN F     NAND2_X4       2 12.8    10    17     316    (-,-) 
  g190034/ZN             -       A->ZN  R     INV_X8        17 31.9    12    20     336    (-,-) 
  g159308/ZN             -       B1->ZN F     OAI21_X1       1  1.4    13    14     350    (-,-) 
  cpuregs_reg[25][27]/D  -       -      F     DFF_X1         1    -     -     0     350    (-,-) 
#------------------------------------------------------------------------------------------------



Path 633: VIOLATED (-142 ps) Setup Check with Pin cpuregs_reg[23][27]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[23][27]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     350                  
             Slack:=    -142                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175015/ZN -       A1->ZN F     NAND2_X1       1  4.1    11    19     239    (-,-) 
  add_1312_30_g7000/ZN   -       A->ZN  F     XNOR2_X2       1  6.0    12    40     279    (-,-) 
  g190032/ZN             -       A1->ZN R     NAND2_X4       3 12.9    13    20     299    (-,-) 
  g172588_dup190035/ZN   -       A1->ZN F     NAND2_X4       2 12.8    10    17     316    (-,-) 
  g190034/ZN             -       A->ZN  R     INV_X8        17 31.9    12    20     336    (-,-) 
  g159253/ZN             -       B1->ZN F     OAI21_X1       1  1.4    13    14     350    (-,-) 
  cpuregs_reg[23][27]/D  -       -      F     DFF_X1         1    -     -     0     350    (-,-) 
#------------------------------------------------------------------------------------------------



Path 634: VIOLATED (-142 ps) Setup Check with Pin cpuregs_reg[19][27]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[19][27]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     350                  
             Slack:=    -142                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175015/ZN -       A1->ZN F     NAND2_X1       1  4.1    11    19     239    (-,-) 
  add_1312_30_g7000/ZN   -       A->ZN  F     XNOR2_X2       1  6.0    12    40     279    (-,-) 
  g190032/ZN             -       A1->ZN R     NAND2_X4       3 12.9    13    20     299    (-,-) 
  g172588_dup190035/ZN   -       A1->ZN F     NAND2_X4       2 12.8    10    17     316    (-,-) 
  g190034/ZN             -       A->ZN  R     INV_X8        17 31.9    12    20     336    (-,-) 
  g159193/ZN             -       B1->ZN F     OAI21_X1       1  1.4    13    14     350    (-,-) 
  cpuregs_reg[19][27]/D  -       -      F     DFF_X1         1    -     -     0     350    (-,-) 
#------------------------------------------------------------------------------------------------



Path 635: VIOLATED (-142 ps) Setup Check with Pin cpuregs_reg[15][27]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[15][27]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     350                  
             Slack:=    -142                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175015/ZN -       A1->ZN F     NAND2_X1       1  4.1    11    19     239    (-,-) 
  add_1312_30_g7000/ZN   -       A->ZN  F     XNOR2_X2       1  6.0    12    40     279    (-,-) 
  g190032/ZN             -       A1->ZN R     NAND2_X4       3 12.9    13    20     299    (-,-) 
  g172588_dup190035/ZN   -       A1->ZN F     NAND2_X4       2 12.8    10    17     316    (-,-) 
  g190034/ZN             -       A->ZN  R     INV_X8        17 31.9    12    20     336    (-,-) 
  g159133/ZN             -       B1->ZN F     OAI21_X1       1  1.4    13    14     350    (-,-) 
  cpuregs_reg[15][27]/D  -       -      F     DFF_X1         1    -     -     0     350    (-,-) 
#------------------------------------------------------------------------------------------------



Path 636: VIOLATED (-142 ps) Setup Check with Pin cpuregs_reg[13][27]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[13][27]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     350                  
             Slack:=    -142                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175015/ZN -       A1->ZN F     NAND2_X1       1  4.1    11    19     239    (-,-) 
  add_1312_30_g7000/ZN   -       A->ZN  F     XNOR2_X2       1  6.0    12    40     279    (-,-) 
  g190032/ZN             -       A1->ZN R     NAND2_X4       3 12.9    13    20     299    (-,-) 
  g172588_dup190035/ZN   -       A1->ZN F     NAND2_X4       2 12.8    10    17     316    (-,-) 
  g190034/ZN             -       A->ZN  R     INV_X8        17 31.9    12    20     336    (-,-) 
  g159073/ZN             -       B1->ZN F     OAI21_X1       1  1.4    13    14     350    (-,-) 
  cpuregs_reg[13][27]/D  -       -      F     DFF_X1         1    -     -     0     350    (-,-) 
#------------------------------------------------------------------------------------------------



Path 637: VIOLATED (-142 ps) Setup Check with Pin cpuregs_reg[11][27]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[11][27]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     350                  
             Slack:=    -142                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175015/ZN -       A1->ZN F     NAND2_X1       1  4.1    11    19     239    (-,-) 
  add_1312_30_g7000/ZN   -       A->ZN  F     XNOR2_X2       1  6.0    12    40     279    (-,-) 
  g190032/ZN             -       A1->ZN R     NAND2_X4       3 12.9    13    20     299    (-,-) 
  g172588_dup190035/ZN   -       A1->ZN F     NAND2_X4       2 12.8    10    17     316    (-,-) 
  g190034/ZN             -       A->ZN  R     INV_X8        17 31.9    12    20     336    (-,-) 
  g159043/ZN             -       B1->ZN F     OAI21_X1       1  1.4    13    14     350    (-,-) 
  cpuregs_reg[11][27]/D  -       -      F     DFF_X1         1    -     -     0     350    (-,-) 
#------------------------------------------------------------------------------------------------



Path 638: VIOLATED (-142 ps) Setup Check with Pin cpuregs_reg[7][27]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[7][27]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     350                  
             Slack:=    -142                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175015/ZN -       A1->ZN F     NAND2_X1       1  4.1    11    19     239    (-,-) 
  add_1312_30_g7000/ZN   -       A->ZN  F     XNOR2_X2       1  6.0    12    40     279    (-,-) 
  g190032/ZN             -       A1->ZN R     NAND2_X4       3 12.9    13    20     299    (-,-) 
  g172588_dup190035/ZN   -       A1->ZN F     NAND2_X4       2 12.8    10    17     316    (-,-) 
  g190034/ZN             -       A->ZN  R     INV_X8        17 31.9    12    20     336    (-,-) 
  g158888__4547/ZN       -       B1->ZN F     OAI21_X1       1  1.4    13    14     350    (-,-) 
  cpuregs_reg[7][27]/D   -       -      F     DFF_X1         1    -     -     0     350    (-,-) 
#------------------------------------------------------------------------------------------------



Path 639: VIOLATED (-142 ps) Setup Check with Pin cpuregs_reg[24][20]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[24][20]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     351                  
             Slack:=    -142                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175010/ZN -       A1->ZN F     NAND2_X2       1  4.1     8    15     235    (-,-) 
  add_1312_30_g7011/ZN   -       A->ZN  F     XNOR2_X2       1  6.0    12    38     273    (-,-) 
  g193756/ZN             -       A1->ZN R     NAND2_X4       2 12.5    13    20     293    (-,-) 
  g18_dup195483/ZN       -       A1->ZN F     NAND2_X4      14 23.5    14    23     316    (-,-) 
  g191712/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    18     334    (-,-) 
  g159854/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     351    (-,-) 
  cpuregs_reg[24][20]/D  -       -      F     DFF_X1         1    -     -     0     351    (-,-) 
#------------------------------------------------------------------------------------------------



Path 640: VIOLATED (-142 ps) Setup Check with Pin cpuregs_reg[21][17]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[21][17]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     350                  
             Slack:=    -142                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[7]/Q        -       CK->Q  R     DFF_X1         6 10.6    27   104     104    (-,-) 
  add_1312_30_g179583/ZN -       A2->ZN R     AND2_X2        2  5.5    11    38     142    (-,-) 
  add_1312_30_g7102/ZN   -       A->ZN  F     INV_X1         2  3.5     6    11     153    (-,-) 
  add_1312_30_g7073/ZN   -       A2->ZN R     NOR2_X1        1  1.8    16    27     181    (-,-) 
  add_1312_30_g183876/ZN -       A1->ZN F     NAND4_X1       1  2.4    19    28     209    (-,-) 
  add_1312_30_g7010/ZN   -       A->ZN  F     XNOR2_X1       1  5.9    17    51     260    (-,-) 
  g165485/ZN             -       B1->ZN R     AOI21_X4       2 14.0    30    39     299    (-,-) 
  g165256/ZN             -       A->ZN  F     INV_X8        18 41.1    12    19     318    (-,-) 
  g165257/ZN             -       A->ZN  R     INV_X8        13 24.2    10    18     336    (-,-) 
  g159551/ZN             -       B1->ZN F     OAI21_X1       1  1.4    14    13     350    (-,-) 
  cpuregs_reg[21][17]/D  -       -      F     DFF_X1         1    -     -     0     350    (-,-) 
#------------------------------------------------------------------------------------------------



Path 641: VIOLATED (-142 ps) Setup Check with Pin cpuregs_reg[17][17]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[17][17]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     350                  
             Slack:=    -142                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[7]/Q        -       CK->Q  R     DFF_X1         6 10.6    27   104     104    (-,-) 
  add_1312_30_g179583/ZN -       A2->ZN R     AND2_X2        2  5.5    11    38     142    (-,-) 
  add_1312_30_g7102/ZN   -       A->ZN  F     INV_X1         2  3.5     6    11     153    (-,-) 
  add_1312_30_g7073/ZN   -       A2->ZN R     NOR2_X1        1  1.8    16    27     181    (-,-) 
  add_1312_30_g183876/ZN -       A1->ZN F     NAND4_X1       1  2.4    19    28     209    (-,-) 
  add_1312_30_g7010/ZN   -       A->ZN  F     XNOR2_X1       1  5.9    17    51     260    (-,-) 
  g165485/ZN             -       B1->ZN R     AOI21_X4       2 14.0    30    39     299    (-,-) 
  g165256/ZN             -       A->ZN  F     INV_X8        18 41.1    12    19     318    (-,-) 
  g165257/ZN             -       A->ZN  R     INV_X8        13 24.2    10    18     336    (-,-) 
  g159155/ZN             -       B1->ZN F     OAI21_X1       1  1.4    14    13     350    (-,-) 
  cpuregs_reg[17][17]/D  -       -      F     DFF_X1         1    -     -     0     350    (-,-) 
#------------------------------------------------------------------------------------------------



Path 642: VIOLATED (-142 ps) Setup Check with Pin cpuregs_reg[8][20]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[8][20]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     351                  
             Slack:=    -142                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175010/ZN -       A1->ZN F     NAND2_X2       1  4.1     8    15     235    (-,-) 
  add_1312_30_g7011/ZN   -       A->ZN  F     XNOR2_X2       1  6.0    12    38     273    (-,-) 
  g193756/ZN             -       A1->ZN R     NAND2_X4       2 12.5    13    20     293    (-,-) 
  g18_dup195483/ZN       -       A1->ZN F     NAND2_X4      14 23.5    14    23     316    (-,-) 
  g193763/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    18     334    (-,-) 
  g159644/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     351    (-,-) 
  cpuregs_reg[8][20]/D   -       -      F     DFF_X1         1    -     -     0     351    (-,-) 
#------------------------------------------------------------------------------------------------



Path 643: VIOLATED (-142 ps) Setup Check with Pin cpuregs_reg[5][17]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[5][17]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     350                  
             Slack:=    -142                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[7]/Q        -       CK->Q  R     DFF_X1         6 10.6    27   104     104    (-,-) 
  add_1312_30_g179583/ZN -       A2->ZN R     AND2_X2        2  5.5    11    38     142    (-,-) 
  add_1312_30_g7102/ZN   -       A->ZN  F     INV_X1         2  3.5     6    11     153    (-,-) 
  add_1312_30_g7073/ZN   -       A2->ZN R     NOR2_X1        1  1.8    16    27     181    (-,-) 
  add_1312_30_g183876/ZN -       A1->ZN F     NAND4_X1       1  2.4    19    28     209    (-,-) 
  add_1312_30_g7010/ZN   -       A->ZN  F     XNOR2_X1       1  5.9    17    51     260    (-,-) 
  g165485/ZN             -       B1->ZN R     AOI21_X4       2 14.0    30    39     299    (-,-) 
  g165256/ZN             -       A->ZN  F     INV_X8        18 41.1    12    19     318    (-,-) 
  g165257/ZN             -       A->ZN  R     INV_X8        13 24.2    10    18     336    (-,-) 
  g159279/ZN             -       B1->ZN F     OAI21_X1       1  1.4    14    13     350    (-,-) 
  cpuregs_reg[5][17]/D   -       -      F     DFF_X1         1    -     -     0     350    (-,-) 
#------------------------------------------------------------------------------------------------



Path 644: VIOLATED (-142 ps) Setup Check with Pin cpuregs_reg[31][17]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[31][17]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     350                  
             Slack:=    -142                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[7]/Q        -       CK->Q  R     DFF_X1         6 10.6    27   104     104    (-,-) 
  add_1312_30_g179583/ZN -       A2->ZN R     AND2_X2        2  5.5    11    38     142    (-,-) 
  add_1312_30_g7102/ZN   -       A->ZN  F     INV_X1         2  3.5     6    11     153    (-,-) 
  add_1312_30_g7073/ZN   -       A2->ZN R     NOR2_X1        1  1.8    16    27     181    (-,-) 
  add_1312_30_g183876/ZN -       A1->ZN F     NAND4_X1       1  2.4    19    28     209    (-,-) 
  add_1312_30_g7010/ZN   -       A->ZN  F     XNOR2_X1       1  5.9    17    51     260    (-,-) 
  g165485/ZN             -       B1->ZN R     AOI21_X4       2 14.0    30    39     299    (-,-) 
  g165256/ZN             -       A->ZN  F     INV_X8        18 41.1    12    19     318    (-,-) 
  g165257/ZN             -       A->ZN  R     INV_X8        13 24.2    10    18     336    (-,-) 
  g159457/ZN             -       B1->ZN F     OAI21_X1       1  1.4    13    13     350    (-,-) 
  cpuregs_reg[31][17]/D  -       -      F     DFF_X1         1    -     -     0     350    (-,-) 
#------------------------------------------------------------------------------------------------



Path 645: VIOLATED (-142 ps) Setup Check with Pin cpuregs_reg[29][17]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[29][17]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     350                  
             Slack:=    -142                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[7]/Q        -       CK->Q  R     DFF_X1         6 10.6    27   104     104    (-,-) 
  add_1312_30_g179583/ZN -       A2->ZN R     AND2_X2        2  5.5    11    38     142    (-,-) 
  add_1312_30_g7102/ZN   -       A->ZN  F     INV_X1         2  3.5     6    11     153    (-,-) 
  add_1312_30_g7073/ZN   -       A2->ZN R     NOR2_X1        1  1.8    16    27     181    (-,-) 
  add_1312_30_g183876/ZN -       A1->ZN F     NAND4_X1       1  2.4    19    28     209    (-,-) 
  add_1312_30_g7010/ZN   -       A->ZN  F     XNOR2_X1       1  5.9    17    51     260    (-,-) 
  g165485/ZN             -       B1->ZN R     AOI21_X4       2 14.0    30    39     299    (-,-) 
  g165256/ZN             -       A->ZN  F     INV_X8        18 41.1    12    19     318    (-,-) 
  g165257/ZN             -       A->ZN  R     INV_X8        13 24.2    10    18     336    (-,-) 
  g158898__1786/ZN       -       B1->ZN F     OAI21_X1       1  1.4    13    13     350    (-,-) 
  cpuregs_reg[29][17]/D  -       -      F     DFF_X1         1    -     -     0     350    (-,-) 
#------------------------------------------------------------------------------------------------



Path 646: VIOLATED (-142 ps) Setup Check with Pin cpuregs_reg[27][17]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[27][17]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     350                  
             Slack:=    -142                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[7]/Q        -       CK->Q  R     DFF_X1         6 10.6    27   104     104    (-,-) 
  add_1312_30_g179583/ZN -       A2->ZN R     AND2_X2        2  5.5    11    38     142    (-,-) 
  add_1312_30_g7102/ZN   -       A->ZN  F     INV_X1         2  3.5     6    11     153    (-,-) 
  add_1312_30_g7073/ZN   -       A2->ZN R     NOR2_X1        1  1.8    16    27     181    (-,-) 
  add_1312_30_g183876/ZN -       A1->ZN F     NAND4_X1       1  2.4    19    28     209    (-,-) 
  add_1312_30_g7010/ZN   -       A->ZN  F     XNOR2_X1       1  5.9    17    51     260    (-,-) 
  g165485/ZN             -       B1->ZN R     AOI21_X4       2 14.0    30    39     299    (-,-) 
  g165256/ZN             -       A->ZN  F     INV_X8        18 41.1    12    19     318    (-,-) 
  g165257/ZN             -       A->ZN  R     INV_X8        13 24.2    10    18     336    (-,-) 
  g159363/ZN             -       B1->ZN F     OAI21_X1       1  1.4    13    13     350    (-,-) 
  cpuregs_reg[27][17]/D  -       -      F     DFF_X1         1    -     -     0     350    (-,-) 
#------------------------------------------------------------------------------------------------



Path 647: VIOLATED (-142 ps) Setup Check with Pin cpuregs_reg[25][17]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[25][17]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     350                  
             Slack:=    -142                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[7]/Q        -       CK->Q  R     DFF_X1         6 10.6    27   104     104    (-,-) 
  add_1312_30_g179583/ZN -       A2->ZN R     AND2_X2        2  5.5    11    38     142    (-,-) 
  add_1312_30_g7102/ZN   -       A->ZN  F     INV_X1         2  3.5     6    11     153    (-,-) 
  add_1312_30_g7073/ZN   -       A2->ZN R     NOR2_X1        1  1.8    16    27     181    (-,-) 
  add_1312_30_g183876/ZN -       A1->ZN F     NAND4_X1       1  2.4    19    28     209    (-,-) 
  add_1312_30_g7010/ZN   -       A->ZN  F     XNOR2_X1       1  5.9    17    51     260    (-,-) 
  g165485/ZN             -       B1->ZN R     AOI21_X4       2 14.0    30    39     299    (-,-) 
  g165256/ZN             -       A->ZN  F     INV_X8        18 41.1    12    19     318    (-,-) 
  g165257/ZN             -       A->ZN  R     INV_X8        13 24.2    10    18     336    (-,-) 
  g159293/ZN             -       B1->ZN F     OAI21_X1       1  1.4    13    13     350    (-,-) 
  cpuregs_reg[25][17]/D  -       -      F     DFF_X1         1    -     -     0     350    (-,-) 
#------------------------------------------------------------------------------------------------



Path 648: VIOLATED (-142 ps) Setup Check with Pin cpuregs_reg[23][17]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[23][17]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     350                  
             Slack:=    -142                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[7]/Q        -       CK->Q  R     DFF_X1         6 10.6    27   104     104    (-,-) 
  add_1312_30_g179583/ZN -       A2->ZN R     AND2_X2        2  5.5    11    38     142    (-,-) 
  add_1312_30_g7102/ZN   -       A->ZN  F     INV_X1         2  3.5     6    11     153    (-,-) 
  add_1312_30_g7073/ZN   -       A2->ZN R     NOR2_X1        1  1.8    16    27     181    (-,-) 
  add_1312_30_g183876/ZN -       A1->ZN F     NAND4_X1       1  2.4    19    28     209    (-,-) 
  add_1312_30_g7010/ZN   -       A->ZN  F     XNOR2_X1       1  5.9    17    51     260    (-,-) 
  g165485/ZN             -       B1->ZN R     AOI21_X4       2 14.0    30    39     299    (-,-) 
  g165256/ZN             -       A->ZN  F     INV_X8        18 41.1    12    19     318    (-,-) 
  g165257/ZN             -       A->ZN  R     INV_X8        13 24.2    10    18     336    (-,-) 
  g159243/ZN             -       B1->ZN F     OAI21_X1       1  1.4    13    13     350    (-,-) 
  cpuregs_reg[23][17]/D  -       -      F     DFF_X1         1    -     -     0     350    (-,-) 
#------------------------------------------------------------------------------------------------



Path 649: VIOLATED (-142 ps) Setup Check with Pin cpuregs_reg[19][17]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[19][17]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     350                  
             Slack:=    -142                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[7]/Q        -       CK->Q  R     DFF_X1         6 10.6    27   104     104    (-,-) 
  add_1312_30_g179583/ZN -       A2->ZN R     AND2_X2        2  5.5    11    38     142    (-,-) 
  add_1312_30_g7102/ZN   -       A->ZN  F     INV_X1         2  3.5     6    11     153    (-,-) 
  add_1312_30_g7073/ZN   -       A2->ZN R     NOR2_X1        1  1.8    16    27     181    (-,-) 
  add_1312_30_g183876/ZN -       A1->ZN F     NAND4_X1       1  2.4    19    28     209    (-,-) 
  add_1312_30_g7010/ZN   -       A->ZN  F     XNOR2_X1       1  5.9    17    51     260    (-,-) 
  g165485/ZN             -       B1->ZN R     AOI21_X4       2 14.0    30    39     299    (-,-) 
  g165256/ZN             -       A->ZN  F     INV_X8        18 41.1    12    19     318    (-,-) 
  g165257/ZN             -       A->ZN  R     INV_X8        13 24.2    10    18     336    (-,-) 
  g159183/ZN             -       B1->ZN F     OAI21_X1       1  1.4    13    13     350    (-,-) 
  cpuregs_reg[19][17]/D  -       -      F     DFF_X1         1    -     -     0     350    (-,-) 
#------------------------------------------------------------------------------------------------



Path 650: VIOLATED (-142 ps) Setup Check with Pin cpuregs_reg[15][17]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[15][17]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     350                  
             Slack:=    -142                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[7]/Q        -       CK->Q  R     DFF_X1         6 10.6    27   104     104    (-,-) 
  add_1312_30_g179583/ZN -       A2->ZN R     AND2_X2        2  5.5    11    38     142    (-,-) 
  add_1312_30_g7102/ZN   -       A->ZN  F     INV_X1         2  3.5     6    11     153    (-,-) 
  add_1312_30_g7073/ZN   -       A2->ZN R     NOR2_X1        1  1.8    16    27     181    (-,-) 
  add_1312_30_g183876/ZN -       A1->ZN F     NAND4_X1       1  2.4    19    28     209    (-,-) 
  add_1312_30_g7010/ZN   -       A->ZN  F     XNOR2_X1       1  5.9    17    51     260    (-,-) 
  g165485/ZN             -       B1->ZN R     AOI21_X4       2 14.0    30    39     299    (-,-) 
  g165256/ZN             -       A->ZN  F     INV_X8        18 41.1    12    19     318    (-,-) 
  g165257/ZN             -       A->ZN  R     INV_X8        13 24.2    10    18     336    (-,-) 
  g159123/ZN             -       B1->ZN F     OAI21_X1       1  1.4    13    13     350    (-,-) 
  cpuregs_reg[15][17]/D  -       -      F     DFF_X1         1    -     -     0     350    (-,-) 
#------------------------------------------------------------------------------------------------



Path 651: VIOLATED (-142 ps) Setup Check with Pin cpuregs_reg[13][17]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[13][17]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     350                  
             Slack:=    -142                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[7]/Q        -       CK->Q  R     DFF_X1         6 10.6    27   104     104    (-,-) 
  add_1312_30_g179583/ZN -       A2->ZN R     AND2_X2        2  5.5    11    38     142    (-,-) 
  add_1312_30_g7102/ZN   -       A->ZN  F     INV_X1         2  3.5     6    11     153    (-,-) 
  add_1312_30_g7073/ZN   -       A2->ZN R     NOR2_X1        1  1.8    16    27     181    (-,-) 
  add_1312_30_g183876/ZN -       A1->ZN F     NAND4_X1       1  2.4    19    28     209    (-,-) 
  add_1312_30_g7010/ZN   -       A->ZN  F     XNOR2_X1       1  5.9    17    51     260    (-,-) 
  g165485/ZN             -       B1->ZN R     AOI21_X4       2 14.0    30    39     299    (-,-) 
  g165256/ZN             -       A->ZN  F     INV_X8        18 41.1    12    19     318    (-,-) 
  g165257/ZN             -       A->ZN  R     INV_X8        13 24.2    10    18     336    (-,-) 
  g159063/ZN             -       B1->ZN F     OAI21_X1       1  1.4    13    13     350    (-,-) 
  cpuregs_reg[13][17]/D  -       -      F     DFF_X1         1    -     -     0     350    (-,-) 
#------------------------------------------------------------------------------------------------



Path 652: VIOLATED (-142 ps) Setup Check with Pin cpuregs_reg[3][20]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[3][20]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     351                  
             Slack:=    -142                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175010/ZN -       A1->ZN F     NAND2_X2       1  4.1     8    15     235    (-,-) 
  add_1312_30_g7011/ZN   -       A->ZN  F     XNOR2_X2       1  6.0    12    38     273    (-,-) 
  g193756/ZN             -       A1->ZN R     NAND2_X4       2 12.5    13    20     293    (-,-) 
  g18_dup195483/ZN       -       A1->ZN F     NAND2_X4      14 23.5    14    23     316    (-,-) 
  g191715/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    18     334    (-,-) 
  g182317/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     351    (-,-) 
  cpuregs_reg[3][20]/D   -       -      F     DFF_X1         1    -     -     0     351    (-,-) 
#------------------------------------------------------------------------------------------------



Path 653: VIOLATED (-142 ps) Setup Check with Pin reg_sh_reg[3]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_j_reg[4]/CK
          Clock: (R) clk
       Endpoint: (R) reg_sh_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     358                  
             Slack:=    -142                  

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  decoded_imm_j_reg[4]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_j_reg[4]/Q  -       CK->Q  F     DFF_X1         1  1.8     7    79      79    (-,-) 
  g187070/ZN              -       A->ZN  R     INV_X1         2  2.9     9    14      94    (-,-) 
  g187072/ZN              -       A1->ZN F     NAND2_X1       2  3.5    10    16     110    (-,-) 
  g166289/ZN              -       A->ZN  R     INV_X1         1  6.3    17    25     135    (-,-) 
  g192310/ZN              -       A1->ZN F     NAND2_X4       4 13.9    12    20     154    (-,-) 
  g192312/ZN              -       A->ZN  R     INV_X4         4 22.2    16    24     179    (-,-) 
  g173659_dup192315/ZN    -       A1->ZN R     AND2_X4        2 27.3    19    45     224    (-,-) 
  g182051/ZN              -       A->ZN  F     INV_X16       26 41.0     7    12     235    (-,-) 
  g182962/ZN              -       A1->ZN R     OAI22_X1       1  2.0    31    28     263    (-,-) 
  g162438/ZN              -       A1->ZN F     NOR2_X1        1  1.2     9     9     273    (-,-) 
  g174202/ZN              -       A2->ZN F     AND2_X1        1  1.8     6    31     304    (-,-) 
  g174200/ZN              -       A2->ZN R     NAND2_X1       1  3.6    14    20     324    (-,-) 
  g174199/ZN              -       A1->ZN F     NOR2_X2        2  3.4     6    10     334    (-,-) 
  g178593/ZN              -       B1->ZN R     OAI21_X1       1  1.4    17    24     358    (-,-) 
  reg_sh_reg[3]/D         -       -      R     DFF_X1         1    -     -     0     358    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 654: VIOLATED (-142 ps) Setup Check with Pin cpuregs_reg[28][20]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[28][20]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     351                  
             Slack:=    -142                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175010/ZN -       A1->ZN F     NAND2_X2       1  4.1     8    15     235    (-,-) 
  add_1312_30_g7011/ZN   -       A->ZN  F     XNOR2_X2       1  6.0    12    38     273    (-,-) 
  g193756/ZN             -       A1->ZN R     NAND2_X4       2 12.5    13    20     293    (-,-) 
  g18_dup195483/ZN       -       A1->ZN F     NAND2_X4      14 23.5    14    23     316    (-,-) 
  g193973/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    18     334    (-,-) 
  g193972/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     351    (-,-) 
  cpuregs_reg[28][20]/D  -       -      F     DFF_X1         1    -     -     0     351    (-,-) 
#------------------------------------------------------------------------------------------------



Path 655: VIOLATED (-142 ps) Setup Check with Pin cpuregs_reg[12][20]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[12][20]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     351                  
             Slack:=    -142                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175010/ZN -       A1->ZN F     NAND2_X2       1  4.1     8    15     235    (-,-) 
  add_1312_30_g7011/ZN   -       A->ZN  F     XNOR2_X2       1  6.0    12    38     273    (-,-) 
  g193756/ZN             -       A1->ZN R     NAND2_X4       2 12.5    13    20     293    (-,-) 
  g18_dup195483/ZN       -       A1->ZN F     NAND2_X4      14 23.5    14    23     316    (-,-) 
  g191710/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    18     334    (-,-) 
  g159673/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     351    (-,-) 
  cpuregs_reg[12][20]/D  -       -      F     DFF_X1         1    -     -     0     351    (-,-) 
#------------------------------------------------------------------------------------------------



Path 656: VIOLATED (-141 ps) Setup Check with Pin cpuregs_reg[4][20]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[4][20]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     351                  
             Slack:=    -141                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175010/ZN -       A1->ZN F     NAND2_X2       1  4.1     8    15     235    (-,-) 
  add_1312_30_g7011/ZN   -       A->ZN  F     XNOR2_X2       1  6.0    12    38     273    (-,-) 
  g193756/ZN             -       A1->ZN R     NAND2_X4       2 12.5    13    20     293    (-,-) 
  g18_dup195483/ZN       -       A1->ZN F     NAND2_X4      14 23.5    14    23     316    (-,-) 
  g191717/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    18     334    (-,-) 
  g159824/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     351    (-,-) 
  cpuregs_reg[4][20]/D   -       -      F     DFF_X1         1    -     -     0     351    (-,-) 
#------------------------------------------------------------------------------------------------



Path 657: VIOLATED (-141 ps) Setup Check with Pin cpuregs_reg[12][27]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[12][27]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     352                  
             Slack:=    -141                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175015/ZN -       A1->ZN F     NAND2_X1       1  4.1    11    19     239    (-,-) 
  add_1312_30_g7000/ZN   -       A->ZN  F     XNOR2_X2       1  6.0    12    40     279    (-,-) 
  g190032/ZN             -       A1->ZN R     NAND2_X4       3 12.9    13    20     299    (-,-) 
  g165473_dup/ZN         -       A1->ZN F     NAND2_X2       7 11.8    14    23     322    (-,-) 
  g177049/ZN             -       A1->ZN R     NAND2_X1       1  1.9    10    18     340    (-,-) 
  g177048/ZN             -       A1->ZN F     NAND2_X1       1  1.4     7    12     352    (-,-) 
  cpuregs_reg[12][27]/D  -       -      F     DFF_X1         1    -     -     0     352    (-,-) 
#------------------------------------------------------------------------------------------------



Path 658: VIOLATED (-141 ps) Setup Check with Pin cpuregs_reg[8][27]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[8][27]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     352                  
             Slack:=    -141                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175015/ZN -       A1->ZN F     NAND2_X1       1  4.1    11    19     239    (-,-) 
  add_1312_30_g7000/ZN   -       A->ZN  F     XNOR2_X2       1  6.0    12    40     279    (-,-) 
  g190032/ZN             -       A1->ZN R     NAND2_X4       3 12.9    13    20     299    (-,-) 
  g165473_dup/ZN         -       A1->ZN F     NAND2_X2       7 11.8    14    23     322    (-,-) 
  g177540/ZN             -       A1->ZN R     NAND2_X1       1  1.9    10    18     340    (-,-) 
  g177539/ZN             -       A1->ZN F     NAND2_X1       1  1.4     7    12     352    (-,-) 
  cpuregs_reg[8][27]/D   -       -      F     DFF_X1         1    -     -     0     352    (-,-) 
#------------------------------------------------------------------------------------------------



Path 659: VIOLATED (-141 ps) Setup Check with Pin cpuregs_reg[4][28]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[4][28]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      41                  
     Required Time:=     209                  
      Launch Clock:-       0                  
         Data Path:-     350                  
             Slack:=    -141                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175016/ZN -       A1->ZN F     NAND2_X1       2  3.5    10    18     238    (-,-) 
  g192170/ZN             -       A->ZN  R     INV_X1         1  1.9     8    14     252    (-,-) 
  g192169/ZN             -       A1->ZN F     NAND2_X1       1  3.2     9    15     267    (-,-) 
  g192168/ZN             -       A1->ZN R     NAND3_X2       3 11.4    21    26     293    (-,-) 
  g190040/ZN             -       A1->ZN F     NAND2_X4       4 16.1    12    22     315    (-,-) 
  g178678/ZN             -       A->ZN  R     INV_X8        17 31.9    12    21     336    (-,-) 
  g194987/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    14     350    (-,-) 
  cpuregs_reg[4][28]/D   -       -      F     DFF_X1         1    -     -     0     350    (-,-) 
#------------------------------------------------------------------------------------------------



Path 660: VIOLATED (-141 ps) Setup Check with Pin cpuregs_reg[3][27]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[3][27]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     352                  
             Slack:=    -141                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175015/ZN -       A1->ZN F     NAND2_X1       1  4.1    11    19     239    (-,-) 
  add_1312_30_g7000/ZN   -       A->ZN  F     XNOR2_X2       1  6.0    12    40     279    (-,-) 
  g190032/ZN             -       A1->ZN R     NAND2_X4       3 12.9    13    20     299    (-,-) 
  g165473_dup/ZN         -       A1->ZN F     NAND2_X2       7 11.8    14    23     322    (-,-) 
  g177547/ZN             -       A1->ZN R     NAND2_X1       1  1.9    10    18     340    (-,-) 
  g177546/ZN             -       A1->ZN F     NAND2_X1       1  1.4     7    12     352    (-,-) 
  cpuregs_reg[3][27]/D   -       -      F     DFF_X1         1    -     -     0     352    (-,-) 
#------------------------------------------------------------------------------------------------



Path 661: VIOLATED (-141 ps) Setup Check with Pin cpuregs_reg[20][28]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[20][28]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      41                  
     Required Time:=     209                  
      Launch Clock:-       0                  
         Data Path:-     350                  
             Slack:=    -141                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175016/ZN -       A1->ZN F     NAND2_X1       2  3.5    10    18     238    (-,-) 
  g192170/ZN             -       A->ZN  R     INV_X1         1  1.9     8    14     252    (-,-) 
  g192169/ZN             -       A1->ZN F     NAND2_X1       1  3.2     9    15     267    (-,-) 
  g192168/ZN             -       A1->ZN R     NAND3_X2       3 11.4    21    26     293    (-,-) 
  g190040/ZN             -       A1->ZN F     NAND2_X4       4 16.1    12    22     315    (-,-) 
  g178678/ZN             -       A->ZN  R     INV_X8        17 31.9    12    21     336    (-,-) 
  g159772/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    14     350    (-,-) 
  cpuregs_reg[20][28]/D  -       -      F     DFF_X1         1    -     -     0     350    (-,-) 
#------------------------------------------------------------------------------------------------



Path 662: VIOLATED (-141 ps) Setup Check with Pin cpuregs_reg[20][27]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[20][27]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      41                  
     Required Time:=     209                  
      Launch Clock:-       0                  
         Data Path:-     350                  
             Slack:=    -141                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175015/ZN -       A1->ZN F     NAND2_X1       1  4.1    11    19     239    (-,-) 
  add_1312_30_g7000/ZN   -       A->ZN  F     XNOR2_X2       1  6.0    12    40     279    (-,-) 
  g190032/ZN             -       A1->ZN R     NAND2_X4       3 12.9    13    20     299    (-,-) 
  g172588_dup190035/ZN   -       A1->ZN F     NAND2_X4       2 12.8    10    17     316    (-,-) 
  g190034/ZN             -       A->ZN  R     INV_X8        17 31.9    12    20     336    (-,-) 
  g159771/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    14     350    (-,-) 
  cpuregs_reg[20][27]/D  -       -      F     DFF_X1         1    -     -     0     350    (-,-) 
#------------------------------------------------------------------------------------------------



Path 663: VIOLATED (-141 ps) Setup Check with Pin cpuregs_reg[9][28]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[9][28]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      41                  
     Required Time:=     209                  
      Launch Clock:-       0                  
         Data Path:-     350                  
             Slack:=    -141                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175016/ZN -       A1->ZN F     NAND2_X1       2  3.5    10    18     238    (-,-) 
  g192170/ZN             -       A->ZN  R     INV_X1         1  1.9     8    14     252    (-,-) 
  g192169/ZN             -       A1->ZN F     NAND2_X1       1  3.2     9    15     267    (-,-) 
  g192168/ZN             -       A1->ZN R     NAND3_X2       3 11.4    21    26     293    (-,-) 
  g190040/ZN             -       A1->ZN F     NAND2_X4       4 16.1    12    22     315    (-,-) 
  g178677/ZN             -       A1->ZN R     NAND2_X1       1  2.0    11    17     332    (-,-) 
  g159498/ZN             -       A->ZN  F     OAI21_X1       1  1.4    10    18     350    (-,-) 
  cpuregs_reg[9][28]/D   -       -      F     DFF_X1         1    -     -     0     350    (-,-) 
#------------------------------------------------------------------------------------------------



Path 664: VIOLATED (-141 ps) Setup Check with Pin cpuregs_reg[1][28]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[1][28]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      41                  
     Required Time:=     209                  
      Launch Clock:-       0                  
         Data Path:-     350                  
             Slack:=    -141                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175016/ZN -       A1->ZN F     NAND2_X1       2  3.5    10    18     238    (-,-) 
  g192170/ZN             -       A->ZN  R     INV_X1         1  1.9     8    14     252    (-,-) 
  g192169/ZN             -       A1->ZN F     NAND2_X1       1  3.2     9    15     267    (-,-) 
  g192168/ZN             -       A1->ZN R     NAND3_X2       3 11.4    21    26     293    (-,-) 
  g190040/ZN             -       A1->ZN F     NAND2_X4       4 16.1    12    22     315    (-,-) 
  g178678/ZN             -       A->ZN  R     INV_X8        17 31.9    12    21     336    (-,-) 
  g194110/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    14     350    (-,-) 
  cpuregs_reg[1][28]/D   -       -      F     DFF_X1         1    -     -     0     350    (-,-) 
#------------------------------------------------------------------------------------------------



Path 665: VIOLATED (-141 ps) Setup Check with Pin cpuregs_reg[1][27]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[1][27]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      41                  
     Required Time:=     209                  
      Launch Clock:-       0                  
         Data Path:-     350                  
             Slack:=    -141                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175015/ZN -       A1->ZN F     NAND2_X1       1  4.1    11    19     239    (-,-) 
  add_1312_30_g7000/ZN   -       A->ZN  F     XNOR2_X2       1  6.0    12    40     279    (-,-) 
  g190032/ZN             -       A1->ZN R     NAND2_X4       3 12.9    13    20     299    (-,-) 
  g172588_dup190035/ZN   -       A1->ZN F     NAND2_X4       2 12.8    10    17     316    (-,-) 
  g190034/ZN             -       A->ZN  R     INV_X8        17 31.9    12    20     336    (-,-) 
  g194098/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    14     350    (-,-) 
  cpuregs_reg[1][27]/D   -       -      F     DFF_X1         1    -     -     0     350    (-,-) 
#------------------------------------------------------------------------------------------------



Path 666: VIOLATED (-140 ps) Setup Check with Pin cpuregs_reg[16][28]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[16][28]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     350                  
             Slack:=    -140                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175016/ZN -       A1->ZN F     NAND2_X1       2  3.5    10    18     238    (-,-) 
  g192170/ZN             -       A->ZN  R     INV_X1         1  1.9     8    14     252    (-,-) 
  g192169/ZN             -       A1->ZN F     NAND2_X1       1  3.2     9    15     267    (-,-) 
  g192168/ZN             -       A1->ZN R     NAND3_X2       3 11.4    21    26     293    (-,-) 
  g190040/ZN             -       A1->ZN F     NAND2_X4       4 16.1    12    22     315    (-,-) 
  g178678/ZN             -       A->ZN  R     INV_X8        17 31.9    12    21     336    (-,-) 
  g159712/ZN             -       B1->ZN F     OAI21_X1       1  1.4     9    14     350    (-,-) 
  cpuregs_reg[16][28]/D  -       -      F     DFF_X1         1    -     -     0     350    (-,-) 
#------------------------------------------------------------------------------------------------



Path 667: VIOLATED (-140 ps) Setup Check with Pin cpuregs_reg[16][27]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[16][27]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     350                  
             Slack:=    -140                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175015/ZN -       A1->ZN F     NAND2_X1       1  4.1    11    19     239    (-,-) 
  add_1312_30_g7000/ZN   -       A->ZN  F     XNOR2_X2       1  6.0    12    40     279    (-,-) 
  g190032/ZN             -       A1->ZN R     NAND2_X4       3 12.9    13    20     299    (-,-) 
  g172588_dup190035/ZN   -       A1->ZN F     NAND2_X4       2 12.8    10    17     316    (-,-) 
  g190034/ZN             -       A->ZN  R     INV_X8        17 31.9    12    20     336    (-,-) 
  g159711/ZN             -       B1->ZN F     OAI21_X1       1  1.4     9    14     350    (-,-) 
  cpuregs_reg[16][27]/D  -       -      F     DFF_X1         1    -     -     0     350    (-,-) 
#------------------------------------------------------------------------------------------------



Path 668: VIOLATED (-140 ps) Setup Check with Pin cpuregs_reg[28][29]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[28][29]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     351                  
             Slack:=    -140                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189058/ZN            -       A1->ZN R     AND3_X4        4  19.0    17    49     226    (-,-) 
  g186684/ZN            -       A1->ZN F     NAND2_X4       1  11.1    10    18     244    (-,-) 
  g186683/ZN            -       A->ZN  R     INV_X8         3  18.7     9    16     260    (-,-) 
  g193937/ZN            -       A1->ZN F     NAND2_X4       1  23.3    14    21     281    (-,-) 
  g195440/ZN            -       A->ZN  R     INV_X16       60 114.8    19    30     311    (-,-) 
  g193935/ZN            -       A1->ZN R     OR2_X1         1   2.0     8    27     338    (-,-) 
  g176711/ZN            -       A2->ZN F     NAND2_X1       1   1.4     7    12     351    (-,-) 
  cpuregs_reg[28][29]/D -       -      F     DFF_X1         1     -     -     0     351    (-,-) 
#------------------------------------------------------------------------------------------------



Path 669: VIOLATED (-140 ps) Setup Check with Pin cpuregs_reg[28][26]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[28][26]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     351                  
             Slack:=    -140                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189058/ZN            -       A1->ZN R     AND3_X4        4  19.0    17    49     226    (-,-) 
  g186684/ZN            -       A1->ZN F     NAND2_X4       1  11.1    10    18     244    (-,-) 
  g186683/ZN            -       A->ZN  R     INV_X8         3  18.7     9    16     260    (-,-) 
  g193937/ZN            -       A1->ZN F     NAND2_X4       1  23.3    14    21     281    (-,-) 
  g195440/ZN            -       A->ZN  R     INV_X16       60 114.8    19    30     311    (-,-) 
  g195565/ZN            -       A1->ZN R     OR2_X1         1   2.0     8    27     338    (-,-) 
  g195441/ZN            -       A2->ZN F     NAND2_X1       1   1.4     7    12     351    (-,-) 
  cpuregs_reg[28][26]/D -       -      F     DFF_X1         1     -     -     0     351    (-,-) 
#------------------------------------------------------------------------------------------------



Path 670: VIOLATED (-140 ps) Setup Check with Pin cpuregs_reg[28][28]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[28][28]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     350                  
             Slack:=    -140                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189058/ZN            -       A1->ZN R     AND3_X4        4  19.0    17    49     226    (-,-) 
  g186684/ZN            -       A1->ZN F     NAND2_X4       1  11.1    10    18     244    (-,-) 
  g186683/ZN            -       A->ZN  R     INV_X8         3  18.7     9    16     260    (-,-) 
  g193937/ZN            -       A1->ZN F     NAND2_X4       1  23.3    14    21     281    (-,-) 
  g195440/ZN            -       A->ZN  R     INV_X16       60 114.8    19    30     311    (-,-) 
  g193942/Z             -       A->Z   R     BUF_X1         1   2.0     8    26     337    (-,-) 
  g193940/ZN            -       B1->ZN F     OAI21_X1       1   1.4     9    12     350    (-,-) 
  cpuregs_reg[28][28]/D -       -      F     DFF_X1         1     -     -     0     350    (-,-) 
#------------------------------------------------------------------------------------------------



Path 671: VIOLATED (-140 ps) Setup Check with Pin cpuregs_reg[4][16]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][16]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     356                  
             Slack:=    -140                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1  6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3 15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4 18.0    16    23     177    (-,-) 
  g179858/ZN           -       A1->ZN F     NAND4_X2       1  6.0    22    31     208    (-,-) 
  g194859/ZN           -       A->ZN  R     INV_X4         5 28.0    20    33     241    (-,-) 
  g173867/ZN           -       A1->ZN F     NAND3_X2       1  6.0    15    26     267    (-,-) 
  fopt194974/ZN        -       A->ZN  R     INV_X4         2 18.6    14    24     290    (-,-) 
  fopt194978/ZN        -       A->ZN  F     INV_X8        22 56.4    10    18     308    (-,-) 
  fopt195003/ZN        -       A->ZN  R     INV_X4         4  9.2     9    15     323    (-,-) 
  g160787/ZN           -       A2->ZN F     NAND2_X1       1  1.8     9    14     337    (-,-) 
  g186119/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     356    (-,-) 
  cpuregs_reg[4][16]/D -       -      R     DFF_X1         1    -     -     0     356    (-,-) 
#----------------------------------------------------------------------------------------------



Path 672: VIOLATED (-139 ps) Setup Check with Pin cpuregs_reg[31][19]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[7]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[31][19]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     356                  
             Slack:=    -139                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[7]/Q        -       CK->Q  R     DFF_X1         6 10.6    27   104     104    (-,-) 
  add_1312_30_g179583/ZN -       A2->ZN R     AND2_X2        2  5.5    11    38     142    (-,-) 
  add_1312_30_g7102/ZN   -       A->ZN  F     INV_X1         2  3.5     6    11     153    (-,-) 
  add_1312_30_g7091/ZN   -       A1->ZN R     NOR2_X1        1  1.9    16    23     176    (-,-) 
  add_1312_30_g7070/ZN   -       A1->ZN F     NAND2_X1       1  3.5    11    19     196    (-,-) 
  add_1312_30_g7039/ZN   -       A2->ZN R     NOR2_X2        1  4.3    18    31     227    (-,-) 
  add_1312_30_g184886/ZN -       A->ZN  R     XNOR2_X2       1  6.7    26    43     270    (-,-) 
  g184884/ZN             -       B1->ZN F     AOI21_X4       2 12.8    13    22     292    (-,-) 
  fopt184883/ZN          -       A->ZN  R     INV_X8        18 36.9    14    23     316    (-,-) 
  fopt172016/ZN          -       A->ZN  F     INV_X4        13 21.8     8    15     331    (-,-) 
  g159459/ZN             -       B1->ZN R     OAI21_X1       1  1.4    17    25     356    (-,-) 
  cpuregs_reg[31][19]/D  -       -      R     DFF_X1         1    -     -     0     356    (-,-) 
#------------------------------------------------------------------------------------------------



Path 673: VIOLATED (-139 ps) Setup Check with Pin cpuregs_reg[29][19]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[7]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[29][19]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     356                  
             Slack:=    -139                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[7]/Q        -       CK->Q  R     DFF_X1         6 10.6    27   104     104    (-,-) 
  add_1312_30_g179583/ZN -       A2->ZN R     AND2_X2        2  5.5    11    38     142    (-,-) 
  add_1312_30_g7102/ZN   -       A->ZN  F     INV_X1         2  3.5     6    11     153    (-,-) 
  add_1312_30_g7091/ZN   -       A1->ZN R     NOR2_X1        1  1.9    16    23     176    (-,-) 
  add_1312_30_g7070/ZN   -       A1->ZN F     NAND2_X1       1  3.5    11    19     196    (-,-) 
  add_1312_30_g7039/ZN   -       A2->ZN R     NOR2_X2        1  4.3    18    31     227    (-,-) 
  add_1312_30_g184886/ZN -       A->ZN  R     XNOR2_X2       1  6.7    26    43     270    (-,-) 
  g184884/ZN             -       B1->ZN F     AOI21_X4       2 12.8    13    22     292    (-,-) 
  fopt184883/ZN          -       A->ZN  R     INV_X8        18 36.9    14    23     316    (-,-) 
  fopt172016/ZN          -       A->ZN  F     INV_X4        13 21.8     8    15     331    (-,-) 
  g158895__180478/ZN     -       B1->ZN R     OAI21_X1       1  1.4    17    25     356    (-,-) 
  cpuregs_reg[29][19]/D  -       -      R     DFF_X1         1    -     -     0     356    (-,-) 
#------------------------------------------------------------------------------------------------



Path 674: VIOLATED (-139 ps) Setup Check with Pin cpuregs_reg[27][19]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[7]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[27][19]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     356                  
             Slack:=    -139                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[7]/Q        -       CK->Q  R     DFF_X1         6 10.6    27   104     104    (-,-) 
  add_1312_30_g179583/ZN -       A2->ZN R     AND2_X2        2  5.5    11    38     142    (-,-) 
  add_1312_30_g7102/ZN   -       A->ZN  F     INV_X1         2  3.5     6    11     153    (-,-) 
  add_1312_30_g7091/ZN   -       A1->ZN R     NOR2_X1        1  1.9    16    23     176    (-,-) 
  add_1312_30_g7070/ZN   -       A1->ZN F     NAND2_X1       1  3.5    11    19     196    (-,-) 
  add_1312_30_g7039/ZN   -       A2->ZN R     NOR2_X2        1  4.3    18    31     227    (-,-) 
  add_1312_30_g184886/ZN -       A->ZN  R     XNOR2_X2       1  6.7    26    43     270    (-,-) 
  g184884/ZN             -       B1->ZN F     AOI21_X4       2 12.8    13    22     292    (-,-) 
  fopt184883/ZN          -       A->ZN  R     INV_X8        18 36.9    14    23     316    (-,-) 
  fopt172016/ZN          -       A->ZN  F     INV_X4        13 21.8     8    15     331    (-,-) 
  g159365/ZN             -       B1->ZN R     OAI21_X1       1  1.4    17    25     356    (-,-) 
  cpuregs_reg[27][19]/D  -       -      R     DFF_X1         1    -     -     0     356    (-,-) 
#------------------------------------------------------------------------------------------------



Path 675: VIOLATED (-139 ps) Setup Check with Pin cpuregs_reg[25][19]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[7]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][19]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     356                  
             Slack:=    -139                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[7]/Q        -       CK->Q  R     DFF_X1         6 10.6    27   104     104    (-,-) 
  add_1312_30_g179583/ZN -       A2->ZN R     AND2_X2        2  5.5    11    38     142    (-,-) 
  add_1312_30_g7102/ZN   -       A->ZN  F     INV_X1         2  3.5     6    11     153    (-,-) 
  add_1312_30_g7091/ZN   -       A1->ZN R     NOR2_X1        1  1.9    16    23     176    (-,-) 
  add_1312_30_g7070/ZN   -       A1->ZN F     NAND2_X1       1  3.5    11    19     196    (-,-) 
  add_1312_30_g7039/ZN   -       A2->ZN R     NOR2_X2        1  4.3    18    31     227    (-,-) 
  add_1312_30_g184886/ZN -       A->ZN  R     XNOR2_X2       1  6.7    26    43     270    (-,-) 
  g184884/ZN             -       B1->ZN F     AOI21_X4       2 12.8    13    22     292    (-,-) 
  fopt184883/ZN          -       A->ZN  R     INV_X8        18 36.9    14    23     316    (-,-) 
  fopt172016/ZN          -       A->ZN  F     INV_X4        13 21.8     8    15     331    (-,-) 
  g159296/ZN             -       B1->ZN R     OAI21_X1       1  1.4    17    25     356    (-,-) 
  cpuregs_reg[25][19]/D  -       -      R     DFF_X1         1    -     -     0     356    (-,-) 
#------------------------------------------------------------------------------------------------



Path 676: VIOLATED (-139 ps) Setup Check with Pin cpuregs_reg[23][19]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[7]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][19]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     356                  
             Slack:=    -139                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[7]/Q        -       CK->Q  R     DFF_X1         6 10.6    27   104     104    (-,-) 
  add_1312_30_g179583/ZN -       A2->ZN R     AND2_X2        2  5.5    11    38     142    (-,-) 
  add_1312_30_g7102/ZN   -       A->ZN  F     INV_X1         2  3.5     6    11     153    (-,-) 
  add_1312_30_g7091/ZN   -       A1->ZN R     NOR2_X1        1  1.9    16    23     176    (-,-) 
  add_1312_30_g7070/ZN   -       A1->ZN F     NAND2_X1       1  3.5    11    19     196    (-,-) 
  add_1312_30_g7039/ZN   -       A2->ZN R     NOR2_X2        1  4.3    18    31     227    (-,-) 
  add_1312_30_g184886/ZN -       A->ZN  R     XNOR2_X2       1  6.7    26    43     270    (-,-) 
  g184884/ZN             -       B1->ZN F     AOI21_X4       2 12.8    13    22     292    (-,-) 
  fopt184883/ZN          -       A->ZN  R     INV_X8        18 36.9    14    23     316    (-,-) 
  fopt172016/ZN          -       A->ZN  F     INV_X4        13 21.8     8    15     331    (-,-) 
  g159245/ZN             -       B1->ZN R     OAI21_X1       1  1.4    17    25     356    (-,-) 
  cpuregs_reg[23][19]/D  -       -      R     DFF_X1         1    -     -     0     356    (-,-) 
#------------------------------------------------------------------------------------------------



Path 677: VIOLATED (-139 ps) Setup Check with Pin cpuregs_reg[21][19]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[7]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][19]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     356                  
             Slack:=    -139                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[7]/Q        -       CK->Q  R     DFF_X1         6 10.6    27   104     104    (-,-) 
  add_1312_30_g179583/ZN -       A2->ZN R     AND2_X2        2  5.5    11    38     142    (-,-) 
  add_1312_30_g7102/ZN   -       A->ZN  F     INV_X1         2  3.5     6    11     153    (-,-) 
  add_1312_30_g7091/ZN   -       A1->ZN R     NOR2_X1        1  1.9    16    23     176    (-,-) 
  add_1312_30_g7070/ZN   -       A1->ZN F     NAND2_X1       1  3.5    11    19     196    (-,-) 
  add_1312_30_g7039/ZN   -       A2->ZN R     NOR2_X2        1  4.3    18    31     227    (-,-) 
  add_1312_30_g184886/ZN -       A->ZN  R     XNOR2_X2       1  6.7    26    43     270    (-,-) 
  g184884/ZN             -       B1->ZN F     AOI21_X4       2 12.8    13    22     292    (-,-) 
  fopt184883/ZN          -       A->ZN  R     INV_X8        18 36.9    14    23     316    (-,-) 
  fopt172016/ZN          -       A->ZN  F     INV_X4        13 21.8     8    15     331    (-,-) 
  g159553/ZN             -       B1->ZN R     OAI21_X1       1  1.4    17    25     356    (-,-) 
  cpuregs_reg[21][19]/D  -       -      R     DFF_X1         1    -     -     0     356    (-,-) 
#------------------------------------------------------------------------------------------------



Path 678: VIOLATED (-139 ps) Setup Check with Pin cpuregs_reg[19][19]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[7]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][19]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     356                  
             Slack:=    -139                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[7]/Q        -       CK->Q  R     DFF_X1         6 10.6    27   104     104    (-,-) 
  add_1312_30_g179583/ZN -       A2->ZN R     AND2_X2        2  5.5    11    38     142    (-,-) 
  add_1312_30_g7102/ZN   -       A->ZN  F     INV_X1         2  3.5     6    11     153    (-,-) 
  add_1312_30_g7091/ZN   -       A1->ZN R     NOR2_X1        1  1.9    16    23     176    (-,-) 
  add_1312_30_g7070/ZN   -       A1->ZN F     NAND2_X1       1  3.5    11    19     196    (-,-) 
  add_1312_30_g7039/ZN   -       A2->ZN R     NOR2_X2        1  4.3    18    31     227    (-,-) 
  add_1312_30_g184886/ZN -       A->ZN  R     XNOR2_X2       1  6.7    26    43     270    (-,-) 
  g184884/ZN             -       B1->ZN F     AOI21_X4       2 12.8    13    22     292    (-,-) 
  fopt184883/ZN          -       A->ZN  R     INV_X8        18 36.9    14    23     316    (-,-) 
  fopt172016/ZN          -       A->ZN  F     INV_X4        13 21.8     8    15     331    (-,-) 
  g159184/ZN             -       B1->ZN R     OAI21_X1       1  1.4    17    25     356    (-,-) 
  cpuregs_reg[19][19]/D  -       -      R     DFF_X1         1    -     -     0     356    (-,-) 
#------------------------------------------------------------------------------------------------



Path 679: VIOLATED (-139 ps) Setup Check with Pin cpuregs_reg[17][19]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[7]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[17][19]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     356                  
             Slack:=    -139                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[7]/Q        -       CK->Q  R     DFF_X1         6 10.6    27   104     104    (-,-) 
  add_1312_30_g179583/ZN -       A2->ZN R     AND2_X2        2  5.5    11    38     142    (-,-) 
  add_1312_30_g7102/ZN   -       A->ZN  F     INV_X1         2  3.5     6    11     153    (-,-) 
  add_1312_30_g7091/ZN   -       A1->ZN R     NOR2_X1        1  1.9    16    23     176    (-,-) 
  add_1312_30_g7070/ZN   -       A1->ZN F     NAND2_X1       1  3.5    11    19     196    (-,-) 
  add_1312_30_g7039/ZN   -       A2->ZN R     NOR2_X2        1  4.3    18    31     227    (-,-) 
  add_1312_30_g184886/ZN -       A->ZN  R     XNOR2_X2       1  6.7    26    43     270    (-,-) 
  g184884/ZN             -       B1->ZN F     AOI21_X4       2 12.8    13    22     292    (-,-) 
  fopt184883/ZN          -       A->ZN  R     INV_X8        18 36.9    14    23     316    (-,-) 
  fopt172016/ZN          -       A->ZN  F     INV_X4        13 21.8     8    15     331    (-,-) 
  g180483/ZN             -       B1->ZN R     OAI21_X1       1  1.4    17    25     356    (-,-) 
  cpuregs_reg[17][19]/D  -       -      R     DFF_X1         1    -     -     0     356    (-,-) 
#------------------------------------------------------------------------------------------------



Path 680: VIOLATED (-139 ps) Setup Check with Pin cpuregs_reg[15][19]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[7]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[15][19]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     356                  
             Slack:=    -139                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[7]/Q        -       CK->Q  R     DFF_X1         6 10.6    27   104     104    (-,-) 
  add_1312_30_g179583/ZN -       A2->ZN R     AND2_X2        2  5.5    11    38     142    (-,-) 
  add_1312_30_g7102/ZN   -       A->ZN  F     INV_X1         2  3.5     6    11     153    (-,-) 
  add_1312_30_g7091/ZN   -       A1->ZN R     NOR2_X1        1  1.9    16    23     176    (-,-) 
  add_1312_30_g7070/ZN   -       A1->ZN F     NAND2_X1       1  3.5    11    19     196    (-,-) 
  add_1312_30_g7039/ZN   -       A2->ZN R     NOR2_X2        1  4.3    18    31     227    (-,-) 
  add_1312_30_g184886/ZN -       A->ZN  R     XNOR2_X2       1  6.7    26    43     270    (-,-) 
  g184884/ZN             -       B1->ZN F     AOI21_X4       2 12.8    13    22     292    (-,-) 
  fopt184883/ZN          -       A->ZN  R     INV_X8        18 36.9    14    23     316    (-,-) 
  fopt172016/ZN          -       A->ZN  F     INV_X4        13 21.8     8    15     331    (-,-) 
  g180482/ZN             -       B1->ZN R     OAI21_X1       1  1.4    17    25     356    (-,-) 
  cpuregs_reg[15][19]/D  -       -      R     DFF_X1         1    -     -     0     356    (-,-) 
#------------------------------------------------------------------------------------------------



Path 681: VIOLATED (-139 ps) Setup Check with Pin cpuregs_reg[13][19]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[7]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[13][19]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     356                  
             Slack:=    -139                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[7]/Q        -       CK->Q  R     DFF_X1         6 10.6    27   104     104    (-,-) 
  add_1312_30_g179583/ZN -       A2->ZN R     AND2_X2        2  5.5    11    38     142    (-,-) 
  add_1312_30_g7102/ZN   -       A->ZN  F     INV_X1         2  3.5     6    11     153    (-,-) 
  add_1312_30_g7091/ZN   -       A1->ZN R     NOR2_X1        1  1.9    16    23     176    (-,-) 
  add_1312_30_g7070/ZN   -       A1->ZN F     NAND2_X1       1  3.5    11    19     196    (-,-) 
  add_1312_30_g7039/ZN   -       A2->ZN R     NOR2_X2        1  4.3    18    31     227    (-,-) 
  add_1312_30_g184886/ZN -       A->ZN  R     XNOR2_X2       1  6.7    26    43     270    (-,-) 
  g184884/ZN             -       B1->ZN F     AOI21_X4       2 12.8    13    22     292    (-,-) 
  fopt184883/ZN          -       A->ZN  R     INV_X8        18 36.9    14    23     316    (-,-) 
  fopt172016/ZN          -       A->ZN  F     INV_X4        13 21.8     8    15     331    (-,-) 
  g159064/ZN             -       B1->ZN R     OAI21_X1       1  1.4    17    25     356    (-,-) 
  cpuregs_reg[13][19]/D  -       -      R     DFF_X1         1    -     -     0     356    (-,-) 
#------------------------------------------------------------------------------------------------



Path 682: VIOLATED (-139 ps) Setup Check with Pin cpuregs_reg[11][19]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[7]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[11][19]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     356                  
             Slack:=    -139                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[7]/Q        -       CK->Q  R     DFF_X1         6 10.6    27   104     104    (-,-) 
  add_1312_30_g179583/ZN -       A2->ZN R     AND2_X2        2  5.5    11    38     142    (-,-) 
  add_1312_30_g7102/ZN   -       A->ZN  F     INV_X1         2  3.5     6    11     153    (-,-) 
  add_1312_30_g7091/ZN   -       A1->ZN R     NOR2_X1        1  1.9    16    23     176    (-,-) 
  add_1312_30_g7070/ZN   -       A1->ZN F     NAND2_X1       1  3.5    11    19     196    (-,-) 
  add_1312_30_g7039/ZN   -       A2->ZN R     NOR2_X2        1  4.3    18    31     227    (-,-) 
  add_1312_30_g184886/ZN -       A->ZN  R     XNOR2_X2       1  6.7    26    43     270    (-,-) 
  g184884/ZN             -       B1->ZN F     AOI21_X4       2 12.8    13    22     292    (-,-) 
  fopt184883/ZN          -       A->ZN  R     INV_X8        18 36.9    14    23     316    (-,-) 
  fopt172016/ZN          -       A->ZN  F     INV_X4        13 21.8     8    15     331    (-,-) 
  g159035/ZN             -       B1->ZN R     OAI21_X1       1  1.4    17    25     356    (-,-) 
  cpuregs_reg[11][19]/D  -       -      R     DFF_X1         1    -     -     0     356    (-,-) 
#------------------------------------------------------------------------------------------------



Path 683: VIOLATED (-139 ps) Setup Check with Pin cpuregs_reg[7][19]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[7]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][19]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     356                  
             Slack:=    -139                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[7]/Q        -       CK->Q  R     DFF_X1         6 10.6    27   104     104    (-,-) 
  add_1312_30_g179583/ZN -       A2->ZN R     AND2_X2        2  5.5    11    38     142    (-,-) 
  add_1312_30_g7102/ZN   -       A->ZN  F     INV_X1         2  3.5     6    11     153    (-,-) 
  add_1312_30_g7091/ZN   -       A1->ZN R     NOR2_X1        1  1.9    16    23     176    (-,-) 
  add_1312_30_g7070/ZN   -       A1->ZN F     NAND2_X1       1  3.5    11    19     196    (-,-) 
  add_1312_30_g7039/ZN   -       A2->ZN R     NOR2_X2        1  4.3    18    31     227    (-,-) 
  add_1312_30_g184886/ZN -       A->ZN  R     XNOR2_X2       1  6.7    26    43     270    (-,-) 
  g184884/ZN             -       B1->ZN F     AOI21_X4       2 12.8    13    22     292    (-,-) 
  fopt184883/ZN          -       A->ZN  R     INV_X8        18 36.9    14    23     316    (-,-) 
  fopt172016/ZN          -       A->ZN  F     INV_X4        13 21.8     8    15     331    (-,-) 
  g158906__5795/ZN       -       B1->ZN R     OAI21_X1       1  1.4    17    25     356    (-,-) 
  cpuregs_reg[7][19]/D   -       -      R     DFF_X1         1    -     -     0     356    (-,-) 
#------------------------------------------------------------------------------------------------



Path 684: VIOLATED (-139 ps) Setup Check with Pin cpuregs_reg[5][19]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[7]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][19]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     356                  
             Slack:=    -139                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[7]/Q        -       CK->Q  R     DFF_X1         6 10.6    27   104     104    (-,-) 
  add_1312_30_g179583/ZN -       A2->ZN R     AND2_X2        2  5.5    11    38     142    (-,-) 
  add_1312_30_g7102/ZN   -       A->ZN  F     INV_X1         2  3.5     6    11     153    (-,-) 
  add_1312_30_g7091/ZN   -       A1->ZN R     NOR2_X1        1  1.9    16    23     176    (-,-) 
  add_1312_30_g7070/ZN   -       A1->ZN F     NAND2_X1       1  3.5    11    19     196    (-,-) 
  add_1312_30_g7039/ZN   -       A2->ZN R     NOR2_X2        1  4.3    18    31     227    (-,-) 
  add_1312_30_g184886/ZN -       A->ZN  R     XNOR2_X2       1  6.7    26    43     270    (-,-) 
  g184884/ZN             -       B1->ZN F     AOI21_X4       2 12.8    13    22     292    (-,-) 
  fopt184883/ZN          -       A->ZN  R     INV_X8        18 36.9    14    23     316    (-,-) 
  fopt172016/ZN          -       A->ZN  F     INV_X4        13 21.8     8    15     331    (-,-) 
  g159287/ZN             -       B1->ZN R     OAI21_X1       1  1.4    17    25     356    (-,-) 
  cpuregs_reg[5][19]/D   -       -      R     DFF_X1         1    -     -     0     356    (-,-) 
#------------------------------------------------------------------------------------------------



Path 685: VIOLATED (-139 ps) Setup Check with Pin cpuregs_reg[12][28]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[12][28]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     349                  
             Slack:=    -139                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175016/ZN -       A1->ZN F     NAND2_X1       2  3.5    10    18     238    (-,-) 
  g192170/ZN             -       A->ZN  R     INV_X1         1  1.9     8    14     252    (-,-) 
  g192169/ZN             -       A1->ZN F     NAND2_X1       1  3.2     9    15     267    (-,-) 
  g192168/ZN             -       A1->ZN R     NAND3_X2       3 11.4    21    26     293    (-,-) 
  g165481_dup/ZN         -       A1->ZN F     NAND2_X2       7 11.8    15    26     319    (-,-) 
  g176800/ZN             -       A1->ZN R     NAND2_X1       1  1.9    10    18     338    (-,-) 
  g176799/ZN             -       A1->ZN F     NAND2_X1       1  1.4     7    12     349    (-,-) 
  cpuregs_reg[12][28]/D  -       -      F     DFF_X1         1    -     -     0     349    (-,-) 
#------------------------------------------------------------------------------------------------



Path 686: VIOLATED (-139 ps) Setup Check with Pin cpuregs_reg[8][28]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[8][28]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     349                  
             Slack:=    -139                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175016/ZN -       A1->ZN F     NAND2_X1       2  3.5    10    18     238    (-,-) 
  g192170/ZN             -       A->ZN  R     INV_X1         1  1.9     8    14     252    (-,-) 
  g192169/ZN             -       A1->ZN F     NAND2_X1       1  3.2     9    15     267    (-,-) 
  g192168/ZN             -       A1->ZN R     NAND3_X2       3 11.4    21    26     293    (-,-) 
  g165481_dup/ZN         -       A1->ZN F     NAND2_X2       7 11.8    15    26     319    (-,-) 
  g180668/ZN             -       A1->ZN R     NAND2_X1       1  1.9    10    18     338    (-,-) 
  g180666/ZN             -       A1->ZN F     NAND2_X1       1  1.4     7    12     349    (-,-) 
  cpuregs_reg[8][28]/D   -       -      F     DFF_X1         1    -     -     0     349    (-,-) 
#------------------------------------------------------------------------------------------------



Path 687: VIOLATED (-139 ps) Setup Check with Pin cpuregs_reg[3][28]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[3][28]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     349                  
             Slack:=    -139                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175016/ZN -       A1->ZN F     NAND2_X1       2  3.5    10    18     238    (-,-) 
  g192170/ZN             -       A->ZN  R     INV_X1         1  1.9     8    14     252    (-,-) 
  g192169/ZN             -       A1->ZN F     NAND2_X1       1  3.2     9    15     267    (-,-) 
  g192168/ZN             -       A1->ZN R     NAND3_X2       3 11.4    21    26     293    (-,-) 
  g165481_dup/ZN         -       A1->ZN F     NAND2_X2       7 11.8    15    26     319    (-,-) 
  g176439/ZN             -       A1->ZN R     NAND2_X1       1  1.9    10    18     338    (-,-) 
  g176438/ZN             -       A1->ZN F     NAND2_X1       1  1.4     7    12     349    (-,-) 
  cpuregs_reg[3][28]/D   -       -      F     DFF_X1         1    -     -     0     349    (-,-) 
#------------------------------------------------------------------------------------------------



Path 688: VIOLATED (-139 ps) Setup Check with Pin cpuregs_reg[28][27]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[28][27]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     349                  
             Slack:=    -139                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175015/ZN -       A1->ZN F     NAND2_X1       1  4.1    11    19     239    (-,-) 
  add_1312_30_g7000/ZN   -       A->ZN  F     XNOR2_X2       1  6.0    12    40     279    (-,-) 
  g190032/ZN             -       A1->ZN R     NAND2_X4       3 12.9    13    20     299    (-,-) 
  g195497/ZN             -       A1->ZN F     NAND2_X2       6 10.2    13    22     320    (-,-) 
  g195435/ZN             -       A1->ZN R     NAND2_X1       1  1.9    10    17     337    (-,-) 
  g195434/ZN             -       A1->ZN F     NAND2_X1       1  1.4     7    12     349    (-,-) 
  cpuregs_reg[28][27]/D  -       -      F     DFF_X1         1    -     -     0     349    (-,-) 
#------------------------------------------------------------------------------------------------



Path 689: VIOLATED (-138 ps) Setup Check with Pin cpuregs_reg[4][4]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     354                  
             Slack:=    -138                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1  6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3 15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4 18.0    16    23     177    (-,-) 
  g179858/ZN           -       A1->ZN F     NAND4_X2       1  6.0    22    31     208    (-,-) 
  g194859/ZN           -       A->ZN  R     INV_X4         5 28.0    20    33     241    (-,-) 
  g173867/ZN           -       A1->ZN F     NAND3_X2       1  6.0    15    26     267    (-,-) 
  fopt194974/ZN        -       A->ZN  R     INV_X4         2 18.6    14    24     290    (-,-) 
  fopt194973/ZN        -       A->ZN  F     INV_X4         6 20.0     8    14     304    (-,-) 
  fopt194975/ZN        -       A->ZN  R     INV_X4         8 14.6    11    18     322    (-,-) 
  g160758/ZN           -       A1->ZN F     NAND2_X1       1  1.8     9    13     335    (-,-) 
  g159788/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     354    (-,-) 
  cpuregs_reg[4][4]/D  -       -      R     DFF_X1         1    -     -     0     354    (-,-) 
#----------------------------------------------------------------------------------------------



Path 690: VIOLATED (-138 ps) Setup Check with Pin cpuregs_reg[4][5]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     354                  
             Slack:=    -138                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1  6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3 15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4 18.0    16    23     177    (-,-) 
  g179858/ZN           -       A1->ZN F     NAND4_X2       1  6.0    22    31     208    (-,-) 
  g194859/ZN           -       A->ZN  R     INV_X4         5 28.0    20    33     241    (-,-) 
  g173867/ZN           -       A1->ZN F     NAND3_X2       1  6.0    15    26     267    (-,-) 
  fopt194974/ZN        -       A->ZN  R     INV_X4         2 18.6    14    24     290    (-,-) 
  fopt194973/ZN        -       A->ZN  F     INV_X4         6 20.0     8    14     304    (-,-) 
  fopt194975/ZN        -       A->ZN  R     INV_X4         8 14.6    11    18     322    (-,-) 
  g172702/ZN           -       A1->ZN F     NAND2_X1       1  1.8     9    13     335    (-,-) 
  g159794/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     354    (-,-) 
  cpuregs_reg[4][5]/D  -       -      R     DFF_X1         1    -     -     0     354    (-,-) 
#----------------------------------------------------------------------------------------------



Path 691: VIOLATED (-138 ps) Setup Check with Pin reg_out_reg[16]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[2]/CK
          Clock: (R) clk
       Endpoint: (F) reg_out_reg[16]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     346                  
             Slack:=    -138                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[2]/Q      -       CK->Q  F     DFF_X1         4  6.3    11    86      86    (-,-) 
  add_1801_23_g1388/ZN -       A2->ZN F     OR2_X2         3  5.2    10    50     136    (-,-) 
  add_1801_23_g1095/ZN -       A2->ZN R     NAND3_X1       1  3.3    15    22     159    (-,-) 
  add_1801_23_g1081/ZN -       A1->ZN F     NAND3_X2       3  8.6    17    28     187    (-,-) 
  add_1801_23_g1055/ZN -       A1->ZN R     NAND2_X2       1  6.6    13    23     210    (-,-) 
  add_1801_23_g1035/ZN -       A1->ZN F     NAND3_X4       7 15.2    16    26     235    (-,-) 
  add_1801_23_g1018/ZN -       A1->ZN R     NAND2_X2       1  6.3    13    22     257    (-,-) 
  add_1801_23_g996/ZN  -       A1->ZN F     NAND2_X4       4 16.8    12    19     276    (-,-) 
  add_1801_23_g974/ZN  -       A->ZN  F     XNOR2_X1       1  1.8    10    39     315    (-,-) 
  g82221/ZN            -       A->ZN  R     INV_X1         1  1.9     8    14     329    (-,-) 
  g81407__173896/ZN    -       C1->ZN F     OAI211_X1      1  1.4    14    17     346    (-,-) 
  reg_out_reg[16]/D    -       -      F     DFF_X1         1    -     -     0     346    (-,-) 
#----------------------------------------------------------------------------------------------



Path 692: VIOLATED (-138 ps) Setup Check with Pin cpuregs_reg[4][15]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     354                  
             Slack:=    -138                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1  6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3 15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4 18.0    16    23     177    (-,-) 
  g179858/ZN           -       A1->ZN F     NAND4_X2       1  6.0    22    31     208    (-,-) 
  g194859/ZN           -       A->ZN  R     INV_X4         5 28.0    20    33     241    (-,-) 
  g173867/ZN           -       A1->ZN F     NAND3_X2       1  6.0    15    26     267    (-,-) 
  fopt194974/ZN        -       A->ZN  R     INV_X4         2 18.6    14    24     290    (-,-) 
  fopt194973/ZN        -       A->ZN  F     INV_X4         6 20.0     8    14     304    (-,-) 
  fopt194975/ZN        -       A->ZN  R     INV_X4         8 14.6    11    18     322    (-,-) 
  g160786/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    13     335    (-,-) 
  g186118/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     354    (-,-) 
  cpuregs_reg[4][15]/D -       -      R     DFF_X1         1    -     -     0     354    (-,-) 
#----------------------------------------------------------------------------------------------



Path 693: VIOLATED (-138 ps) Setup Check with Pin cpuregs_reg[4][11]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     354                  
             Slack:=    -138                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1  6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3 15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4 18.0    16    23     177    (-,-) 
  g179858/ZN           -       A1->ZN F     NAND4_X2       1  6.0    22    31     208    (-,-) 
  g194859/ZN           -       A->ZN  R     INV_X4         5 28.0    20    33     241    (-,-) 
  g173867/ZN           -       A1->ZN F     NAND3_X2       1  6.0    15    26     267    (-,-) 
  fopt194974/ZN        -       A->ZN  R     INV_X4         2 18.6    14    24     290    (-,-) 
  fopt194973/ZN        -       A->ZN  F     INV_X4         6 20.0     8    14     304    (-,-) 
  fopt194975/ZN        -       A->ZN  R     INV_X4         8 14.6    11    18     322    (-,-) 
  g195021/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    13     335    (-,-) 
  g159811/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    18     354    (-,-) 
  cpuregs_reg[4][11]/D -       -      R     DFF_X1         1    -     -     0     354    (-,-) 
#----------------------------------------------------------------------------------------------



Path 694: VIOLATED (-137 ps) Setup Check with Pin cpuregs_reg[12][30]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[12][30]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     348                  
             Slack:=    -137                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189058/ZN            -       A1->ZN R     AND3_X4        4  19.0    17    49     226    (-,-) 
  g186684/ZN            -       A1->ZN F     NAND2_X4       1  11.1    10    18     244    (-,-) 
  g186683/ZN            -       A->ZN  R     INV_X8         3  18.7     9    16     260    (-,-) 
  g180079/ZN            -       A1->ZN F     NAND2_X4       1  23.3    15    21     281    (-,-) 
  g190865/ZN            -       A->ZN  R     INV_X16       57 116.0    19    30     311    (-,-) 
  g177317/ZN            -       A->ZN  F     INV_X4         4   6.8     6    10     321    (-,-) 
  g176638/ZN            -       A1->ZN R     NAND2_X1       1   2.0    10    14     335    (-,-) 
  g176636/ZN            -       A2->ZN F     NAND2_X1       1   1.4     7    13     348    (-,-) 
  cpuregs_reg[12][30]/D -       -      F     DFF_X1         1     -     -     0     348    (-,-) 
#------------------------------------------------------------------------------------------------



Path 695: VIOLATED (-137 ps) Setup Check with Pin cpuregs_reg[12][29]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[12][29]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     348                  
             Slack:=    -137                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189058/ZN            -       A1->ZN R     AND3_X4        4  19.0    17    49     226    (-,-) 
  g186684/ZN            -       A1->ZN F     NAND2_X4       1  11.1    10    18     244    (-,-) 
  g186683/ZN            -       A->ZN  R     INV_X8         3  18.7     9    16     260    (-,-) 
  g180079/ZN            -       A1->ZN F     NAND2_X4       1  23.3    15    21     281    (-,-) 
  g190865/ZN            -       A->ZN  R     INV_X16       57 116.0    19    30     311    (-,-) 
  g176802/ZN            -       A->ZN  F     INV_X4         4   6.8     6    10     321    (-,-) 
  g177178/ZN            -       A1->ZN R     NAND2_X1       1   2.0    10    14     335    (-,-) 
  g177176/ZN            -       A2->ZN F     NAND2_X1       1   1.4     7    13     348    (-,-) 
  cpuregs_reg[12][29]/D -       -      F     DFF_X1         1     -     -     0     348    (-,-) 
#------------------------------------------------------------------------------------------------



Path 696: VIOLATED (-137 ps) Setup Check with Pin cpuregs_reg[3][30]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[3][30]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     348                  
             Slack:=    -137                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1  6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3 15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4 18.0    16    23     177    (-,-) 
  g189195/ZN           -       A1->ZN F     NAND4_X4       2 11.7    21    30     207    (-,-) 
  g189197/ZN           -       A1->ZN R     NOR2_X4        4 13.5    24    37     244    (-,-) 
  g161200/ZN           -       A1->ZN F     NAND2_X2       1  6.0    12    20     264    (-,-) 
  fopt189738/ZN        -       A->ZN  R     INV_X4         1 12.1    10    18     282    (-,-) 
  fopt189737/ZN        -       A->ZN  F     INV_X8         7 44.5     8    15     296    (-,-) 
  fopt189740/ZN        -       A->ZN  R     INV_X8        11 20.3     9    15     312    (-,-) 
  g190811/ZN           -       A1->ZN R     OR2_X1         1  2.0     8    24     335    (-,-) 
  g177289/ZN           -       A2->ZN F     NAND2_X1       1  1.4     7    12     348    (-,-) 
  cpuregs_reg[3][30]/D -       -      F     DFF_X1         1    -     -     0     348    (-,-) 
#----------------------------------------------------------------------------------------------



Path 697: VIOLATED (-137 ps) Setup Check with Pin cpuregs_reg[24][30]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][30]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      32                  
     Required Time:=     218                  
      Launch Clock:-       0                  
         Data Path:-     356                  
             Slack:=    -137                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  g175027/ZN             -       A2->ZN F     NAND3_X1       1  1.8    11    21     242    (-,-) 
  g175026/ZN             -       A->ZN  R     OAI221_X1      1  6.7    59    35     276    (-,-) 
  g163096/ZN             -       B1->ZN F     AOI21_X4       1 11.1    19    25     302    (-,-) 
  fopt179739/ZN          -       A->ZN  R     INV_X8        15 36.9    14    26     328    (-,-) 
  g177460/ZN             -       A1->ZN F     NAND2_X1       1  1.8     8    14     342    (-,-) 
  g177459/ZN             -       A1->ZN R     NAND2_X1       1  1.4     9    13     356    (-,-) 
  cpuregs_reg[24][30]/D  -       -      R     DFF_X1         1    -     -     0     356    (-,-) 
#------------------------------------------------------------------------------------------------



Path 698: VIOLATED (-137 ps) Setup Check with Pin cpuregs_reg[24][29]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][29]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      32                  
     Required Time:=     218                  
      Launch Clock:-       0                  
         Data Path:-     356                  
             Slack:=    -137                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  g175024/ZN             -       A2->ZN F     NAND3_X1       1  1.8    11    21     242    (-,-) 
  g175023/ZN             -       A->ZN  R     OAI221_X1      1  6.7    59    35     276    (-,-) 
  g163095/ZN             -       B1->ZN F     AOI21_X4       1 11.1    19    25     302    (-,-) 
  fopt173205/ZN          -       A->ZN  R     INV_X8        15 36.9    14    26     328    (-,-) 
  g176952/ZN             -       A1->ZN F     NAND2_X1       1  1.8     8    14     342    (-,-) 
  g176951/ZN             -       A1->ZN R     NAND2_X1       1  1.4     9    13     356    (-,-) 
  cpuregs_reg[24][29]/D  -       -      R     DFF_X1         1    -     -     0     356    (-,-) 
#------------------------------------------------------------------------------------------------



Path 699: VIOLATED (-137 ps) Setup Check with Pin cpuregs_reg[9][30]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[9][30]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      32                  
     Required Time:=     218                  
      Launch Clock:-       0                  
         Data Path:-     356                  
             Slack:=    -137                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  g175027/ZN             -       A2->ZN F     NAND3_X1       1  1.8    11    21     242    (-,-) 
  g175026/ZN             -       A->ZN  R     OAI221_X1      1  6.7    59    35     276    (-,-) 
  g163096/ZN             -       B1->ZN F     AOI21_X4       1 11.1    19    25     302    (-,-) 
  fopt179739/ZN          -       A->ZN  R     INV_X8        15 36.9    14    26     328    (-,-) 
  g176793/ZN             -       A1->ZN F     NAND2_X1       1  1.8     8    14     342    (-,-) 
  g176792/ZN             -       A1->ZN R     NAND2_X1       1  1.4     9    13     356    (-,-) 
  cpuregs_reg[9][30]/D   -       -      R     DFF_X1         1    -     -     0     356    (-,-) 
#------------------------------------------------------------------------------------------------



Path 700: VIOLATED (-137 ps) Setup Check with Pin cpuregs_reg[9][29]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[9][29]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      32                  
     Required Time:=     218                  
      Launch Clock:-       0                  
         Data Path:-     356                  
             Slack:=    -137                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  g175024/ZN             -       A2->ZN F     NAND3_X1       1  1.8    11    21     242    (-,-) 
  g175023/ZN             -       A->ZN  R     OAI221_X1      1  6.7    59    35     276    (-,-) 
  g163095/ZN             -       B1->ZN F     AOI21_X4       1 11.1    19    25     302    (-,-) 
  fopt173205/ZN          -       A->ZN  R     INV_X8        15 36.9    14    26     328    (-,-) 
  g176598/ZN             -       A1->ZN F     NAND2_X1       1  1.8     8    14     342    (-,-) 
  g176597/ZN             -       A1->ZN R     NAND2_X1       1  1.4     9    13     356    (-,-) 
  cpuregs_reg[9][29]/D   -       -      R     DFF_X1         1    -     -     0     356    (-,-) 
#------------------------------------------------------------------------------------------------



Path 701: VIOLATED (-137 ps) Setup Check with Pin cpuregs_reg[28][30]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[28][30]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      32                  
     Required Time:=     218                  
      Launch Clock:-       0                  
         Data Path:-     356                  
             Slack:=    -137                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  g175027/ZN             -       A2->ZN F     NAND3_X1       1  1.8    11    21     242    (-,-) 
  g175026/ZN             -       A->ZN  R     OAI221_X1      1  6.7    59    35     276    (-,-) 
  g163096/ZN             -       B1->ZN F     AOI21_X4       1 11.1    19    25     302    (-,-) 
  fopt179739/ZN          -       A->ZN  R     INV_X8        15 36.9    14    26     328    (-,-) 
  g193995/ZN             -       A1->ZN F     NAND2_X1       1  1.8     8    14     342    (-,-) 
  g177093/ZN             -       A1->ZN R     NAND2_X1       1  1.4     9    13     356    (-,-) 
  cpuregs_reg[28][30]/D  -       -      R     DFF_X1         1    -     -     0     356    (-,-) 
#------------------------------------------------------------------------------------------------



Path 702: VIOLATED (-137 ps) Setup Check with Pin cpuregs_reg[8][30]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][30]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      32                  
     Required Time:=     218                  
      Launch Clock:-       0                  
         Data Path:-     356                  
             Slack:=    -137                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  g175027/ZN             -       A2->ZN F     NAND3_X1       1  1.8    11    21     242    (-,-) 
  g175026/ZN             -       A->ZN  R     OAI221_X1      1  6.7    59    35     276    (-,-) 
  g163096/ZN             -       B1->ZN F     AOI21_X4       1 11.1    19    25     302    (-,-) 
  fopt179739/ZN          -       A->ZN  R     INV_X8        15 36.9    14    26     328    (-,-) 
  g177322/ZN             -       A1->ZN F     NAND2_X1       1  1.8     8    14     342    (-,-) 
  g177321/ZN             -       A1->ZN R     NAND2_X1       1  1.4     9    13     356    (-,-) 
  cpuregs_reg[8][30]/D   -       -      R     DFF_X1         1    -     -     0     356    (-,-) 
#------------------------------------------------------------------------------------------------



Path 703: VIOLATED (-137 ps) Setup Check with Pin cpuregs_reg[8][29]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][29]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      32                  
     Required Time:=     218                  
      Launch Clock:-       0                  
         Data Path:-     356                  
             Slack:=    -137                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  g175024/ZN             -       A2->ZN F     NAND3_X1       1  1.8    11    21     242    (-,-) 
  g175023/ZN             -       A->ZN  R     OAI221_X1      1  6.7    59    35     276    (-,-) 
  g163095/ZN             -       B1->ZN F     AOI21_X4       1 11.1    19    25     302    (-,-) 
  fopt173205/ZN          -       A->ZN  R     INV_X8        15 36.9    14    26     328    (-,-) 
  g177056/ZN             -       A1->ZN F     NAND2_X1       1  1.8     8    14     342    (-,-) 
  g177055/ZN             -       A1->ZN R     NAND2_X1       1  1.4     9    13     356    (-,-) 
  cpuregs_reg[8][29]/D   -       -      R     DFF_X1         1    -     -     0     356    (-,-) 
#------------------------------------------------------------------------------------------------



Path 704: VIOLATED (-137 ps) Setup Check with Pin cpuregs_reg[4][6]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     353                  
             Slack:=    -137                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1  6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3 15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4 18.0    16    23     177    (-,-) 
  g179858/ZN           -       A1->ZN F     NAND4_X2       1  6.0    22    31     208    (-,-) 
  g194859/ZN           -       A->ZN  R     INV_X4         5 28.0    20    33     241    (-,-) 
  g173867/ZN           -       A1->ZN F     NAND3_X2       1  6.0    15    26     267    (-,-) 
  fopt194974/ZN        -       A->ZN  R     INV_X4         2 18.6    14    24     290    (-,-) 
  fopt194978/ZN        -       A->ZN  F     INV_X8        22 56.4    10    18     308    (-,-) 
  fopt194993/ZN        -       A->ZN  R     INV_X8         7 12.7     7    14     322    (-,-) 
  g185529/ZN           -       A1->ZN F     NAND2_X1       1  1.8     9    12     334    (-,-) 
  g159796/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     353    (-,-) 
  cpuregs_reg[4][6]/D  -       -      R     DFF_X1         1    -     -     0     353    (-,-) 
#----------------------------------------------------------------------------------------------



Path 705: VIOLATED (-137 ps) Setup Check with Pin cpuregs_reg[3][29]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][29]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      32                  
     Required Time:=     218                  
      Launch Clock:-       0                  
         Data Path:-     356                  
             Slack:=    -137                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  g175024/ZN             -       A2->ZN F     NAND3_X1       1  1.8    11    21     242    (-,-) 
  g175023/ZN             -       A->ZN  R     OAI221_X1      1  6.7    59    35     276    (-,-) 
  g163095/ZN             -       B1->ZN F     AOI21_X4       1 11.1    19    25     302    (-,-) 
  fopt173205/ZN          -       A->ZN  R     INV_X8        15 36.9    14    26     328    (-,-) 
  g177512/ZN             -       A1->ZN F     NAND2_X1       1  1.8     8    14     342    (-,-) 
  g177511/ZN             -       A1->ZN R     NAND2_X1       1  1.4     9    13     356    (-,-) 
  cpuregs_reg[3][29]/D   -       -      R     DFF_X1         1    -     -     0     356    (-,-) 
#------------------------------------------------------------------------------------------------



Path 706: VIOLATED (-137 ps) Setup Check with Pin cpuregs_reg[28][25]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[28][25]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     348                  
             Slack:=    -137                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189058/ZN            -       A1->ZN R     AND3_X4        4  19.0    17    49     226    (-,-) 
  g186684/ZN            -       A1->ZN F     NAND2_X4       1  11.1    10    18     244    (-,-) 
  g186683/ZN            -       A->ZN  R     INV_X8         3  18.7     9    16     260    (-,-) 
  g193937/ZN            -       A1->ZN F     NAND2_X4       1  23.3    14    21     281    (-,-) 
  g195440/ZN            -       A->ZN  R     INV_X16       60 114.8    19    30     311    (-,-) 
  g195430/ZN            -       A->ZN  F     INV_X4         4   6.8     6    10     321    (-,-) 
  g195408/ZN            -       A1->ZN R     NAND2_X1       1   2.0    10    14     335    (-,-) 
  g195406/ZN            -       A2->ZN F     NAND2_X1       1   1.4     7    13     348    (-,-) 
  cpuregs_reg[28][25]/D -       -      F     DFF_X1         1     -     -     0     348    (-,-) 
#------------------------------------------------------------------------------------------------



Path 707: VIOLATED (-137 ps) Setup Check with Pin cpuregs_reg[28][24]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[28][24]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     348                  
             Slack:=    -137                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189058/ZN            -       A1->ZN R     AND3_X4        4  19.0    17    49     226    (-,-) 
  g186684/ZN            -       A1->ZN F     NAND2_X4       1  11.1    10    18     244    (-,-) 
  g186683/ZN            -       A->ZN  R     INV_X8         3  18.7     9    16     260    (-,-) 
  g193937/ZN            -       A1->ZN F     NAND2_X4       1  23.3    14    21     281    (-,-) 
  g195440/ZN            -       A->ZN  R     INV_X16       60 114.8    19    30     311    (-,-) 
  g195430/ZN            -       A->ZN  F     INV_X4         4   6.8     6    10     321    (-,-) 
  g195429/ZN            -       A1->ZN R     NAND2_X1       1   2.0    10    14     335    (-,-) 
  g195427/ZN            -       A2->ZN F     NAND2_X1       1   1.4     7    13     348    (-,-) 
  cpuregs_reg[28][24]/D -       -      F     DFF_X1         1     -     -     0     348    (-,-) 
#------------------------------------------------------------------------------------------------



Path 708: VIOLATED (-137 ps) Setup Check with Pin cpuregs_reg[28][16]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[28][16]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     353                  
             Slack:=    -137                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g177886/ZN -       A->ZN  R     XNOR2_X1       1  3.4    27    43     263    (-,-) 
  g177884/ZN             -       B1->ZN F     AOI21_X2       2  9.1    15    26     289    (-,-) 
  fopt180939/ZN          -       A->ZN  R     INV_X4        16 28.5    19    29     318    (-,-) 
  g193971/ZN             -       A1->ZN F     NAND2_X1       1  1.8     9    16     334    (-,-) 
  g193970/ZN             -       A->ZN  R     OAI21_X1       1  1.4    17    19     353    (-,-) 
  cpuregs_reg[28][16]/D  -       -      R     DFF_X1         1    -     -     0     353    (-,-) 
#------------------------------------------------------------------------------------------------



Path 709: VIOLATED (-137 ps) Setup Check with Pin cpuregs_reg[24][16]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][16]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     353                  
             Slack:=    -137                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g177886/ZN -       A->ZN  R     XNOR2_X1       1  3.4    27    43     263    (-,-) 
  g177884/ZN             -       B1->ZN F     AOI21_X2       2  9.1    15    26     289    (-,-) 
  fopt180939/ZN          -       A->ZN  R     INV_X4        16 28.5    19    29     318    (-,-) 
  g160811/ZN             -       A1->ZN F     NAND2_X1       1  1.8     9    16     334    (-,-) 
  g159850/ZN             -       A->ZN  R     OAI21_X1       1  1.4    17    19     353    (-,-) 
  cpuregs_reg[24][16]/D  -       -      R     DFF_X1         1    -     -     0     353    (-,-) 
#------------------------------------------------------------------------------------------------



Path 710: VIOLATED (-137 ps) Setup Check with Pin cpuregs_reg[20][16]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][16]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     353                  
             Slack:=    -137                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g177886/ZN -       A->ZN  R     XNOR2_X1       1  3.4    27    43     263    (-,-) 
  g177884/ZN             -       B1->ZN F     AOI21_X2       2  9.1    15    26     289    (-,-) 
  fopt180939/ZN          -       A->ZN  R     INV_X4        16 28.5    19    29     318    (-,-) 
  g182745/ZN             -       A1->ZN F     NAND2_X1       1  1.8     9    16     334    (-,-) 
  g182744/ZN             -       A->ZN  R     OAI21_X1       1  1.4    17    19     353    (-,-) 
  cpuregs_reg[20][16]/D  -       -      R     DFF_X1         1    -     -     0     353    (-,-) 
#------------------------------------------------------------------------------------------------



Path 711: VIOLATED (-137 ps) Setup Check with Pin cpuregs_reg[16][16]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][16]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     353                  
             Slack:=    -137                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g177886/ZN -       A->ZN  R     XNOR2_X1       1  3.4    27    43     263    (-,-) 
  g177884/ZN             -       B1->ZN F     AOI21_X2       2  9.1    15    26     289    (-,-) 
  fopt180939/ZN          -       A->ZN  R     INV_X4        16 28.5    19    29     318    (-,-) 
  g160650/ZN             -       A1->ZN F     NAND2_X1       1  1.8     9    16     334    (-,-) 
  g159700/ZN             -       A->ZN  R     OAI21_X1       1  1.4    17    19     353    (-,-) 
  cpuregs_reg[16][16]/D  -       -      R     DFF_X1         1    -     -     0     353    (-,-) 
#------------------------------------------------------------------------------------------------



Path 712: VIOLATED (-137 ps) Setup Check with Pin cpuregs_reg[12][16]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[12][16]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     353                  
             Slack:=    -137                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g177886/ZN -       A->ZN  R     XNOR2_X1       1  3.4    27    43     263    (-,-) 
  g177884/ZN             -       B1->ZN F     AOI21_X2       2  9.1    15    26     289    (-,-) 
  fopt180939/ZN          -       A->ZN  R     INV_X4        16 28.5    19    29     318    (-,-) 
  g160590/ZN             -       A1->ZN F     NAND2_X1       1  1.8     9    16     334    (-,-) 
  g159670/ZN             -       A->ZN  R     OAI21_X1       1  1.4    17    19     353    (-,-) 
  cpuregs_reg[12][16]/D  -       -      R     DFF_X1         1    -     -     0     353    (-,-) 
#------------------------------------------------------------------------------------------------



Path 713: VIOLATED (-137 ps) Setup Check with Pin cpuregs_reg[8][16]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][16]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     353                  
             Slack:=    -137                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g177886/ZN -       A->ZN  R     XNOR2_X1       1  3.4    27    43     263    (-,-) 
  g177884/ZN             -       B1->ZN F     AOI21_X2       2  9.1    15    26     289    (-,-) 
  fopt180939/ZN          -       A->ZN  R     INV_X4        16 28.5    19    29     318    (-,-) 
  g160959/ZN             -       A1->ZN F     NAND2_X1       1  1.8     9    16     334    (-,-) 
  g159640/ZN             -       A->ZN  R     OAI21_X1       1  1.4    17    19     353    (-,-) 
  cpuregs_reg[8][16]/D   -       -      R     DFF_X1         1    -     -     0     353    (-,-) 
#------------------------------------------------------------------------------------------------



Path 714: VIOLATED (-137 ps) Setup Check with Pin cpuregs_reg[9][20]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[9][20]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      41                  
     Required Time:=     209                  
      Launch Clock:-       0                  
         Data Path:-     346                  
             Slack:=    -137                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175010/ZN -       A1->ZN F     NAND2_X2       1  4.1     8    15     235    (-,-) 
  add_1312_30_g7011/ZN   -       A->ZN  F     XNOR2_X2       1  6.0    12    38     273    (-,-) 
  g193756/ZN             -       A1->ZN R     NAND2_X4       2 12.5    13    20     293    (-,-) 
  g191698_dup/ZN         -       A1->ZN F     NAND2_X4       4 16.1    11    19     312    (-,-) 
  g193764/ZN             -       A1->ZN R     NAND2_X1       1  2.0    11    16     328    (-,-) 
  g159490/ZN             -       A->ZN  F     OAI21_X1       1  1.4    10    18     346    (-,-) 
  cpuregs_reg[9][20]/D   -       -      F     DFF_X1         1    -     -     0     346    (-,-) 
#------------------------------------------------------------------------------------------------



Path 715: VIOLATED (-137 ps) Setup Check with Pin cpuregs_reg[3][16]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][16]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     353                  
             Slack:=    -137                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g177886/ZN -       A->ZN  R     XNOR2_X1       1  3.4    27    43     263    (-,-) 
  g177884/ZN             -       B1->ZN F     AOI21_X2       2  9.1    15    26     289    (-,-) 
  fopt180939/ZN          -       A->ZN  R     INV_X4        16 28.5    19    29     318    (-,-) 
  g160018/ZN             -       A2->ZN F     NAND2_X1       1  1.8     8    16     334    (-,-) 
  g182315/ZN             -       A->ZN  R     OAI21_X1       1  1.4    17    19     353    (-,-) 
  cpuregs_reg[3][16]/D   -       -      R     DFF_X1         1    -     -     0     353    (-,-) 
#------------------------------------------------------------------------------------------------



Path 716: VIOLATED (-136 ps) Setup Check with Pin cpuregs_reg[31][20]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[31][20]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -136                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189195/ZN            -       A1->ZN F     NAND4_X4       2  11.7    21    30     207    (-,-) 
  g189194/ZN            -       A1->ZN R     NOR2_X4        4  13.6    24    37     244    (-,-) 
  g193289/ZN            -       A1->ZN R     AND2_X4        2  14.1    12    39     284    (-,-) 
  g193288/ZN            -       A->ZN  F     INV_X8        61 104.2    15    25     308    (-,-) 
  g160467/ZN            -       A1->ZN R     NAND2_X1       1   2.0    10    18     327    (-,-) 
  g159460/ZN            -       A->ZN  F     OAI21_X1       1   1.4    13    18     344    (-,-) 
  cpuregs_reg[31][20]/D -       -      F     DFF_X1         1     -     -     0     344    (-,-) 
#------------------------------------------------------------------------------------------------



Path 717: VIOLATED (-136 ps) Setup Check with Pin cpuregs_reg[31][16]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[31][16]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -136                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189195/ZN            -       A1->ZN F     NAND4_X4       2  11.7    21    30     207    (-,-) 
  g189194/ZN            -       A1->ZN R     NOR2_X4        4  13.6    24    37     244    (-,-) 
  g193289/ZN            -       A1->ZN R     AND2_X4        2  14.1    12    39     284    (-,-) 
  g193288/ZN            -       A->ZN  F     INV_X8        61 104.2    15    25     308    (-,-) 
  g160463/ZN            -       A1->ZN R     NAND2_X1       1   2.0    10    18     327    (-,-) 
  g172037/ZN            -       A->ZN  F     OAI21_X1       1   1.4    13    18     344    (-,-) 
  cpuregs_reg[31][16]/D -       -      F     DFF_X1         1     -     -     0     344    (-,-) 
#------------------------------------------------------------------------------------------------



Path 718: VIOLATED (-136 ps) Setup Check with Pin cpuregs_reg[31][15]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[31][15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -136                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189195/ZN            -       A1->ZN F     NAND4_X4       2  11.7    21    30     207    (-,-) 
  g189194/ZN            -       A1->ZN R     NOR2_X4        4  13.6    24    37     244    (-,-) 
  g193289/ZN            -       A1->ZN R     AND2_X4        2  14.1    12    39     284    (-,-) 
  g193288/ZN            -       A->ZN  F     INV_X8        61 104.2    15    25     308    (-,-) 
  g160462/ZN            -       A1->ZN R     NAND2_X1       1   2.0    10    18     327    (-,-) 
  g159455/ZN            -       A->ZN  F     OAI21_X1       1   1.4    13    18     344    (-,-) 
  cpuregs_reg[31][15]/D -       -      F     DFF_X1         1     -     -     0     344    (-,-) 
#------------------------------------------------------------------------------------------------



Path 719: VIOLATED (-136 ps) Setup Check with Pin cpuregs_reg[31][14]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[31][14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -136                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189195/ZN            -       A1->ZN F     NAND4_X4       2  11.7    21    30     207    (-,-) 
  g189194/ZN            -       A1->ZN R     NOR2_X4        4  13.6    24    37     244    (-,-) 
  g193289/ZN            -       A1->ZN R     AND2_X4        2  14.1    12    39     284    (-,-) 
  g193288/ZN            -       A->ZN  F     INV_X8        61 104.2    15    25     308    (-,-) 
  g160461/ZN            -       A1->ZN R     NAND2_X1       1   2.0    10    18     327    (-,-) 
  g159454/ZN            -       A->ZN  F     OAI21_X1       1   1.4    13    18     344    (-,-) 
  cpuregs_reg[31][14]/D -       -      F     DFF_X1         1     -     -     0     344    (-,-) 
#------------------------------------------------------------------------------------------------



Path 720: VIOLATED (-136 ps) Setup Check with Pin cpuregs_reg[31][13]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[31][13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -136                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189195/ZN            -       A1->ZN F     NAND4_X4       2  11.7    21    30     207    (-,-) 
  g189194/ZN            -       A1->ZN R     NOR2_X4        4  13.6    24    37     244    (-,-) 
  g193289/ZN            -       A1->ZN R     AND2_X4        2  14.1    12    39     284    (-,-) 
  g193288/ZN            -       A->ZN  F     INV_X8        61 104.2    15    25     308    (-,-) 
  g160460/ZN            -       A1->ZN R     NAND2_X1       1   2.0    10    18     327    (-,-) 
  g179772/ZN            -       A->ZN  F     OAI21_X1       1   1.4    13    18     344    (-,-) 
  cpuregs_reg[31][13]/D -       -      F     DFF_X1         1     -     -     0     344    (-,-) 
#------------------------------------------------------------------------------------------------



Path 721: VIOLATED (-136 ps) Setup Check with Pin cpuregs_reg[31][12]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[31][12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -136                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189195/ZN            -       A1->ZN F     NAND4_X4       2  11.7    21    30     207    (-,-) 
  g189194/ZN            -       A1->ZN R     NOR2_X4        4  13.6    24    37     244    (-,-) 
  g193289/ZN            -       A1->ZN R     AND2_X4        2  14.1    12    39     284    (-,-) 
  g193288/ZN            -       A->ZN  F     INV_X8        61 104.2    15    25     308    (-,-) 
  g160459/ZN            -       A1->ZN R     NAND2_X1       1   2.0    10    18     327    (-,-) 
  g159452/ZN            -       A->ZN  F     OAI21_X1       1   1.4    13    18     344    (-,-) 
  cpuregs_reg[31][12]/D -       -      F     DFF_X1         1     -     -     0     344    (-,-) 
#------------------------------------------------------------------------------------------------



Path 722: VIOLATED (-136 ps) Setup Check with Pin cpuregs_reg[31][8]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[31][8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -136                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189195/ZN           -       A1->ZN F     NAND4_X4       2  11.7    21    30     207    (-,-) 
  g189194/ZN           -       A1->ZN R     NOR2_X4        4  13.6    24    37     244    (-,-) 
  g193289/ZN           -       A1->ZN R     AND2_X4        2  14.1    12    39     284    (-,-) 
  g193288/ZN           -       A->ZN  F     INV_X8        61 104.2    15    25     308    (-,-) 
  g160455/ZN           -       A1->ZN R     NAND2_X1       1   2.0    10    18     327    (-,-) 
  g194326/ZN           -       A->ZN  F     OAI21_X1       1   1.4    13    18     344    (-,-) 
  cpuregs_reg[31][8]/D -       -      F     DFF_X1         1     -     -     0     344    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 723: VIOLATED (-136 ps) Setup Check with Pin cpuregs_reg[31][7]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[31][7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -136                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189195/ZN           -       A1->ZN F     NAND4_X4       2  11.7    21    30     207    (-,-) 
  g189194/ZN           -       A1->ZN R     NOR2_X4        4  13.6    24    37     244    (-,-) 
  g193289/ZN           -       A1->ZN R     AND2_X4        2  14.1    12    39     284    (-,-) 
  g193288/ZN           -       A->ZN  F     INV_X8        61 104.2    15    25     308    (-,-) 
  g160454/ZN           -       A1->ZN R     NAND2_X1       1   2.0    10    18     327    (-,-) 
  g186067/ZN           -       A->ZN  F     OAI21_X1       1   1.4    13    18     344    (-,-) 
  cpuregs_reg[31][7]/D -       -      F     DFF_X1         1     -     -     0     344    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 724: VIOLATED (-136 ps) Setup Check with Pin cpuregs_reg[31][4]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[31][4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -136                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189195/ZN           -       A1->ZN F     NAND4_X4       2  11.7    21    30     207    (-,-) 
  g189194/ZN           -       A1->ZN R     NOR2_X4        4  13.6    24    37     244    (-,-) 
  g193289/ZN           -       A1->ZN R     AND2_X4        2  14.1    12    39     284    (-,-) 
  g193288/ZN           -       A->ZN  F     INV_X8        61 104.2    15    25     308    (-,-) 
  g160451/ZN           -       A1->ZN R     NAND2_X1       1   2.0    10    18     327    (-,-) 
  g159444/ZN           -       A->ZN  F     OAI21_X1       1   1.4    13    18     344    (-,-) 
  cpuregs_reg[31][4]/D -       -      F     DFF_X1         1     -     -     0     344    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 725: VIOLATED (-136 ps) Setup Check with Pin cpuregs_reg[31][1]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[31][1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -136                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189195/ZN           -       A1->ZN F     NAND4_X4       2  11.7    21    30     207    (-,-) 
  g189194/ZN           -       A1->ZN R     NOR2_X4        4  13.6    24    37     244    (-,-) 
  g193289/ZN           -       A1->ZN R     AND2_X4        2  14.1    12    39     284    (-,-) 
  g193288/ZN           -       A->ZN  F     INV_X8        61 104.2    15    25     308    (-,-) 
  g160448/ZN           -       A1->ZN R     NAND2_X1       1   2.0    10    18     327    (-,-) 
  g185848/ZN           -       A->ZN  F     OAI21_X1       1   1.4    13    18     344    (-,-) 
  cpuregs_reg[31][1]/D -       -      F     DFF_X1         1     -     -     0     344    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 726: VIOLATED (-136 ps) Setup Check with Pin cpuregs_reg[27][20]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[27][20]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -136                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189195/ZN            -       A1->ZN F     NAND4_X4       2  11.7    21    30     207    (-,-) 
  g189194/ZN            -       A1->ZN R     NOR2_X4        4  13.6    24    37     244    (-,-) 
  g194703/ZN            -       A1->ZN R     AND2_X4        2  14.1    12    39     284    (-,-) 
  g194702/ZN            -       A->ZN  F     INV_X8        61 104.1    15    25     308    (-,-) 
  g190760/ZN            -       A1->ZN R     NAND2_X1       1   2.0    10    18     327    (-,-) 
  g190759/ZN            -       A->ZN  F     OAI21_X1       1   1.4    13    18     344    (-,-) 
  cpuregs_reg[27][20]/D -       -      F     DFF_X1         1     -     -     0     344    (-,-) 
#------------------------------------------------------------------------------------------------



Path 727: VIOLATED (-136 ps) Setup Check with Pin cpuregs_reg[27][16]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[27][16]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -136                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189195/ZN            -       A1->ZN F     NAND4_X4       2  11.7    21    30     207    (-,-) 
  g189194/ZN            -       A1->ZN R     NOR2_X4        4  13.6    24    37     244    (-,-) 
  g194703/ZN            -       A1->ZN R     AND2_X4        2  14.1    12    39     284    (-,-) 
  g194702/ZN            -       A->ZN  F     INV_X8        61 104.1    15    25     308    (-,-) 
  g160369/ZN            -       A1->ZN R     NAND2_X1       1   2.0    10    18     327    (-,-) 
  g185967/ZN            -       A->ZN  F     OAI21_X1       1   1.4    13    18     344    (-,-) 
  cpuregs_reg[27][16]/D -       -      F     DFF_X1         1     -     -     0     344    (-,-) 
#------------------------------------------------------------------------------------------------



Path 728: VIOLATED (-136 ps) Setup Check with Pin cpuregs_reg[27][15]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[27][15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -136                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189195/ZN            -       A1->ZN F     NAND4_X4       2  11.7    21    30     207    (-,-) 
  g189194/ZN            -       A1->ZN R     NOR2_X4        4  13.6    24    37     244    (-,-) 
  g194703/ZN            -       A1->ZN R     AND2_X4        2  14.1    12    39     284    (-,-) 
  g194702/ZN            -       A->ZN  F     INV_X8        61 104.1    15    25     308    (-,-) 
  g160368/ZN            -       A1->ZN R     NAND2_X1       1   2.0    10    18     327    (-,-) 
  g159361/ZN            -       A->ZN  F     OAI21_X1       1   1.4    13    18     344    (-,-) 
  cpuregs_reg[27][15]/D -       -      F     DFF_X1         1     -     -     0     344    (-,-) 
#------------------------------------------------------------------------------------------------



Path 729: VIOLATED (-136 ps) Setup Check with Pin cpuregs_reg[27][13]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[27][13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -136                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189195/ZN            -       A1->ZN F     NAND4_X4       2  11.7    21    30     207    (-,-) 
  g189194/ZN            -       A1->ZN R     NOR2_X4        4  13.6    24    37     244    (-,-) 
  g194703/ZN            -       A1->ZN R     AND2_X4        2  14.1    12    39     284    (-,-) 
  g194702/ZN            -       A->ZN  F     INV_X8        61 104.1    15    25     308    (-,-) 
  g160366/ZN            -       A1->ZN R     NAND2_X1       1   2.0    10    18     327    (-,-) 
  g179773/ZN            -       A->ZN  F     OAI21_X1       1   1.4    13    18     344    (-,-) 
  cpuregs_reg[27][13]/D -       -      F     DFF_X1         1     -     -     0     344    (-,-) 
#------------------------------------------------------------------------------------------------



Path 730: VIOLATED (-136 ps) Setup Check with Pin cpuregs_reg[27][12]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[27][12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -136                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189195/ZN            -       A1->ZN F     NAND4_X4       2  11.7    21    30     207    (-,-) 
  g189194/ZN            -       A1->ZN R     NOR2_X4        4  13.6    24    37     244    (-,-) 
  g194703/ZN            -       A1->ZN R     AND2_X4        2  14.1    12    39     284    (-,-) 
  g194702/ZN            -       A->ZN  F     INV_X8        61 104.1    15    25     308    (-,-) 
  g160365/ZN            -       A1->ZN R     NAND2_X1       1   2.0    10    18     327    (-,-) 
  g159358/ZN            -       A->ZN  F     OAI21_X1       1   1.4    13    18     344    (-,-) 
  cpuregs_reg[27][12]/D -       -      F     DFF_X1         1     -     -     0     344    (-,-) 
#------------------------------------------------------------------------------------------------



Path 731: VIOLATED (-136 ps) Setup Check with Pin cpuregs_reg[27][10]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[27][10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -136                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189195/ZN            -       A1->ZN F     NAND4_X4       2  11.7    21    30     207    (-,-) 
  g189194/ZN            -       A1->ZN R     NOR2_X4        4  13.6    24    37     244    (-,-) 
  g194703/ZN            -       A1->ZN R     AND2_X4        2  14.1    12    39     284    (-,-) 
  g194702/ZN            -       A->ZN  F     INV_X8        61 104.1    15    25     308    (-,-) 
  g160363/ZN            -       A1->ZN R     NAND2_X1       1   2.0    10    18     327    (-,-) 
  g159356/ZN            -       A->ZN  F     OAI21_X1       1   1.4    13    18     344    (-,-) 
  cpuregs_reg[27][10]/D -       -      F     DFF_X1         1     -     -     0     344    (-,-) 
#------------------------------------------------------------------------------------------------



Path 732: VIOLATED (-136 ps) Setup Check with Pin cpuregs_reg[27][9]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[27][9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -136                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189195/ZN           -       A1->ZN F     NAND4_X4       2  11.7    21    30     207    (-,-) 
  g189194/ZN           -       A1->ZN R     NOR2_X4        4  13.6    24    37     244    (-,-) 
  g194703/ZN           -       A1->ZN R     AND2_X4        2  14.1    12    39     284    (-,-) 
  g194702/ZN           -       A->ZN  F     INV_X8        61 104.1    15    25     308    (-,-) 
  g160362/ZN           -       A1->ZN R     NAND2_X1       1   2.0    10    18     327    (-,-) 
  g159355/ZN           -       A->ZN  F     OAI21_X1       1   1.4    13    18     344    (-,-) 
  cpuregs_reg[27][9]/D -       -      F     DFF_X1         1     -     -     0     344    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 733: VIOLATED (-136 ps) Setup Check with Pin cpuregs_reg[27][2]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[27][2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -136                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189195/ZN           -       A1->ZN F     NAND4_X4       2  11.7    21    30     207    (-,-) 
  g189194/ZN           -       A1->ZN R     NOR2_X4        4  13.6    24    37     244    (-,-) 
  g194703/ZN           -       A1->ZN R     AND2_X4        2  14.1    12    39     284    (-,-) 
  g194702/ZN           -       A->ZN  F     INV_X8        61 104.1    15    25     308    (-,-) 
  g160355/ZN           -       A1->ZN R     NAND2_X1       1   2.0    10    18     327    (-,-) 
  g185762/ZN           -       A->ZN  F     OAI21_X1       1   1.4    13    18     344    (-,-) 
  cpuregs_reg[27][2]/D -       -      F     DFF_X1         1     -     -     0     344    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 734: VIOLATED (-136 ps) Setup Check with Pin cpuregs_reg[27][1]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[27][1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -136                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189195/ZN           -       A1->ZN F     NAND4_X4       2  11.7    21    30     207    (-,-) 
  g189194/ZN           -       A1->ZN R     NOR2_X4        4  13.6    24    37     244    (-,-) 
  g194703/ZN           -       A1->ZN R     AND2_X4        2  14.1    12    39     284    (-,-) 
  g194702/ZN           -       A->ZN  F     INV_X8        61 104.1    15    25     308    (-,-) 
  g160354/ZN           -       A1->ZN R     NAND2_X1       1   2.0    10    18     327    (-,-) 
  g185852/ZN           -       A->ZN  F     OAI21_X1       1   1.4    13    18     344    (-,-) 
  cpuregs_reg[27][1]/D -       -      F     DFF_X1         1     -     -     0     344    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 735: VIOLATED (-136 ps) Setup Check with Pin cpuregs_reg[20][20]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[20][20]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      41                  
     Required Time:=     209                  
      Launch Clock:-       0                  
         Data Path:-     346                  
             Slack:=    -136                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175010/ZN -       A1->ZN F     NAND2_X2       1  4.1     8    15     235    (-,-) 
  add_1312_30_g7011/ZN   -       A->ZN  F     XNOR2_X2       1  6.0    12    38     273    (-,-) 
  g193756/ZN             -       A1->ZN R     NAND2_X4       2 12.5    13    20     293    (-,-) 
  g191698_dup/ZN         -       A1->ZN F     NAND2_X4       4 16.1    11    19     312    (-,-) 
  g193766/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    16     328    (-,-) 
  g182754/ZN             -       A->ZN  F     OAI21_X1       1  1.4    10    18     346    (-,-) 
  cpuregs_reg[20][20]/D  -       -      F     DFF_X1         1    -     -     0     346    (-,-) 
#------------------------------------------------------------------------------------------------



Path 736: VIOLATED (-136 ps) Setup Check with Pin cpuregs_reg[16][20]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[16][20]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     346                  
             Slack:=    -136                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175010/ZN -       A1->ZN F     NAND2_X2       1  4.1     8    15     235    (-,-) 
  add_1312_30_g7011/ZN   -       A->ZN  F     XNOR2_X2       1  6.0    12    38     273    (-,-) 
  g193756/ZN             -       A1->ZN R     NAND2_X4       2 12.5    13    20     293    (-,-) 
  g191698_dup/ZN         -       A1->ZN F     NAND2_X4       4 16.1    11    19     312    (-,-) 
  g193765/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    16     328    (-,-) 
  g181922/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     346    (-,-) 
  cpuregs_reg[16][20]/D  -       -      F     DFF_X1         1    -     -     0     346    (-,-) 
#------------------------------------------------------------------------------------------------



Path 737: VIOLATED (-136 ps) Setup Check with Pin cpuregs_reg[7][24]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[7][24]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -136                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189195/ZN           -       A1->ZN F     NAND4_X4       2  11.7    21    30     207    (-,-) 
  g189197/ZN           -       A1->ZN R     NOR2_X4        4  13.5    24    37     244    (-,-) 
  g193296/ZN           -       A1->ZN R     AND2_X4        2  14.1    12    39     283    (-,-) 
  g193295/ZN           -       A->ZN  F     INV_X8        61 104.0    15    25     308    (-,-) 
  g160431/ZN           -       A1->ZN R     NAND2_X1       1   2.0    10    18     326    (-,-) 
  g158891__1309/ZN     -       A->ZN  F     OAI21_X1       1   1.4    13    18     344    (-,-) 
  cpuregs_reg[7][24]/D -       -      F     DFF_X1         1     -     -     0     344    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 738: VIOLATED (-136 ps) Setup Check with Pin cpuregs_reg[7][20]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[7][20]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -136                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189195/ZN           -       A1->ZN F     NAND4_X4       2  11.7    21    30     207    (-,-) 
  g189197/ZN           -       A1->ZN R     NOR2_X4        4  13.5    24    37     244    (-,-) 
  g193296/ZN           -       A1->ZN R     AND2_X4        2  14.1    12    39     283    (-,-) 
  g193295/ZN           -       A->ZN  F     INV_X8        61 104.0    15    25     308    (-,-) 
  g160418/ZN           -       A1->ZN R     NAND2_X1       1   2.0    10    18     326    (-,-) 
  g158903__187417/ZN   -       A->ZN  F     OAI21_X1       1   1.4    13    18     344    (-,-) 
  cpuregs_reg[7][20]/D -       -      F     DFF_X1         1     -     -     0     344    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 739: VIOLATED (-136 ps) Setup Check with Pin cpuregs_reg[7][16]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[7][16]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -136                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189195/ZN           -       A1->ZN F     NAND4_X4       2  11.7    21    30     207    (-,-) 
  g189197/ZN           -       A1->ZN R     NOR2_X4        4  13.5    24    37     244    (-,-) 
  g193296/ZN           -       A1->ZN R     AND2_X4        2  14.1    12    39     283    (-,-) 
  g193295/ZN           -       A->ZN  F     INV_X8        61 104.0    15    25     308    (-,-) 
  g160407/ZN           -       A1->ZN R     NAND2_X1       1   2.0    10    18     326    (-,-) 
  g185961/ZN           -       A->ZN  F     OAI21_X1       1   1.4    13    18     344    (-,-) 
  cpuregs_reg[7][16]/D -       -      F     DFF_X1         1     -     -     0     344    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 740: VIOLATED (-136 ps) Setup Check with Pin cpuregs_reg[7][13]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[7][13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -136                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189195/ZN           -       A1->ZN F     NAND4_X4       2  11.7    21    30     207    (-,-) 
  g189197/ZN           -       A1->ZN R     NOR2_X4        4  13.5    24    37     244    (-,-) 
  g193296/ZN           -       A1->ZN R     AND2_X4        2  14.1    12    39     283    (-,-) 
  g193295/ZN           -       A->ZN  F     INV_X8        61 104.0    15    25     308    (-,-) 
  g160398/ZN           -       A1->ZN R     NAND2_X1       1   2.0    10    18     326    (-,-) 
  g179770/ZN           -       A->ZN  F     OAI21_X1       1   1.4    13    18     344    (-,-) 
  cpuregs_reg[7][13]/D -       -      F     DFF_X1         1     -     -     0     344    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 741: VIOLATED (-136 ps) Setup Check with Pin cpuregs_reg[7][12]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[7][12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -136                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189195/ZN           -       A1->ZN F     NAND4_X4       2  11.7    21    30     207    (-,-) 
  g189197/ZN           -       A1->ZN R     NOR2_X4        4  13.5    24    37     244    (-,-) 
  g193296/ZN           -       A1->ZN R     AND2_X4        2  14.1    12    39     283    (-,-) 
  g193295/ZN           -       A->ZN  F     INV_X8        61 104.0    15    25     308    (-,-) 
  g160397/ZN           -       A1->ZN R     NAND2_X1       1   2.0    10    18     326    (-,-) 
  g159388/ZN           -       A->ZN  F     OAI21_X1       1   1.4    13    18     344    (-,-) 
  cpuregs_reg[7][12]/D -       -      F     DFF_X1         1     -     -     0     344    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 742: VIOLATED (-136 ps) Setup Check with Pin cpuregs_reg[7][9]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[7][9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -136                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189195/ZN           -       A1->ZN F     NAND4_X4       2  11.7    21    30     207    (-,-) 
  g189197/ZN           -       A1->ZN R     NOR2_X4        4  13.5    24    37     244    (-,-) 
  g193296/ZN           -       A1->ZN R     AND2_X4        2  14.1    12    39     283    (-,-) 
  g193295/ZN           -       A->ZN  F     INV_X8        61 104.0    15    25     308    (-,-) 
  g160394/ZN           -       A1->ZN R     NAND2_X1       1   2.0    10    18     326    (-,-) 
  g159386/ZN           -       A->ZN  F     OAI21_X1       1   1.4    13    18     344    (-,-) 
  cpuregs_reg[7][9]/D  -       -      F     DFF_X1         1     -     -     0     344    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 743: VIOLATED (-136 ps) Setup Check with Pin cpuregs_reg[7][7]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[7][7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -136                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189195/ZN           -       A1->ZN F     NAND4_X4       2  11.7    21    30     207    (-,-) 
  g189197/ZN           -       A1->ZN R     NOR2_X4        4  13.5    24    37     244    (-,-) 
  g193296/ZN           -       A1->ZN R     AND2_X4        2  14.1    12    39     283    (-,-) 
  g193295/ZN           -       A->ZN  F     INV_X8        61 104.0    15    25     308    (-,-) 
  g160392/ZN           -       A1->ZN R     NAND2_X1       1   2.0    10    18     326    (-,-) 
  g186062/ZN           -       A->ZN  F     OAI21_X1       1   1.4    13    18     344    (-,-) 
  cpuregs_reg[7][7]/D  -       -      F     DFF_X1         1     -     -     0     344    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 744: VIOLATED (-136 ps) Setup Check with Pin cpuregs_reg[7][4]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[7][4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -136                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189195/ZN           -       A1->ZN F     NAND4_X4       2  11.7    21    30     207    (-,-) 
  g189197/ZN           -       A1->ZN R     NOR2_X4        4  13.5    24    37     244    (-,-) 
  g193296/ZN           -       A1->ZN R     AND2_X4        2  14.1    12    39     283    (-,-) 
  g193295/ZN           -       A->ZN  F     INV_X8        61 104.0    15    25     308    (-,-) 
  g160389/ZN           -       A1->ZN R     NAND2_X1       1   2.0    10    18     326    (-,-) 
  g159380/ZN           -       A->ZN  F     OAI21_X1       1   1.4    13    18     344    (-,-) 
  cpuregs_reg[7][4]/D  -       -      F     DFF_X1         1     -     -     0     344    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 745: VIOLATED (-136 ps) Setup Check with Pin cpuregs_reg[7][3]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[7][3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -136                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189195/ZN           -       A1->ZN F     NAND4_X4       2  11.7    21    30     207    (-,-) 
  g189197/ZN           -       A1->ZN R     NOR2_X4        4  13.5    24    37     244    (-,-) 
  g193296/ZN           -       A1->ZN R     AND2_X4        2  14.1    12    39     283    (-,-) 
  g193295/ZN           -       A->ZN  F     INV_X8        61 104.0    15    25     308    (-,-) 
  g160388/ZN           -       A1->ZN R     NAND2_X1       1   2.0    10    18     326    (-,-) 
  g178484/ZN           -       A->ZN  F     OAI21_X1       1   1.4    13    18     344    (-,-) 
  cpuregs_reg[7][3]/D  -       -      F     DFF_X1         1     -     -     0     344    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 746: VIOLATED (-136 ps) Setup Check with Pin cpuregs_reg[7][2]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[7][2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -136                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189195/ZN           -       A1->ZN F     NAND4_X4       2  11.7    21    30     207    (-,-) 
  g189197/ZN           -       A1->ZN R     NOR2_X4        4  13.5    24    37     244    (-,-) 
  g193296/ZN           -       A1->ZN R     AND2_X4        2  14.1    12    39     283    (-,-) 
  g193295/ZN           -       A->ZN  F     INV_X8        61 104.0    15    25     308    (-,-) 
  g160387/ZN           -       A1->ZN R     NAND2_X1       1   2.0    10    18     326    (-,-) 
  g185761/ZN           -       A->ZN  F     OAI21_X1       1   1.4    13    18     344    (-,-) 
  cpuregs_reg[7][2]/D  -       -      F     DFF_X1         1     -     -     0     344    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 747: VIOLATED (-136 ps) Setup Check with Pin cpuregs_reg[27][4]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[27][4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -136                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189195/ZN           -       A1->ZN F     NAND4_X4       2  11.7    21    30     207    (-,-) 
  g189194/ZN           -       A1->ZN R     NOR2_X4        4  13.6    24    37     244    (-,-) 
  g194703/ZN           -       A1->ZN R     AND2_X4        2  14.1    12    39     284    (-,-) 
  g194702/ZN           -       A->ZN  F     INV_X8        61 104.1    15    25     308    (-,-) 
  g160357/ZN           -       A1->ZN R     NAND2_X1       1   2.0    10    18     327    (-,-) 
  g159350/ZN           -       A->ZN  F     OAI21_X1       1   1.4    12    18     344    (-,-) 
  cpuregs_reg[27][4]/D -       -      F     DFF_X1         1     -     -     0     344    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 748: VIOLATED (-136 ps) Setup Check with Pin cpuregs_reg[21][20]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[21][20]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -136                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175010/ZN -       A1->ZN F     NAND2_X2       1  4.1     8    15     235    (-,-) 
  add_1312_30_g7011/ZN   -       A->ZN  F     XNOR2_X2       1  6.0    12    38     273    (-,-) 
  g193756/ZN             -       A1->ZN R     NAND2_X4       2 12.5    13    20     293    (-,-) 
  g191698_dup/ZN         -       A1->ZN F     NAND2_X4       4 16.1    11    19     312    (-,-) 
  g193767/ZN             -       A->ZN  R     INV_X8        14 26.3    11    19     331    (-,-) 
  g187423/ZN             -       B1->ZN F     OAI21_X1       1  1.4    14    13     344    (-,-) 
  cpuregs_reg[21][20]/D  -       -      F     DFF_X1         1    -     -     0     344    (-,-) 
#------------------------------------------------------------------------------------------------



Path 749: VIOLATED (-136 ps) Setup Check with Pin cpuregs_reg[17][20]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[17][20]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -136                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175010/ZN -       A1->ZN F     NAND2_X2       1  4.1     8    15     235    (-,-) 
  add_1312_30_g7011/ZN   -       A->ZN  F     XNOR2_X2       1  6.0    12    38     273    (-,-) 
  g193756/ZN             -       A1->ZN R     NAND2_X4       2 12.5    13    20     293    (-,-) 
  g191698_dup/ZN         -       A1->ZN F     NAND2_X4       4 16.1    11    19     312    (-,-) 
  g193767/ZN             -       A->ZN  R     INV_X8        14 26.3    11    19     331    (-,-) 
  g159157/ZN             -       B1->ZN F     OAI21_X1       1  1.4    14    13     344    (-,-) 
  cpuregs_reg[17][20]/D  -       -      F     DFF_X1         1    -     -     0     344    (-,-) 
#------------------------------------------------------------------------------------------------



Path 750: VIOLATED (-136 ps) Setup Check with Pin cpuregs_reg[15][20]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[15][20]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -136                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189195/ZN            -       A1->ZN F     NAND4_X4       2  11.7    21    30     207    (-,-) 
  g189194/ZN            -       A1->ZN R     NOR2_X4        4  13.6    24    37     244    (-,-) 
  g161180/ZN            -       A1->ZN R     AND2_X4        2  13.3    12    38     283    (-,-) 
  g191396/ZN            -       A->ZN  F     INV_X8        62 106.0    15    25     308    (-,-) 
  g160181/ZN            -       A1->ZN R     NAND2_X1       1   2.0    10    18     326    (-,-) 
  g159126/ZN            -       A->ZN  F     OAI21_X1       1   1.4    13    18     344    (-,-) 
  cpuregs_reg[15][20]/D -       -      F     DFF_X1         1     -     -     0     344    (-,-) 
#------------------------------------------------------------------------------------------------



Path 751: VIOLATED (-136 ps) Setup Check with Pin cpuregs_reg[15][16]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[15][16]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -136                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189195/ZN            -       A1->ZN F     NAND4_X4       2  11.7    21    30     207    (-,-) 
  g189194/ZN            -       A1->ZN R     NOR2_X4        4  13.6    24    37     244    (-,-) 
  g161180/ZN            -       A1->ZN R     AND2_X4        2  13.3    12    38     283    (-,-) 
  g191396/ZN            -       A->ZN  F     INV_X8        62 106.0    15    25     308    (-,-) 
  g191395/ZN            -       A1->ZN R     NAND2_X1       1   2.0    10    18     326    (-,-) 
  g191394/ZN            -       A->ZN  F     OAI21_X1       1   1.4    13    18     344    (-,-) 
  cpuregs_reg[15][16]/D -       -      F     DFF_X1         1     -     -     0     344    (-,-) 
#------------------------------------------------------------------------------------------------



Path 752: VIOLATED (-136 ps) Setup Check with Pin cpuregs_reg[15][15]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[15][15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -136                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189195/ZN            -       A1->ZN F     NAND4_X4       2  11.7    21    30     207    (-,-) 
  g189194/ZN            -       A1->ZN R     NOR2_X4        4  13.6    24    37     244    (-,-) 
  g161180/ZN            -       A1->ZN R     AND2_X4        2  13.3    12    38     283    (-,-) 
  g191396/ZN            -       A->ZN  F     INV_X8        62 106.0    15    25     308    (-,-) 
  g160176/ZN            -       A1->ZN R     NAND2_X1       1   2.0    10    18     326    (-,-) 
  g159121/ZN            -       A->ZN  F     OAI21_X1       1   1.4    13    18     344    (-,-) 
  cpuregs_reg[15][15]/D -       -      F     DFF_X1         1     -     -     0     344    (-,-) 
#------------------------------------------------------------------------------------------------



Path 753: VIOLATED (-136 ps) Setup Check with Pin cpuregs_reg[15][13]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[15][13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -136                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189195/ZN            -       A1->ZN F     NAND4_X4       2  11.7    21    30     207    (-,-) 
  g189194/ZN            -       A1->ZN R     NOR2_X4        4  13.6    24    37     244    (-,-) 
  g161180/ZN            -       A1->ZN R     AND2_X4        2  13.3    12    38     283    (-,-) 
  g191396/ZN            -       A->ZN  F     INV_X8        62 106.0    15    25     308    (-,-) 
  g160174/ZN            -       A1->ZN R     NAND2_X1       1   2.0    10    18     326    (-,-) 
  g179775/ZN            -       A->ZN  F     OAI21_X1       1   1.4    13    18     344    (-,-) 
  cpuregs_reg[15][13]/D -       -      F     DFF_X1         1     -     -     0     344    (-,-) 
#------------------------------------------------------------------------------------------------



Path 754: VIOLATED (-136 ps) Setup Check with Pin cpuregs_reg[15][11]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[15][11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -136                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189195/ZN            -       A1->ZN F     NAND4_X4       2  11.7    21    30     207    (-,-) 
  g189194/ZN            -       A1->ZN R     NOR2_X4        4  13.6    24    37     244    (-,-) 
  g161180/ZN            -       A1->ZN R     AND2_X4        2  13.3    12    38     283    (-,-) 
  g191396/ZN            -       A->ZN  F     INV_X8        62 106.0    15    25     308    (-,-) 
  g160172/ZN            -       A1->ZN R     NAND2_X1       1   2.0    10    18     326    (-,-) 
  g183714/ZN            -       A->ZN  F     OAI21_X1       1   1.4    13    18     344    (-,-) 
  cpuregs_reg[15][11]/D -       -      F     DFF_X1         1     -     -     0     344    (-,-) 
#------------------------------------------------------------------------------------------------



Path 755: VIOLATED (-136 ps) Setup Check with Pin cpuregs_reg[15][10]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[15][10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -136                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189195/ZN            -       A1->ZN F     NAND4_X4       2  11.7    21    30     207    (-,-) 
  g189194/ZN            -       A1->ZN R     NOR2_X4        4  13.6    24    37     244    (-,-) 
  g161180/ZN            -       A1->ZN R     AND2_X4        2  13.3    12    38     283    (-,-) 
  g191396/ZN            -       A->ZN  F     INV_X8        62 106.0    15    25     308    (-,-) 
  g160171/ZN            -       A1->ZN R     NAND2_X1       1   2.0    10    18     326    (-,-) 
  g159116/ZN            -       A->ZN  F     OAI21_X1       1   1.4    13    18     344    (-,-) 
  cpuregs_reg[15][10]/D -       -      F     DFF_X1         1     -     -     0     344    (-,-) 
#------------------------------------------------------------------------------------------------



Path 756: VIOLATED (-136 ps) Setup Check with Pin cpuregs_reg[15][8]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[15][8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -136                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189195/ZN           -       A1->ZN F     NAND4_X4       2  11.7    21    30     207    (-,-) 
  g189194/ZN           -       A1->ZN R     NOR2_X4        4  13.6    24    37     244    (-,-) 
  g161180/ZN           -       A1->ZN R     AND2_X4        2  13.3    12    38     283    (-,-) 
  g191396/ZN           -       A->ZN  F     INV_X8        62 106.0    15    25     308    (-,-) 
  g160169/ZN           -       A1->ZN R     NAND2_X1       1   2.0    10    18     326    (-,-) 
  g182028/ZN           -       A->ZN  F     OAI21_X1       1   1.4    13    18     344    (-,-) 
  cpuregs_reg[15][8]/D -       -      F     DFF_X1         1     -     -     0     344    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 757: VIOLATED (-136 ps) Setup Check with Pin cpuregs_reg[15][7]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[15][7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -136                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189195/ZN           -       A1->ZN F     NAND4_X4       2  11.7    21    30     207    (-,-) 
  g189194/ZN           -       A1->ZN R     NOR2_X4        4  13.6    24    37     244    (-,-) 
  g161180/ZN           -       A1->ZN R     AND2_X4        2  13.3    12    38     283    (-,-) 
  g191396/ZN           -       A->ZN  F     INV_X8        62 106.0    15    25     308    (-,-) 
  g160168/ZN           -       A1->ZN R     NAND2_X1       1   2.0    10    18     326    (-,-) 
  g186061/ZN           -       A->ZN  F     OAI21_X1       1   1.4    13    18     344    (-,-) 
  cpuregs_reg[15][7]/D -       -      F     DFF_X1         1     -     -     0     344    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 758: VIOLATED (-136 ps) Setup Check with Pin cpuregs_reg[15][3]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[15][3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -136                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189195/ZN           -       A1->ZN F     NAND4_X4       2  11.7    21    30     207    (-,-) 
  g189194/ZN           -       A1->ZN R     NOR2_X4        4  13.6    24    37     244    (-,-) 
  g161180/ZN           -       A1->ZN R     AND2_X4        2  13.3    12    38     283    (-,-) 
  g191396/ZN           -       A->ZN  F     INV_X8        62 106.0    15    25     308    (-,-) 
  g160164/ZN           -       A1->ZN R     NAND2_X1       1   2.0    10    18     326    (-,-) 
  g189283/ZN           -       A->ZN  F     OAI21_X1       1   1.4    13    18     344    (-,-) 
  cpuregs_reg[15][3]/D -       -      F     DFF_X1         1     -     -     0     344    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 759: VIOLATED (-136 ps) Setup Check with Pin cpuregs_reg[15][2]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[15][2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -136                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189195/ZN           -       A1->ZN F     NAND4_X4       2  11.7    21    30     207    (-,-) 
  g189194/ZN           -       A1->ZN R     NOR2_X4        4  13.6    24    37     244    (-,-) 
  g161180/ZN           -       A1->ZN R     AND2_X4        2  13.3    12    38     283    (-,-) 
  g191396/ZN           -       A->ZN  F     INV_X8        62 106.0    15    25     308    (-,-) 
  g160163/ZN           -       A1->ZN R     NAND2_X1       1   2.0    10    18     326    (-,-) 
  g172809/ZN           -       A->ZN  F     OAI21_X1       1   1.4    13    18     344    (-,-) 
  cpuregs_reg[15][2]/D -       -      F     DFF_X1         1     -     -     0     344    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 760: VIOLATED (-136 ps) Setup Check with Pin cpuregs_reg[15][1]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[15][1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -136                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189195/ZN           -       A1->ZN F     NAND4_X4       2  11.7    21    30     207    (-,-) 
  g189194/ZN           -       A1->ZN R     NOR2_X4        4  13.6    24    37     244    (-,-) 
  g161180/ZN           -       A1->ZN R     AND2_X4        2  13.3    12    38     283    (-,-) 
  g191396/ZN           -       A->ZN  F     INV_X8        62 106.0    15    25     308    (-,-) 
  g160162/ZN           -       A1->ZN R     NAND2_X1       1   2.0    10    18     326    (-,-) 
  g172788/ZN           -       A->ZN  F     OAI21_X1       1   1.4    13    18     344    (-,-) 
  cpuregs_reg[15][1]/D -       -      F     DFF_X1         1     -     -     0     344    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 761: VIOLATED (-136 ps) Setup Check with Pin cpuregs_reg[11][20]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[11][20]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -136                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189195/ZN            -       A1->ZN F     NAND4_X4       2  11.7    21    30     207    (-,-) 
  g189194/ZN            -       A1->ZN R     NOR2_X4        4  13.6    24    37     244    (-,-) 
  g161192/ZN            -       A1->ZN R     AND2_X4        2  13.3    12    38     283    (-,-) 
  g190736/ZN            -       A->ZN  F     INV_X8        62 106.1    15    25     308    (-,-) 
  g190735/ZN            -       A1->ZN R     NAND2_X1       1   2.0    10    18     326    (-,-) 
  g190734/ZN            -       A->ZN  F     OAI21_X1       1   1.4    13    18     344    (-,-) 
  cpuregs_reg[11][20]/D -       -      F     DFF_X1         1     -     -     0     344    (-,-) 
#------------------------------------------------------------------------------------------------



Path 762: VIOLATED (-136 ps) Setup Check with Pin cpuregs_reg[11][16]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[11][16]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -136                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189195/ZN            -       A1->ZN F     NAND4_X4       2  11.7    21    30     207    (-,-) 
  g189194/ZN            -       A1->ZN R     NOR2_X4        4  13.6    24    37     244    (-,-) 
  g161192/ZN            -       A1->ZN R     AND2_X4        2  13.3    12    38     283    (-,-) 
  g190736/ZN            -       A->ZN  F     INV_X8        62 106.1    15    25     308    (-,-) 
  g160112/ZN            -       A1->ZN R     NAND2_X1       1   2.0    10    18     326    (-,-) 
  g185969/ZN            -       A->ZN  F     OAI21_X1       1   1.4    13    18     344    (-,-) 
  cpuregs_reg[11][16]/D -       -      F     DFF_X1         1     -     -     0     344    (-,-) 
#------------------------------------------------------------------------------------------------



Path 763: VIOLATED (-136 ps) Setup Check with Pin cpuregs_reg[11][15]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[11][15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -136                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189195/ZN            -       A1->ZN F     NAND4_X4       2  11.7    21    30     207    (-,-) 
  g189194/ZN            -       A1->ZN R     NOR2_X4        4  13.6    24    37     244    (-,-) 
  g161192/ZN            -       A1->ZN R     AND2_X4        2  13.3    12    38     283    (-,-) 
  g190736/ZN            -       A->ZN  F     INV_X8        62 106.1    15    25     308    (-,-) 
  g160111/ZN            -       A1->ZN R     NAND2_X1       1   2.0    10    18     326    (-,-) 
  g159031/ZN            -       A->ZN  F     OAI21_X1       1   1.4    13    18     344    (-,-) 
  cpuregs_reg[11][15]/D -       -      F     DFF_X1         1     -     -     0     344    (-,-) 
#------------------------------------------------------------------------------------------------



Path 764: VIOLATED (-136 ps) Setup Check with Pin cpuregs_reg[11][14]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[11][14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -136                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189195/ZN            -       A1->ZN F     NAND4_X4       2  11.7    21    30     207    (-,-) 
  g189194/ZN            -       A1->ZN R     NOR2_X4        4  13.6    24    37     244    (-,-) 
  g161192/ZN            -       A1->ZN R     AND2_X4        2  13.3    12    38     283    (-,-) 
  g190736/ZN            -       A->ZN  F     INV_X8        62 106.1    15    25     308    (-,-) 
  g160110/ZN            -       A1->ZN R     NAND2_X1       1   2.0    10    18     326    (-,-) 
  g159030/ZN            -       A->ZN  F     OAI21_X1       1   1.4    13    18     344    (-,-) 
  cpuregs_reg[11][14]/D -       -      F     DFF_X1         1     -     -     0     344    (-,-) 
#------------------------------------------------------------------------------------------------



Path 765: VIOLATED (-136 ps) Setup Check with Pin cpuregs_reg[11][13]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[11][13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -136                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189195/ZN            -       A1->ZN F     NAND4_X4       2  11.7    21    30     207    (-,-) 
  g189194/ZN            -       A1->ZN R     NOR2_X4        4  13.6    24    37     244    (-,-) 
  g161192/ZN            -       A1->ZN R     AND2_X4        2  13.3    12    38     283    (-,-) 
  g190736/ZN            -       A->ZN  F     INV_X8        62 106.1    15    25     308    (-,-) 
  g160109/ZN            -       A1->ZN R     NAND2_X1       1   2.0    10    18     326    (-,-) 
  g179774/ZN            -       A->ZN  F     OAI21_X1       1   1.4    13    18     344    (-,-) 
  cpuregs_reg[11][13]/D -       -      F     DFF_X1         1     -     -     0     344    (-,-) 
#------------------------------------------------------------------------------------------------



Path 766: VIOLATED (-136 ps) Setup Check with Pin cpuregs_reg[11][12]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[11][12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -136                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189195/ZN            -       A1->ZN F     NAND4_X4       2  11.7    21    30     207    (-,-) 
  g189194/ZN            -       A1->ZN R     NOR2_X4        4  13.6    24    37     244    (-,-) 
  g161192/ZN            -       A1->ZN R     AND2_X4        2  13.3    12    38     283    (-,-) 
  g190736/ZN            -       A->ZN  F     INV_X8        62 106.1    15    25     308    (-,-) 
  g160108/ZN            -       A1->ZN R     NAND2_X1       1   2.0    10    18     326    (-,-) 
  g159028/ZN            -       A->ZN  F     OAI21_X1       1   1.4    13    18     344    (-,-) 
  cpuregs_reg[11][12]/D -       -      F     DFF_X1         1     -     -     0     344    (-,-) 
#------------------------------------------------------------------------------------------------



Path 767: VIOLATED (-136 ps) Setup Check with Pin cpuregs_reg[11][9]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[11][9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -136                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189195/ZN           -       A1->ZN F     NAND4_X4       2  11.7    21    30     207    (-,-) 
  g189194/ZN           -       A1->ZN R     NOR2_X4        4  13.6    24    37     244    (-,-) 
  g161192/ZN           -       A1->ZN R     AND2_X4        2  13.3    12    38     283    (-,-) 
  g190736/ZN           -       A->ZN  F     INV_X8        62 106.1    15    25     308    (-,-) 
  g160105/ZN           -       A1->ZN R     NAND2_X1       1   2.0    10    18     326    (-,-) 
  g159025/ZN           -       A->ZN  F     OAI21_X1       1   1.4    13    18     344    (-,-) 
  cpuregs_reg[11][9]/D -       -      F     DFF_X1         1     -     -     0     344    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 768: VIOLATED (-136 ps) Setup Check with Pin cpuregs_reg[11][8]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[11][8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -136                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189195/ZN           -       A1->ZN F     NAND4_X4       2  11.7    21    30     207    (-,-) 
  g189194/ZN           -       A1->ZN R     NOR2_X4        4  13.6    24    37     244    (-,-) 
  g161192/ZN           -       A1->ZN R     AND2_X4        2  13.3    12    38     283    (-,-) 
  g190736/ZN           -       A->ZN  F     INV_X8        62 106.1    15    25     308    (-,-) 
  g160104/ZN           -       A1->ZN R     NAND2_X1       1   2.0    10    18     326    (-,-) 
  g178402/ZN           -       A->ZN  F     OAI21_X1       1   1.4    13    18     344    (-,-) 
  cpuregs_reg[11][8]/D -       -      F     DFF_X1         1     -     -     0     344    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 769: VIOLATED (-136 ps) Setup Check with Pin cpuregs_reg[11][7]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[11][7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -136                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189195/ZN           -       A1->ZN F     NAND4_X4       2  11.7    21    30     207    (-,-) 
  g189194/ZN           -       A1->ZN R     NOR2_X4        4  13.6    24    37     244    (-,-) 
  g161192/ZN           -       A1->ZN R     AND2_X4        2  13.3    12    38     283    (-,-) 
  g190736/ZN           -       A->ZN  F     INV_X8        62 106.1    15    25     308    (-,-) 
  g160102/ZN           -       A1->ZN R     NAND2_X1       1   2.0    10    18     326    (-,-) 
  g186058/ZN           -       A->ZN  F     OAI21_X1       1   1.4    13    18     344    (-,-) 
  cpuregs_reg[11][7]/D -       -      F     DFF_X1         1     -     -     0     344    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 770: VIOLATED (-136 ps) Setup Check with Pin cpuregs_reg[11][4]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[11][4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -136                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189195/ZN           -       A1->ZN F     NAND4_X4       2  11.7    21    30     207    (-,-) 
  g189194/ZN           -       A1->ZN R     NOR2_X4        4  13.6    24    37     244    (-,-) 
  g161192/ZN           -       A1->ZN R     AND2_X4        2  13.3    12    38     283    (-,-) 
  g190736/ZN           -       A->ZN  F     INV_X8        62 106.1    15    25     308    (-,-) 
  g160482/ZN           -       A1->ZN R     NAND2_X1       1   2.0    10    18     326    (-,-) 
  g159534/ZN           -       A->ZN  F     OAI21_X1       1   1.4    13    18     344    (-,-) 
  cpuregs_reg[11][4]/D -       -      F     DFF_X1         1     -     -     0     344    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 771: VIOLATED (-136 ps) Setup Check with Pin cpuregs_reg[11][3]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[11][3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -136                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189195/ZN           -       A1->ZN F     NAND4_X4       2  11.7    21    30     207    (-,-) 
  g189194/ZN           -       A1->ZN R     NOR2_X4        4  13.6    24    37     244    (-,-) 
  g161192/ZN           -       A1->ZN R     AND2_X4        2  13.3    12    38     283    (-,-) 
  g190736/ZN           -       A->ZN  F     INV_X8        62 106.1    15    25     308    (-,-) 
  g160481/ZN           -       A1->ZN R     NAND2_X1       1   2.0    10    18     326    (-,-) 
  g178477/ZN           -       A->ZN  F     OAI21_X1       1   1.4    13    18     344    (-,-) 
  cpuregs_reg[11][3]/D -       -      F     DFF_X1         1     -     -     0     344    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 772: VIOLATED (-136 ps) Setup Check with Pin cpuregs_reg[11][2]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[11][2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -136                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189195/ZN           -       A1->ZN F     NAND4_X4       2  11.7    21    30     207    (-,-) 
  g189194/ZN           -       A1->ZN R     NOR2_X4        4  13.6    24    37     244    (-,-) 
  g161192/ZN           -       A1->ZN R     AND2_X4        2  13.3    12    38     283    (-,-) 
  g190736/ZN           -       A->ZN  F     INV_X8        62 106.1    15    25     308    (-,-) 
  g160480/ZN           -       A1->ZN R     NAND2_X1       1   2.0    10    18     326    (-,-) 
  g178332/ZN           -       A->ZN  F     OAI21_X1       1   1.4    13    18     344    (-,-) 
  cpuregs_reg[11][2]/D -       -      F     DFF_X1         1     -     -     0     344    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 773: VIOLATED (-136 ps) Setup Check with Pin cpuregs_reg[11][1]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[11][1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -136                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189195/ZN           -       A1->ZN F     NAND4_X4       2  11.7    21    30     207    (-,-) 
  g189194/ZN           -       A1->ZN R     NOR2_X4        4  13.6    24    37     244    (-,-) 
  g161192/ZN           -       A1->ZN R     AND2_X4        2  13.3    12    38     283    (-,-) 
  g190736/ZN           -       A->ZN  F     INV_X8        62 106.1    15    25     308    (-,-) 
  g160479/ZN           -       A1->ZN R     NAND2_X1       1   2.0    10    18     326    (-,-) 
  g178306/ZN           -       A->ZN  F     OAI21_X1       1   1.4    13    18     344    (-,-) 
  cpuregs_reg[11][1]/D -       -      F     DFF_X1         1     -     -     0     344    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 774: VIOLATED (-136 ps) Setup Check with Pin cpuregs_reg[5][20]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[5][20]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -136                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175010/ZN -       A1->ZN F     NAND2_X2       1  4.1     8    15     235    (-,-) 
  add_1312_30_g7011/ZN   -       A->ZN  F     XNOR2_X2       1  6.0    12    38     273    (-,-) 
  g193756/ZN             -       A1->ZN R     NAND2_X4       2 12.5    13    20     293    (-,-) 
  g191698_dup/ZN         -       A1->ZN F     NAND2_X4       4 16.1    11    19     312    (-,-) 
  g193767/ZN             -       A->ZN  R     INV_X8        14 26.3    11    19     331    (-,-) 
  g187425/ZN             -       B1->ZN F     OAI21_X1       1  1.4    14    13     344    (-,-) 
  cpuregs_reg[5][20]/D   -       -      F     DFF_X1         1    -     -     0     344    (-,-) 
#------------------------------------------------------------------------------------------------



Path 775: VIOLATED (-136 ps) Setup Check with Pin cpuregs_reg[4][13]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     352                  
             Slack:=    -136                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1  6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3 15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4 18.0    16    23     177    (-,-) 
  g179858/ZN           -       A1->ZN F     NAND4_X2       1  6.0    22    31     208    (-,-) 
  g194859/ZN           -       A->ZN  R     INV_X4         5 28.0    20    33     241    (-,-) 
  g173867/ZN           -       A1->ZN F     NAND3_X2       1  6.0    15    26     267    (-,-) 
  fopt194974/ZN        -       A->ZN  R     INV_X4         2 18.6    14    24     290    (-,-) 
  fopt194978/ZN        -       A->ZN  F     INV_X8        22 56.4    10    18     308    (-,-) 
  fopt194996/ZN        -       A->ZN  R     INV_X2         2  3.8     8    14     322    (-,-) 
  g160784/ZN           -       A1->ZN F     NAND2_X1       1  1.8     7    12     334    (-,-) 
  g186120/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    18     352    (-,-) 
  cpuregs_reg[4][13]/D -       -      R     DFF_X1         1    -     -     0     352    (-,-) 
#----------------------------------------------------------------------------------------------



Path 776: VIOLATED (-136 ps) Setup Check with Pin cpuregs_reg[31][5]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[31][5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -136                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189195/ZN           -       A1->ZN F     NAND4_X4       2  11.7    21    30     207    (-,-) 
  g189194/ZN           -       A1->ZN R     NOR2_X4        4  13.6    24    37     244    (-,-) 
  g193289/ZN           -       A1->ZN R     AND2_X4        2  14.1    12    39     284    (-,-) 
  g193288/ZN           -       A->ZN  F     INV_X8        61 104.2    15    25     308    (-,-) 
  g160452/ZN           -       A1->ZN R     NAND2_X1       1   2.0    10    18     327    (-,-) 
  g159445/ZN           -       A->ZN  F     OAI21_X1       1   1.4    12    18     344    (-,-) 
  cpuregs_reg[31][5]/D -       -      F     DFF_X1         1     -     -     0     344    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 777: VIOLATED (-136 ps) Setup Check with Pin cpuregs_reg[29][20]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[29][20]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -136                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175010/ZN -       A1->ZN F     NAND2_X2       1  4.1     8    15     235    (-,-) 
  add_1312_30_g7011/ZN   -       A->ZN  F     XNOR2_X2       1  6.0    12    38     273    (-,-) 
  g193756/ZN             -       A1->ZN R     NAND2_X4       2 12.5    13    20     293    (-,-) 
  g191698_dup/ZN         -       A1->ZN F     NAND2_X4       4 16.1    11    19     312    (-,-) 
  g193767/ZN             -       A->ZN  R     INV_X8        14 26.3    11    19     331    (-,-) 
  g158893__187421/ZN     -       B1->ZN F     OAI21_X1       1  1.4    13    13     344    (-,-) 
  cpuregs_reg[29][20]/D  -       -      F     DFF_X1         1    -     -     0     344    (-,-) 
#------------------------------------------------------------------------------------------------



Path 778: VIOLATED (-136 ps) Setup Check with Pin cpuregs_reg[27][5]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[27][5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -136                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189195/ZN           -       A1->ZN F     NAND4_X4       2  11.7    21    30     207    (-,-) 
  g189194/ZN           -       A1->ZN R     NOR2_X4        4  13.6    24    37     244    (-,-) 
  g194703/ZN           -       A1->ZN R     AND2_X4        2  14.1    12    39     284    (-,-) 
  g194702/ZN           -       A->ZN  F     INV_X8        61 104.1    15    25     308    (-,-) 
  g160358/ZN           -       A1->ZN R     NAND2_X1       1   2.0    10    18     327    (-,-) 
  g159351/ZN           -       A->ZN  F     OAI21_X1       1   1.4    12    18     344    (-,-) 
  cpuregs_reg[27][5]/D -       -      F     DFF_X1         1     -     -     0     344    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 779: VIOLATED (-136 ps) Setup Check with Pin cpuregs_reg[25][20]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[25][20]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -136                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175010/ZN -       A1->ZN F     NAND2_X2       1  4.1     8    15     235    (-,-) 
  add_1312_30_g7011/ZN   -       A->ZN  F     XNOR2_X2       1  6.0    12    38     273    (-,-) 
  g193756/ZN             -       A1->ZN R     NAND2_X4       2 12.5    13    20     293    (-,-) 
  g191698_dup/ZN         -       A1->ZN F     NAND2_X4       4 16.1    11    19     312    (-,-) 
  g193767/ZN             -       A->ZN  R     INV_X8        14 26.3    11    19     331    (-,-) 
  g187428/ZN             -       B1->ZN F     OAI21_X1       1  1.4    13    13     344    (-,-) 
  cpuregs_reg[25][20]/D  -       -      F     DFF_X1         1    -     -     0     344    (-,-) 
#------------------------------------------------------------------------------------------------



Path 780: VIOLATED (-136 ps) Setup Check with Pin cpuregs_reg[23][20]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[23][20]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -136                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175010/ZN -       A1->ZN F     NAND2_X2       1  4.1     8    15     235    (-,-) 
  add_1312_30_g7011/ZN   -       A->ZN  F     XNOR2_X2       1  6.0    12    38     273    (-,-) 
  g193756/ZN             -       A1->ZN R     NAND2_X4       2 12.5    13    20     293    (-,-) 
  g191698_dup/ZN         -       A1->ZN F     NAND2_X4       4 16.1    11    19     312    (-,-) 
  g193767/ZN             -       A->ZN  R     INV_X8        14 26.3    11    19     331    (-,-) 
  g190749/ZN             -       B1->ZN F     OAI21_X1       1  1.4    13    13     344    (-,-) 
  cpuregs_reg[23][20]/D  -       -      F     DFF_X1         1    -     -     0     344    (-,-) 
#------------------------------------------------------------------------------------------------



Path 781: VIOLATED (-136 ps) Setup Check with Pin cpuregs_reg[19][24]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[19][24]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -136                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189195/ZN            -       A1->ZN F     NAND4_X4       2  11.7    21    30     207    (-,-) 
  g189197/ZN            -       A1->ZN R     NOR2_X4        4  13.5    24    37     244    (-,-) 
  g161193/ZN            -       A1->ZN R     AND2_X4        2  13.3    12    38     283    (-,-) 
  g190746/ZN            -       A->ZN  F     INV_X8        62 105.9    15    25     308    (-,-) 
  g160248/ZN            -       A1->ZN R     NAND2_X1       1   2.0    10    18     326    (-,-) 
  g159190/ZN            -       A->ZN  F     OAI21_X1       1   1.4    13    18     344    (-,-) 
  cpuregs_reg[19][24]/D -       -      F     DFF_X1         1     -     -     0     344    (-,-) 
#------------------------------------------------------------------------------------------------



Path 782: VIOLATED (-136 ps) Setup Check with Pin cpuregs_reg[19][20]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[19][20]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -136                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175010/ZN -       A1->ZN F     NAND2_X2       1  4.1     8    15     235    (-,-) 
  add_1312_30_g7011/ZN   -       A->ZN  F     XNOR2_X2       1  6.0    12    38     273    (-,-) 
  g193756/ZN             -       A1->ZN R     NAND2_X4       2 12.5    13    20     293    (-,-) 
  g191698_dup/ZN         -       A1->ZN F     NAND2_X4       4 16.1    11    19     312    (-,-) 
  g193767/ZN             -       A->ZN  R     INV_X8        14 26.3    11    19     331    (-,-) 
  g190744/ZN             -       B1->ZN F     OAI21_X1       1  1.4    13    13     344    (-,-) 
  cpuregs_reg[19][20]/D  -       -      F     DFF_X1         1    -     -     0     344    (-,-) 
#------------------------------------------------------------------------------------------------



Path 783: VIOLATED (-136 ps) Setup Check with Pin cpuregs_reg[19][16]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[19][16]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -136                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189195/ZN            -       A1->ZN F     NAND4_X4       2  11.7    21    30     207    (-,-) 
  g189197/ZN            -       A1->ZN R     NOR2_X4        4  13.5    24    37     244    (-,-) 
  g161193/ZN            -       A1->ZN R     AND2_X4        2  13.3    12    38     283    (-,-) 
  g190746/ZN            -       A->ZN  F     INV_X8        62 105.9    15    25     308    (-,-) 
  g160240/ZN            -       A1->ZN R     NAND2_X1       1   2.0    10    18     326    (-,-) 
  g159182/ZN            -       A->ZN  F     OAI21_X1       1   1.4    13    18     344    (-,-) 
  cpuregs_reg[19][16]/D -       -      F     DFF_X1         1     -     -     0     344    (-,-) 
#------------------------------------------------------------------------------------------------



Path 784: VIOLATED (-136 ps) Setup Check with Pin cpuregs_reg[19][14]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[19][14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -136                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189195/ZN            -       A1->ZN F     NAND4_X4       2  11.7    21    30     207    (-,-) 
  g189197/ZN            -       A1->ZN R     NOR2_X4        4  13.5    24    37     244    (-,-) 
  g161193/ZN            -       A1->ZN R     AND2_X4        2  13.3    12    38     283    (-,-) 
  g190746/ZN            -       A->ZN  F     INV_X8        62 105.9    15    25     308    (-,-) 
  g160238/ZN            -       A1->ZN R     NAND2_X1       1   2.0    10    18     326    (-,-) 
  g159180/ZN            -       A->ZN  F     OAI21_X1       1   1.4    13    18     344    (-,-) 
  cpuregs_reg[19][14]/D -       -      F     DFF_X1         1     -     -     0     344    (-,-) 
#------------------------------------------------------------------------------------------------



Path 785: VIOLATED (-136 ps) Setup Check with Pin cpuregs_reg[19][13]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[19][13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -136                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189195/ZN            -       A1->ZN F     NAND4_X4       2  11.7    21    30     207    (-,-) 
  g189197/ZN            -       A1->ZN R     NOR2_X4        4  13.5    24    37     244    (-,-) 
  g161193/ZN            -       A1->ZN R     AND2_X4        2  13.3    12    38     283    (-,-) 
  g190746/ZN            -       A->ZN  F     INV_X8        62 105.9    15    25     308    (-,-) 
  g160237/ZN            -       A1->ZN R     NAND2_X1       1   2.0    10    18     326    (-,-) 
  g179768/ZN            -       A->ZN  F     OAI21_X1       1   1.4    13    18     344    (-,-) 
  cpuregs_reg[19][13]/D -       -      F     DFF_X1         1     -     -     0     344    (-,-) 
#------------------------------------------------------------------------------------------------



Path 786: VIOLATED (-136 ps) Setup Check with Pin cpuregs_reg[19][12]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[19][12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -136                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189195/ZN            -       A1->ZN F     NAND4_X4       2  11.7    21    30     207    (-,-) 
  g189197/ZN            -       A1->ZN R     NOR2_X4        4  13.5    24    37     244    (-,-) 
  g161193/ZN            -       A1->ZN R     AND2_X4        2  13.3    12    38     283    (-,-) 
  g190746/ZN            -       A->ZN  F     INV_X8        62 105.9    15    25     308    (-,-) 
  g160236/ZN            -       A1->ZN R     NAND2_X1       1   2.0    10    18     326    (-,-) 
  g159178/ZN            -       A->ZN  F     OAI21_X1       1   1.4    13    18     344    (-,-) 
  cpuregs_reg[19][12]/D -       -      F     DFF_X1         1     -     -     0     344    (-,-) 
#------------------------------------------------------------------------------------------------



Path 787: VIOLATED (-136 ps) Setup Check with Pin cpuregs_reg[19][10]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[19][10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -136                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189195/ZN            -       A1->ZN F     NAND4_X4       2  11.7    21    30     207    (-,-) 
  g189197/ZN            -       A1->ZN R     NOR2_X4        4  13.5    24    37     244    (-,-) 
  g161193/ZN            -       A1->ZN R     AND2_X4        2  13.3    12    38     283    (-,-) 
  g190746/ZN            -       A->ZN  F     INV_X8        62 105.9    15    25     308    (-,-) 
  g160234/ZN            -       A1->ZN R     NAND2_X1       1   2.0    10    18     326    (-,-) 
  g159176/ZN            -       A->ZN  F     OAI21_X1       1   1.4    13    18     344    (-,-) 
  cpuregs_reg[19][10]/D -       -      F     DFF_X1         1     -     -     0     344    (-,-) 
#------------------------------------------------------------------------------------------------



Path 788: VIOLATED (-136 ps) Setup Check with Pin cpuregs_reg[19][8]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[19][8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -136                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189195/ZN           -       A1->ZN F     NAND4_X4       2  11.7    21    30     207    (-,-) 
  g189197/ZN           -       A1->ZN R     NOR2_X4        4  13.5    24    37     244    (-,-) 
  g161193/ZN           -       A1->ZN R     AND2_X4        2  13.3    12    38     283    (-,-) 
  g190746/ZN           -       A->ZN  F     INV_X8        62 105.9    15    25     308    (-,-) 
  g160232/ZN           -       A1->ZN R     NAND2_X1       1   2.0    10    18     326    (-,-) 
  g182031/ZN           -       A->ZN  F     OAI21_X1       1   1.4    13    18     344    (-,-) 
  cpuregs_reg[19][8]/D -       -      F     DFF_X1         1     -     -     0     344    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 789: VIOLATED (-136 ps) Setup Check with Pin cpuregs_reg[19][4]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[19][4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -136                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189195/ZN           -       A1->ZN F     NAND4_X4       2  11.7    21    30     207    (-,-) 
  g189197/ZN           -       A1->ZN R     NOR2_X4        4  13.5    24    37     244    (-,-) 
  g161193/ZN           -       A1->ZN R     AND2_X4        2  13.3    12    38     283    (-,-) 
  g190746/ZN           -       A->ZN  F     INV_X8        62 105.9    15    25     308    (-,-) 
  g160228/ZN           -       A1->ZN R     NAND2_X1       1   2.0    10    18     326    (-,-) 
  g159171/ZN           -       A->ZN  F     OAI21_X1       1   1.4    13    18     344    (-,-) 
  cpuregs_reg[19][4]/D -       -      F     DFF_X1         1     -     -     0     344    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 790: VIOLATED (-136 ps) Setup Check with Pin cpuregs_reg[19][3]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[19][3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -136                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189195/ZN           -       A1->ZN F     NAND4_X4       2  11.7    21    30     207    (-,-) 
  g189197/ZN           -       A1->ZN R     NOR2_X4        4  13.5    24    37     244    (-,-) 
  g161193/ZN           -       A1->ZN R     AND2_X4        2  13.3    12    38     283    (-,-) 
  g190746/ZN           -       A->ZN  F     INV_X8        62 105.9    15    25     308    (-,-) 
  g160227/ZN           -       A1->ZN R     NAND2_X1       1   2.0    10    18     326    (-,-) 
  g189282/ZN           -       A->ZN  F     OAI21_X1       1   1.4    13    18     344    (-,-) 
  cpuregs_reg[19][3]/D -       -      F     DFF_X1         1     -     -     0     344    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 791: VIOLATED (-136 ps) Setup Check with Pin cpuregs_reg[19][2]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[19][2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -136                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189195/ZN           -       A1->ZN F     NAND4_X4       2  11.7    21    30     207    (-,-) 
  g189197/ZN           -       A1->ZN R     NOR2_X4        4  13.5    24    37     244    (-,-) 
  g161193/ZN           -       A1->ZN R     AND2_X4        2  13.3    12    38     283    (-,-) 
  g190746/ZN           -       A->ZN  F     INV_X8        62 105.9    15    25     308    (-,-) 
  g160226/ZN           -       A1->ZN R     NAND2_X1       1   2.0    10    18     326    (-,-) 
  g185766/ZN           -       A->ZN  F     OAI21_X1       1   1.4    13    18     344    (-,-) 
  cpuregs_reg[19][2]/D -       -      F     DFF_X1         1     -     -     0     344    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 792: VIOLATED (-136 ps) Setup Check with Pin cpuregs_reg[13][20]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[13][20]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -136                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175010/ZN -       A1->ZN F     NAND2_X2       1  4.1     8    15     235    (-,-) 
  add_1312_30_g7011/ZN   -       A->ZN  F     XNOR2_X2       1  6.0    12    38     273    (-,-) 
  g193756/ZN             -       A1->ZN R     NAND2_X4       2 12.5    13    20     293    (-,-) 
  g191698_dup/ZN         -       A1->ZN F     NAND2_X4       4 16.1    11    19     312    (-,-) 
  g193767/ZN             -       A->ZN  R     INV_X8        14 26.3    11    19     331    (-,-) 
  g190739/ZN             -       B1->ZN F     OAI21_X1       1  1.4    13    13     344    (-,-) 
  cpuregs_reg[13][20]/D  -       -      F     DFF_X1         1    -     -     0     344    (-,-) 
#------------------------------------------------------------------------------------------------



Path 793: VIOLATED (-136 ps) Setup Check with Pin cpuregs_reg[31][11]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[31][11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -136                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189195/ZN            -       A1->ZN F     NAND4_X4       2  11.7    21    30     207    (-,-) 
  g189194/ZN            -       A1->ZN R     NOR2_X4        4  13.6    24    37     244    (-,-) 
  g193289/ZN            -       A1->ZN R     AND2_X4        2  14.1    12    39     284    (-,-) 
  g193288/ZN            -       A->ZN  F     INV_X8        61 104.2    15    25     308    (-,-) 
  g160458/ZN            -       A1->ZN R     NAND2_X1       1   2.0    10    18     327    (-,-) 
  g183712/ZN            -       A->ZN  F     OAI21_X1       1   1.4    12    18     344    (-,-) 
  cpuregs_reg[31][11]/D -       -      F     DFF_X1         1     -     -     0     344    (-,-) 
#------------------------------------------------------------------------------------------------



Path 794: VIOLATED (-136 ps) Setup Check with Pin cpuregs_reg[31][10]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[31][10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -136                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189195/ZN            -       A1->ZN F     NAND4_X4       2  11.7    21    30     207    (-,-) 
  g189194/ZN            -       A1->ZN R     NOR2_X4        4  13.6    24    37     244    (-,-) 
  g193289/ZN            -       A1->ZN R     AND2_X4        2  14.1    12    39     284    (-,-) 
  g193288/ZN            -       A->ZN  F     INV_X8        61 104.2    15    25     308    (-,-) 
  g160457/ZN            -       A1->ZN R     NAND2_X1       1   2.0    10    18     327    (-,-) 
  g159450/ZN            -       A->ZN  F     OAI21_X1       1   1.4    12    18     344    (-,-) 
  cpuregs_reg[31][10]/D -       -      F     DFF_X1         1     -     -     0     344    (-,-) 
#------------------------------------------------------------------------------------------------



Path 795: VIOLATED (-136 ps) Setup Check with Pin cpuregs_reg[31][9]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[31][9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -136                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189195/ZN           -       A1->ZN F     NAND4_X4       2  11.7    21    30     207    (-,-) 
  g189194/ZN           -       A1->ZN R     NOR2_X4        4  13.6    24    37     244    (-,-) 
  g193289/ZN           -       A1->ZN R     AND2_X4        2  14.1    12    39     284    (-,-) 
  g193288/ZN           -       A->ZN  F     INV_X8        61 104.2    15    25     308    (-,-) 
  g160456/ZN           -       A1->ZN R     NAND2_X1       1   2.0    10    18     327    (-,-) 
  g159449/ZN           -       A->ZN  F     OAI21_X1       1   1.4    12    18     344    (-,-) 
  cpuregs_reg[31][9]/D -       -      F     DFF_X1         1     -     -     0     344    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 796: VIOLATED (-136 ps) Setup Check with Pin cpuregs_reg[31][6]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[31][6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -136                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189195/ZN           -       A1->ZN F     NAND4_X4       2  11.7    21    30     207    (-,-) 
  g189194/ZN           -       A1->ZN R     NOR2_X4        4  13.6    24    37     244    (-,-) 
  g193289/ZN           -       A1->ZN R     AND2_X4        2  14.1    12    39     284    (-,-) 
  g193288/ZN           -       A->ZN  F     INV_X8        61 104.2    15    25     308    (-,-) 
  g160453/ZN           -       A1->ZN R     NAND2_X1       1   2.0    10    18     327    (-,-) 
  g159446/ZN           -       A->ZN  F     OAI21_X1       1   1.4    12    18     344    (-,-) 
  cpuregs_reg[31][6]/D -       -      F     DFF_X1         1     -     -     0     344    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 797: VIOLATED (-136 ps) Setup Check with Pin cpuregs_reg[31][3]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[31][3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -136                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189195/ZN           -       A1->ZN F     NAND4_X4       2  11.7    21    30     207    (-,-) 
  g189194/ZN           -       A1->ZN R     NOR2_X4        4  13.6    24    37     244    (-,-) 
  g193289/ZN           -       A1->ZN R     AND2_X4        2  14.1    12    39     284    (-,-) 
  g193288/ZN           -       A->ZN  F     INV_X8        61 104.2    15    25     308    (-,-) 
  g160450/ZN           -       A1->ZN R     NAND2_X1       1   2.0    10    18     327    (-,-) 
  g189273/ZN           -       A->ZN  F     OAI21_X1       1   1.4    12    18     344    (-,-) 
  cpuregs_reg[31][3]/D -       -      F     DFF_X1         1     -     -     0     344    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 798: VIOLATED (-136 ps) Setup Check with Pin cpuregs_reg[29][24]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[29][24]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     352                  
             Slack:=    -136                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175028/ZN -       A1->ZN F     NAND2_X2       1  4.1     8    15     235    (-,-) 
  add_1312_30_g179429/ZN -       A->ZN  R     XNOR2_X2       2  9.6    33    43     278    (-,-) 
  g195036/ZN             -       A1->ZN F     NAND2_X4       3 10.8    13    21     298    (-,-) 
  g193695_dup/ZN         -       A1->ZN R     NAND2_X4       3 10.2    11    19     317    (-,-) 
  fopt195045/ZN          -       A->ZN  F     INV_X4         8 13.5     6    11     328    (-,-) 
  g158885__4296/ZN       -       B1->ZN R     OAI21_X1       1  1.4    17    24     352    (-,-) 
  cpuregs_reg[29][24]/D  -       -      R     DFF_X1         1    -     -     0     352    (-,-) 
#------------------------------------------------------------------------------------------------



Path 799: VIOLATED (-136 ps) Setup Check with Pin cpuregs_reg[29][13]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[3]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[29][13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     352                  
             Slack:=    -136                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[3]/Q        -       CK->Q  R     DFF_X1         5 11.7    30   107     107    (-,-) 
  add_1312_30_g183870/ZN -       A2->ZN F     NAND2_X2       3  8.6    13    24     131    (-,-) 
  add_1312_30_g183872/ZN -       A->ZN  R     INV_X2         2  5.1    10    17     148    (-,-) 
  g183871/ZN             -       A1->ZN F     NAND3_X2       1  6.0    14    22     170    (-,-) 
  g179586/ZN             -       A->ZN  R     INV_X4         8 15.2    12    21     191    (-,-) 
  add_1312_30_g7050/ZN   -       A->ZN  F     INV_X1         1  3.0     6    10     202    (-,-) 
  add_1312_30_g7038/ZN   -       A1->ZN R     NOR2_X2        1  4.3    18    24     226    (-,-) 
  add_1312_30_g193715/ZN -       A->ZN  R     XNOR2_X2       1  6.7    26    43     269    (-,-) 
  g193713/ZN             -       B1->ZN F     AOI21_X4       3 16.0    14    24     293    (-,-) 
  g193717/ZN             -       A->ZN  R     INV_X8        18 36.8    14    24     317    (-,-) 
  g179769/ZN             -       A->ZN  F     INV_X4         7 11.8     6    11     328    (-,-) 
  g158904__179771/ZN     -       B1->ZN R     OAI21_X1       1  1.4    17    24     352    (-,-) 
  cpuregs_reg[29][13]/D  -       -      R     DFF_X1         1    -     -     0     352    (-,-) 
#------------------------------------------------------------------------------------------------



Path 800: VIOLATED (-136 ps) Setup Check with Pin cpuregs_reg[27][14]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[27][14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -136                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189195/ZN            -       A1->ZN F     NAND4_X4       2  11.7    21    30     207    (-,-) 
  g189194/ZN            -       A1->ZN R     NOR2_X4        4  13.6    24    37     244    (-,-) 
  g194703/ZN            -       A1->ZN R     AND2_X4        2  14.1    12    39     284    (-,-) 
  g194702/ZN            -       A->ZN  F     INV_X8        61 104.1    15    25     308    (-,-) 
  g160367/ZN            -       A1->ZN R     NAND2_X1       1   2.0    10    18     327    (-,-) 
  g159360/ZN            -       A->ZN  F     OAI21_X1       1   1.4    12    18     344    (-,-) 
  cpuregs_reg[27][14]/D -       -      F     DFF_X1         1     -     -     0     344    (-,-) 
#------------------------------------------------------------------------------------------------



Path 801: VIOLATED (-136 ps) Setup Check with Pin cpuregs_reg[27][11]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[27][11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -136                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189195/ZN            -       A1->ZN F     NAND4_X4       2  11.7    21    30     207    (-,-) 
  g189194/ZN            -       A1->ZN R     NOR2_X4        4  13.6    24    37     244    (-,-) 
  g194703/ZN            -       A1->ZN R     AND2_X4        2  14.1    12    39     284    (-,-) 
  g194702/ZN            -       A->ZN  F     INV_X8        61 104.1    15    25     308    (-,-) 
  g160364/ZN            -       A1->ZN R     NAND2_X1       1   2.0    10    18     327    (-,-) 
  g183713/ZN            -       A->ZN  F     OAI21_X1       1   1.4    12    18     344    (-,-) 
  cpuregs_reg[27][11]/D -       -      F     DFF_X1         1     -     -     0     344    (-,-) 
#------------------------------------------------------------------------------------------------



Path 802: VIOLATED (-136 ps) Setup Check with Pin cpuregs_reg[27][8]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[27][8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -136                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189195/ZN           -       A1->ZN F     NAND4_X4       2  11.7    21    30     207    (-,-) 
  g189194/ZN           -       A1->ZN R     NOR2_X4        4  13.6    24    37     244    (-,-) 
  g194703/ZN           -       A1->ZN R     AND2_X4        2  14.1    12    39     284    (-,-) 
  g194702/ZN           -       A->ZN  F     INV_X8        61 104.1    15    25     308    (-,-) 
  g160361/ZN           -       A1->ZN R     NAND2_X1       1   2.0    10    18     327    (-,-) 
  g194317/ZN           -       A->ZN  F     OAI21_X1       1   1.4    12    18     344    (-,-) 
  cpuregs_reg[27][8]/D -       -      F     DFF_X1         1     -     -     0     344    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 803: VIOLATED (-136 ps) Setup Check with Pin cpuregs_reg[27][6]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[27][6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -136                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189195/ZN           -       A1->ZN F     NAND4_X4       2  11.7    21    30     207    (-,-) 
  g189194/ZN           -       A1->ZN R     NOR2_X4        4  13.6    24    37     244    (-,-) 
  g194703/ZN           -       A1->ZN R     AND2_X4        2  14.1    12    39     284    (-,-) 
  g194702/ZN           -       A->ZN  F     INV_X8        61 104.1    15    25     308    (-,-) 
  g160359/ZN           -       A1->ZN R     NAND2_X1       1   2.0    10    18     327    (-,-) 
  g159352/ZN           -       A->ZN  F     OAI21_X1       1   1.4    12    18     344    (-,-) 
  cpuregs_reg[27][6]/D -       -      F     DFF_X1         1     -     -     0     344    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 804: VIOLATED (-136 ps) Setup Check with Pin cpuregs_reg[27][3]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[27][3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -136                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189195/ZN           -       A1->ZN F     NAND4_X4       2  11.7    21    30     207    (-,-) 
  g189194/ZN           -       A1->ZN R     NOR2_X4        4  13.6    24    37     244    (-,-) 
  g194703/ZN           -       A1->ZN R     AND2_X4        2  14.1    12    39     284    (-,-) 
  g194702/ZN           -       A->ZN  F     INV_X8        61 104.1    15    25     308    (-,-) 
  g160356/ZN           -       A1->ZN R     NAND2_X1       1   2.0    10    18     327    (-,-) 
  g189278/ZN           -       A->ZN  F     OAI21_X1       1   1.4    12    18     344    (-,-) 
  cpuregs_reg[27][3]/D -       -      F     DFF_X1         1     -     -     0     344    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 805: VIOLATED (-136 ps) Setup Check with Pin cpuregs_reg[25][24]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][24]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     352                  
             Slack:=    -136                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175028/ZN -       A1->ZN F     NAND2_X2       1  4.1     8    15     235    (-,-) 
  add_1312_30_g179429/ZN -       A->ZN  R     XNOR2_X2       2  9.6    33    43     278    (-,-) 
  g195036/ZN             -       A1->ZN F     NAND2_X4       3 10.8    13    21     298    (-,-) 
  g193695_dup/ZN         -       A1->ZN R     NAND2_X4       3 10.2    11    19     317    (-,-) 
  fopt195045/ZN          -       A->ZN  F     INV_X4         8 13.5     6    11     328    (-,-) 
  g159304/ZN             -       B1->ZN R     OAI21_X1       1  1.4    17    24     352    (-,-) 
  cpuregs_reg[25][24]/D  -       -      R     DFF_X1         1    -     -     0     352    (-,-) 
#------------------------------------------------------------------------------------------------



Path 806: VIOLATED (-136 ps) Setup Check with Pin cpuregs_reg[23][24]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][24]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     352                  
             Slack:=    -136                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175028/ZN -       A1->ZN F     NAND2_X2       1  4.1     8    15     235    (-,-) 
  add_1312_30_g179429/ZN -       A->ZN  R     XNOR2_X2       2  9.6    33    43     278    (-,-) 
  g195036/ZN             -       A1->ZN F     NAND2_X4       3 10.8    13    21     298    (-,-) 
  g193695_dup/ZN         -       A1->ZN R     NAND2_X4       3 10.2    11    19     317    (-,-) 
  fopt195045/ZN          -       A->ZN  F     INV_X4         8 13.5     6    11     328    (-,-) 
  g159250/ZN             -       B1->ZN R     OAI21_X1       1  1.4    17    24     352    (-,-) 
  cpuregs_reg[23][24]/D  -       -      R     DFF_X1         1    -     -     0     352    (-,-) 
#------------------------------------------------------------------------------------------------



Path 807: VIOLATED (-136 ps) Setup Check with Pin cpuregs_reg[23][16]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[23][16]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -136                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189195/ZN            -       A1->ZN F     NAND4_X4       2  11.7    21    30     207    (-,-) 
  g189197/ZN            -       A1->ZN R     NOR2_X4        4  13.5    24    37     244    (-,-) 
  g161205/ZN            -       A1->ZN R     AND2_X4        2  13.3    12    38     283    (-,-) 
  g191297/ZN            -       A->ZN  F     INV_X8        62 105.6    15    25     308    (-,-) 
  g160271/ZN            -       A1->ZN R     NAND2_X1       1   2.0    10    18     326    (-,-) 
  g159242/ZN            -       A->ZN  F     OAI21_X1       1   1.4    13    18     344    (-,-) 
  cpuregs_reg[23][16]/D -       -      F     DFF_X1         1     -     -     0     344    (-,-) 
#------------------------------------------------------------------------------------------------



Path 808: VIOLATED (-136 ps) Setup Check with Pin cpuregs_reg[23][13]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[23][13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -136                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189195/ZN            -       A1->ZN F     NAND4_X4       2  11.7    21    30     207    (-,-) 
  g189197/ZN            -       A1->ZN R     NOR2_X4        4  13.5    24    37     244    (-,-) 
  g161205/ZN            -       A1->ZN R     AND2_X4        2  13.3    12    38     283    (-,-) 
  g191297/ZN            -       A->ZN  F     INV_X8        62 105.6    15    25     308    (-,-) 
  g160268/ZN            -       A1->ZN R     NAND2_X1       1   2.0    10    18     326    (-,-) 
  g193719/ZN            -       A->ZN  F     OAI21_X1       1   1.4    13    18     344    (-,-) 
  cpuregs_reg[23][13]/D -       -      F     DFF_X1         1     -     -     0     344    (-,-) 
#------------------------------------------------------------------------------------------------



Path 809: VIOLATED (-136 ps) Setup Check with Pin cpuregs_reg[23][7]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[23][7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -136                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189195/ZN           -       A1->ZN F     NAND4_X4       2  11.7    21    30     207    (-,-) 
  g189197/ZN           -       A1->ZN R     NOR2_X4        4  13.5    24    37     244    (-,-) 
  g161205/ZN           -       A1->ZN R     AND2_X4        2  13.3    12    38     283    (-,-) 
  g191297/ZN           -       A->ZN  F     INV_X8        62 105.6    15    25     308    (-,-) 
  g160262/ZN           -       A1->ZN R     NAND2_X1       1   2.0    10    18     326    (-,-) 
  g186066/ZN           -       A->ZN  F     OAI21_X1       1   1.4    13    18     344    (-,-) 
  cpuregs_reg[23][7]/D -       -      F     DFF_X1         1     -     -     0     344    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 810: VIOLATED (-136 ps) Setup Check with Pin cpuregs_reg[23][4]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[23][4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -136                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189195/ZN           -       A1->ZN F     NAND4_X4       2  11.7    21    30     207    (-,-) 
  g189197/ZN           -       A1->ZN R     NOR2_X4        4  13.5    24    37     244    (-,-) 
  g161205/ZN           -       A1->ZN R     AND2_X4        2  13.3    12    38     283    (-,-) 
  g191297/ZN           -       A->ZN  F     INV_X8        62 105.6    15    25     308    (-,-) 
  g160259/ZN           -       A1->ZN R     NAND2_X1       1   2.0    10    18     326    (-,-) 
  g159230/ZN           -       A->ZN  F     OAI21_X1       1   1.4    13    18     344    (-,-) 
  cpuregs_reg[23][4]/D -       -      F     DFF_X1         1     -     -     0     344    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 811: VIOLATED (-136 ps) Setup Check with Pin cpuregs_reg[23][3]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[23][3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -136                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189195/ZN           -       A1->ZN F     NAND4_X4       2  11.7    21    30     207    (-,-) 
  g189197/ZN           -       A1->ZN R     NOR2_X4        4  13.5    24    37     244    (-,-) 
  g161205/ZN           -       A1->ZN R     AND2_X4        2  13.3    12    38     283    (-,-) 
  g191297/ZN           -       A->ZN  F     INV_X8        62 105.6    15    25     308    (-,-) 
  g160258/ZN           -       A1->ZN R     NAND2_X1       1   2.0    10    18     326    (-,-) 
  g189274/ZN           -       A->ZN  F     OAI21_X1       1   1.4    13    18     344    (-,-) 
  cpuregs_reg[23][3]/D -       -      F     DFF_X1         1     -     -     0     344    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 812: VIOLATED (-136 ps) Setup Check with Pin cpuregs_reg[23][2]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[23][2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -136                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189195/ZN           -       A1->ZN F     NAND4_X4       2  11.7    21    30     207    (-,-) 
  g189197/ZN           -       A1->ZN R     NOR2_X4        4  13.5    24    37     244    (-,-) 
  g161205/ZN           -       A1->ZN R     AND2_X4        2  13.3    12    38     283    (-,-) 
  g191297/ZN           -       A->ZN  F     INV_X8        62 105.6    15    25     308    (-,-) 
  g160257/ZN           -       A1->ZN R     NAND2_X1       1   2.0    10    18     326    (-,-) 
  g185765/ZN           -       A->ZN  F     OAI21_X1       1   1.4    13    18     344    (-,-) 
  cpuregs_reg[23][2]/D -       -      F     DFF_X1         1     -     -     0     344    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 813: VIOLATED (-136 ps) Setup Check with Pin cpuregs_reg[23][1]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[23][1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -136                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189195/ZN           -       A1->ZN F     NAND4_X4       2  11.7    21    30     207    (-,-) 
  g189197/ZN           -       A1->ZN R     NOR2_X4        4  13.5    24    37     244    (-,-) 
  g161205/ZN           -       A1->ZN R     AND2_X4        2  13.3    12    38     283    (-,-) 
  g191297/ZN           -       A->ZN  F     INV_X8        62 105.6    15    25     308    (-,-) 
  g160256/ZN           -       A1->ZN R     NAND2_X1       1   2.0    10    18     326    (-,-) 
  g185854/ZN           -       A->ZN  F     OAI21_X1       1   1.4    13    18     344    (-,-) 
  cpuregs_reg[23][1]/D -       -      F     DFF_X1         1     -     -     0     344    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 814: VIOLATED (-136 ps) Setup Check with Pin cpuregs_reg[21][24]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][24]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     352                  
             Slack:=    -136                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175028/ZN -       A1->ZN F     NAND2_X2       1  4.1     8    15     235    (-,-) 
  add_1312_30_g179429/ZN -       A->ZN  R     XNOR2_X2       2  9.6    33    43     278    (-,-) 
  g195036/ZN             -       A1->ZN F     NAND2_X4       3 10.8    13    21     298    (-,-) 
  g193695_dup/ZN         -       A1->ZN R     NAND2_X4       3 10.2    11    19     317    (-,-) 
  fopt195045/ZN          -       A->ZN  F     INV_X4         8 13.5     6    11     328    (-,-) 
  g159558/ZN             -       B1->ZN R     OAI21_X1       1  1.4    17    24     352    (-,-) 
  cpuregs_reg[21][24]/D  -       -      R     DFF_X1         1    -     -     0     352    (-,-) 
#------------------------------------------------------------------------------------------------



Path 815: VIOLATED (-136 ps) Setup Check with Pin cpuregs_reg[13][24]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[13][24]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     352                  
             Slack:=    -136                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175028/ZN -       A1->ZN F     NAND2_X2       1  4.1     8    15     235    (-,-) 
  add_1312_30_g179429/ZN -       A->ZN  R     XNOR2_X2       2  9.6    33    43     278    (-,-) 
  g195036/ZN             -       A1->ZN F     NAND2_X4       3 10.8    13    21     298    (-,-) 
  g193695_dup/ZN         -       A1->ZN R     NAND2_X4       3 10.2    11    19     317    (-,-) 
  fopt195045/ZN          -       A->ZN  F     INV_X4         8 13.5     6    11     328    (-,-) 
  g159070/ZN             -       B1->ZN R     OAI21_X1       1  1.4    17    24     352    (-,-) 
  cpuregs_reg[13][24]/D  -       -      R     DFF_X1         1    -     -     0     352    (-,-) 
#------------------------------------------------------------------------------------------------



Path 816: VIOLATED (-136 ps) Setup Check with Pin cpuregs_reg[5][24]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][24]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     352                  
             Slack:=    -136                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175028/ZN -       A1->ZN F     NAND2_X2       1  4.1     8    15     235    (-,-) 
  add_1312_30_g179429/ZN -       A->ZN  R     XNOR2_X2       2  9.6    33    43     278    (-,-) 
  g195036/ZN             -       A1->ZN F     NAND2_X4       3 10.8    13    21     298    (-,-) 
  g193695_dup/ZN         -       A1->ZN R     NAND2_X4       3 10.2    11    19     317    (-,-) 
  fopt195045/ZN          -       A->ZN  F     INV_X4         8 13.5     6    11     328    (-,-) 
  g159300/ZN             -       B1->ZN R     OAI21_X1       1  1.4    17    24     352    (-,-) 
  cpuregs_reg[5][24]/D   -       -      R     DFF_X1         1    -     -     0     352    (-,-) 
#------------------------------------------------------------------------------------------------



Path 817: VIOLATED (-136 ps) Setup Check with Pin cpuregs_reg[4][19]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][19]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     352                  
             Slack:=    -136                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1  6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3 15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4 18.0    16    23     177    (-,-) 
  g179858/ZN           -       A1->ZN F     NAND4_X2       1  6.0    22    31     208    (-,-) 
  g194859/ZN           -       A->ZN  R     INV_X4         5 28.0    20    33     241    (-,-) 
  g173867/ZN           -       A1->ZN F     NAND3_X2       1  6.0    15    26     267    (-,-) 
  fopt194974/ZN        -       A->ZN  R     INV_X4         2 18.6    14    24     290    (-,-) 
  fopt194978/ZN        -       A->ZN  F     INV_X8        22 56.4    10    18     308    (-,-) 
  fopt194993/ZN        -       A->ZN  R     INV_X8         7 12.7     7    14     322    (-,-) 
  g160790/ZN           -       A1->ZN F     NAND2_X1       1  1.8     7    12     334    (-,-) 
  g159823/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    18     352    (-,-) 
  cpuregs_reg[4][19]/D -       -      R     DFF_X1         1    -     -     0     352    (-,-) 
#----------------------------------------------------------------------------------------------



Path 818: VIOLATED (-136 ps) Setup Check with Pin alu_out_q_reg[12]/CK->D
          Group: clk
     Startpoint: (R) reg_op2_reg[2]/CK
          Clock: (R) clk
       Endpoint: (F) alu_out_q_reg[12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -136                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  reg_op2_reg[2]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_op2_reg[2]/Q    -       CK->Q  R     DFFR_X1        3  7.2    21   112     112    (-,-) 
  g82567__180006/ZN   -       A1->ZN R     OR2_X2         2  7.7    12    32     144    (-,-) 
  g81922/ZN           -       A->ZN  F     INV_X4         3 10.6     6    10     154    (-,-) 
  g190233/ZN          -       B1->ZN R     AOI21_X4       1  6.5    21    25     178    (-,-) 
  g81559__169473/ZN   -       A2->ZN F     NAND2_X4       2  9.2     8    18     196    (-,-) 
  g180017/ZN          -       A1->ZN R     NAND2_X4       1  6.3     9    14     210    (-,-) 
  g180016/ZN          -       A1->ZN F     NAND2_X4       3 12.0    11    15     226    (-,-) 
  fopt180015/ZN       -       A->ZN  R     INV_X2         1  6.6    11    18     244    (-,-) 
  fopt171406/ZN       -       A->ZN  F     INV_X4         4 10.8     5    10     253    (-,-) 
  g195494/ZN          -       B1->ZN R     AOI21_X2       3  5.7    27    31     284    (-,-) 
  g189931/ZN          -       B1->ZN F     OAI21_X1       1  1.8    11    18     302    (-,-) 
  g162931/ZN          -       A1->ZN R     NAND2_X1       1  1.9    10    16     318    (-,-) 
  g161931/ZN          -       A->ZN  F     OAI211_X1      1  1.4    14    26     344    (-,-) 
  alu_out_q_reg[12]/D -       -      F     DFF_X1         1    -     -     0     344    (-,-) 
#---------------------------------------------------------------------------------------------



Path 819: VIOLATED (-136 ps) Setup Check with Pin cpuregs_reg[15][4]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[15][4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -136                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189195/ZN           -       A1->ZN F     NAND4_X4       2  11.7    21    30     207    (-,-) 
  g189194/ZN           -       A1->ZN R     NOR2_X4        4  13.6    24    37     244    (-,-) 
  g161180/ZN           -       A1->ZN R     AND2_X4        2  13.3    12    38     283    (-,-) 
  g191396/ZN           -       A->ZN  F     INV_X8        62 106.0    15    25     308    (-,-) 
  g160165/ZN           -       A1->ZN R     NAND2_X1       1   2.0    10    18     326    (-,-) 
  g159110/ZN           -       A->ZN  F     OAI21_X1       1   1.4    12    18     344    (-,-) 
  cpuregs_reg[15][4]/D -       -      F     DFF_X1         1     -     -     0     344    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 820: VIOLATED (-136 ps) Setup Check with Pin cpuregs_reg[7][5]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[7][5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -136                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189195/ZN           -       A1->ZN F     NAND4_X4       2  11.7    21    30     207    (-,-) 
  g189197/ZN           -       A1->ZN R     NOR2_X4        4  13.5    24    37     244    (-,-) 
  g193296/ZN           -       A1->ZN R     AND2_X4        2  14.1    12    39     283    (-,-) 
  g193295/ZN           -       A->ZN  F     INV_X8        61 104.0    15    25     308    (-,-) 
  g160390/ZN           -       A1->ZN R     NAND2_X1       1   2.0    10    18     326    (-,-) 
  g159381/ZN           -       A->ZN  F     OAI21_X1       1   1.4    12    18     344    (-,-) 
  cpuregs_reg[7][5]/D  -       -      F     DFF_X1         1     -     -     0     344    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 821: VIOLATED (-136 ps) Setup Check with Pin cpuregs_reg[15][5]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[15][5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -136                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189195/ZN           -       A1->ZN F     NAND4_X4       2  11.7    21    30     207    (-,-) 
  g189194/ZN           -       A1->ZN R     NOR2_X4        4  13.6    24    37     244    (-,-) 
  g161180/ZN           -       A1->ZN R     AND2_X4        2  13.3    12    38     283    (-,-) 
  g191396/ZN           -       A->ZN  F     INV_X8        62 106.0    15    25     308    (-,-) 
  g160166/ZN           -       A1->ZN R     NAND2_X1       1   2.0    10    18     326    (-,-) 
  g159111/ZN           -       A->ZN  F     OAI21_X1       1   1.4    12    18     344    (-,-) 
  cpuregs_reg[15][5]/D -       -      F     DFF_X1         1     -     -     0     344    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 822: VIOLATED (-136 ps) Setup Check with Pin cpuregs_reg[11][5]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[11][5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -136                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189195/ZN           -       A1->ZN F     NAND4_X4       2  11.7    21    30     207    (-,-) 
  g189194/ZN           -       A1->ZN R     NOR2_X4        4  13.6    24    37     244    (-,-) 
  g161192/ZN           -       A1->ZN R     AND2_X4        2  13.3    12    38     283    (-,-) 
  g190736/ZN           -       A->ZN  F     INV_X8        62 106.1    15    25     308    (-,-) 
  g160483/ZN           -       A1->ZN R     NAND2_X1       1   2.0    10    18     326    (-,-) 
  g159535/ZN           -       A->ZN  F     OAI21_X1       1   1.4    12    18     344    (-,-) 
  cpuregs_reg[11][5]/D -       -      F     DFF_X1         1     -     -     0     344    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 823: VIOLATED (-136 ps) Setup Check with Pin cpuregs_reg[7][15]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[7][15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -136                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189195/ZN           -       A1->ZN F     NAND4_X4       2  11.7    21    30     207    (-,-) 
  g189197/ZN           -       A1->ZN R     NOR2_X4        4  13.5    24    37     244    (-,-) 
  g193296/ZN           -       A1->ZN R     AND2_X4        2  14.1    12    39     283    (-,-) 
  g193295/ZN           -       A->ZN  F     INV_X8        61 104.0    15    25     308    (-,-) 
  g160403/ZN           -       A1->ZN R     NAND2_X1       1   2.0    10    18     326    (-,-) 
  g159393/ZN           -       A->ZN  F     OAI21_X1       1   1.4    12    18     344    (-,-) 
  cpuregs_reg[7][15]/D -       -      F     DFF_X1         1     -     -     0     344    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 824: VIOLATED (-136 ps) Setup Check with Pin cpuregs_reg[7][14]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[7][14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -136                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189195/ZN           -       A1->ZN F     NAND4_X4       2  11.7    21    30     207    (-,-) 
  g189197/ZN           -       A1->ZN R     NOR2_X4        4  13.5    24    37     244    (-,-) 
  g193296/ZN           -       A1->ZN R     AND2_X4        2  14.1    12    39     283    (-,-) 
  g193295/ZN           -       A->ZN  F     INV_X8        61 104.0    15    25     308    (-,-) 
  g160401/ZN           -       A1->ZN R     NAND2_X1       1   2.0    10    18     326    (-,-) 
  g159391/ZN           -       A->ZN  F     OAI21_X1       1   1.4    12    18     344    (-,-) 
  cpuregs_reg[7][14]/D -       -      F     DFF_X1         1     -     -     0     344    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 825: VIOLATED (-136 ps) Setup Check with Pin cpuregs_reg[7][11]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[7][11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -136                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189195/ZN           -       A1->ZN F     NAND4_X4       2  11.7    21    30     207    (-,-) 
  g189197/ZN           -       A1->ZN R     NOR2_X4        4  13.5    24    37     244    (-,-) 
  g193296/ZN           -       A1->ZN R     AND2_X4        2  14.1    12    39     283    (-,-) 
  g193295/ZN           -       A->ZN  F     INV_X8        61 104.0    15    25     308    (-,-) 
  g160396/ZN           -       A1->ZN R     NAND2_X1       1   2.0    10    18     326    (-,-) 
  g183717/ZN           -       A->ZN  F     OAI21_X1       1   1.4    12    18     344    (-,-) 
  cpuregs_reg[7][11]/D -       -      F     DFF_X1         1     -     -     0     344    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 826: VIOLATED (-136 ps) Setup Check with Pin cpuregs_reg[7][10]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[7][10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -136                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189195/ZN           -       A1->ZN F     NAND4_X4       2  11.7    21    30     207    (-,-) 
  g189197/ZN           -       A1->ZN R     NOR2_X4        4  13.5    24    37     244    (-,-) 
  g193296/ZN           -       A1->ZN R     AND2_X4        2  14.1    12    39     283    (-,-) 
  g193295/ZN           -       A->ZN  F     INV_X8        61 104.0    15    25     308    (-,-) 
  g160395/ZN           -       A1->ZN R     NAND2_X1       1   2.0    10    18     326    (-,-) 
  g159385/ZN           -       A->ZN  F     OAI21_X1       1   1.4    12    18     344    (-,-) 
  cpuregs_reg[7][10]/D -       -      F     DFF_X1         1     -     -     0     344    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 827: VIOLATED (-136 ps) Setup Check with Pin cpuregs_reg[7][8]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[7][8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -136                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189195/ZN           -       A1->ZN F     NAND4_X4       2  11.7    21    30     207    (-,-) 
  g189197/ZN           -       A1->ZN R     NOR2_X4        4  13.5    24    37     244    (-,-) 
  g193296/ZN           -       A1->ZN R     AND2_X4        2  14.1    12    39     283    (-,-) 
  g193295/ZN           -       A->ZN  F     INV_X8        61 104.0    15    25     308    (-,-) 
  g160393/ZN           -       A1->ZN R     NAND2_X1       1   2.0    10    18     326    (-,-) 
  g194323/ZN           -       A->ZN  F     OAI21_X1       1   1.4    12    18     344    (-,-) 
  cpuregs_reg[7][8]/D  -       -      F     DFF_X1         1     -     -     0     344    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 828: VIOLATED (-136 ps) Setup Check with Pin cpuregs_reg[7][6]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[7][6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -136                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189195/ZN           -       A1->ZN F     NAND4_X4       2  11.7    21    30     207    (-,-) 
  g189197/ZN           -       A1->ZN R     NOR2_X4        4  13.5    24    37     244    (-,-) 
  g193296/ZN           -       A1->ZN R     AND2_X4        2  14.1    12    39     283    (-,-) 
  g193295/ZN           -       A->ZN  F     INV_X8        61 104.0    15    25     308    (-,-) 
  g160391/ZN           -       A1->ZN R     NAND2_X1       1   2.0    10    18     326    (-,-) 
  g159382/ZN           -       A->ZN  F     OAI21_X1       1   1.4    12    18     344    (-,-) 
  cpuregs_reg[7][6]/D  -       -      F     DFF_X1         1     -     -     0     344    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 829: VIOLATED (-136 ps) Setup Check with Pin cpuregs_reg[19][5]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[19][5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -136                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189195/ZN           -       A1->ZN F     NAND4_X4       2  11.7    21    30     207    (-,-) 
  g189197/ZN           -       A1->ZN R     NOR2_X4        4  13.5    24    37     244    (-,-) 
  g161193/ZN           -       A1->ZN R     AND2_X4        2  13.3    12    38     283    (-,-) 
  g190746/ZN           -       A->ZN  F     INV_X8        62 105.9    15    25     308    (-,-) 
  g160229/ZN           -       A1->ZN R     NAND2_X1       1   2.0    10    18     326    (-,-) 
  g159170/ZN           -       A->ZN  F     OAI21_X1       1   1.4    12    18     344    (-,-) 
  cpuregs_reg[19][5]/D -       -      F     DFF_X1         1     -     -     0     344    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 830: VIOLATED (-136 ps) Setup Check with Pin cpuregs_reg[15][14]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[15][14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -136                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189195/ZN            -       A1->ZN F     NAND4_X4       2  11.7    21    30     207    (-,-) 
  g189194/ZN            -       A1->ZN R     NOR2_X4        4  13.6    24    37     244    (-,-) 
  g161180/ZN            -       A1->ZN R     AND2_X4        2  13.3    12    38     283    (-,-) 
  g191396/ZN            -       A->ZN  F     INV_X8        62 106.0    15    25     308    (-,-) 
  g160175/ZN            -       A1->ZN R     NAND2_X1       1   2.0    10    18     326    (-,-) 
  g159120/ZN            -       A->ZN  F     OAI21_X1       1   1.4    12    18     344    (-,-) 
  cpuregs_reg[15][14]/D -       -      F     DFF_X1         1     -     -     0     344    (-,-) 
#------------------------------------------------------------------------------------------------



Path 831: VIOLATED (-136 ps) Setup Check with Pin cpuregs_reg[15][12]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[15][12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -136                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189195/ZN            -       A1->ZN F     NAND4_X4       2  11.7    21    30     207    (-,-) 
  g189194/ZN            -       A1->ZN R     NOR2_X4        4  13.6    24    37     244    (-,-) 
  g161180/ZN            -       A1->ZN R     AND2_X4        2  13.3    12    38     283    (-,-) 
  g191396/ZN            -       A->ZN  F     INV_X8        62 106.0    15    25     308    (-,-) 
  g160173/ZN            -       A1->ZN R     NAND2_X1       1   2.0    10    18     326    (-,-) 
  g159117/ZN            -       A->ZN  F     OAI21_X1       1   1.4    12    18     344    (-,-) 
  cpuregs_reg[15][12]/D -       -      F     DFF_X1         1     -     -     0     344    (-,-) 
#------------------------------------------------------------------------------------------------



Path 832: VIOLATED (-136 ps) Setup Check with Pin cpuregs_reg[15][9]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[15][9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -136                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189195/ZN           -       A1->ZN F     NAND4_X4       2  11.7    21    30     207    (-,-) 
  g189194/ZN           -       A1->ZN R     NOR2_X4        4  13.6    24    37     244    (-,-) 
  g161180/ZN           -       A1->ZN R     AND2_X4        2  13.3    12    38     283    (-,-) 
  g191396/ZN           -       A->ZN  F     INV_X8        62 106.0    15    25     308    (-,-) 
  g160170/ZN           -       A1->ZN R     NAND2_X1       1   2.0    10    18     326    (-,-) 
  g159115/ZN           -       A->ZN  F     OAI21_X1       1   1.4    12    18     344    (-,-) 
  cpuregs_reg[15][9]/D -       -      F     DFF_X1         1     -     -     0     344    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 833: VIOLATED (-136 ps) Setup Check with Pin cpuregs_reg[15][6]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[15][6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -136                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189195/ZN           -       A1->ZN F     NAND4_X4       2  11.7    21    30     207    (-,-) 
  g189194/ZN           -       A1->ZN R     NOR2_X4        4  13.6    24    37     244    (-,-) 
  g161180/ZN           -       A1->ZN R     AND2_X4        2  13.3    12    38     283    (-,-) 
  g191396/ZN           -       A->ZN  F     INV_X8        62 106.0    15    25     308    (-,-) 
  g160167/ZN           -       A1->ZN R     NAND2_X1       1   2.0    10    18     326    (-,-) 
  g159112/ZN           -       A->ZN  F     OAI21_X1       1   1.4    12    18     344    (-,-) 
  cpuregs_reg[15][6]/D -       -      F     DFF_X1         1     -     -     0     344    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 834: VIOLATED (-136 ps) Setup Check with Pin cpuregs_reg[11][11]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[11][11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -136                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189195/ZN            -       A1->ZN F     NAND4_X4       2  11.7    21    30     207    (-,-) 
  g189194/ZN            -       A1->ZN R     NOR2_X4        4  13.6    24    37     244    (-,-) 
  g161192/ZN            -       A1->ZN R     AND2_X4        2  13.3    12    38     283    (-,-) 
  g190736/ZN            -       A->ZN  F     INV_X8        62 106.1    15    25     308    (-,-) 
  g160107/ZN            -       A1->ZN R     NAND2_X1       1   2.0    10    18     326    (-,-) 
  g183718/ZN            -       A->ZN  F     OAI21_X1       1   1.4    12    18     344    (-,-) 
  cpuregs_reg[11][11]/D -       -      F     DFF_X1         1     -     -     0     344    (-,-) 
#------------------------------------------------------------------------------------------------



Path 835: VIOLATED (-136 ps) Setup Check with Pin cpuregs_reg[11][10]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[11][10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -136                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189195/ZN            -       A1->ZN F     NAND4_X4       2  11.7    21    30     207    (-,-) 
  g189194/ZN            -       A1->ZN R     NOR2_X4        4  13.6    24    37     244    (-,-) 
  g161192/ZN            -       A1->ZN R     AND2_X4        2  13.3    12    38     283    (-,-) 
  g190736/ZN            -       A->ZN  F     INV_X8        62 106.1    15    25     308    (-,-) 
  g160106/ZN            -       A1->ZN R     NAND2_X1       1   2.0    10    18     326    (-,-) 
  g159026/ZN            -       A->ZN  F     OAI21_X1       1   1.4    12    18     344    (-,-) 
  cpuregs_reg[11][10]/D -       -      F     DFF_X1         1     -     -     0     344    (-,-) 
#------------------------------------------------------------------------------------------------



Path 836: VIOLATED (-136 ps) Setup Check with Pin cpuregs_reg[11][6]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[11][6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -136                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189195/ZN           -       A1->ZN F     NAND4_X4       2  11.7    21    30     207    (-,-) 
  g189194/ZN           -       A1->ZN R     NOR2_X4        4  13.6    24    37     244    (-,-) 
  g161192/ZN           -       A1->ZN R     AND2_X4        2  13.3    12    38     283    (-,-) 
  g190736/ZN           -       A->ZN  F     INV_X8        62 106.1    15    25     308    (-,-) 
  g160103/ZN           -       A1->ZN R     NAND2_X1       1   2.0    10    18     326    (-,-) 
  g159022/ZN           -       A->ZN  F     OAI21_X1       1   1.4    12    18     344    (-,-) 
  cpuregs_reg[11][6]/D -       -      F     DFF_X1         1     -     -     0     344    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 837: VIOLATED (-136 ps) Setup Check with Pin cpuregs_reg[28][17]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[28][17]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     346                  
             Slack:=    -136                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[7]/Q        -       CK->Q  R     DFF_X1         6 10.6    27   104     104    (-,-) 
  add_1312_30_g179583/ZN -       A2->ZN R     AND2_X2        2  5.5    11    38     142    (-,-) 
  add_1312_30_g7102/ZN   -       A->ZN  F     INV_X1         2  3.5     6    11     153    (-,-) 
  add_1312_30_g7073/ZN   -       A2->ZN R     NOR2_X1        1  1.8    16    27     181    (-,-) 
  add_1312_30_g183876/ZN -       A1->ZN F     NAND4_X1       1  2.4    19    28     209    (-,-) 
  add_1312_30_g7010/ZN   -       A->ZN  F     XNOR2_X1       1  5.9    17    51     260    (-,-) 
  g165485/ZN             -       B1->ZN R     AOI21_X4       2 14.0    30    39     299    (-,-) 
  g165256/ZN             -       A->ZN  F     INV_X8        18 41.1    12    19     318    (-,-) 
  g195370/ZN             -       A1->ZN R     NAND2_X1       1  1.9    10    16     334    (-,-) 
  g195369/ZN             -       A1->ZN F     NAND2_X1       1  1.4     7    12     346    (-,-) 
  cpuregs_reg[28][17]/D  -       -      F     DFF_X1         1    -     -     0     346    (-,-) 
#------------------------------------------------------------------------------------------------



Path 838: VIOLATED (-136 ps) Setup Check with Pin cpuregs_reg[23][5]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[23][5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -136                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189195/ZN           -       A1->ZN F     NAND4_X4       2  11.7    21    30     207    (-,-) 
  g189197/ZN           -       A1->ZN R     NOR2_X4        4  13.5    24    37     244    (-,-) 
  g161205/ZN           -       A1->ZN R     AND2_X4        2  13.3    12    38     283    (-,-) 
  g191297/ZN           -       A->ZN  F     INV_X8        62 105.6    15    25     308    (-,-) 
  g160260/ZN           -       A1->ZN R     NAND2_X1       1   2.0    10    18     326    (-,-) 
  g159231/ZN           -       A->ZN  F     OAI21_X1       1   1.4    12    18     344    (-,-) 
  cpuregs_reg[23][5]/D -       -      F     DFF_X1         1     -     -     0     344    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 839: VIOLATED (-136 ps) Setup Check with Pin cpuregs_reg[19][15]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[19][15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -136                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189195/ZN            -       A1->ZN F     NAND4_X4       2  11.7    21    30     207    (-,-) 
  g189197/ZN            -       A1->ZN R     NOR2_X4        4  13.5    24    37     244    (-,-) 
  g161193/ZN            -       A1->ZN R     AND2_X4        2  13.3    12    38     283    (-,-) 
  g190746/ZN            -       A->ZN  F     INV_X8        62 105.9    15    25     308    (-,-) 
  g160239/ZN            -       A1->ZN R     NAND2_X1       1   2.0    10    18     326    (-,-) 
  g159181/ZN            -       A->ZN  F     OAI21_X1       1   1.4    12    18     344    (-,-) 
  cpuregs_reg[19][15]/D -       -      F     DFF_X1         1     -     -     0     344    (-,-) 
#------------------------------------------------------------------------------------------------



Path 840: VIOLATED (-136 ps) Setup Check with Pin cpuregs_reg[19][11]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[19][11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -136                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189195/ZN            -       A1->ZN F     NAND4_X4       2  11.7    21    30     207    (-,-) 
  g189197/ZN            -       A1->ZN R     NOR2_X4        4  13.5    24    37     244    (-,-) 
  g161193/ZN            -       A1->ZN R     AND2_X4        2  13.3    12    38     283    (-,-) 
  g190746/ZN            -       A->ZN  F     INV_X8        62 105.9    15    25     308    (-,-) 
  g160235/ZN            -       A1->ZN R     NAND2_X1       1   2.0    10    18     326    (-,-) 
  g183715/ZN            -       A->ZN  F     OAI21_X1       1   1.4    12    18     344    (-,-) 
  cpuregs_reg[19][11]/D -       -      F     DFF_X1         1     -     -     0     344    (-,-) 
#------------------------------------------------------------------------------------------------



Path 841: VIOLATED (-136 ps) Setup Check with Pin cpuregs_reg[19][9]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[19][9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -136                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189195/ZN           -       A1->ZN F     NAND4_X4       2  11.7    21    30     207    (-,-) 
  g189197/ZN           -       A1->ZN R     NOR2_X4        4  13.5    24    37     244    (-,-) 
  g161193/ZN           -       A1->ZN R     AND2_X4        2  13.3    12    38     283    (-,-) 
  g190746/ZN           -       A->ZN  F     INV_X8        62 105.9    15    25     308    (-,-) 
  g160233/ZN           -       A1->ZN R     NAND2_X1       1   2.0    10    18     326    (-,-) 
  g159175/ZN           -       A->ZN  F     OAI21_X1       1   1.4    12    18     344    (-,-) 
  cpuregs_reg[19][9]/D -       -      F     DFF_X1         1     -     -     0     344    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 842: VIOLATED (-136 ps) Setup Check with Pin cpuregs_reg[19][7]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[19][7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -136                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189195/ZN           -       A1->ZN F     NAND4_X4       2  11.7    21    30     207    (-,-) 
  g189197/ZN           -       A1->ZN R     NOR2_X4        4  13.5    24    37     244    (-,-) 
  g161193/ZN           -       A1->ZN R     AND2_X4        2  13.3    12    38     283    (-,-) 
  g190746/ZN           -       A->ZN  F     INV_X8        62 105.9    15    25     308    (-,-) 
  g160231/ZN           -       A1->ZN R     NAND2_X1       1   2.0    10    18     326    (-,-) 
  g186063/ZN           -       A->ZN  F     OAI21_X1       1   1.4    12    18     344    (-,-) 
  cpuregs_reg[19][7]/D -       -      F     DFF_X1         1     -     -     0     344    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 843: VIOLATED (-136 ps) Setup Check with Pin cpuregs_reg[19][6]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[19][6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -136                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189195/ZN           -       A1->ZN F     NAND4_X4       2  11.7    21    30     207    (-,-) 
  g189197/ZN           -       A1->ZN R     NOR2_X4        4  13.5    24    37     244    (-,-) 
  g161193/ZN           -       A1->ZN R     AND2_X4        2  13.3    12    38     283    (-,-) 
  g190746/ZN           -       A->ZN  F     INV_X8        62 105.9    15    25     308    (-,-) 
  g160230/ZN           -       A1->ZN R     NAND2_X1       1   2.0    10    18     326    (-,-) 
  g159172/ZN           -       A->ZN  F     OAI21_X1       1   1.4    12    18     344    (-,-) 
  cpuregs_reg[19][6]/D -       -      F     DFF_X1         1     -     -     0     344    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 844: VIOLATED (-136 ps) Setup Check with Pin cpuregs_reg[19][1]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[19][1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -136                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189195/ZN           -       A1->ZN F     NAND4_X4       2  11.7    21    30     207    (-,-) 
  g189197/ZN           -       A1->ZN R     NOR2_X4        4  13.5    24    37     244    (-,-) 
  g161193/ZN           -       A1->ZN R     AND2_X4        2  13.3    12    38     283    (-,-) 
  g190746/ZN           -       A->ZN  F     INV_X8        62 105.9    15    25     308    (-,-) 
  g160225/ZN           -       A1->ZN R     NAND2_X1       1   2.0    10    18     326    (-,-) 
  g185841/ZN           -       A->ZN  F     OAI21_X1       1   1.4    12    18     344    (-,-) 
  cpuregs_reg[19][1]/D -       -      F     DFF_X1         1     -     -     0     344    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 845: VIOLATED (-135 ps) Setup Check with Pin cpuregs_reg[23][15]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[23][15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -135                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189195/ZN            -       A1->ZN F     NAND4_X4       2  11.7    21    30     207    (-,-) 
  g189197/ZN            -       A1->ZN R     NOR2_X4        4  13.5    24    37     244    (-,-) 
  g161205/ZN            -       A1->ZN R     AND2_X4        2  13.3    12    38     283    (-,-) 
  g191297/ZN            -       A->ZN  F     INV_X8        62 105.6    15    25     308    (-,-) 
  g160270/ZN            -       A1->ZN R     NAND2_X1       1   2.0    10    18     326    (-,-) 
  g159241/ZN            -       A->ZN  F     OAI21_X1       1   1.4    12    18     344    (-,-) 
  cpuregs_reg[23][15]/D -       -      F     DFF_X1         1     -     -     0     344    (-,-) 
#------------------------------------------------------------------------------------------------



Path 846: VIOLATED (-135 ps) Setup Check with Pin cpuregs_reg[23][14]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[23][14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -135                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189195/ZN            -       A1->ZN F     NAND4_X4       2  11.7    21    30     207    (-,-) 
  g189197/ZN            -       A1->ZN R     NOR2_X4        4  13.5    24    37     244    (-,-) 
  g161205/ZN            -       A1->ZN R     AND2_X4        2  13.3    12    38     283    (-,-) 
  g191297/ZN            -       A->ZN  F     INV_X8        62 105.6    15    25     308    (-,-) 
  g160269/ZN            -       A1->ZN R     NAND2_X1       1   2.0    10    18     326    (-,-) 
  g180572/ZN            -       A->ZN  F     OAI21_X1       1   1.4    12    18     344    (-,-) 
  cpuregs_reg[23][14]/D -       -      F     DFF_X1         1     -     -     0     344    (-,-) 
#------------------------------------------------------------------------------------------------



Path 847: VIOLATED (-135 ps) Setup Check with Pin cpuregs_reg[23][12]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[23][12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -135                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189195/ZN            -       A1->ZN F     NAND4_X4       2  11.7    21    30     207    (-,-) 
  g189197/ZN            -       A1->ZN R     NOR2_X4        4  13.5    24    37     244    (-,-) 
  g161205/ZN            -       A1->ZN R     AND2_X4        2  13.3    12    38     283    (-,-) 
  g191297/ZN            -       A->ZN  F     INV_X8        62 105.6    15    25     308    (-,-) 
  g160267/ZN            -       A1->ZN R     NAND2_X1       1   2.0    10    18     326    (-,-) 
  g159238/ZN            -       A->ZN  F     OAI21_X1       1   1.4    12    18     344    (-,-) 
  cpuregs_reg[23][12]/D -       -      F     DFF_X1         1     -     -     0     344    (-,-) 
#------------------------------------------------------------------------------------------------



Path 848: VIOLATED (-135 ps) Setup Check with Pin cpuregs_reg[23][11]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[23][11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -135                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189195/ZN            -       A1->ZN F     NAND4_X4       2  11.7    21    30     207    (-,-) 
  g189197/ZN            -       A1->ZN R     NOR2_X4        4  13.5    24    37     244    (-,-) 
  g161205/ZN            -       A1->ZN R     AND2_X4        2  13.3    12    38     283    (-,-) 
  g191297/ZN            -       A->ZN  F     INV_X8        62 105.6    15    25     308    (-,-) 
  g160266/ZN            -       A1->ZN R     NAND2_X1       1   2.0    10    18     326    (-,-) 
  g183705/ZN            -       A->ZN  F     OAI21_X1       1   1.4    12    18     344    (-,-) 
  cpuregs_reg[23][11]/D -       -      F     DFF_X1         1     -     -     0     344    (-,-) 
#------------------------------------------------------------------------------------------------



Path 849: VIOLATED (-135 ps) Setup Check with Pin cpuregs_reg[23][10]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[23][10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -135                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189195/ZN            -       A1->ZN F     NAND4_X4       2  11.7    21    30     207    (-,-) 
  g189197/ZN            -       A1->ZN R     NOR2_X4        4  13.5    24    37     244    (-,-) 
  g161205/ZN            -       A1->ZN R     AND2_X4        2  13.3    12    38     283    (-,-) 
  g191297/ZN            -       A->ZN  F     INV_X8        62 105.6    15    25     308    (-,-) 
  g160265/ZN            -       A1->ZN R     NAND2_X1       1   2.0    10    18     326    (-,-) 
  g159235/ZN            -       A->ZN  F     OAI21_X1       1   1.4    12    18     344    (-,-) 
  cpuregs_reg[23][10]/D -       -      F     DFF_X1         1     -     -     0     344    (-,-) 
#------------------------------------------------------------------------------------------------



Path 850: VIOLATED (-135 ps) Setup Check with Pin cpuregs_reg[23][9]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[23][9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -135                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189195/ZN           -       A1->ZN F     NAND4_X4       2  11.7    21    30     207    (-,-) 
  g189197/ZN           -       A1->ZN R     NOR2_X4        4  13.5    24    37     244    (-,-) 
  g161205/ZN           -       A1->ZN R     AND2_X4        2  13.3    12    38     283    (-,-) 
  g191297/ZN           -       A->ZN  F     INV_X8        62 105.6    15    25     308    (-,-) 
  g160264/ZN           -       A1->ZN R     NAND2_X1       1   2.0    10    18     326    (-,-) 
  g159236/ZN           -       A->ZN  F     OAI21_X1       1   1.4    12    18     344    (-,-) 
  cpuregs_reg[23][9]/D -       -      F     DFF_X1         1     -     -     0     344    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 851: VIOLATED (-135 ps) Setup Check with Pin cpuregs_reg[23][6]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[23][6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -135                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189195/ZN           -       A1->ZN F     NAND4_X4       2  11.7    21    30     207    (-,-) 
  g189197/ZN           -       A1->ZN R     NOR2_X4        4  13.5    24    37     244    (-,-) 
  g161205/ZN           -       A1->ZN R     AND2_X4        2  13.3    12    38     283    (-,-) 
  g191297/ZN           -       A->ZN  F     INV_X8        62 105.6    15    25     308    (-,-) 
  g160261/ZN           -       A1->ZN R     NAND2_X1       1   2.0    10    18     326    (-,-) 
  g159232/ZN           -       A->ZN  F     OAI21_X1       1   1.4    12    18     344    (-,-) 
  cpuregs_reg[23][6]/D -       -      F     DFF_X1         1     -     -     0     344    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 852: VIOLATED (-135 ps) Setup Check with Pin cpuregs_reg[4][7]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     352                  
             Slack:=    -135                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1  6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3 15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4 18.0    16    23     177    (-,-) 
  g179858/ZN           -       A1->ZN F     NAND4_X2       1  6.0    22    31     208    (-,-) 
  g194859/ZN           -       A->ZN  R     INV_X4         5 28.0    20    33     241    (-,-) 
  g173867/ZN           -       A1->ZN F     NAND3_X2       1  6.0    15    26     267    (-,-) 
  fopt194974/ZN        -       A->ZN  R     INV_X4         2 18.6    14    24     290    (-,-) 
  fopt194973/ZN        -       A->ZN  F     INV_X4         6 20.0     8    14     304    (-,-) 
  fopt194972/ZN        -       A->ZN  R     INV_X4         7 12.1    10    16     320    (-,-) 
  g194020/ZN           -       A1->ZN F     NAND2_X1       1  1.8     7    13     333    (-,-) 
  g159798/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    18     352    (-,-) 
  cpuregs_reg[4][7]/D  -       -      R     DFF_X1         1    -     -     0     352    (-,-) 
#----------------------------------------------------------------------------------------------



Path 853: VIOLATED (-135 ps) Setup Check with Pin cpuregs_reg[4][9]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     352                  
             Slack:=    -135                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1  6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3 15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4 18.0    16    23     177    (-,-) 
  g179858/ZN           -       A1->ZN F     NAND4_X2       1  6.0    22    31     208    (-,-) 
  g194859/ZN           -       A->ZN  R     INV_X4         5 28.0    20    33     241    (-,-) 
  g173867/ZN           -       A1->ZN F     NAND3_X2       1  6.0    15    26     267    (-,-) 
  fopt194974/ZN        -       A->ZN  R     INV_X4         2 18.6    14    24     290    (-,-) 
  fopt194973/ZN        -       A->ZN  F     INV_X4         6 20.0     8    14     304    (-,-) 
  fopt194972/ZN        -       A->ZN  R     INV_X4         7 12.1    10    16     320    (-,-) 
  g191934/ZN           -       A1->ZN F     NAND2_X1       1  1.8     7    13     333    (-,-) 
  g186117/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    18     352    (-,-) 
  cpuregs_reg[4][9]/D  -       -      R     DFF_X1         1    -     -     0     352    (-,-) 
#----------------------------------------------------------------------------------------------



Path 854: VIOLATED (-135 ps) Setup Check with Pin cpuregs_reg[4][3]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     352                  
             Slack:=    -135                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1  6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3 15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4 18.0    16    23     177    (-,-) 
  g179858/ZN           -       A1->ZN F     NAND4_X2       1  6.0    22    31     208    (-,-) 
  g194859/ZN           -       A->ZN  R     INV_X4         5 28.0    20    33     241    (-,-) 
  g173867/ZN           -       A1->ZN F     NAND3_X2       1  6.0    15    26     267    (-,-) 
  fopt194974/ZN        -       A->ZN  R     INV_X4         2 18.6    14    24     290    (-,-) 
  fopt194973/ZN        -       A->ZN  F     INV_X4         6 20.0     8    14     304    (-,-) 
  fopt194972/ZN        -       A->ZN  R     INV_X4         7 12.1    10    16     320    (-,-) 
  g160755/ZN           -       A1->ZN F     NAND2_X1       1  1.8     7    13     333    (-,-) 
  g159791/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    18     352    (-,-) 
  cpuregs_reg[4][3]/D  -       -      R     DFF_X1         1    -     -     0     352    (-,-) 
#----------------------------------------------------------------------------------------------



Path 855: VIOLATED (-135 ps) Setup Check with Pin cpuregs_reg[29][16]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[29][16]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     351                  
             Slack:=    -135                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g177886/ZN -       A->ZN  R     XNOR2_X1       1  3.4    27    43     263    (-,-) 
  g177884/ZN             -       B1->ZN F     AOI21_X2       2  9.1    15    26     289    (-,-) 
  fopt185960/ZN          -       A->ZN  R     INV_X2         2  8.4    13    22     311    (-,-) 
  g191417/ZN             -       A->ZN  F     INV_X4        14 23.5     9    15     326    (-,-) 
  g158899__185971/ZN     -       B1->ZN R     OAI21_X1       1  1.4    17    25     351    (-,-) 
  cpuregs_reg[29][16]/D  -       -      R     DFF_X1         1    -     -     0     351    (-,-) 
#------------------------------------------------------------------------------------------------



Path 856: VIOLATED (-135 ps) Setup Check with Pin cpuregs_reg[25][16]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][16]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     351                  
             Slack:=    -135                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g177886/ZN -       A->ZN  R     XNOR2_X1       1  3.4    27    43     263    (-,-) 
  g177884/ZN             -       B1->ZN F     AOI21_X2       2  9.1    15    26     289    (-,-) 
  fopt185960/ZN          -       A->ZN  R     INV_X2         2  8.4    13    22     311    (-,-) 
  g191417/ZN             -       A->ZN  F     INV_X4        14 23.5     9    15     326    (-,-) 
  g185963/ZN             -       B1->ZN R     OAI21_X1       1  1.4    17    25     351    (-,-) 
  cpuregs_reg[25][16]/D  -       -      R     DFF_X1         1    -     -     0     351    (-,-) 
#------------------------------------------------------------------------------------------------



Path 857: VIOLATED (-135 ps) Setup Check with Pin cpuregs_reg[21][16]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][16]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     351                  
             Slack:=    -135                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g177886/ZN -       A->ZN  R     XNOR2_X1       1  3.4    27    43     263    (-,-) 
  g177884/ZN             -       B1->ZN F     AOI21_X2       2  9.1    15    26     289    (-,-) 
  fopt185960/ZN          -       A->ZN  R     INV_X2         2  8.4    13    22     311    (-,-) 
  g191417/ZN             -       A->ZN  F     INV_X4        14 23.5     9    15     326    (-,-) 
  g185966/ZN             -       B1->ZN R     OAI21_X1       1  1.4    17    25     351    (-,-) 
  cpuregs_reg[21][16]/D  -       -      R     DFF_X1         1    -     -     0     351    (-,-) 
#------------------------------------------------------------------------------------------------



Path 858: VIOLATED (-135 ps) Setup Check with Pin cpuregs_reg[17][16]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[17][16]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     351                  
             Slack:=    -135                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g177886/ZN -       A->ZN  R     XNOR2_X1       1  3.4    27    43     263    (-,-) 
  g177884/ZN             -       B1->ZN F     AOI21_X2       2  9.1    15    26     289    (-,-) 
  fopt185960/ZN          -       A->ZN  R     INV_X2         2  8.4    13    22     311    (-,-) 
  g191417/ZN             -       A->ZN  F     INV_X4        14 23.5     9    15     326    (-,-) 
  g185972/ZN             -       B1->ZN R     OAI21_X1       1  1.4    17    25     351    (-,-) 
  cpuregs_reg[17][16]/D  -       -      R     DFF_X1         1    -     -     0     351    (-,-) 
#------------------------------------------------------------------------------------------------



Path 859: VIOLATED (-135 ps) Setup Check with Pin cpuregs_reg[13][16]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[13][16]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     351                  
             Slack:=    -135                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g177886/ZN -       A->ZN  R     XNOR2_X1       1  3.4    27    43     263    (-,-) 
  g177884/ZN             -       B1->ZN F     AOI21_X2       2  9.1    15    26     289    (-,-) 
  fopt185960/ZN          -       A->ZN  R     INV_X2         2  8.4    13    22     311    (-,-) 
  g191417/ZN             -       A->ZN  F     INV_X4        14 23.5     9    15     326    (-,-) 
  g177882/ZN             -       B1->ZN R     OAI21_X1       1  1.4    17    25     351    (-,-) 
  cpuregs_reg[13][16]/D  -       -      R     DFF_X1         1    -     -     0     351    (-,-) 
#------------------------------------------------------------------------------------------------



Path 860: VIOLATED (-135 ps) Setup Check with Pin cpuregs_reg[5][16]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][16]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     351                  
             Slack:=    -135                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g177886/ZN -       A->ZN  R     XNOR2_X1       1  3.4    27    43     263    (-,-) 
  g177884/ZN             -       B1->ZN F     AOI21_X2       2  9.1    15    26     289    (-,-) 
  fopt185960/ZN          -       A->ZN  R     INV_X2         2  8.4    13    22     311    (-,-) 
  g191417/ZN             -       A->ZN  F     INV_X4        14 23.5     9    15     326    (-,-) 
  g185965/ZN             -       B1->ZN R     OAI21_X1       1  1.4    17    25     351    (-,-) 
  cpuregs_reg[5][16]/D   -       -      R     DFF_X1         1    -     -     0     351    (-,-) 
#------------------------------------------------------------------------------------------------



Path 861: VIOLATED (-135 ps) Setup Check with Pin cpuregs_reg[1][16]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][16]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     351                  
             Slack:=    -135                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g177886/ZN -       A->ZN  R     XNOR2_X1       1  3.4    27    43     263    (-,-) 
  g177884/ZN             -       B1->ZN F     AOI21_X2       2  9.1    15    26     289    (-,-) 
  fopt185960/ZN          -       A->ZN  R     INV_X2         2  8.4    13    22     311    (-,-) 
  g191417/ZN             -       A->ZN  F     INV_X4        14 23.5     9    15     326    (-,-) 
  g194116/ZN             -       B1->ZN R     OAI21_X1       1  1.4    17    25     351    (-,-) 
  cpuregs_reg[1][16]/D   -       -      R     DFF_X1         1    -     -     0     351    (-,-) 
#------------------------------------------------------------------------------------------------



Path 862: VIOLATED (-135 ps) Setup Check with Pin reg_next_pc_reg[2]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) reg_next_pc_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     346                  
             Slack:=    -135                  

#--------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  latched_store_reg/CK                 -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q                  -       CK->Q  R     DFF_X1         2  4.4    14    91      91    (-,-) 
  g171853/ZN                           -       A1->ZN F     NAND2_X2       1  6.0    10    17     108    (-,-) 
  fopt171852/ZN                        -       A->ZN  R     INV_X4         3 17.5    13    20     128    (-,-) 
  fopt174219/ZN                        -       A->ZN  F     INV_X1         3  6.6     9    16     144    (-,-) 
  g171457/ZN                           -       A1->ZN R     NAND2_X1       2  7.3    22    28     172    (-,-) 
  g188236/ZN                           -       A2->ZN F     NAND2_X2       2  5.0     9    18     191    (-,-) 
  add_1564_33_Y_add_1555_32_g188240/ZN -       A1->ZN F     AND2_X4        2  7.4     6    28     218    (-,-) 
  g188239/Z                            -       A->Z   F     CLKBUF_X2      1  3.2     7    26     245    (-,-) 
  fopt188238/ZN                        -       A->ZN  R     INV_X2         3  5.5     9    15     260    (-,-) 
  add_1564_33_Y_add_1555_32_g1177/ZN   -       A1->ZN F     NAND2_X1       1  2.4     9    14     274    (-,-) 
  add_1564_33_Y_add_1555_32_g1051/ZN   -       A->ZN  F     XNOR2_X1       1  3.0    12    40     314    (-,-) 
  g162630/ZN                           -       B1->ZN R     AOI21_X2       1  2.0    18    24     337    (-,-) 
  g162423/ZN                           -       A->ZN  F     INV_X1         1  1.4     6     8     346    (-,-) 
  reg_next_pc_reg[2]/D                 -       -      F     DFF_X1         1    -     -     0     346    (-,-) 
#--------------------------------------------------------------------------------------------------------------



Path 863: VIOLATED (-134 ps) Setup Check with Pin cpuregs_reg[24][24]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[24][24]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -134                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175028/ZN -       A1->ZN F     NAND2_X2       1  4.1     8    15     235    (-,-) 
  add_1312_30_g179429/ZN -       A->ZN  F     XNOR2_X2       2  8.9    14    41     276    (-,-) 
  g195036/ZN             -       A1->ZN R     NAND2_X4       3 11.4    12    20     296    (-,-) 
  g193695_dup/ZN         -       A1->ZN F     NAND2_X4       3  9.4     8    15     311    (-,-) 
  g195044/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    15     326    (-,-) 
  g159858/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     344    (-,-) 
  cpuregs_reg[24][24]/D  -       -      F     DFF_X1         1    -     -     0     344    (-,-) 
#------------------------------------------------------------------------------------------------



Path 864: VIOLATED (-134 ps) Setup Check with Pin cpuregs_reg[8][24]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[8][24]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -134                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175028/ZN -       A1->ZN F     NAND2_X2       1  4.1     8    15     235    (-,-) 
  add_1312_30_g179429/ZN -       A->ZN  F     XNOR2_X2       2  8.9    14    41     276    (-,-) 
  g195036/ZN             -       A1->ZN R     NAND2_X4       3 11.4    12    20     296    (-,-) 
  g193695_dup/ZN         -       A1->ZN F     NAND2_X4       3  9.4     8    15     311    (-,-) 
  g195043/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    15     326    (-,-) 
  g159648/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     344    (-,-) 
  cpuregs_reg[8][24]/D   -       -      F     DFF_X1         1    -     -     0     344    (-,-) 
#------------------------------------------------------------------------------------------------



Path 865: VIOLATED (-134 ps) Setup Check with Pin cpuregs_reg[1][20]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[1][20]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      41                  
     Required Time:=     209                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -134                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g175010/ZN -       A1->ZN F     NAND2_X2       1  4.1     8    15     235    (-,-) 
  add_1312_30_g7011/ZN   -       A->ZN  F     XNOR2_X2       1  6.0    12    38     273    (-,-) 
  g193756/ZN             -       A1->ZN R     NAND2_X4       2 12.5    13    20     293    (-,-) 
  g191698_dup/ZN         -       A1->ZN F     NAND2_X4       4 16.1    11    19     312    (-,-) 
  g193767/ZN             -       A->ZN  R     INV_X8        14 26.3    11    19     331    (-,-) 
  g194104/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    13     344    (-,-) 
  cpuregs_reg[1][20]/D   -       -      F     DFF_X1         1    -     -     0     344    (-,-) 
#------------------------------------------------------------------------------------------------



Path 866: VIOLATED (-134 ps) Setup Check with Pin cpuregs_reg[29][15]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[29][15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     342                  
             Slack:=    -134                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g187834_dup/ZN        -       A1->ZN F     NAND4_X4       2   9.0    19    27     204    (-,-) 
  g189198/ZN            -       A1->ZN R     NOR2_X4        4  13.5    23    36     241    (-,-) 
  g161188/ZN            -       A1->ZN R     AND2_X4        3  15.8    13    40     281    (-,-) 
  g161094/ZN            -       A->ZN  F     INV_X8        62 106.1    16    26     306    (-,-) 
  g160420/ZN            -       A1->ZN R     NAND2_X1       1   2.0    10    18     325    (-,-) 
  g158901__7114/ZN      -       A->ZN  F     OAI21_X1       1   1.4    13    18     342    (-,-) 
  cpuregs_reg[29][15]/D -       -      F     DFF_X1         1     -     -     0     342    (-,-) 
#------------------------------------------------------------------------------------------------



Path 867: VIOLATED (-134 ps) Setup Check with Pin cpuregs_reg[29][14]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[29][14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     342                  
             Slack:=    -134                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g187834_dup/ZN        -       A1->ZN F     NAND4_X4       2   9.0    19    27     204    (-,-) 
  g189198/ZN            -       A1->ZN R     NOR2_X4        4  13.5    23    36     241    (-,-) 
  g161188/ZN            -       A1->ZN R     AND2_X4        3  15.8    13    40     281    (-,-) 
  g161094/ZN            -       A->ZN  F     INV_X8        62 106.1    16    26     306    (-,-) 
  g160419/ZN            -       A1->ZN R     NAND2_X1       1   2.0    10    18     325    (-,-) 
  g158902__5266/ZN      -       A->ZN  F     OAI21_X1       1   1.4    13    18     342    (-,-) 
  cpuregs_reg[29][14]/D -       -      F     DFF_X1         1     -     -     0     342    (-,-) 
#------------------------------------------------------------------------------------------------



Path 868: VIOLATED (-134 ps) Setup Check with Pin cpuregs_reg[29][12]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[29][12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     342                  
             Slack:=    -134                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g187834_dup/ZN        -       A1->ZN F     NAND4_X4       2   9.0    19    27     204    (-,-) 
  g189198/ZN            -       A1->ZN R     NOR2_X4        4  13.5    23    36     241    (-,-) 
  g161188/ZN            -       A1->ZN R     AND2_X4        3  15.8    13    40     281    (-,-) 
  g161094/ZN            -       A->ZN  F     INV_X8        62 106.1    16    26     306    (-,-) 
  g160416/ZN            -       A1->ZN R     NAND2_X1       1   2.0    10    18     325    (-,-) 
  g158905__2703/ZN      -       A->ZN  F     OAI21_X1       1   1.4    13    18     342    (-,-) 
  cpuregs_reg[29][12]/D -       -      F     DFF_X1         1     -     -     0     342    (-,-) 
#------------------------------------------------------------------------------------------------



Path 869: VIOLATED (-134 ps) Setup Check with Pin cpuregs_reg[29][9]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[29][9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     342                  
             Slack:=    -134                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g187834_dup/ZN       -       A1->ZN F     NAND4_X4       2   9.0    19    27     204    (-,-) 
  g189198/ZN           -       A1->ZN R     NOR2_X4        4  13.5    23    36     241    (-,-) 
  g161188/ZN           -       A1->ZN R     AND2_X4        3  15.8    13    40     281    (-,-) 
  g161094/ZN           -       A->ZN  F     INV_X8        62 106.1    16    26     306    (-,-) 
  g160411/ZN           -       A1->ZN R     NAND2_X1       1   2.0    10    18     325    (-,-) 
  g158911__1857/ZN     -       A->ZN  F     OAI21_X1       1   1.4    13    18     342    (-,-) 
  cpuregs_reg[29][9]/D -       -      F     DFF_X1         1     -     -     0     342    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 870: VIOLATED (-134 ps) Setup Check with Pin cpuregs_reg[29][8]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[29][8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     342                  
             Slack:=    -134                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g187834_dup/ZN       -       A1->ZN F     NAND4_X4       2   9.0    19    27     204    (-,-) 
  g189198/ZN           -       A1->ZN R     NOR2_X4        4  13.5    23    36     241    (-,-) 
  g161188/ZN           -       A1->ZN R     AND2_X4        3  15.8    13    40     281    (-,-) 
  g161094/ZN           -       A->ZN  F     INV_X8        62 106.1    16    26     306    (-,-) 
  g160410/ZN           -       A1->ZN R     NAND2_X1       1   2.0    10    18     325    (-,-) 
  g158912__194324/ZN   -       A->ZN  F     OAI21_X1       1   1.4    13    18     342    (-,-) 
  cpuregs_reg[29][8]/D -       -      F     DFF_X1         1     -     -     0     342    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 871: VIOLATED (-134 ps) Setup Check with Pin cpuregs_reg[29][4]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[29][4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     342                  
             Slack:=    -134                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g187834_dup/ZN       -       A1->ZN F     NAND4_X4       2   9.0    19    27     204    (-,-) 
  g189198/ZN           -       A1->ZN R     NOR2_X4        4  13.5    23    36     241    (-,-) 
  g161188/ZN           -       A1->ZN R     AND2_X4        3  15.8    13    40     281    (-,-) 
  g161094/ZN           -       A->ZN  F     INV_X8        62 106.1    16    26     306    (-,-) 
  g160404/ZN           -       A1->ZN R     NAND2_X1       1   2.0    10    18     325    (-,-) 
  g158986/ZN           -       A->ZN  F     OAI21_X1       1   1.4    13    18     342    (-,-) 
  cpuregs_reg[29][4]/D -       -      F     DFF_X1         1     -     -     0     342    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 872: VIOLATED (-134 ps) Setup Check with Pin cpuregs_reg[29][3]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[29][3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     342                  
             Slack:=    -134                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g187834_dup/ZN       -       A1->ZN F     NAND4_X4       2   9.0    19    27     204    (-,-) 
  g189198/ZN           -       A1->ZN R     NOR2_X4        4  13.5    23    36     241    (-,-) 
  g161188/ZN           -       A1->ZN R     AND2_X4        3  15.8    13    40     281    (-,-) 
  g161094/ZN           -       A->ZN  F     INV_X8        62 106.1    16    26     306    (-,-) 
  g160402/ZN           -       A1->ZN R     NAND2_X1       1   2.0    10    18     325    (-,-) 
  g189280/ZN           -       A->ZN  F     OAI21_X1       1   1.4    13    18     342    (-,-) 
  cpuregs_reg[29][3]/D -       -      F     DFF_X1         1     -     -     0     342    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 873: VIOLATED (-134 ps) Setup Check with Pin cpuregs_reg[29][2]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[29][2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     342                  
             Slack:=    -134                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g187834_dup/ZN       -       A1->ZN F     NAND4_X4       2   9.0    19    27     204    (-,-) 
  g189198/ZN           -       A1->ZN R     NOR2_X4        4  13.5    23    36     241    (-,-) 
  g161188/ZN           -       A1->ZN R     AND2_X4        3  15.8    13    40     281    (-,-) 
  g161094/ZN           -       A->ZN  F     INV_X8        62 106.1    16    26     306    (-,-) 
  g160400/ZN           -       A1->ZN R     NAND2_X1       1   2.0    10    18     325    (-,-) 
  g185760/ZN           -       A->ZN  F     OAI21_X1       1   1.4    13    18     342    (-,-) 
  cpuregs_reg[29][2]/D -       -      F     DFF_X1         1     -     -     0     342    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 874: VIOLATED (-134 ps) Setup Check with Pin cpuregs_reg[29][1]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[29][1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     342                  
             Slack:=    -134                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g187834_dup/ZN       -       A1->ZN F     NAND4_X4       2   9.0    19    27     204    (-,-) 
  g189198/ZN           -       A1->ZN R     NOR2_X4        4  13.5    23    36     241    (-,-) 
  g161188/ZN           -       A1->ZN R     AND2_X4        3  15.8    13    40     281    (-,-) 
  g161094/ZN           -       A->ZN  F     INV_X8        62 106.1    16    26     306    (-,-) 
  g160399/ZN           -       A1->ZN R     NAND2_X1       1   2.0    10    18     325    (-,-) 
  g185851/ZN           -       A->ZN  F     OAI21_X1       1   1.4    13    18     342    (-,-) 
  cpuregs_reg[29][1]/D -       -      F     DFF_X1         1     -     -     0     342    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 875: VIOLATED (-134 ps) Setup Check with Pin cpuregs_reg[25][14]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[25][14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     342                  
             Slack:=    -134                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g187834_dup/ZN        -       A1->ZN F     NAND4_X4       2   9.0    19    27     204    (-,-) 
  g189198/ZN            -       A1->ZN R     NOR2_X4        4  13.5    23    36     241    (-,-) 
  g161179/ZN            -       A1->ZN R     AND2_X4        3  15.8    13    40     281    (-,-) 
  g161074/ZN            -       A->ZN  F     INV_X8        62 106.2    16    26     306    (-,-) 
  g160320/ZN            -       A1->ZN R     NAND2_X1       1   2.0    10    18     325    (-,-) 
  g159289/ZN            -       A->ZN  F     OAI21_X1       1   1.4    13    18     342    (-,-) 
  cpuregs_reg[25][14]/D -       -      F     DFF_X1         1     -     -     0     342    (-,-) 
#------------------------------------------------------------------------------------------------



Path 876: VIOLATED (-134 ps) Setup Check with Pin cpuregs_reg[25][13]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[25][13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     342                  
             Slack:=    -134                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g187834_dup/ZN        -       A1->ZN F     NAND4_X4       2   9.0    19    27     204    (-,-) 
  g189198/ZN            -       A1->ZN R     NOR2_X4        4  13.5    23    36     241    (-,-) 
  g161179/ZN            -       A1->ZN R     AND2_X4        3  15.8    13    40     281    (-,-) 
  g161074/ZN            -       A->ZN  F     INV_X8        62 106.2    16    26     306    (-,-) 
  g160319/ZN            -       A1->ZN R     NAND2_X1       1   2.0    10    18     325    (-,-) 
  g193718/ZN            -       A->ZN  F     OAI21_X1       1   1.4    13    18     342    (-,-) 
  cpuregs_reg[25][13]/D -       -      F     DFF_X1         1     -     -     0     342    (-,-) 
#------------------------------------------------------------------------------------------------



Path 877: VIOLATED (-134 ps) Setup Check with Pin cpuregs_reg[25][12]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[25][12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     342                  
             Slack:=    -134                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g187834_dup/ZN        -       A1->ZN F     NAND4_X4       2   9.0    19    27     204    (-,-) 
  g189198/ZN            -       A1->ZN R     NOR2_X4        4  13.5    23    36     241    (-,-) 
  g161179/ZN            -       A1->ZN R     AND2_X4        3  15.8    13    40     281    (-,-) 
  g161074/ZN            -       A->ZN  F     INV_X8        62 106.2    16    26     306    (-,-) 
  g160318/ZN            -       A1->ZN R     NAND2_X1       1   2.0    10    18     325    (-,-) 
  g159285/ZN            -       A->ZN  F     OAI21_X1       1   1.4    13    18     342    (-,-) 
  cpuregs_reg[25][12]/D -       -      F     DFF_X1         1     -     -     0     342    (-,-) 
#------------------------------------------------------------------------------------------------



Path 878: VIOLATED (-134 ps) Setup Check with Pin cpuregs_reg[25][11]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[25][11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     342                  
             Slack:=    -134                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g187834_dup/ZN        -       A1->ZN F     NAND4_X4       2   9.0    19    27     204    (-,-) 
  g189198/ZN            -       A1->ZN R     NOR2_X4        4  13.5    23    36     241    (-,-) 
  g161179/ZN            -       A1->ZN R     AND2_X4        3  15.8    13    40     281    (-,-) 
  g161074/ZN            -       A->ZN  F     INV_X8        62 106.2    16    26     306    (-,-) 
  g160316/ZN            -       A1->ZN R     NAND2_X1       1   2.0    10    18     325    (-,-) 
  g183716/ZN            -       A->ZN  F     OAI21_X1       1   1.4    13    18     342    (-,-) 
  cpuregs_reg[25][11]/D -       -      F     DFF_X1         1     -     -     0     342    (-,-) 
#------------------------------------------------------------------------------------------------



Path 879: VIOLATED (-134 ps) Setup Check with Pin cpuregs_reg[25][10]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[25][10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     342                  
             Slack:=    -134                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g187834_dup/ZN        -       A1->ZN F     NAND4_X4       2   9.0    19    27     204    (-,-) 
  g189198/ZN            -       A1->ZN R     NOR2_X4        4  13.5    23    36     241    (-,-) 
  g161179/ZN            -       A1->ZN R     AND2_X4        3  15.8    13    40     281    (-,-) 
  g161074/ZN            -       A->ZN  F     INV_X8        62 106.2    16    26     306    (-,-) 
  g160314/ZN            -       A1->ZN R     NAND2_X1       1   2.0    10    18     325    (-,-) 
  g159283/ZN            -       A->ZN  F     OAI21_X1       1   1.4    13    18     342    (-,-) 
  cpuregs_reg[25][10]/D -       -      F     DFF_X1         1     -     -     0     342    (-,-) 
#------------------------------------------------------------------------------------------------



Path 880: VIOLATED (-134 ps) Setup Check with Pin cpuregs_reg[25][9]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[25][9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     342                  
             Slack:=    -134                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g187834_dup/ZN       -       A1->ZN F     NAND4_X4       2   9.0    19    27     204    (-,-) 
  g189198/ZN           -       A1->ZN R     NOR2_X4        4  13.5    23    36     241    (-,-) 
  g161179/ZN           -       A1->ZN R     AND2_X4        3  15.8    13    40     281    (-,-) 
  g161074/ZN           -       A->ZN  F     INV_X8        62 106.2    16    26     306    (-,-) 
  g160313/ZN           -       A1->ZN R     NAND2_X1       1   2.0    10    18     325    (-,-) 
  g159282/ZN           -       A->ZN  F     OAI21_X1       1   1.4    13    18     342    (-,-) 
  cpuregs_reg[25][9]/D -       -      F     DFF_X1         1     -     -     0     342    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 881: VIOLATED (-134 ps) Setup Check with Pin cpuregs_reg[25][8]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[25][8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     342                  
             Slack:=    -134                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g187834_dup/ZN       -       A1->ZN F     NAND4_X4       2   9.0    19    27     204    (-,-) 
  g189198/ZN           -       A1->ZN R     NOR2_X4        4  13.5    23    36     241    (-,-) 
  g161179/ZN           -       A1->ZN R     AND2_X4        3  15.8    13    40     281    (-,-) 
  g161074/ZN           -       A->ZN  F     INV_X8        62 106.2    16    26     306    (-,-) 
  g160312/ZN           -       A1->ZN R     NAND2_X1       1   2.0    10    18     325    (-,-) 
  g190298/ZN           -       A->ZN  F     OAI21_X1       1   1.4    13    18     342    (-,-) 
  cpuregs_reg[25][8]/D -       -      F     DFF_X1         1     -     -     0     342    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 882: VIOLATED (-134 ps) Setup Check with Pin cpuregs_reg[25][4]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[25][4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     342                  
             Slack:=    -134                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g187834_dup/ZN       -       A1->ZN F     NAND4_X4       2   9.0    19    27     204    (-,-) 
  g189198/ZN           -       A1->ZN R     NOR2_X4        4  13.5    23    36     241    (-,-) 
  g161179/ZN           -       A1->ZN R     AND2_X4        3  15.8    13    40     281    (-,-) 
  g161074/ZN           -       A->ZN  F     INV_X8        62 106.2    16    26     306    (-,-) 
  g160306/ZN           -       A1->ZN R     NAND2_X1       1   2.0    10    18     325    (-,-) 
  g159274/ZN           -       A->ZN  F     OAI21_X1       1   1.4    13    18     342    (-,-) 
  cpuregs_reg[25][4]/D -       -      F     DFF_X1         1     -     -     0     342    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 883: VIOLATED (-134 ps) Setup Check with Pin cpuregs_reg[25][3]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[25][3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     342                  
             Slack:=    -134                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g187834_dup/ZN       -       A1->ZN F     NAND4_X4       2   9.0    19    27     204    (-,-) 
  g189198/ZN           -       A1->ZN R     NOR2_X4        4  13.5    23    36     241    (-,-) 
  g161179/ZN           -       A1->ZN R     AND2_X4        3  15.8    13    40     281    (-,-) 
  g161074/ZN           -       A->ZN  F     INV_X8        62 106.2    16    26     306    (-,-) 
  g160303/ZN           -       A1->ZN R     NAND2_X1       1   2.0    10    18     325    (-,-) 
  g189281/ZN           -       A->ZN  F     OAI21_X1       1   1.4    13    18     342    (-,-) 
  cpuregs_reg[25][3]/D -       -      F     DFF_X1         1     -     -     0     342    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 884: VIOLATED (-134 ps) Setup Check with Pin cpuregs_reg[25][2]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[25][2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     342                  
             Slack:=    -134                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g187834_dup/ZN       -       A1->ZN F     NAND4_X4       2   9.0    19    27     204    (-,-) 
  g189198/ZN           -       A1->ZN R     NOR2_X4        4  13.5    23    36     241    (-,-) 
  g161179/ZN           -       A1->ZN R     AND2_X4        3  15.8    13    40     281    (-,-) 
  g161074/ZN           -       A->ZN  F     INV_X8        62 106.2    16    26     306    (-,-) 
  g160302/ZN           -       A1->ZN R     NAND2_X1       1   2.0    10    18     325    (-,-) 
  g185763/ZN           -       A->ZN  F     OAI21_X1       1   1.4    13    18     342    (-,-) 
  cpuregs_reg[25][2]/D -       -      F     DFF_X1         1     -     -     0     342    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 885: VIOLATED (-134 ps) Setup Check with Pin cpuregs_reg[25][1]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[25][1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     342                  
             Slack:=    -134                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g187834_dup/ZN       -       A1->ZN F     NAND4_X4       2   9.0    19    27     204    (-,-) 
  g189198/ZN           -       A1->ZN R     NOR2_X4        4  13.5    23    36     241    (-,-) 
  g161179/ZN           -       A1->ZN R     AND2_X4        3  15.8    13    40     281    (-,-) 
  g161074/ZN           -       A->ZN  F     INV_X8        62 106.2    16    26     306    (-,-) 
  g160301/ZN           -       A1->ZN R     NAND2_X1       1   2.0    10    18     325    (-,-) 
  g185853/ZN           -       A->ZN  F     OAI21_X1       1   1.4    13    18     342    (-,-) 
  cpuregs_reg[25][1]/D -       -      F     DFF_X1         1     -     -     0     342    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 886: VIOLATED (-134 ps) Setup Check with Pin cpuregs_reg[12][14]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[12][14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -134                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[3]/Q        -       CK->Q  R     DFF_X1         5 11.7    30   107     107    (-,-) 
  add_1312_30_g183870/ZN -       A2->ZN F     NAND2_X2       3  8.6    13    24     131    (-,-) 
  add_1312_30_g183872/ZN -       A->ZN  R     INV_X2         2  5.1    10    17     148    (-,-) 
  g183871/ZN             -       A1->ZN F     NAND3_X2       1  6.0    14    22     170    (-,-) 
  g179586/ZN             -       A->ZN  R     INV_X4         8 15.2    12    21     191    (-,-) 
  g173850/ZN             -       A2->ZN F     NAND2_X1       1  4.1    11    20     211    (-,-) 
  add_1312_30_g7009/ZN   -       A->ZN  F     XNOR2_X2       1  5.9    12    40     251    (-,-) 
  g165482/ZN             -       B1->ZN R     AOI21_X4       2 13.1    29    36     286    (-,-) 
  fopt173475/ZN          -       A->ZN  F     INV_X4        13 26.0    13    20     307    (-,-) 
  g160588/ZN             -       A2->ZN R     NAND2_X1       1  2.0    10    19     326    (-,-) 
  g159668/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     344    (-,-) 
  cpuregs_reg[12][14]/D  -       -      F     DFF_X1         1    -     -     0     344    (-,-) 
#------------------------------------------------------------------------------------------------



Path 887: VIOLATED (-134 ps) Setup Check with Pin cpuregs_reg[9][13]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[3]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[9][13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     350                  
             Slack:=    -134                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[3]/Q        -       CK->Q  R     DFF_X1         5 11.7    30   107     107    (-,-) 
  add_1312_30_g183870/ZN -       A2->ZN F     NAND2_X2       3  8.6    13    24     131    (-,-) 
  add_1312_30_g183872/ZN -       A->ZN  R     INV_X2         2  5.1    10    17     148    (-,-) 
  g183871/ZN             -       A1->ZN F     NAND3_X2       1  6.0    14    22     170    (-,-) 
  g179586/ZN             -       A->ZN  R     INV_X4         8 15.2    12    21     191    (-,-) 
  add_1312_30_g7050/ZN   -       A->ZN  F     INV_X1         1  3.0     6    10     202    (-,-) 
  add_1312_30_g7038/ZN   -       A1->ZN R     NOR2_X2        1  4.3    18    24     226    (-,-) 
  add_1312_30_g193715/ZN -       A->ZN  R     XNOR2_X2       1  6.7    26    43     269    (-,-) 
  g193713/ZN             -       B1->ZN F     AOI21_X4       3 16.0    14    24     293    (-,-) 
  g193717/ZN             -       A->ZN  R     INV_X8        18 36.8    14    24     317    (-,-) 
  g159993/ZN             -       A1->ZN F     NAND2_X1       1  1.8     8    14     331    (-,-) 
  g159483/ZN             -       A->ZN  R     OAI21_X1       1  1.4    17    19     350    (-,-) 
  cpuregs_reg[9][13]/D   -       -      R     DFF_X1         1    -     -     0     350    (-,-) 
#------------------------------------------------------------------------------------------------



Path 888: VIOLATED (-134 ps) Setup Check with Pin cpuregs_reg[29][5]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[29][5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     342                  
             Slack:=    -134                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g187834_dup/ZN       -       A1->ZN F     NAND4_X4       2   9.0    19    27     204    (-,-) 
  g189198/ZN           -       A1->ZN R     NOR2_X4        4  13.5    23    36     241    (-,-) 
  g161188/ZN           -       A1->ZN R     AND2_X4        3  15.8    13    40     281    (-,-) 
  g161094/ZN           -       A->ZN  F     INV_X8        62 106.1    16    26     306    (-,-) 
  g160405/ZN           -       A1->ZN R     NAND2_X1       1   2.0    10    18     325    (-,-) 
  g158984/ZN           -       A->ZN  F     OAI21_X1       1   1.4    12    18     342    (-,-) 
  cpuregs_reg[29][5]/D -       -      F     DFF_X1         1     -     -     0     342    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 889: VIOLATED (-134 ps) Setup Check with Pin cpuregs_reg[25][5]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[25][5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     342                  
             Slack:=    -134                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g187834_dup/ZN       -       A1->ZN F     NAND4_X4       2   9.0    19    27     204    (-,-) 
  g189198/ZN           -       A1->ZN R     NOR2_X4        4  13.5    23    36     241    (-,-) 
  g161179/ZN           -       A1->ZN R     AND2_X4        3  15.8    13    40     281    (-,-) 
  g161074/ZN           -       A->ZN  F     INV_X8        62 106.2    16    26     306    (-,-) 
  g160307/ZN           -       A1->ZN R     NAND2_X1       1   2.0    10    18     325    (-,-) 
  g159275/ZN           -       A->ZN  F     OAI21_X1       1   1.4    12    18     342    (-,-) 
  cpuregs_reg[25][5]/D -       -      F     DFF_X1         1     -     -     0     342    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 890: VIOLATED (-134 ps) Setup Check with Pin cpuregs_reg[29][11]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[29][11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     342                  
             Slack:=    -134                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g187834_dup/ZN        -       A1->ZN F     NAND4_X4       2   9.0    19    27     204    (-,-) 
  g189198/ZN            -       A1->ZN R     NOR2_X4        4  13.5    23    36     241    (-,-) 
  g161188/ZN            -       A1->ZN R     AND2_X4        3  15.8    13    40     281    (-,-) 
  g161094/ZN            -       A->ZN  F     INV_X8        62 106.1    16    26     306    (-,-) 
  g160414/ZN            -       A1->ZN R     NAND2_X1       1   2.0    10    18     325    (-,-) 
  g158907__183711/ZN    -       A->ZN  F     OAI21_X1       1   1.4    12    18     342    (-,-) 
  cpuregs_reg[29][11]/D -       -      F     DFF_X1         1     -     -     0     342    (-,-) 
#------------------------------------------------------------------------------------------------



Path 891: VIOLATED (-134 ps) Setup Check with Pin cpuregs_reg[29][10]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[29][10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     342                  
             Slack:=    -134                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g187834_dup/ZN        -       A1->ZN F     NAND4_X4       2   9.0    19    27     204    (-,-) 
  g189198/ZN            -       A1->ZN R     NOR2_X4        4  13.5    23    36     241    (-,-) 
  g161188/ZN            -       A1->ZN R     AND2_X4        3  15.8    13    40     281    (-,-) 
  g161094/ZN            -       A->ZN  F     INV_X8        62 106.1    16    26     306    (-,-) 
  g160412/ZN            -       A1->ZN R     NAND2_X1       1   2.0    10    18     325    (-,-) 
  g158908__1840/ZN      -       A->ZN  F     OAI21_X1       1   1.4    12    18     342    (-,-) 
  cpuregs_reg[29][10]/D -       -      F     DFF_X1         1     -     -     0     342    (-,-) 
#------------------------------------------------------------------------------------------------



Path 892: VIOLATED (-134 ps) Setup Check with Pin cpuregs_reg[29][7]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[29][7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     342                  
             Slack:=    -134                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g187834_dup/ZN       -       A1->ZN F     NAND4_X4       2   9.0    19    27     204    (-,-) 
  g189198/ZN           -       A1->ZN R     NOR2_X4        4  13.5    23    36     241    (-,-) 
  g161188/ZN           -       A1->ZN R     AND2_X4        3  15.8    13    40     281    (-,-) 
  g161094/ZN           -       A->ZN  F     INV_X8        62 106.1    16    26     306    (-,-) 
  g160408/ZN           -       A1->ZN R     NAND2_X1       1   2.0    10    18     325    (-,-) 
  g158914__186064/ZN   -       A->ZN  F     OAI21_X1       1   1.4    12    18     342    (-,-) 
  cpuregs_reg[29][7]/D -       -      F     DFF_X1         1     -     -     0     342    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 893: VIOLATED (-134 ps) Setup Check with Pin cpuregs_reg[29][6]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[29][6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     342                  
             Slack:=    -134                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g187834_dup/ZN       -       A1->ZN F     NAND4_X4       2   9.0    19    27     204    (-,-) 
  g189198/ZN           -       A1->ZN R     NOR2_X4        4  13.5    23    36     241    (-,-) 
  g161188/ZN           -       A1->ZN R     AND2_X4        3  15.8    13    40     281    (-,-) 
  g161094/ZN           -       A->ZN  F     INV_X8        62 106.1    16    26     306    (-,-) 
  g160406/ZN           -       A1->ZN R     NAND2_X1       1   2.0    10    18     325    (-,-) 
  g158920__1309/ZN     -       A->ZN  F     OAI21_X1       1   1.4    12    18     342    (-,-) 
  cpuregs_reg[29][6]/D -       -      F     DFF_X1         1     -     -     0     342    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 894: VIOLATED (-134 ps) Setup Check with Pin cpuregs_reg[25][15]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[25][15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     342                  
             Slack:=    -134                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g187834_dup/ZN        -       A1->ZN F     NAND4_X4       2   9.0    19    27     204    (-,-) 
  g189198/ZN            -       A1->ZN R     NOR2_X4        4  13.5    23    36     241    (-,-) 
  g161179/ZN            -       A1->ZN R     AND2_X4        3  15.8    13    40     281    (-,-) 
  g161074/ZN            -       A->ZN  F     INV_X8        62 106.2    16    26     306    (-,-) 
  g160322/ZN            -       A1->ZN R     NAND2_X1       1   2.0    10    18     325    (-,-) 
  g159290/ZN            -       A->ZN  F     OAI21_X1       1   1.4    12    18     342    (-,-) 
  cpuregs_reg[25][15]/D -       -      F     DFF_X1         1     -     -     0     342    (-,-) 
#------------------------------------------------------------------------------------------------



Path 895: VIOLATED (-134 ps) Setup Check with Pin cpuregs_reg[25][7]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[25][7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     342                  
             Slack:=    -134                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g187834_dup/ZN       -       A1->ZN F     NAND4_X4       2   9.0    19    27     204    (-,-) 
  g189198/ZN           -       A1->ZN R     NOR2_X4        4  13.5    23    36     241    (-,-) 
  g161179/ZN           -       A1->ZN R     AND2_X4        3  15.8    13    40     281    (-,-) 
  g161074/ZN           -       A->ZN  F     INV_X8        62 106.2    16    26     306    (-,-) 
  g160310/ZN           -       A1->ZN R     NAND2_X1       1   2.0    10    18     325    (-,-) 
  g186055/ZN           -       A->ZN  F     OAI21_X1       1   1.4    12    18     342    (-,-) 
  cpuregs_reg[25][7]/D -       -      F     DFF_X1         1     -     -     0     342    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 896: VIOLATED (-134 ps) Setup Check with Pin cpuregs_reg[25][6]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[25][6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     342                  
             Slack:=    -134                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g187834_dup/ZN       -       A1->ZN F     NAND4_X4       2   9.0    19    27     204    (-,-) 
  g189198/ZN           -       A1->ZN R     NOR2_X4        4  13.5    23    36     241    (-,-) 
  g161179/ZN           -       A1->ZN R     AND2_X4        3  15.8    13    40     281    (-,-) 
  g161074/ZN           -       A->ZN  F     INV_X8        62 106.2    16    26     306    (-,-) 
  g160308/ZN           -       A1->ZN R     NAND2_X1       1   2.0    10    18     325    (-,-) 
  g159277/ZN           -       A->ZN  F     OAI21_X1       1   1.4    12    18     342    (-,-) 
  cpuregs_reg[25][6]/D -       -      F     DFF_X1         1     -     -     0     342    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 897: VIOLATED (-134 ps) Setup Check with Pin cpuregs_reg[28][13]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[3]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[28][13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     350                  
             Slack:=    -134                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[3]/Q        -       CK->Q  R     DFF_X1         5 11.7    30   107     107    (-,-) 
  add_1312_30_g183870/ZN -       A2->ZN F     NAND2_X2       3  8.6    13    24     131    (-,-) 
  add_1312_30_g183872/ZN -       A->ZN  R     INV_X2         2  5.1    10    17     148    (-,-) 
  g183871/ZN             -       A1->ZN F     NAND3_X2       1  6.0    14    22     170    (-,-) 
  g179586/ZN             -       A->ZN  R     INV_X4         8 15.2    12    21     191    (-,-) 
  add_1312_30_g7050/ZN   -       A->ZN  F     INV_X1         1  3.0     6    10     202    (-,-) 
  add_1312_30_g7038/ZN   -       A1->ZN R     NOR2_X2        1  4.3    18    24     226    (-,-) 
  add_1312_30_g193715/ZN -       A->ZN  R     XNOR2_X2       1  6.7    26    43     269    (-,-) 
  g193713/ZN             -       B1->ZN F     AOI21_X4       3 16.0    14    24     293    (-,-) 
  g193717/ZN             -       A->ZN  R     INV_X8        18 36.8    14    24     317    (-,-) 
  g193967/ZN             -       A1->ZN F     NAND2_X1       1  1.8     8    14     331    (-,-) 
  g193966/ZN             -       A->ZN  R     OAI21_X1       1  1.4    17    19     350    (-,-) 
  cpuregs_reg[28][13]/D  -       -      R     DFF_X1         1    -     -     0     350    (-,-) 
#------------------------------------------------------------------------------------------------



Path 898: VIOLATED (-134 ps) Setup Check with Pin cpuregs_reg[24][13]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[3]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     350                  
             Slack:=    -134                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[3]/Q        -       CK->Q  R     DFF_X1         5 11.7    30   107     107    (-,-) 
  add_1312_30_g183870/ZN -       A2->ZN F     NAND2_X2       3  8.6    13    24     131    (-,-) 
  add_1312_30_g183872/ZN -       A->ZN  R     INV_X2         2  5.1    10    17     148    (-,-) 
  g183871/ZN             -       A1->ZN F     NAND3_X2       1  6.0    14    22     170    (-,-) 
  g179586/ZN             -       A->ZN  R     INV_X4         8 15.2    12    21     191    (-,-) 
  add_1312_30_g7050/ZN   -       A->ZN  F     INV_X1         1  3.0     6    10     202    (-,-) 
  add_1312_30_g7038/ZN   -       A1->ZN R     NOR2_X2        1  4.3    18    24     226    (-,-) 
  add_1312_30_g193715/ZN -       A->ZN  R     XNOR2_X2       1  6.7    26    43     269    (-,-) 
  g193713/ZN             -       B1->ZN F     AOI21_X4       3 16.0    14    24     293    (-,-) 
  g193717/ZN             -       A->ZN  R     INV_X8        18 36.8    14    24     317    (-,-) 
  g160808/ZN             -       A1->ZN F     NAND2_X1       1  1.8     8    14     331    (-,-) 
  g159847/ZN             -       A->ZN  R     OAI21_X1       1  1.4    17    19     350    (-,-) 
  cpuregs_reg[24][13]/D  -       -      R     DFF_X1         1    -     -     0     350    (-,-) 
#------------------------------------------------------------------------------------------------



Path 899: VIOLATED (-134 ps) Setup Check with Pin cpuregs_reg[20][13]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[3]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     350                  
             Slack:=    -134                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[3]/Q        -       CK->Q  R     DFF_X1         5 11.7    30   107     107    (-,-) 
  add_1312_30_g183870/ZN -       A2->ZN F     NAND2_X2       3  8.6    13    24     131    (-,-) 
  add_1312_30_g183872/ZN -       A->ZN  R     INV_X2         2  5.1    10    17     148    (-,-) 
  g183871/ZN             -       A1->ZN F     NAND3_X2       1  6.0    14    22     170    (-,-) 
  g179586/ZN             -       A->ZN  R     INV_X4         8 15.2    12    21     191    (-,-) 
  add_1312_30_g7050/ZN   -       A->ZN  F     INV_X1         1  3.0     6    10     202    (-,-) 
  add_1312_30_g7038/ZN   -       A1->ZN R     NOR2_X2        1  4.3    18    24     226    (-,-) 
  add_1312_30_g193715/ZN -       A->ZN  R     XNOR2_X2       1  6.7    26    43     269    (-,-) 
  g193713/ZN             -       B1->ZN F     AOI21_X4       3 16.0    14    24     293    (-,-) 
  g193717/ZN             -       A->ZN  R     INV_X8        18 36.8    14    24     317    (-,-) 
  g182727/ZN             -       A1->ZN F     NAND2_X1       1  1.8     8    14     331    (-,-) 
  g182726/ZN             -       A->ZN  R     OAI21_X1       1  1.4    17    19     350    (-,-) 
  cpuregs_reg[20][13]/D  -       -      R     DFF_X1         1    -     -     0     350    (-,-) 
#------------------------------------------------------------------------------------------------



Path 900: VIOLATED (-134 ps) Setup Check with Pin cpuregs_reg[12][13]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[3]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[12][13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     350                  
             Slack:=    -134                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[3]/Q        -       CK->Q  R     DFF_X1         5 11.7    30   107     107    (-,-) 
  add_1312_30_g183870/ZN -       A2->ZN F     NAND2_X2       3  8.6    13    24     131    (-,-) 
  add_1312_30_g183872/ZN -       A->ZN  R     INV_X2         2  5.1    10    17     148    (-,-) 
  g183871/ZN             -       A1->ZN F     NAND3_X2       1  6.0    14    22     170    (-,-) 
  g179586/ZN             -       A->ZN  R     INV_X4         8 15.2    12    21     191    (-,-) 
  add_1312_30_g7050/ZN   -       A->ZN  F     INV_X1         1  3.0     6    10     202    (-,-) 
  add_1312_30_g7038/ZN   -       A1->ZN R     NOR2_X2        1  4.3    18    24     226    (-,-) 
  add_1312_30_g193715/ZN -       A->ZN  R     XNOR2_X2       1  6.7    26    43     269    (-,-) 
  g193713/ZN             -       B1->ZN F     AOI21_X4       3 16.0    14    24     293    (-,-) 
  g193717/ZN             -       A->ZN  R     INV_X8        18 36.8    14    24     317    (-,-) 
  g160587/ZN             -       A1->ZN F     NAND2_X1       1  1.8     8    14     331    (-,-) 
  g159666/ZN             -       A->ZN  R     OAI21_X1       1  1.4    17    19     350    (-,-) 
  cpuregs_reg[12][13]/D  -       -      R     DFF_X1         1    -     -     0     350    (-,-) 
#------------------------------------------------------------------------------------------------



Path 901: VIOLATED (-134 ps) Setup Check with Pin cpuregs_reg[8][13]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[3]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     350                  
             Slack:=    -134                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[3]/Q        -       CK->Q  R     DFF_X1         5 11.7    30   107     107    (-,-) 
  add_1312_30_g183870/ZN -       A2->ZN F     NAND2_X2       3  8.6    13    24     131    (-,-) 
  add_1312_30_g183872/ZN -       A->ZN  R     INV_X2         2  5.1    10    17     148    (-,-) 
  g183871/ZN             -       A1->ZN F     NAND3_X2       1  6.0    14    22     170    (-,-) 
  g179586/ZN             -       A->ZN  R     INV_X4         8 15.2    12    21     191    (-,-) 
  add_1312_30_g7050/ZN   -       A->ZN  F     INV_X1         1  3.0     6    10     202    (-,-) 
  add_1312_30_g7038/ZN   -       A1->ZN R     NOR2_X2        1  4.3    18    24     226    (-,-) 
  add_1312_30_g193715/ZN -       A->ZN  R     XNOR2_X2       1  6.7    26    43     269    (-,-) 
  g193713/ZN             -       B1->ZN F     AOI21_X4       3 16.0    14    24     293    (-,-) 
  g193717/ZN             -       A->ZN  R     INV_X8        18 36.8    14    24     317    (-,-) 
  g160956/ZN             -       A1->ZN F     NAND2_X1       1  1.8     8    14     331    (-,-) 
  g159637/ZN             -       A->ZN  R     OAI21_X1       1  1.4    17    19     350    (-,-) 
  cpuregs_reg[8][13]/D   -       -      R     DFF_X1         1    -     -     0     350    (-,-) 
#------------------------------------------------------------------------------------------------



Path 902: VIOLATED (-134 ps) Setup Check with Pin cpuregs_reg[3][13]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[3]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     350                  
             Slack:=    -134                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[3]/Q        -       CK->Q  R     DFF_X1         5 11.7    30   107     107    (-,-) 
  add_1312_30_g183870/ZN -       A2->ZN F     NAND2_X2       3  8.6    13    24     131    (-,-) 
  add_1312_30_g183872/ZN -       A->ZN  R     INV_X2         2  5.1    10    17     148    (-,-) 
  g183871/ZN             -       A1->ZN F     NAND3_X2       1  6.0    14    22     170    (-,-) 
  g179586/ZN             -       A->ZN  R     INV_X4         8 15.2    12    21     191    (-,-) 
  add_1312_30_g7050/ZN   -       A->ZN  F     INV_X1         1  3.0     6    10     202    (-,-) 
  add_1312_30_g7038/ZN   -       A1->ZN R     NOR2_X2        1  4.3    18    24     226    (-,-) 
  add_1312_30_g193715/ZN -       A->ZN  R     XNOR2_X2       1  6.7    26    43     269    (-,-) 
  g193713/ZN             -       B1->ZN F     AOI21_X4       3 16.0    14    24     293    (-,-) 
  g193717/ZN             -       A->ZN  R     INV_X8        18 36.8    14    24     317    (-,-) 
  g160021/ZN             -       A1->ZN F     NAND2_X1       1  1.8     8    14     331    (-,-) 
  g182323/ZN             -       A->ZN  R     OAI21_X1       1  1.4    17    19     350    (-,-) 
  cpuregs_reg[3][13]/D   -       -      R     DFF_X1         1    -     -     0     350    (-,-) 
#------------------------------------------------------------------------------------------------



Path 903: VIOLATED (-133 ps) Setup Check with Pin cpuregs_reg[23][8]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      37                  
     Required Time:=     213                  
      Launch Clock:-       0                  
         Data Path:-     346                  
             Slack:=    -133                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189195/ZN           -       A1->ZN F     NAND4_X4       2  11.7    21    30     207    (-,-) 
  g189197/ZN           -       A1->ZN R     NOR2_X4        4  13.5    24    37     244    (-,-) 
  g161205/ZN           -       A1->ZN R     AND2_X4        2  13.3    12    38     283    (-,-) 
  g191297/ZN           -       A->ZN  F     INV_X8        62 105.6    15    25     308    (-,-) 
  g194322/ZN           -       B1->ZN R     OAI22_X1       1   1.4    28    39     346    (-,-) 
  cpuregs_reg[23][8]/D -       -      R     DFF_X1         1     -     -     0     346    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 904: VIOLATED (-133 ps) Setup Check with Pin cpuregs_reg[9][12]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[9][12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     349                  
             Slack:=    -133                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1  6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3 15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4 18.0    16    23     177    (-,-) 
  g187834_dup/ZN       -       A1->ZN F     NAND4_X4       2  9.0    19    27     204    (-,-) 
  g189198/ZN           -       A1->ZN R     NOR2_X4        4 13.5    23    36     241    (-,-) 
  g187665/ZN           -       A1->ZN F     NAND2_X2       3 17.4    20    33     274    (-,-) 
  fopt187664/ZN        -       A->ZN  R     INV_X8        42 78.3    25    39     313    (-,-) 
  g159994/ZN           -       A2->ZN F     NAND2_X1       1  1.8    10    17     330    (-,-) 
  g159482/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    20     349    (-,-) 
  cpuregs_reg[9][12]/D -       -      R     DFF_X1         1    -     -     0     349    (-,-) 
#----------------------------------------------------------------------------------------------



Path 905: VIOLATED (-133 ps) Setup Check with Pin cpuregs_reg[9][6]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[9][6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     349                  
             Slack:=    -133                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1  6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3 15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4 18.0    16    23     177    (-,-) 
  g187834_dup/ZN       -       A1->ZN F     NAND4_X4       2  9.0    19    27     204    (-,-) 
  g189198/ZN           -       A1->ZN R     NOR2_X4        4 13.5    23    36     241    (-,-) 
  g187665/ZN           -       A1->ZN F     NAND2_X2       3 17.4    20    33     274    (-,-) 
  fopt187664/ZN        -       A->ZN  R     INV_X8        42 78.3    25    39     313    (-,-) 
  g185532/ZN           -       A1->ZN F     NAND2_X1       1  1.8    10    17     329    (-,-) 
  g159476/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    20     349    (-,-) 
  cpuregs_reg[9][6]/D  -       -      R     DFF_X1         1    -     -     0     349    (-,-) 
#----------------------------------------------------------------------------------------------



Path 906: VIOLATED (-133 ps) Setup Check with Pin cpuregs_reg[9][5]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[9][5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     349                  
             Slack:=    -133                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1  6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3 15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4 18.0    16    23     177    (-,-) 
  g187834_dup/ZN       -       A1->ZN F     NAND4_X4       2  9.0    19    27     204    (-,-) 
  g189198/ZN           -       A1->ZN R     NOR2_X4        4 13.5    23    36     241    (-,-) 
  g187665/ZN           -       A1->ZN F     NAND2_X2       3 17.4    20    33     274    (-,-) 
  fopt187664/ZN        -       A->ZN  R     INV_X8        42 78.3    25    39     313    (-,-) 
  g172705/ZN           -       A1->ZN F     NAND2_X1       1  1.8    10    17     329    (-,-) 
  g159475/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    20     349    (-,-) 
  cpuregs_reg[9][5]/D  -       -      R     DFF_X1         1    -     -     0     349    (-,-) 
#----------------------------------------------------------------------------------------------



Path 907: VIOLATED (-133 ps) Setup Check with Pin cpuregs_reg[9][4]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[9][4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     349                  
             Slack:=    -133                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1  6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3 15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4 18.0    16    23     177    (-,-) 
  g187834_dup/ZN       -       A1->ZN F     NAND4_X4       2  9.0    19    27     204    (-,-) 
  g189198/ZN           -       A1->ZN R     NOR2_X4        4 13.5    23    36     241    (-,-) 
  g187665/ZN           -       A1->ZN F     NAND2_X2       3 17.4    20    33     274    (-,-) 
  fopt187664/ZN        -       A->ZN  R     INV_X8        42 78.3    25    39     313    (-,-) 
  g160002/ZN           -       A1->ZN F     NAND2_X1       1  1.8    10    17     329    (-,-) 
  g159474/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    20     349    (-,-) 
  cpuregs_reg[9][4]/D  -       -      R     DFF_X1         1    -     -     0     349    (-,-) 
#----------------------------------------------------------------------------------------------



Path 908: VIOLATED (-133 ps) Setup Check with Pin cpuregs_reg[9][19]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[7]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[9][19]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     349                  
             Slack:=    -133                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[7]/Q        -       CK->Q  R     DFF_X1         6 10.6    27   104     104    (-,-) 
  add_1312_30_g179583/ZN -       A2->ZN R     AND2_X2        2  5.5    11    38     142    (-,-) 
  add_1312_30_g7102/ZN   -       A->ZN  F     INV_X1         2  3.5     6    11     153    (-,-) 
  add_1312_30_g7091/ZN   -       A1->ZN R     NOR2_X1        1  1.9    16    23     176    (-,-) 
  add_1312_30_g7070/ZN   -       A1->ZN F     NAND2_X1       1  3.5    11    19     196    (-,-) 
  add_1312_30_g7039/ZN   -       A2->ZN R     NOR2_X2        1  4.3    18    31     227    (-,-) 
  add_1312_30_g184886/ZN -       A->ZN  R     XNOR2_X2       1  6.7    26    43     270    (-,-) 
  g184884/ZN             -       B1->ZN F     AOI21_X4       2 12.8    13    22     292    (-,-) 
  fopt184883/ZN          -       A->ZN  R     INV_X8        18 36.9    14    23     316    (-,-) 
  g160533/ZN             -       A1->ZN F     NAND2_X1       1  1.8     8    14     330    (-,-) 
  g159489/ZN             -       A->ZN  R     OAI21_X1       1  1.4    17    19     349    (-,-) 
  cpuregs_reg[9][19]/D   -       -      R     DFF_X1         1    -     -     0     349    (-,-) 
#------------------------------------------------------------------------------------------------



Path 909: VIOLATED (-133 ps) Setup Check with Pin reg_out_reg[11]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[2]/CK
          Clock: (R) clk
       Endpoint: (F) reg_out_reg[11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     341                  
             Slack:=    -133                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[2]/Q      -       CK->Q  F     DFF_X1         4  6.3    11    86      86    (-,-) 
  add_1801_23_g1388/ZN -       A2->ZN F     OR2_X2         3  5.2    10    50     136    (-,-) 
  add_1801_23_g1095/ZN -       A2->ZN R     NAND3_X1       1  3.3    15    22     159    (-,-) 
  add_1801_23_g1081/ZN -       A1->ZN F     NAND3_X2       3  8.6    17    28     187    (-,-) 
  add_1801_23_g1055/ZN -       A1->ZN R     NAND2_X2       1  6.6    13    23     210    (-,-) 
  add_1801_23_g1035/ZN -       A1->ZN F     NAND3_X4       7 15.2    16    26     235    (-,-) 
  g173909/ZN           -       A->ZN  R     INV_X2         3  5.8    11    20     255    (-,-) 
  add_1801_23_g1010/ZN -       B1->ZN F     OAI21_X1       1  2.4    11    16     270    (-,-) 
  add_1801_23_g973/ZN  -       A->ZN  F     XNOR2_X1       1  1.8    10    39     309    (-,-) 
  g82155__1857/ZN      -       A1->ZN R     NAND2_X1       1  1.9    10    16     324    (-,-) 
  g81417__173897/ZN    -       A1->ZN F     NAND3_X1       1  1.4    12    17     341    (-,-) 
  reg_out_reg[11]/D    -       -      F     DFF_X1         1    -     -     0     341    (-,-) 
#----------------------------------------------------------------------------------------------



Path 910: VIOLATED (-132 ps) Setup Check with Pin cpuregs_reg[9][7]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[9][7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     349                  
             Slack:=    -132                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1  6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3 15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4 18.0    16    23     177    (-,-) 
  g187834_dup/ZN       -       A1->ZN F     NAND4_X4       2  9.0    19    27     204    (-,-) 
  g189198/ZN           -       A1->ZN R     NOR2_X4        4 13.5    23    36     241    (-,-) 
  g187665/ZN           -       A1->ZN F     NAND2_X2       3 17.4    20    33     274    (-,-) 
  fopt187664/ZN        -       A->ZN  R     INV_X8        42 78.3    25    39     313    (-,-) 
  g194542/ZN           -       A2->ZN F     NAND2_X1       1  1.8     8    17     330    (-,-) 
  g159477/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     349    (-,-) 
  cpuregs_reg[9][7]/D  -       -      R     DFF_X1         1    -     -     0     349    (-,-) 
#----------------------------------------------------------------------------------------------



Path 911: VIOLATED (-132 ps) Setup Check with Pin reg_out_reg[12]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[2]/CK
          Clock: (R) clk
       Endpoint: (F) reg_out_reg[12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     341                  
             Slack:=    -132                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[2]/Q      -       CK->Q  F     DFF_X1         4  6.3    11    86      86    (-,-) 
  add_1801_23_g1388/ZN -       A2->ZN F     OR2_X2         3  5.2    10    50     136    (-,-) 
  add_1801_23_g1095/ZN -       A2->ZN R     NAND3_X1       1  3.3    15    22     159    (-,-) 
  add_1801_23_g1081/ZN -       A1->ZN F     NAND3_X2       3  8.6    17    28     187    (-,-) 
  add_1801_23_g1055/ZN -       A1->ZN R     NAND2_X2       1  6.6    13    23     210    (-,-) 
  add_1801_23_g1035/ZN -       A1->ZN F     NAND3_X4       7 15.2    16    26     235    (-,-) 
  g173909/ZN           -       A->ZN  R     INV_X2         3  5.8    11    20     255    (-,-) 
  add_1801_23_g1009/ZN -       B1->ZN F     OAI21_X1       1  2.4    11    16     270    (-,-) 
  add_1801_23_g976/ZN  -       A->ZN  F     XNOR2_X1       1  1.8    10    38     309    (-,-) 
  g82148__2250/ZN      -       A1->ZN R     NAND2_X1       1  1.9    10    16     324    (-,-) 
  g81424__173900/ZN    -       A1->ZN F     NAND3_X1       1  1.4    12    17     341    (-,-) 
  reg_out_reg[12]/D    -       -      F     DFF_X1         1    -     -     0     341    (-,-) 
#----------------------------------------------------------------------------------------------



Path 912: VIOLATED (-132 ps) Setup Check with Pin cpuregs_reg[28][19]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[7]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[28][19]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     348                  
             Slack:=    -132                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[7]/Q        -       CK->Q  R     DFF_X1         6 10.6    27   104     104    (-,-) 
  add_1312_30_g179583/ZN -       A2->ZN R     AND2_X2        2  5.5    11    38     142    (-,-) 
  add_1312_30_g7102/ZN   -       A->ZN  F     INV_X1         2  3.5     6    11     153    (-,-) 
  add_1312_30_g7091/ZN   -       A1->ZN R     NOR2_X1        1  1.9    16    23     176    (-,-) 
  add_1312_30_g7070/ZN   -       A1->ZN F     NAND2_X1       1  3.5    11    19     196    (-,-) 
  add_1312_30_g7039/ZN   -       A2->ZN R     NOR2_X2        1  4.3    18    31     227    (-,-) 
  add_1312_30_g184886/ZN -       A->ZN  R     XNOR2_X2       1  6.7    26    43     270    (-,-) 
  g184884/ZN             -       B1->ZN F     AOI21_X4       2 12.8    13    22     292    (-,-) 
  fopt184883/ZN          -       A->ZN  R     INV_X8        18 36.9    14    23     316    (-,-) 
  g193991/ZN             -       A1->ZN F     NAND2_X1       1  1.8     8    14     330    (-,-) 
  g193990/ZN             -       A->ZN  R     OAI21_X1       1  1.4    17    19     348    (-,-) 
  cpuregs_reg[28][19]/D  -       -      R     DFF_X1         1    -     -     0     348    (-,-) 
#------------------------------------------------------------------------------------------------



Path 913: VIOLATED (-132 ps) Setup Check with Pin cpuregs_reg[24][19]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[7]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][19]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     348                  
             Slack:=    -132                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[7]/Q        -       CK->Q  R     DFF_X1         6 10.6    27   104     104    (-,-) 
  add_1312_30_g179583/ZN -       A2->ZN R     AND2_X2        2  5.5    11    38     142    (-,-) 
  add_1312_30_g7102/ZN   -       A->ZN  F     INV_X1         2  3.5     6    11     153    (-,-) 
  add_1312_30_g7091/ZN   -       A1->ZN R     NOR2_X1        1  1.9    16    23     176    (-,-) 
  add_1312_30_g7070/ZN   -       A1->ZN F     NAND2_X1       1  3.5    11    19     196    (-,-) 
  add_1312_30_g7039/ZN   -       A2->ZN R     NOR2_X2        1  4.3    18    31     227    (-,-) 
  add_1312_30_g184886/ZN -       A->ZN  R     XNOR2_X2       1  6.7    26    43     270    (-,-) 
  g184884/ZN             -       B1->ZN F     AOI21_X4       2 12.8    13    22     292    (-,-) 
  fopt184883/ZN          -       A->ZN  R     INV_X8        18 36.9    14    23     316    (-,-) 
  g160814/ZN             -       A1->ZN F     NAND2_X1       1  1.8     8    14     330    (-,-) 
  g159853/ZN             -       A->ZN  R     OAI21_X1       1  1.4    17    19     348    (-,-) 
  cpuregs_reg[24][19]/D  -       -      R     DFF_X1         1    -     -     0     348    (-,-) 
#------------------------------------------------------------------------------------------------



Path 914: VIOLATED (-132 ps) Setup Check with Pin cpuregs_reg[20][19]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[7]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][19]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     348                  
             Slack:=    -132                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[7]/Q        -       CK->Q  R     DFF_X1         6 10.6    27   104     104    (-,-) 
  add_1312_30_g179583/ZN -       A2->ZN R     AND2_X2        2  5.5    11    38     142    (-,-) 
  add_1312_30_g7102/ZN   -       A->ZN  F     INV_X1         2  3.5     6    11     153    (-,-) 
  add_1312_30_g7091/ZN   -       A1->ZN R     NOR2_X1        1  1.9    16    23     176    (-,-) 
  add_1312_30_g7070/ZN   -       A1->ZN F     NAND2_X1       1  3.5    11    19     196    (-,-) 
  add_1312_30_g7039/ZN   -       A2->ZN R     NOR2_X2        1  4.3    18    31     227    (-,-) 
  add_1312_30_g184886/ZN -       A->ZN  R     XNOR2_X2       1  6.7    26    43     270    (-,-) 
  g184884/ZN             -       B1->ZN F     AOI21_X4       2 12.8    13    22     292    (-,-) 
  fopt184883/ZN          -       A->ZN  R     INV_X8        18 36.9    14    23     316    (-,-) 
  g182753/ZN             -       A1->ZN F     NAND2_X1       1  1.8     8    14     330    (-,-) 
  g182752/ZN             -       A->ZN  R     OAI21_X1       1  1.4    17    19     348    (-,-) 
  cpuregs_reg[20][19]/D  -       -      R     DFF_X1         1    -     -     0     348    (-,-) 
#------------------------------------------------------------------------------------------------



Path 915: VIOLATED (-132 ps) Setup Check with Pin cpuregs_reg[12][19]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[7]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[12][19]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     348                  
             Slack:=    -132                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[7]/Q        -       CK->Q  R     DFF_X1         6 10.6    27   104     104    (-,-) 
  add_1312_30_g179583/ZN -       A2->ZN R     AND2_X2        2  5.5    11    38     142    (-,-) 
  add_1312_30_g7102/ZN   -       A->ZN  F     INV_X1         2  3.5     6    11     153    (-,-) 
  add_1312_30_g7091/ZN   -       A1->ZN R     NOR2_X1        1  1.9    16    23     176    (-,-) 
  add_1312_30_g7070/ZN   -       A1->ZN F     NAND2_X1       1  3.5    11    19     196    (-,-) 
  add_1312_30_g7039/ZN   -       A2->ZN R     NOR2_X2        1  4.3    18    31     227    (-,-) 
  add_1312_30_g184886/ZN -       A->ZN  R     XNOR2_X2       1  6.7    26    43     270    (-,-) 
  g184884/ZN             -       B1->ZN F     AOI21_X4       2 12.8    13    22     292    (-,-) 
  fopt184883/ZN          -       A->ZN  R     INV_X8        18 36.9    14    23     316    (-,-) 
  g160593/ZN             -       A1->ZN F     NAND2_X1       1  1.8     8    14     330    (-,-) 
  g159672/ZN             -       A->ZN  R     OAI21_X1       1  1.4    17    19     348    (-,-) 
  cpuregs_reg[12][19]/D  -       -      R     DFF_X1         1    -     -     0     348    (-,-) 
#------------------------------------------------------------------------------------------------



Path 916: VIOLATED (-132 ps) Setup Check with Pin cpuregs_reg[8][19]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[7]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][19]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     348                  
             Slack:=    -132                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[7]/Q        -       CK->Q  R     DFF_X1         6 10.6    27   104     104    (-,-) 
  add_1312_30_g179583/ZN -       A2->ZN R     AND2_X2        2  5.5    11    38     142    (-,-) 
  add_1312_30_g7102/ZN   -       A->ZN  F     INV_X1         2  3.5     6    11     153    (-,-) 
  add_1312_30_g7091/ZN   -       A1->ZN R     NOR2_X1        1  1.9    16    23     176    (-,-) 
  add_1312_30_g7070/ZN   -       A1->ZN F     NAND2_X1       1  3.5    11    19     196    (-,-) 
  add_1312_30_g7039/ZN   -       A2->ZN R     NOR2_X2        1  4.3    18    31     227    (-,-) 
  add_1312_30_g184886/ZN -       A->ZN  R     XNOR2_X2       1  6.7    26    43     270    (-,-) 
  g184884/ZN             -       B1->ZN F     AOI21_X4       2 12.8    13    22     292    (-,-) 
  fopt184883/ZN          -       A->ZN  R     INV_X8        18 36.9    14    23     316    (-,-) 
  g160962/ZN             -       A1->ZN F     NAND2_X1       1  1.8     8    14     330    (-,-) 
  g159643/ZN             -       A->ZN  R     OAI21_X1       1  1.4    17    19     348    (-,-) 
  cpuregs_reg[8][19]/D   -       -      R     DFF_X1         1    -     -     0     348    (-,-) 
#------------------------------------------------------------------------------------------------



Path 917: VIOLATED (-132 ps) Setup Check with Pin cpuregs_reg[3][19]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[7]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][19]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     348                  
             Slack:=    -132                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[7]/Q        -       CK->Q  R     DFF_X1         6 10.6    27   104     104    (-,-) 
  add_1312_30_g179583/ZN -       A2->ZN R     AND2_X2        2  5.5    11    38     142    (-,-) 
  add_1312_30_g7102/ZN   -       A->ZN  F     INV_X1         2  3.5     6    11     153    (-,-) 
  add_1312_30_g7091/ZN   -       A1->ZN R     NOR2_X1        1  1.9    16    23     176    (-,-) 
  add_1312_30_g7070/ZN   -       A1->ZN F     NAND2_X1       1  3.5    11    19     196    (-,-) 
  add_1312_30_g7039/ZN   -       A2->ZN R     NOR2_X2        1  4.3    18    31     227    (-,-) 
  add_1312_30_g184886/ZN -       A->ZN  R     XNOR2_X2       1  6.7    26    43     270    (-,-) 
  g184884/ZN             -       B1->ZN F     AOI21_X4       2 12.8    13    22     292    (-,-) 
  fopt184883/ZN          -       A->ZN  R     INV_X8        18 36.9    14    23     316    (-,-) 
  g160015/ZN             -       A1->ZN F     NAND2_X1       1  1.8     8    14     330    (-,-) 
  g182322/ZN             -       A->ZN  R     OAI21_X1       1  1.4    17    19     348    (-,-) 
  cpuregs_reg[3][19]/D   -       -      R     DFF_X1         1    -     -     0     348    (-,-) 
#------------------------------------------------------------------------------------------------



Path 918: VIOLATED (-132 ps) Setup Check with Pin reg_out_reg[10]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[2]/CK
          Clock: (R) clk
       Endpoint: (F) reg_out_reg[10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     341                  
             Slack:=    -132                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[2]/Q      -       CK->Q  F     DFF_X1         4  6.3    11    86      86    (-,-) 
  add_1801_23_g1388/ZN -       A2->ZN F     OR2_X2         3  5.2    10    50     136    (-,-) 
  add_1801_23_g1095/ZN -       A2->ZN R     NAND3_X1       1  3.3    15    22     159    (-,-) 
  add_1801_23_g1081/ZN -       A1->ZN F     NAND3_X2       3  8.6    17    28     187    (-,-) 
  add_1801_23_g1055/ZN -       A1->ZN R     NAND2_X2       1  6.6    13    23     210    (-,-) 
  add_1801_23_g1035/ZN -       A1->ZN F     NAND3_X4       7 15.2    16    26     235    (-,-) 
  g173909/ZN           -       A->ZN  R     INV_X2         3  5.8    11    20     255    (-,-) 
  add_1801_23_g993/ZN  -       B1->ZN F     OAI21_X1       1  2.4    10    16     270    (-,-) 
  add_1801_23_g972/ZN  -       A->ZN  F     XNOR2_X1       1  1.8    10    38     308    (-,-) 
  g82174__7114/ZN      -       A1->ZN R     NAND2_X1       1  1.9    10    16     324    (-,-) 
  g81422__173894/ZN    -       A1->ZN F     NAND3_X1       1  1.4    12    17     341    (-,-) 
  reg_out_reg[10]/D    -       -      F     DFF_X1         1    -     -     0     341    (-,-) 
#----------------------------------------------------------------------------------------------



Path 919: VIOLATED (-132 ps) Setup Check with Pin cpuregs_reg[13][13]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[13][13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     340                  
             Slack:=    -132                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g187834_dup/ZN        -       A1->ZN F     NAND4_X4       2   9.0    19    27     204    (-,-) 
  g189198/ZN            -       A1->ZN R     NOR2_X4        4  13.5    23    36     241    (-,-) 
  g161194/ZN            -       A1->ZN R     AND2_X4        2  13.3    12    38     279    (-,-) 
  g190741/ZN            -       A->ZN  F     INV_X8        62 105.7    15    25     304    (-,-) 
  g160142/ZN            -       A1->ZN R     NAND2_X1       1   2.0    10    18     322    (-,-) 
  g193721/ZN            -       A->ZN  F     OAI21_X1       1   1.4    13    18     340    (-,-) 
  cpuregs_reg[13][13]/D -       -      F     DFF_X1         1     -     -     0     340    (-,-) 
#------------------------------------------------------------------------------------------------



Path 920: VIOLATED (-132 ps) Setup Check with Pin cpuregs_reg[13][11]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[13][11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     340                  
             Slack:=    -132                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g187834_dup/ZN        -       A1->ZN F     NAND4_X4       2   9.0    19    27     204    (-,-) 
  g189198/ZN            -       A1->ZN R     NOR2_X4        4  13.5    23    36     241    (-,-) 
  g161194/ZN            -       A1->ZN R     AND2_X4        2  13.3    12    38     279    (-,-) 
  g190741/ZN            -       A->ZN  F     INV_X8        62 105.7    15    25     304    (-,-) 
  g160139/ZN            -       A1->ZN R     NAND2_X1       1   2.0    10    18     322    (-,-) 
  g183710/ZN            -       A->ZN  F     OAI21_X1       1   1.4    13    18     340    (-,-) 
  cpuregs_reg[13][11]/D -       -      F     DFF_X1         1     -     -     0     340    (-,-) 
#------------------------------------------------------------------------------------------------



Path 921: VIOLATED (-132 ps) Setup Check with Pin cpuregs_reg[13][7]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[13][7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     340                  
             Slack:=    -132                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g187834_dup/ZN       -       A1->ZN F     NAND4_X4       2   9.0    19    27     204    (-,-) 
  g189198/ZN           -       A1->ZN R     NOR2_X4        4  13.5    23    36     241    (-,-) 
  g161194/ZN           -       A1->ZN R     AND2_X4        2  13.3    12    38     279    (-,-) 
  g190741/ZN           -       A->ZN  F     INV_X8        62 105.7    15    25     304    (-,-) 
  g160135/ZN           -       A1->ZN R     NAND2_X1       1   2.0    10    18     322    (-,-) 
  g186056/ZN           -       A->ZN  F     OAI21_X1       1   1.4    13    18     340    (-,-) 
  cpuregs_reg[13][7]/D -       -      F     DFF_X1         1     -     -     0     340    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 922: VIOLATED (-132 ps) Setup Check with Pin cpuregs_reg[13][3]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[13][3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     340                  
             Slack:=    -132                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g187834_dup/ZN       -       A1->ZN F     NAND4_X4       2   9.0    19    27     204    (-,-) 
  g189198/ZN           -       A1->ZN R     NOR2_X4        4  13.5    23    36     241    (-,-) 
  g161194/ZN           -       A1->ZN R     AND2_X4        2  13.3    12    38     279    (-,-) 
  g190741/ZN           -       A->ZN  F     INV_X8        62 105.7    15    25     304    (-,-) 
  g160131/ZN           -       A1->ZN R     NAND2_X1       1   2.0    10    18     322    (-,-) 
  g189269/ZN           -       A->ZN  F     OAI21_X1       1   1.4    13    18     340    (-,-) 
  cpuregs_reg[13][3]/D -       -      F     DFF_X1         1     -     -     0     340    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 923: VIOLATED (-132 ps) Setup Check with Pin cpuregs_reg[13][2]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[13][2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     340                  
             Slack:=    -132                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g187834_dup/ZN       -       A1->ZN F     NAND4_X4       2   9.0    19    27     204    (-,-) 
  g189198/ZN           -       A1->ZN R     NOR2_X4        4  13.5    23    36     241    (-,-) 
  g161194/ZN           -       A1->ZN R     AND2_X4        2  13.3    12    38     279    (-,-) 
  g190741/ZN           -       A->ZN  F     INV_X8        62 105.7    15    25     304    (-,-) 
  g160130/ZN           -       A1->ZN R     NAND2_X1       1   2.0    10    18     322    (-,-) 
  g181678/ZN           -       A->ZN  F     OAI21_X1       1   1.4    13    18     340    (-,-) 
  cpuregs_reg[13][2]/D -       -      F     DFF_X1         1     -     -     0     340    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 924: VIOLATED (-132 ps) Setup Check with Pin cpuregs_reg[13][1]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[13][1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     340                  
             Slack:=    -132                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g187834_dup/ZN       -       A1->ZN F     NAND4_X4       2   9.0    19    27     204    (-,-) 
  g189198/ZN           -       A1->ZN R     NOR2_X4        4  13.5    23    36     241    (-,-) 
  g161194/ZN           -       A1->ZN R     AND2_X4        2  13.3    12    38     279    (-,-) 
  g190741/ZN           -       A->ZN  F     INV_X8        62 105.7    15    25     304    (-,-) 
  g160129/ZN           -       A1->ZN R     NAND2_X1       1   2.0    10    18     322    (-,-) 
  g172790/ZN           -       A->ZN  F     OAI21_X1       1   1.4    13    18     340    (-,-) 
  cpuregs_reg[13][1]/D -       -      F     DFF_X1         1     -     -     0     340    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 925: VIOLATED (-132 ps) Setup Check with Pin cpuregs_reg[8][14]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[8][14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     341                  
             Slack:=    -132                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[3]/Q        -       CK->Q  R     DFF_X1         5 11.7    30   107     107    (-,-) 
  add_1312_30_g183870/ZN -       A2->ZN F     NAND2_X2       3  8.6    13    24     131    (-,-) 
  add_1312_30_g183872/ZN -       A->ZN  R     INV_X2         2  5.1    10    17     148    (-,-) 
  g183871/ZN             -       A1->ZN F     NAND3_X2       1  6.0    14    22     170    (-,-) 
  g179586/ZN             -       A->ZN  R     INV_X4         8 15.2    12    21     191    (-,-) 
  g173850/ZN             -       A2->ZN F     NAND2_X1       1  4.1    11    20     211    (-,-) 
  add_1312_30_g7009/ZN   -       A->ZN  F     XNOR2_X2       1  5.9    12    40     251    (-,-) 
  g165482/ZN             -       B1->ZN R     AOI21_X4       2 13.1    29    36     286    (-,-) 
  fopt173475/ZN          -       A->ZN  F     INV_X4        13 26.0    13    20     307    (-,-) 
  g160957/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    17     324    (-,-) 
  g159638/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     341    (-,-) 
  cpuregs_reg[8][14]/D   -       -      F     DFF_X1         1    -     -     0     341    (-,-) 
#------------------------------------------------------------------------------------------------



Path 926: VIOLATED (-132 ps) Setup Check with Pin cpuregs_reg[28][14]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[28][14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     341                  
             Slack:=    -132                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[3]/Q        -       CK->Q  R     DFF_X1         5 11.7    30   107     107    (-,-) 
  add_1312_30_g183870/ZN -       A2->ZN F     NAND2_X2       3  8.6    13    24     131    (-,-) 
  add_1312_30_g183872/ZN -       A->ZN  R     INV_X2         2  5.1    10    17     148    (-,-) 
  g183871/ZN             -       A1->ZN F     NAND3_X2       1  6.0    14    22     170    (-,-) 
  g179586/ZN             -       A->ZN  R     INV_X4         8 15.2    12    21     191    (-,-) 
  g173850/ZN             -       A2->ZN F     NAND2_X1       1  4.1    11    20     211    (-,-) 
  add_1312_30_g7009/ZN   -       A->ZN  F     XNOR2_X2       1  5.9    12    40     251    (-,-) 
  g165482/ZN             -       B1->ZN R     AOI21_X4       2 13.1    29    36     286    (-,-) 
  fopt173475/ZN          -       A->ZN  F     INV_X4        13 26.0    13    20     307    (-,-) 
  g193951/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    17     324    (-,-) 
  g193950/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     341    (-,-) 
  cpuregs_reg[28][14]/D  -       -      F     DFF_X1         1    -     -     0     341    (-,-) 
#------------------------------------------------------------------------------------------------



Path 927: VIOLATED (-132 ps) Setup Check with Pin cpuregs_reg[24][14]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[24][14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     341                  
             Slack:=    -132                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[3]/Q        -       CK->Q  R     DFF_X1         5 11.7    30   107     107    (-,-) 
  add_1312_30_g183870/ZN -       A2->ZN F     NAND2_X2       3  8.6    13    24     131    (-,-) 
  add_1312_30_g183872/ZN -       A->ZN  R     INV_X2         2  5.1    10    17     148    (-,-) 
  g183871/ZN             -       A1->ZN F     NAND3_X2       1  6.0    14    22     170    (-,-) 
  g179586/ZN             -       A->ZN  R     INV_X4         8 15.2    12    21     191    (-,-) 
  g173850/ZN             -       A2->ZN F     NAND2_X1       1  4.1    11    20     211    (-,-) 
  add_1312_30_g7009/ZN   -       A->ZN  F     XNOR2_X2       1  5.9    12    40     251    (-,-) 
  g165482/ZN             -       B1->ZN R     AOI21_X4       2 13.1    29    36     286    (-,-) 
  fopt173475/ZN          -       A->ZN  F     INV_X4        13 26.0    13    20     307    (-,-) 
  g160809/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    17     324    (-,-) 
  g159848/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     341    (-,-) 
  cpuregs_reg[24][14]/D  -       -      F     DFF_X1         1    -     -     0     341    (-,-) 
#------------------------------------------------------------------------------------------------



Path 928: VIOLATED (-132 ps) Setup Check with Pin cpuregs_reg[13][4]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[13][4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     340                  
             Slack:=    -132                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g187834_dup/ZN       -       A1->ZN F     NAND4_X4       2   9.0    19    27     204    (-,-) 
  g189198/ZN           -       A1->ZN R     NOR2_X4        4  13.5    23    36     241    (-,-) 
  g161194/ZN           -       A1->ZN R     AND2_X4        2  13.3    12    38     279    (-,-) 
  g190741/ZN           -       A->ZN  F     INV_X8        62 105.7    15    25     304    (-,-) 
  g160132/ZN           -       A1->ZN R     NAND2_X1       1   2.0    10    18     322    (-,-) 
  g159050/ZN           -       A->ZN  F     OAI21_X1       1   1.4    12    18     340    (-,-) 
  cpuregs_reg[13][4]/D -       -      F     DFF_X1         1     -     -     0     340    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 929: VIOLATED (-132 ps) Setup Check with Pin cpuregs_reg[13][5]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[13][5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     340                  
             Slack:=    -132                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g187834_dup/ZN       -       A1->ZN F     NAND4_X4       2   9.0    19    27     204    (-,-) 
  g189198/ZN           -       A1->ZN R     NOR2_X4        4  13.5    23    36     241    (-,-) 
  g161194/ZN           -       A1->ZN R     AND2_X4        2  13.3    12    38     279    (-,-) 
  g190741/ZN           -       A->ZN  F     INV_X8        62 105.7    15    25     304    (-,-) 
  g160133/ZN           -       A1->ZN R     NAND2_X1       1   2.0    10    18     322    (-,-) 
  g159053/ZN           -       A->ZN  F     OAI21_X1       1   1.4    12    18     340    (-,-) 
  cpuregs_reg[13][5]/D -       -      F     DFF_X1         1     -     -     0     340    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 930: VIOLATED (-132 ps) Setup Check with Pin cpuregs_reg[13][15]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[13][15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     340                  
             Slack:=    -132                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g187834_dup/ZN        -       A1->ZN F     NAND4_X4       2   9.0    19    27     204    (-,-) 
  g189198/ZN            -       A1->ZN R     NOR2_X4        4  13.5    23    36     241    (-,-) 
  g161194/ZN            -       A1->ZN R     AND2_X4        2  13.3    12    38     279    (-,-) 
  g190741/ZN            -       A->ZN  F     INV_X8        62 105.7    15    25     304    (-,-) 
  g160145/ZN            -       A1->ZN R     NAND2_X1       1   2.0    10    18     322    (-,-) 
  g159061/ZN            -       A->ZN  F     OAI21_X1       1   1.4    12    18     340    (-,-) 
  cpuregs_reg[13][15]/D -       -      F     DFF_X1         1     -     -     0     340    (-,-) 
#------------------------------------------------------------------------------------------------



Path 931: VIOLATED (-132 ps) Setup Check with Pin cpuregs_reg[13][14]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[13][14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     340                  
             Slack:=    -132                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g187834_dup/ZN        -       A1->ZN F     NAND4_X4       2   9.0    19    27     204    (-,-) 
  g189198/ZN            -       A1->ZN R     NOR2_X4        4  13.5    23    36     241    (-,-) 
  g161194/ZN            -       A1->ZN R     AND2_X4        2  13.3    12    38     279    (-,-) 
  g190741/ZN            -       A->ZN  F     INV_X8        62 105.7    15    25     304    (-,-) 
  g160144/ZN            -       A1->ZN R     NAND2_X1       1   2.0    10    18     322    (-,-) 
  g180577/ZN            -       A->ZN  F     OAI21_X1       1   1.4    12    18     340    (-,-) 
  cpuregs_reg[13][14]/D -       -      F     DFF_X1         1     -     -     0     340    (-,-) 
#------------------------------------------------------------------------------------------------



Path 932: VIOLATED (-132 ps) Setup Check with Pin cpuregs_reg[13][12]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[13][12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     340                  
             Slack:=    -132                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g187834_dup/ZN        -       A1->ZN F     NAND4_X4       2   9.0    19    27     204    (-,-) 
  g189198/ZN            -       A1->ZN R     NOR2_X4        4  13.5    23    36     241    (-,-) 
  g161194/ZN            -       A1->ZN R     AND2_X4        2  13.3    12    38     279    (-,-) 
  g190741/ZN            -       A->ZN  F     INV_X8        62 105.7    15    25     304    (-,-) 
  g160140/ZN            -       A1->ZN R     NAND2_X1       1   2.0    10    18     322    (-,-) 
  g159058/ZN            -       A->ZN  F     OAI21_X1       1   1.4    12    18     340    (-,-) 
  cpuregs_reg[13][12]/D -       -      F     DFF_X1         1     -     -     0     340    (-,-) 
#------------------------------------------------------------------------------------------------



Path 933: VIOLATED (-132 ps) Setup Check with Pin cpuregs_reg[13][10]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[13][10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     340                  
             Slack:=    -132                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g187834_dup/ZN        -       A1->ZN F     NAND4_X4       2   9.0    19    27     204    (-,-) 
  g189198/ZN            -       A1->ZN R     NOR2_X4        4  13.5    23    36     241    (-,-) 
  g161194/ZN            -       A1->ZN R     AND2_X4        2  13.3    12    38     279    (-,-) 
  g190741/ZN            -       A->ZN  F     INV_X8        62 105.7    15    25     304    (-,-) 
  g160138/ZN            -       A1->ZN R     NAND2_X1       1   2.0    10    18     322    (-,-) 
  g159056/ZN            -       A->ZN  F     OAI21_X1       1   1.4    12    18     340    (-,-) 
  cpuregs_reg[13][10]/D -       -      F     DFF_X1         1     -     -     0     340    (-,-) 
#------------------------------------------------------------------------------------------------



Path 934: VIOLATED (-132 ps) Setup Check with Pin cpuregs_reg[13][9]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[13][9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     340                  
             Slack:=    -132                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g187834_dup/ZN       -       A1->ZN F     NAND4_X4       2   9.0    19    27     204    (-,-) 
  g189198/ZN           -       A1->ZN R     NOR2_X4        4  13.5    23    36     241    (-,-) 
  g161194/ZN           -       A1->ZN R     AND2_X4        2  13.3    12    38     279    (-,-) 
  g190741/ZN           -       A->ZN  F     INV_X8        62 105.7    15    25     304    (-,-) 
  g160137/ZN           -       A1->ZN R     NAND2_X1       1   2.0    10    18     322    (-,-) 
  g159055/ZN           -       A->ZN  F     OAI21_X1       1   1.4    12    18     340    (-,-) 
  cpuregs_reg[13][9]/D -       -      F     DFF_X1         1     -     -     0     340    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 935: VIOLATED (-132 ps) Setup Check with Pin cpuregs_reg[13][8]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[13][8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     340                  
             Slack:=    -132                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g187834_dup/ZN       -       A1->ZN F     NAND4_X4       2   9.0    19    27     204    (-,-) 
  g189198/ZN           -       A1->ZN R     NOR2_X4        4  13.5    23    36     241    (-,-) 
  g161194/ZN           -       A1->ZN R     AND2_X4        2  13.3    12    38     279    (-,-) 
  g190741/ZN           -       A->ZN  F     INV_X8        62 105.7    15    25     304    (-,-) 
  g160136/ZN           -       A1->ZN R     NAND2_X1       1   2.0    10    18     322    (-,-) 
  g194316/ZN           -       A->ZN  F     OAI21_X1       1   1.4    12    18     340    (-,-) 
  cpuregs_reg[13][8]/D -       -      F     DFF_X1         1     -     -     0     340    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 936: VIOLATED (-132 ps) Setup Check with Pin cpuregs_reg[13][6]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[13][6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     340                  
             Slack:=    -132                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g187834_dup/ZN       -       A1->ZN F     NAND4_X4       2   9.0    19    27     204    (-,-) 
  g189198/ZN           -       A1->ZN R     NOR2_X4        4  13.5    23    36     241    (-,-) 
  g161194/ZN           -       A1->ZN R     AND2_X4        2  13.3    12    38     279    (-,-) 
  g190741/ZN           -       A->ZN  F     INV_X8        62 105.7    15    25     304    (-,-) 
  g160134/ZN           -       A1->ZN R     NAND2_X1       1   2.0    10    18     322    (-,-) 
  g159051/ZN           -       A->ZN  F     OAI21_X1       1   1.4    12    18     340    (-,-) 
  cpuregs_reg[13][6]/D -       -      F     DFF_X1         1     -     -     0     340    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 937: VIOLATED (-131 ps) Setup Check with Pin cpuregs_reg[21][9]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[21][9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     340                  
             Slack:=    -131                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[3]/Q        -       CK->Q  R     DFF_X1         5 11.7    30   107     107    (-,-) 
  add_1312_30_g183870/ZN -       A2->ZN F     NAND2_X2       3  8.6    13    24     131    (-,-) 
  add_1312_30_g183872/ZN -       A->ZN  R     INV_X2         2  5.1    10    17     148    (-,-) 
  g183871/ZN             -       A1->ZN F     NAND3_X2       1  6.0    14    22     170    (-,-) 
  g179586/ZN             -       A->ZN  R     INV_X4         8 15.2    12    21     191    (-,-) 
  add_1312_30_g7021/ZN   -       A1->ZN F     NAND2_X1       1  4.1    11    19     210    (-,-) 
  add_1312_30_g186655/ZN -       A->ZN  F     XNOR2_X2       2  8.9    14    43     253    (-,-) 
  g186653/ZN             -       B1->ZN R     AOI21_X2       1  3.6    22    29     282    (-,-) 
  fopt186652/ZN          -       A->ZN  F     INV_X2         6 11.6    10    18     299    (-,-) 
  fopt183323/ZN          -       A->ZN  R     INV_X2         6 10.9    15    23     322    (-,-) 
  g159543/ZN             -       B2->ZN F     OAI21_X1       1  1.4    12    17     340    (-,-) 
  cpuregs_reg[21][9]/D   -       -      F     DFF_X1         1    -     -     0     340    (-,-) 
#------------------------------------------------------------------------------------------------



Path 938: VIOLATED (-131 ps) Setup Check with Pin count_instr_reg[46]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[15]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[46]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     341                  
             Slack:=    -131                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[15]/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[15]/Q      -       CK->Q  R     DFF_X1         4  8.3    22    99      99    (-,-) 
  inc_add_1559_34_g1174/ZN   -       A1->ZN R     AND2_X2        1  3.8     9    34     134    (-,-) 
  inc_add_1559_34_g1151/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    17     151    (-,-) 
  inc_add_1559_34_g1059/ZN   -       A2->ZN R     NOR2_X4        1  6.5    15    28     179    (-,-) 
  inc_add_1559_34_g1036/ZN   -       A2->ZN F     NAND2_X4       3 18.7    12    22     201    (-,-) 
  inc_add_1559_34_g184484/ZN -       A->ZN  R     INV_X4         1  6.3     8    14     215    (-,-) 
  inc_add_1559_34_g184483/ZN -       A1->ZN F     NAND2_X4       2 25.0    14    22     237    (-,-) 
  fopt184482/ZN              -       A->ZN  R     INV_X16       38 67.8    13    23     260    (-,-) 
  inc_add_1559_34_g173396/ZN -       A1->ZN F     NAND2_X1       1  2.4    10    15     275    (-,-) 
  inc_add_1559_34_g949/ZN    -       A->ZN  F     XNOR2_X1       1  1.8    12    38     313    (-,-) 
  g164925/ZN                 -       A1->ZN R     NAND2_X1       1  1.9    10    16     329    (-,-) 
  g164727/ZN                 -       A1->ZN F     NAND2_X1       1  1.4     7    12     341    (-,-) 
  count_instr_reg[46]/D      -       -      F     DFF_X1         1    -     -     0     341    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 939: VIOLATED (-130 ps) Setup Check with Pin count_instr_reg[56]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[15]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[56]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     341                  
             Slack:=    -130                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[15]/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[15]/Q      -       CK->Q  R     DFF_X1         4  8.3    22    99      99    (-,-) 
  inc_add_1559_34_g1174/ZN   -       A1->ZN R     AND2_X2        1  3.8     9    34     134    (-,-) 
  inc_add_1559_34_g1151/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    17     151    (-,-) 
  inc_add_1559_34_g1059/ZN   -       A2->ZN R     NOR2_X4        1  6.5    15    28     179    (-,-) 
  inc_add_1559_34_g1036/ZN   -       A2->ZN F     NAND2_X4       3 18.7    12    22     201    (-,-) 
  inc_add_1559_34_g184484/ZN -       A->ZN  R     INV_X4         1  6.3     8    14     215    (-,-) 
  inc_add_1559_34_g184483/ZN -       A1->ZN F     NAND2_X4       2 25.0    14    22     237    (-,-) 
  fopt184482/ZN              -       A->ZN  R     INV_X16       38 67.8    13    23     260    (-,-) 
  inc_add_1559_34_g173403/ZN -       A1->ZN F     NAND2_X1       1  2.4     9    15     275    (-,-) 
  inc_add_1559_34_g933/ZN    -       A->ZN  F     XNOR2_X1       1  1.8    12    37     312    (-,-) 
  g164962/ZN                 -       A1->ZN R     NAND2_X1       1  1.9    10    17     329    (-,-) 
  g164738/ZN                 -       A1->ZN F     NAND2_X1       1  1.4     7    12     341    (-,-) 
  count_instr_reg[56]/D      -       -      F     DFF_X1         1    -     -     0     341    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 940: VIOLATED (-130 ps) Setup Check with Pin count_instr_reg[54]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[15]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[54]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     341                  
             Slack:=    -130                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[15]/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[15]/Q      -       CK->Q  R     DFF_X1         4  8.3    22    99      99    (-,-) 
  inc_add_1559_34_g1174/ZN   -       A1->ZN R     AND2_X2        1  3.8     9    34     134    (-,-) 
  inc_add_1559_34_g1151/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    17     151    (-,-) 
  inc_add_1559_34_g1059/ZN   -       A2->ZN R     NOR2_X4        1  6.5    15    28     179    (-,-) 
  inc_add_1559_34_g1036/ZN   -       A2->ZN F     NAND2_X4       3 18.7    12    22     201    (-,-) 
  inc_add_1559_34_g184484/ZN -       A->ZN  R     INV_X4         1  6.3     8    14     215    (-,-) 
  inc_add_1559_34_g184483/ZN -       A1->ZN F     NAND2_X4       2 25.0    14    22     237    (-,-) 
  fopt184482/ZN              -       A->ZN  R     INV_X16       38 67.8    13    23     260    (-,-) 
  inc_add_1559_34_g173393/ZN -       A1->ZN F     NAND2_X1       1  2.4     9    15     275    (-,-) 
  inc_add_1559_34_g947/ZN    -       A->ZN  F     XNOR2_X1       1  1.8    12    37     312    (-,-) 
  g164933/ZN                 -       A1->ZN R     NAND2_X1       1  1.9    10    17     329    (-,-) 
  g164734/ZN                 -       A1->ZN F     NAND2_X1       1  1.4     7    12     341    (-,-) 
  count_instr_reg[54]/D      -       -      F     DFF_X1         1    -     -     0     341    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 941: VIOLATED (-130 ps) Setup Check with Pin count_instr_reg[52]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[15]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[52]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     341                  
             Slack:=    -130                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[15]/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[15]/Q      -       CK->Q  R     DFF_X1         4  8.3    22    99      99    (-,-) 
  inc_add_1559_34_g1174/ZN   -       A1->ZN R     AND2_X2        1  3.8     9    34     134    (-,-) 
  inc_add_1559_34_g1151/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    17     151    (-,-) 
  inc_add_1559_34_g1059/ZN   -       A2->ZN R     NOR2_X4        1  6.5    15    28     179    (-,-) 
  inc_add_1559_34_g1036/ZN   -       A2->ZN F     NAND2_X4       3 18.7    12    22     201    (-,-) 
  inc_add_1559_34_g184484/ZN -       A->ZN  R     INV_X4         1  6.3     8    14     215    (-,-) 
  inc_add_1559_34_g184483/ZN -       A1->ZN F     NAND2_X4       2 25.0    14    22     237    (-,-) 
  fopt184482/ZN              -       A->ZN  R     INV_X16       38 67.8    13    23     260    (-,-) 
  inc_add_1559_34_g173402/ZN -       A1->ZN F     NAND2_X1       1  2.4     9    15     275    (-,-) 
  inc_add_1559_34_g934/ZN    -       A->ZN  F     XNOR2_X1       1  1.8    12    37     312    (-,-) 
  g164931/ZN                 -       A1->ZN R     NAND2_X1       1  1.9    10    17     329    (-,-) 
  g164732/ZN                 -       A1->ZN F     NAND2_X1       1  1.4     7    12     341    (-,-) 
  count_instr_reg[52]/D      -       -      F     DFF_X1         1    -     -     0     341    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 942: VIOLATED (-130 ps) Setup Check with Pin cpuregs_reg[21][13]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[3]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[21][13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     346                  
             Slack:=    -130                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[3]/Q        -       CK->Q  R     DFF_X1         5 11.7    30   107     107    (-,-) 
  add_1312_30_g183870/ZN -       A2->ZN F     NAND2_X2       3  8.6    13    24     131    (-,-) 
  add_1312_30_g183872/ZN -       A->ZN  R     INV_X2         2  5.1    10    17     148    (-,-) 
  g183871/ZN             -       A1->ZN F     NAND3_X2       1  6.0    14    22     170    (-,-) 
  g179586/ZN             -       A->ZN  R     INV_X4         8 15.2    12    21     191    (-,-) 
  add_1312_30_g7050/ZN   -       A->ZN  F     INV_X1         1  3.0     6    10     202    (-,-) 
  add_1312_30_g7038/ZN   -       A1->ZN R     NOR2_X2        1  4.3    18    24     226    (-,-) 
  add_1312_30_g193715/ZN -       A->ZN  R     XNOR2_X2       1  6.7    26    43     269    (-,-) 
  g193713/ZN             -       B1->ZN F     AOI21_X4       3 16.0    14    24     293    (-,-) 
  g193712/Z              -       A->Z   F     BUF_X4         6 10.2     6    29     322    (-,-) 
  g193722/ZN             -       B1->ZN R     OAI21_X1       1  1.4    17    24     346    (-,-) 
  cpuregs_reg[21][13]/D  -       -      R     DFF_X1         1    -     -     0     346    (-,-) 
#------------------------------------------------------------------------------------------------



Path 943: VIOLATED (-130 ps) Setup Check with Pin cpuregs_reg[17][13]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[3]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[17][13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     346                  
             Slack:=    -130                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[3]/Q        -       CK->Q  R     DFF_X1         5 11.7    30   107     107    (-,-) 
  add_1312_30_g183870/ZN -       A2->ZN F     NAND2_X2       3  8.6    13    24     131    (-,-) 
  add_1312_30_g183872/ZN -       A->ZN  R     INV_X2         2  5.1    10    17     148    (-,-) 
  g183871/ZN             -       A1->ZN F     NAND3_X2       1  6.0    14    22     170    (-,-) 
  g179586/ZN             -       A->ZN  R     INV_X4         8 15.2    12    21     191    (-,-) 
  add_1312_30_g7050/ZN   -       A->ZN  F     INV_X1         1  3.0     6    10     202    (-,-) 
  add_1312_30_g7038/ZN   -       A1->ZN R     NOR2_X2        1  4.3    18    24     226    (-,-) 
  add_1312_30_g193715/ZN -       A->ZN  R     XNOR2_X2       1  6.7    26    43     269    (-,-) 
  g193713/ZN             -       B1->ZN F     AOI21_X4       3 16.0    14    24     293    (-,-) 
  g193712/Z              -       A->Z   F     BUF_X4         6 10.2     6    29     322    (-,-) 
  g193711/ZN             -       B1->ZN R     OAI21_X1       1  1.4    17    24     346    (-,-) 
  cpuregs_reg[17][13]/D  -       -      R     DFF_X1         1    -     -     0     346    (-,-) 
#------------------------------------------------------------------------------------------------



Path 944: VIOLATED (-130 ps) Setup Check with Pin cpuregs_reg[12][6]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[12][6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     346                  
             Slack:=    -130                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189058/ZN           -       A1->ZN R     AND3_X4        4  19.0    17    49     226    (-,-) 
  g186684/ZN           -       A1->ZN F     NAND2_X4       1  11.1    10    18     244    (-,-) 
  g186683/ZN           -       A->ZN  R     INV_X8         3  18.7     9    16     260    (-,-) 
  g180079/ZN           -       A1->ZN F     NAND2_X4       1  23.3    15    21     281    (-,-) 
  g190865/ZN           -       A->ZN  R     INV_X16       57 116.0    19    30     311    (-,-) 
  g185530/ZN           -       A1->ZN F     NAND2_X1       1   1.8     9    16     327    (-,-) 
  g159661/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     346    (-,-) 
  cpuregs_reg[12][6]/D -       -      R     DFF_X1         1     -     -     0     346    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 945: VIOLATED (-130 ps) Setup Check with Pin cpuregs_reg[5][13]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[3]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[5][13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     346                  
             Slack:=    -130                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[3]/Q        -       CK->Q  R     DFF_X1         5 11.7    30   107     107    (-,-) 
  add_1312_30_g183870/ZN -       A2->ZN F     NAND2_X2       3  8.6    13    24     131    (-,-) 
  add_1312_30_g183872/ZN -       A->ZN  R     INV_X2         2  5.1    10    17     148    (-,-) 
  g183871/ZN             -       A1->ZN F     NAND3_X2       1  6.0    14    22     170    (-,-) 
  g179586/ZN             -       A->ZN  R     INV_X4         8 15.2    12    21     191    (-,-) 
  add_1312_30_g7050/ZN   -       A->ZN  F     INV_X1         1  3.0     6    10     202    (-,-) 
  add_1312_30_g7038/ZN   -       A1->ZN R     NOR2_X2        1  4.3    18    24     226    (-,-) 
  add_1312_30_g193715/ZN -       A->ZN  R     XNOR2_X2       1  6.7    26    43     269    (-,-) 
  g193713/ZN             -       B1->ZN F     AOI21_X4       3 16.0    14    24     293    (-,-) 
  g193712/Z              -       A->Z   F     BUF_X4         6 10.2     6    29     322    (-,-) 
  g193720/ZN             -       B1->ZN R     OAI21_X1       1  1.4    17    24     346    (-,-) 
  cpuregs_reg[5][13]/D   -       -      R     DFF_X1         1    -     -     0     346    (-,-) 
#------------------------------------------------------------------------------------------------



Path 946: VIOLATED (-130 ps) Setup Check with Pin cpuregs_reg[28][8]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[3]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[28][8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     346                  
             Slack:=    -130                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[3]/Q        -       CK->Q  R     DFF_X1         5 11.7    30   107     107    (-,-) 
  add_1312_30_g183870/ZN -       A2->ZN F     NAND2_X2       3  8.6    13    24     131    (-,-) 
  add_1312_30_g183872/ZN -       A->ZN  R     INV_X2         2  5.1    10    17     148    (-,-) 
  g183871/ZN             -       A1->ZN F     NAND3_X2       1  6.0    14    22     170    (-,-) 
  g179586/ZN             -       A->ZN  R     INV_X4         8 15.2    12    21     191    (-,-) 
  add_1312_30_g7020/ZN   -       A->ZN  R     XNOR2_X1       1  3.4    27    43     234    (-,-) 
  g195072/ZN             -       B1->ZN F     AOI21_X2       1  6.0    13    22     256    (-,-) 
  g195171/ZN             -       A->ZN  R     INV_X4         5 17.6    13    22     278    (-,-) 
  g195174/Z              -       A->Z   R     CLKBUF_X1      2  3.8    12    37     314    (-,-) 
  g195173/ZN             -       A1->ZN F     NAND2_X1       1  1.8     8    14     328    (-,-) 
  g193988/ZN             -       A->ZN  R     OAI21_X1       1  1.4    17    19     346    (-,-) 
  cpuregs_reg[28][8]/D   -       -      R     DFF_X1         1    -     -     0     346    (-,-) 
#------------------------------------------------------------------------------------------------



Path 947: VIOLATED (-130 ps) Setup Check with Pin cpuregs_reg[12][15]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[12][15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     346                  
             Slack:=    -130                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189058/ZN            -       A1->ZN R     AND3_X4        4  19.0    17    49     226    (-,-) 
  g186684/ZN            -       A1->ZN F     NAND2_X4       1  11.1    10    18     244    (-,-) 
  g186683/ZN            -       A->ZN  R     INV_X8         3  18.7     9    16     260    (-,-) 
  g180079/ZN            -       A1->ZN F     NAND2_X4       1  23.3    15    21     281    (-,-) 
  g190865/ZN            -       A->ZN  R     INV_X16       57 116.0    19    30     311    (-,-) 
  g160589/ZN            -       A1->ZN F     NAND2_X1       1   1.8     9    16     327    (-,-) 
  g159669/ZN            -       A->ZN  R     OAI21_X1       1   1.4    17    19     346    (-,-) 
  cpuregs_reg[12][15]/D -       -      R     DFF_X1         1     -     -     0     346    (-,-) 
#------------------------------------------------------------------------------------------------



Path 948: VIOLATED (-130 ps) Setup Check with Pin cpuregs_reg[12][12]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[12][12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     346                  
             Slack:=    -130                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189058/ZN            -       A1->ZN R     AND3_X4        4  19.0    17    49     226    (-,-) 
  g186684/ZN            -       A1->ZN F     NAND2_X4       1  11.1    10    18     244    (-,-) 
  g186683/ZN            -       A->ZN  R     INV_X8         3  18.7     9    16     260    (-,-) 
  g180079/ZN            -       A1->ZN F     NAND2_X4       1  23.3    15    21     281    (-,-) 
  g190865/ZN            -       A->ZN  R     INV_X16       57 116.0    19    30     311    (-,-) 
  g160586/ZN            -       A1->ZN F     NAND2_X1       1   1.8     9    16     327    (-,-) 
  g159667/ZN            -       A->ZN  R     OAI21_X1       1   1.4    17    19     346    (-,-) 
  cpuregs_reg[12][12]/D -       -      R     DFF_X1         1     -     -     0     346    (-,-) 
#------------------------------------------------------------------------------------------------



Path 949: VIOLATED (-130 ps) Setup Check with Pin cpuregs_reg[12][11]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[12][11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     346                  
             Slack:=    -130                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189058/ZN            -       A1->ZN R     AND3_X4        4  19.0    17    49     226    (-,-) 
  g186684/ZN            -       A1->ZN F     NAND2_X4       1  11.1    10    18     244    (-,-) 
  g186683/ZN            -       A->ZN  R     INV_X8         3  18.7     9    16     260    (-,-) 
  g180079/ZN            -       A1->ZN F     NAND2_X4       1  23.3    15    21     281    (-,-) 
  g190865/ZN            -       A->ZN  R     INV_X16       57 116.0    19    30     311    (-,-) 
  g195022/ZN            -       A1->ZN F     NAND2_X1       1   1.8     9    16     327    (-,-) 
  g159665/ZN            -       A->ZN  R     OAI21_X1       1   1.4    17    19     346    (-,-) 
  cpuregs_reg[12][11]/D -       -      R     DFF_X1         1     -     -     0     346    (-,-) 
#------------------------------------------------------------------------------------------------



Path 950: VIOLATED (-130 ps) Setup Check with Pin cpuregs_reg[12][10]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[12][10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     346                  
             Slack:=    -130                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189058/ZN            -       A1->ZN R     AND3_X4        4  19.0    17    49     226    (-,-) 
  g186684/ZN            -       A1->ZN F     NAND2_X4       1  11.1    10    18     244    (-,-) 
  g186683/ZN            -       A->ZN  R     INV_X8         3  18.7     9    16     260    (-,-) 
  g180079/ZN            -       A1->ZN F     NAND2_X4       1  23.3    15    21     281    (-,-) 
  g190865/ZN            -       A->ZN  R     INV_X16       57 116.0    19    30     311    (-,-) 
  g189704/ZN            -       A1->ZN F     NAND2_X1       1   1.8     9    16     327    (-,-) 
  g159664/ZN            -       A->ZN  R     OAI21_X1       1   1.4    17    19     346    (-,-) 
  cpuregs_reg[12][10]/D -       -      R     DFF_X1         1     -     -     0     346    (-,-) 
#------------------------------------------------------------------------------------------------



Path 951: VIOLATED (-130 ps) Setup Check with Pin cpuregs_reg[12][9]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[12][9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     346                  
             Slack:=    -130                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189058/ZN           -       A1->ZN R     AND3_X4        4  19.0    17    49     226    (-,-) 
  g186684/ZN           -       A1->ZN F     NAND2_X4       1  11.1    10    18     244    (-,-) 
  g186683/ZN           -       A->ZN  R     INV_X8         3  18.7     9    16     260    (-,-) 
  g180079/ZN           -       A1->ZN F     NAND2_X4       1  23.3    15    21     281    (-,-) 
  g190865/ZN           -       A->ZN  R     INV_X16       57 116.0    19    30     311    (-,-) 
  g191928/ZN           -       A1->ZN F     NAND2_X1       1   1.8     9    16     327    (-,-) 
  g159663/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     346    (-,-) 
  cpuregs_reg[12][9]/D -       -      R     DFF_X1         1     -     -     0     346    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 952: VIOLATED (-130 ps) Setup Check with Pin cpuregs_reg[12][5]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[12][5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     346                  
             Slack:=    -130                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189058/ZN           -       A1->ZN R     AND3_X4        4  19.0    17    49     226    (-,-) 
  g186684/ZN           -       A1->ZN F     NAND2_X4       1  11.1    10    18     244    (-,-) 
  g186683/ZN           -       A->ZN  R     INV_X8         3  18.7     9    16     260    (-,-) 
  g180079/ZN           -       A1->ZN F     NAND2_X4       1  23.3    15    21     281    (-,-) 
  g190865/ZN           -       A->ZN  R     INV_X16       57 116.0    19    30     311    (-,-) 
  g172713/ZN           -       A1->ZN F     NAND2_X1       1   1.8     9    16     327    (-,-) 
  g159659/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     346    (-,-) 
  cpuregs_reg[12][5]/D -       -      R     DFF_X1         1     -     -     0     346    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 953: VIOLATED (-130 ps) Setup Check with Pin cpuregs_reg[12][4]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[12][4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     346                  
             Slack:=    -130                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189058/ZN           -       A1->ZN R     AND3_X4        4  19.0    17    49     226    (-,-) 
  g186684/ZN           -       A1->ZN F     NAND2_X4       1  11.1    10    18     244    (-,-) 
  g186683/ZN           -       A->ZN  R     INV_X8         3  18.7     9    16     260    (-,-) 
  g180079/ZN           -       A1->ZN F     NAND2_X4       1  23.3    15    21     281    (-,-) 
  g190865/ZN           -       A->ZN  R     INV_X16       57 116.0    19    30     311    (-,-) 
  g160578/ZN           -       A1->ZN F     NAND2_X1       1   1.8     9    16     327    (-,-) 
  g159658/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     346    (-,-) 
  cpuregs_reg[12][4]/D -       -      R     DFF_X1         1     -     -     0     346    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 954: VIOLATED (-130 ps) Setup Check with Pin cpuregs_reg[12][3]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[12][3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     346                  
             Slack:=    -130                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189058/ZN           -       A1->ZN R     AND3_X4        4  19.0    17    49     226    (-,-) 
  g186684/ZN           -       A1->ZN F     NAND2_X4       1  11.1    10    18     244    (-,-) 
  g186683/ZN           -       A->ZN  R     INV_X8         3  18.7     9    16     260    (-,-) 
  g180079/ZN           -       A1->ZN F     NAND2_X4       1  23.3    15    21     281    (-,-) 
  g190865/ZN           -       A->ZN  R     INV_X16       57 116.0    19    30     311    (-,-) 
  g160577/ZN           -       A1->ZN F     NAND2_X1       1   1.8     9    16     327    (-,-) 
  g159657/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     346    (-,-) 
  cpuregs_reg[12][3]/D -       -      R     DFF_X1         1     -     -     0     346    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 955: VIOLATED (-130 ps) Setup Check with Pin cpuregs_reg[12][1]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[12][1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     346                  
             Slack:=    -130                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189058/ZN           -       A1->ZN R     AND3_X4        4  19.0    17    49     226    (-,-) 
  g186684/ZN           -       A1->ZN F     NAND2_X4       1  11.1    10    18     244    (-,-) 
  g186683/ZN           -       A->ZN  R     INV_X8         3  18.7     9    16     260    (-,-) 
  g180079/ZN           -       A1->ZN F     NAND2_X4       1  23.3    15    21     281    (-,-) 
  g190865/ZN           -       A->ZN  R     INV_X16       57 116.0    19    30     311    (-,-) 
  g160576/ZN           -       A1->ZN F     NAND2_X1       1   1.8     9    16     327    (-,-) 
  g159656/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     346    (-,-) 
  cpuregs_reg[12][1]/D -       -      R     DFF_X1         1     -     -     0     346    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 956: VIOLATED (-130 ps) Setup Check with Pin cpuregs_reg[12][0]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[12][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     346                  
             Slack:=    -130                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189058/ZN           -       A1->ZN R     AND3_X4        4  19.0    17    49     226    (-,-) 
  g186684/ZN           -       A1->ZN F     NAND2_X4       1  11.1    10    18     244    (-,-) 
  g186683/ZN           -       A->ZN  R     INV_X8         3  18.7     9    16     260    (-,-) 
  g180079/ZN           -       A1->ZN F     NAND2_X4       1  23.3    15    21     281    (-,-) 
  g190865/ZN           -       A->ZN  R     INV_X16       57 116.0    19    30     311    (-,-) 
  g172123/ZN           -       A1->ZN F     NAND2_X1       1   1.8     9    16     327    (-,-) 
  g159959/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     346    (-,-) 
  cpuregs_reg[12][0]/D -       -      R     DFF_X1         1     -     -     0     346    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 957: VIOLATED (-130 ps) Setup Check with Pin count_instr_reg[38]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[15]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[38]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     341                  
             Slack:=    -130                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[15]/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[15]/Q      -       CK->Q  R     DFF_X1         4  8.3    22    99      99    (-,-) 
  inc_add_1559_34_g1174/ZN   -       A1->ZN R     AND2_X2        1  3.8     9    34     134    (-,-) 
  inc_add_1559_34_g1151/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    17     151    (-,-) 
  inc_add_1559_34_g1059/ZN   -       A2->ZN R     NOR2_X4        1  6.5    15    28     179    (-,-) 
  inc_add_1559_34_g1036/ZN   -       A2->ZN F     NAND2_X4       3 18.7    12    22     201    (-,-) 
  inc_add_1559_34_g184484/ZN -       A->ZN  R     INV_X4         1  6.3     8    14     215    (-,-) 
  inc_add_1559_34_g184483/ZN -       A1->ZN F     NAND2_X4       2 25.0    14    22     237    (-,-) 
  fopt184482/ZN              -       A->ZN  R     INV_X16       38 67.8    13    23     260    (-,-) 
  inc_add_1559_34_g173392/ZN -       A1->ZN F     NAND2_X1       1  2.4     9    15     275    (-,-) 
  inc_add_1559_34_g941/ZN    -       A->ZN  F     XNOR2_X1       1  1.8    12    37     312    (-,-) 
  g164958/ZN                 -       A1->ZN R     NAND2_X1       1  1.9    10    16     329    (-,-) 
  g164752/ZN                 -       A1->ZN F     NAND2_X1       1  1.4     7    12     341    (-,-) 
  count_instr_reg[38]/D      -       -      F     DFF_X1         1    -     -     0     341    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 958: VIOLATED (-130 ps) Setup Check with Pin reg_out_reg[15]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[2]/CK
          Clock: (R) clk
       Endpoint: (F) reg_out_reg[15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      41                  
     Required Time:=     209                  
      Launch Clock:-       0                  
         Data Path:-     339                  
             Slack:=    -130                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[2]/Q      -       CK->Q  F     DFF_X1         4  6.3    11    86      86    (-,-) 
  add_1801_23_g1388/ZN -       A2->ZN F     OR2_X2         3  5.2    10    50     136    (-,-) 
  add_1801_23_g1095/ZN -       A2->ZN R     NAND3_X1       1  3.3    15    22     159    (-,-) 
  add_1801_23_g1081/ZN -       A1->ZN F     NAND3_X2       3  8.6    17    28     187    (-,-) 
  add_1801_23_g1055/ZN -       A1->ZN R     NAND2_X2       1  6.6    13    23     210    (-,-) 
  add_1801_23_g1035/ZN -       A1->ZN F     NAND3_X4       7 15.2    16    26     235    (-,-) 
  add_1801_23_g1019/ZN -       A1->ZN R     NAND2_X1       1  3.8    14    23     258    (-,-) 
  add_1801_23_g995/ZN  -       A2->ZN F     NAND2_X2       1  4.1     8    16     274    (-,-) 
  add_1801_23_g975/ZN  -       A->ZN  F     XNOR2_X2       1  1.8     9    33     308    (-,-) 
  g82170__8757/ZN      -       A1->ZN R     NAND2_X1       1  1.9    10    15     322    (-,-) 
  g81409__173893/ZN    -       A1->ZN F     NAND3_X1       1  1.4    10    17     339    (-,-) 
  reg_out_reg[15]/D    -       -      F     DFF_X1         1    -     -     0     339    (-,-) 
#----------------------------------------------------------------------------------------------



Path 959: VIOLATED (-130 ps) Setup Check with Pin cpuregs_reg[28][6]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[28][6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     346                  
             Slack:=    -130                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189058/ZN           -       A1->ZN R     AND3_X4        4  19.0    17    49     226    (-,-) 
  g186684/ZN           -       A1->ZN F     NAND2_X4       1  11.1    10    18     244    (-,-) 
  g186683/ZN           -       A->ZN  R     INV_X8         3  18.7     9    16     260    (-,-) 
  g193937/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    21     281    (-,-) 
  g195440/ZN           -       A->ZN  R     INV_X16       60 114.8    19    30     311    (-,-) 
  g193965/ZN           -       A1->ZN F     NAND2_X1       1   1.8     9    16     327    (-,-) 
  g193964/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     346    (-,-) 
  cpuregs_reg[28][6]/D -       -      R     DFF_X1         1     -     -     0     346    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 960: VIOLATED (-130 ps) Setup Check with Pin count_instr_reg[60]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[15]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[60]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     341                  
             Slack:=    -130                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[15]/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[15]/Q      -       CK->Q  R     DFF_X1         4  8.3    22    99      99    (-,-) 
  inc_add_1559_34_g1174/ZN   -       A1->ZN R     AND2_X2        1  3.8     9    34     134    (-,-) 
  inc_add_1559_34_g1151/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    17     151    (-,-) 
  inc_add_1559_34_g1059/ZN   -       A2->ZN R     NOR2_X4        1  6.5    15    28     179    (-,-) 
  inc_add_1559_34_g1036/ZN   -       A2->ZN F     NAND2_X4       3 18.7    12    22     201    (-,-) 
  inc_add_1559_34_g184484/ZN -       A->ZN  R     INV_X4         1  6.3     8    14     215    (-,-) 
  inc_add_1559_34_g184483/ZN -       A1->ZN F     NAND2_X4       2 25.0    14    22     237    (-,-) 
  fopt184482/ZN              -       A->ZN  R     INV_X16       38 67.8    13    23     260    (-,-) 
  inc_add_1559_34_g173394/ZN -       A1->ZN F     NAND2_X1       1  2.4     9    15     275    (-,-) 
  inc_add_1559_34_g942/ZN    -       A->ZN  F     XNOR2_X1       1  1.8    12    37     312    (-,-) 
  g164936/ZN                 -       A1->ZN R     NAND2_X1       1  1.9    10    16     329    (-,-) 
  g164742/ZN                 -       A1->ZN F     NAND2_X1       1  1.4     7    12     341    (-,-) 
  count_instr_reg[60]/D      -       -      F     DFF_X1         1    -     -     0     341    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 961: VIOLATED (-130 ps) Setup Check with Pin count_instr_reg[58]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[15]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[58]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     341                  
             Slack:=    -130                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[15]/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[15]/Q      -       CK->Q  R     DFF_X1         4  8.3    22    99      99    (-,-) 
  inc_add_1559_34_g1174/ZN   -       A1->ZN R     AND2_X2        1  3.8     9    34     134    (-,-) 
  inc_add_1559_34_g1151/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    17     151    (-,-) 
  inc_add_1559_34_g1059/ZN   -       A2->ZN R     NOR2_X4        1  6.5    15    28     179    (-,-) 
  inc_add_1559_34_g1036/ZN   -       A2->ZN F     NAND2_X4       3 18.7    12    22     201    (-,-) 
  inc_add_1559_34_g184484/ZN -       A->ZN  R     INV_X4         1  6.3     8    14     215    (-,-) 
  inc_add_1559_34_g184483/ZN -       A1->ZN F     NAND2_X4       2 25.0    14    22     237    (-,-) 
  fopt184482/ZN              -       A->ZN  R     INV_X16       38 67.8    13    23     260    (-,-) 
  inc_add_1559_34_g173395/ZN -       A1->ZN F     NAND2_X1       1  2.4     9    15     275    (-,-) 
  inc_add_1559_34_g944/ZN    -       A->ZN  F     XNOR2_X1       1  1.8    12    37     312    (-,-) 
  g164942/ZN                 -       A1->ZN R     NAND2_X1       1  1.9    10    16     329    (-,-) 
  g164739/ZN                 -       A1->ZN F     NAND2_X1       1  1.4     7    12     341    (-,-) 
  count_instr_reg[58]/D      -       -      F     DFF_X1         1    -     -     0     341    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 962: VIOLATED (-130 ps) Setup Check with Pin reg_out_reg[13]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[2]/CK
          Clock: (R) clk
       Endpoint: (F) reg_out_reg[13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     338                  
             Slack:=    -130                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[2]/Q        -       CK->Q  F     DFF_X1         4  6.3    11    86      86    (-,-) 
  add_1801_23_g1388/ZN   -       A2->ZN F     OR2_X2         3  5.2    10    50     136    (-,-) 
  add_1801_23_g1095/ZN   -       A2->ZN R     NAND3_X1       1  3.3    15    22     159    (-,-) 
  add_1801_23_g1081/ZN   -       A1->ZN F     NAND3_X2       3  8.6    17    28     187    (-,-) 
  add_1801_23_g1055/ZN   -       A1->ZN R     NAND2_X2       1  6.6    13    23     210    (-,-) 
  add_1801_23_g1035/ZN   -       A1->ZN F     NAND3_X4       7 15.2    16    26     235    (-,-) 
  add_1801_23_g175454/ZN -       A1->ZN R     NAND2_X1       1  2.0    10    19     254    (-,-) 
  add_1801_23_g175452/ZN -       A2->ZN F     NAND2_X1       1  2.4     8    15     269    (-,-) 
  add_1801_23_g175451/ZN -       A->ZN  F     XNOR2_X1       1  1.8    10    37     306    (-,-) 
  g81966__5795/ZN        -       A1->ZN R     NAND2_X1       1  1.9    10    15     322    (-,-) 
  g81425__173899/ZN      -       A1->ZN F     NAND3_X1       1  1.4    12    17     338    (-,-) 
  reg_out_reg[13]/D      -       -      F     DFF_X1         1    -     -     0     338    (-,-) 
#------------------------------------------------------------------------------------------------



Path 963: VIOLATED (-130 ps) Setup Check with Pin cpuregs_reg[28][15]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[28][15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     346                  
             Slack:=    -130                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189058/ZN            -       A1->ZN R     AND3_X4        4  19.0    17    49     226    (-,-) 
  g186684/ZN            -       A1->ZN F     NAND2_X4       1  11.1    10    18     244    (-,-) 
  g186683/ZN            -       A->ZN  R     INV_X8         3  18.7     9    16     260    (-,-) 
  g193937/ZN            -       A1->ZN F     NAND2_X4       1  23.3    14    21     281    (-,-) 
  g195440/ZN            -       A->ZN  R     INV_X16       60 114.8    19    30     311    (-,-) 
  g193969/ZN            -       A1->ZN F     NAND2_X1       1   1.8     9    16     327    (-,-) 
  g193968/ZN            -       A->ZN  R     OAI21_X1       1   1.4    17    19     346    (-,-) 
  cpuregs_reg[28][15]/D -       -      R     DFF_X1         1     -     -     0     346    (-,-) 
#------------------------------------------------------------------------------------------------



Path 964: VIOLATED (-130 ps) Setup Check with Pin cpuregs_reg[28][12]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[28][12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     346                  
             Slack:=    -130                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189058/ZN            -       A1->ZN R     AND3_X4        4  19.0    17    49     226    (-,-) 
  g186684/ZN            -       A1->ZN F     NAND2_X4       1  11.1    10    18     244    (-,-) 
  g186683/ZN            -       A->ZN  R     INV_X8         3  18.7     9    16     260    (-,-) 
  g193937/ZN            -       A1->ZN F     NAND2_X4       1  23.3    14    21     281    (-,-) 
  g195440/ZN            -       A->ZN  R     INV_X16       60 114.8    19    30     311    (-,-) 
  g193987/ZN            -       A1->ZN F     NAND2_X1       1   1.8     9    16     327    (-,-) 
  g193986/ZN            -       A->ZN  R     OAI21_X1       1   1.4    17    19     346    (-,-) 
  cpuregs_reg[28][12]/D -       -      R     DFF_X1         1     -     -     0     346    (-,-) 
#------------------------------------------------------------------------------------------------



Path 965: VIOLATED (-130 ps) Setup Check with Pin cpuregs_reg[28][11]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[28][11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     346                  
             Slack:=    -130                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189058/ZN            -       A1->ZN R     AND3_X4        4  19.0    17    49     226    (-,-) 
  g186684/ZN            -       A1->ZN F     NAND2_X4       1  11.1    10    18     244    (-,-) 
  g186683/ZN            -       A->ZN  R     INV_X8         3  18.7     9    16     260    (-,-) 
  g193937/ZN            -       A1->ZN F     NAND2_X4       1  23.3    14    21     281    (-,-) 
  g195440/ZN            -       A->ZN  R     INV_X16       60 114.8    19    30     311    (-,-) 
  g194877/ZN            -       A1->ZN F     NAND2_X1       1   1.8     9    16     327    (-,-) 
  g193952/ZN            -       A->ZN  R     OAI21_X1       1   1.4    17    19     346    (-,-) 
  cpuregs_reg[28][11]/D -       -      R     DFF_X1         1     -     -     0     346    (-,-) 
#------------------------------------------------------------------------------------------------



Path 966: VIOLATED (-130 ps) Setup Check with Pin cpuregs_reg[28][10]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[28][10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     346                  
             Slack:=    -130                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189058/ZN            -       A1->ZN R     AND3_X4        4  19.0    17    49     226    (-,-) 
  g186684/ZN            -       A1->ZN F     NAND2_X4       1  11.1    10    18     244    (-,-) 
  g186683/ZN            -       A->ZN  R     INV_X8         3  18.7     9    16     260    (-,-) 
  g193937/ZN            -       A1->ZN F     NAND2_X4       1  23.3    14    21     281    (-,-) 
  g195440/ZN            -       A->ZN  R     INV_X16       60 114.8    19    30     311    (-,-) 
  g193985/ZN            -       A1->ZN F     NAND2_X1       1   1.8     9    16     327    (-,-) 
  g193984/ZN            -       A->ZN  R     OAI21_X1       1   1.4    17    19     346    (-,-) 
  cpuregs_reg[28][10]/D -       -      R     DFF_X1         1     -     -     0     346    (-,-) 
#------------------------------------------------------------------------------------------------



Path 967: VIOLATED (-130 ps) Setup Check with Pin cpuregs_reg[28][9]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[28][9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     346                  
             Slack:=    -130                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189058/ZN           -       A1->ZN R     AND3_X4        4  19.0    17    49     226    (-,-) 
  g186684/ZN           -       A1->ZN F     NAND2_X4       1  11.1    10    18     244    (-,-) 
  g186683/ZN           -       A->ZN  R     INV_X8         3  18.7     9    16     260    (-,-) 
  g193937/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    21     281    (-,-) 
  g195440/ZN           -       A->ZN  R     INV_X16       60 114.8    19    30     311    (-,-) 
  g193955/ZN           -       A1->ZN F     NAND2_X1       1   1.8     9    16     327    (-,-) 
  g193954/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     346    (-,-) 
  cpuregs_reg[28][9]/D -       -      R     DFF_X1         1     -     -     0     346    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 968: VIOLATED (-130 ps) Setup Check with Pin cpuregs_reg[28][5]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[28][5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     346                  
             Slack:=    -130                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189058/ZN           -       A1->ZN R     AND3_X4        4  19.0    17    49     226    (-,-) 
  g186684/ZN           -       A1->ZN F     NAND2_X4       1  11.1    10    18     244    (-,-) 
  g186683/ZN           -       A->ZN  R     INV_X8         3  18.7     9    16     260    (-,-) 
  g193937/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    21     281    (-,-) 
  g195440/ZN           -       A->ZN  R     INV_X16       60 114.8    19    30     311    (-,-) 
  g193963/ZN           -       A1->ZN F     NAND2_X1       1   1.8     9    16     327    (-,-) 
  g193962/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     346    (-,-) 
  cpuregs_reg[28][5]/D -       -      R     DFF_X1         1     -     -     0     346    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 969: VIOLATED (-130 ps) Setup Check with Pin cpuregs_reg[28][4]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[28][4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     346                  
             Slack:=    -130                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189058/ZN           -       A1->ZN R     AND3_X4        4  19.0    17    49     226    (-,-) 
  g186684/ZN           -       A1->ZN F     NAND2_X4       1  11.1    10    18     244    (-,-) 
  g186683/ZN           -       A->ZN  R     INV_X8         3  18.7     9    16     260    (-,-) 
  g193937/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    21     281    (-,-) 
  g195440/ZN           -       A->ZN  R     INV_X16       60 114.8    19    30     311    (-,-) 
  g193957/ZN           -       A1->ZN F     NAND2_X1       1   1.8     9    16     327    (-,-) 
  g193956/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     346    (-,-) 
  cpuregs_reg[28][4]/D -       -      R     DFF_X1         1     -     -     0     346    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 970: VIOLATED (-130 ps) Setup Check with Pin cpuregs_reg[28][3]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[28][3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     346                  
             Slack:=    -130                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189058/ZN           -       A1->ZN R     AND3_X4        4  19.0    17    49     226    (-,-) 
  g186684/ZN           -       A1->ZN F     NAND2_X4       1  11.1    10    18     244    (-,-) 
  g186683/ZN           -       A->ZN  R     INV_X8         3  18.7     9    16     260    (-,-) 
  g193937/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    21     281    (-,-) 
  g195440/ZN           -       A->ZN  R     INV_X16       60 114.8    19    30     311    (-,-) 
  g193959/ZN           -       A1->ZN F     NAND2_X1       1   1.8     9    16     327    (-,-) 
  g193958/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     346    (-,-) 
  cpuregs_reg[28][3]/D -       -      R     DFF_X1         1     -     -     0     346    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 971: VIOLATED (-130 ps) Setup Check with Pin cpuregs_reg[28][2]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[28][2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     346                  
             Slack:=    -130                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189058/ZN           -       A1->ZN R     AND3_X4        4  19.0    17    49     226    (-,-) 
  g186684/ZN           -       A1->ZN F     NAND2_X4       1  11.1    10    18     244    (-,-) 
  g186683/ZN           -       A->ZN  R     INV_X8         3  18.7     9    16     260    (-,-) 
  g193937/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    21     281    (-,-) 
  g195440/ZN           -       A->ZN  R     INV_X16       60 114.8    19    30     311    (-,-) 
  g193981/ZN           -       A1->ZN F     NAND2_X1       1   1.8     9    16     327    (-,-) 
  g193980/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     346    (-,-) 
  cpuregs_reg[28][2]/D -       -      R     DFF_X1         1     -     -     0     346    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 972: VIOLATED (-130 ps) Setup Check with Pin cpuregs_reg[28][1]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[28][1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     346                  
             Slack:=    -130                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189058/ZN           -       A1->ZN R     AND3_X4        4  19.0    17    49     226    (-,-) 
  g186684/ZN           -       A1->ZN F     NAND2_X4       1  11.1    10    18     244    (-,-) 
  g186683/ZN           -       A->ZN  R     INV_X8         3  18.7     9    16     260    (-,-) 
  g193937/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    21     281    (-,-) 
  g195440/ZN           -       A->ZN  R     INV_X16       60 114.8    19    30     311    (-,-) 
  g193961/ZN           -       A1->ZN F     NAND2_X1       1   1.8     9    16     327    (-,-) 
  g193960/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     346    (-,-) 
  cpuregs_reg[28][1]/D -       -      R     DFF_X1         1     -     -     0     346    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 973: VIOLATED (-130 ps) Setup Check with Pin cpuregs_reg[28][0]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[28][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     346                  
             Slack:=    -130                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189058/ZN           -       A1->ZN R     AND3_X4        4  19.0    17    49     226    (-,-) 
  g186684/ZN           -       A1->ZN F     NAND2_X4       1  11.1    10    18     244    (-,-) 
  g186683/ZN           -       A->ZN  R     INV_X8         3  18.7     9    16     260    (-,-) 
  g193937/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    21     281    (-,-) 
  g195440/ZN           -       A->ZN  R     INV_X16       60 114.8    19    30     311    (-,-) 
  g193979/ZN           -       A1->ZN F     NAND2_X1       1   1.8     9    16     327    (-,-) 
  g193978/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     346    (-,-) 
  cpuregs_reg[28][0]/D -       -      R     DFF_X1         1     -     -     0     346    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 974: VIOLATED (-130 ps) Setup Check with Pin cpuregs_reg[12][8]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[12][8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     346                  
             Slack:=    -130                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189058/ZN           -       A1->ZN R     AND3_X4        4  19.0    17    49     226    (-,-) 
  g186684/ZN           -       A1->ZN F     NAND2_X4       1  11.1    10    18     244    (-,-) 
  g186683/ZN           -       A->ZN  R     INV_X8         3  18.7     9    16     260    (-,-) 
  g180079/ZN           -       A1->ZN F     NAND2_X4       1  23.3    15    21     281    (-,-) 
  g190865/ZN           -       A->ZN  R     INV_X16       57 116.0    19    30     311    (-,-) 
  g195188/ZN           -       A2->ZN F     NAND2_X1       1   1.8     8    16     328    (-,-) 
  g159662/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     346    (-,-) 
  cpuregs_reg[12][8]/D -       -      R     DFF_X1         1     -     -     0     346    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 975: VIOLATED (-130 ps) Setup Check with Pin cpuregs_reg[12][7]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[12][7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     346                  
             Slack:=    -130                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189058/ZN           -       A1->ZN R     AND3_X4        4  19.0    17    49     226    (-,-) 
  g186684/ZN           -       A1->ZN F     NAND2_X4       1  11.1    10    18     244    (-,-) 
  g186683/ZN           -       A->ZN  R     INV_X8         3  18.7     9    16     260    (-,-) 
  g180079/ZN           -       A1->ZN F     NAND2_X4       1  23.3    15    21     281    (-,-) 
  g190865/ZN           -       A->ZN  R     INV_X16       57 116.0    19    30     311    (-,-) 
  g194546/ZN           -       A2->ZN F     NAND2_X1       1   1.8     8    16     328    (-,-) 
  g159660/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     346    (-,-) 
  cpuregs_reg[12][7]/D -       -      R     DFF_X1         1     -     -     0     346    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 976: VIOLATED (-130 ps) Setup Check with Pin cpuregs_reg[12][2]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[12][2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     346                  
             Slack:=    -130                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189058/ZN           -       A1->ZN R     AND3_X4        4  19.0    17    49     226    (-,-) 
  g186684/ZN           -       A1->ZN F     NAND2_X4       1  11.1    10    18     244    (-,-) 
  g186683/ZN           -       A->ZN  R     INV_X8         3  18.7     9    16     260    (-,-) 
  g180079/ZN           -       A1->ZN F     NAND2_X4       1  23.3    15    21     281    (-,-) 
  g190865/ZN           -       A->ZN  R     INV_X16       57 116.0    19    30     311    (-,-) 
  g160998/ZN           -       A2->ZN F     NAND2_X1       1   1.8     8    16     328    (-,-) 
  g159960/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     346    (-,-) 
  cpuregs_reg[12][2]/D -       -      R     DFF_X1         1     -     -     0     346    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 977: VIOLATED (-130 ps) Setup Check with Pin cpuregs_reg[3][14]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     346                  
             Slack:=    -130                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1  6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3 15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4 18.0    16    23     177    (-,-) 
  g189195/ZN           -       A1->ZN F     NAND4_X4       2 11.7    21    30     207    (-,-) 
  g189197/ZN           -       A1->ZN R     NOR2_X4        4 13.5    24    37     244    (-,-) 
  g161200/ZN           -       A1->ZN F     NAND2_X2       1  6.0    12    20     264    (-,-) 
  fopt189738/ZN        -       A->ZN  R     INV_X4         1 12.1    10    18     282    (-,-) 
  fopt189737/ZN        -       A->ZN  F     INV_X8         7 44.5     8    15     296    (-,-) 
  fopt189743/ZN        -       A->ZN  R     INV_X4         8 15.0    11    18     314    (-,-) 
  g182313/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    13     328    (-,-) 
  g182312/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    18     346    (-,-) 
  cpuregs_reg[3][14]/D -       -      R     DFF_X1         1    -     -     0     346    (-,-) 
#----------------------------------------------------------------------------------------------



Path 978: VIOLATED (-130 ps) Setup Check with Pin count_instr_reg[57]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[15]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[57]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     340                  
             Slack:=    -130                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[15]/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[15]/Q      -       CK->Q  R     DFF_X1         4  8.3    22    99      99    (-,-) 
  inc_add_1559_34_g1174/ZN   -       A1->ZN R     AND2_X2        1  3.8     9    34     134    (-,-) 
  inc_add_1559_34_g1151/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    17     151    (-,-) 
  inc_add_1559_34_g1059/ZN   -       A2->ZN R     NOR2_X4        1  6.5    15    28     179    (-,-) 
  inc_add_1559_34_g1036/ZN   -       A2->ZN F     NAND2_X4       3 18.7    12    22     201    (-,-) 
  inc_add_1559_34_g184484/ZN -       A->ZN  R     INV_X4         1  6.3     8    14     215    (-,-) 
  inc_add_1559_34_g184483/ZN -       A1->ZN F     NAND2_X4       2 25.0    14    22     237    (-,-) 
  fopt184482/ZN              -       A->ZN  R     INV_X16       38 67.8    13    23     260    (-,-) 
  inc_add_1559_34_g173405/ZN -       A1->ZN F     NAND2_X1       1  2.4     9    15     275    (-,-) 
  inc_add_1559_34_g924/ZN    -       A->ZN  F     XNOR2_X1       1  1.8    11    37     312    (-,-) 
  g164935/ZN                 -       A1->ZN R     NAND2_X1       1  1.9    10    16     329    (-,-) 
  g164740/ZN                 -       A1->ZN F     NAND2_X1       1  1.4     7    12     340    (-,-) 
  count_instr_reg[57]/D      -       -      F     DFF_X1         1    -     -     0     340    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 979: VIOLATED (-130 ps) Setup Check with Pin count_instr_reg[55]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[15]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[55]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     340                  
             Slack:=    -130                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[15]/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[15]/Q      -       CK->Q  R     DFF_X1         4  8.3    22    99      99    (-,-) 
  inc_add_1559_34_g1174/ZN   -       A1->ZN R     AND2_X2        1  3.8     9    34     134    (-,-) 
  inc_add_1559_34_g1151/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    17     151    (-,-) 
  inc_add_1559_34_g1059/ZN   -       A2->ZN R     NOR2_X4        1  6.5    15    28     179    (-,-) 
  inc_add_1559_34_g1036/ZN   -       A2->ZN F     NAND2_X4       3 18.7    12    22     201    (-,-) 
  inc_add_1559_34_g184484/ZN -       A->ZN  R     INV_X4         1  6.3     8    14     215    (-,-) 
  inc_add_1559_34_g184483/ZN -       A1->ZN F     NAND2_X4       2 25.0    14    22     237    (-,-) 
  fopt184482/ZN              -       A->ZN  R     INV_X16       38 67.8    13    23     260    (-,-) 
  inc_add_1559_34_g173384/ZN -       A1->ZN F     NAND2_X1       1  2.4     9    15     275    (-,-) 
  inc_add_1559_34_g946/ZN    -       A->ZN  F     XNOR2_X1       1  1.8    11    37     312    (-,-) 
  g164969/ZN                 -       A1->ZN R     NAND2_X1       1  1.9    10    16     329    (-,-) 
  g164736/ZN                 -       A1->ZN F     NAND2_X1       1  1.4     7    12     340    (-,-) 
  count_instr_reg[55]/D      -       -      F     DFF_X1         1    -     -     0     340    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 980: VIOLATED (-130 ps) Setup Check with Pin count_instr_reg[53]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[15]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[53]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     340                  
             Slack:=    -130                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[15]/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[15]/Q      -       CK->Q  R     DFF_X1         4  8.3    22    99      99    (-,-) 
  inc_add_1559_34_g1174/ZN   -       A1->ZN R     AND2_X2        1  3.8     9    34     134    (-,-) 
  inc_add_1559_34_g1151/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    17     151    (-,-) 
  inc_add_1559_34_g1059/ZN   -       A2->ZN R     NOR2_X4        1  6.5    15    28     179    (-,-) 
  inc_add_1559_34_g1036/ZN   -       A2->ZN F     NAND2_X4       3 18.7    12    22     201    (-,-) 
  inc_add_1559_34_g184484/ZN -       A->ZN  R     INV_X4         1  6.3     8    14     215    (-,-) 
  inc_add_1559_34_g184483/ZN -       A1->ZN F     NAND2_X4       2 25.0    14    22     237    (-,-) 
  fopt184482/ZN              -       A->ZN  R     INV_X16       38 67.8    13    23     260    (-,-) 
  inc_add_1559_34_g173406/ZN -       A1->ZN F     NAND2_X1       1  2.4     9    15     275    (-,-) 
  inc_add_1559_34_g926/ZN    -       A->ZN  F     XNOR2_X1       1  1.8    11    37     312    (-,-) 
  g164932/ZN                 -       A1->ZN R     NAND2_X1       1  1.9    10    16     329    (-,-) 
  g164733/ZN                 -       A1->ZN F     NAND2_X1       1  1.4     7    12     340    (-,-) 
  count_instr_reg[53]/D      -       -      F     DFF_X1         1    -     -     0     340    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 981: VIOLATED (-130 ps) Setup Check with Pin count_instr_reg[50]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[15]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[50]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     340                  
             Slack:=    -130                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[15]/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[15]/Q      -       CK->Q  R     DFF_X1         4  8.3    22    99      99    (-,-) 
  inc_add_1559_34_g1174/ZN   -       A1->ZN R     AND2_X2        1  3.8     9    34     134    (-,-) 
  inc_add_1559_34_g1151/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    17     151    (-,-) 
  inc_add_1559_34_g1059/ZN   -       A2->ZN R     NOR2_X4        1  6.5    15    28     179    (-,-) 
  inc_add_1559_34_g1036/ZN   -       A2->ZN F     NAND2_X4       3 18.7    12    22     201    (-,-) 
  inc_add_1559_34_g184484/ZN -       A->ZN  R     INV_X4         1  6.3     8    14     215    (-,-) 
  inc_add_1559_34_g184483/ZN -       A1->ZN F     NAND2_X4       2 25.0    14    22     237    (-,-) 
  fopt184482/ZN              -       A->ZN  R     INV_X16       38 67.8    13    23     260    (-,-) 
  inc_add_1559_34_g173401/ZN -       A1->ZN F     NAND2_X1       1  2.4     9    15     275    (-,-) 
  inc_add_1559_34_g937/ZN    -       A->ZN  F     XNOR2_X1       1  1.8    11    37     312    (-,-) 
  g164929/ZN                 -       A1->ZN R     NAND2_X1       1  1.9    10    16     329    (-,-) 
  g164730/ZN                 -       A1->ZN F     NAND2_X1       1  1.4     7    12     340    (-,-) 
  count_instr_reg[50]/D      -       -      F     DFF_X1         1    -     -     0     340    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 982: VIOLATED (-130 ps) Setup Check with Pin count_instr_reg[45]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[15]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[45]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     340                  
             Slack:=    -130                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[15]/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[15]/Q      -       CK->Q  R     DFF_X1         4  8.3    22    99      99    (-,-) 
  inc_add_1559_34_g1174/ZN   -       A1->ZN R     AND2_X2        1  3.8     9    34     134    (-,-) 
  inc_add_1559_34_g1151/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    17     151    (-,-) 
  inc_add_1559_34_g1059/ZN   -       A2->ZN R     NOR2_X4        1  6.5    15    28     179    (-,-) 
  inc_add_1559_34_g1036/ZN   -       A2->ZN F     NAND2_X4       3 18.7    12    22     201    (-,-) 
  inc_add_1559_34_g184484/ZN -       A->ZN  R     INV_X4         1  6.3     8    14     215    (-,-) 
  inc_add_1559_34_g184483/ZN -       A1->ZN F     NAND2_X4       2 25.0    14    22     237    (-,-) 
  fopt184482/ZN              -       A->ZN  R     INV_X16       38 67.8    13    23     260    (-,-) 
  inc_add_1559_34_g173409/ZN -       A1->ZN F     NAND2_X1       1  2.4     9    15     275    (-,-) 
  inc_add_1559_34_g930/ZN    -       A->ZN  F     XNOR2_X1       1  1.8    11    37     312    (-,-) 
  g164924/ZN                 -       A1->ZN R     NAND2_X1       1  1.9    10    16     329    (-,-) 
  g164726/ZN                 -       A1->ZN F     NAND2_X1       1  1.4     7    12     340    (-,-) 
  count_instr_reg[45]/D      -       -      F     DFF_X1         1    -     -     0     340    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 983: VIOLATED (-130 ps) Setup Check with Pin count_instr_reg[37]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[15]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[37]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     340                  
             Slack:=    -130                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[15]/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[15]/Q      -       CK->Q  R     DFF_X1         4  8.3    22    99      99    (-,-) 
  inc_add_1559_34_g1174/ZN   -       A1->ZN R     AND2_X2        1  3.8     9    34     134    (-,-) 
  inc_add_1559_34_g1151/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    17     151    (-,-) 
  inc_add_1559_34_g1059/ZN   -       A2->ZN R     NOR2_X4        1  6.5    15    28     179    (-,-) 
  inc_add_1559_34_g1036/ZN   -       A2->ZN F     NAND2_X4       3 18.7    12    22     201    (-,-) 
  inc_add_1559_34_g184484/ZN -       A->ZN  R     INV_X4         1  6.3     8    14     215    (-,-) 
  inc_add_1559_34_g184483/ZN -       A1->ZN F     NAND2_X4       2 25.0    14    22     237    (-,-) 
  fopt184482/ZN              -       A->ZN  R     INV_X16       38 67.8    13    23     260    (-,-) 
  inc_add_1559_34_g173399/ZN -       A1->ZN F     NAND2_X1       1  2.4     9    15     275    (-,-) 
  inc_add_1559_34_g928/ZN    -       A->ZN  F     XNOR2_X1       1  1.8    11    37     312    (-,-) 
  g164923/ZN                 -       A1->ZN R     NAND2_X1       1  1.9    10    16     329    (-,-) 
  g164746/ZN                 -       A1->ZN F     NAND2_X1       1  1.4     7    12     340    (-,-) 
  count_instr_reg[37]/D      -       -      F     DFF_X1         1    -     -     0     340    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 984: VIOLATED (-130 ps) Setup Check with Pin cpuregs_reg[8][6]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     346                  
             Slack:=    -130                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189058/ZN           -       A1->ZN R     AND3_X4        4  19.0    17    49     226    (-,-) 
  g186684/ZN           -       A1->ZN F     NAND2_X4       1  11.1    10    18     244    (-,-) 
  g186683/ZN           -       A->ZN  R     INV_X8         3  18.7     9    16     260    (-,-) 
  g180080/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    21     281    (-,-) 
  g177538/ZN           -       A->ZN  R     INV_X16       57 116.1    19    30     311    (-,-) 
  g185534/ZN           -       A1->ZN F     NAND2_X1       1   1.8     9    16     327    (-,-) 
  g159630/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     346    (-,-) 
  cpuregs_reg[8][6]/D  -       -      R     DFF_X1         1     -     -     0     346    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 985: VIOLATED (-130 ps) Setup Check with Pin cpuregs_reg[3][10]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     346                  
             Slack:=    -130                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1  6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3 15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4 18.0    16    23     177    (-,-) 
  g189195/ZN           -       A1->ZN F     NAND4_X4       2 11.7    21    30     207    (-,-) 
  g189197/ZN           -       A1->ZN R     NOR2_X4        4 13.5    24    37     244    (-,-) 
  g161200/ZN           -       A1->ZN F     NAND2_X2       1  6.0    12    20     264    (-,-) 
  fopt189738/ZN        -       A->ZN  R     INV_X4         1 12.1    10    18     282    (-,-) 
  fopt189737/ZN        -       A->ZN  F     INV_X8         7 44.5     8    15     296    (-,-) 
  fopt189741/ZN        -       A->ZN  R     INV_X4         8 14.7    11    18     314    (-,-) 
  g189698/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    13     327    (-,-) 
  g182325/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     346    (-,-) 
  cpuregs_reg[3][10]/D -       -      R     DFF_X1         1    -     -     0     346    (-,-) 
#----------------------------------------------------------------------------------------------



Path 986: VIOLATED (-130 ps) Setup Check with Pin cpuregs_reg[8][15]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     346                  
             Slack:=    -130                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189058/ZN           -       A1->ZN R     AND3_X4        4  19.0    17    49     226    (-,-) 
  g186684/ZN           -       A1->ZN F     NAND2_X4       1  11.1    10    18     244    (-,-) 
  g186683/ZN           -       A->ZN  R     INV_X8         3  18.7     9    16     260    (-,-) 
  g180080/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    21     281    (-,-) 
  g177538/ZN           -       A->ZN  R     INV_X16       57 116.1    19    30     311    (-,-) 
  g160958/ZN           -       A1->ZN F     NAND2_X1       1   1.8     9    16     327    (-,-) 
  g159639/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     346    (-,-) 
  cpuregs_reg[8][15]/D -       -      R     DFF_X1         1     -     -     0     346    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 987: VIOLATED (-130 ps) Setup Check with Pin cpuregs_reg[8][12]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     346                  
             Slack:=    -130                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189058/ZN           -       A1->ZN R     AND3_X4        4  19.0    17    49     226    (-,-) 
  g186684/ZN           -       A1->ZN F     NAND2_X4       1  11.1    10    18     244    (-,-) 
  g186683/ZN           -       A->ZN  R     INV_X8         3  18.7     9    16     260    (-,-) 
  g180080/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    21     281    (-,-) 
  g177538/ZN           -       A->ZN  R     INV_X16       57 116.1    19    30     311    (-,-) 
  g160955/ZN           -       A1->ZN F     NAND2_X1       1   1.8     9    16     327    (-,-) 
  g159636/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     346    (-,-) 
  cpuregs_reg[8][12]/D -       -      R     DFF_X1         1     -     -     0     346    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 988: VIOLATED (-130 ps) Setup Check with Pin cpuregs_reg[8][11]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     346                  
             Slack:=    -130                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189058/ZN           -       A1->ZN R     AND3_X4        4  19.0    17    49     226    (-,-) 
  g186684/ZN           -       A1->ZN F     NAND2_X4       1  11.1    10    18     244    (-,-) 
  g186683/ZN           -       A->ZN  R     INV_X8         3  18.7     9    16     260    (-,-) 
  g180080/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    21     281    (-,-) 
  g177538/ZN           -       A->ZN  R     INV_X16       57 116.1    19    30     311    (-,-) 
  g194886/ZN           -       A1->ZN F     NAND2_X1       1   1.8     9    16     327    (-,-) 
  g159635/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     346    (-,-) 
  cpuregs_reg[8][11]/D -       -      R     DFF_X1         1     -     -     0     346    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 989: VIOLATED (-130 ps) Setup Check with Pin cpuregs_reg[8][10]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     346                  
             Slack:=    -130                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189058/ZN           -       A1->ZN R     AND3_X4        4  19.0    17    49     226    (-,-) 
  g186684/ZN           -       A1->ZN F     NAND2_X4       1  11.1    10    18     244    (-,-) 
  g186683/ZN           -       A->ZN  R     INV_X8         3  18.7     9    16     260    (-,-) 
  g180080/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    21     281    (-,-) 
  g177538/ZN           -       A->ZN  R     INV_X16       57 116.1    19    30     311    (-,-) 
  g189693/ZN           -       A1->ZN F     NAND2_X1       1   1.8     9    16     327    (-,-) 
  g159634/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     346    (-,-) 
  cpuregs_reg[8][10]/D -       -      R     DFF_X1         1     -     -     0     346    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 990: VIOLATED (-130 ps) Setup Check with Pin cpuregs_reg[8][9]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     346                  
             Slack:=    -130                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189058/ZN           -       A1->ZN R     AND3_X4        4  19.0    17    49     226    (-,-) 
  g186684/ZN           -       A1->ZN F     NAND2_X4       1  11.1    10    18     244    (-,-) 
  g186683/ZN           -       A->ZN  R     INV_X8         3  18.7     9    16     260    (-,-) 
  g180080/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    21     281    (-,-) 
  g177538/ZN           -       A->ZN  R     INV_X16       57 116.1    19    30     311    (-,-) 
  g160946/ZN           -       A1->ZN F     NAND2_X1       1   1.8     9    16     327    (-,-) 
  g159633/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     346    (-,-) 
  cpuregs_reg[8][9]/D  -       -      R     DFF_X1         1     -     -     0     346    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 991: VIOLATED (-130 ps) Setup Check with Pin cpuregs_reg[8][5]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     346                  
             Slack:=    -130                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189058/ZN           -       A1->ZN R     AND3_X4        4  19.0    17    49     226    (-,-) 
  g186684/ZN           -       A1->ZN F     NAND2_X4       1  11.1    10    18     244    (-,-) 
  g186683/ZN           -       A->ZN  R     INV_X8         3  18.7     9    16     260    (-,-) 
  g180080/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    21     281    (-,-) 
  g177538/ZN           -       A->ZN  R     INV_X16       57 116.1    19    30     311    (-,-) 
  g172718/ZN           -       A1->ZN F     NAND2_X1       1   1.8     9    16     327    (-,-) 
  g159629/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     346    (-,-) 
  cpuregs_reg[8][5]/D  -       -      R     DFF_X1         1     -     -     0     346    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 992: VIOLATED (-130 ps) Setup Check with Pin cpuregs_reg[8][4]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     346                  
             Slack:=    -130                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189058/ZN           -       A1->ZN R     AND3_X4        4  19.0    17    49     226    (-,-) 
  g186684/ZN           -       A1->ZN F     NAND2_X4       1  11.1    10    18     244    (-,-) 
  g186683/ZN           -       A->ZN  R     INV_X8         3  18.7     9    16     260    (-,-) 
  g180080/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    21     281    (-,-) 
  g177538/ZN           -       A->ZN  R     INV_X16       57 116.1    19    30     311    (-,-) 
  g160932/ZN           -       A1->ZN F     NAND2_X1       1   1.8     9    16     327    (-,-) 
  g159628/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     346    (-,-) 
  cpuregs_reg[8][4]/D  -       -      R     DFF_X1         1     -     -     0     346    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 993: VIOLATED (-130 ps) Setup Check with Pin cpuregs_reg[8][3]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     346                  
             Slack:=    -130                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189058/ZN           -       A1->ZN R     AND3_X4        4  19.0    17    49     226    (-,-) 
  g186684/ZN           -       A1->ZN F     NAND2_X4       1  11.1    10    18     244    (-,-) 
  g186683/ZN           -       A->ZN  R     INV_X8         3  18.7     9    16     260    (-,-) 
  g180080/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    21     281    (-,-) 
  g177538/ZN           -       A->ZN  R     INV_X16       57 116.1    19    30     311    (-,-) 
  g160929/ZN           -       A1->ZN F     NAND2_X1       1   1.8     9    16     327    (-,-) 
  g159626/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     346    (-,-) 
  cpuregs_reg[8][3]/D  -       -      R     DFF_X1         1     -     -     0     346    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 994: VIOLATED (-130 ps) Setup Check with Pin cpuregs_reg[8][2]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     346                  
             Slack:=    -130                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189058/ZN           -       A1->ZN R     AND3_X4        4  19.0    17    49     226    (-,-) 
  g186684/ZN           -       A1->ZN F     NAND2_X4       1  11.1    10    18     244    (-,-) 
  g186683/ZN           -       A->ZN  R     INV_X8         3  18.7     9    16     260    (-,-) 
  g180080/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    21     281    (-,-) 
  g177538/ZN           -       A->ZN  R     INV_X16       57 116.1    19    30     311    (-,-) 
  g161008/ZN           -       A1->ZN F     NAND2_X1       1   1.8     9    16     327    (-,-) 
  g159953/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     346    (-,-) 
  cpuregs_reg[8][2]/D  -       -      R     DFF_X1         1     -     -     0     346    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 995: VIOLATED (-130 ps) Setup Check with Pin cpuregs_reg[8][1]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     346                  
             Slack:=    -130                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189058/ZN           -       A1->ZN R     AND3_X4        4  19.0    17    49     226    (-,-) 
  g186684/ZN           -       A1->ZN F     NAND2_X4       1  11.1    10    18     244    (-,-) 
  g186683/ZN           -       A->ZN  R     INV_X8         3  18.7     9    16     260    (-,-) 
  g180080/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    21     281    (-,-) 
  g177538/ZN           -       A->ZN  R     INV_X16       57 116.1    19    30     311    (-,-) 
  g160924/ZN           -       A1->ZN F     NAND2_X1       1   1.8     9    16     327    (-,-) 
  g159627/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     346    (-,-) 
  cpuregs_reg[8][1]/D  -       -      R     DFF_X1         1     -     -     0     346    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 996: VIOLATED (-130 ps) Setup Check with Pin cpuregs_reg[8][0]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     346                  
             Slack:=    -130                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189058/ZN           -       A1->ZN R     AND3_X4        4  19.0    17    49     226    (-,-) 
  g186684/ZN           -       A1->ZN F     NAND2_X4       1  11.1    10    18     244    (-,-) 
  g186683/ZN           -       A->ZN  R     INV_X8         3  18.7     9    16     260    (-,-) 
  g180080/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    21     281    (-,-) 
  g177538/ZN           -       A->ZN  R     INV_X16       57 116.1    19    30     311    (-,-) 
  g182555/ZN           -       A1->ZN F     NAND2_X1       1   1.8     9    16     327    (-,-) 
  g159957/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     346    (-,-) 
  cpuregs_reg[8][0]/D  -       -      R     DFF_X1         1     -     -     0     346    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 997: VIOLATED (-130 ps) Setup Check with Pin cpuregs_reg[4][14]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      32                  
     Required Time:=     218                  
      Launch Clock:-       0                  
         Data Path:-     348                  
             Slack:=    -130                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1  6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3 15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4 18.0    16    23     177    (-,-) 
  g179858/ZN           -       A1->ZN F     NAND4_X2       1  6.0    22    31     208    (-,-) 
  g194859/ZN           -       A->ZN  R     INV_X4         5 28.0    20    33     241    (-,-) 
  g173867/ZN           -       A1->ZN F     NAND3_X2       1  6.0    15    26     267    (-,-) 
  fopt194974/ZN        -       A->ZN  R     INV_X4         2 18.6    14    24     290    (-,-) 
  fopt194973/ZN        -       A->ZN  F     INV_X4         6 20.0     8    14     304    (-,-) 
  fopt194975/ZN        -       A->ZN  R     INV_X4         8 14.6    11    18     322    (-,-) 
  g191052/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    13     335    (-,-) 
  g191051/ZN           -       A1->ZN R     NAND2_X1       1  1.4     9    13     348    (-,-) 
  cpuregs_reg[4][14]/D -       -      R     DFF_X1         1    -     -     0     348    (-,-) 
#----------------------------------------------------------------------------------------------



Path 998: VIOLATED (-130 ps) Setup Check with Pin cpuregs_reg[3][12]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     346                  
             Slack:=    -130                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1  6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3 15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4 18.0    16    23     177    (-,-) 
  g189195/ZN           -       A1->ZN F     NAND4_X4       2 11.7    21    30     207    (-,-) 
  g189197/ZN           -       A1->ZN R     NOR2_X4        4 13.5    24    37     244    (-,-) 
  g161200/ZN           -       A1->ZN F     NAND2_X2       1  6.0    12    20     264    (-,-) 
  fopt189738/ZN        -       A->ZN  R     INV_X4         1 12.1    10    18     282    (-,-) 
  fopt189737/ZN        -       A->ZN  F     INV_X8         7 44.5     8    15     296    (-,-) 
  fopt189741/ZN        -       A->ZN  R     INV_X4         8 14.7    11    18     314    (-,-) 
  g160022/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    13     327    (-,-) 
  g182324/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     346    (-,-) 
  cpuregs_reg[3][12]/D -       -      R     DFF_X1         1    -     -     0     346    (-,-) 
#----------------------------------------------------------------------------------------------



Path 999: VIOLATED (-130 ps) Setup Check with Pin count_instr_reg[62]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[15]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[62]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     340                  
             Slack:=    -130                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[15]/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[15]/Q      -       CK->Q  R     DFF_X1         4  8.3    22    99      99    (-,-) 
  inc_add_1559_34_g1174/ZN   -       A1->ZN R     AND2_X2        1  3.8     9    34     134    (-,-) 
  inc_add_1559_34_g1151/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    17     151    (-,-) 
  inc_add_1559_34_g1059/ZN   -       A2->ZN R     NOR2_X4        1  6.5    15    28     179    (-,-) 
  inc_add_1559_34_g1036/ZN   -       A2->ZN F     NAND2_X4       3 18.7    12    22     201    (-,-) 
  inc_add_1559_34_g184484/ZN -       A->ZN  R     INV_X4         1  6.3     8    14     215    (-,-) 
  inc_add_1559_34_g184483/ZN -       A1->ZN F     NAND2_X4       2 25.0    14    22     237    (-,-) 
  fopt184482/ZN              -       A->ZN  R     INV_X16       38 67.8    13    23     260    (-,-) 
  inc_add_1559_34_g173385/ZN -       A1->ZN F     NAND2_X1       1  2.4     9    15     275    (-,-) 
  inc_add_1559_34_g923/ZN    -       A->ZN  F     XNOR2_X1       1  1.8    11    37     312    (-,-) 
  g164937/ZN                 -       A1->ZN R     NAND2_X1       1  1.9    10    16     328    (-,-) 
  g164744/ZN                 -       A1->ZN F     NAND2_X1       1  1.4     7    12     340    (-,-) 
  count_instr_reg[62]/D      -       -      F     DFF_X1         1    -     -     0     340    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1000: VIOLATED (-130 ps) Setup Check with Pin count_instr_reg[61]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[15]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[61]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     340                  
             Slack:=    -130                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[15]/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[15]/Q      -       CK->Q  R     DFF_X1         4  8.3    22    99      99    (-,-) 
  inc_add_1559_34_g1174/ZN   -       A1->ZN R     AND2_X2        1  3.8     9    34     134    (-,-) 
  inc_add_1559_34_g1151/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    17     151    (-,-) 
  inc_add_1559_34_g1059/ZN   -       A2->ZN R     NOR2_X4        1  6.5    15    28     179    (-,-) 
  inc_add_1559_34_g1036/ZN   -       A2->ZN F     NAND2_X4       3 18.7    12    22     201    (-,-) 
  inc_add_1559_34_g184484/ZN -       A->ZN  R     INV_X4         1  6.3     8    14     215    (-,-) 
  inc_add_1559_34_g184483/ZN -       A1->ZN F     NAND2_X4       2 25.0    14    22     237    (-,-) 
  fopt184482/ZN              -       A->ZN  R     INV_X16       38 67.8    13    23     260    (-,-) 
  inc_add_1559_34_g173382/ZN -       A1->ZN F     NAND2_X1       1  2.4     9    15     275    (-,-) 
  inc_add_1559_34_g940/ZN    -       A->ZN  F     XNOR2_X1       1  1.8    11    37     312    (-,-) 
  g164968/ZN                 -       A1->ZN R     NAND2_X1       1  1.9    10    16     328    (-,-) 
  g164743/ZN                 -       A1->ZN F     NAND2_X1       1  1.4     7    12     340    (-,-) 
  count_instr_reg[61]/D      -       -      F     DFF_X1         1    -     -     0     340    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1001: VIOLATED (-130 ps) Setup Check with Pin count_instr_reg[59]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[15]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[59]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     340                  
             Slack:=    -130                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[15]/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[15]/Q      -       CK->Q  R     DFF_X1         4  8.3    22    99      99    (-,-) 
  inc_add_1559_34_g1174/ZN   -       A1->ZN R     AND2_X2        1  3.8     9    34     134    (-,-) 
  inc_add_1559_34_g1151/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    17     151    (-,-) 
  inc_add_1559_34_g1059/ZN   -       A2->ZN R     NOR2_X4        1  6.5    15    28     179    (-,-) 
  inc_add_1559_34_g1036/ZN   -       A2->ZN F     NAND2_X4       3 18.7    12    22     201    (-,-) 
  inc_add_1559_34_g184484/ZN -       A->ZN  R     INV_X4         1  6.3     8    14     215    (-,-) 
  inc_add_1559_34_g184483/ZN -       A1->ZN F     NAND2_X4       2 25.0    14    22     237    (-,-) 
  fopt184482/ZN              -       A->ZN  R     INV_X16       38 67.8    13    23     260    (-,-) 
  inc_add_1559_34_g173383/ZN -       A1->ZN F     NAND2_X1       1  2.4     9    15     275    (-,-) 
  inc_add_1559_34_g943/ZN    -       A->ZN  F     XNOR2_X1       1  1.8    11    37     312    (-,-) 
  g164965/ZN                 -       A1->ZN R     NAND2_X1       1  1.9    10    16     328    (-,-) 
  g164741/ZN                 -       A1->ZN F     NAND2_X1       1  1.4     7    12     340    (-,-) 
  count_instr_reg[59]/D      -       -      F     DFF_X1         1    -     -     0     340    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1002: VIOLATED (-130 ps) Setup Check with Pin count_instr_reg[47]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[15]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[47]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     340                  
             Slack:=    -130                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[15]/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[15]/Q      -       CK->Q  R     DFF_X1         4  8.3    22    99      99    (-,-) 
  inc_add_1559_34_g1174/ZN   -       A1->ZN R     AND2_X2        1  3.8     9    34     134    (-,-) 
  inc_add_1559_34_g1151/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    17     151    (-,-) 
  inc_add_1559_34_g1059/ZN   -       A2->ZN R     NOR2_X4        1  6.5    15    28     179    (-,-) 
  inc_add_1559_34_g1036/ZN   -       A2->ZN F     NAND2_X4       3 18.7    12    22     201    (-,-) 
  inc_add_1559_34_g184484/ZN -       A->ZN  R     INV_X4         1  6.3     8    14     215    (-,-) 
  inc_add_1559_34_g184483/ZN -       A1->ZN F     NAND2_X4       2 25.0    14    22     237    (-,-) 
  fopt184482/ZN              -       A->ZN  R     INV_X16       38 67.8    13    23     260    (-,-) 
  inc_add_1559_34_g173389/ZN -       A1->ZN F     NAND2_X1       1  2.4     9    15     275    (-,-) 
  inc_add_1559_34_g948/ZN    -       A->ZN  F     XNOR2_X1       1  1.8    11    37     312    (-,-) 
  g164926/ZN                 -       A1->ZN R     NAND2_X1       1  1.9    10    16     328    (-,-) 
  g164756/ZN                 -       A1->ZN F     NAND2_X1       1  1.4     7    12     340    (-,-) 
  count_instr_reg[47]/D      -       -      F     DFF_X1         1    -     -     0     340    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1003: VIOLATED (-130 ps) Setup Check with Pin count_instr_reg[43]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[15]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[43]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     340                  
             Slack:=    -130                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[15]/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[15]/Q      -       CK->Q  R     DFF_X1         4  8.3    22    99      99    (-,-) 
  inc_add_1559_34_g1174/ZN   -       A1->ZN R     AND2_X2        1  3.8     9    34     134    (-,-) 
  inc_add_1559_34_g1151/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    17     151    (-,-) 
  inc_add_1559_34_g1059/ZN   -       A2->ZN R     NOR2_X4        1  6.5    15    28     179    (-,-) 
  inc_add_1559_34_g1036/ZN   -       A2->ZN F     NAND2_X4       3 18.7    12    22     201    (-,-) 
  inc_add_1559_34_g184484/ZN -       A->ZN  R     INV_X4         1  6.3     8    14     215    (-,-) 
  inc_add_1559_34_g184483/ZN -       A1->ZN F     NAND2_X4       2 25.0    14    22     237    (-,-) 
  fopt184482/ZN              -       A->ZN  R     INV_X16       38 67.8    13    23     260    (-,-) 
  inc_add_1559_34_g173410/ZN -       A1->ZN F     NAND2_X1       1  2.4     9    15     275    (-,-) 
  inc_add_1559_34_g931/ZN    -       A->ZN  F     XNOR2_X1       1  1.8    11    37     312    (-,-) 
  g164959/ZN                 -       A1->ZN R     NAND2_X1       1  1.9    10    16     328    (-,-) 
  g164754/ZN                 -       A1->ZN F     NAND2_X1       1  1.4     7    12     340    (-,-) 
  count_instr_reg[43]/D      -       -      F     DFF_X1         1    -     -     0     340    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1004: VIOLATED (-130 ps) Setup Check with Pin count_instr_reg[41]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[15]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[41]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     340                  
             Slack:=    -130                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[15]/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[15]/Q      -       CK->Q  R     DFF_X1         4  8.3    22    99      99    (-,-) 
  inc_add_1559_34_g1174/ZN   -       A1->ZN R     AND2_X2        1  3.8     9    34     134    (-,-) 
  inc_add_1559_34_g1151/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    17     151    (-,-) 
  inc_add_1559_34_g1059/ZN   -       A2->ZN R     NOR2_X4        1  6.5    15    28     179    (-,-) 
  inc_add_1559_34_g1036/ZN   -       A2->ZN F     NAND2_X4       3 18.7    12    22     201    (-,-) 
  inc_add_1559_34_g184484/ZN -       A->ZN  R     INV_X4         1  6.3     8    14     215    (-,-) 
  inc_add_1559_34_g184483/ZN -       A1->ZN F     NAND2_X4       2 25.0    14    22     237    (-,-) 
  fopt184482/ZN              -       A->ZN  R     INV_X16       38 67.8    13    23     260    (-,-) 
  inc_add_1559_34_g173411/ZN -       A1->ZN F     NAND2_X1       1  2.4     9    15     275    (-,-) 
  inc_add_1559_34_g932/ZN    -       A->ZN  F     XNOR2_X1       1  1.8    11    37     312    (-,-) 
  g164950/ZN                 -       A1->ZN R     NAND2_X1       1  1.9    10    16     328    (-,-) 
  g164748/ZN                 -       A1->ZN F     NAND2_X1       1  1.4     7    12     340    (-,-) 
  count_instr_reg[41]/D      -       -      F     DFF_X1         1    -     -     0     340    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1005: VIOLATED (-130 ps) Setup Check with Pin count_instr_reg[39]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[15]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[39]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     340                  
             Slack:=    -130                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[15]/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[15]/Q      -       CK->Q  R     DFF_X1         4  8.3    22    99      99    (-,-) 
  inc_add_1559_34_g1174/ZN   -       A1->ZN R     AND2_X2        1  3.8     9    34     134    (-,-) 
  inc_add_1559_34_g1151/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    17     151    (-,-) 
  inc_add_1559_34_g1059/ZN   -       A2->ZN R     NOR2_X4        1  6.5    15    28     179    (-,-) 
  inc_add_1559_34_g1036/ZN   -       A2->ZN F     NAND2_X4       3 18.7    12    22     201    (-,-) 
  inc_add_1559_34_g184484/ZN -       A->ZN  R     INV_X4         1  6.3     8    14     215    (-,-) 
  inc_add_1559_34_g184483/ZN -       A1->ZN F     NAND2_X4       2 25.0    14    22     237    (-,-) 
  fopt184482/ZN              -       A->ZN  R     INV_X16       38 67.8    13    23     260    (-,-) 
  inc_add_1559_34_g173398/ZN -       A1->ZN F     NAND2_X1       1  2.4     9    15     275    (-,-) 
  inc_add_1559_34_g925/ZN    -       A->ZN  F     XNOR2_X1       1  1.8    11    37     312    (-,-) 
  g164955/ZN                 -       A1->ZN R     NAND2_X1       1  1.9    10    16     328    (-,-) 
  g164751/ZN                 -       A1->ZN F     NAND2_X1       1  1.4     7    12     340    (-,-) 
  count_instr_reg[39]/D      -       -      F     DFF_X1         1    -     -     0     340    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1006: VIOLATED (-130 ps) Setup Check with Pin count_instr_reg[35]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[15]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[35]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     340                  
             Slack:=    -130                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[15]/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[15]/Q      -       CK->Q  R     DFF_X1         4  8.3    22    99      99    (-,-) 
  inc_add_1559_34_g1174/ZN   -       A1->ZN R     AND2_X2        1  3.8     9    34     134    (-,-) 
  inc_add_1559_34_g1151/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    17     151    (-,-) 
  inc_add_1559_34_g1059/ZN   -       A2->ZN R     NOR2_X4        1  6.5    15    28     179    (-,-) 
  inc_add_1559_34_g1036/ZN   -       A2->ZN F     NAND2_X4       3 18.7    12    22     201    (-,-) 
  inc_add_1559_34_g184484/ZN -       A->ZN  R     INV_X4         1  6.3     8    14     215    (-,-) 
  inc_add_1559_34_g184483/ZN -       A1->ZN F     NAND2_X4       2 25.0    14    22     237    (-,-) 
  fopt184482/ZN              -       A->ZN  R     INV_X16       38 67.8    13    23     260    (-,-) 
  inc_add_1559_34_g173404/ZN -       A1->ZN F     NAND2_X1       1  2.4     9    15     275    (-,-) 
  inc_add_1559_34_g922/ZN    -       A->ZN  F     XNOR2_X1       1  1.8    11    37     312    (-,-) 
  g164960/ZN                 -       A1->ZN R     NAND2_X1       1  1.9    10    16     328    (-,-) 
  g164722/ZN                 -       A1->ZN F     NAND2_X1       1  1.4     7    12     340    (-,-) 
  count_instr_reg[35]/D      -       -      F     DFF_X1         1    -     -     0     340    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1007: VIOLATED (-130 ps) Setup Check with Pin cpuregs_reg[28][7]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[28][7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     346                  
             Slack:=    -130                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189058/ZN           -       A1->ZN R     AND3_X4        4  19.0    17    49     226    (-,-) 
  g186684/ZN           -       A1->ZN F     NAND2_X4       1  11.1    10    18     244    (-,-) 
  g186683/ZN           -       A->ZN  R     INV_X8         3  18.7     9    16     260    (-,-) 
  g193937/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    21     281    (-,-) 
  g195440/ZN           -       A->ZN  R     INV_X16       60 114.8    19    30     311    (-,-) 
  g193949/ZN           -       A2->ZN F     NAND2_X1       1   1.8     8    16     327    (-,-) 
  g193948/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     346    (-,-) 
  cpuregs_reg[28][7]/D -       -      R     DFF_X1         1     -     -     0     346    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1008: VIOLATED (-130 ps) Setup Check with Pin cpuregs_reg[4][1]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[4][1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      41                  
     Required Time:=     209                  
      Launch Clock:-       0                  
         Data Path:-     338                  
             Slack:=    -130                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1  6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3 15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4 18.0    16    23     177    (-,-) 
  g179858/ZN           -       A1->ZN F     NAND4_X2       1  6.0    22    31     208    (-,-) 
  g194859/ZN           -       A->ZN  R     INV_X4         5 28.0    20    33     241    (-,-) 
  g173867/ZN           -       A1->ZN F     NAND3_X2       1  6.0    15    26     267    (-,-) 
  fopt194974/ZN        -       A->ZN  R     INV_X4         2 18.6    14    24     290    (-,-) 
  fopt194973/ZN        -       A->ZN  F     INV_X4         6 20.0     8    14     304    (-,-) 
  fopt194972/ZN        -       A->ZN  R     INV_X4         7 12.1    10    16     320    (-,-) 
  g194986/ZN           -       B1->ZN F     OAI22_X1       1  1.4    11    18     338    (-,-) 
  cpuregs_reg[4][1]/D  -       -      F     DFF_X1         1    -     -     0     338    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1009: VIOLATED (-130 ps) Setup Check with Pin cpuregs_reg[3][11]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     346                  
             Slack:=    -130                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1  6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3 15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4 18.0    16    23     177    (-,-) 
  g189195/ZN           -       A1->ZN F     NAND4_X4       2 11.7    21    30     207    (-,-) 
  g189197/ZN           -       A1->ZN R     NOR2_X4        4 13.5    24    37     244    (-,-) 
  g161200/ZN           -       A1->ZN F     NAND2_X2       1  6.0    12    20     264    (-,-) 
  fopt189738/ZN        -       A->ZN  R     INV_X4         1 12.1    10    18     282    (-,-) 
  fopt189737/ZN        -       A->ZN  F     INV_X8         7 44.5     8    15     296    (-,-) 
  fopt189741/ZN        -       A->ZN  R     INV_X4         8 14.7    11    18     314    (-,-) 
  g194887/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    13     327    (-,-) 
  g182316/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    18     346    (-,-) 
  cpuregs_reg[3][11]/D -       -      R     DFF_X1         1    -     -     0     346    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1010: VIOLATED (-130 ps) Setup Check with Pin count_instr_reg[51]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[15]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[51]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     340                  
             Slack:=    -130                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[15]/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[15]/Q      -       CK->Q  R     DFF_X1         4  8.3    22    99      99    (-,-) 
  inc_add_1559_34_g1174/ZN   -       A1->ZN R     AND2_X2        1  3.8     9    34     134    (-,-) 
  inc_add_1559_34_g1151/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    17     151    (-,-) 
  inc_add_1559_34_g1059/ZN   -       A2->ZN R     NOR2_X4        1  6.5    15    28     179    (-,-) 
  inc_add_1559_34_g1036/ZN   -       A2->ZN F     NAND2_X4       3 18.7    12    22     201    (-,-) 
  inc_add_1559_34_g184484/ZN -       A->ZN  R     INV_X4         1  6.3     8    14     215    (-,-) 
  inc_add_1559_34_g184483/ZN -       A1->ZN F     NAND2_X4       2 25.0    14    22     237    (-,-) 
  fopt184482/ZN              -       A->ZN  R     INV_X16       38 67.8    13    23     260    (-,-) 
  inc_add_1559_34_g173407/ZN -       A1->ZN F     NAND2_X1       1  2.4     9    15     275    (-,-) 
  inc_add_1559_34_g927/ZN    -       A->ZN  F     XNOR2_X1       1  1.8    10    37     312    (-,-) 
  g164930/ZN                 -       A1->ZN R     NAND2_X1       1  1.9    10    16     328    (-,-) 
  g164731/ZN                 -       A1->ZN F     NAND2_X1       1  1.4     7    12     340    (-,-) 
  count_instr_reg[51]/D      -       -      F     DFF_X1         1    -     -     0     340    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1011: VIOLATED (-130 ps) Setup Check with Pin count_instr_reg[49]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[15]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[49]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     340                  
             Slack:=    -130                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[15]/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[15]/Q      -       CK->Q  R     DFF_X1         4  8.3    22    99      99    (-,-) 
  inc_add_1559_34_g1174/ZN   -       A1->ZN R     AND2_X2        1  3.8     9    34     134    (-,-) 
  inc_add_1559_34_g1151/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    17     151    (-,-) 
  inc_add_1559_34_g1059/ZN   -       A2->ZN R     NOR2_X4        1  6.5    15    28     179    (-,-) 
  inc_add_1559_34_g1036/ZN   -       A2->ZN F     NAND2_X4       3 18.7    12    22     201    (-,-) 
  inc_add_1559_34_g184484/ZN -       A->ZN  R     INV_X4         1  6.3     8    14     215    (-,-) 
  inc_add_1559_34_g184483/ZN -       A1->ZN F     NAND2_X4       2 25.0    14    22     237    (-,-) 
  fopt184482/ZN              -       A->ZN  R     INV_X16       38 67.8    13    23     260    (-,-) 
  inc_add_1559_34_g173408/ZN -       A1->ZN F     NAND2_X1       1  2.4     9    15     275    (-,-) 
  inc_add_1559_34_g921/ZN    -       A->ZN  F     XNOR2_X1       1  1.8    10    37     312    (-,-) 
  g164928/ZN                 -       A1->ZN R     NAND2_X1       1  1.9    10    16     328    (-,-) 
  g164729/ZN                 -       A1->ZN F     NAND2_X1       1  1.4     7    12     340    (-,-) 
  count_instr_reg[49]/D      -       -      F     DFF_X1         1    -     -     0     340    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1012: VIOLATED (-129 ps) Setup Check with Pin cpuregs_reg[8][8]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     346                  
             Slack:=    -129                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189058/ZN           -       A1->ZN R     AND3_X4        4  19.0    17    49     226    (-,-) 
  g186684/ZN           -       A1->ZN F     NAND2_X4       1  11.1    10    18     244    (-,-) 
  g186683/ZN           -       A->ZN  R     INV_X8         3  18.7     9    16     260    (-,-) 
  g180080/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    21     281    (-,-) 
  g177538/ZN           -       A->ZN  R     INV_X16       57 116.1    19    30     311    (-,-) 
  g195186/ZN           -       A2->ZN F     NAND2_X1       1   1.8     8    16     327    (-,-) 
  g159632/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     346    (-,-) 
  cpuregs_reg[8][8]/D  -       -      R     DFF_X1         1     -     -     0     346    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1013: VIOLATED (-129 ps) Setup Check with Pin cpuregs_reg[8][7]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[8][7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     346                  
             Slack:=    -129                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189058/ZN           -       A1->ZN R     AND3_X4        4  19.0    17    49     226    (-,-) 
  g186684/ZN           -       A1->ZN F     NAND2_X4       1  11.1    10    18     244    (-,-) 
  g186683/ZN           -       A->ZN  R     INV_X8         3  18.7     9    16     260    (-,-) 
  g180080/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    21     281    (-,-) 
  g177538/ZN           -       A->ZN  R     INV_X16       57 116.1    19    30     311    (-,-) 
  g194553/ZN           -       A2->ZN F     NAND2_X1       1   1.8     8    16     327    (-,-) 
  g159631/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     346    (-,-) 
  cpuregs_reg[8][7]/D  -       -      R     DFF_X1         1     -     -     0     346    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1014: VIOLATED (-129 ps) Setup Check with Pin cpuregs_reg[4][2]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[4][2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      41                  
     Required Time:=     209                  
      Launch Clock:-       0                  
         Data Path:-     338                  
             Slack:=    -129                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1  6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3 15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4 18.0    16    23     177    (-,-) 
  g179858/ZN           -       A1->ZN F     NAND4_X2       1  6.0    22    31     208    (-,-) 
  g194859/ZN           -       A->ZN  R     INV_X4         5 28.0    20    33     241    (-,-) 
  g173867/ZN           -       A1->ZN F     NAND3_X2       1  6.0    15    26     267    (-,-) 
  fopt194974/ZN        -       A->ZN  R     INV_X4         2 18.6    14    24     290    (-,-) 
  fopt194973/ZN        -       A->ZN  F     INV_X4         6 20.0     8    14     304    (-,-) 
  fopt194972/ZN        -       A->ZN  R     INV_X4         7 12.1    10    16     320    (-,-) 
  g194983/ZN           -       B1->ZN F     OAI22_X1       1  1.4    10    18     338    (-,-) 
  cpuregs_reg[4][2]/D  -       -      F     DFF_X1         1    -     -     0     338    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1015: VIOLATED (-129 ps) Setup Check with Pin cpuregs_reg[4][0]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[4][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      41                  
     Required Time:=     209                  
      Launch Clock:-       0                  
         Data Path:-     338                  
             Slack:=    -129                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1  6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3 15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4 18.0    16    23     177    (-,-) 
  g179858/ZN           -       A1->ZN F     NAND4_X2       1  6.0    22    31     208    (-,-) 
  g194859/ZN           -       A->ZN  R     INV_X4         5 28.0    20    33     241    (-,-) 
  g173867/ZN           -       A1->ZN F     NAND3_X2       1  6.0    15    26     267    (-,-) 
  fopt194974/ZN        -       A->ZN  R     INV_X4         2 18.6    14    24     290    (-,-) 
  fopt194973/ZN        -       A->ZN  F     INV_X4         6 20.0     8    14     304    (-,-) 
  fopt194972/ZN        -       A->ZN  R     INV_X4         7 12.1    10    16     320    (-,-) 
  g194984/ZN           -       B1->ZN F     OAI22_X1       1  1.4    10    18     338    (-,-) 
  cpuregs_reg[4][0]/D  -       -      F     DFF_X1         1    -     -     0     338    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1016: VIOLATED (-129 ps) Setup Check with Pin count_instr_reg[63]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[15]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[63]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     340                  
             Slack:=    -129                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[15]/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[15]/Q      -       CK->Q  R     DFF_X1         4  8.3    22    99      99    (-,-) 
  inc_add_1559_34_g1174/ZN   -       A1->ZN R     AND2_X2        1  3.8     9    34     134    (-,-) 
  inc_add_1559_34_g1151/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    17     151    (-,-) 
  inc_add_1559_34_g1059/ZN   -       A2->ZN R     NOR2_X4        1  6.5    15    28     179    (-,-) 
  inc_add_1559_34_g1036/ZN   -       A2->ZN F     NAND2_X4       3 18.7    12    22     201    (-,-) 
  inc_add_1559_34_g184484/ZN -       A->ZN  R     INV_X4         1  6.3     8    14     215    (-,-) 
  inc_add_1559_34_g184483/ZN -       A1->ZN F     NAND2_X4       2 25.0    14    22     237    (-,-) 
  fopt184482/ZN              -       A->ZN  R     INV_X16       38 67.8    13    23     260    (-,-) 
  inc_add_1559_34_g173391/ZN -       A1->ZN F     NAND2_X1       1  2.4     9    15     275    (-,-) 
  inc_add_1559_34_g945/ZN    -       A->ZN  F     XNOR2_X1       1  1.8    10    37     312    (-,-) 
  g164938/ZN                 -       A1->ZN R     NAND2_X1       1  1.9    10    15     328    (-,-) 
  g164745/ZN                 -       A1->ZN F     NAND2_X1       1  1.4     7    12     340    (-,-) 
  count_instr_reg[63]/D      -       -      F     DFF_X1         1    -     -     0     340    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1017: VIOLATED (-129 ps) Setup Check with Pin count_instr_reg[44]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[15]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[44]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     340                  
             Slack:=    -129                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[15]/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[15]/Q      -       CK->Q  R     DFF_X1         4  8.3    22    99      99    (-,-) 
  inc_add_1559_34_g1174/ZN   -       A1->ZN R     AND2_X2        1  3.8     9    34     134    (-,-) 
  inc_add_1559_34_g1151/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    17     151    (-,-) 
  inc_add_1559_34_g1059/ZN   -       A2->ZN R     NOR2_X4        1  6.5    15    28     179    (-,-) 
  inc_add_1559_34_g1036/ZN   -       A2->ZN F     NAND2_X4       3 18.7    12    22     201    (-,-) 
  inc_add_1559_34_g184484/ZN -       A->ZN  R     INV_X4         1  6.3     8    14     215    (-,-) 
  inc_add_1559_34_g184483/ZN -       A1->ZN F     NAND2_X4       2 25.0    14    22     237    (-,-) 
  fopt184482/ZN              -       A->ZN  R     INV_X16       38 67.8    13    23     260    (-,-) 
  inc_add_1559_34_g173400/ZN -       A1->ZN F     NAND2_X1       1  2.4     9    15     275    (-,-) 
  inc_add_1559_34_g938/ZN    -       A->ZN  F     XNOR2_X1       1  1.8    10    37     312    (-,-) 
  g164934/ZN                 -       A1->ZN R     NAND2_X1       1  1.9    10    15     328    (-,-) 
  g164753/ZN                 -       A1->ZN F     NAND2_X1       1  1.4     7    12     340    (-,-) 
  count_instr_reg[44]/D      -       -      F     DFF_X1         1    -     -     0     340    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1018: VIOLATED (-129 ps) Setup Check with Pin cpuregs_reg[20][12]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[20][12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      41                  
     Required Time:=     209                  
      Launch Clock:-       0                  
         Data Path:-     338                  
             Slack:=    -129                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[3]/Q        -       CK->Q  R     DFF_X1         5 11.7    30   107     107    (-,-) 
  add_1312_30_g183870/ZN -       A2->ZN F     NAND2_X2       3  8.6    13    24     131    (-,-) 
  add_1312_30_g183872/ZN -       A->ZN  R     INV_X2         2  5.1    10    17     148    (-,-) 
  g183871/ZN             -       A1->ZN F     NAND3_X2       1  6.0    14    22     170    (-,-) 
  g179586/ZN             -       A->ZN  R     INV_X4         8 15.2    12    21     191    (-,-) 
  add_1312_30_g7022/ZN   -       A1->ZN F     NAND2_X1       1  4.1    11    19     210    (-,-) 
  add_1312_30_g6998/ZN   -       A->ZN  F     XNOR2_X2       1  5.9    12    40     250    (-,-) 
  g165475/ZN             -       B1->ZN R     AOI21_X4       2 10.1    26    32     282    (-,-) 
  fopt179008/ZN          -       A->ZN  F     INV_X2         6 16.0    13    22     303    (-,-) 
  g182741/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    17     321    (-,-) 
  g182740/ZN             -       A->ZN  F     OAI21_X1       1  1.4    10    18     338    (-,-) 
  cpuregs_reg[20][12]/D  -       -      F     DFF_X1         1    -     -     0     338    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1019: VIOLATED (-129 ps) Setup Check with Pin cpuregs_reg[17][9]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[17][9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     337                  
             Slack:=    -129                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g187834_dup/ZN       -       A1->ZN F     NAND4_X4       2   9.0    19    27     204    (-,-) 
  g189199/ZN           -       A->ZN  R     INV_X2         3  10.0    15    26     231    (-,-) 
  g161202/ZN           -       A1->ZN R     AND3_X4        1  12.1    13    44     275    (-,-) 
  g161119/ZN           -       A->ZN  F     INV_X8        64 109.1    16    26     300    (-,-) 
  g160202/ZN           -       A1->ZN R     NAND2_X1       1   2.0    10    19     319    (-,-) 
  g159145/ZN           -       A->ZN  F     OAI21_X1       1   1.4    14    18     337    (-,-) 
  cpuregs_reg[17][9]/D -       -      F     DFF_X1         1     -     -     0     337    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1020: VIOLATED (-129 ps) Setup Check with Pin cpuregs_reg[17][8]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[17][8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     337                  
             Slack:=    -129                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g187834_dup/ZN       -       A1->ZN F     NAND4_X4       2   9.0    19    27     204    (-,-) 
  g189199/ZN           -       A->ZN  R     INV_X2         3  10.0    15    26     231    (-,-) 
  g161202/ZN           -       A1->ZN R     AND3_X4        1  12.1    13    44     275    (-,-) 
  g161119/ZN           -       A->ZN  F     INV_X8        64 109.1    16    26     300    (-,-) 
  g160201/ZN           -       A1->ZN R     NAND2_X1       1   2.0    10    19     319    (-,-) 
  g178413/ZN           -       A->ZN  F     OAI21_X1       1   1.4    14    18     337    (-,-) 
  cpuregs_reg[17][8]/D -       -      F     DFF_X1         1     -     -     0     337    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1021: VIOLATED (-129 ps) Setup Check with Pin cpuregs_reg[17][4]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[17][4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     337                  
             Slack:=    -129                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g187834_dup/ZN       -       A1->ZN F     NAND4_X4       2   9.0    19    27     204    (-,-) 
  g189199/ZN           -       A->ZN  R     INV_X2         3  10.0    15    26     231    (-,-) 
  g161202/ZN           -       A1->ZN R     AND3_X4        1  12.1    13    44     275    (-,-) 
  g161119/ZN           -       A->ZN  F     INV_X8        64 109.1    16    26     300    (-,-) 
  g160197/ZN           -       A1->ZN R     NAND2_X1       1   2.0    10    19     319    (-,-) 
  g159141/ZN           -       A->ZN  F     OAI21_X1       1   1.4    14    18     337    (-,-) 
  cpuregs_reg[17][4]/D -       -      F     DFF_X1         1     -     -     0     337    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1022: VIOLATED (-129 ps) Setup Check with Pin cpuregs_reg[17][2]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[17][2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     337                  
             Slack:=    -129                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g187834_dup/ZN       -       A1->ZN F     NAND4_X4       2   9.0    19    27     204    (-,-) 
  g189199/ZN           -       A->ZN  R     INV_X2         3  10.0    15    26     231    (-,-) 
  g161202/ZN           -       A1->ZN R     AND3_X4        1  12.1    13    44     275    (-,-) 
  g161119/ZN           -       A->ZN  F     INV_X8        64 109.1    16    26     300    (-,-) 
  g160195/ZN           -       A1->ZN R     NAND2_X1       1   2.0    10    19     319    (-,-) 
  g172812/ZN           -       A->ZN  F     OAI21_X1       1   1.4    14    18     337    (-,-) 
  cpuregs_reg[17][2]/D -       -      F     DFF_X1         1     -     -     0     337    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1023: VIOLATED (-129 ps) Setup Check with Pin cpuregs_reg[17][1]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[17][1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     337                  
             Slack:=    -129                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g187834_dup/ZN       -       A1->ZN F     NAND4_X4       2   9.0    19    27     204    (-,-) 
  g189199/ZN           -       A->ZN  R     INV_X2         3  10.0    15    26     231    (-,-) 
  g161202/ZN           -       A1->ZN R     AND3_X4        1  12.1    13    44     275    (-,-) 
  g161119/ZN           -       A->ZN  F     INV_X8        64 109.1    16    26     300    (-,-) 
  g160194/ZN           -       A1->ZN R     NAND2_X1       1   2.0    10    19     319    (-,-) 
  g181539/ZN           -       A->ZN  F     OAI21_X1       1   1.4    14    18     337    (-,-) 
  cpuregs_reg[17][1]/D -       -      F     DFF_X1         1     -     -     0     337    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1024: VIOLATED (-129 ps) Setup Check with Pin cpuregs_reg[17][0]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[17][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     337                  
             Slack:=    -129                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g187834_dup/ZN       -       A1->ZN F     NAND4_X4       2   9.0    19    27     204    (-,-) 
  g189199/ZN           -       A->ZN  R     INV_X2         3  10.0    15    26     231    (-,-) 
  g161202/ZN           -       A1->ZN R     AND3_X4        1  12.1    13    44     275    (-,-) 
  g161119/ZN           -       A->ZN  F     INV_X8        64 109.1    16    26     300    (-,-) 
  g160193/ZN           -       A1->ZN R     NAND2_X1       1   2.0    10    19     319    (-,-) 
  g159946/ZN           -       A->ZN  F     OAI21_X1       1   1.4    14    18     337    (-,-) 
  cpuregs_reg[17][0]/D -       -      F     DFF_X1         1     -     -     0     337    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1025: VIOLATED (-129 ps) Setup Check with Pin cpuregs_reg[5][15]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[5][15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     337                  
             Slack:=    -129                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g187834_dup/ZN       -       A1->ZN F     NAND4_X4       2   9.0    19    27     204    (-,-) 
  g189199/ZN           -       A->ZN  R     INV_X2         3  10.0    15    26     231    (-,-) 
  g161203/ZN           -       A1->ZN R     AND3_X4        1  12.1    13    44     275    (-,-) 
  g161120/ZN           -       A->ZN  F     INV_X8        64 109.0    16    26     300    (-,-) 
  g160305/ZN           -       A1->ZN R     NAND2_X1       1   2.0    10    19     319    (-,-) 
  g159272/ZN           -       A->ZN  F     OAI21_X1       1   1.4    14    18     337    (-,-) 
  cpuregs_reg[5][15]/D -       -      F     DFF_X1         1     -     -     0     337    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1026: VIOLATED (-129 ps) Setup Check with Pin cpuregs_reg[5][12]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[5][12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     337                  
             Slack:=    -129                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g187834_dup/ZN       -       A1->ZN F     NAND4_X4       2   9.0    19    27     204    (-,-) 
  g189199/ZN           -       A->ZN  R     INV_X2         3  10.0    15    26     231    (-,-) 
  g161203/ZN           -       A1->ZN R     AND3_X4        1  12.1    13    44     275    (-,-) 
  g161120/ZN           -       A->ZN  F     INV_X8        64 109.0    16    26     300    (-,-) 
  g160299/ZN           -       A1->ZN R     NAND2_X1       1   2.0    10    19     319    (-,-) 
  g159268/ZN           -       A->ZN  F     OAI21_X1       1   1.4    14    18     337    (-,-) 
  cpuregs_reg[5][12]/D -       -      F     DFF_X1         1     -     -     0     337    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1027: VIOLATED (-129 ps) Setup Check with Pin cpuregs_reg[5][2]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[5][2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     337                  
             Slack:=    -129                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g187834_dup/ZN       -       A1->ZN F     NAND4_X4       2   9.0    19    27     204    (-,-) 
  g189199/ZN           -       A->ZN  R     INV_X2         3  10.0    15    26     231    (-,-) 
  g161203/ZN           -       A1->ZN R     AND3_X4        1  12.1    13    44     275    (-,-) 
  g161120/ZN           -       A->ZN  F     INV_X8        64 109.0    16    26     300    (-,-) 
  g160289/ZN           -       A1->ZN R     NAND2_X1       1   2.0    10    19     319    (-,-) 
  g185764/ZN           -       A->ZN  F     OAI21_X1       1   1.4    14    18     337    (-,-) 
  cpuregs_reg[5][2]/D  -       -      F     DFF_X1         1     -     -     0     337    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1028: VIOLATED (-129 ps) Setup Check with Pin cpuregs_reg[5][1]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[5][1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     337                  
             Slack:=    -129                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g187834_dup/ZN       -       A1->ZN F     NAND4_X4       2   9.0    19    27     204    (-,-) 
  g189199/ZN           -       A->ZN  R     INV_X2         3  10.0    15    26     231    (-,-) 
  g161203/ZN           -       A1->ZN R     AND3_X4        1  12.1    13    44     275    (-,-) 
  g161120/ZN           -       A->ZN  F     INV_X8        64 109.0    16    26     300    (-,-) 
  g160288/ZN           -       A1->ZN R     NAND2_X1       1   2.0    10    19     319    (-,-) 
  g181543/ZN           -       A->ZN  F     OAI21_X1       1   1.4    14    18     337    (-,-) 
  cpuregs_reg[5][1]/D  -       -      F     DFF_X1         1     -     -     0     337    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1029: VIOLATED (-129 ps) Setup Check with Pin cpuregs_reg[5][0]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[5][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     337                  
             Slack:=    -129                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g187834_dup/ZN       -       A1->ZN F     NAND4_X4       2   9.0    19    27     204    (-,-) 
  g189199/ZN           -       A->ZN  R     INV_X2         3  10.0    15    26     231    (-,-) 
  g161203/ZN           -       A1->ZN R     AND3_X4        1  12.1    13    44     275    (-,-) 
  g161120/ZN           -       A->ZN  F     INV_X8        64 109.0    16    26     300    (-,-) 
  g160287/ZN           -       A1->ZN R     NAND2_X1       1   2.0    10    19     319    (-,-) 
  g159947/ZN           -       A->ZN  F     OAI21_X1       1   1.4    14    18     337    (-,-) 
  cpuregs_reg[5][0]/D  -       -      F     DFF_X1         1     -     -     0     337    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1030: VIOLATED (-129 ps) Setup Check with Pin reg_out_reg[9]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[2]/CK
          Clock: (R) clk
       Endpoint: (F) reg_out_reg[9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     337                  
             Slack:=    -129                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[2]/Q      -       CK->Q  F     DFF_X1         4  6.3    11    86      86    (-,-) 
  add_1801_23_g1388/ZN -       A2->ZN F     OR2_X2         3  5.2    10    50     136    (-,-) 
  add_1801_23_g1095/ZN -       A2->ZN R     NAND3_X1       1  3.3    15    22     159    (-,-) 
  add_1801_23_g1081/ZN -       A1->ZN F     NAND3_X2       3  8.6    17    28     187    (-,-) 
  add_1801_23_g1055/ZN -       A1->ZN R     NAND2_X2       1  6.6    13    23     210    (-,-) 
  add_1801_23_g1035/ZN -       A1->ZN F     NAND3_X4       7 15.2    16    26     235    (-,-) 
  g173907/ZN           -       A1->ZN R     NAND2_X1       1  1.9    10    18     254    (-,-) 
  g173906/ZN           -       A1->ZN F     NAND2_X1       1  2.4     8    14     268    (-,-) 
  add_1801_23_g971/ZN  -       A->ZN  F     XNOR2_X1       1  1.8    10    37     305    (-,-) 
  g82157__8780/ZN      -       A1->ZN R     NAND2_X1       1  1.9    10    15     320    (-,-) 
  g81421__173898/ZN    -       A1->ZN F     NAND3_X1       1  1.4    12    17     337    (-,-) 
  reg_out_reg[9]/D     -       -      F     DFF_X1         1    -     -     0     337    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1031: VIOLATED (-129 ps) Setup Check with Pin cpuregs_reg[21][4]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[21][4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     337                  
             Slack:=    -129                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g187834_dup/ZN       -       A1->ZN F     NAND4_X4       2   9.0    19    27     204    (-,-) 
  g189199/ZN           -       A->ZN  R     INV_X2         3  10.0    15    26     231    (-,-) 
  g161195/ZN           -       A1->ZN R     AND3_X4        1  12.1    13    44     275    (-,-) 
  g161101/ZN           -       A->ZN  F     INV_X8        64 108.8    16    26     300    (-,-) 
  g160074/ZN           -       A1->ZN R     NAND2_X1       1   2.0    10    19     319    (-,-) 
  g159538/ZN           -       A->ZN  F     OAI21_X1       1   1.4    14    18     337    (-,-) 
  cpuregs_reg[21][4]/D -       -      F     DFF_X1         1     -     -     0     337    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1032: VIOLATED (-129 ps) Setup Check with Pin cpuregs_reg[21][2]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[21][2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     337                  
             Slack:=    -129                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g187834_dup/ZN       -       A1->ZN F     NAND4_X4       2   9.0    19    27     204    (-,-) 
  g189199/ZN           -       A->ZN  R     INV_X2         3  10.0    15    26     231    (-,-) 
  g161195/ZN           -       A1->ZN R     AND3_X4        1  12.1    13    44     275    (-,-) 
  g161101/ZN           -       A->ZN  F     INV_X8        64 108.8    16    26     300    (-,-) 
  g160072/ZN           -       A1->ZN R     NAND2_X1       1   2.0    10    19     319    (-,-) 
  g178330/ZN           -       A->ZN  F     OAI21_X1       1   1.4    14    18     337    (-,-) 
  cpuregs_reg[21][2]/D -       -      F     DFF_X1         1     -     -     0     337    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1033: VIOLATED (-129 ps) Setup Check with Pin cpuregs_reg[21][1]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[21][1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     337                  
             Slack:=    -129                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g187834_dup/ZN       -       A1->ZN F     NAND4_X4       2   9.0    19    27     204    (-,-) 
  g189199/ZN           -       A->ZN  R     INV_X2         3  10.0    15    26     231    (-,-) 
  g161195/ZN           -       A1->ZN R     AND3_X4        1  12.1    13    44     275    (-,-) 
  g161101/ZN           -       A->ZN  F     INV_X8        64 108.8    16    26     300    (-,-) 
  g160071/ZN           -       A1->ZN R     NAND2_X1       1   2.0    10    19     319    (-,-) 
  g178304/ZN           -       A->ZN  F     OAI21_X1       1   1.4    14    18     337    (-,-) 
  cpuregs_reg[21][1]/D -       -      F     DFF_X1         1     -     -     0     337    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1034: VIOLATED (-129 ps) Setup Check with Pin cpuregs_reg[16][12]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[16][12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     338                  
             Slack:=    -129                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[3]/Q        -       CK->Q  R     DFF_X1         5 11.7    30   107     107    (-,-) 
  add_1312_30_g183870/ZN -       A2->ZN F     NAND2_X2       3  8.6    13    24     131    (-,-) 
  add_1312_30_g183872/ZN -       A->ZN  R     INV_X2         2  5.1    10    17     148    (-,-) 
  g183871/ZN             -       A1->ZN F     NAND3_X2       1  6.0    14    22     170    (-,-) 
  g179586/ZN             -       A->ZN  R     INV_X4         8 15.2    12    21     191    (-,-) 
  add_1312_30_g7022/ZN   -       A1->ZN F     NAND2_X1       1  4.1    11    19     210    (-,-) 
  add_1312_30_g6998/ZN   -       A->ZN  F     XNOR2_X2       1  5.9    12    40     250    (-,-) 
  g165475/ZN             -       B1->ZN R     AOI21_X4       2 10.1    26    32     282    (-,-) 
  fopt179008/ZN          -       A->ZN  F     INV_X2         6 16.0    13    22     303    (-,-) 
  g181930/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    17     321    (-,-) 
  g159695/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     338    (-,-) 
  cpuregs_reg[16][12]/D  -       -      F     DFF_X1         1    -     -     0     338    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1035: VIOLATED (-128 ps) Setup Check with Pin cpuregs_reg[5][4]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[5][4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     337                  
             Slack:=    -128                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g187834_dup/ZN       -       A1->ZN F     NAND4_X4       2   9.0    19    27     204    (-,-) 
  g189199/ZN           -       A->ZN  R     INV_X2         3  10.0    15    26     231    (-,-) 
  g161203/ZN           -       A1->ZN R     AND3_X4        1  12.1    13    44     275    (-,-) 
  g161120/ZN           -       A->ZN  F     INV_X8        64 109.0    16    26     300    (-,-) 
  g160291/ZN           -       A1->ZN R     NAND2_X1       1   2.0    10    19     319    (-,-) 
  g159260/ZN           -       A->ZN  F     OAI21_X1       1   1.4    12    18     337    (-,-) 
  cpuregs_reg[5][4]/D  -       -      F     DFF_X1         1     -     -     0     337    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1036: VIOLATED (-128 ps) Setup Check with Pin cpuregs_reg[17][15]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[17][15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     337                  
             Slack:=    -128                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g187834_dup/ZN        -       A1->ZN F     NAND4_X4       2   9.0    19    27     204    (-,-) 
  g189199/ZN            -       A->ZN  R     INV_X2         3  10.0    15    26     231    (-,-) 
  g161202/ZN            -       A1->ZN R     AND3_X4        1  12.1    13    44     275    (-,-) 
  g161119/ZN            -       A->ZN  F     INV_X8        64 109.1    16    26     300    (-,-) 
  g160208/ZN            -       A1->ZN R     NAND2_X1       1   2.0    10    19     319    (-,-) 
  g159151/ZN            -       A->ZN  F     OAI21_X1       1   1.4    12    18     337    (-,-) 
  cpuregs_reg[17][15]/D -       -      F     DFF_X1         1     -     -     0     337    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1037: VIOLATED (-128 ps) Setup Check with Pin cpuregs_reg[17][14]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[17][14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     337                  
             Slack:=    -128                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g187834_dup/ZN        -       A1->ZN F     NAND4_X4       2   9.0    19    27     204    (-,-) 
  g189199/ZN            -       A->ZN  R     INV_X2         3  10.0    15    26     231    (-,-) 
  g161202/ZN            -       A1->ZN R     AND3_X4        1  12.1    13    44     275    (-,-) 
  g161119/ZN            -       A->ZN  F     INV_X8        64 109.1    16    26     300    (-,-) 
  g160207/ZN            -       A1->ZN R     NAND2_X1       1   2.0    10    19     319    (-,-) 
  g180578/ZN            -       A->ZN  F     OAI21_X1       1   1.4    12    18     337    (-,-) 
  cpuregs_reg[17][14]/D -       -      F     DFF_X1         1     -     -     0     337    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1038: VIOLATED (-128 ps) Setup Check with Pin cpuregs_reg[17][12]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[17][12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     337                  
             Slack:=    -128                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g187834_dup/ZN        -       A1->ZN F     NAND4_X4       2   9.0    19    27     204    (-,-) 
  g189199/ZN            -       A->ZN  R     INV_X2         3  10.0    15    26     231    (-,-) 
  g161202/ZN            -       A1->ZN R     AND3_X4        1  12.1    13    44     275    (-,-) 
  g161119/ZN            -       A->ZN  F     INV_X8        64 109.1    16    26     300    (-,-) 
  g160205/ZN            -       A1->ZN R     NAND2_X1       1   2.0    10    19     319    (-,-) 
  g159149/ZN            -       A->ZN  F     OAI21_X1       1   1.4    12    18     337    (-,-) 
  cpuregs_reg[17][12]/D -       -      F     DFF_X1         1     -     -     0     337    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1039: VIOLATED (-128 ps) Setup Check with Pin cpuregs_reg[17][11]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[17][11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     337                  
             Slack:=    -128                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g187834_dup/ZN        -       A1->ZN F     NAND4_X4       2   9.0    19    27     204    (-,-) 
  g189199/ZN            -       A->ZN  R     INV_X2         3  10.0    15    26     231    (-,-) 
  g161202/ZN            -       A1->ZN R     AND3_X4        1  12.1    13    44     275    (-,-) 
  g161119/ZN            -       A->ZN  F     INV_X8        64 109.1    16    26     300    (-,-) 
  g160204/ZN            -       A1->ZN R     NAND2_X1       1   2.0    10    19     319    (-,-) 
  g183703/ZN            -       A->ZN  F     OAI21_X1       1   1.4    12    18     337    (-,-) 
  cpuregs_reg[17][11]/D -       -      F     DFF_X1         1     -     -     0     337    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1040: VIOLATED (-128 ps) Setup Check with Pin cpuregs_reg[17][10]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[17][10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     337                  
             Slack:=    -128                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g187834_dup/ZN        -       A1->ZN F     NAND4_X4       2   9.0    19    27     204    (-,-) 
  g189199/ZN            -       A->ZN  R     INV_X2         3  10.0    15    26     231    (-,-) 
  g161202/ZN            -       A1->ZN R     AND3_X4        1  12.1    13    44     275    (-,-) 
  g161119/ZN            -       A->ZN  F     INV_X8        64 109.1    16    26     300    (-,-) 
  g160203/ZN            -       A1->ZN R     NAND2_X1       1   2.0    10    19     319    (-,-) 
  g159146/ZN            -       A->ZN  F     OAI21_X1       1   1.4    12    18     337    (-,-) 
  cpuregs_reg[17][10]/D -       -      F     DFF_X1         1     -     -     0     337    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1041: VIOLATED (-128 ps) Setup Check with Pin cpuregs_reg[17][7]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[17][7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     337                  
             Slack:=    -128                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g187834_dup/ZN       -       A1->ZN F     NAND4_X4       2   9.0    19    27     204    (-,-) 
  g189199/ZN           -       A->ZN  R     INV_X2         3  10.0    15    26     231    (-,-) 
  g161202/ZN           -       A1->ZN R     AND3_X4        1  12.1    13    44     275    (-,-) 
  g161119/ZN           -       A->ZN  F     INV_X8        64 109.1    16    26     300    (-,-) 
  g160200/ZN           -       A1->ZN R     NAND2_X1       1   2.0    10    19     319    (-,-) 
  g186052/ZN           -       A->ZN  F     OAI21_X1       1   1.4    12    18     337    (-,-) 
  cpuregs_reg[17][7]/D -       -      F     DFF_X1         1     -     -     0     337    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1042: VIOLATED (-128 ps) Setup Check with Pin cpuregs_reg[17][6]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[17][6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     337                  
             Slack:=    -128                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g187834_dup/ZN       -       A1->ZN F     NAND4_X4       2   9.0    19    27     204    (-,-) 
  g189199/ZN           -       A->ZN  R     INV_X2         3  10.0    15    26     231    (-,-) 
  g161202/ZN           -       A1->ZN R     AND3_X4        1  12.1    13    44     275    (-,-) 
  g161119/ZN           -       A->ZN  F     INV_X8        64 109.1    16    26     300    (-,-) 
  g160199/ZN           -       A1->ZN R     NAND2_X1       1   2.0    10    19     319    (-,-) 
  g159140/ZN           -       A->ZN  F     OAI21_X1       1   1.4    12    18     337    (-,-) 
  cpuregs_reg[17][6]/D -       -      F     DFF_X1         1     -     -     0     337    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1043: VIOLATED (-128 ps) Setup Check with Pin cpuregs_reg[17][5]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[17][5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     337                  
             Slack:=    -128                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g187834_dup/ZN       -       A1->ZN F     NAND4_X4       2   9.0    19    27     204    (-,-) 
  g189199/ZN           -       A->ZN  R     INV_X2         3  10.0    15    26     231    (-,-) 
  g161202/ZN           -       A1->ZN R     AND3_X4        1  12.1    13    44     275    (-,-) 
  g161119/ZN           -       A->ZN  F     INV_X8        64 109.1    16    26     300    (-,-) 
  g160198/ZN           -       A1->ZN R     NAND2_X1       1   2.0    10    19     319    (-,-) 
  g159142/ZN           -       A->ZN  F     OAI21_X1       1   1.4    12    18     337    (-,-) 
  cpuregs_reg[17][5]/D -       -      F     DFF_X1         1     -     -     0     337    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1044: VIOLATED (-128 ps) Setup Check with Pin cpuregs_reg[17][3]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[17][3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     337                  
             Slack:=    -128                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g187834_dup/ZN       -       A1->ZN F     NAND4_X4       2   9.0    19    27     204    (-,-) 
  g189199/ZN           -       A->ZN  R     INV_X2         3  10.0    15    26     231    (-,-) 
  g161202/ZN           -       A1->ZN R     AND3_X4        1  12.1    13    44     275    (-,-) 
  g161119/ZN           -       A->ZN  F     INV_X8        64 109.1    16    26     300    (-,-) 
  g160196/ZN           -       A1->ZN R     NAND2_X1       1   2.0    10    19     319    (-,-) 
  g189279/ZN           -       A->ZN  F     OAI21_X1       1   1.4    12    18     337    (-,-) 
  cpuregs_reg[17][3]/D -       -      F     DFF_X1         1     -     -     0     337    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1045: VIOLATED (-128 ps) Setup Check with Pin cpuregs_reg[5][14]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[5][14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     337                  
             Slack:=    -128                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g187834_dup/ZN       -       A1->ZN F     NAND4_X4       2   9.0    19    27     204    (-,-) 
  g189199/ZN           -       A->ZN  R     INV_X2         3  10.0    15    26     231    (-,-) 
  g161203/ZN           -       A1->ZN R     AND3_X4        1  12.1    13    44     275    (-,-) 
  g161120/ZN           -       A->ZN  F     INV_X8        64 109.0    16    26     300    (-,-) 
  g160304/ZN           -       A1->ZN R     NAND2_X1       1   2.0    10    19     319    (-,-) 
  g180576/ZN           -       A->ZN  F     OAI21_X1       1   1.4    12    18     337    (-,-) 
  cpuregs_reg[5][14]/D -       -      F     DFF_X1         1     -     -     0     337    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1046: VIOLATED (-128 ps) Setup Check with Pin cpuregs_reg[5][11]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[5][11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     337                  
             Slack:=    -128                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g187834_dup/ZN       -       A1->ZN F     NAND4_X4       2   9.0    19    27     204    (-,-) 
  g189199/ZN           -       A->ZN  R     INV_X2         3  10.0    15    26     231    (-,-) 
  g161203/ZN           -       A1->ZN R     AND3_X4        1  12.1    13    44     275    (-,-) 
  g161120/ZN           -       A->ZN  F     INV_X8        64 109.0    16    26     300    (-,-) 
  g160298/ZN           -       A1->ZN R     NAND2_X1       1   2.0    10    19     319    (-,-) 
  g183707/ZN           -       A->ZN  F     OAI21_X1       1   1.4    12    18     337    (-,-) 
  cpuregs_reg[5][11]/D -       -      F     DFF_X1         1     -     -     0     337    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1047: VIOLATED (-128 ps) Setup Check with Pin cpuregs_reg[5][10]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[5][10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     337                  
             Slack:=    -128                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g187834_dup/ZN       -       A1->ZN F     NAND4_X4       2   9.0    19    27     204    (-,-) 
  g189199/ZN           -       A->ZN  R     INV_X2         3  10.0    15    26     231    (-,-) 
  g161203/ZN           -       A1->ZN R     AND3_X4        1  12.1    13    44     275    (-,-) 
  g161120/ZN           -       A->ZN  F     INV_X8        64 109.0    16    26     300    (-,-) 
  g160297/ZN           -       A1->ZN R     NAND2_X1       1   2.0    10    19     319    (-,-) 
  g159266/ZN           -       A->ZN  F     OAI21_X1       1   1.4    12    18     337    (-,-) 
  cpuregs_reg[5][10]/D -       -      F     DFF_X1         1     -     -     0     337    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1048: VIOLATED (-128 ps) Setup Check with Pin cpuregs_reg[5][9]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[5][9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     337                  
             Slack:=    -128                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g187834_dup/ZN       -       A1->ZN F     NAND4_X4       2   9.0    19    27     204    (-,-) 
  g189199/ZN           -       A->ZN  R     INV_X2         3  10.0    15    26     231    (-,-) 
  g161203/ZN           -       A1->ZN R     AND3_X4        1  12.1    13    44     275    (-,-) 
  g161120/ZN           -       A->ZN  F     INV_X8        64 109.0    16    26     300    (-,-) 
  g160296/ZN           -       A1->ZN R     NAND2_X1       1   2.0    10    19     319    (-,-) 
  g159265/ZN           -       A->ZN  F     OAI21_X1       1   1.4    12    18     337    (-,-) 
  cpuregs_reg[5][9]/D  -       -      F     DFF_X1         1     -     -     0     337    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1049: VIOLATED (-128 ps) Setup Check with Pin cpuregs_reg[5][8]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[5][8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     337                  
             Slack:=    -128                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g187834_dup/ZN       -       A1->ZN F     NAND4_X4       2   9.0    19    27     204    (-,-) 
  g189199/ZN           -       A->ZN  R     INV_X2         3  10.0    15    26     231    (-,-) 
  g161203/ZN           -       A1->ZN R     AND3_X4        1  12.1    13    44     275    (-,-) 
  g161120/ZN           -       A->ZN  F     INV_X8        64 109.0    16    26     300    (-,-) 
  g160295/ZN           -       A1->ZN R     NAND2_X1       1   2.0    10    19     319    (-,-) 
  g194314/ZN           -       A->ZN  F     OAI21_X1       1   1.4    12    18     337    (-,-) 
  cpuregs_reg[5][8]/D  -       -      F     DFF_X1         1     -     -     0     337    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1050: VIOLATED (-128 ps) Setup Check with Pin cpuregs_reg[5][7]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[5][7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     337                  
             Slack:=    -128                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g187834_dup/ZN       -       A1->ZN F     NAND4_X4       2   9.0    19    27     204    (-,-) 
  g189199/ZN           -       A->ZN  R     INV_X2         3  10.0    15    26     231    (-,-) 
  g161203/ZN           -       A1->ZN R     AND3_X4        1  12.1    13    44     275    (-,-) 
  g161120/ZN           -       A->ZN  F     INV_X8        64 109.0    16    26     300    (-,-) 
  g160294/ZN           -       A1->ZN R     NAND2_X1       1   2.0    10    19     319    (-,-) 
  g186065/ZN           -       A->ZN  F     OAI21_X1       1   1.4    12    18     337    (-,-) 
  cpuregs_reg[5][7]/D  -       -      F     DFF_X1         1     -     -     0     337    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1051: VIOLATED (-128 ps) Setup Check with Pin cpuregs_reg[5][6]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[5][6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     337                  
             Slack:=    -128                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g187834_dup/ZN       -       A1->ZN F     NAND4_X4       2   9.0    19    27     204    (-,-) 
  g189199/ZN           -       A->ZN  R     INV_X2         3  10.0    15    26     231    (-,-) 
  g161203/ZN           -       A1->ZN R     AND3_X4        1  12.1    13    44     275    (-,-) 
  g161120/ZN           -       A->ZN  F     INV_X8        64 109.0    16    26     300    (-,-) 
  g160293/ZN           -       A1->ZN R     NAND2_X1       1   2.0    10    19     319    (-,-) 
  g159262/ZN           -       A->ZN  F     OAI21_X1       1   1.4    12    18     337    (-,-) 
  cpuregs_reg[5][6]/D  -       -      F     DFF_X1         1     -     -     0     337    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1052: VIOLATED (-128 ps) Setup Check with Pin cpuregs_reg[5][5]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[5][5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     337                  
             Slack:=    -128                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g187834_dup/ZN       -       A1->ZN F     NAND4_X4       2   9.0    19    27     204    (-,-) 
  g189199/ZN           -       A->ZN  R     INV_X2         3  10.0    15    26     231    (-,-) 
  g161203/ZN           -       A1->ZN R     AND3_X4        1  12.1    13    44     275    (-,-) 
  g161120/ZN           -       A->ZN  F     INV_X8        64 109.0    16    26     300    (-,-) 
  g160292/ZN           -       A1->ZN R     NAND2_X1       1   2.0    10    19     319    (-,-) 
  g159261/ZN           -       A->ZN  F     OAI21_X1       1   1.4    12    18     337    (-,-) 
  cpuregs_reg[5][5]/D  -       -      F     DFF_X1         1     -     -     0     337    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1053: VIOLATED (-128 ps) Setup Check with Pin cpuregs_reg[5][3]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[5][3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     337                  
             Slack:=    -128                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g187834_dup/ZN       -       A1->ZN F     NAND4_X4       2   9.0    19    27     204    (-,-) 
  g189199/ZN           -       A->ZN  R     INV_X2         3  10.0    15    26     231    (-,-) 
  g161203/ZN           -       A1->ZN R     AND3_X4        1  12.1    13    44     275    (-,-) 
  g161120/ZN           -       A->ZN  F     INV_X8        64 109.0    16    26     300    (-,-) 
  g160290/ZN           -       A1->ZN R     NAND2_X1       1   2.0    10    19     319    (-,-) 
  g189265/ZN           -       A->ZN  F     OAI21_X1       1   1.4    12    18     337    (-,-) 
  cpuregs_reg[5][3]/D  -       -      F     DFF_X1         1     -     -     0     337    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1054: VIOLATED (-128 ps) Setup Check with Pin cpuregs_reg[3][9]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[3][9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     338                  
             Slack:=    -128                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1  6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3 15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4 18.0    16    23     177    (-,-) 
  g189195/ZN           -       A1->ZN F     NAND4_X4       2 11.7    21    30     207    (-,-) 
  g189197/ZN           -       A1->ZN R     NOR2_X4        4 13.5    24    37     244    (-,-) 
  g161200/ZN           -       A1->ZN F     NAND2_X2       1  6.0    12    20     264    (-,-) 
  fopt189738/ZN        -       A->ZN  R     INV_X4         1 12.1    10    18     282    (-,-) 
  fopt189737/ZN        -       A->ZN  F     INV_X8         7 44.5     8    15     296    (-,-) 
  fopt189739/ZN        -       A->ZN  R     INV_X4        15 28.2    19    26     322    (-,-) 
  g182307/ZN           -       B1->ZN F     OAI21_X1       1  1.4     9    16     338    (-,-) 
  cpuregs_reg[3][9]/D  -       -      F     DFF_X1         1    -     -     0     338    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1055: VIOLATED (-128 ps) Setup Check with Pin cpuregs_reg[3][8]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[3][8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     338                  
             Slack:=    -128                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1  6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3 15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4 18.0    16    23     177    (-,-) 
  g189195/ZN           -       A1->ZN F     NAND4_X4       2 11.7    21    30     207    (-,-) 
  g189197/ZN           -       A1->ZN R     NOR2_X4        4 13.5    24    37     244    (-,-) 
  g161200/ZN           -       A1->ZN F     NAND2_X2       1  6.0    12    20     264    (-,-) 
  fopt189738/ZN        -       A->ZN  R     INV_X4         1 12.1    10    18     282    (-,-) 
  fopt189737/ZN        -       A->ZN  F     INV_X8         7 44.5     8    15     296    (-,-) 
  fopt189739/ZN        -       A->ZN  R     INV_X4        15 28.2    19    26     322    (-,-) 
  g182309/ZN           -       B1->ZN F     OAI21_X1       1  1.4     9    16     338    (-,-) 
  cpuregs_reg[3][8]/D  -       -      F     DFF_X1         1    -     -     0     338    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1056: VIOLATED (-128 ps) Setup Check with Pin cpuregs_reg[3][7]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[3][7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     338                  
             Slack:=    -128                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1  6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3 15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4 18.0    16    23     177    (-,-) 
  g189195/ZN           -       A1->ZN F     NAND4_X4       2 11.7    21    30     207    (-,-) 
  g189197/ZN           -       A1->ZN R     NOR2_X4        4 13.5    24    37     244    (-,-) 
  g161200/ZN           -       A1->ZN F     NAND2_X2       1  6.0    12    20     264    (-,-) 
  fopt189738/ZN        -       A->ZN  R     INV_X4         1 12.1    10    18     282    (-,-) 
  fopt189737/ZN        -       A->ZN  F     INV_X8         7 44.5     8    15     296    (-,-) 
  fopt189739/ZN        -       A->ZN  R     INV_X4        15 28.2    19    26     322    (-,-) 
  g182311/ZN           -       B1->ZN F     OAI21_X1       1  1.4     9    16     338    (-,-) 
  cpuregs_reg[3][7]/D  -       -      F     DFF_X1         1    -     -     0     338    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1057: VIOLATED (-128 ps) Setup Check with Pin cpuregs_reg[3][5]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[3][5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     338                  
             Slack:=    -128                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1  6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3 15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4 18.0    16    23     177    (-,-) 
  g189195/ZN           -       A1->ZN F     NAND4_X4       2 11.7    21    30     207    (-,-) 
  g189197/ZN           -       A1->ZN R     NOR2_X4        4 13.5    24    37     244    (-,-) 
  g161200/ZN           -       A1->ZN F     NAND2_X2       1  6.0    12    20     264    (-,-) 
  fopt189738/ZN        -       A->ZN  R     INV_X4         1 12.1    10    18     282    (-,-) 
  fopt189737/ZN        -       A->ZN  F     INV_X8         7 44.5     8    15     296    (-,-) 
  fopt189739/ZN        -       A->ZN  R     INV_X4        15 28.2    19    26     322    (-,-) 
  g182310/ZN           -       B1->ZN F     OAI21_X1       1  1.4     9    16     338    (-,-) 
  cpuregs_reg[3][5]/D  -       -      F     DFF_X1         1    -     -     0     338    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1058: VIOLATED (-128 ps) Setup Check with Pin cpuregs_reg[21][15]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[21][15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     337                  
             Slack:=    -128                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g187834_dup/ZN        -       A1->ZN F     NAND4_X4       2   9.0    19    27     204    (-,-) 
  g189199/ZN            -       A->ZN  R     INV_X2         3  10.0    15    26     231    (-,-) 
  g161195/ZN            -       A1->ZN R     AND3_X4        1  12.1    13    44     275    (-,-) 
  g161101/ZN            -       A->ZN  F     INV_X8        64 108.8    16    26     300    (-,-) 
  g160085/ZN            -       A1->ZN R     NAND2_X1       1   2.0    10    19     319    (-,-) 
  g159549/ZN            -       A->ZN  F     OAI21_X1       1   1.4    12    18     337    (-,-) 
  cpuregs_reg[21][15]/D -       -      F     DFF_X1         1     -     -     0     337    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1059: VIOLATED (-128 ps) Setup Check with Pin cpuregs_reg[21][14]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[21][14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     337                  
             Slack:=    -128                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g187834_dup/ZN        -       A1->ZN F     NAND4_X4       2   9.0    19    27     204    (-,-) 
  g189199/ZN            -       A->ZN  R     INV_X2         3  10.0    15    26     231    (-,-) 
  g161195/ZN            -       A1->ZN R     AND3_X4        1  12.1    13    44     275    (-,-) 
  g161101/ZN            -       A->ZN  F     INV_X8        64 108.8    16    26     300    (-,-) 
  g160084/ZN            -       A1->ZN R     NAND2_X1       1   2.0    10    19     319    (-,-) 
  g180579/ZN            -       A->ZN  F     OAI21_X1       1   1.4    12    18     337    (-,-) 
  cpuregs_reg[21][14]/D -       -      F     DFF_X1         1     -     -     0     337    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1060: VIOLATED (-128 ps) Setup Check with Pin cpuregs_reg[21][12]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[21][12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     337                  
             Slack:=    -128                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g187834_dup/ZN        -       A1->ZN F     NAND4_X4       2   9.0    19    27     204    (-,-) 
  g189199/ZN            -       A->ZN  R     INV_X2         3  10.0    15    26     231    (-,-) 
  g161195/ZN            -       A1->ZN R     AND3_X4        1  12.1    13    44     275    (-,-) 
  g161101/ZN            -       A->ZN  F     INV_X8        64 108.8    16    26     300    (-,-) 
  g160082/ZN            -       A1->ZN R     NAND2_X1       1   2.0    10    19     319    (-,-) 
  g159546/ZN            -       A->ZN  F     OAI21_X1       1   1.4    12    18     337    (-,-) 
  cpuregs_reg[21][12]/D -       -      F     DFF_X1         1     -     -     0     337    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1061: VIOLATED (-128 ps) Setup Check with Pin cpuregs_reg[21][11]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[21][11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     337                  
             Slack:=    -128                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g187834_dup/ZN        -       A1->ZN F     NAND4_X4       2   9.0    19    27     204    (-,-) 
  g189199/ZN            -       A->ZN  R     INV_X2         3  10.0    15    26     231    (-,-) 
  g161195/ZN            -       A1->ZN R     AND3_X4        1  12.1    13    44     275    (-,-) 
  g161101/ZN            -       A->ZN  F     INV_X8        64 108.8    16    26     300    (-,-) 
  g160081/ZN            -       A1->ZN R     NAND2_X1       1   2.0    10    19     319    (-,-) 
  g183708/ZN            -       A->ZN  F     OAI21_X1       1   1.4    12    18     337    (-,-) 
  cpuregs_reg[21][11]/D -       -      F     DFF_X1         1     -     -     0     337    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1062: VIOLATED (-128 ps) Setup Check with Pin cpuregs_reg[21][10]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[21][10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     337                  
             Slack:=    -128                  

#------------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g187834_dup/ZN        -       A1->ZN F     NAND4_X4       2   9.0    19    27     204    (-,-) 
  g189199/ZN            -       A->ZN  R     INV_X2         3  10.0    15    26     231    (-,-) 
  g161195/ZN            -       A1->ZN R     AND3_X4        1  12.1    13    44     275    (-,-) 
  g161101/ZN            -       A->ZN  F     INV_X8        64 108.8    16    26     300    (-,-) 
  g160080/ZN            -       A1->ZN R     NAND2_X1       1   2.0    10    19     319    (-,-) 
  g159544/ZN            -       A->ZN  F     OAI21_X1       1   1.4    12    18     337    (-,-) 
  cpuregs_reg[21][10]/D -       -      F     DFF_X1         1     -     -     0     337    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1063: VIOLATED (-128 ps) Setup Check with Pin cpuregs_reg[21][8]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[21][8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     337                  
             Slack:=    -128                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g187834_dup/ZN       -       A1->ZN F     NAND4_X4       2   9.0    19    27     204    (-,-) 
  g189199/ZN           -       A->ZN  R     INV_X2         3  10.0    15    26     231    (-,-) 
  g161195/ZN           -       A1->ZN R     AND3_X4        1  12.1    13    44     275    (-,-) 
  g161101/ZN           -       A->ZN  F     INV_X8        64 108.8    16    26     300    (-,-) 
  g160078/ZN           -       A1->ZN R     NAND2_X1       1   2.0    10    19     319    (-,-) 
  g194327/ZN           -       A->ZN  F     OAI21_X1       1   1.4    12    18     337    (-,-) 
  cpuregs_reg[21][8]/D -       -      F     DFF_X1         1     -     -     0     337    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1064: VIOLATED (-128 ps) Setup Check with Pin cpuregs_reg[21][7]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[21][7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     337                  
             Slack:=    -128                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g187834_dup/ZN       -       A1->ZN F     NAND4_X4       2   9.0    19    27     204    (-,-) 
  g189199/ZN           -       A->ZN  R     INV_X2         3  10.0    15    26     231    (-,-) 
  g161195/ZN           -       A1->ZN R     AND3_X4        1  12.1    13    44     275    (-,-) 
  g161101/ZN           -       A->ZN  F     INV_X8        64 108.8    16    26     300    (-,-) 
  g160077/ZN           -       A1->ZN R     NAND2_X1       1   2.0    10    19     319    (-,-) 
  g186054/ZN           -       A->ZN  F     OAI21_X1       1   1.4    12    18     337    (-,-) 
  cpuregs_reg[21][7]/D -       -      F     DFF_X1         1     -     -     0     337    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1065: VIOLATED (-128 ps) Setup Check with Pin cpuregs_reg[21][6]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[21][6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     337                  
             Slack:=    -128                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g187834_dup/ZN       -       A1->ZN F     NAND4_X4       2   9.0    19    27     204    (-,-) 
  g189199/ZN           -       A->ZN  R     INV_X2         3  10.0    15    26     231    (-,-) 
  g161195/ZN           -       A1->ZN R     AND3_X4        1  12.1    13    44     275    (-,-) 
  g161101/ZN           -       A->ZN  F     INV_X8        64 108.8    16    26     300    (-,-) 
  g160076/ZN           -       A1->ZN R     NAND2_X1       1   2.0    10    19     319    (-,-) 
  g159540/ZN           -       A->ZN  F     OAI21_X1       1   1.4    12    18     337    (-,-) 
  cpuregs_reg[21][6]/D -       -      F     DFF_X1         1     -     -     0     337    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1066: VIOLATED (-128 ps) Setup Check with Pin cpuregs_reg[21][5]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[21][5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     337                  
             Slack:=    -128                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g187834_dup/ZN       -       A1->ZN F     NAND4_X4       2   9.0    19    27     204    (-,-) 
  g189199/ZN           -       A->ZN  R     INV_X2         3  10.0    15    26     231    (-,-) 
  g161195/ZN           -       A1->ZN R     AND3_X4        1  12.1    13    44     275    (-,-) 
  g161101/ZN           -       A->ZN  F     INV_X8        64 108.8    16    26     300    (-,-) 
  g160075/ZN           -       A1->ZN R     NAND2_X1       1   2.0    10    19     319    (-,-) 
  g159539/ZN           -       A->ZN  F     OAI21_X1       1   1.4    12    18     337    (-,-) 
  cpuregs_reg[21][5]/D -       -      F     DFF_X1         1     -     -     0     337    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1067: VIOLATED (-128 ps) Setup Check with Pin cpuregs_reg[21][3]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[21][3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     337                  
             Slack:=    -128                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g187834_dup/ZN       -       A1->ZN F     NAND4_X4       2   9.0    19    27     204    (-,-) 
  g189199/ZN           -       A->ZN  R     INV_X2         3  10.0    15    26     231    (-,-) 
  g161195/ZN           -       A1->ZN R     AND3_X4        1  12.1    13    44     275    (-,-) 
  g161101/ZN           -       A->ZN  F     INV_X8        64 108.8    16    26     300    (-,-) 
  g160073/ZN           -       A1->ZN R     NAND2_X1       1   2.0    10    19     319    (-,-) 
  g189272/ZN           -       A->ZN  F     OAI21_X1       1   1.4    12    18     337    (-,-) 
  cpuregs_reg[21][3]/D -       -      F     DFF_X1         1     -     -     0     337    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1068: VIOLATED (-128 ps) Setup Check with Pin cpuregs_reg[21][0]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[21][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     337                  
             Slack:=    -128                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g187834_dup/ZN       -       A1->ZN F     NAND4_X4       2   9.0    19    27     204    (-,-) 
  g189199/ZN           -       A->ZN  R     INV_X2         3  10.0    15    26     231    (-,-) 
  g161195/ZN           -       A1->ZN R     AND3_X4        1  12.1    13    44     275    (-,-) 
  g161101/ZN           -       A->ZN  F     INV_X8        64 108.8    16    26     300    (-,-) 
  g160070/ZN           -       A1->ZN R     NAND2_X1       1   2.0    10    19     319    (-,-) 
  g159949/ZN           -       A->ZN  F     OAI21_X1       1   1.4    12    18     337    (-,-) 
  cpuregs_reg[21][0]/D -       -      F     DFF_X1         1     -     -     0     337    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1069: VIOLATED (-128 ps) Setup Check with Pin cpuregs_reg[4][10]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      32                  
     Required Time:=     218                  
      Launch Clock:-       0                  
         Data Path:-     347                  
             Slack:=    -128                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1  6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3 15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4 18.0    16    23     177    (-,-) 
  g179858/ZN           -       A1->ZN F     NAND4_X2       1  6.0    22    31     208    (-,-) 
  g194859/ZN           -       A->ZN  R     INV_X4         5 28.0    20    33     241    (-,-) 
  g173867/ZN           -       A1->ZN F     NAND3_X2       1  6.0    15    26     267    (-,-) 
  fopt194974/ZN        -       A->ZN  R     INV_X4         2 18.6    14    24     290    (-,-) 
  fopt194978/ZN        -       A->ZN  F     INV_X8        22 56.4    10    18     308    (-,-) 
  fopt194993/ZN        -       A->ZN  R     INV_X8         7 12.7     7    14     322    (-,-) 
  g191085/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    12     334    (-,-) 
  g191084/ZN           -       A1->ZN R     NAND2_X1       1  1.4     9    13     347    (-,-) 
  cpuregs_reg[4][10]/D -       -      R     DFF_X1         1    -     -     0     347    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1070: VIOLATED (-128 ps) Setup Check with Pin cpuregs_reg[4][12]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      32                  
     Required Time:=     218                  
      Launch Clock:-       0                  
         Data Path:-     347                  
             Slack:=    -128                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1  6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3 15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4 18.0    16    23     177    (-,-) 
  g179858/ZN           -       A1->ZN F     NAND4_X2       1  6.0    22    31     208    (-,-) 
  g194859/ZN           -       A->ZN  R     INV_X4         5 28.0    20    33     241    (-,-) 
  g173867/ZN           -       A1->ZN F     NAND3_X2       1  6.0    15    26     267    (-,-) 
  fopt194974/ZN        -       A->ZN  R     INV_X4         2 18.6    14    24     290    (-,-) 
  fopt194978/ZN        -       A->ZN  F     INV_X8        22 56.4    10    18     308    (-,-) 
  fopt194993/ZN        -       A->ZN  R     INV_X8         7 12.7     7    14     322    (-,-) 
  g191119/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    12     334    (-,-) 
  g191118/ZN           -       A1->ZN R     NAND2_X1       1  1.4     9    13     347    (-,-) 
  cpuregs_reg[4][12]/D -       -      R     DFF_X1         1    -     -     0     347    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1071: VIOLATED (-128 ps) Setup Check with Pin cpuregs_reg[3][15]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[3][15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     338                  
             Slack:=    -128                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1  6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3 15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4 18.0    16    23     177    (-,-) 
  g189195/ZN           -       A1->ZN F     NAND4_X4       2 11.7    21    30     207    (-,-) 
  g189197/ZN           -       A1->ZN R     NOR2_X4        4 13.5    24    37     244    (-,-) 
  g161200/ZN           -       A1->ZN F     NAND2_X2       1  6.0    12    20     264    (-,-) 
  fopt189738/ZN        -       A->ZN  R     INV_X4         1 12.1    10    18     282    (-,-) 
  fopt189737/ZN        -       A->ZN  F     INV_X8         7 44.5     8    15     296    (-,-) 
  fopt189739/ZN        -       A->ZN  R     INV_X4        15 28.2    19    26     322    (-,-) 
  g182321/ZN           -       B1->ZN F     OAI21_X1       1  1.4     9    16     338    (-,-) 
  cpuregs_reg[3][15]/D -       -      F     DFF_X1         1    -     -     0     338    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1072: VIOLATED (-128 ps) Setup Check with Pin cpuregs_reg[3][6]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[3][6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     338                  
             Slack:=    -128                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1  6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3 15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4 18.0    16    23     177    (-,-) 
  g189195/ZN           -       A1->ZN F     NAND4_X4       2 11.7    21    30     207    (-,-) 
  g189197/ZN           -       A1->ZN R     NOR2_X4        4 13.5    24    37     244    (-,-) 
  g161200/ZN           -       A1->ZN F     NAND2_X2       1  6.0    12    20     264    (-,-) 
  fopt189738/ZN        -       A->ZN  R     INV_X4         1 12.1    10    18     282    (-,-) 
  fopt189737/ZN        -       A->ZN  F     INV_X8         7 44.5     8    15     296    (-,-) 
  fopt189739/ZN        -       A->ZN  R     INV_X4        15 28.2    19    26     322    (-,-) 
  g182320/ZN           -       B1->ZN F     OAI21_X1       1  1.4     9    16     338    (-,-) 
  cpuregs_reg[3][6]/D  -       -      F     DFF_X1         1    -     -     0     338    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1073: VIOLATED (-128 ps) Setup Check with Pin cpuregs_reg[3][4]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[3][4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     338                  
             Slack:=    -128                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1  6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3 15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4 18.0    16    23     177    (-,-) 
  g189195/ZN           -       A1->ZN F     NAND4_X4       2 11.7    21    30     207    (-,-) 
  g189197/ZN           -       A1->ZN R     NOR2_X4        4 13.5    24    37     244    (-,-) 
  g161200/ZN           -       A1->ZN F     NAND2_X2       1  6.0    12    20     264    (-,-) 
  fopt189738/ZN        -       A->ZN  R     INV_X4         1 12.1    10    18     282    (-,-) 
  fopt189737/ZN        -       A->ZN  F     INV_X8         7 44.5     8    15     296    (-,-) 
  fopt189739/ZN        -       A->ZN  R     INV_X4        15 28.2    19    26     322    (-,-) 
  g182318/ZN           -       B1->ZN F     OAI21_X1       1  1.4     9    16     338    (-,-) 
  cpuregs_reg[3][4]/D  -       -      F     DFF_X1         1    -     -     0     338    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1074: VIOLATED (-128 ps) Setup Check with Pin cpuregs_reg[3][2]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      37                  
     Required Time:=     213                  
      Launch Clock:-       0                  
         Data Path:-     341                  
             Slack:=    -128                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1  6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3 15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4 18.0    16    23     177    (-,-) 
  g189195/ZN           -       A1->ZN F     NAND4_X4       2 11.7    21    30     207    (-,-) 
  g189197/ZN           -       A1->ZN R     NOR2_X4        4 13.5    24    37     244    (-,-) 
  g161200/ZN           -       A1->ZN F     NAND2_X2       1  6.0    12    20     264    (-,-) 
  fopt189738/ZN        -       A->ZN  R     INV_X4         1 12.1    10    18     282    (-,-) 
  fopt189737/ZN        -       A->ZN  F     INV_X8         7 44.5     8    15     296    (-,-) 
  fopt189736/ZN        -       A->ZN  R     INV_X8         6 17.4     8    14     311    (-,-) 
  fopt189745/ZN        -       A->ZN  F     INV_X4         3  5.2     4     7     318    (-,-) 
  g189748/ZN           -       A1->ZN R     OAI22_X1       1  1.4    28    24     341    (-,-) 
  cpuregs_reg[3][2]/D  -       -      R     DFF_X1         1    -     -     0     341    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1075: VIOLATED (-128 ps) Setup Check with Pin cpuregs_reg[3][1]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      37                  
     Required Time:=     213                  
      Launch Clock:-       0                  
         Data Path:-     341                  
             Slack:=    -128                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1  6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3 15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4 18.0    16    23     177    (-,-) 
  g189195/ZN           -       A1->ZN F     NAND4_X4       2 11.7    21    30     207    (-,-) 
  g189197/ZN           -       A1->ZN R     NOR2_X4        4 13.5    24    37     244    (-,-) 
  g161200/ZN           -       A1->ZN F     NAND2_X2       1  6.0    12    20     264    (-,-) 
  fopt189738/ZN        -       A->ZN  R     INV_X4         1 12.1    10    18     282    (-,-) 
  fopt189737/ZN        -       A->ZN  F     INV_X8         7 44.5     8    15     296    (-,-) 
  fopt189736/ZN        -       A->ZN  R     INV_X8         6 17.4     8    14     311    (-,-) 
  fopt189745/ZN        -       A->ZN  F     INV_X4         3  5.2     4     7     318    (-,-) 
  g189749/ZN           -       A1->ZN R     OAI22_X1       1  1.4    28    24     341    (-,-) 
  cpuregs_reg[3][1]/D  -       -      R     DFF_X1         1    -     -     0     341    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1076: VIOLATED (-128 ps) Setup Check with Pin cpuregs_reg[3][0]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[3][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      37                  
     Required Time:=     213                  
      Launch Clock:-       0                  
         Data Path:-     341                  
             Slack:=    -128                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1  6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3 15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4 18.0    16    23     177    (-,-) 
  g189195/ZN           -       A1->ZN F     NAND4_X4       2 11.7    21    30     207    (-,-) 
  g189197/ZN           -       A1->ZN R     NOR2_X4        4 13.5    24    37     244    (-,-) 
  g161200/ZN           -       A1->ZN F     NAND2_X2       1  6.0    12    20     264    (-,-) 
  fopt189738/ZN        -       A->ZN  R     INV_X4         1 12.1    10    18     282    (-,-) 
  fopt189737/ZN        -       A->ZN  F     INV_X8         7 44.5     8    15     296    (-,-) 
  fopt189736/ZN        -       A->ZN  R     INV_X8         6 17.4     8    14     311    (-,-) 
  fopt189745/ZN        -       A->ZN  F     INV_X4         3  5.2     4     7     318    (-,-) 
  g189744/ZN           -       A1->ZN R     OAI22_X1       1  1.4    28    24     341    (-,-) 
  cpuregs_reg[3][0]/D  -       -      R     DFF_X1         1    -     -     0     341    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1077: VIOLATED (-128 ps) Setup Check with Pin cpuregs_reg[4][8]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[4][8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      32                  
     Required Time:=     218                  
      Launch Clock:-       0                  
         Data Path:-     346                  
             Slack:=    -128                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1  6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3 15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4 18.0    16    23     177    (-,-) 
  g179858/ZN           -       A1->ZN F     NAND4_X2       1  6.0    22    31     208    (-,-) 
  g194859/ZN           -       A->ZN  R     INV_X4         5 28.0    20    33     241    (-,-) 
  g173867/ZN           -       A1->ZN F     NAND3_X2       1  6.0    15    26     267    (-,-) 
  fopt194974/ZN        -       A->ZN  R     INV_X4         2 18.6    14    24     290    (-,-) 
  fopt194978/ZN        -       A->ZN  F     INV_X8        22 56.4    10    18     308    (-,-) 
  fopt194993/ZN        -       A->ZN  R     INV_X8         7 12.7     7    14     322    (-,-) 
  g195189/ZN           -       A1->ZN F     NAND2_X1       1  1.8     7    12     334    (-,-) 
  g191319/ZN           -       A1->ZN R     NAND2_X1       1  1.4     9    13     346    (-,-) 
  cpuregs_reg[4][8]/D  -       -      R     DFF_X1         1    -     -     0     346    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1078: VIOLATED (-128 ps) Setup Check with Pin cpuregs_reg[27][7]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[27][7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     338                  
             Slack:=    -128                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189195/ZN           -       A1->ZN F     NAND4_X4       2  11.7    21    30     207    (-,-) 
  g189194/ZN           -       A1->ZN R     NOR2_X4        4  13.6    24    37     244    (-,-) 
  g194703/ZN           -       A1->ZN R     AND2_X4        2  14.1    12    39     284    (-,-) 
  g194702/ZN           -       A->ZN  F     INV_X8        61 104.1    15    25     308    (-,-) 
  g194707/ZN           -       A->ZN  R     INV_X1         1   2.0     9    16     325    (-,-) 
  g194704/ZN           -       B1->ZN F     OAI21_X1       1   1.4     9    13     338    (-,-) 
  cpuregs_reg[27][7]/D -       -      F     DFF_X1         1     -     -     0     338    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1079: VIOLATED (-127 ps) Setup Check with Pin cpuregs_reg[16][19]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[16][19]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     338                  
             Slack:=    -127                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2  4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1  6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3 15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4 18.0    16    23     177    (-,-) 
  g179858/ZN            -       A1->ZN F     NAND4_X2       1  6.0    22    31     208    (-,-) 
  g194859/ZN            -       A->ZN  R     INV_X4         5 28.0    20    33     241    (-,-) 
  g184154/ZN            -       A1->ZN F     NAND2_X4       5 25.0    15    26     267    (-,-) 
  g187550/ZN            -       A->ZN  R     INV_X8        31 62.4    20    32     299    (-,-) 
  g161081/ZN            -       A->ZN  F     INV_X4         6 12.0     8    12     312    (-,-) 
  g187553/ZN            -       A1->ZN R     NAND2_X1       1  1.9    10    14     326    (-,-) 
  g187551/ZN            -       A1->ZN F     NAND2_X1       1  1.4     6    12     338    (-,-) 
  cpuregs_reg[16][19]/D -       -      F     DFF_X1         1    -     -     0     338    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1080: VIOLATED (-127 ps) Setup Check with Pin cpuregs_reg[9][16]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[13]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[9][16]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -127                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[13]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[13]/Q       -       CK->Q  R     DFF_X1         5  9.4    24   102     102    (-,-) 
  add_1312_30_g187385/ZN -       A2->ZN R     AND2_X2        1  3.4     9    34     136    (-,-) 
  add_1312_30_g7093/ZN   -       A1->ZN F     NAND2_X2       1  5.9     9    15     151    (-,-) 
  add_1312_30_g7062/ZN   -       A1->ZN R     NOR2_X4        1  6.6    15    23     174    (-,-) 
  add_1312_30_g175012/ZN -       A1->ZN F     NAND3_X4       1 11.1    14    23     198    (-,-) 
  add_1312_30_g175011/ZN -       A->ZN  R     INV_X8        16 32.5    13    23     220    (-,-) 
  add_1312_30_g177886/ZN -       A->ZN  R     XNOR2_X1       1  3.4    27    43     263    (-,-) 
  g177884/ZN             -       B1->ZN F     AOI21_X2       2  9.1    15    26     289    (-,-) 
  fopt185960/ZN          -       A->ZN  R     INV_X2         2  8.4    13    22     311    (-,-) 
  g161018/ZN             -       A1->ZN F     NAND2_X1       1  1.8     8    14     325    (-,-) 
  g159486/ZN             -       A->ZN  R     OAI21_X1       1  1.4    17    19     344    (-,-) 
  cpuregs_reg[9][16]/D   -       -      R     DFF_X1         1    -     -     0     344    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1081: VIOLATED (-127 ps) Setup Check with Pin cpuregs_reg[15][0]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[15][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -127                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1  6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3 15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4 18.0    16    23     177    (-,-) 
  g189195/ZN           -       A1->ZN F     NAND4_X4       2 11.7    21    30     207    (-,-) 
  g189194/ZN           -       A1->ZN R     NOR2_X4        4 13.6    24    37     244    (-,-) 
  g161180/ZN           -       A1->ZN R     AND2_X4        2 13.3    12    38     283    (-,-) 
  g191393/Z            -       A->Z   R     BUF_X1         2  3.8    12    28     311    (-,-) 
  g177940/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    14     325    (-,-) 
  g159962/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     344    (-,-) 
  cpuregs_reg[15][0]/D -       -      R     DFF_X1         1    -     -     0     344    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1082: VIOLATED (-127 ps) Setup Check with Pin cpuregs_reg[11][0]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[11][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -127                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1  6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3 15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4 18.0    16    23     177    (-,-) 
  g189195/ZN           -       A1->ZN F     NAND4_X4       2 11.7    21    30     207    (-,-) 
  g189194/ZN           -       A1->ZN R     NOR2_X4        4 13.6    24    37     244    (-,-) 
  g161192/ZN           -       A1->ZN R     AND2_X4        2 13.3    12    38     283    (-,-) 
  g190733/Z            -       A->Z   R     BUF_X1         2  3.8    12    28     311    (-,-) 
  g177930/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    14     325    (-,-) 
  g159985/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     344    (-,-) 
  cpuregs_reg[11][0]/D -       -      R     DFF_X1         1    -     -     0     344    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1083: VIOLATED (-127 ps) Setup Check with Pin cpuregs_reg[9][11]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[9][11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     337                  
             Slack:=    -127                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1  6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3 15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4 18.0    16    23     177    (-,-) 
  g187834_dup/ZN       -       A1->ZN F     NAND4_X4       2  9.0    19    27     204    (-,-) 
  g189198/ZN           -       A1->ZN R     NOR2_X4        4 13.5    23    36     241    (-,-) 
  g187665/ZN           -       A1->ZN F     NAND2_X2       3 17.4    20    33     274    (-,-) 
  g189969/Z            -       A->Z   F     BUF_X4        10 21.0     9    36     310    (-,-) 
  fopt177827/ZN        -       A->ZN  R     INV_X4         5  9.5     9    15     324    (-,-) 
  g159481/ZN           -       B1->ZN F     OAI21_X1       1  1.4     9    12     337    (-,-) 
  cpuregs_reg[9][11]/D -       -      F     DFF_X1         1    -     -     0     337    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1084: VIOLATED (-127 ps) Setup Check with Pin cpuregs_reg[9][9]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[9][9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     337                  
             Slack:=    -127                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1  6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3 15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4 18.0    16    23     177    (-,-) 
  g187834_dup/ZN       -       A1->ZN F     NAND4_X4       2  9.0    19    27     204    (-,-) 
  g189198/ZN           -       A1->ZN R     NOR2_X4        4 13.5    23    36     241    (-,-) 
  g187665/ZN           -       A1->ZN F     NAND2_X2       3 17.4    20    33     274    (-,-) 
  g189969/Z            -       A->Z   F     BUF_X4        10 21.0     9    36     310    (-,-) 
  fopt177827/ZN        -       A->ZN  R     INV_X4         5  9.5     9    15     324    (-,-) 
  g159478/ZN           -       B1->ZN F     OAI21_X1       1  1.4     9    12     337    (-,-) 
  cpuregs_reg[9][9]/D  -       -      F     DFF_X1         1    -     -     0     337    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1085: VIOLATED (-127 ps) Setup Check with Pin cpuregs_reg[23][0]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[23][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     343                  
             Slack:=    -127                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1  6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3 15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4 18.0    16    23     177    (-,-) 
  g189195/ZN           -       A1->ZN F     NAND4_X4       2 11.7    21    30     207    (-,-) 
  g189197/ZN           -       A1->ZN R     NOR2_X4        4 13.5    24    37     244    (-,-) 
  g161205/ZN           -       A1->ZN R     AND2_X4        2 13.3    12    38     283    (-,-) 
  g190748/Z            -       A->Z   R     BUF_X1         2  3.8    12    28     311    (-,-) 
  g177938/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    14     325    (-,-) 
  g159955/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     343    (-,-) 
  cpuregs_reg[23][0]/D -       -      R     DFF_X1         1    -     -     0     343    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1086: VIOLATED (-127 ps) Setup Check with Pin cpuregs_reg[19][0]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[19][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     343                  
             Slack:=    -127                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1  6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3 15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4 18.0    16    23     177    (-,-) 
  g189195/ZN           -       A1->ZN F     NAND4_X4       2 11.7    21    30     207    (-,-) 
  g189197/ZN           -       A1->ZN R     NOR2_X4        4 13.5    24    37     244    (-,-) 
  g161193/ZN           -       A1->ZN R     AND2_X4        2 13.3    12    38     283    (-,-) 
  g190743/Z            -       A->Z   R     BUF_X1         2  3.8    12    28     311    (-,-) 
  g177939/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    14     325    (-,-) 
  g159967/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     343    (-,-) 
  cpuregs_reg[19][0]/D -       -      R     DFF_X1         1    -     -     0     343    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1087: VIOLATED (-127 ps) Setup Check with Pin alu_out_q_reg[7]/CK->D
          Group: clk
     Startpoint: (R) reg_op2_reg[2]/CK
          Clock: (R) clk
       Endpoint: (F) alu_out_q_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     335                  
             Slack:=    -127                  

#--------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  reg_op2_reg[2]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_op2_reg[2]/Q   -       CK->Q  R     DFFR_X1        3  7.2    21   112     112    (-,-) 
  g82567__180006/ZN  -       A1->ZN R     OR2_X2         2  7.7    12    32     144    (-,-) 
  g81922/ZN          -       A->ZN  F     INV_X4         3 10.6     6    10     154    (-,-) 
  g190233/ZN         -       B1->ZN R     AOI21_X4       1  6.5    21    25     178    (-,-) 
  g81559__169473/ZN  -       A2->ZN F     NAND2_X4       2  9.2     8    18     196    (-,-) 
  g169477/Z          -       A->Z   F     BUF_X4         4 13.5     7    28     224    (-,-) 
  g166102/ZN         -       A1->ZN R     NAND2_X4       1  6.3    10    13     237    (-,-) 
  g165935/ZN         -       A1->ZN F     NAND2_X4       2  6.1     7    12     249    (-,-) 
  g164806/ZN         -       B1->ZN R     AOI21_X2       2  3.8    22    26     276    (-,-) 
  g189925/ZN         -       B1->ZN F     OAI21_X1       1  1.8    11    17     293    (-,-) 
  g161815/ZN         -       A1->ZN R     NAND2_X1       1  1.9    10    16     309    (-,-) 
  g161397/ZN         -       A->ZN  F     OAI211_X1      1  1.4    14    26     335    (-,-) 
  alu_out_q_reg[7]/D -       -      F     DFF_X1         1    -     -     0     335    (-,-) 
#--------------------------------------------------------------------------------------------



Path 1088: VIOLATED (-126 ps) Setup Check with Pin cpuregs_reg[9][1]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[9][1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     335                  
             Slack:=    -126                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1  6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3 15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4 18.0    16    23     177    (-,-) 
  g187834_dup/ZN       -       A1->ZN F     NAND4_X4       2  9.0    19    27     204    (-,-) 
  g189198/ZN           -       A1->ZN R     NOR2_X4        4 13.5    23    36     241    (-,-) 
  g187665/ZN           -       A1->ZN F     NAND2_X2       3 17.4    20    33     274    (-,-) 
  fopt187664/ZN        -       A->ZN  R     INV_X8        42 78.3    25    39     313    (-,-) 
  g187671/ZN           -       B1->ZN F     OAI22_X1       1  1.4    12    22     335    (-,-) 
  cpuregs_reg[9][1]/D  -       -      F     DFF_X1         1    -     -     0     335    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1089: VIOLATED (-126 ps) Setup Check with Pin cpuregs_reg[9][3]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[9][3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      41                  
     Required Time:=     209                  
      Launch Clock:-       0                  
         Data Path:-     335                  
             Slack:=    -126                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1  6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3 15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4 18.0    16    23     177    (-,-) 
  g187834_dup/ZN       -       A1->ZN F     NAND4_X4       2  9.0    19    27     204    (-,-) 
  g189198/ZN           -       A1->ZN R     NOR2_X4        4 13.5    23    36     241    (-,-) 
  g187665/ZN           -       A1->ZN F     NAND2_X2       3 17.4    20    33     274    (-,-) 
  fopt187664/ZN        -       A->ZN  R     INV_X8        42 78.3    25    39     313    (-,-) 
  g189271/ZN           -       B1->ZN F     OAI22_X1       1  1.4    11    22     335    (-,-) 
  cpuregs_reg[9][3]/D  -       -      F     DFF_X1         1    -     -     0     335    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1090: VIOLATED (-126 ps) Setup Check with Pin reg_out_reg[14]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[8]/CK
          Clock: (R) clk
       Endpoint: (R) reg_out_reg[14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      33                  
     Required Time:=     217                  
      Launch Clock:-       0                  
         Data Path:-     343                  
             Slack:=    -126                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  reg_pc_reg[8]/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[8]/Q      -       CK->Q  R     DFF_X1         5 10.8    28   105     105    (-,-) 
  add_1801_23_g1240/ZN -       A1->ZN R     AND2_X2        2  3.8     9    36     141    (-,-) 
  add_1801_23_g1151/ZN -       A1->ZN F     NAND2_X1       1  3.2     9    16     157    (-,-) 
  g174474/ZN           -       A1->ZN R     NAND2_X2       3  7.1    14    20     176    (-,-) 
  g174473/ZN           -       A1->ZN F     NAND2_X2       1  6.0    10    17     194    (-,-) 
  add_1801_23_g1079/ZN -       A1->ZN R     NAND2_X4       5 13.9    13    19     213    (-,-) 
  add_1801_23_g1049/ZN -       A1->ZN F     NAND2_X1       1  1.2     7    12     225    (-,-) 
  add_1801_23_g1364/ZN -       A1->ZN F     AND2_X1        2  3.0     7    30     255    (-,-) 
  g102/ZN              -       A2->ZN F     AND2_X1        1  1.8     6    30     286    (-,-) 
  g175344/ZN           -       B1->ZN R     OAI21_X1       1  1.9    19    27     312    (-,-) 
  g81967__7344/ZN      -       A1->ZN F     NAND2_X1       1  1.9     9    16     328    (-,-) 
  g81426__173895/ZN    -       A1->ZN R     NAND3_X1       1  1.4    13    15     343    (-,-) 
  reg_out_reg[14]/D    -       -      R     DFF_X1         1    -     -     0     343    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1091: VIOLATED (-126 ps) Setup Check with Pin cpuregs_reg[24][12]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[24][12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     336                  
             Slack:=    -126                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[3]/Q        -       CK->Q  R     DFF_X1         5 11.7    30   107     107    (-,-) 
  add_1312_30_g183870/ZN -       A2->ZN F     NAND2_X2       3  8.6    13    24     131    (-,-) 
  add_1312_30_g183872/ZN -       A->ZN  R     INV_X2         2  5.1    10    17     148    (-,-) 
  g183871/ZN             -       A1->ZN F     NAND3_X2       1  6.0    14    22     170    (-,-) 
  g179586/ZN             -       A->ZN  R     INV_X4         8 15.2    12    21     191    (-,-) 
  add_1312_30_g7022/ZN   -       A1->ZN F     NAND2_X1       1  4.1    11    19     210    (-,-) 
  add_1312_30_g6998/ZN   -       A->ZN  F     XNOR2_X2       1  5.9    12    40     250    (-,-) 
  g165475/ZN             -       B1->ZN R     AOI21_X4       2 10.1    26    32     282    (-,-) 
  fopt179010/ZN          -       A->ZN  F     INV_X4        13 26.0    12    20     301    (-,-) 
  g160807/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    17     318    (-,-) 
  g159846/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     336    (-,-) 
  cpuregs_reg[24][12]/D  -       -      F     DFF_X1         1    -     -     0     336    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1092: VIOLATED (-126 ps) Setup Check with Pin cpuregs_reg[16][13]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[3]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      32                  
     Required Time:=     218                  
      Launch Clock:-       0                  
         Data Path:-     344                  
             Slack:=    -126                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[3]/Q        -       CK->Q  R     DFF_X1         5 11.7    30   107     107    (-,-) 
  add_1312_30_g183870/ZN -       A2->ZN F     NAND2_X2       3  8.6    13    24     131    (-,-) 
  add_1312_30_g183872/ZN -       A->ZN  R     INV_X2         2  5.1    10    17     148    (-,-) 
  g183871/ZN             -       A1->ZN F     NAND3_X2       1  6.0    14    22     170    (-,-) 
  g179586/ZN             -       A->ZN  R     INV_X4         8 15.2    12    21     191    (-,-) 
  add_1312_30_g7050/ZN   -       A->ZN  F     INV_X1         1  3.0     6    10     202    (-,-) 
  add_1312_30_g7038/ZN   -       A1->ZN R     NOR2_X2        1  4.3    18    24     226    (-,-) 
  add_1312_30_g193715/ZN -       A->ZN  R     XNOR2_X2       1  6.7    26    43     269    (-,-) 
  g193713/ZN             -       B1->ZN F     AOI21_X4       3 16.0    14    24     293    (-,-) 
  g193717/ZN             -       A->ZN  R     INV_X8        18 36.8    14    24     317    (-,-) 
  g187482/ZN             -       A1->ZN F     NAND2_X1       1  1.8     8    14     331    (-,-) 
  g187481/ZN             -       A1->ZN R     NAND2_X1       1  1.4     9    13     344    (-,-) 
  cpuregs_reg[16][13]/D  -       -      R     DFF_X1         1    -     -     0     344    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1093: VIOLATED (-126 ps) Setup Check with Pin cpuregs_reg[9][2]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[9][2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      41                  
     Required Time:=     209                  
      Launch Clock:-       0                  
         Data Path:-     335                  
             Slack:=    -126                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1  6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3 15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4 18.0    16    23     177    (-,-) 
  g187834_dup/ZN       -       A1->ZN F     NAND4_X4       2  9.0    19    27     204    (-,-) 
  g189198/ZN           -       A1->ZN R     NOR2_X4        4 13.5    23    36     241    (-,-) 
  g187665/ZN           -       A1->ZN F     NAND2_X2       3 17.4    20    33     274    (-,-) 
  fopt187664/ZN        -       A->ZN  R     INV_X8        42 78.3    25    39     313    (-,-) 
  g187672/ZN           -       B1->ZN F     OAI22_X1       1  1.4    10    22     335    (-,-) 
  cpuregs_reg[9][2]/D  -       -      F     DFF_X1         1    -     -     0     335    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1094: VIOLATED (-126 ps) Setup Check with Pin cpuregs_reg[9][0]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[9][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      41                  
     Required Time:=     209                  
      Launch Clock:-       0                  
         Data Path:-     335                  
             Slack:=    -126                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1  6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3 15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4 18.0    16    23     177    (-,-) 
  g187834_dup/ZN       -       A1->ZN F     NAND4_X4       2  9.0    19    27     204    (-,-) 
  g189198/ZN           -       A1->ZN R     NOR2_X4        4 13.5    23    36     241    (-,-) 
  g187665/ZN           -       A1->ZN F     NAND2_X2       3 17.4    20    33     274    (-,-) 
  fopt187664/ZN        -       A->ZN  R     INV_X8        42 78.3    25    39     313    (-,-) 
  g187670/ZN           -       B1->ZN F     OAI22_X1       1  1.4    10    22     335    (-,-) 
  cpuregs_reg[9][0]/D  -       -      F     DFF_X1         1    -     -     0     335    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1095: VIOLATED (-126 ps) Setup Check with Pin cpuregs_reg[9][15]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[9][15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     342                  
             Slack:=    -126                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1  6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3 15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4 18.0    16    23     177    (-,-) 
  g187834_dup/ZN       -       A1->ZN F     NAND4_X4       2  9.0    19    27     204    (-,-) 
  g189198/ZN           -       A1->ZN R     NOR2_X4        4 13.5    23    36     241    (-,-) 
  g187665/ZN           -       A1->ZN F     NAND2_X2       3 17.4    20    33     274    (-,-) 
  g3/ZN                -       A->ZN  R     INV_X2         8 14.7    20    32     306    (-,-) 
  g159991/ZN           -       A2->ZN F     NAND2_X1       1  1.8    10    16     322    (-,-) 
  g159485/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    20     342    (-,-) 
  cpuregs_reg[9][15]/D -       -      R     DFF_X1         1    -     -     0     342    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1096: VIOLATED (-126 ps) Setup Check with Pin cpuregs_reg[9][14]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[9][14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      41                  
     Required Time:=     209                  
      Launch Clock:-       0                  
         Data Path:-     335                  
             Slack:=    -126                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[3]/Q        -       CK->Q  R     DFF_X1         5 11.7    30   107     107    (-,-) 
  add_1312_30_g183870/ZN -       A2->ZN F     NAND2_X2       3  8.6    13    24     131    (-,-) 
  add_1312_30_g183872/ZN -       A->ZN  R     INV_X2         2  5.1    10    17     148    (-,-) 
  g183871/ZN             -       A1->ZN F     NAND3_X2       1  6.0    14    22     170    (-,-) 
  g179586/ZN             -       A->ZN  R     INV_X4         8 15.2    12    21     191    (-,-) 
  g173850/ZN             -       A2->ZN F     NAND2_X1       1  4.1    11    20     211    (-,-) 
  add_1312_30_g7009/ZN   -       A->ZN  F     XNOR2_X2       1  5.9    12    40     251    (-,-) 
  g165482/ZN             -       B1->ZN R     AOI21_X4       2 13.1    29    36     286    (-,-) 
  fopt180571/ZN          -       A->ZN  F     INV_X4         6 14.4    10    15     301    (-,-) 
  g159992/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    16     317    (-,-) 
  g159484/ZN             -       A->ZN  F     OAI21_X1       1  1.4    10    18     335    (-,-) 
  cpuregs_reg[9][14]/D   -       -      F     DFF_X1         1    -     -     0     335    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1097: VIOLATED (-125 ps) Setup Check with Pin cpuregs_reg[20][14]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[20][14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      41                  
     Required Time:=     209                  
      Launch Clock:-       0                  
         Data Path:-     334                  
             Slack:=    -125                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[3]/Q        -       CK->Q  R     DFF_X1         5 11.7    30   107     107    (-,-) 
  add_1312_30_g183870/ZN -       A2->ZN F     NAND2_X2       3  8.6    13    24     131    (-,-) 
  add_1312_30_g183872/ZN -       A->ZN  R     INV_X2         2  5.1    10    17     148    (-,-) 
  g183871/ZN             -       A1->ZN F     NAND3_X2       1  6.0    14    22     170    (-,-) 
  g179586/ZN             -       A->ZN  R     INV_X4         8 15.2    12    21     191    (-,-) 
  g173850/ZN             -       A2->ZN F     NAND2_X1       1  4.1    11    20     211    (-,-) 
  add_1312_30_g7009/ZN   -       A->ZN  F     XNOR2_X2       1  5.9    12    40     251    (-,-) 
  g165482/ZN             -       B1->ZN R     AOI21_X4       2 13.1    29    36     286    (-,-) 
  fopt180571/ZN          -       A->ZN  F     INV_X4         6 14.4    10    15     301    (-,-) 
  g182725/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    16     317    (-,-) 
  g182724/ZN             -       A->ZN  F     OAI21_X1       1  1.4    10    18     334    (-,-) 
  cpuregs_reg[20][14]/D  -       -      F     DFF_X1         1    -     -     0     334    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1098: VIOLATED (-125 ps) Setup Check with Pin cpuregs_reg[16][14]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[16][14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     335                  
             Slack:=    -125                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[3]/Q        -       CK->Q  R     DFF_X1         5 11.7    30   107     107    (-,-) 
  add_1312_30_g183870/ZN -       A2->ZN F     NAND2_X2       3  8.6    13    24     131    (-,-) 
  add_1312_30_g183872/ZN -       A->ZN  R     INV_X2         2  5.1    10    17     148    (-,-) 
  g183871/ZN             -       A1->ZN F     NAND3_X2       1  6.0    14    22     170    (-,-) 
  g179586/ZN             -       A->ZN  R     INV_X4         8 15.2    12    21     191    (-,-) 
  g173850/ZN             -       A2->ZN F     NAND2_X1       1  4.1    11    20     211    (-,-) 
  add_1312_30_g7009/ZN   -       A->ZN  F     XNOR2_X2       1  5.9    12    40     251    (-,-) 
  g165482/ZN             -       B1->ZN R     AOI21_X4       2 13.1    29    36     286    (-,-) 
  fopt180571/ZN          -       A->ZN  F     INV_X4         6 14.4    10    15     301    (-,-) 
  g160648/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    16     317    (-,-) 
  g181924/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     335    (-,-) 
  cpuregs_reg[16][14]/D  -       -      F     DFF_X1         1    -     -     0     335    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1099: VIOLATED (-125 ps) Setup Check with Pin cpuregs_reg[9][10]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[9][10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     341                  
             Slack:=    -125                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1  6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3 15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4 18.0    16    23     177    (-,-) 
  g187834_dup/ZN       -       A1->ZN F     NAND4_X4       2  9.0    19    27     204    (-,-) 
  g189198/ZN           -       A1->ZN R     NOR2_X4        4 13.5    23    36     241    (-,-) 
  g187665/ZN           -       A1->ZN F     NAND2_X2       3 17.4    20    33     274    (-,-) 
  g3/ZN                -       A->ZN  R     INV_X2         8 14.7    20    32     306    (-,-) 
  g195052/ZN           -       A1->ZN F     NAND2_X1       1  1.8     9    16     322    (-,-) 
  g159480/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     341    (-,-) 
  cpuregs_reg[9][10]/D -       -      R     DFF_X1         1    -     -     0     341    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1100: VIOLATED (-125 ps) Setup Check with Pin cpuregs_reg[9][8]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[9][8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     341                  
             Slack:=    -125                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1  6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3 15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4 18.0    16    23     177    (-,-) 
  g187834_dup/ZN       -       A1->ZN F     NAND4_X4       2  9.0    19    27     204    (-,-) 
  g189198/ZN           -       A1->ZN R     NOR2_X4        4 13.5    23    36     241    (-,-) 
  g187665/ZN           -       A1->ZN F     NAND2_X2       3 17.4    20    33     274    (-,-) 
  g3/ZN                -       A->ZN  R     INV_X2         8 14.7    20    32     306    (-,-) 
  g195181/ZN           -       A2->ZN F     NAND2_X1       1  1.8     8    16     322    (-,-) 
  g159479/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     341    (-,-) 
  cpuregs_reg[9][8]/D  -       -      R     DFF_X1         1    -     -     0     341    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1101: VIOLATED (-124 ps) Setup Check with Pin cpuregs_reg[1][12]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[1][12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     334                  
             Slack:=    -124                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[3]/Q        -       CK->Q  R     DFF_X1         5 11.7    30   107     107    (-,-) 
  add_1312_30_g183870/ZN -       A2->ZN F     NAND2_X2       3  8.6    13    24     131    (-,-) 
  add_1312_30_g183872/ZN -       A->ZN  R     INV_X2         2  5.1    10    17     148    (-,-) 
  g183871/ZN             -       A1->ZN F     NAND3_X2       1  6.0    14    22     170    (-,-) 
  g179586/ZN             -       A->ZN  R     INV_X4         8 15.2    12    21     191    (-,-) 
  add_1312_30_g7022/ZN   -       A1->ZN F     NAND2_X1       1  4.1    11    19     210    (-,-) 
  add_1312_30_g6998/ZN   -       A->ZN  F     XNOR2_X2       1  5.9    12    40     250    (-,-) 
  g165475/ZN             -       B1->ZN R     AOI21_X4       2 10.1    26    32     282    (-,-) 
  fopt179008/ZN          -       A->ZN  F     INV_X2         6 16.0    13    22     303    (-,-) 
  fopt179006/ZN          -       A->ZN  R     INV_X4         6 11.0    10    18     321    (-,-) 
  g195131/ZN             -       B1->ZN F     OAI21_X1       1  1.4     9    13     334    (-,-) 
  cpuregs_reg[1][12]/D   -       -      F     DFF_X1         1    -     -     0     334    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1102: VIOLATED (-124 ps) Setup Check with Pin cpuregs_reg[31][0]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[31][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     340                  
             Slack:=    -124                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1  6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3 15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4 18.0    16    23     177    (-,-) 
  g189195/ZN           -       A1->ZN F     NAND4_X4       2 11.7    21    30     207    (-,-) 
  g189194/ZN           -       A1->ZN R     NOR2_X4        4 13.6    24    37     244    (-,-) 
  g193289/ZN           -       A1->ZN R     AND2_X4        2 14.1    12    39     284    (-,-) 
  g193291/Z            -       A->Z   R     BUF_X2         3  5.7    10    26     309    (-,-) 
  g193293/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    13     322    (-,-) 
  g193292/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    18     340    (-,-) 
  cpuregs_reg[31][0]/D -       -      R     DFF_X1         1    -     -     0     340    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1103: VIOLATED (-124 ps) Setup Check with Pin cpuregs_reg[7][0]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     340                  
             Slack:=    -124                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1  6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3 15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4 18.0    16    23     177    (-,-) 
  g189195/ZN           -       A1->ZN F     NAND4_X4       2 11.7    21    30     207    (-,-) 
  g189197/ZN           -       A1->ZN R     NOR2_X4        4 13.5    24    37     244    (-,-) 
  g193296/ZN           -       A1->ZN R     AND2_X4        2 14.1    12    39     283    (-,-) 
  g193298/Z            -       A->Z   R     BUF_X2         3  5.7    10    26     309    (-,-) 
  g193300/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    13     322    (-,-) 
  g193299/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    18     340    (-,-) 
  cpuregs_reg[7][0]/D  -       -      R     DFF_X1         1    -     -     0     340    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1104: VIOLATED (-124 ps) Setup Check with Pin cpuregs_reg[27][0]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[27][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     340                  
             Slack:=    -124                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1  6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3 15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4 18.0    16    23     177    (-,-) 
  g189195/ZN           -       A1->ZN F     NAND4_X4       2 11.7    21    30     207    (-,-) 
  g189194/ZN           -       A1->ZN R     NOR2_X4        4 13.6    24    37     244    (-,-) 
  g194703/ZN           -       A1->ZN R     AND2_X4        2 14.1    12    39     284    (-,-) 
  g194706/Z            -       A->Z   R     BUF_X2         3  5.6    10    25     309    (-,-) 
  g194709/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    13     322    (-,-) 
  g194708/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    18     340    (-,-) 
  cpuregs_reg[27][0]/D -       -      R     DFF_X1         1    -     -     0     340    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1105: VIOLATED (-124 ps) Setup Check with Pin cpuregs_reg[20][9]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[20][9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      41                  
     Required Time:=     209                  
      Launch Clock:-       0                  
         Data Path:-     333                  
             Slack:=    -124                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[3]/Q        -       CK->Q  R     DFF_X1         5 11.7    30   107     107    (-,-) 
  add_1312_30_g183870/ZN -       A2->ZN F     NAND2_X2       3  8.6    13    24     131    (-,-) 
  add_1312_30_g183872/ZN -       A->ZN  R     INV_X2         2  5.1    10    17     148    (-,-) 
  g183871/ZN             -       A1->ZN F     NAND3_X2       1  6.0    14    22     170    (-,-) 
  g179586/ZN             -       A->ZN  R     INV_X4         8 15.2    12    21     191    (-,-) 
  add_1312_30_g7021/ZN   -       A1->ZN F     NAND2_X1       1  4.1    11    19     210    (-,-) 
  add_1312_30_g186655/ZN -       A->ZN  F     XNOR2_X2       2  8.9    14    43     253    (-,-) 
  g186653/ZN             -       B1->ZN R     AOI21_X2       1  3.6    22    29     282    (-,-) 
  fopt186652/ZN          -       A->ZN  F     INV_X2         6 11.6    10    18     299    (-,-) 
  g182739/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    16     315    (-,-) 
  g182738/ZN             -       A->ZN  F     OAI21_X1       1  1.4    10    18     333    (-,-) 
  cpuregs_reg[20][9]/D   -       -      F     DFF_X1         1    -     -     0     333    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1106: VIOLATED (-124 ps) Setup Check with Pin cpuregs_reg[3][3]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[3][3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      41                  
     Required Time:=     209                  
      Launch Clock:-       0                  
         Data Path:-     333                  
             Slack:=    -124                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1  6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3 15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4 18.0    16    23     177    (-,-) 
  g189195/ZN           -       A1->ZN F     NAND4_X4       2 11.7    21    30     207    (-,-) 
  g189197/ZN           -       A1->ZN R     NOR2_X4        4 13.5    24    37     244    (-,-) 
  g161200/ZN           -       A1->ZN F     NAND2_X2       1  6.0    12    20     264    (-,-) 
  fopt189738/ZN        -       A->ZN  R     INV_X4         1 12.1    10    18     282    (-,-) 
  fopt189737/ZN        -       A->ZN  F     INV_X8         7 44.5     8    15     296    (-,-) 
  fopt189743/ZN        -       A->ZN  R     INV_X4         8 15.0    11    18     314    (-,-) 
  g189746/ZN           -       B1->ZN F     OAI22_X1       1  1.4    10    19     333    (-,-) 
  cpuregs_reg[3][3]/D  -       -      F     DFF_X1         1    -     -     0     333    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1107: VIOLATED (-123 ps) Setup Check with Pin cpuregs_reg[31][2]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[31][2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      37                  
     Required Time:=     213                  
      Launch Clock:-       0                  
         Data Path:-     337                  
             Slack:=    -123                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189195/ZN           -       A1->ZN F     NAND4_X4       2  11.7    21    30     207    (-,-) 
  g189194/ZN           -       A1->ZN R     NOR2_X4        4  13.6    24    37     244    (-,-) 
  g193289/ZN           -       A1->ZN R     AND2_X4        2  14.1    12    39     284    (-,-) 
  g193288/ZN           -       A->ZN  F     INV_X8        61 104.2    15    25     308    (-,-) 
  g193290/ZN           -       A1->ZN R     OAI22_X1       1   1.4    28    28     337    (-,-) 
  cpuregs_reg[31][2]/D -       -      R     DFF_X1         1     -     -     0     337    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1108: VIOLATED (-123 ps) Setup Check with Pin cpuregs_reg[13][0]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[13][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     340                  
             Slack:=    -123                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1  6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3 15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4 18.0    16    23     177    (-,-) 
  g187834_dup/ZN       -       A1->ZN F     NAND4_X4       2  9.0    19    27     204    (-,-) 
  g189198/ZN           -       A1->ZN R     NOR2_X4        4 13.5    23    36     241    (-,-) 
  g161194/ZN           -       A1->ZN R     AND2_X4        2 13.3    12    38     279    (-,-) 
  g190738/Z            -       A->Z   R     BUF_X1         2  3.8    12    28     307    (-,-) 
  g188532/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    14     321    (-,-) 
  g159961/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     340    (-,-) 
  cpuregs_reg[13][0]/D -       -      R     DFF_X1         1    -     -     0     340    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1109: VIOLATED (-123 ps) Setup Check with Pin cpuregs_reg[7][1]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[7][1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      37                  
     Required Time:=     213                  
      Launch Clock:-       0                  
         Data Path:-     336                  
             Slack:=    -123                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189195/ZN           -       A1->ZN F     NAND4_X4       2  11.7    21    30     207    (-,-) 
  g189197/ZN           -       A1->ZN R     NOR2_X4        4  13.5    24    37     244    (-,-) 
  g193296/ZN           -       A1->ZN R     AND2_X4        2  14.1    12    39     283    (-,-) 
  g193295/ZN           -       A->ZN  F     INV_X8        61 104.0    15    25     308    (-,-) 
  g193297/ZN           -       A1->ZN R     OAI22_X1       1   1.4    28    28     336    (-,-) 
  cpuregs_reg[7][1]/D  -       -      R     DFF_X1         1     -     -     0     336    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1110: VIOLATED (-122 ps) Setup Check with Pin cpuregs_reg[20][15]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[20][15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      41                  
     Required Time:=     209                  
      Launch Clock:-       0                  
         Data Path:-     331                  
             Slack:=    -122                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[3]/Q        -       CK->Q  R     DFF_X1         5 11.7    30   107     107    (-,-) 
  add_1312_30_g183870/ZN -       A2->ZN F     NAND2_X2       3  8.6    13    24     131    (-,-) 
  add_1312_30_g183872/ZN -       A->ZN  R     INV_X2         2  5.1    10    17     148    (-,-) 
  g183871/ZN             -       A1->ZN F     NAND3_X2       1  6.0    14    22     170    (-,-) 
  g179586/ZN             -       A->ZN  R     INV_X4         8 15.2    12    21     191    (-,-) 
  add_1312_30_g7031/ZN   -       A2->ZN F     NAND2_X1       1  4.1    11    20     211    (-,-) 
  add_1312_30_g190131/ZN -       A->ZN  F     XNOR2_X2       2  6.1    12    40     251    (-,-) 
  g192091/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     271    (-,-) 
  g192090/ZN             -       A1->ZN F     NAND2_X4      13 26.0    15    24     295    (-,-) 
  g182735/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    18     313    (-,-) 
  g182734/ZN             -       A->ZN  F     OAI21_X1       1  1.4    10    18     331    (-,-) 
  cpuregs_reg[20][15]/D  -       -      F     DFF_X1         1    -     -     0     331    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1111: VIOLATED (-121 ps) Setup Check with Pin cpuregs_reg[16][15]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[16][15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     331                  
             Slack:=    -121                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[3]/Q        -       CK->Q  R     DFF_X1         5 11.7    30   107     107    (-,-) 
  add_1312_30_g183870/ZN -       A2->ZN F     NAND2_X2       3  8.6    13    24     131    (-,-) 
  add_1312_30_g183872/ZN -       A->ZN  R     INV_X2         2  5.1    10    17     148    (-,-) 
  g183871/ZN             -       A1->ZN F     NAND3_X2       1  6.0    14    22     170    (-,-) 
  g179586/ZN             -       A->ZN  R     INV_X4         8 15.2    12    21     191    (-,-) 
  add_1312_30_g7031/ZN   -       A2->ZN F     NAND2_X1       1  4.1    11    20     211    (-,-) 
  add_1312_30_g190131/ZN -       A->ZN  F     XNOR2_X2       2  6.1    12    40     251    (-,-) 
  g192091/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     271    (-,-) 
  g192090/ZN             -       A1->ZN F     NAND2_X4      13 26.0    15    24     295    (-,-) 
  g181911/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    18     313    (-,-) 
  g195592/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     331    (-,-) 
  cpuregs_reg[16][15]/D  -       -      F     DFF_X1         1    -     -     0     331    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1112: VIOLATED (-121 ps) Setup Check with Pin count_cycle_reg[46]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[46]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     333                  
             Slack:=    -121                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[3]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[3]/Q       -       CK->Q  R     DFF_X1         4  6.7    18    96      96    (-,-) 
  inc_add_1428_40_g1197/ZN   -       A2->ZN R     AND2_X2        1  6.3    12    37     133    (-,-) 
  inc_add_1428_40_g1154/ZN   -       A1->ZN F     NAND2_X4       2  9.7     8    15     148    (-,-) 
  inc_add_1428_40_g1116/ZN   -       A2->ZN R     NOR2_X4        1  6.5    15    27     175    (-,-) 
  inc_add_1428_40_g1036/ZN   -       A2->ZN F     NAND2_X4       3 18.7    12    22     197    (-,-) 
  inc_add_1428_40_g1033/ZN   -       A->ZN  R     INV_X4         1  6.3     8    14     211    (-,-) 
  inc_add_1428_40_g173414/ZN -       A1->ZN F     NAND2_X4       1 23.3    14    21     232    (-,-) 
  fopt178523/ZN              -       A->ZN  R     INV_X16       33 58.7    12    21     253    (-,-) 
  inc_add_1428_40_g173431/ZN -       A1->ZN F     NAND2_X1       1  2.4    10    15     268    (-,-) 
  inc_add_1428_40_g949/ZN    -       A->ZN  F     XNOR2_X1       1  1.9    11    38     306    (-,-) 
  g168496/ZN                 -       A1->ZN F     AND2_X2        1  1.4     5    26     333    (-,-) 
  count_cycle_reg[46]/D      -       -      F     DFF_X1         1    -     -     0     333    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1113: VIOLATED (-121 ps) Setup Check with Pin cpuregs_reg[24][15]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[24][15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     331                  
             Slack:=    -121                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[3]/Q        -       CK->Q  R     DFF_X1         5 11.7    30   107     107    (-,-) 
  add_1312_30_g183870/ZN -       A2->ZN F     NAND2_X2       3  8.6    13    24     131    (-,-) 
  add_1312_30_g183872/ZN -       A->ZN  R     INV_X2         2  5.1    10    17     148    (-,-) 
  g183871/ZN             -       A1->ZN F     NAND3_X2       1  6.0    14    22     170    (-,-) 
  g179586/ZN             -       A->ZN  R     INV_X4         8 15.2    12    21     191    (-,-) 
  add_1312_30_g7031/ZN   -       A2->ZN F     NAND2_X1       1  4.1    11    20     211    (-,-) 
  add_1312_30_g190131/ZN -       A->ZN  F     XNOR2_X2       2  6.1    12    40     251    (-,-) 
  g192091/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     271    (-,-) 
  g192090/ZN             -       A1->ZN F     NAND2_X4      13 26.0    15    24     295    (-,-) 
  g160810/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    18     313    (-,-) 
  g159849/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     331    (-,-) 
  cpuregs_reg[24][15]/D  -       -      F     DFF_X1         1    -     -     0     331    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1114: VIOLATED (-121 ps) Setup Check with Pin cpuregs_reg[1][14]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[1][14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      41                  
     Required Time:=     209                  
      Launch Clock:-       0                  
         Data Path:-     330                  
             Slack:=    -121                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[3]/Q        -       CK->Q  R     DFF_X1         5 11.7    30   107     107    (-,-) 
  add_1312_30_g183870/ZN -       A2->ZN F     NAND2_X2       3  8.6    13    24     131    (-,-) 
  add_1312_30_g183872/ZN -       A->ZN  R     INV_X2         2  5.1    10    17     148    (-,-) 
  g183871/ZN             -       A1->ZN F     NAND3_X2       1  6.0    14    22     170    (-,-) 
  g179586/ZN             -       A->ZN  R     INV_X4         8 15.2    12    21     191    (-,-) 
  g173850/ZN             -       A2->ZN F     NAND2_X1       1  4.1    11    20     211    (-,-) 
  add_1312_30_g7009/ZN   -       A->ZN  F     XNOR2_X2       1  5.9    12    40     251    (-,-) 
  g165482/ZN             -       B1->ZN R     AOI21_X4       2 13.1    29    36     286    (-,-) 
  fopt180571/ZN          -       A->ZN  F     INV_X4         6 14.4    10    15     301    (-,-) 
  fopt180575/ZN          -       A->ZN  R     INV_X4         6 10.9    10    16     317    (-,-) 
  g194114/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    13     330    (-,-) 
  cpuregs_reg[1][14]/D   -       -      F     DFF_X1         1    -     -     0     330    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1115: VIOLATED (-121 ps) Setup Check with Pin count_cycle_reg[49]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[49]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     332                  
             Slack:=    -121                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[3]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[3]/Q       -       CK->Q  R     DFF_X1         4  6.7    18    96      96    (-,-) 
  inc_add_1428_40_g1197/ZN   -       A2->ZN R     AND2_X2        1  6.3    12    37     133    (-,-) 
  inc_add_1428_40_g1154/ZN   -       A1->ZN F     NAND2_X4       2  9.7     8    15     148    (-,-) 
  inc_add_1428_40_g1116/ZN   -       A2->ZN R     NOR2_X4        1  6.5    15    27     175    (-,-) 
  inc_add_1428_40_g1036/ZN   -       A2->ZN F     NAND2_X4       3 18.7    12    22     197    (-,-) 
  inc_add_1428_40_g1033/ZN   -       A->ZN  R     INV_X4         1  6.3     8    14     211    (-,-) 
  inc_add_1428_40_g173414/ZN -       A1->ZN F     NAND2_X4       1 23.3    14    21     232    (-,-) 
  fopt178523/ZN              -       A->ZN  R     INV_X16       33 58.7    12    21     253    (-,-) 
  inc_add_1428_40_g173443/ZN -       A1->ZN F     NAND2_X1       1  2.4     8    15     268    (-,-) 
  inc_add_1428_40_g921/ZN    -       A->ZN  F     XNOR2_X1       1  1.9    12    38     306    (-,-) 
  g168471/ZN                 -       A1->ZN F     AND2_X2        1  1.4     5    26     332    (-,-) 
  count_cycle_reg[49]/D      -       -      F     DFF_X1         1    -     -     0     332    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1116: VIOLATED (-121 ps) Setup Check with Pin count_cycle_reg[54]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[54]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     332                  
             Slack:=    -121                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[3]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[3]/Q       -       CK->Q  R     DFF_X1         4  6.7    18    96      96    (-,-) 
  inc_add_1428_40_g1197/ZN   -       A2->ZN R     AND2_X2        1  6.3    12    37     133    (-,-) 
  inc_add_1428_40_g1154/ZN   -       A1->ZN F     NAND2_X4       2  9.7     8    15     148    (-,-) 
  inc_add_1428_40_g1116/ZN   -       A2->ZN R     NOR2_X4        1  6.5    15    27     175    (-,-) 
  inc_add_1428_40_g1036/ZN   -       A2->ZN F     NAND2_X4       3 18.7    12    22     197    (-,-) 
  inc_add_1428_40_g1033/ZN   -       A->ZN  R     INV_X4         1  6.3     8    14     211    (-,-) 
  inc_add_1428_40_g173414/ZN -       A1->ZN F     NAND2_X4       1 23.3    14    21     232    (-,-) 
  fopt178523/ZN              -       A->ZN  R     INV_X16       33 58.7    12    21     253    (-,-) 
  inc_add_1428_40_g173428/ZN -       A1->ZN F     NAND2_X1       1  2.4     8    15     268    (-,-) 
  inc_add_1428_40_g947/ZN    -       A->ZN  F     XNOR2_X1       1  1.9    11    38     306    (-,-) 
  g168517/ZN                 -       A1->ZN F     AND2_X2        1  1.4     5    26     332    (-,-) 
  count_cycle_reg[54]/D      -       -      F     DFF_X1         1    -     -     0     332    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1117: VIOLATED (-121 ps) Setup Check with Pin count_cycle_reg[52]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[52]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     332                  
             Slack:=    -121                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[3]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[3]/Q       -       CK->Q  R     DFF_X1         4  6.7    18    96      96    (-,-) 
  inc_add_1428_40_g1197/ZN   -       A2->ZN R     AND2_X2        1  6.3    12    37     133    (-,-) 
  inc_add_1428_40_g1154/ZN   -       A1->ZN F     NAND2_X4       2  9.7     8    15     148    (-,-) 
  inc_add_1428_40_g1116/ZN   -       A2->ZN R     NOR2_X4        1  6.5    15    27     175    (-,-) 
  inc_add_1428_40_g1036/ZN   -       A2->ZN F     NAND2_X4       3 18.7    12    22     197    (-,-) 
  inc_add_1428_40_g1033/ZN   -       A->ZN  R     INV_X4         1  6.3     8    14     211    (-,-) 
  inc_add_1428_40_g173414/ZN -       A1->ZN F     NAND2_X4       1 23.3    14    21     232    (-,-) 
  fopt178523/ZN              -       A->ZN  R     INV_X16       33 58.7    12    21     253    (-,-) 
  inc_add_1428_40_g173437/ZN -       A1->ZN F     NAND2_X1       1  2.4     8    15     268    (-,-) 
  inc_add_1428_40_g934/ZN    -       A->ZN  F     XNOR2_X1       1  1.9    11    38     306    (-,-) 
  g168468/ZN                 -       A1->ZN F     AND2_X2        1  1.4     5    26     332    (-,-) 
  count_cycle_reg[52]/D      -       -      F     DFF_X1         1    -     -     0     332    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1118: VIOLATED (-121 ps) Setup Check with Pin count_cycle_reg[42]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[42]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     332                  
             Slack:=    -121                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[3]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[3]/Q       -       CK->Q  R     DFF_X1         4  6.7    18    96      96    (-,-) 
  inc_add_1428_40_g1197/ZN   -       A2->ZN R     AND2_X2        1  6.3    12    37     133    (-,-) 
  inc_add_1428_40_g1154/ZN   -       A1->ZN F     NAND2_X4       2  9.7     8    15     148    (-,-) 
  inc_add_1428_40_g1116/ZN   -       A2->ZN R     NOR2_X4        1  6.5    15    27     175    (-,-) 
  inc_add_1428_40_g1036/ZN   -       A2->ZN F     NAND2_X4       3 18.7    12    22     197    (-,-) 
  inc_add_1428_40_g1033/ZN   -       A->ZN  R     INV_X4         1  6.3     8    14     211    (-,-) 
  inc_add_1428_40_g173414/ZN -       A1->ZN F     NAND2_X4       1 23.3    14    21     232    (-,-) 
  fopt178523/ZN              -       A->ZN  R     INV_X16       33 58.7    12    21     253    (-,-) 
  inc_add_1428_40_g173432/ZN -       A1->ZN F     NAND2_X1       1  2.4     8    15     268    (-,-) 
  inc_add_1428_40_g950/ZN    -       A->ZN  F     XNOR2_X1       1  1.9    11    38     306    (-,-) 
  g168498/ZN                 -       A1->ZN F     AND2_X2        1  1.4     5    26     332    (-,-) 
  count_cycle_reg[42]/D      -       -      F     DFF_X1         1    -     -     0     332    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1119: VIOLATED (-121 ps) Setup Check with Pin count_cycle_reg[40]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[40]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     332                  
             Slack:=    -121                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[3]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[3]/Q       -       CK->Q  R     DFF_X1         4  6.7    18    96      96    (-,-) 
  inc_add_1428_40_g1197/ZN   -       A2->ZN R     AND2_X2        1  6.3    12    37     133    (-,-) 
  inc_add_1428_40_g1154/ZN   -       A1->ZN F     NAND2_X4       2  9.7     8    15     148    (-,-) 
  inc_add_1428_40_g1116/ZN   -       A2->ZN R     NOR2_X4        1  6.5    15    27     175    (-,-) 
  inc_add_1428_40_g1036/ZN   -       A2->ZN F     NAND2_X4       3 18.7    12    22     197    (-,-) 
  inc_add_1428_40_g1033/ZN   -       A->ZN  R     INV_X4         1  6.3     8    14     211    (-,-) 
  inc_add_1428_40_g173414/ZN -       A1->ZN F     NAND2_X4       1 23.3    14    21     232    (-,-) 
  fopt178523/ZN              -       A->ZN  R     INV_X16       33 58.7    12    21     253    (-,-) 
  inc_add_1428_40_g183205/ZN -       A1->ZN F     NAND2_X1       1  2.4     9    15     268    (-,-) 
  inc_add_1428_40_g935/ZN    -       A->ZN  F     XNOR2_X1       1  1.9    11    38     306    (-,-) 
  g168499/ZN                 -       A1->ZN F     AND2_X2        1  1.4     5    26     332    (-,-) 
  count_cycle_reg[40]/D      -       -      F     DFF_X1         1    -     -     0     332    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1120: VIOLATED (-121 ps) Setup Check with Pin count_cycle_reg[38]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[38]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     332                  
             Slack:=    -121                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[3]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[3]/Q       -       CK->Q  R     DFF_X1         4  6.7    18    96      96    (-,-) 
  inc_add_1428_40_g1197/ZN   -       A2->ZN R     AND2_X2        1  6.3    12    37     133    (-,-) 
  inc_add_1428_40_g1154/ZN   -       A1->ZN F     NAND2_X4       2  9.7     8    15     148    (-,-) 
  inc_add_1428_40_g1116/ZN   -       A2->ZN R     NOR2_X4        1  6.5    15    27     175    (-,-) 
  inc_add_1428_40_g1036/ZN   -       A2->ZN F     NAND2_X4       3 18.7    12    22     197    (-,-) 
  inc_add_1428_40_g1033/ZN   -       A->ZN  R     INV_X4         1  6.3     8    14     211    (-,-) 
  inc_add_1428_40_g173414/ZN -       A1->ZN F     NAND2_X4       1 23.3    14    21     232    (-,-) 
  fopt178523/ZN              -       A->ZN  R     INV_X16       33 58.7    12    21     253    (-,-) 
  inc_add_1428_40_g173427/ZN -       A1->ZN F     NAND2_X1       1  2.4     8    15     268    (-,-) 
  inc_add_1428_40_g941/ZN    -       A->ZN  F     XNOR2_X1       1  1.9    11    38     306    (-,-) 
  g168474/ZN                 -       A1->ZN F     AND2_X2        1  1.4     5    26     332    (-,-) 
  count_cycle_reg[38]/D      -       -      F     DFF_X1         1    -     -     0     332    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1121: VIOLATED (-120 ps) Setup Check with Pin count_cycle_reg[60]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[60]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     332                  
             Slack:=    -120                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[3]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[3]/Q       -       CK->Q  R     DFF_X1         4  6.7    18    96      96    (-,-) 
  inc_add_1428_40_g1197/ZN   -       A2->ZN R     AND2_X2        1  6.3    12    37     133    (-,-) 
  inc_add_1428_40_g1154/ZN   -       A1->ZN F     NAND2_X4       2  9.7     8    15     148    (-,-) 
  inc_add_1428_40_g1116/ZN   -       A2->ZN R     NOR2_X4        1  6.5    15    27     175    (-,-) 
  inc_add_1428_40_g1036/ZN   -       A2->ZN F     NAND2_X4       3 18.7    12    22     197    (-,-) 
  inc_add_1428_40_g1033/ZN   -       A->ZN  R     INV_X4         1  6.3     8    14     211    (-,-) 
  inc_add_1428_40_g173414/ZN -       A1->ZN F     NAND2_X4       1 23.3    14    21     232    (-,-) 
  fopt178523/ZN              -       A->ZN  R     INV_X16       33 58.7    12    21     253    (-,-) 
  inc_add_1428_40_g173429/ZN -       A1->ZN F     NAND2_X1       1  2.4     8    15     268    (-,-) 
  inc_add_1428_40_g942/ZN    -       A->ZN  F     XNOR2_X1       1  1.9    11    38     306    (-,-) 
  g168514/ZN                 -       A1->ZN F     AND2_X2        1  1.4     5    26     332    (-,-) 
  count_cycle_reg[60]/D      -       -      F     DFF_X1         1    -     -     0     332    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1122: VIOLATED (-120 ps) Setup Check with Pin count_cycle_reg[58]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[58]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     332                  
             Slack:=    -120                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[3]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[3]/Q       -       CK->Q  R     DFF_X1         4  6.7    18    96      96    (-,-) 
  inc_add_1428_40_g1197/ZN   -       A2->ZN R     AND2_X2        1  6.3    12    37     133    (-,-) 
  inc_add_1428_40_g1154/ZN   -       A1->ZN F     NAND2_X4       2  9.7     8    15     148    (-,-) 
  inc_add_1428_40_g1116/ZN   -       A2->ZN R     NOR2_X4        1  6.5    15    27     175    (-,-) 
  inc_add_1428_40_g1036/ZN   -       A2->ZN F     NAND2_X4       3 18.7    12    22     197    (-,-) 
  inc_add_1428_40_g1033/ZN   -       A->ZN  R     INV_X4         1  6.3     8    14     211    (-,-) 
  inc_add_1428_40_g173414/ZN -       A1->ZN F     NAND2_X4       1 23.3    14    21     232    (-,-) 
  fopt178523/ZN              -       A->ZN  R     INV_X16       33 58.7    12    21     253    (-,-) 
  inc_add_1428_40_g173430/ZN -       A1->ZN F     NAND2_X1       1  2.4     8    15     268    (-,-) 
  inc_add_1428_40_g944/ZN    -       A->ZN  F     XNOR2_X1       1  1.9    11    38     306    (-,-) 
  g168478/ZN                 -       A1->ZN F     AND2_X2        1  1.4     5    26     332    (-,-) 
  count_cycle_reg[58]/D      -       -      F     DFF_X1         1    -     -     0     332    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1123: VIOLATED (-120 ps) Setup Check with Pin count_cycle_reg[34]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[34]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     332                  
             Slack:=    -120                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[3]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[3]/Q       -       CK->Q  R     DFF_X1         4  6.7    18    96      96    (-,-) 
  inc_add_1428_40_g1197/ZN   -       A2->ZN R     AND2_X2        1  6.3    12    37     133    (-,-) 
  inc_add_1428_40_g1154/ZN   -       A1->ZN F     NAND2_X4       2  9.7     8    15     148    (-,-) 
  inc_add_1428_40_g1116/ZN   -       A2->ZN R     NOR2_X4        1  6.5    15    27     175    (-,-) 
  inc_add_1428_40_g1036/ZN   -       A2->ZN F     NAND2_X4       3 18.7    12    22     197    (-,-) 
  inc_add_1428_40_g1033/ZN   -       A->ZN  R     INV_X4         1  6.3     8    14     211    (-,-) 
  inc_add_1428_40_g173414/ZN -       A1->ZN F     NAND2_X4       1 23.3    14    21     232    (-,-) 
  fopt178523/ZN              -       A->ZN  R     INV_X16       33 58.7    12    21     253    (-,-) 
  inc_add_1428_40_g173425/ZN -       A1->ZN F     NAND2_X1       1  2.4     8    15     268    (-,-) 
  inc_add_1428_40_g939/ZN    -       A->ZN  F     XNOR2_X1       1  1.9    11    38     306    (-,-) 
  g168469/ZN                 -       A1->ZN F     AND2_X2        1  1.4     5    26     332    (-,-) 
  count_cycle_reg[34]/D      -       -      F     DFF_X1         1    -     -     0     332    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1124: VIOLATED (-120 ps) Setup Check with Pin count_cycle_reg[57]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[57]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     332                  
             Slack:=    -120                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[3]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[3]/Q       -       CK->Q  R     DFF_X1         4  6.7    18    96      96    (-,-) 
  inc_add_1428_40_g1197/ZN   -       A2->ZN R     AND2_X2        1  6.3    12    37     133    (-,-) 
  inc_add_1428_40_g1154/ZN   -       A1->ZN F     NAND2_X4       2  9.7     8    15     148    (-,-) 
  inc_add_1428_40_g1116/ZN   -       A2->ZN R     NOR2_X4        1  6.5    15    27     175    (-,-) 
  inc_add_1428_40_g1036/ZN   -       A2->ZN F     NAND2_X4       3 18.7    12    22     197    (-,-) 
  inc_add_1428_40_g1033/ZN   -       A->ZN  R     INV_X4         1  6.3     8    14     211    (-,-) 
  inc_add_1428_40_g173414/ZN -       A1->ZN F     NAND2_X4       1 23.3    14    21     232    (-,-) 
  fopt178523/ZN              -       A->ZN  R     INV_X16       33 58.7    12    21     253    (-,-) 
  inc_add_1428_40_g173440/ZN -       A1->ZN F     NAND2_X1       1  2.4     8    15     268    (-,-) 
  inc_add_1428_40_g924/ZN    -       A->ZN  F     XNOR2_X1       1  1.9    10    38     306    (-,-) 
  g168516/ZN                 -       A1->ZN F     AND2_X2        1  1.4     5    26     332    (-,-) 
  count_cycle_reg[57]/D      -       -      F     DFF_X1         1    -     -     0     332    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1125: VIOLATED (-120 ps) Setup Check with Pin count_cycle_reg[55]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[55]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     332                  
             Slack:=    -120                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[3]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[3]/Q       -       CK->Q  R     DFF_X1         4  6.7    18    96      96    (-,-) 
  inc_add_1428_40_g1197/ZN   -       A2->ZN R     AND2_X2        1  6.3    12    37     133    (-,-) 
  inc_add_1428_40_g1154/ZN   -       A1->ZN F     NAND2_X4       2  9.7     8    15     148    (-,-) 
  inc_add_1428_40_g1116/ZN   -       A2->ZN R     NOR2_X4        1  6.5    15    27     175    (-,-) 
  inc_add_1428_40_g1036/ZN   -       A2->ZN F     NAND2_X4       3 18.7    12    22     197    (-,-) 
  inc_add_1428_40_g1033/ZN   -       A->ZN  R     INV_X4         1  6.3     8    14     211    (-,-) 
  inc_add_1428_40_g173414/ZN -       A1->ZN F     NAND2_X4       1 23.3    14    21     232    (-,-) 
  fopt178523/ZN              -       A->ZN  R     INV_X16       33 58.7    12    21     253    (-,-) 
  inc_add_1428_40_g173419/ZN -       A1->ZN F     NAND2_X1       1  2.4     8    15     268    (-,-) 
  inc_add_1428_40_g946/ZN    -       A->ZN  F     XNOR2_X1       1  1.9    10    38     306    (-,-) 
  g168500/ZN                 -       A1->ZN F     AND2_X2        1  1.4     5    26     332    (-,-) 
  count_cycle_reg[55]/D      -       -      F     DFF_X1         1    -     -     0     332    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1126: VIOLATED (-120 ps) Setup Check with Pin count_cycle_reg[53]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[53]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     332                  
             Slack:=    -120                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[3]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[3]/Q       -       CK->Q  R     DFF_X1         4  6.7    18    96      96    (-,-) 
  inc_add_1428_40_g1197/ZN   -       A2->ZN R     AND2_X2        1  6.3    12    37     133    (-,-) 
  inc_add_1428_40_g1154/ZN   -       A1->ZN F     NAND2_X4       2  9.7     8    15     148    (-,-) 
  inc_add_1428_40_g1116/ZN   -       A2->ZN R     NOR2_X4        1  6.5    15    27     175    (-,-) 
  inc_add_1428_40_g1036/ZN   -       A2->ZN F     NAND2_X4       3 18.7    12    22     197    (-,-) 
  inc_add_1428_40_g1033/ZN   -       A->ZN  R     INV_X4         1  6.3     8    14     211    (-,-) 
  inc_add_1428_40_g173414/ZN -       A1->ZN F     NAND2_X4       1 23.3    14    21     232    (-,-) 
  fopt178523/ZN              -       A->ZN  R     INV_X16       33 58.7    12    21     253    (-,-) 
  inc_add_1428_40_g173441/ZN -       A1->ZN F     NAND2_X1       1  2.4     8    15     268    (-,-) 
  inc_add_1428_40_g926/ZN    -       A->ZN  F     XNOR2_X1       1  1.9    10    38     306    (-,-) 
  g168511/ZN                 -       A1->ZN F     AND2_X2        1  1.4     5    26     332    (-,-) 
  count_cycle_reg[53]/D      -       -      F     DFF_X1         1    -     -     0     332    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1127: VIOLATED (-120 ps) Setup Check with Pin count_cycle_reg[51]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[51]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     332                  
             Slack:=    -120                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[3]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[3]/Q       -       CK->Q  R     DFF_X1         4  6.7    18    96      96    (-,-) 
  inc_add_1428_40_g1197/ZN   -       A2->ZN R     AND2_X2        1  6.3    12    37     133    (-,-) 
  inc_add_1428_40_g1154/ZN   -       A1->ZN F     NAND2_X4       2  9.7     8    15     148    (-,-) 
  inc_add_1428_40_g1116/ZN   -       A2->ZN R     NOR2_X4        1  6.5    15    27     175    (-,-) 
  inc_add_1428_40_g1036/ZN   -       A2->ZN F     NAND2_X4       3 18.7    12    22     197    (-,-) 
  inc_add_1428_40_g1033/ZN   -       A->ZN  R     INV_X4         1  6.3     8    14     211    (-,-) 
  inc_add_1428_40_g173414/ZN -       A1->ZN F     NAND2_X4       1 23.3    14    21     232    (-,-) 
  fopt178523/ZN              -       A->ZN  R     INV_X16       33 58.7    12    21     253    (-,-) 
  inc_add_1428_40_g173442/ZN -       A1->ZN F     NAND2_X1       1  2.4     8    15     268    (-,-) 
  inc_add_1428_40_g927/ZN    -       A->ZN  F     XNOR2_X1       1  1.9    11    38     306    (-,-) 
  g168492/ZN                 -       A1->ZN F     AND2_X2        1  1.4     5    26     332    (-,-) 
  count_cycle_reg[51]/D      -       -      F     DFF_X1         1    -     -     0     332    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1128: VIOLATED (-120 ps) Setup Check with Pin count_cycle_reg[45]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[45]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     332                  
             Slack:=    -120                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[3]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[3]/Q       -       CK->Q  R     DFF_X1         4  6.7    18    96      96    (-,-) 
  inc_add_1428_40_g1197/ZN   -       A2->ZN R     AND2_X2        1  6.3    12    37     133    (-,-) 
  inc_add_1428_40_g1154/ZN   -       A1->ZN F     NAND2_X4       2  9.7     8    15     148    (-,-) 
  inc_add_1428_40_g1116/ZN   -       A2->ZN R     NOR2_X4        1  6.5    15    27     175    (-,-) 
  inc_add_1428_40_g1036/ZN   -       A2->ZN F     NAND2_X4       3 18.7    12    22     197    (-,-) 
  inc_add_1428_40_g1033/ZN   -       A->ZN  R     INV_X4         1  6.3     8    14     211    (-,-) 
  inc_add_1428_40_g173414/ZN -       A1->ZN F     NAND2_X4       1 23.3    14    21     232    (-,-) 
  fopt178523/ZN              -       A->ZN  R     INV_X16       33 58.7    12    21     253    (-,-) 
  inc_add_1428_40_g173444/ZN -       A1->ZN F     NAND2_X1       1  2.4     8    15     268    (-,-) 
  inc_add_1428_40_g930/ZN    -       A->ZN  F     XNOR2_X1       1  1.9    11    38     306    (-,-) 
  g168483/ZN                 -       A1->ZN F     AND2_X2        1  1.4     5    26     332    (-,-) 
  count_cycle_reg[45]/D      -       -      F     DFF_X1         1    -     -     0     332    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1129: VIOLATED (-120 ps) Setup Check with Pin count_cycle_reg[37]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[37]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     332                  
             Slack:=    -120                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[3]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[3]/Q       -       CK->Q  R     DFF_X1         4  6.7    18    96      96    (-,-) 
  inc_add_1428_40_g1197/ZN   -       A2->ZN R     AND2_X2        1  6.3    12    37     133    (-,-) 
  inc_add_1428_40_g1154/ZN   -       A1->ZN F     NAND2_X4       2  9.7     8    15     148    (-,-) 
  inc_add_1428_40_g1116/ZN   -       A2->ZN R     NOR2_X4        1  6.5    15    27     175    (-,-) 
  inc_add_1428_40_g1036/ZN   -       A2->ZN F     NAND2_X4       3 18.7    12    22     197    (-,-) 
  inc_add_1428_40_g1033/ZN   -       A->ZN  R     INV_X4         1  6.3     8    14     211    (-,-) 
  inc_add_1428_40_g173414/ZN -       A1->ZN F     NAND2_X4       1 23.3    14    21     232    (-,-) 
  fopt178523/ZN              -       A->ZN  R     INV_X16       33 58.7    12    21     253    (-,-) 
  inc_add_1428_40_g173434/ZN -       A1->ZN F     NAND2_X1       1  2.4     8    15     268    (-,-) 
  inc_add_1428_40_g928/ZN    -       A->ZN  F     XNOR2_X1       1  1.9    11    38     306    (-,-) 
  g168503/ZN                 -       A1->ZN F     AND2_X2        1  1.4     5    26     332    (-,-) 
  count_cycle_reg[37]/D      -       -      F     DFF_X1         1    -     -     0     332    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1130: VIOLATED (-120 ps) Setup Check with Pin count_cycle_reg[33]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[33]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     332                  
             Slack:=    -120                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[3]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[3]/Q       -       CK->Q  R     DFF_X1         4  6.7    18    96      96    (-,-) 
  inc_add_1428_40_g1197/ZN   -       A2->ZN R     AND2_X2        1  6.3    12    37     133    (-,-) 
  inc_add_1428_40_g1154/ZN   -       A1->ZN F     NAND2_X4       2  9.7     8    15     148    (-,-) 
  inc_add_1428_40_g1116/ZN   -       A2->ZN R     NOR2_X4        1  6.5    15    27     175    (-,-) 
  inc_add_1428_40_g1036/ZN   -       A2->ZN F     NAND2_X4       3 18.7    12    22     197    (-,-) 
  inc_add_1428_40_g1033/ZN   -       A->ZN  R     INV_X4         1  6.3     8    14     211    (-,-) 
  inc_add_1428_40_g173414/ZN -       A1->ZN F     NAND2_X4       1 23.3    14    21     232    (-,-) 
  fopt178523/ZN              -       A->ZN  R     INV_X16       33 58.7    12    21     253    (-,-) 
  inc_add_1428_40_g173412/ZN -       A1->ZN F     NAND2_X1       1  2.4     8    15     268    (-,-) 
  inc_add_1428_40_g919/ZN    -       A->ZN  F     XNOR2_X1       1  1.9    11    38     306    (-,-) 
  g168506/ZN                 -       A1->ZN F     AND2_X2        1  1.4     5    26     332    (-,-) 
  count_cycle_reg[33]/D      -       -      F     DFF_X1         1    -     -     0     332    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1131: VIOLATED (-120 ps) Setup Check with Pin cpuregs_reg[16][8]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[3]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     336                  
             Slack:=    -120                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[3]/Q        -       CK->Q  R     DFF_X1         5 11.7    30   107     107    (-,-) 
  add_1312_30_g183870/ZN -       A2->ZN F     NAND2_X2       3  8.6    13    24     131    (-,-) 
  add_1312_30_g183872/ZN -       A->ZN  R     INV_X2         2  5.1    10    17     148    (-,-) 
  g183871/ZN             -       A1->ZN F     NAND3_X2       1  6.0    14    22     170    (-,-) 
  g179586/ZN             -       A->ZN  R     INV_X4         8 15.2    12    21     191    (-,-) 
  add_1312_30_g7020/ZN   -       A->ZN  R     XNOR2_X1       1  3.4    27    43     234    (-,-) 
  g195072/ZN             -       B1->ZN F     AOI21_X2       1  6.0    13    22     256    (-,-) 
  g195171/ZN             -       A->ZN  R     INV_X4         5 17.6    13    22     278    (-,-) 
  g195172/ZN             -       A->ZN  F     INV_X8        10 25.5     6    12     290    (-,-) 
  g195176/ZN             -       A->ZN  R     INV_X8        13 23.2    10    16     305    (-,-) 
  g195185/ZN             -       A1->ZN F     NAND2_X1       1  1.8     8    13     318    (-,-) 
  g159692/ZN             -       A->ZN  R     OAI21_X1       1  1.4    17    19     336    (-,-) 
  cpuregs_reg[16][8]/D   -       -      R     DFF_X1         1    -     -     0     336    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1132: VIOLATED (-120 ps) Setup Check with Pin count_cycle_reg[62]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[62]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     332                  
             Slack:=    -120                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[3]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[3]/Q       -       CK->Q  R     DFF_X1         4  6.7    18    96      96    (-,-) 
  inc_add_1428_40_g1197/ZN   -       A2->ZN R     AND2_X2        1  6.3    12    37     133    (-,-) 
  inc_add_1428_40_g1154/ZN   -       A1->ZN F     NAND2_X4       2  9.7     8    15     148    (-,-) 
  inc_add_1428_40_g1116/ZN   -       A2->ZN R     NOR2_X4        1  6.5    15    27     175    (-,-) 
  inc_add_1428_40_g1036/ZN   -       A2->ZN F     NAND2_X4       3 18.7    12    22     197    (-,-) 
  inc_add_1428_40_g1033/ZN   -       A->ZN  R     INV_X4         1  6.3     8    14     211    (-,-) 
  inc_add_1428_40_g173414/ZN -       A1->ZN F     NAND2_X4       1 23.3    14    21     232    (-,-) 
  fopt178523/ZN              -       A->ZN  R     INV_X16       33 58.7    12    21     253    (-,-) 
  inc_add_1428_40_g173420/ZN -       A1->ZN F     NAND2_X1       1  2.4     8    15     268    (-,-) 
  inc_add_1428_40_g923/ZN    -       A->ZN  F     XNOR2_X1       1  1.9    10    38     306    (-,-) 
  g168491/ZN                 -       A1->ZN F     AND2_X2        1  1.4     5    26     332    (-,-) 
  count_cycle_reg[62]/D      -       -      F     DFF_X1         1    -     -     0     332    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1133: VIOLATED (-120 ps) Setup Check with Pin count_cycle_reg[61]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[61]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     332                  
             Slack:=    -120                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[3]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[3]/Q       -       CK->Q  R     DFF_X1         4  6.7    18    96      96    (-,-) 
  inc_add_1428_40_g1197/ZN   -       A2->ZN R     AND2_X2        1  6.3    12    37     133    (-,-) 
  inc_add_1428_40_g1154/ZN   -       A1->ZN F     NAND2_X4       2  9.7     8    15     148    (-,-) 
  inc_add_1428_40_g1116/ZN   -       A2->ZN R     NOR2_X4        1  6.5    15    27     175    (-,-) 
  inc_add_1428_40_g1036/ZN   -       A2->ZN F     NAND2_X4       3 18.7    12    22     197    (-,-) 
  inc_add_1428_40_g1033/ZN   -       A->ZN  R     INV_X4         1  6.3     8    14     211    (-,-) 
  inc_add_1428_40_g173414/ZN -       A1->ZN F     NAND2_X4       1 23.3    14    21     232    (-,-) 
  fopt178523/ZN              -       A->ZN  R     INV_X16       33 58.7    12    21     253    (-,-) 
  inc_add_1428_40_g173417/ZN -       A1->ZN F     NAND2_X1       1  2.4     8    15     268    (-,-) 
  inc_add_1428_40_g940/ZN    -       A->ZN  F     XNOR2_X1       1  1.9    10    38     306    (-,-) 
  g168507/ZN                 -       A1->ZN F     AND2_X2        1  1.4     5    26     332    (-,-) 
  count_cycle_reg[61]/D      -       -      F     DFF_X1         1    -     -     0     332    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1134: VIOLATED (-120 ps) Setup Check with Pin count_cycle_reg[59]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[59]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     332                  
             Slack:=    -120                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[3]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[3]/Q       -       CK->Q  R     DFF_X1         4  6.7    18    96      96    (-,-) 
  inc_add_1428_40_g1197/ZN   -       A2->ZN R     AND2_X2        1  6.3    12    37     133    (-,-) 
  inc_add_1428_40_g1154/ZN   -       A1->ZN F     NAND2_X4       2  9.7     8    15     148    (-,-) 
  inc_add_1428_40_g1116/ZN   -       A2->ZN R     NOR2_X4        1  6.5    15    27     175    (-,-) 
  inc_add_1428_40_g1036/ZN   -       A2->ZN F     NAND2_X4       3 18.7    12    22     197    (-,-) 
  inc_add_1428_40_g1033/ZN   -       A->ZN  R     INV_X4         1  6.3     8    14     211    (-,-) 
  inc_add_1428_40_g173414/ZN -       A1->ZN F     NAND2_X4       1 23.3    14    21     232    (-,-) 
  fopt178523/ZN              -       A->ZN  R     INV_X16       33 58.7    12    21     253    (-,-) 
  inc_add_1428_40_g173418/ZN -       A1->ZN F     NAND2_X1       1  2.4     8    15     268    (-,-) 
  inc_add_1428_40_g943/ZN    -       A->ZN  F     XNOR2_X1       1  1.9    10    38     306    (-,-) 
  g168510/ZN                 -       A1->ZN F     AND2_X2        1  1.4     5    26     332    (-,-) 
  count_cycle_reg[59]/D      -       -      F     DFF_X1         1    -     -     0     332    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1135: VIOLATED (-120 ps) Setup Check with Pin count_cycle_reg[47]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[47]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     332                  
             Slack:=    -120                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[3]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[3]/Q       -       CK->Q  R     DFF_X1         4  6.7    18    96      96    (-,-) 
  inc_add_1428_40_g1197/ZN   -       A2->ZN R     AND2_X2        1  6.3    12    37     133    (-,-) 
  inc_add_1428_40_g1154/ZN   -       A1->ZN F     NAND2_X4       2  9.7     8    15     148    (-,-) 
  inc_add_1428_40_g1116/ZN   -       A2->ZN R     NOR2_X4        1  6.5    15    27     175    (-,-) 
  inc_add_1428_40_g1036/ZN   -       A2->ZN F     NAND2_X4       3 18.7    12    22     197    (-,-) 
  inc_add_1428_40_g1033/ZN   -       A->ZN  R     INV_X4         1  6.3     8    14     211    (-,-) 
  inc_add_1428_40_g173414/ZN -       A1->ZN F     NAND2_X4       1 23.3    14    21     232    (-,-) 
  fopt178523/ZN              -       A->ZN  R     INV_X16       33 58.7    12    21     253    (-,-) 
  inc_add_1428_40_g173424/ZN -       A1->ZN F     NAND2_X1       1  2.4     8    15     268    (-,-) 
  inc_add_1428_40_g948/ZN    -       A->ZN  F     XNOR2_X1       1  1.9    10    38     306    (-,-) 
  g168494/ZN                 -       A1->ZN F     AND2_X2        1  1.4     5    26     332    (-,-) 
  count_cycle_reg[47]/D      -       -      F     DFF_X1         1    -     -     0     332    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1136: VIOLATED (-120 ps) Setup Check with Pin count_cycle_reg[43]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[43]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     332                  
             Slack:=    -120                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[3]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[3]/Q       -       CK->Q  R     DFF_X1         4  6.7    18    96      96    (-,-) 
  inc_add_1428_40_g1197/ZN   -       A2->ZN R     AND2_X2        1  6.3    12    37     133    (-,-) 
  inc_add_1428_40_g1154/ZN   -       A1->ZN F     NAND2_X4       2  9.7     8    15     148    (-,-) 
  inc_add_1428_40_g1116/ZN   -       A2->ZN R     NOR2_X4        1  6.5    15    27     175    (-,-) 
  inc_add_1428_40_g1036/ZN   -       A2->ZN F     NAND2_X4       3 18.7    12    22     197    (-,-) 
  inc_add_1428_40_g1033/ZN   -       A->ZN  R     INV_X4         1  6.3     8    14     211    (-,-) 
  inc_add_1428_40_g173414/ZN -       A1->ZN F     NAND2_X4       1 23.3    14    21     232    (-,-) 
  fopt178523/ZN              -       A->ZN  R     INV_X16       33 58.7    12    21     253    (-,-) 
  inc_add_1428_40_g173445/ZN -       A1->ZN F     NAND2_X1       1  2.4     8    15     268    (-,-) 
  inc_add_1428_40_g931/ZN    -       A->ZN  F     XNOR2_X1       1  1.9    10    38     306    (-,-) 
  g168512/ZN                 -       A1->ZN F     AND2_X2        1  1.4     5    26     332    (-,-) 
  count_cycle_reg[43]/D      -       -      F     DFF_X1         1    -     -     0     332    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1137: VIOLATED (-120 ps) Setup Check with Pin count_cycle_reg[41]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[41]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     332                  
             Slack:=    -120                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[3]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[3]/Q       -       CK->Q  R     DFF_X1         4  6.7    18    96      96    (-,-) 
  inc_add_1428_40_g1197/ZN   -       A2->ZN R     AND2_X2        1  6.3    12    37     133    (-,-) 
  inc_add_1428_40_g1154/ZN   -       A1->ZN F     NAND2_X4       2  9.7     8    15     148    (-,-) 
  inc_add_1428_40_g1116/ZN   -       A2->ZN R     NOR2_X4        1  6.5    15    27     175    (-,-) 
  inc_add_1428_40_g1036/ZN   -       A2->ZN F     NAND2_X4       3 18.7    12    22     197    (-,-) 
  inc_add_1428_40_g1033/ZN   -       A->ZN  R     INV_X4         1  6.3     8    14     211    (-,-) 
  inc_add_1428_40_g173414/ZN -       A1->ZN F     NAND2_X4       1 23.3    14    21     232    (-,-) 
  fopt178523/ZN              -       A->ZN  R     INV_X16       33 58.7    12    21     253    (-,-) 
  inc_add_1428_40_g173446/ZN -       A1->ZN F     NAND2_X1       1  2.4     8    15     268    (-,-) 
  inc_add_1428_40_g932/ZN    -       A->ZN  F     XNOR2_X1       1  1.9    10    38     306    (-,-) 
  g168480/ZN                 -       A1->ZN F     AND2_X2        1  1.4     5    26     332    (-,-) 
  count_cycle_reg[41]/D      -       -      F     DFF_X1         1    -     -     0     332    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1138: VIOLATED (-120 ps) Setup Check with Pin count_cycle_reg[39]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[39]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     332                  
             Slack:=    -120                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[3]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[3]/Q       -       CK->Q  R     DFF_X1         4  6.7    18    96      96    (-,-) 
  inc_add_1428_40_g1197/ZN   -       A2->ZN R     AND2_X2        1  6.3    12    37     133    (-,-) 
  inc_add_1428_40_g1154/ZN   -       A1->ZN F     NAND2_X4       2  9.7     8    15     148    (-,-) 
  inc_add_1428_40_g1116/ZN   -       A2->ZN R     NOR2_X4        1  6.5    15    27     175    (-,-) 
  inc_add_1428_40_g1036/ZN   -       A2->ZN F     NAND2_X4       3 18.7    12    22     197    (-,-) 
  inc_add_1428_40_g1033/ZN   -       A->ZN  R     INV_X4         1  6.3     8    14     211    (-,-) 
  inc_add_1428_40_g173414/ZN -       A1->ZN F     NAND2_X4       1 23.3    14    21     232    (-,-) 
  fopt178523/ZN              -       A->ZN  R     INV_X16       33 58.7    12    21     253    (-,-) 
  inc_add_1428_40_g173433/ZN -       A1->ZN F     NAND2_X1       1  2.4     8    15     268    (-,-) 
  inc_add_1428_40_g925/ZN    -       A->ZN  F     XNOR2_X1       1  1.9    10    38     306    (-,-) 
  g168501/ZN                 -       A1->ZN F     AND2_X2        1  1.4     5    26     332    (-,-) 
  count_cycle_reg[39]/D      -       -      F     DFF_X1         1    -     -     0     332    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1139: VIOLATED (-120 ps) Setup Check with Pin count_cycle_reg[35]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[35]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     332                  
             Slack:=    -120                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[3]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[3]/Q       -       CK->Q  R     DFF_X1         4  6.7    18    96      96    (-,-) 
  inc_add_1428_40_g1197/ZN   -       A2->ZN R     AND2_X2        1  6.3    12    37     133    (-,-) 
  inc_add_1428_40_g1154/ZN   -       A1->ZN F     NAND2_X4       2  9.7     8    15     148    (-,-) 
  inc_add_1428_40_g1116/ZN   -       A2->ZN R     NOR2_X4        1  6.5    15    27     175    (-,-) 
  inc_add_1428_40_g1036/ZN   -       A2->ZN F     NAND2_X4       3 18.7    12    22     197    (-,-) 
  inc_add_1428_40_g1033/ZN   -       A->ZN  R     INV_X4         1  6.3     8    14     211    (-,-) 
  inc_add_1428_40_g173414/ZN -       A1->ZN F     NAND2_X4       1 23.3    14    21     232    (-,-) 
  fopt178523/ZN              -       A->ZN  R     INV_X16       33 58.7    12    21     253    (-,-) 
  inc_add_1428_40_g173439/ZN -       A1->ZN F     NAND2_X1       1  2.4     8    15     268    (-,-) 
  inc_add_1428_40_g922/ZN    -       A->ZN  F     XNOR2_X1       1  1.9    10    38     306    (-,-) 
  g168508/ZN                 -       A1->ZN F     AND2_X2        1  1.4     5    26     332    (-,-) 
  count_cycle_reg[35]/D      -       -      F     DFF_X1         1    -     -     0     332    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1140: VIOLATED (-120 ps) Setup Check with Pin cpuregs_reg[24][8]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[3]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     336                  
             Slack:=    -120                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[3]/Q        -       CK->Q  R     DFF_X1         5 11.7    30   107     107    (-,-) 
  add_1312_30_g183870/ZN -       A2->ZN F     NAND2_X2       3  8.6    13    24     131    (-,-) 
  add_1312_30_g183872/ZN -       A->ZN  R     INV_X2         2  5.1    10    17     148    (-,-) 
  g183871/ZN             -       A1->ZN F     NAND3_X2       1  6.0    14    22     170    (-,-) 
  g179586/ZN             -       A->ZN  R     INV_X4         8 15.2    12    21     191    (-,-) 
  add_1312_30_g7020/ZN   -       A->ZN  R     XNOR2_X1       1  3.4    27    43     234    (-,-) 
  g195072/ZN             -       B1->ZN F     AOI21_X2       1  6.0    13    22     256    (-,-) 
  g195171/ZN             -       A->ZN  R     INV_X4         5 17.6    13    22     278    (-,-) 
  g195172/ZN             -       A->ZN  F     INV_X8        10 25.5     6    12     290    (-,-) 
  g195176/ZN             -       A->ZN  R     INV_X8        13 23.2    10    16     305    (-,-) 
  g195175/ZN             -       A1->ZN F     NAND2_X1       1  1.8     8    13     318    (-,-) 
  g159842/ZN             -       A->ZN  R     OAI21_X1       1  1.4    17    19     336    (-,-) 
  cpuregs_reg[24][8]/D   -       -      R     DFF_X1         1    -     -     0     336    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1141: VIOLATED (-120 ps) Setup Check with Pin count_cycle_reg[63]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[63]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     331                  
             Slack:=    -120                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[3]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[3]/Q       -       CK->Q  R     DFF_X1         4  6.7    18    96      96    (-,-) 
  inc_add_1428_40_g1197/ZN   -       A2->ZN R     AND2_X2        1  6.3    12    37     133    (-,-) 
  inc_add_1428_40_g1154/ZN   -       A1->ZN F     NAND2_X4       2  9.7     8    15     148    (-,-) 
  inc_add_1428_40_g1116/ZN   -       A2->ZN R     NOR2_X4        1  6.5    15    27     175    (-,-) 
  inc_add_1428_40_g1036/ZN   -       A2->ZN F     NAND2_X4       3 18.7    12    22     197    (-,-) 
  inc_add_1428_40_g1033/ZN   -       A->ZN  R     INV_X4         1  6.3     8    14     211    (-,-) 
  inc_add_1428_40_g173414/ZN -       A1->ZN F     NAND2_X4       1 23.3    14    21     232    (-,-) 
  fopt178523/ZN              -       A->ZN  R     INV_X16       33 58.7    12    21     253    (-,-) 
  inc_add_1428_40_g173426/ZN -       A1->ZN F     NAND2_X1       1  2.4     8    15     268    (-,-) 
  inc_add_1428_40_g945/ZN    -       A->ZN  F     XNOR2_X1       1  1.9    10    38     306    (-,-) 
  g168502/ZN                 -       A1->ZN F     AND2_X2        1  1.4     5    26     331    (-,-) 
  count_cycle_reg[63]/D      -       -      F     DFF_X1         1    -     -     0     331    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1142: VIOLATED (-120 ps) Setup Check with Pin cpuregs_reg[20][8]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[3]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     336                  
             Slack:=    -120                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[3]/Q        -       CK->Q  R     DFF_X1         5 11.7    30   107     107    (-,-) 
  add_1312_30_g183870/ZN -       A2->ZN F     NAND2_X2       3  8.6    13    24     131    (-,-) 
  add_1312_30_g183872/ZN -       A->ZN  R     INV_X2         2  5.1    10    17     148    (-,-) 
  g183871/ZN             -       A1->ZN F     NAND3_X2       1  6.0    14    22     170    (-,-) 
  g179586/ZN             -       A->ZN  R     INV_X4         8 15.2    12    21     191    (-,-) 
  add_1312_30_g7020/ZN   -       A->ZN  R     XNOR2_X1       1  3.4    27    43     234    (-,-) 
  g195072/ZN             -       B1->ZN F     AOI21_X2       1  6.0    13    22     256    (-,-) 
  g195171/ZN             -       A->ZN  R     INV_X4         5 17.6    13    22     278    (-,-) 
  g195172/ZN             -       A->ZN  F     INV_X8        10 25.5     6    12     290    (-,-) 
  g195176/ZN             -       A->ZN  R     INV_X8        13 23.2    10    16     305    (-,-) 
  g195178/ZN             -       A1->ZN F     NAND2_X1       1  1.8     7    13     318    (-,-) 
  g182736/ZN             -       A->ZN  R     OAI21_X1       1  1.4    17    18     336    (-,-) 
  cpuregs_reg[20][8]/D   -       -      R     DFF_X1         1    -     -     0     336    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1143: VIOLATED (-120 ps) Setup Check with Pin count_cycle_reg[56]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[56]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     331                  
             Slack:=    -120                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[3]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[3]/Q       -       CK->Q  R     DFF_X1         4  6.7    18    96      96    (-,-) 
  inc_add_1428_40_g1197/ZN   -       A2->ZN R     AND2_X2        1  6.3    12    37     133    (-,-) 
  inc_add_1428_40_g1154/ZN   -       A1->ZN F     NAND2_X4       2  9.7     8    15     148    (-,-) 
  inc_add_1428_40_g1116/ZN   -       A2->ZN R     NOR2_X4        1  6.5    15    27     175    (-,-) 
  inc_add_1428_40_g1036/ZN   -       A2->ZN F     NAND2_X4       3 18.7    12    22     197    (-,-) 
  inc_add_1428_40_g1033/ZN   -       A->ZN  R     INV_X4         1  6.3     8    14     211    (-,-) 
  inc_add_1428_40_g173414/ZN -       A1->ZN F     NAND2_X4       1 23.3    14    21     232    (-,-) 
  fopt178523/ZN              -       A->ZN  R     INV_X16       33 58.7    12    21     253    (-,-) 
  inc_add_1428_40_g173438/ZN -       A1->ZN F     NAND2_X1       1  2.4     8    15     268    (-,-) 
  inc_add_1428_40_g180706/ZN -       A->ZN  F     XNOR2_X1       1  1.9    10    38     306    (-,-) 
  g180705/ZN                 -       A1->ZN F     AND2_X2        1  1.4     5    26     331    (-,-) 
  count_cycle_reg[56]/D      -       -      F     DFF_X1         1    -     -     0     331    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1144: VIOLATED (-120 ps) Setup Check with Pin count_cycle_reg[50]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[50]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     331                  
             Slack:=    -120                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[3]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[3]/Q       -       CK->Q  R     DFF_X1         4  6.7    18    96      96    (-,-) 
  inc_add_1428_40_g1197/ZN   -       A2->ZN R     AND2_X2        1  6.3    12    37     133    (-,-) 
  inc_add_1428_40_g1154/ZN   -       A1->ZN F     NAND2_X4       2  9.7     8    15     148    (-,-) 
  inc_add_1428_40_g1116/ZN   -       A2->ZN R     NOR2_X4        1  6.5    15    27     175    (-,-) 
  inc_add_1428_40_g1036/ZN   -       A2->ZN F     NAND2_X4       3 18.7    12    22     197    (-,-) 
  inc_add_1428_40_g1033/ZN   -       A->ZN  R     INV_X4         1  6.3     8    14     211    (-,-) 
  inc_add_1428_40_g173414/ZN -       A1->ZN F     NAND2_X4       1 23.3    14    21     232    (-,-) 
  fopt178523/ZN              -       A->ZN  R     INV_X16       33 58.7    12    21     253    (-,-) 
  inc_add_1428_40_g173436/ZN -       A1->ZN F     NAND2_X1       1  2.4     8    15     268    (-,-) 
  inc_add_1428_40_g191473/ZN -       A->ZN  F     XNOR2_X1       1  1.9    10    38     306    (-,-) 
  g191472/ZN                 -       A1->ZN F     AND2_X2        1  1.4     5    26     331    (-,-) 
  count_cycle_reg[50]/D      -       -      F     DFF_X1         1    -     -     0     331    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1145: VIOLATED (-120 ps) Setup Check with Pin count_cycle_reg[48]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[48]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     331                  
             Slack:=    -120                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[3]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[3]/Q       -       CK->Q  R     DFF_X1         4  6.7    18    96      96    (-,-) 
  inc_add_1428_40_g1197/ZN   -       A2->ZN R     AND2_X2        1  6.3    12    37     133    (-,-) 
  inc_add_1428_40_g1154/ZN   -       A1->ZN F     NAND2_X4       2  9.7     8    15     148    (-,-) 
  inc_add_1428_40_g1116/ZN   -       A2->ZN R     NOR2_X4        1  6.5    15    27     175    (-,-) 
  inc_add_1428_40_g1036/ZN   -       A2->ZN F     NAND2_X4       3 18.7    12    22     197    (-,-) 
  inc_add_1428_40_g1033/ZN   -       A->ZN  R     INV_X4         1  6.3     8    14     211    (-,-) 
  inc_add_1428_40_g173414/ZN -       A1->ZN F     NAND2_X4       1 23.3    14    21     232    (-,-) 
  fopt178523/ZN              -       A->ZN  R     INV_X16       33 58.7    12    21     253    (-,-) 
  inc_add_1428_40_g173423/ZN -       A1->ZN F     NAND2_X1       1  2.4     8    15     268    (-,-) 
  inc_add_1428_40_g184919/ZN -       A->ZN  F     XNOR2_X1       1  1.9    10    38     306    (-,-) 
  g184918/ZN                 -       A1->ZN F     AND2_X2        1  1.4     5    26     331    (-,-) 
  count_cycle_reg[48]/D      -       -      F     DFF_X1         1    -     -     0     331    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1146: VIOLATED (-120 ps) Setup Check with Pin count_cycle_reg[36]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[36]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     331                  
             Slack:=    -120                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[3]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[3]/Q       -       CK->Q  R     DFF_X1         4  6.7    18    96      96    (-,-) 
  inc_add_1428_40_g1197/ZN   -       A2->ZN R     AND2_X2        1  6.3    12    37     133    (-,-) 
  inc_add_1428_40_g1154/ZN   -       A1->ZN F     NAND2_X4       2  9.7     8    15     148    (-,-) 
  inc_add_1428_40_g1116/ZN   -       A2->ZN R     NOR2_X4        1  6.5    15    27     175    (-,-) 
  inc_add_1428_40_g1036/ZN   -       A2->ZN F     NAND2_X4       3 18.7    12    22     197    (-,-) 
  inc_add_1428_40_g1033/ZN   -       A->ZN  R     INV_X4         1  6.3     8    14     211    (-,-) 
  inc_add_1428_40_g173414/ZN -       A1->ZN F     NAND2_X4       1 23.3    14    21     232    (-,-) 
  fopt178523/ZN              -       A->ZN  R     INV_X16       33 58.7    12    21     253    (-,-) 
  inc_add_1428_40_g173421/ZN -       A1->ZN F     NAND2_X1       1  2.4     8    15     268    (-,-) 
  inc_add_1428_40_g184952/ZN -       A->ZN  F     XNOR2_X1       1  1.9    10    38     306    (-,-) 
  g184951/ZN                 -       A1->ZN F     AND2_X2        1  1.4     5    26     331    (-,-) 
  count_cycle_reg[36]/D      -       -      F     DFF_X1         1    -     -     0     331    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1147: VIOLATED (-120 ps) Setup Check with Pin cpuregs_reg[24][10]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[24][10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     329                  
             Slack:=    -120                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[3]/Q        -       CK->Q  R     DFF_X1         5 11.7    30   107     107    (-,-) 
  add_1312_30_g183870/ZN -       A2->ZN F     NAND2_X2       3  8.6    13    24     131    (-,-) 
  add_1312_30_g183872/ZN -       A->ZN  R     INV_X2         2  5.1    10    17     148    (-,-) 
  g183871/ZN             -       A1->ZN F     NAND3_X2       1  6.0    14    22     170    (-,-) 
  g179586/ZN             -       A->ZN  R     INV_X4         8 15.2    12    21     191    (-,-) 
  add_1312_30_g7023/ZN   -       A1->ZN F     NAND2_X1       1  4.1    11    19     210    (-,-) 
  add_1312_30_g186649/ZN -       A->ZN  F     XNOR2_X2       2  6.3    12    40     250    (-,-) 
  g192176/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     270    (-,-) 
  g192175/ZN             -       A1->ZN F     NAND2_X4      14 24.3    14    24     294    (-,-) 
  g189699/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    18     312    (-,-) 
  g159844/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     329    (-,-) 
  cpuregs_reg[24][10]/D  -       -      F     DFF_X1         1    -     -     0     329    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1148: VIOLATED (-120 ps) Setup Check with Pin cpuregs_reg[16][10]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[16][10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     329                  
             Slack:=    -120                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[3]/Q        -       CK->Q  R     DFF_X1         5 11.7    30   107     107    (-,-) 
  add_1312_30_g183870/ZN -       A2->ZN F     NAND2_X2       3  8.6    13    24     131    (-,-) 
  add_1312_30_g183872/ZN -       A->ZN  R     INV_X2         2  5.1    10    17     148    (-,-) 
  g183871/ZN             -       A1->ZN F     NAND3_X2       1  6.0    14    22     170    (-,-) 
  g179586/ZN             -       A->ZN  R     INV_X4         8 15.2    12    21     191    (-,-) 
  add_1312_30_g7023/ZN   -       A1->ZN F     NAND2_X1       1  4.1    11    19     210    (-,-) 
  add_1312_30_g186649/ZN -       A->ZN  F     XNOR2_X2       2  6.3    12    40     250    (-,-) 
  g192176/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     270    (-,-) 
  g192175/ZN             -       A1->ZN F     NAND2_X4      14 24.3    14    24     294    (-,-) 
  g189702/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    18     312    (-,-) 
  g159694/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     329    (-,-) 
  cpuregs_reg[16][10]/D  -       -      F     DFF_X1         1    -     -     0     329    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1149: VIOLATED (-119 ps) Setup Check with Pin cpuregs_reg[1][15]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[1][15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     328                  
             Slack:=    -119                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[3]/Q        -       CK->Q  R     DFF_X1         5 11.7    30   107     107    (-,-) 
  add_1312_30_g183870/ZN -       A2->ZN F     NAND2_X2       3  8.6    13    24     131    (-,-) 
  add_1312_30_g183872/ZN -       A->ZN  R     INV_X2         2  5.1    10    17     148    (-,-) 
  g183871/ZN             -       A1->ZN F     NAND3_X2       1  6.0    14    22     170    (-,-) 
  g179586/ZN             -       A->ZN  R     INV_X4         8 15.2    12    21     191    (-,-) 
  add_1312_30_g7031/ZN   -       A2->ZN F     NAND2_X1       1  4.1    11    20     211    (-,-) 
  add_1312_30_g190131/ZN -       A->ZN  F     XNOR2_X2       2  6.1    12    40     251    (-,-) 
  g190129/ZN             -       B1->ZN R     AOI21_X2       1  3.6    22    28     279    (-,-) 
  fopt190128/ZN          -       A->ZN  F     INV_X2         6 14.4    11    20     299    (-,-) 
  fopt186641/ZN          -       A->ZN  R     INV_X4         6 10.9    10    17     316    (-,-) 
  g195132/ZN             -       B1->ZN F     OAI21_X1       1  1.4     9    13     328    (-,-) 
  cpuregs_reg[1][15]/D   -       -      F     DFF_X1         1    -     -     0     328    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1150: VIOLATED (-118 ps) Setup Check with Pin cpuregs_reg[16][5]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     335                  
             Slack:=    -118                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1  6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3 15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4 18.0    16    23     177    (-,-) 
  g179858/ZN           -       A1->ZN F     NAND4_X2       1  6.0    22    31     208    (-,-) 
  g194859/ZN           -       A->ZN  R     INV_X4         5 28.0    20    33     241    (-,-) 
  g184154/ZN           -       A1->ZN F     NAND2_X4       5 25.0    15    26     267    (-,-) 
  g187550/ZN           -       A->ZN  R     INV_X8        31 62.4    20    32     299    (-,-) 
  g172704/ZN           -       A1->ZN F     NAND2_X1       1  1.8     9    16     315    (-,-) 
  g181929/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    20     335    (-,-) 
  cpuregs_reg[16][5]/D -       -      R     DFF_X1         1    -     -     0     335    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1151: VIOLATED (-118 ps) Setup Check with Pin cpuregs_reg[16][3]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     335                  
             Slack:=    -118                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1  6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3 15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4 18.0    16    23     177    (-,-) 
  g179858/ZN           -       A1->ZN F     NAND4_X2       1  6.0    22    31     208    (-,-) 
  g194859/ZN           -       A->ZN  R     INV_X4         5 28.0    20    33     241    (-,-) 
  g184154/ZN           -       A1->ZN F     NAND2_X4       5 25.0    15    26     267    (-,-) 
  g187550/ZN           -       A->ZN  R     INV_X8        31 62.4    20    32     299    (-,-) 
  g160637/ZN           -       A1->ZN F     NAND2_X1       1  1.8     9    16     315    (-,-) 
  g159687/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    20     335    (-,-) 
  cpuregs_reg[16][3]/D -       -      R     DFF_X1         1    -     -     0     335    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1152: VIOLATED (-118 ps) Setup Check with Pin cpuregs_reg[16][11]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     334                  
             Slack:=    -118                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2  4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1  6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3 15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4 18.0    16    23     177    (-,-) 
  g179858/ZN            -       A1->ZN F     NAND4_X2       1  6.0    22    31     208    (-,-) 
  g194859/ZN            -       A->ZN  R     INV_X4         5 28.0    20    33     241    (-,-) 
  g184154/ZN            -       A1->ZN F     NAND2_X4       5 25.0    15    26     267    (-,-) 
  g187550/ZN            -       A->ZN  R     INV_X8        31 62.4    20    32     299    (-,-) 
  g195027/ZN            -       A2->ZN F     NAND2_X1       1  1.8     8    16     316    (-,-) 
  g159696/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    19     334    (-,-) 
  cpuregs_reg[16][11]/D -       -      R     DFF_X1         1    -     -     0     334    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1153: VIOLATED (-118 ps) Setup Check with Pin cpuregs_reg[1][9]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[3]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     334                  
             Slack:=    -118                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[3]/Q        -       CK->Q  R     DFF_X1         5 11.7    30   107     107    (-,-) 
  add_1312_30_g183870/ZN -       A2->ZN F     NAND2_X2       3  8.6    13    24     131    (-,-) 
  add_1312_30_g183872/ZN -       A->ZN  R     INV_X2         2  5.1    10    17     148    (-,-) 
  g183871/ZN             -       A1->ZN F     NAND3_X2       1  6.0    14    22     170    (-,-) 
  g179586/ZN             -       A->ZN  R     INV_X4         8 15.2    12    21     191    (-,-) 
  add_1312_30_g7021/ZN   -       A1->ZN F     NAND2_X1       1  4.1    11    19     210    (-,-) 
  add_1312_30_g186655/ZN -       A->ZN  R     XNOR2_X2       2  9.6    33    44     254    (-,-) 
  g191925/ZN             -       A1->ZN F     NAND2_X4       2 11.9    14    22     276    (-,-) 
  g189620_dup/ZN         -       A1->ZN R     NAND2_X4       6 15.9    14    22     298    (-,-) 
  fopt191938/ZN          -       A->ZN  F     INV_X4         8 13.7     7    12     310    (-,-) 
  g195134/ZN             -       B1->ZN R     OAI21_X1       1  1.4    17    24     334    (-,-) 
  cpuregs_reg[1][9]/D    -       -      R     DFF_X1         1    -     -     0     334    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1154: VIOLATED (-118 ps) Setup Check with Pin cpuregs_reg[16][9]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     334                  
             Slack:=    -118                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1  6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3 15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4 18.0    16    23     177    (-,-) 
  g179858/ZN           -       A1->ZN F     NAND4_X2       1  6.0    22    31     208    (-,-) 
  g194859/ZN           -       A->ZN  R     INV_X4         5 28.0    20    33     241    (-,-) 
  g184154/ZN           -       A1->ZN F     NAND2_X4       5 25.0    15    26     267    (-,-) 
  g187550/ZN           -       A->ZN  R     INV_X8        31 62.4    20    32     299    (-,-) 
  g191930/ZN           -       A2->ZN F     NAND2_X1       1  1.8     8    16     316    (-,-) 
  g159693/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     334    (-,-) 
  cpuregs_reg[16][9]/D -       -      R     DFF_X1         1    -     -     0     334    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1155: VIOLATED (-117 ps) Setup Check with Pin alu_out_q_reg[9]/CK->D
          Group: clk
     Startpoint: (R) reg_op1_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) alu_out_q_reg[9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     325                  
             Slack:=    -117                  

#--------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  reg_op1_reg[7]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_op1_reg[7]/QN  -       CK->QN R     DFF_X1         2  4.6    16    70      70    (-,-) 
  fopt193768/ZN      -       A->ZN  F     INV_X2         6 12.1     9    17      87    (-,-) 
  fopt193774/ZN      -       A->ZN  R     INV_X4         5 10.4     9    16     102    (-,-) 
  g82478/ZN          -       A->ZN  F     INV_X1         3  5.3     7    13     115    (-,-) 
  g192181/ZN         -       A1->ZN R     NAND2_X1       3  5.6    18    23     138    (-,-) 
  g192180/ZN         -       A->ZN  F     OAI21_X1       1  3.2    12    24     163    (-,-) 
  g81557__7114/ZN    -       A->ZN  R     AOI21_X2       1  6.3    28    48     210    (-,-) 
  g81462__7118/ZN    -       A1->ZN F     NAND2_X4       5 10.3    12    19     230    (-,-) 
  g169775/ZN         -       B1->ZN R     AOI21_X1       1  2.5    25    31     261    (-,-) 
  g164658/ZN         -       A->ZN  R     XNOR2_X1       1  1.9    20    43     304    (-,-) 
  g161767/ZN         -       C1->ZN F     OAI211_X1      1  1.4    14    21     325    (-,-) 
  alu_out_q_reg[9]/D -       -      F     DFF_X1         1    -     -     0     325    (-,-) 
#--------------------------------------------------------------------------------------------



Path 1156: VIOLATED (-117 ps) Setup Check with Pin reg_next_pc_reg[3]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) reg_next_pc_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     327                  
             Slack:=    -117                  

#--------------------------------------------------------------------------------------------------------------
#            Timing Point              Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  latched_store_reg/CK                 -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q                  -       CK->Q  R     DFF_X1         2  4.4    14    91      91    (-,-) 
  g171853/ZN                           -       A1->ZN F     NAND2_X2       1  6.0    10    17     108    (-,-) 
  fopt171852/ZN                        -       A->ZN  R     INV_X4         3 17.5    13    20     128    (-,-) 
  fopt174219/ZN                        -       A->ZN  F     INV_X1         3  6.6     9    16     144    (-,-) 
  g171457/ZN                           -       A1->ZN R     NAND2_X1       2  7.3    22    28     172    (-,-) 
  g188236/ZN                           -       A2->ZN F     NAND2_X2       2  5.0     9    18     191    (-,-) 
  add_1564_33_Y_add_1555_32_g188240/ZN -       A1->ZN F     AND2_X4        2  7.4     6    28     218    (-,-) 
  g188239/Z                            -       A->Z   F     CLKBUF_X2      1  3.2     7    26     245    (-,-) 
  fopt188238/ZN                        -       A->ZN  R     INV_X2         3  5.5     9    15     260    (-,-) 
  g175340/ZN                           -       A1->ZN F     NAND2_X1       1  1.8     7    13     272    (-,-) 
  g226/ZN                              -       A2->ZN R     NAND2_X1       1  1.9    10    16     288    (-,-) 
  g224/ZN                              -       A1->ZN F     NAND2_X1       1  1.8     7    13     301    (-,-) 
  g164949/ZN                           -       A1->ZN R     NAND2_X1       1  1.9    10    14     315    (-,-) 
  g162631/ZN                           -       A1->ZN F     NAND2_X1       1  1.4     8    12     327    (-,-) 
  reg_next_pc_reg[3]/D                 -       -      F     DFF_X1         1    -     -     0     327    (-,-) 
#--------------------------------------------------------------------------------------------------------------



Path 1157: VIOLATED (-117 ps) Setup Check with Pin count_instr_reg[42]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[15]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[42]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     327                  
             Slack:=    -117                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[15]/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[15]/Q      -       CK->Q  R     DFF_X1         4  8.3    22    99      99    (-,-) 
  inc_add_1559_34_g1174/ZN   -       A1->ZN R     AND2_X2        1  3.8     9    34     134    (-,-) 
  inc_add_1559_34_g1151/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    17     151    (-,-) 
  inc_add_1559_34_g1059/ZN   -       A2->ZN R     NOR2_X4        1  6.5    15    28     179    (-,-) 
  inc_add_1559_34_g1036/ZN   -       A2->ZN F     NAND2_X4       3 18.7    12    22     201    (-,-) 
  inc_add_1559_34_g184484/ZN -       A->ZN  R     INV_X4         1  6.3     8    14     215    (-,-) 
  inc_add_1559_34_g184483/ZN -       A1->ZN F     NAND2_X4       2 25.0    14    22     237    (-,-) 
  fopt184482/ZN              -       A->ZN  R     INV_X16       38 67.8    13    23     260    (-,-) 
  g175354/ZN                 -       A1->ZN F     NAND2_X1       1  1.8     8    14     274    (-,-) 
  g175353/ZN                 -       A1->ZN R     NAND2_X1       1  1.9    10    15     288    (-,-) 
  g175352/ZN                 -       A1->ZN F     NAND2_X1       1  1.8     7    13     301    (-,-) 
  g164948/ZN                 -       A1->ZN R     NAND2_X1       1  1.9    10    14     315    (-,-) 
  g164747/ZN                 -       A1->ZN F     NAND2_X1       1  1.4     7    12     327    (-,-) 
  count_instr_reg[42]/D      -       -      F     DFF_X1         1    -     -     0     327    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1158: VIOLATED (-116 ps) Setup Check with Pin count_instr_reg[48]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[15]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[48]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     327                  
             Slack:=    -116                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[15]/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[15]/Q      -       CK->Q  R     DFF_X1         4  8.3    22    99      99    (-,-) 
  inc_add_1559_34_g1174/ZN   -       A1->ZN R     AND2_X2        1  3.8     9    34     134    (-,-) 
  inc_add_1559_34_g1151/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    17     151    (-,-) 
  inc_add_1559_34_g1059/ZN   -       A2->ZN R     NOR2_X4        1  6.5    15    28     179    (-,-) 
  inc_add_1559_34_g1036/ZN   -       A2->ZN F     NAND2_X4       3 18.7    12    22     201    (-,-) 
  inc_add_1559_34_g184484/ZN -       A->ZN  R     INV_X4         1  6.3     8    14     215    (-,-) 
  inc_add_1559_34_g184483/ZN -       A1->ZN F     NAND2_X4       2 25.0    14    22     237    (-,-) 
  fopt184482/ZN              -       A->ZN  R     INV_X16       38 67.8    13    23     260    (-,-) 
  g175348/ZN                 -       A1->ZN F     NAND2_X1       1  1.8     8    14     274    (-,-) 
  g175347/ZN                 -       A1->ZN R     NAND2_X1       1  1.9    10    14     288    (-,-) 
  g175346/ZN                 -       A1->ZN F     NAND2_X1       1  1.8     7    13     301    (-,-) 
  g164927/ZN                 -       A1->ZN R     NAND2_X1       1  1.9    10    14     315    (-,-) 
  g164728/ZN                 -       A1->ZN F     NAND2_X1       1  1.4     7    12     327    (-,-) 
  count_instr_reg[48]/D      -       -      F     DFF_X1         1    -     -     0     327    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1159: VIOLATED (-116 ps) Setup Check with Pin cpuregs_reg[20][11]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[20][11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      41                  
     Required Time:=     209                  
      Launch Clock:-       0                  
         Data Path:-     325                  
             Slack:=    -116                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[3]/Q        -       CK->Q  R     DFF_X1         5 11.7    30   107     107    (-,-) 
  add_1312_30_g183870/ZN -       A2->ZN F     NAND2_X2       3  8.6    13    24     131    (-,-) 
  add_1312_30_g183872/ZN -       A->ZN  R     INV_X2         2  5.1    10    17     148    (-,-) 
  g183871/ZN             -       A1->ZN F     NAND3_X2       1  6.0    14    22     170    (-,-) 
  g179586/ZN             -       A->ZN  R     INV_X4         8 15.2    12    21     191    (-,-) 
  add_1312_30_g7033/ZN   -       A1->ZN F     NAND2_X1       1  4.1    11    19     210    (-,-) 
  add_1312_30_g7001/ZN   -       A->ZN  F     XNOR2_X2       1  6.0    12    40     250    (-,-) 
  g195015/ZN             -       A1->ZN R     NAND2_X4       2 12.5    13    20     269    (-,-) 
  g189168_dup195018/ZN   -       A1->ZN F     NAND2_X4      10 16.0    11    19     288    (-,-) 
  g195017/ZN             -       A2->ZN R     NAND2_X1       1  2.0    10    18     307    (-,-) 
  g182746/ZN             -       A->ZN  F     OAI21_X1       1  1.4    10    18     325    (-,-) 
  cpuregs_reg[20][11]/D  -       -      F     DFF_X1         1    -     -     0     325    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1160: VIOLATED (-115 ps) Setup Check with Pin cpuregs_reg[24][9]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[24][9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     324                  
             Slack:=    -115                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[3]/Q        -       CK->Q  R     DFF_X1         5 11.7    30   107     107    (-,-) 
  add_1312_30_g183870/ZN -       A2->ZN F     NAND2_X2       3  8.6    13    24     131    (-,-) 
  add_1312_30_g183872/ZN -       A->ZN  R     INV_X2         2  5.1    10    17     148    (-,-) 
  g183871/ZN             -       A1->ZN F     NAND3_X2       1  6.0    14    22     170    (-,-) 
  g179586/ZN             -       A->ZN  R     INV_X4         8 15.2    12    21     191    (-,-) 
  add_1312_30_g7021/ZN   -       A1->ZN F     NAND2_X1       1  4.1    11    19     210    (-,-) 
  add_1312_30_g186655/ZN -       A->ZN  F     XNOR2_X2       2  8.9    14    43     253    (-,-) 
  g191925/ZN             -       A1->ZN R     NAND2_X4       2 12.5    13    21     274    (-,-) 
  g191924/ZN             -       A1->ZN F     NAND2_X4       7 11.8    11    17     290    (-,-) 
  g191931/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    16     307    (-,-) 
  g159843/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     324    (-,-) 
  cpuregs_reg[24][9]/D   -       -      F     DFF_X1         1    -     -     0     324    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1161: VIOLATED (-114 ps) Setup Check with Pin cpu_state_reg[2]/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpu_state_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      43                  
     Required Time:=     207                  
      Launch Clock:-       0                  
         Data Path:-     321                  
             Slack:=    -114                  

#--------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  mem_valid_reg/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q    -       CK->Q  R     DFF_X1         3  7.5    20    97      97    (-,-) 
  g177623/ZN         -       A1->ZN F     NAND2_X4       1 11.1    10    18     116    (-,-) 
  g173154/ZN         -       A->ZN  R     INV_X8        10 29.8    12    20     136    (-,-) 
  g179077/ZN         -       A1->ZN F     NAND3_X2       2  6.3    14    23     159    (-,-) 
  g189418/ZN         -       A1->ZN R     NAND2_X2       2  9.6    16    25     184    (-,-) 
  g180063/ZN         -       A1->ZN F     NAND2_X2       1  6.0    10    18     202    (-,-) 
  g187813/ZN         -       A->ZN  R     INV_X4         4 10.5     9    16     218    (-,-) 
  g180065/ZN         -       A1->ZN F     NAND2_X2       1  3.2     7    12     230    (-,-) 
  g359/ZN            -       A1->ZN R     NAND3_X2       2  5.3    14    18     248    (-,-) 
  g161209/ZN         -       A->ZN  F     INV_X1         1  3.2     7    11     259    (-,-) 
  g160524/ZN         -       A1->ZN R     NAND2_X2       3  7.4    14    18     278    (-,-) 
  g159987/ZN         -       A->ZN  F     INV_X2         4  6.8     7    12     290    (-,-) 
  g158921__6877/ZN   -       A1->ZN R     NAND2_X1       1  2.0    10    14     304    (-,-) 
  g158398__7118/ZN   -       A->ZN  F     OAI21_X1       1  1.4    11    18     321    (-,-) 
  cpu_state_reg[2]/D -       -      F     DFF_X2         1    -     -     0     321    (-,-) 
#--------------------------------------------------------------------------------------------



Path 1162: VIOLATED (-114 ps) Setup Check with Pin cpuregs_reg[16][4]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[16][4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     323                  
             Slack:=    -114                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1  6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3 15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4 18.0    16    23     177    (-,-) 
  g179858/ZN           -       A1->ZN F     NAND4_X2       1  6.0    22    31     208    (-,-) 
  g194859/ZN           -       A->ZN  R     INV_X4         5 28.0    20    33     241    (-,-) 
  g184154/ZN           -       A1->ZN F     NAND2_X4       5 25.0    15    26     267    (-,-) 
  g184156/Z            -       A->Z   F     BUF_X4        11 20.1     9    34     301    (-,-) 
  g184164/ZN           -       A->ZN  R     INV_X2         1  2.0     6    11     312    (-,-) 
  g159688/ZN           -       B1->ZN F     OAI21_X1       1  1.4     9    12     323    (-,-) 
  cpuregs_reg[16][4]/D -       -      F     DFF_X1         1    -     -     0     323    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1163: VIOLATED (-114 ps) Setup Check with Pin cpuregs_reg[1][11]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[1][11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     323                  
             Slack:=    -114                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[3]/Q        -       CK->Q  R     DFF_X1         5 11.7    30   107     107    (-,-) 
  add_1312_30_g183870/ZN -       A2->ZN F     NAND2_X2       3  8.6    13    24     131    (-,-) 
  add_1312_30_g183872/ZN -       A->ZN  R     INV_X2         2  5.1    10    17     148    (-,-) 
  g183871/ZN             -       A1->ZN F     NAND3_X2       1  6.0    14    22     170    (-,-) 
  g179586/ZN             -       A->ZN  R     INV_X4         8 15.2    12    21     191    (-,-) 
  add_1312_30_g7033/ZN   -       A1->ZN F     NAND2_X1       1  4.1    11    19     210    (-,-) 
  add_1312_30_g7001/ZN   -       A->ZN  F     XNOR2_X2       1  6.0    12    40     250    (-,-) 
  g195015/ZN             -       A1->ZN R     NAND2_X4       2 12.5    13    20     269    (-,-) 
  g194878/ZN             -       A1->ZN F     NAND2_X4      10 18.8    12    21     290    (-,-) 
  fopt194881/ZN          -       A->ZN  R     INV_X2         4  7.5    12    20     310    (-,-) 
  g195136/ZN             -       B1->ZN F     OAI21_X1       1  1.4     9    14     323    (-,-) 
  cpuregs_reg[1][11]/D   -       -      F     DFF_X1         1    -     -     0     323    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1164: VIOLATED (-113 ps) Setup Check with Pin cpuregs_reg[20][4]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[20][4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     323                  
             Slack:=    -113                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1  6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3 15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4 18.0    16    23     177    (-,-) 
  g179858/ZN           -       A1->ZN F     NAND4_X2       1  6.0    22    31     208    (-,-) 
  g194859/ZN           -       A->ZN  R     INV_X4         5 28.0    20    33     241    (-,-) 
  g194863/ZN           -       A1->ZN F     NAND2_X4       3 20.2    14    24     265    (-,-) 
  g194862/Z            -       A->Z   F     BUF_X4        12 20.4     9    33     298    (-,-) 
  g161113/ZN           -       A->ZN  R     INV_X1         1  2.0     8    13     311    (-,-) 
  g159748/ZN           -       B1->ZN F     OAI21_X1       1  1.4     9    12     323    (-,-) 
  cpuregs_reg[20][4]/D -       -      F     DFF_X1         1    -     -     0     323    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1165: VIOLATED (-113 ps) Setup Check with Pin cpuregs_reg[16][2]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      37                  
     Required Time:=     213                  
      Launch Clock:-       0                  
         Data Path:-     326                  
             Slack:=    -113                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1  6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3 15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4 18.0    16    23     177    (-,-) 
  g179858/ZN           -       A1->ZN F     NAND4_X2       1  6.0    22    31     208    (-,-) 
  g194859/ZN           -       A->ZN  R     INV_X4         5 28.0    20    33     241    (-,-) 
  g184154/ZN           -       A1->ZN F     NAND2_X4       5 25.0    15    26     267    (-,-) 
  g184156/Z            -       A->Z   F     BUF_X4        11 20.1     9    34     301    (-,-) 
  g185753/ZN           -       A1->ZN R     OAI22_X1       1  1.4    28    26     326    (-,-) 
  cpuregs_reg[16][2]/D -       -      R     DFF_X1         1    -     -     0     326    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1166: VIOLATED (-113 ps) Setup Check with Pin cpuregs_reg[16][1]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      37                  
     Required Time:=     213                  
      Launch Clock:-       0                  
         Data Path:-     326                  
             Slack:=    -113                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1  6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3 15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4 18.0    16    23     177    (-,-) 
  g179858/ZN           -       A1->ZN F     NAND4_X2       1  6.0    22    31     208    (-,-) 
  g194859/ZN           -       A->ZN  R     INV_X4         5 28.0    20    33     241    (-,-) 
  g184154/ZN           -       A1->ZN F     NAND2_X4       5 25.0    15    26     267    (-,-) 
  g184156/Z            -       A->Z   F     BUF_X4        11 20.1     9    34     301    (-,-) 
  g185843/ZN           -       A1->ZN R     OAI22_X1       1  1.4    28    26     326    (-,-) 
  cpuregs_reg[16][1]/D -       -      R     DFF_X1         1    -     -     0     326    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1167: VIOLATED (-113 ps) Setup Check with Pin cpuregs_reg[24][11]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[24][11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     322                  
             Slack:=    -113                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[3]/Q        -       CK->Q  R     DFF_X1         5 11.7    30   107     107    (-,-) 
  add_1312_30_g183870/ZN -       A2->ZN F     NAND2_X2       3  8.6    13    24     131    (-,-) 
  add_1312_30_g183872/ZN -       A->ZN  R     INV_X2         2  5.1    10    17     148    (-,-) 
  g183871/ZN             -       A1->ZN F     NAND3_X2       1  6.0    14    22     170    (-,-) 
  g179586/ZN             -       A->ZN  R     INV_X4         8 15.2    12    21     191    (-,-) 
  add_1312_30_g7033/ZN   -       A1->ZN F     NAND2_X1       1  4.1    11    19     210    (-,-) 
  add_1312_30_g7001/ZN   -       A->ZN  F     XNOR2_X2       1  6.0    12    40     250    (-,-) 
  g195015/ZN             -       A1->ZN R     NAND2_X4       2 12.5    13    20     269    (-,-) 
  g189168_dup195018/ZN   -       A1->ZN F     NAND2_X4      10 16.0    11    19     288    (-,-) 
  g195026/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    16     305    (-,-) 
  g159845/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     322    (-,-) 
  cpuregs_reg[24][11]/D  -       -      F     DFF_X1         1    -     -     0     322    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1168: VIOLATED (-113 ps) Setup Check with Pin cpu_state_reg[6]/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpu_state_reg[6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      32                  
     Required Time:=     218                  
      Launch Clock:-       0                  
         Data Path:-     331                  
             Slack:=    -113                  

#--------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  mem_valid_reg/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q    -       CK->Q  R     DFF_X1         3  7.5    20    97      97    (-,-) 
  g177623/ZN         -       A1->ZN F     NAND2_X4       1 11.1    10    18     116    (-,-) 
  g173154/ZN         -       A->ZN  R     INV_X8        10 29.8    12    20     136    (-,-) 
  g179077/ZN         -       A1->ZN F     NAND3_X2       2  6.3    14    23     159    (-,-) 
  g189418/ZN         -       A1->ZN R     NAND2_X2       2  9.6    16    25     184    (-,-) 
  g180063/ZN         -       A1->ZN F     NAND2_X2       1  6.0    10    18     202    (-,-) 
  g187813/ZN         -       A->ZN  R     INV_X4         4 10.5     9    16     218    (-,-) 
  g180065/ZN         -       A1->ZN F     NAND2_X2       1  3.2     7    12     230    (-,-) 
  g359/ZN            -       A1->ZN R     NAND3_X2       2  5.3    14    18     248    (-,-) 
  g161068/ZN         -       A1->ZN F     NAND2_X2       5 12.6    16    24     272    (-,-) 
  g158362__4547/ZN   -       B1->ZN R     OAI21_X1       1  2.0    20    31     303    (-,-) 
  g191382/ZN         -       A->ZN  F     INV_X1         1  1.8     7    10     313    (-,-) 
  g191381/ZN         -       A3->ZN R     NAND3_X1       1  1.4    11    18     331    (-,-) 
  cpu_state_reg[6]/D -       -      R     DFF_X1         1    -     -     0     331    (-,-) 
#--------------------------------------------------------------------------------------------



Path 1169: VIOLATED (-112 ps) Setup Check with Pin alu_out_q_reg[8]/CK->D
          Group: clk
     Startpoint: (R) reg_op2_reg[2]/CK
          Clock: (R) clk
       Endpoint: (F) alu_out_q_reg[8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     320                  
             Slack:=    -112                  

#--------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  reg_op2_reg[2]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_op2_reg[2]/Q   -       CK->Q  R     DFFR_X1        3  7.2    21   112     112    (-,-) 
  g82567__180006/ZN  -       A1->ZN R     OR2_X2         2  7.7    12    32     144    (-,-) 
  g81922/ZN          -       A->ZN  F     INV_X4         3 10.6     6    10     154    (-,-) 
  g190233/ZN         -       B1->ZN R     AOI21_X4       1  6.5    21    25     178    (-,-) 
  g81559__169473/ZN  -       A2->ZN F     NAND2_X4       2  9.2     8    18     196    (-,-) 
  g180017/ZN         -       A1->ZN R     NAND2_X4       1  6.3     9    14     210    (-,-) 
  g180016/ZN         -       A1->ZN F     NAND2_X4       3 12.0    11    15     226    (-,-) 
  fopt180015/ZN      -       A->ZN  R     INV_X2         1  6.6    11    18     244    (-,-) 
  fopt171406/ZN      -       A->ZN  F     INV_X4         4 10.8     5    10     253    (-,-) 
  fopt180013/ZN      -       A->ZN  R     INV_X2         2  3.9     7    12     265    (-,-) 
  g189906/ZN         -       B1->ZN F     OAI21_X1       1  1.8    11    13     278    (-,-) 
  g164981/ZN         -       A1->ZN R     NAND2_X1       1  1.9    10    16     294    (-,-) 
  g162742/ZN         -       A->ZN  F     OAI211_X1      1  1.4    14    26     320    (-,-) 
  alu_out_q_reg[8]/D -       -      F     DFF_X1         1    -     -     0     320    (-,-) 
#--------------------------------------------------------------------------------------------



Path 1170: VIOLATED (-111 ps) Setup Check with Pin cpu_state_reg[7]/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpu_state_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      32                  
     Required Time:=     218                  
      Launch Clock:-       0                  
         Data Path:-     330                  
             Slack:=    -111                  

#--------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  mem_valid_reg/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q    -       CK->Q  R     DFF_X1         3  7.5    20    97      97    (-,-) 
  g177623/ZN         -       A1->ZN F     NAND2_X4       1 11.1    10    18     116    (-,-) 
  g173154/ZN         -       A->ZN  R     INV_X8        10 29.8    12    20     136    (-,-) 
  g179077/ZN         -       A1->ZN F     NAND3_X2       2  6.3    14    23     159    (-,-) 
  g189418/ZN         -       A1->ZN R     NAND2_X2       2  9.6    16    25     184    (-,-) 
  g180063/ZN         -       A1->ZN F     NAND2_X2       1  6.0    10    18     202    (-,-) 
  g187813/ZN         -       A->ZN  R     INV_X4         4 10.5     9    16     218    (-,-) 
  g180065/ZN         -       A1->ZN F     NAND2_X2       1  3.2     7    12     230    (-,-) 
  g359/ZN            -       A1->ZN R     NAND3_X2       2  5.3    14    18     248    (-,-) 
  g161068/ZN         -       A1->ZN F     NAND2_X2       5 12.6    16    24     272    (-,-) 
  g159422/ZN         -       A1->ZN R     NOR2_X4        4  7.2    16    27     299    (-,-) 
  g158355__5019/ZN   -       A1->ZN F     NAND2_X1       1  1.8     8    15     314    (-,-) 
  g157779__9682/ZN   -       A2->ZN R     NAND2_X1       1  1.4     9    16     330    (-,-) 
  cpu_state_reg[7]/D -       -      R     DFF_X1         1    -     -     0     330    (-,-) 
#--------------------------------------------------------------------------------------------



Path 1171: VIOLATED (-111 ps) Setup Check with Pin cpuregs_reg[20][6]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     327                  
             Slack:=    -111                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1  6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3 15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4 18.0    16    23     177    (-,-) 
  g179858/ZN           -       A1->ZN F     NAND4_X2       1  6.0    22    31     208    (-,-) 
  g194859/ZN           -       A->ZN  R     INV_X4         5 28.0    20    33     241    (-,-) 
  g194863/ZN           -       A1->ZN F     NAND2_X4       3 20.2    14    24     265    (-,-) 
  g194865/ZN           -       A->ZN  R     INV_X8        28 51.1    18    28     292    (-,-) 
  g185522/ZN           -       A1->ZN F     NAND2_X1       1  1.8     9    15     308    (-,-) 
  g182730/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     327    (-,-) 
  cpuregs_reg[20][6]/D -       -      R     DFF_X1         1    -     -     0     327    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1172: VIOLATED (-111 ps) Setup Check with Pin cpuregs_reg[20][10]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     327                  
             Slack:=    -111                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q   -       CK->Q  R     DFF_X1         2  4.4    14    91      91    (-,-) 
  fopt168733/Z          -       A->Z   R     CLKBUF_X1      1  6.3    18    43     134    (-,-) 
  g166232/ZN            -       A1->ZN F     NAND2_X4       3 15.3    11    21     155    (-,-) 
  g189191/ZN            -       A1->ZN R     NAND2_X4       4 18.0    16    23     177    (-,-) 
  g179858/ZN            -       A1->ZN F     NAND4_X2       1  6.0    22    31     208    (-,-) 
  g194859/ZN            -       A->ZN  R     INV_X4         5 28.0    20    33     241    (-,-) 
  g194863/ZN            -       A1->ZN F     NAND2_X4       3 20.2    14    24     265    (-,-) 
  g194865/ZN            -       A->ZN  R     INV_X8        28 51.1    18    28     292    (-,-) 
  g195059/ZN            -       A2->ZN F     NAND2_X1       1  1.8     8    16     308    (-,-) 
  g182742/ZN            -       A->ZN  R     OAI21_X1       1  1.4    17    19     327    (-,-) 
  cpuregs_reg[20][10]/D -       -      R     DFF_X1         1    -     -     0     327    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1173: VIOLATED (-111 ps) Setup Check with Pin cpuregs_reg[20][7]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     327                  
             Slack:=    -111                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1  6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3 15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4 18.0    16    23     177    (-,-) 
  g179858/ZN           -       A1->ZN F     NAND4_X2       1  6.0    22    31     208    (-,-) 
  g194859/ZN           -       A->ZN  R     INV_X4         5 28.0    20    33     241    (-,-) 
  g194863/ZN           -       A1->ZN F     NAND2_X4       3 20.2    14    24     265    (-,-) 
  g194865/ZN           -       A->ZN  R     INV_X8        28 51.1    18    28     292    (-,-) 
  g194022/ZN           -       A1->ZN F     NAND2_X1       1  1.8     9    15     308    (-,-) 
  g182710/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     327    (-,-) 
  cpuregs_reg[20][7]/D -       -      R     DFF_X1         1    -     -     0     327    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1174: VIOLATED (-111 ps) Setup Check with Pin cpuregs_reg[20][5]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     327                  
             Slack:=    -111                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1  6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3 15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4 18.0    16    23     177    (-,-) 
  g179858/ZN           -       A1->ZN F     NAND4_X2       1  6.0    22    31     208    (-,-) 
  g194859/ZN           -       A->ZN  R     INV_X4         5 28.0    20    33     241    (-,-) 
  g194863/ZN           -       A1->ZN F     NAND2_X4       3 20.2    14    24     265    (-,-) 
  g194865/ZN           -       A->ZN  R     INV_X8        28 51.1    18    28     292    (-,-) 
  g182729/ZN           -       A1->ZN F     NAND2_X1       1  1.8     9    15     308    (-,-) 
  g182728/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     327    (-,-) 
  cpuregs_reg[20][5]/D -       -      R     DFF_X1         1    -     -     0     327    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1175: VIOLATED (-111 ps) Setup Check with Pin cpuregs_reg[20][3]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     327                  
             Slack:=    -111                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1  6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3 15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4 18.0    16    23     177    (-,-) 
  g179858/ZN           -       A1->ZN F     NAND4_X2       1  6.0    22    31     208    (-,-) 
  g194859/ZN           -       A->ZN  R     INV_X4         5 28.0    20    33     241    (-,-) 
  g194863/ZN           -       A1->ZN F     NAND2_X4       3 20.2    14    24     265    (-,-) 
  g194865/ZN           -       A->ZN  R     INV_X8        28 51.1    18    28     292    (-,-) 
  g182733/ZN           -       A2->ZN F     NAND2_X1       1  1.8     8    16     308    (-,-) 
  g182732/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     327    (-,-) 
  cpuregs_reg[20][3]/D -       -      R     DFF_X1         1    -     -     0     327    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1176: VIOLATED (-110 ps) Setup Check with Pin count_instr_reg[40]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[15]/CK
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[40]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      32                  
     Required Time:=     218                  
      Launch Clock:-       0                  
         Data Path:-     328                  
             Slack:=    -110                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[15]/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[15]/Q      -       CK->Q  R     DFF_X1         4  8.3    22    99      99    (-,-) 
  inc_add_1559_34_g1174/ZN   -       A1->ZN R     AND2_X2        1  3.8     9    34     134    (-,-) 
  inc_add_1559_34_g1151/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    17     151    (-,-) 
  inc_add_1559_34_g1059/ZN   -       A2->ZN R     NOR2_X4        1  6.5    15    28     179    (-,-) 
  inc_add_1559_34_g1036/ZN   -       A2->ZN F     NAND2_X4       3 18.7    12    22     201    (-,-) 
  inc_add_1559_34_g184484/ZN -       A->ZN  R     INV_X4         1  6.3     8    14     215    (-,-) 
  inc_add_1559_34_g184483/ZN -       A1->ZN F     NAND2_X4       2 25.0    14    22     237    (-,-) 
  fopt184482/ZN              -       A->ZN  R     INV_X16       38 67.8    13    23     260    (-,-) 
  g175371/ZN                 -       A1->ZN F     NAND2_X1       1  1.8     8    14     274    (-,-) 
  g183090/ZN                 -       A->ZN  R     OAI221_X1      1  1.9    36    21     295    (-,-) 
  g164954/ZN                 -       A1->ZN F     NAND2_X1       1  1.8    13    18     313    (-,-) 
  g164725/ZN                 -       A1->ZN R     NAND2_X1       1  1.4     9    15     328    (-,-) 
  count_instr_reg[40]/D      -       -      R     DFF_X1         1    -     -     0     328    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1177: VIOLATED (-110 ps) Setup Check with Pin count_instr_reg[36]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[15]/CK
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[36]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      32                  
     Required Time:=     218                  
      Launch Clock:-       0                  
         Data Path:-     328                  
             Slack:=    -110                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[15]/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[15]/Q      -       CK->Q  R     DFF_X1         4  8.3    22    99      99    (-,-) 
  inc_add_1559_34_g1174/ZN   -       A1->ZN R     AND2_X2        1  3.8     9    34     134    (-,-) 
  inc_add_1559_34_g1151/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    17     151    (-,-) 
  inc_add_1559_34_g1059/ZN   -       A2->ZN R     NOR2_X4        1  6.5    15    28     179    (-,-) 
  inc_add_1559_34_g1036/ZN   -       A2->ZN F     NAND2_X4       3 18.7    12    22     201    (-,-) 
  inc_add_1559_34_g184484/ZN -       A->ZN  R     INV_X4         1  6.3     8    14     215    (-,-) 
  inc_add_1559_34_g184483/ZN -       A1->ZN F     NAND2_X4       2 25.0    14    22     237    (-,-) 
  fopt184482/ZN              -       A->ZN  R     INV_X16       38 67.8    13    23     260    (-,-) 
  g175367/ZN                 -       A1->ZN F     NAND2_X1       1  1.8     8    14     274    (-,-) 
  g175366/ZN                 -       A->ZN  R     OAI221_X1      1  1.9    36    21     295    (-,-) 
  g164922/ZN                 -       A1->ZN F     NAND2_X1       1  1.8    13    18     313    (-,-) 
  g164723/ZN                 -       A1->ZN R     NAND2_X1       1  1.4     9    15     328    (-,-) 
  count_instr_reg[36]/D      -       -      R     DFF_X1         1    -     -     0     328    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1178: VIOLATED (-110 ps) Setup Check with Pin count_instr_reg[34]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[15]/CK
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[34]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      32                  
     Required Time:=     218                  
      Launch Clock:-       0                  
         Data Path:-     328                  
             Slack:=    -110                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[15]/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[15]/Q      -       CK->Q  R     DFF_X1         4  8.3    22    99      99    (-,-) 
  inc_add_1559_34_g1174/ZN   -       A1->ZN R     AND2_X2        1  3.8     9    34     134    (-,-) 
  inc_add_1559_34_g1151/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    17     151    (-,-) 
  inc_add_1559_34_g1059/ZN   -       A2->ZN R     NOR2_X4        1  6.5    15    28     179    (-,-) 
  inc_add_1559_34_g1036/ZN   -       A2->ZN F     NAND2_X4       3 18.7    12    22     201    (-,-) 
  inc_add_1559_34_g184484/ZN -       A->ZN  R     INV_X4         1  6.3     8    14     215    (-,-) 
  inc_add_1559_34_g184483/ZN -       A1->ZN F     NAND2_X4       2 25.0    14    22     237    (-,-) 
  fopt184482/ZN              -       A->ZN  R     INV_X16       38 67.8    13    23     260    (-,-) 
  g175363/ZN                 -       A1->ZN F     NAND2_X1       1  1.8     8    14     274    (-,-) 
  g175362/ZN                 -       A->ZN  R     OAI221_X1      1  1.9    36    21     295    (-,-) 
  g164921/ZN                 -       A1->ZN F     NAND2_X1       1  1.8    13    18     313    (-,-) 
  g164755/ZN                 -       A1->ZN R     NAND2_X1       1  1.4     9    15     328    (-,-) 
  count_instr_reg[34]/D      -       -      R     DFF_X1         1    -     -     0     328    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1179: VIOLATED (-110 ps) Setup Check with Pin cpuregs_reg[20][2]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      37                  
     Required Time:=     213                  
      Launch Clock:-       0                  
         Data Path:-     323                  
             Slack:=    -110                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1  6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3 15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4 18.0    16    23     177    (-,-) 
  g179858/ZN           -       A1->ZN F     NAND4_X2       1  6.0    22    31     208    (-,-) 
  g194859/ZN           -       A->ZN  R     INV_X4         5 28.0    20    33     241    (-,-) 
  g194863/ZN           -       A1->ZN F     NAND2_X4       3 20.2    14    24     265    (-,-) 
  g194862/Z            -       A->Z   F     BUF_X4        12 20.4     9    33     298    (-,-) 
  g185754/ZN           -       A1->ZN R     OAI22_X1       1  1.4    28    26     323    (-,-) 
  cpuregs_reg[20][2]/D -       -      R     DFF_X1         1    -     -     0     323    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1180: VIOLATED (-110 ps) Setup Check with Pin cpuregs_reg[20][1]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      37                  
     Required Time:=     213                  
      Launch Clock:-       0                  
         Data Path:-     323                  
             Slack:=    -110                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1  6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3 15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4 18.0    16    23     177    (-,-) 
  g179858/ZN           -       A1->ZN F     NAND4_X2       1  6.0    22    31     208    (-,-) 
  g194859/ZN           -       A->ZN  R     INV_X4         5 28.0    20    33     241    (-,-) 
  g194863/ZN           -       A1->ZN F     NAND2_X4       3 20.2    14    24     265    (-,-) 
  g194862/Z            -       A->Z   F     BUF_X4        12 20.4     9    33     298    (-,-) 
  g185844/ZN           -       A1->ZN R     OAI22_X1       1  1.4    28    26     323    (-,-) 
  cpuregs_reg[20][1]/D -       -      R     DFF_X1         1    -     -     0     323    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1181: VIOLATED (-110 ps) Setup Check with Pin cpuregs_reg[20][0]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[20][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      37                  
     Required Time:=     213                  
      Launch Clock:-       0                  
         Data Path:-     323                  
             Slack:=    -110                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1  6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3 15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4 18.0    16    23     177    (-,-) 
  g179858/ZN           -       A1->ZN F     NAND4_X2       1  6.0    22    31     208    (-,-) 
  g194859/ZN           -       A->ZN  R     INV_X4         5 28.0    20    33     241    (-,-) 
  g194863/ZN           -       A1->ZN F     NAND2_X4       3 20.2    14    24     265    (-,-) 
  g194862/Z            -       A->Z   F     BUF_X4        12 20.4     9    33     298    (-,-) 
  g185810/ZN           -       A1->ZN R     OAI22_X1       1  1.4    28    26     323    (-,-) 
  cpuregs_reg[20][0]/D -       -      R     DFF_X1         1    -     -     0     323    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1182: VIOLATED (-110 ps) Setup Check with Pin count_instr_reg[33]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[15]/CK
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[33]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      32                  
     Required Time:=     218                  
      Launch Clock:-       0                  
         Data Path:-     328                  
             Slack:=    -110                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[15]/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[15]/Q      -       CK->Q  R     DFF_X1         4  8.3    22    99      99    (-,-) 
  inc_add_1559_34_g1174/ZN   -       A1->ZN R     AND2_X2        1  3.8     9    34     134    (-,-) 
  inc_add_1559_34_g1151/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    17     151    (-,-) 
  inc_add_1559_34_g1059/ZN   -       A2->ZN R     NOR2_X4        1  6.5    15    28     179    (-,-) 
  inc_add_1559_34_g1036/ZN   -       A2->ZN F     NAND2_X4       3 18.7    12    22     201    (-,-) 
  inc_add_1559_34_g184484/ZN -       A->ZN  R     INV_X4         1  6.3     8    14     215    (-,-) 
  inc_add_1559_34_g184483/ZN -       A1->ZN F     NAND2_X4       2 25.0    14    22     237    (-,-) 
  fopt184482/ZN              -       A->ZN  R     INV_X16       38 67.8    13    23     260    (-,-) 
  g175375/ZN                 -       A1->ZN F     NAND2_X1       1  1.8     8    14     274    (-,-) 
  g175374/ZN                 -       A->ZN  R     OAI221_X1      1  1.9    36    21     295    (-,-) 
  g164967/ZN                 -       A1->ZN F     NAND2_X1       1  1.8    13    18     313    (-,-) 
  g164721/ZN                 -       A1->ZN R     NAND2_X1       1  1.4     9    15     328    (-,-) 
  count_instr_reg[33]/D      -       -      R     DFF_X1         1    -     -     0     328    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1183: VIOLATED (-110 ps) Setup Check with Pin cpu_state_reg[3]/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpu_state_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      32                  
     Required Time:=     218                  
      Launch Clock:-       0                  
         Data Path:-     328                  
             Slack:=    -110                  

#--------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  mem_valid_reg/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q    -       CK->Q  R     DFF_X1         3  7.5    20    97      97    (-,-) 
  g177623/ZN         -       A1->ZN F     NAND2_X4       1 11.1    10    18     116    (-,-) 
  g173154/ZN         -       A->ZN  R     INV_X8        10 29.8    12    20     136    (-,-) 
  g179077/ZN         -       A1->ZN F     NAND3_X2       2  6.3    14    23     159    (-,-) 
  g189418/ZN         -       A1->ZN R     NAND2_X2       2  9.6    16    25     184    (-,-) 
  g180063/ZN         -       A1->ZN F     NAND2_X2       1  6.0    10    18     202    (-,-) 
  g187813/ZN         -       A->ZN  R     INV_X4         4 10.5     9    16     218    (-,-) 
  g180065/ZN         -       A1->ZN F     NAND2_X2       1  3.2     7    12     230    (-,-) 
  g359/ZN            -       A1->ZN R     NAND3_X2       2  5.3    14    18     248    (-,-) 
  g161068/ZN         -       A1->ZN F     NAND2_X2       5 12.6    16    24     272    (-,-) 
  g159422/ZN         -       A1->ZN R     NOR2_X4        4  7.2    16    27     299    (-,-) 
  g158353__7344/ZN   -       A1->ZN F     NAND2_X1       1  1.8    10    15     314    (-,-) 
  g157792__5266/ZN   -       A1->ZN R     NAND2_X1       1  1.4     9    14     328    (-,-) 
  cpu_state_reg[3]/D -       -      R     DFF_X1         1    -     -     0     328    (-,-) 
#--------------------------------------------------------------------------------------------



Path 1184: VIOLATED (-109 ps) Setup Check with Pin cpu_state_reg[0]/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpu_state_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      32                  
     Required Time:=     218                  
      Launch Clock:-       0                  
         Data Path:-     327                  
             Slack:=    -109                  

#--------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  mem_valid_reg/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q    -       CK->Q  R     DFF_X1         3  7.5    20    97      97    (-,-) 
  g177623/ZN         -       A1->ZN F     NAND2_X4       1 11.1    10    18     116    (-,-) 
  g173154/ZN         -       A->ZN  R     INV_X8        10 29.8    12    20     136    (-,-) 
  g179077/ZN         -       A1->ZN F     NAND3_X2       2  6.3    14    23     159    (-,-) 
  g189418/ZN         -       A1->ZN R     NAND2_X2       2  9.6    16    25     184    (-,-) 
  g180063/ZN         -       A1->ZN F     NAND2_X2       1  6.0    10    18     202    (-,-) 
  g187813/ZN         -       A->ZN  R     INV_X4         4 10.5     9    16     218    (-,-) 
  g180065/ZN         -       A1->ZN F     NAND2_X2       1  3.2     7    12     230    (-,-) 
  g359/ZN            -       A1->ZN R     NAND3_X2       2  5.3    14    18     248    (-,-) 
  g161068/ZN         -       A1->ZN F     NAND2_X2       5 12.6    16    24     272    (-,-) 
  g159422/ZN         -       A1->ZN R     NOR2_X4        4  7.2    16    27     299    (-,-) 
  g158352__5795/ZN   -       A1->ZN F     NAND2_X1       1  1.8     8    15     314    (-,-) 
  g157791__7114/ZN   -       A1->ZN R     NAND2_X1       1  1.4     9    13     327    (-,-) 
  cpu_state_reg[0]/D -       -      R     DFF_X1         1    -     -     0     327    (-,-) 
#--------------------------------------------------------------------------------------------



Path 1185: VIOLATED (-109 ps) Setup Check with Pin alu_out_q_reg[6]/CK->D
          Group: clk
     Startpoint: (R) reg_op2_reg[2]/CK
          Clock: (R) clk
       Endpoint: (F) alu_out_q_reg[6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     316                  
             Slack:=    -109                  

#--------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  reg_op2_reg[2]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_op2_reg[2]/Q   -       CK->Q  R     DFFR_X1        3  7.2    21   112     112    (-,-) 
  g82567__180006/ZN  -       A1->ZN R     OR2_X2         2  7.7    12    32     144    (-,-) 
  g81922/ZN          -       A->ZN  F     INV_X4         3 10.6     6    10     154    (-,-) 
  g190233/ZN         -       B1->ZN R     AOI21_X4       1  6.5    21    25     178    (-,-) 
  g81559__169473/ZN  -       A2->ZN F     NAND2_X4       2  9.2     8    18     196    (-,-) 
  g169477/Z          -       A->Z   F     BUF_X4         4 13.5     7    28     224    (-,-) 
  g166102/ZN         -       A1->ZN R     NAND2_X4       1  6.3    10    13     237    (-,-) 
  g165935/ZN         -       A1->ZN F     NAND2_X4       2  6.1     7    12     249    (-,-) 
  g165755/ZN         -       A->ZN  R     INV_X2         2  3.8     7    12     262    (-,-) 
  g189934/ZN         -       B1->ZN F     OAI21_X1       1  1.8    11    13     274    (-,-) 
  g170125/ZN         -       A1->ZN R     NAND2_X1       1  1.9    10    16     291    (-,-) 
  g161933/ZN         -       A->ZN  F     OAI211_X1      1  1.4    14    26     316    (-,-) 
  alu_out_q_reg[6]/D -       -      F     DFF_X1         1    -     -     0     316    (-,-) 
#--------------------------------------------------------------------------------------------



Path 1186: VIOLATED (-108 ps) Setup Check with Pin cpuregs_reg[1][17]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[1][17]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      41                  
     Required Time:=     209                  
      Launch Clock:-       0                  
         Data Path:-     316                  
             Slack:=    -108                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[7]/Q        -       CK->Q  R     DFF_X1         6 10.6    27   104     104    (-,-) 
  add_1312_30_g179583/ZN -       A2->ZN R     AND2_X2        2  5.5    11    38     142    (-,-) 
  add_1312_30_g7102/ZN   -       A->ZN  F     INV_X1         2  3.5     6    11     153    (-,-) 
  add_1312_30_g7073/ZN   -       A2->ZN R     NOR2_X1        1  1.8    16    27     181    (-,-) 
  add_1312_30_g183876/ZN -       A1->ZN F     NAND4_X1       1  2.4    19    28     209    (-,-) 
  add_1312_30_g7010/ZN   -       A->ZN  F     XNOR2_X1       1  5.9    17    51     260    (-,-) 
  g165485/ZN             -       B1->ZN R     AOI21_X4       2 14.0    30    39     299    (-,-) 
  g194106/ZN             -       B1->ZN F     OAI21_X1       1  1.4    11    17     316    (-,-) 
  cpuregs_reg[1][17]/D   -       -      F     DFF_X1         1    -     -     0     316    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1187: VIOLATED (-107 ps) Setup Check with Pin mem_addr_reg[31]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      67                  
     Required Time:=     183                  
      Launch Clock:-       0                  
         Data Path:-     290                  
             Slack:=    -107                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  4.4    14    91      91    (-,-) 
  g171853/ZN           -       A1->ZN F     NAND2_X2       1  6.0    10    17     108    (-,-) 
  fopt171852/ZN        -       A->ZN  R     INV_X4         3 17.5    13    20     128    (-,-) 
  g179723/ZN           -       A->ZN  F     INV_X8        22 51.8     9    17     145    (-,-) 
  fopt180092/ZN        -       A->ZN  R     INV_X2         4 12.1    16    24     169    (-,-) 
  fopt184226/ZN        -       A->ZN  F     INV_X4         4 12.6     7    12     181    (-,-) 
  fopt184228/ZN        -       A->ZN  R     INV_X4         3  7.1     7    12     193    (-,-) 
  g82562__184231/ZN    -       A1->ZN R     AND2_X4       30 56.2    36    59     253    (-,-) 
  g81599__9906/ZN      -       A1->ZN F     AOI22_X1       1  1.8    17    20     272    (-,-) 
  g81544__4547/ZN      -       A1->ZN R     NAND2_X1       2  1.6    10    18     290    (-,-) 
  mem_addr_reg[31]/D   -       -      R     SDFFR_X2       2    -     -     0     290    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1188: VIOLATED (-107 ps) Setup Check with Pin mem_addr_reg[30]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[30]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      67                  
     Required Time:=     183                  
      Launch Clock:-       0                  
         Data Path:-     290                  
             Slack:=    -107                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  4.4    14    91      91    (-,-) 
  g171853/ZN           -       A1->ZN F     NAND2_X2       1  6.0    10    17     108    (-,-) 
  fopt171852/ZN        -       A->ZN  R     INV_X4         3 17.5    13    20     128    (-,-) 
  g179723/ZN           -       A->ZN  F     INV_X8        22 51.8     9    17     145    (-,-) 
  fopt180092/ZN        -       A->ZN  R     INV_X2         4 12.1    16    24     169    (-,-) 
  fopt184226/ZN        -       A->ZN  F     INV_X4         4 12.6     7    12     181    (-,-) 
  fopt184228/ZN        -       A->ZN  R     INV_X4         3  7.1     7    12     193    (-,-) 
  g82562__184231/ZN    -       A1->ZN R     AND2_X4       30 56.2    36    59     253    (-,-) 
  g81223__3772/ZN      -       A1->ZN F     AOI22_X1       1  1.8    17    20     272    (-,-) 
  g81211__5266/ZN      -       A1->ZN R     NAND2_X1       2  1.6    10    18     290    (-,-) 
  mem_addr_reg[30]/D   -       -      R     SDFFR_X2       2    -     -     0     290    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1189: VIOLATED (-107 ps) Setup Check with Pin mem_addr_reg[29]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[29]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      67                  
     Required Time:=     183                  
      Launch Clock:-       0                  
         Data Path:-     290                  
             Slack:=    -107                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  4.4    14    91      91    (-,-) 
  g171853/ZN           -       A1->ZN F     NAND2_X2       1  6.0    10    17     108    (-,-) 
  fopt171852/ZN        -       A->ZN  R     INV_X4         3 17.5    13    20     128    (-,-) 
  g179723/ZN           -       A->ZN  F     INV_X8        22 51.8     9    17     145    (-,-) 
  fopt180092/ZN        -       A->ZN  R     INV_X2         4 12.1    16    24     169    (-,-) 
  fopt184226/ZN        -       A->ZN  F     INV_X4         4 12.6     7    12     181    (-,-) 
  fopt184228/ZN        -       A->ZN  R     INV_X4         3  7.1     7    12     193    (-,-) 
  g82562__184231/ZN    -       A1->ZN R     AND2_X4       30 56.2    36    59     253    (-,-) 
  g81217__1840/ZN      -       A1->ZN F     AOI22_X1       1  1.8    17    20     272    (-,-) 
  g81207__1786/ZN      -       A1->ZN R     NAND2_X1       2  1.6    10    18     290    (-,-) 
  mem_addr_reg[29]/D   -       -      R     SDFFR_X2       2    -     -     0     290    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1190: VIOLATED (-107 ps) Setup Check with Pin mem_addr_reg[28]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[28]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      67                  
     Required Time:=     183                  
      Launch Clock:-       0                  
         Data Path:-     290                  
             Slack:=    -107                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  4.4    14    91      91    (-,-) 
  g171853/ZN           -       A1->ZN F     NAND2_X2       1  6.0    10    17     108    (-,-) 
  fopt171852/ZN        -       A->ZN  R     INV_X4         3 17.5    13    20     128    (-,-) 
  g179723/ZN           -       A->ZN  F     INV_X8        22 51.8     9    17     145    (-,-) 
  fopt180092/ZN        -       A->ZN  R     INV_X2         4 12.1    16    24     169    (-,-) 
  fopt184226/ZN        -       A->ZN  F     INV_X4         4 12.6     7    12     181    (-,-) 
  fopt184228/ZN        -       A->ZN  R     INV_X4         3  7.1     7    12     193    (-,-) 
  g82562__184231/ZN    -       A1->ZN R     AND2_X4       30 56.2    36    59     253    (-,-) 
  g81221__8780/ZN      -       A1->ZN F     AOI22_X1       1  1.8    17    20     272    (-,-) 
  g81204__7675/ZN      -       A1->ZN R     NAND2_X1       2  1.6    10    18     290    (-,-) 
  mem_addr_reg[28]/D   -       -      R     SDFFR_X2       2    -     -     0     290    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1191: VIOLATED (-107 ps) Setup Check with Pin mem_addr_reg[27]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[27]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      67                  
     Required Time:=     183                  
      Launch Clock:-       0                  
         Data Path:-     290                  
             Slack:=    -107                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  4.4    14    91      91    (-,-) 
  g171853/ZN           -       A1->ZN F     NAND2_X2       1  6.0    10    17     108    (-,-) 
  fopt171852/ZN        -       A->ZN  R     INV_X4         3 17.5    13    20     128    (-,-) 
  g179723/ZN           -       A->ZN  F     INV_X8        22 51.8     9    17     145    (-,-) 
  fopt180092/ZN        -       A->ZN  R     INV_X2         4 12.1    16    24     169    (-,-) 
  fopt184226/ZN        -       A->ZN  F     INV_X4         4 12.6     7    12     181    (-,-) 
  fopt184228/ZN        -       A->ZN  R     INV_X4         3  7.1     7    12     193    (-,-) 
  g82562__184231/ZN    -       A1->ZN R     AND2_X4       30 56.2    36    59     253    (-,-) 
  g81225__4547/ZN      -       A1->ZN F     AOI22_X1       1  1.8    17    20     272    (-,-) 
  g81210__7114/ZN      -       A1->ZN R     NAND2_X1       2  1.6    10    18     290    (-,-) 
  mem_addr_reg[27]/D   -       -      R     SDFFR_X2       2    -     -     0     290    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1192: VIOLATED (-107 ps) Setup Check with Pin mem_addr_reg[24]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[24]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      67                  
     Required Time:=     183                  
      Launch Clock:-       0                  
         Data Path:-     290                  
             Slack:=    -107                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  4.4    14    91      91    (-,-) 
  g171853/ZN           -       A1->ZN F     NAND2_X2       1  6.0    10    17     108    (-,-) 
  fopt171852/ZN        -       A->ZN  R     INV_X4         3 17.5    13    20     128    (-,-) 
  g179723/ZN           -       A->ZN  F     INV_X8        22 51.8     9    17     145    (-,-) 
  fopt180092/ZN        -       A->ZN  R     INV_X2         4 12.1    16    24     169    (-,-) 
  fopt184226/ZN        -       A->ZN  F     INV_X4         4 12.6     7    12     181    (-,-) 
  fopt184228/ZN        -       A->ZN  R     INV_X4         3  7.1     7    12     193    (-,-) 
  g82562__184231/ZN    -       A1->ZN R     AND2_X4       30 56.2    36    59     253    (-,-) 
  g81219__1857/ZN      -       A1->ZN F     AOI22_X1       1  1.8    17    20     272    (-,-) 
  g81203__2391/ZN      -       A1->ZN R     NAND2_X1       2  1.6    10    18     290    (-,-) 
  mem_addr_reg[24]/D   -       -      R     SDFFR_X2       2    -     -     0     290    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1193: VIOLATED (-107 ps) Setup Check with Pin mem_addr_reg[22]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[22]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      67                  
     Required Time:=     183                  
      Launch Clock:-       0                  
         Data Path:-     290                  
             Slack:=    -107                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  4.4    14    91      91    (-,-) 
  g171853/ZN           -       A1->ZN F     NAND2_X2       1  6.0    10    17     108    (-,-) 
  fopt171852/ZN        -       A->ZN  R     INV_X4         3 17.5    13    20     128    (-,-) 
  g179723/ZN           -       A->ZN  F     INV_X8        22 51.8     9    17     145    (-,-) 
  fopt180092/ZN        -       A->ZN  R     INV_X2         4 12.1    16    24     169    (-,-) 
  fopt184226/ZN        -       A->ZN  F     INV_X4         4 12.6     7    12     181    (-,-) 
  fopt184228/ZN        -       A->ZN  R     INV_X4         3  7.1     7    12     193    (-,-) 
  g82562__184231/ZN    -       A1->ZN R     AND2_X4       30 56.2    36    59     253    (-,-) 
  g81213__6083/ZN      -       A1->ZN F     AOI22_X1       1  1.8    17    20     272    (-,-) 
  g81206__8757/ZN      -       A1->ZN R     NAND2_X1       2  1.6    10    18     290    (-,-) 
  mem_addr_reg[22]/D   -       -      R     SDFFR_X2       2    -     -     0     290    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1194: VIOLATED (-107 ps) Setup Check with Pin mem_addr_reg[21]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[21]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      67                  
     Required Time:=     183                  
      Launch Clock:-       0                  
         Data Path:-     290                  
             Slack:=    -107                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  4.4    14    91      91    (-,-) 
  g171853/ZN           -       A1->ZN F     NAND2_X2       1  6.0    10    17     108    (-,-) 
  fopt171852/ZN        -       A->ZN  R     INV_X4         3 17.5    13    20     128    (-,-) 
  g179723/ZN           -       A->ZN  F     INV_X8        22 51.8     9    17     145    (-,-) 
  fopt180092/ZN        -       A->ZN  R     INV_X2         4 12.1    16    24     169    (-,-) 
  fopt184226/ZN        -       A->ZN  F     INV_X4         4 12.6     7    12     181    (-,-) 
  fopt184228/ZN        -       A->ZN  R     INV_X4         3  7.1     7    12     193    (-,-) 
  g82562__184231/ZN    -       A1->ZN R     AND2_X4       30 56.2    36    59     253    (-,-) 
  g81224__1474/ZN      -       A1->ZN F     AOI22_X1       1  1.8    17    20     272    (-,-) 
  g81201__6877/ZN      -       A1->ZN R     NAND2_X1       2  1.6    10    18     290    (-,-) 
  mem_addr_reg[21]/D   -       -      R     SDFFR_X2       2    -     -     0     290    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1195: VIOLATED (-107 ps) Setup Check with Pin mem_addr_reg[20]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[20]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      67                  
     Required Time:=     183                  
      Launch Clock:-       0                  
         Data Path:-     290                  
             Slack:=    -107                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  4.4    14    91      91    (-,-) 
  g171853/ZN           -       A1->ZN F     NAND2_X2       1  6.0    10    17     108    (-,-) 
  fopt171852/ZN        -       A->ZN  R     INV_X4         3 17.5    13    20     128    (-,-) 
  g179723/ZN           -       A->ZN  F     INV_X8        22 51.8     9    17     145    (-,-) 
  fopt180092/ZN        -       A->ZN  R     INV_X2         4 12.1    16    24     169    (-,-) 
  fopt184226/ZN        -       A->ZN  F     INV_X4         4 12.6     7    12     181    (-,-) 
  fopt184228/ZN        -       A->ZN  R     INV_X4         3  7.1     7    12     193    (-,-) 
  g82562__184231/ZN    -       A1->ZN R     AND2_X4       30 56.2    36    59     253    (-,-) 
  g81226__9682/ZN      -       A1->ZN F     AOI22_X1       1  1.8    17    20     272    (-,-) 
  g81208__5953/ZN      -       A1->ZN R     NAND2_X1       2  1.6    10    18     290    (-,-) 
  mem_addr_reg[20]/D   -       -      R     SDFFR_X2       2    -     -     0     290    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1196: VIOLATED (-107 ps) Setup Check with Pin mem_addr_reg[18]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[18]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      67                  
     Required Time:=     183                  
      Launch Clock:-       0                  
         Data Path:-     290                  
             Slack:=    -107                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  4.4    14    91      91    (-,-) 
  g171853/ZN           -       A1->ZN F     NAND2_X2       1  6.0    10    17     108    (-,-) 
  fopt171852/ZN        -       A->ZN  R     INV_X4         3 17.5    13    20     128    (-,-) 
  g179723/ZN           -       A->ZN  F     INV_X8        22 51.8     9    17     145    (-,-) 
  fopt180092/ZN        -       A->ZN  R     INV_X2         4 12.1    16    24     169    (-,-) 
  fopt184226/ZN        -       A->ZN  F     INV_X4         4 12.6     7    12     181    (-,-) 
  fopt184228/ZN        -       A->ZN  R     INV_X4         3  7.1     7    12     193    (-,-) 
  g82562__184231/ZN    -       A1->ZN R     AND2_X4       30 56.2    36    59     253    (-,-) 
  g81614__1786/ZN      -       A1->ZN F     AOI22_X1       1  1.8    17    20     272    (-,-) 
  g81546__2683/ZN      -       A1->ZN R     NAND2_X1       2  1.6    10    18     290    (-,-) 
  mem_addr_reg[18]/D   -       -      R     SDFFR_X2       2    -     -     0     290    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1197: VIOLATED (-107 ps) Setup Check with Pin mem_addr_reg[17]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[17]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      67                  
     Required Time:=     183                  
      Launch Clock:-       0                  
         Data Path:-     290                  
             Slack:=    -107                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  4.4    14    91      91    (-,-) 
  g171853/ZN           -       A1->ZN F     NAND2_X2       1  6.0    10    17     108    (-,-) 
  fopt171852/ZN        -       A->ZN  R     INV_X4         3 17.5    13    20     128    (-,-) 
  g179723/ZN           -       A->ZN  F     INV_X8        22 51.8     9    17     145    (-,-) 
  fopt180092/ZN        -       A->ZN  R     INV_X2         4 12.1    16    24     169    (-,-) 
  fopt184226/ZN        -       A->ZN  F     INV_X4         4 12.6     7    12     181    (-,-) 
  fopt184228/ZN        -       A->ZN  R     INV_X4         3  7.1     7    12     193    (-,-) 
  g82562__184231/ZN    -       A1->ZN R     AND2_X4       30 56.2    36    59     253    (-,-) 
  g81600__8780/ZN      -       A1->ZN F     AOI22_X1       1  1.8    17    20     272    (-,-) 
  g81538__1857/ZN      -       A1->ZN R     NAND2_X1       2  1.6    10    18     290    (-,-) 
  mem_addr_reg[17]/D   -       -      R     SDFFR_X2       2    -     -     0     290    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1198: VIOLATED (-107 ps) Setup Check with Pin mem_addr_reg[16]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[16]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      67                  
     Required Time:=     183                  
      Launch Clock:-       0                  
         Data Path:-     290                  
             Slack:=    -107                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  4.4    14    91      91    (-,-) 
  g171853/ZN           -       A1->ZN F     NAND2_X2       1  6.0    10    17     108    (-,-) 
  fopt171852/ZN        -       A->ZN  R     INV_X4         3 17.5    13    20     128    (-,-) 
  g179723/ZN           -       A->ZN  F     INV_X8        22 51.8     9    17     145    (-,-) 
  fopt180092/ZN        -       A->ZN  R     INV_X2         4 12.1    16    24     169    (-,-) 
  fopt184226/ZN        -       A->ZN  F     INV_X4         4 12.6     7    12     181    (-,-) 
  fopt184228/ZN        -       A->ZN  R     INV_X4         3  7.1     7    12     193    (-,-) 
  g82562__184231/ZN    -       A1->ZN R     AND2_X4       30 56.2    36    59     253    (-,-) 
  g81322__3772/ZN      -       A1->ZN F     AOI22_X1       1  1.8    17    20     272    (-,-) 
  g81275__1840/ZN      -       A1->ZN R     NAND2_X1       2  1.6    10    18     290    (-,-) 
  mem_addr_reg[16]/D   -       -      R     SDFFR_X2       2    -     -     0     290    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1199: VIOLATED (-107 ps) Setup Check with Pin mem_addr_reg[15]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      67                  
     Required Time:=     183                  
      Launch Clock:-       0                  
         Data Path:-     290                  
             Slack:=    -107                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  4.4    14    91      91    (-,-) 
  g171853/ZN           -       A1->ZN F     NAND2_X2       1  6.0    10    17     108    (-,-) 
  fopt171852/ZN        -       A->ZN  R     INV_X4         3 17.5    13    20     128    (-,-) 
  g179723/ZN           -       A->ZN  F     INV_X8        22 51.8     9    17     145    (-,-) 
  fopt180092/ZN        -       A->ZN  R     INV_X2         4 12.1    16    24     169    (-,-) 
  fopt184226/ZN        -       A->ZN  F     INV_X4         4 12.6     7    12     181    (-,-) 
  fopt184228/ZN        -       A->ZN  R     INV_X4         3  7.1     7    12     193    (-,-) 
  g82562__184231/ZN    -       A1->ZN R     AND2_X4       30 56.2    36    59     253    (-,-) 
  g81323__1474/ZN      -       A1->ZN F     AOI22_X1       1  1.8    17    20     272    (-,-) 
  g81277__1857/ZN      -       A1->ZN R     NAND2_X1       2  1.6    10    18     290    (-,-) 
  mem_addr_reg[15]/D   -       -      R     SDFFR_X2       2    -     -     0     290    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1200: VIOLATED (-107 ps) Setup Check with Pin mem_addr_reg[14]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      67                  
     Required Time:=     183                  
      Launch Clock:-       0                  
         Data Path:-     290                  
             Slack:=    -107                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  4.4    14    91      91    (-,-) 
  g171853/ZN           -       A1->ZN F     NAND2_X2       1  6.0    10    17     108    (-,-) 
  fopt171852/ZN        -       A->ZN  R     INV_X4         3 17.5    13    20     128    (-,-) 
  g179723/ZN           -       A->ZN  F     INV_X8        22 51.8     9    17     145    (-,-) 
  fopt180092/ZN        -       A->ZN  R     INV_X2         4 12.1    16    24     169    (-,-) 
  fopt184226/ZN        -       A->ZN  F     INV_X4         4 12.6     7    12     181    (-,-) 
  fopt184228/ZN        -       A->ZN  R     INV_X4         3  7.1     7    12     193    (-,-) 
  g82562__184231/ZN    -       A1->ZN R     AND2_X4       30 56.2    36    59     253    (-,-) 
  g81326__2683/ZN      -       A1->ZN F     AOI22_X1       1  1.8    17    20     272    (-,-) 
  g81278__9906/ZN      -       A1->ZN R     NAND2_X1       2  1.6    10    18     290    (-,-) 
  mem_addr_reg[14]/D   -       -      R     SDFFR_X2       2    -     -     0     290    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1201: VIOLATED (-107 ps) Setup Check with Pin mem_addr_reg[13]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      67                  
     Required Time:=     183                  
      Launch Clock:-       0                  
         Data Path:-     290                  
             Slack:=    -107                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  4.4    14    91      91    (-,-) 
  g171853/ZN           -       A1->ZN F     NAND2_X2       1  6.0    10    17     108    (-,-) 
  fopt171852/ZN        -       A->ZN  R     INV_X4         3 17.5    13    20     128    (-,-) 
  g179723/ZN           -       A->ZN  F     INV_X8        22 51.8     9    17     145    (-,-) 
  fopt180092/ZN        -       A->ZN  R     INV_X2         4 12.1    16    24     169    (-,-) 
  fopt184226/ZN        -       A->ZN  F     INV_X4         4 12.6     7    12     181    (-,-) 
  fopt184228/ZN        -       A->ZN  R     INV_X4         3  7.1     7    12     193    (-,-) 
  g82562__184231/ZN    -       A1->ZN R     AND2_X4       30 56.2    36    59     253    (-,-) 
  g81327__1309/ZN      -       A1->ZN F     AOI22_X1       1  1.8    17    20     272    (-,-) 
  g81279__8780/ZN      -       A1->ZN R     NAND2_X1       2  1.6    10    18     290    (-,-) 
  mem_addr_reg[13]/D   -       -      R     SDFFR_X2       2    -     -     0     290    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1202: VIOLATED (-107 ps) Setup Check with Pin mem_addr_reg[12]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      67                  
     Required Time:=     183                  
      Launch Clock:-       0                  
         Data Path:-     290                  
             Slack:=    -107                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  4.4    14    91      91    (-,-) 
  g171853/ZN           -       A1->ZN F     NAND2_X2       1  6.0    10    17     108    (-,-) 
  fopt171852/ZN        -       A->ZN  R     INV_X4         3 17.5    13    20     128    (-,-) 
  g179723/ZN           -       A->ZN  F     INV_X8        22 51.8     9    17     145    (-,-) 
  fopt180092/ZN        -       A->ZN  R     INV_X2         4 12.1    16    24     169    (-,-) 
  fopt184226/ZN        -       A->ZN  F     INV_X4         4 12.6     7    12     181    (-,-) 
  fopt184228/ZN        -       A->ZN  R     INV_X4         3  7.1     7    12     193    (-,-) 
  g82562__184231/ZN    -       A1->ZN R     AND2_X4       30 56.2    36    59     253    (-,-) 
  g81328__6877/ZN      -       A1->ZN F     AOI22_X1       1  1.8    17    20     272    (-,-) 
  g81280__4296/ZN      -       A1->ZN R     NAND2_X1       2  1.6    10    18     290    (-,-) 
  mem_addr_reg[12]/D   -       -      R     SDFFR_X2       2    -     -     0     290    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1203: VIOLATED (-107 ps) Setup Check with Pin mem_addr_reg[11]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      67                  
     Required Time:=     183                  
      Launch Clock:-       0                  
         Data Path:-     290                  
             Slack:=    -107                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  4.4    14    91      91    (-,-) 
  g171853/ZN           -       A1->ZN F     NAND2_X2       1  6.0    10    17     108    (-,-) 
  fopt171852/ZN        -       A->ZN  R     INV_X4         3 17.5    13    20     128    (-,-) 
  g179723/ZN           -       A->ZN  F     INV_X8        22 51.8     9    17     145    (-,-) 
  fopt180092/ZN        -       A->ZN  R     INV_X2         4 12.1    16    24     169    (-,-) 
  fopt184226/ZN        -       A->ZN  F     INV_X4         4 12.6     7    12     181    (-,-) 
  fopt184228/ZN        -       A->ZN  R     INV_X4         3  7.1     7    12     193    (-,-) 
  g82562__184231/ZN    -       A1->ZN R     AND2_X4       30 56.2    36    59     253    (-,-) 
  g81317__5019/ZN      -       A1->ZN F     AOI22_X1       1  1.8    17    20     272    (-,-) 
  g81281__3772/ZN      -       A1->ZN R     NAND2_X1       2  1.6    10    18     290    (-,-) 
  mem_addr_reg[11]/D   -       -      R     SDFFR_X2       2    -     -     0     290    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1204: VIOLATED (-107 ps) Setup Check with Pin mem_addr_reg[10]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      67                  
     Required Time:=     183                  
      Launch Clock:-       0                  
         Data Path:-     290                  
             Slack:=    -107                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  4.4    14    91      91    (-,-) 
  g171853/ZN           -       A1->ZN F     NAND2_X2       1  6.0    10    17     108    (-,-) 
  fopt171852/ZN        -       A->ZN  R     INV_X4         3 17.5    13    20     128    (-,-) 
  g179723/ZN           -       A->ZN  F     INV_X8        22 51.8     9    17     145    (-,-) 
  fopt180092/ZN        -       A->ZN  R     INV_X2         4 12.1    16    24     169    (-,-) 
  fopt184226/ZN        -       A->ZN  F     INV_X4         4 12.6     7    12     181    (-,-) 
  fopt184228/ZN        -       A->ZN  R     INV_X4         3  7.1     7    12     193    (-,-) 
  g82562__184231/ZN    -       A1->ZN R     AND2_X4       30 56.2    36    59     253    (-,-) 
  g81330__2391/ZN      -       A1->ZN F     AOI22_X1       1  1.8    17    20     272    (-,-) 
  g81282__1474/ZN      -       A1->ZN R     NAND2_X1       2  1.6    10    18     290    (-,-) 
  mem_addr_reg[10]/D   -       -      R     SDFFR_X2       2    -     -     0     290    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1205: VIOLATED (-107 ps) Setup Check with Pin mem_addr_reg[9]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      67                  
     Required Time:=     183                  
      Launch Clock:-       0                  
         Data Path:-     290                  
             Slack:=    -107                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  4.4    14    91      91    (-,-) 
  g171853/ZN           -       A1->ZN F     NAND2_X2       1  6.0    10    17     108    (-,-) 
  fopt171852/ZN        -       A->ZN  R     INV_X4         3 17.5    13    20     128    (-,-) 
  g179723/ZN           -       A->ZN  F     INV_X8        22 51.8     9    17     145    (-,-) 
  fopt180092/ZN        -       A->ZN  R     INV_X2         4 12.1    16    24     169    (-,-) 
  fopt184226/ZN        -       A->ZN  F     INV_X4         4 12.6     7    12     181    (-,-) 
  fopt184228/ZN        -       A->ZN  R     INV_X4         3  7.1     7    12     193    (-,-) 
  g82562__184231/ZN    -       A1->ZN R     AND2_X4       30 56.2    36    59     253    (-,-) 
  g81331__7675/ZN      -       A1->ZN F     AOI22_X1       1  1.8    17    20     272    (-,-) 
  g81283__4547/ZN      -       A1->ZN R     NAND2_X1       2  1.6    10    18     290    (-,-) 
  mem_addr_reg[9]/D    -       -      R     SDFFR_X2       2    -     -     0     290    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1206: VIOLATED (-107 ps) Setup Check with Pin mem_addr_reg[8]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      67                  
     Required Time:=     183                  
      Launch Clock:-       0                  
         Data Path:-     290                  
             Slack:=    -107                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  4.4    14    91      91    (-,-) 
  g171853/ZN           -       A1->ZN F     NAND2_X2       1  6.0    10    17     108    (-,-) 
  fopt171852/ZN        -       A->ZN  R     INV_X4         3 17.5    13    20     128    (-,-) 
  g179723/ZN           -       A->ZN  F     INV_X8        22 51.8     9    17     145    (-,-) 
  fopt180092/ZN        -       A->ZN  R     INV_X2         4 12.1    16    24     169    (-,-) 
  fopt184226/ZN        -       A->ZN  F     INV_X4         4 12.6     7    12     181    (-,-) 
  fopt184228/ZN        -       A->ZN  R     INV_X4         3  7.1     7    12     193    (-,-) 
  g82562__184231/ZN    -       A1->ZN R     AND2_X4       30 56.2    36    59     253    (-,-) 
  g81324__4547/ZN      -       A1->ZN F     AOI22_X1       1  1.8    17    20     272    (-,-) 
  g81284__9682/ZN      -       A1->ZN R     NAND2_X1       2  1.6    10    18     290    (-,-) 
  mem_addr_reg[8]/D    -       -      R     SDFFR_X2       2    -     -     0     290    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1207: VIOLATED (-107 ps) Setup Check with Pin mem_addr_reg[5]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      67                  
     Required Time:=     183                  
      Launch Clock:-       0                  
         Data Path:-     290                  
             Slack:=    -107                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  4.4    14    91      91    (-,-) 
  g171853/ZN           -       A1->ZN F     NAND2_X2       1  6.0    10    17     108    (-,-) 
  fopt171852/ZN        -       A->ZN  R     INV_X4         3 17.5    13    20     128    (-,-) 
  g179723/ZN           -       A->ZN  F     INV_X8        22 51.8     9    17     145    (-,-) 
  fopt180092/ZN        -       A->ZN  R     INV_X2         4 12.1    16    24     169    (-,-) 
  fopt184226/ZN        -       A->ZN  F     INV_X4         4 12.6     7    12     181    (-,-) 
  fopt184228/ZN        -       A->ZN  R     INV_X4         3  7.1     7    12     193    (-,-) 
  g82562__184231/ZN    -       A1->ZN R     AND2_X4       30 56.2    36    59     253    (-,-) 
  g81373__2250/ZN      -       A1->ZN F     AOI22_X1       1  1.8    17    20     272    (-,-) 
  g81318__1857/ZN      -       A1->ZN R     NAND2_X1       2  1.6    10    18     290    (-,-) 
  mem_addr_reg[5]/D    -       -      R     SDFFR_X2       2    -     -     0     290    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1208: VIOLATED (-107 ps) Setup Check with Pin mem_addr_reg[4]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      67                  
     Required Time:=     183                  
      Launch Clock:-       0                  
         Data Path:-     290                  
             Slack:=    -107                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  4.4    14    91      91    (-,-) 
  g171853/ZN           -       A1->ZN F     NAND2_X2       1  6.0    10    17     108    (-,-) 
  fopt171852/ZN        -       A->ZN  R     INV_X4         3 17.5    13    20     128    (-,-) 
  g179723/ZN           -       A->ZN  F     INV_X8        22 51.8     9    17     145    (-,-) 
  fopt180092/ZN        -       A->ZN  R     INV_X2         4 12.1    16    24     169    (-,-) 
  fopt184226/ZN        -       A->ZN  F     INV_X4         4 12.6     7    12     181    (-,-) 
  fopt184228/ZN        -       A->ZN  R     INV_X4         3  7.1     7    12     193    (-,-) 
  g82562__184231/ZN    -       A1->ZN R     AND2_X4       30 56.2    36    59     253    (-,-) 
  g81374__6083/ZN      -       A1->ZN F     AOI22_X1       1  1.8    17    20     272    (-,-) 
  g81319__9906/ZN      -       A1->ZN R     NAND2_X1       2  1.6    10    18     290    (-,-) 
  mem_addr_reg[4]/D    -       -      R     SDFFR_X2       2    -     -     0     290    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1209: VIOLATED (-107 ps) Setup Check with Pin mem_addr_reg[3]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      67                  
     Required Time:=     183                  
      Launch Clock:-       0                  
         Data Path:-     290                  
             Slack:=    -107                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  4.4    14    91      91    (-,-) 
  g171853/ZN           -       A1->ZN F     NAND2_X2       1  6.0    10    17     108    (-,-) 
  fopt171852/ZN        -       A->ZN  R     INV_X4         3 17.5    13    20     128    (-,-) 
  g179723/ZN           -       A->ZN  F     INV_X8        22 51.8     9    17     145    (-,-) 
  fopt180092/ZN        -       A->ZN  R     INV_X2         4 12.1    16    24     169    (-,-) 
  fopt184226/ZN        -       A->ZN  F     INV_X4         4 12.6     7    12     181    (-,-) 
  fopt184228/ZN        -       A->ZN  R     INV_X4         3  7.1     7    12     193    (-,-) 
  g82562__184231/ZN    -       A1->ZN R     AND2_X4       30 56.2    36    59     253    (-,-) 
  g81370__5703/ZN      -       A1->ZN F     AOI22_X1       1  1.8    17    20     272    (-,-) 
  g81320__8780/ZN      -       A1->ZN R     NAND2_X1       2  1.6    10    18     290    (-,-) 
  mem_addr_reg[3]/D    -       -      R     SDFFR_X2       2    -     -     0     290    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1210: VIOLATED (-107 ps) Setup Check with Pin mem_addr_reg[26]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[26]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      67                  
     Required Time:=     183                  
      Launch Clock:-       0                  
         Data Path:-     290                  
             Slack:=    -107                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  4.4    14    91      91    (-,-) 
  g171853/ZN           -       A1->ZN F     NAND2_X2       1  6.0    10    17     108    (-,-) 
  fopt171852/ZN        -       A->ZN  R     INV_X4         3 17.5    13    20     128    (-,-) 
  g179723/ZN           -       A->ZN  F     INV_X8        22 51.8     9    17     145    (-,-) 
  fopt180092/ZN        -       A->ZN  R     INV_X2         4 12.1    16    24     169    (-,-) 
  fopt184226/ZN        -       A->ZN  F     INV_X4         4 12.6     7    12     181    (-,-) 
  fopt184228/ZN        -       A->ZN  R     INV_X4         3  7.1     7    12     193    (-,-) 
  g82562__184231/ZN    -       A1->ZN R     AND2_X4       30 56.2    36    59     253    (-,-) 
  g81227__2683/ZN      -       A1->ZN F     AOI22_X1       1  1.8    15    20     272    (-,-) 
  g81209__5703/ZN      -       A1->ZN R     NAND2_X1       2  1.6    10    17     290    (-,-) 
  mem_addr_reg[26]/D   -       -      R     SDFFR_X2       2    -     -     0     290    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1211: VIOLATED (-107 ps) Setup Check with Pin mem_addr_reg[25]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[25]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      67                  
     Required Time:=     183                  
      Launch Clock:-       0                  
         Data Path:-     290                  
             Slack:=    -107                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  4.4    14    91      91    (-,-) 
  g171853/ZN           -       A1->ZN F     NAND2_X2       1  6.0    10    17     108    (-,-) 
  fopt171852/ZN        -       A->ZN  R     INV_X4         3 17.5    13    20     128    (-,-) 
  g179723/ZN           -       A->ZN  F     INV_X8        22 51.8     9    17     145    (-,-) 
  fopt180092/ZN        -       A->ZN  R     INV_X2         4 12.1    16    24     169    (-,-) 
  fopt184226/ZN        -       A->ZN  F     INV_X4         4 12.6     7    12     181    (-,-) 
  fopt184228/ZN        -       A->ZN  R     INV_X4         3  7.1     7    12     193    (-,-) 
  g82562__184231/ZN    -       A1->ZN R     AND2_X4       30 56.2    36    59     253    (-,-) 
  g81218__5019/ZN      -       A1->ZN F     AOI22_X1       1  1.8    15    20     272    (-,-) 
  g81202__2900/ZN      -       A1->ZN R     NAND2_X1       2  1.6    10    17     290    (-,-) 
  mem_addr_reg[25]/D   -       -      R     SDFFR_X2       2    -     -     0     290    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1212: VIOLATED (-107 ps) Setup Check with Pin mem_addr_reg[23]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[23]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      67                  
     Required Time:=     183                  
      Launch Clock:-       0                  
         Data Path:-     290                  
             Slack:=    -107                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  4.4    14    91      91    (-,-) 
  g171853/ZN           -       A1->ZN F     NAND2_X2       1  6.0    10    17     108    (-,-) 
  fopt171852/ZN        -       A->ZN  R     INV_X4         3 17.5    13    20     128    (-,-) 
  g179723/ZN           -       A->ZN  F     INV_X8        22 51.8     9    17     145    (-,-) 
  fopt180092/ZN        -       A->ZN  R     INV_X2         4 12.1    16    24     169    (-,-) 
  fopt184226/ZN        -       A->ZN  F     INV_X4         4 12.6     7    12     181    (-,-) 
  fopt184228/ZN        -       A->ZN  R     INV_X4         3  7.1     7    12     193    (-,-) 
  g82562__184231/ZN    -       A1->ZN R     AND2_X4       30 56.2    36    59     253    (-,-) 
  g81220__9906/ZN      -       A1->ZN F     AOI22_X1       1  1.8    15    20     272    (-,-) 
  g81205__7118/ZN      -       A1->ZN R     NAND2_X1       2  1.6    10    17     290    (-,-) 
  mem_addr_reg[23]/D   -       -      R     SDFFR_X2       2    -     -     0     290    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1213: VIOLATED (-107 ps) Setup Check with Pin mem_addr_reg[19]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[19]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      67                  
     Required Time:=     183                  
      Launch Clock:-       0                  
         Data Path:-     290                  
             Slack:=    -107                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  4.4    14    91      91    (-,-) 
  g171853/ZN           -       A1->ZN F     NAND2_X2       1  6.0    10    17     108    (-,-) 
  fopt171852/ZN        -       A->ZN  R     INV_X4         3 17.5    13    20     128    (-,-) 
  g179723/ZN           -       A->ZN  F     INV_X8        22 51.8     9    17     145    (-,-) 
  fopt180092/ZN        -       A->ZN  R     INV_X2         4 12.1    16    24     169    (-,-) 
  fopt184226/ZN        -       A->ZN  F     INV_X4         4 12.6     7    12     181    (-,-) 
  fopt184228/ZN        -       A->ZN  R     INV_X4         3  7.1     7    12     193    (-,-) 
  g82562__184231/ZN    -       A1->ZN R     AND2_X4       30 56.2    36    59     253    (-,-) 
  g81613__8757/ZN      -       A1->ZN F     AOI22_X1       1  1.8    15    20     272    (-,-) 
  g81545__9682/ZN      -       A1->ZN R     NAND2_X1       2  1.6    10    17     290    (-,-) 
  mem_addr_reg[19]/D   -       -      R     SDFFR_X2       2    -     -     0     290    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1214: VIOLATED (-107 ps) Setup Check with Pin mem_addr_reg[7]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      67                  
     Required Time:=     183                  
      Launch Clock:-       0                  
         Data Path:-     290                  
             Slack:=    -107                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  4.4    14    91      91    (-,-) 
  g171853/ZN           -       A1->ZN F     NAND2_X2       1  6.0    10    17     108    (-,-) 
  fopt171852/ZN        -       A->ZN  R     INV_X4         3 17.5    13    20     128    (-,-) 
  g179723/ZN           -       A->ZN  F     INV_X8        22 51.8     9    17     145    (-,-) 
  fopt180092/ZN        -       A->ZN  R     INV_X2         4 12.1    16    24     169    (-,-) 
  fopt184226/ZN        -       A->ZN  F     INV_X4         4 12.6     7    12     181    (-,-) 
  fopt184228/ZN        -       A->ZN  R     INV_X4         3  7.1     7    12     193    (-,-) 
  g82562__184231/ZN    -       A1->ZN R     AND2_X4       30 56.2    36    59     253    (-,-) 
  g81325__9682/ZN      -       A1->ZN F     AOI22_X1       1  1.8    15    20     272    (-,-) 
  g81285__2683/ZN      -       A1->ZN R     NAND2_X1       2  1.6    10    17     290    (-,-) 
  mem_addr_reg[7]/D    -       -      R     SDFFR_X2       2    -     -     0     290    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1215: VIOLATED (-107 ps) Setup Check with Pin mem_addr_reg[6]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      67                  
     Required Time:=     183                  
      Launch Clock:-       0                  
         Data Path:-     290                  
             Slack:=    -107                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  4.4    14    91      91    (-,-) 
  g171853/ZN           -       A1->ZN F     NAND2_X2       1  6.0    10    17     108    (-,-) 
  fopt171852/ZN        -       A->ZN  R     INV_X4         3 17.5    13    20     128    (-,-) 
  g179723/ZN           -       A->ZN  F     INV_X8        22 51.8     9    17     145    (-,-) 
  fopt180092/ZN        -       A->ZN  R     INV_X2         4 12.1    16    24     169    (-,-) 
  fopt184226/ZN        -       A->ZN  F     INV_X4         4 12.6     7    12     181    (-,-) 
  fopt184228/ZN        -       A->ZN  R     INV_X4         3  7.1     7    12     193    (-,-) 
  g82562__184231/ZN    -       A1->ZN R     AND2_X4       30 56.2    36    59     253    (-,-) 
  g81372__5266/ZN      -       A1->ZN F     AOI22_X1       1  1.8    15    20     272    (-,-) 
  g81329__2900/ZN      -       A1->ZN R     NAND2_X1       2  1.6    10    17     290    (-,-) 
  mem_addr_reg[6]/D    -       -      R     SDFFR_X2       2    -     -     0     290    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1216: VIOLATED (-107 ps) Setup Check with Pin mem_addr_reg[2]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      67                  
     Required Time:=     183                  
      Launch Clock:-       0                  
         Data Path:-     290                  
             Slack:=    -107                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  4.4    14    91      91    (-,-) 
  g171853/ZN           -       A1->ZN F     NAND2_X2       1  6.0    10    17     108    (-,-) 
  fopt171852/ZN        -       A->ZN  R     INV_X4         3 17.5    13    20     128    (-,-) 
  g179723/ZN           -       A->ZN  F     INV_X8        22 51.8     9    17     145    (-,-) 
  fopt180092/ZN        -       A->ZN  R     INV_X2         4 12.1    16    24     169    (-,-) 
  fopt184226/ZN        -       A->ZN  F     INV_X4         4 12.6     7    12     181    (-,-) 
  fopt184228/ZN        -       A->ZN  R     INV_X4         3  7.1     7    12     193    (-,-) 
  g82562__184231/ZN    -       A1->ZN R     AND2_X4       30 56.2    36    59     253    (-,-) 
  g81369__193745/ZN    -       A1->ZN F     AOI22_X1       1  1.8    15    20     272    (-,-) 
  g81321__4296/ZN      -       A1->ZN R     NAND2_X1       2  1.6    10    17     290    (-,-) 
  mem_addr_reg[2]/D    -       -      R     SDFFR_X2       2    -     -     0     290    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1217: VIOLATED (-107 ps) Setup Check with Pin reg_out_reg[8]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[2]/CK
          Clock: (R) clk
       Endpoint: (F) reg_out_reg[8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     317                  
             Slack:=    -107                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[2]/Q      -       CK->Q  F     DFF_X1         4  6.3    11    86      86    (-,-) 
  add_1801_23_g1388/ZN -       A2->ZN F     OR2_X2         3  5.2    10    50     136    (-,-) 
  add_1801_23_g1095/ZN -       A2->ZN R     NAND3_X1       1  3.3    15    22     159    (-,-) 
  add_1801_23_g1081/ZN -       A1->ZN F     NAND3_X2       3  8.6    17    28     187    (-,-) 
  add_1801_23_g1055/ZN -       A1->ZN R     NAND2_X2       1  6.6    13    23     210    (-,-) 
  add_1801_23_g1035/ZN -       A1->ZN F     NAND3_X4       7 15.2    16    26     235    (-,-) 
  add_1801_23_g1001/ZN -       A->ZN  F     XNOR2_X1       1  3.0    12    44     279    (-,-) 
  g81434__4296/ZN      -       B1->ZN R     AOI21_X2       1  1.9    18    24     302    (-,-) 
  g81408__173889/ZN    -       A1->ZN F     NAND2_X1       1  1.4     8    14     317    (-,-) 
  reg_out_reg[8]/D     -       -      F     DFF_X1         1    -     -     0     317    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1218: VIOLATED (-106 ps) Setup Check with Pin cpuregs_reg[1][19]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[7]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][19]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      37                  
     Required Time:=     213                  
      Launch Clock:-       0                  
         Data Path:-     320                  
             Slack:=    -106                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[7]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[7]/Q        -       CK->Q  R     DFF_X1         6 10.6    27   104     104    (-,-) 
  add_1312_30_g179583/ZN -       A2->ZN R     AND2_X2        2  5.5    11    38     142    (-,-) 
  add_1312_30_g7102/ZN   -       A->ZN  F     INV_X1         2  3.5     6    11     153    (-,-) 
  add_1312_30_g7091/ZN   -       A1->ZN R     NOR2_X1        1  1.9    16    23     176    (-,-) 
  add_1312_30_g7070/ZN   -       A1->ZN F     NAND2_X1       1  3.5    11    19     196    (-,-) 
  add_1312_30_g7039/ZN   -       A2->ZN R     NOR2_X2        1  4.3    18    31     227    (-,-) 
  add_1312_30_g184886/ZN -       A->ZN  R     XNOR2_X2       1  6.7    26    43     270    (-,-) 
  g184884/ZN             -       B1->ZN F     AOI21_X4       2 12.8    13    22     292    (-,-) 
  g195138/ZN             -       A1->ZN R     OAI22_X1       1  1.4    28    27     320    (-,-) 
  cpuregs_reg[1][19]/D   -       -      R     DFF_X1         1    -     -     0     320    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1219: VIOLATED (-106 ps) Setup Check with Pin cpuregs_reg[1][10]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[1][10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      41                  
     Required Time:=     209                  
      Launch Clock:-       0                  
         Data Path:-     316                  
             Slack:=    -106                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[3]/Q        -       CK->Q  R     DFF_X1         5 11.7    30   107     107    (-,-) 
  add_1312_30_g183870/ZN -       A2->ZN F     NAND2_X2       3  8.6    13    24     131    (-,-) 
  add_1312_30_g183872/ZN -       A->ZN  R     INV_X2         2  5.1    10    17     148    (-,-) 
  g183871/ZN             -       A1->ZN F     NAND3_X2       1  6.0    14    22     170    (-,-) 
  g179586/ZN             -       A->ZN  R     INV_X4         8 15.2    12    21     191    (-,-) 
  add_1312_30_g7023/ZN   -       A1->ZN F     NAND2_X1       1  4.1    11    19     210    (-,-) 
  add_1312_30_g186649/ZN -       A->ZN  F     XNOR2_X2       2  6.3    12    40     250    (-,-) 
  g195054/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     270    (-,-) 
  g195053/ZN             -       A1->ZN F     NAND2_X4       5 11.9     9    17     287    (-,-) 
  fopt195060/ZN          -       A->ZN  R     INV_X4         6 10.9     9    16     303    (-,-) 
  g194102/ZN             -       B1->ZN F     OAI21_X1       1  1.4    10    13     316    (-,-) 
  cpuregs_reg[1][10]/D   -       -      F     DFF_X1         1    -     -     0     316    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1220: VIOLATED (-106 ps) Setup Check with Pin cpuregs_reg[16][6]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[16][6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     315                  
             Slack:=    -106                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1  6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3 15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4 18.0    16    23     177    (-,-) 
  g179858/ZN           -       A1->ZN F     NAND4_X2       1  6.0    22    31     208    (-,-) 
  g194859/ZN           -       A->ZN  R     INV_X4         5 28.0    20    33     241    (-,-) 
  g184154/ZN           -       A1->ZN F     NAND2_X4       5 25.0    15    26     267    (-,-) 
  g187550/ZN           -       A->ZN  R     INV_X8        31 62.4    20    32     299    (-,-) 
  g181926/ZN           -       B1->ZN F     OAI21_X1       1  1.4     9    16     315    (-,-) 
  cpuregs_reg[16][6]/D -       -      F     DFF_X1         1    -     -     0     315    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1221: VIOLATED (-105 ps) Setup Check with Pin cpuregs_reg[1][13]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[1][13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     314                  
             Slack:=    -105                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1  6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3 15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4 18.0    16    23     177    (-,-) 
  g189058/ZN           -       A1->ZN R     AND3_X4        4 19.0    17    49     226    (-,-) 
  g179859/ZN           -       A1->ZN F     NAND2_X2       1 11.1    14    24     250    (-,-) 
  fopt195124/ZN        -       A->ZN  R     INV_X8         2 24.1    11    20     270    (-,-) 
  fopt195127/ZN        -       A->ZN  F     INV_X8        17 28.6     6    12     282    (-,-) 
  g195144/ZN           -       A1->ZN R     NAND2_X1       1  2.0    10    14     296    (-,-) 
  g194091/ZN           -       A->ZN  F     OAI21_X1       1  1.4    12    18     314    (-,-) 
  cpuregs_reg[1][13]/D -       -      F     DFF_X1         1    -     -     0     314    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1222: VIOLATED (-105 ps) Setup Check with Pin cpuregs_reg[16][7]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     321                  
             Slack:=    -105                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1  6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3 15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4 18.0    16    23     177    (-,-) 
  g179858/ZN           -       A1->ZN F     NAND4_X2       1  6.0    22    31     208    (-,-) 
  g194859/ZN           -       A->ZN  R     INV_X4         5 28.0    20    33     241    (-,-) 
  g184154/ZN           -       A1->ZN F     NAND2_X4       5 25.0    15    26     267    (-,-) 
  g181928/ZN           -       A->ZN  R     INV_X4         8 14.8    12    21     289    (-,-) 
  g194021/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    14     302    (-,-) 
  g181935/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     321    (-,-) 
  cpuregs_reg[16][7]/D -       -      R     DFF_X1         1    -     -     0     321    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1223: VIOLATED (-105 ps) Setup Check with Pin cpu_state_reg[1]/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (F) cpu_state_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     315                  
             Slack:=    -105                  

#--------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  mem_valid_reg/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q    -       CK->Q  R     DFF_X1         3  7.5    20    97      97    (-,-) 
  g177623/ZN         -       A1->ZN F     NAND2_X4       1 11.1    10    18     116    (-,-) 
  g173154/ZN         -       A->ZN  R     INV_X8        10 29.8    12    20     136    (-,-) 
  g179077/ZN         -       A1->ZN F     NAND3_X2       2  6.3    14    23     159    (-,-) 
  g189418/ZN         -       A1->ZN R     NAND2_X2       2  9.6    16    25     184    (-,-) 
  g180063/ZN         -       A1->ZN F     NAND2_X2       1  6.0    10    18     202    (-,-) 
  g187813/ZN         -       A->ZN  R     INV_X4         4 10.5     9    16     218    (-,-) 
  g180065/ZN         -       A1->ZN F     NAND2_X2       1  3.2     7    12     230    (-,-) 
  g359/ZN            -       A1->ZN R     NAND3_X2       2  5.3    14    18     248    (-,-) 
  g161209/ZN         -       A->ZN  F     INV_X1         1  3.2     7    11     259    (-,-) 
  g160524/ZN         -       A1->ZN R     NAND2_X2       3  7.4    14    18     278    (-,-) 
  g159987/ZN         -       A->ZN  F     INV_X2         4  6.8     7    12     290    (-,-) 
  g158916__1474/ZN   -       A1->ZN R     NAND2_X1       1  1.9    10    14     303    (-,-) 
  g158369__7675/ZN   -       A1->ZN F     NAND2_X1       1  1.4     7    12     315    (-,-) 
  cpu_state_reg[1]/D -       -      F     DFF_X1         1    -     -     0     315    (-,-) 
#--------------------------------------------------------------------------------------------



Path 1224: VIOLATED (-104 ps) Setup Check with Pin cpuregs_reg[16][0]/CK->D
          Group: clk
     Startpoint: (R) latched_stalu_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[16][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      37                  
     Required Time:=     213                  
      Launch Clock:-       0                  
         Data Path:-     317                  
             Slack:=    -104                  

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  latched_stalu_reg/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_stalu_reg/Q      -       CK->Q  R     DFF_X1         2 10.1    26   103     103    (-,-) 
  fopt195687/ZN            -       A->ZN  F     INV_X4        13 33.4    13    23     126    (-,-) 
  fopt179284/ZN            -       A->ZN  R     INV_X2         4  9.0    13    22     148    (-,-) 
  fopt179283/ZN            -       A->ZN  F     INV_X2         2  7.7     7    12     161    (-,-) 
  fopt179287/ZN            -       A->ZN  R     INV_X4         3  8.9     8    13     174    (-,-) 
  g179294/ZN               -       A1->ZN F     NOR2_X2        5 11.0    10    13     187    (-,-) 
  g188524/ZN               -       A1->ZN F     OR3_X4         2 11.8    14    62     249    (-,-) 
  g172117_dup_dup195476/ZN -       A1->ZN R     NAND2_X4      12 27.2    21    29     278    (-,-) 
  g182558/ZN               -       A->ZN  F     INV_X4         8 14.0     8    14     292    (-,-) 
  g181939/ZN               -       A1->ZN R     OAI22_X1       1  1.4    28    25     317    (-,-) 
  cpuregs_reg[16][0]/D     -       -      R     DFF_X1         1    -     -     0     317    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 1225: VIOLATED (-103 ps) Setup Check with Pin instr_jal_reg/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (R) instr_jal_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      77                  
     Required Time:=     173                  
      Launch Clock:-       0                  
         Data Path:-     276                  
             Slack:=    -103                  

#------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  mem_valid_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q  -       CK->Q  F     DFF_X1         3  7.1    11    88      88    (-,-) 
  g177623/ZN       -       A1->ZN R     NAND2_X4       1 12.1    12    19     106    (-,-) 
  g173154/ZN       -       A->ZN  F     INV_X8        10 28.1     7    12     119    (-,-) 
  g177676/ZN       -       A->ZN  R     INV_X8        37 90.1    28    36     155    (-,-) 
  g165804/ZN       -       A2->ZN F     NAND2_X1       1  3.2    11    21     176    (-,-) 
  g190052/ZN       -       A->ZN  R     OAI21_X2       3  7.0    27    26     202    (-,-) 
  g190054/ZN       -       A3->ZN F     NAND3_X2       4  6.6    17    29     231    (-,-) 
  g190053/ZN       -       A2->ZN R     NOR3_X1        1  1.4    25    45     276    (-,-) 
  instr_jal_reg/D  -       -      R     SDFF_X1        1    -     -     0     276    (-,-) 
#------------------------------------------------------------------------------------------



Path 1226: VIOLATED (-102 ps) Setup Check with Pin reg_out_reg[7]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[2]/CK
          Clock: (R) clk
       Endpoint: (F) reg_out_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     310                  
             Slack:=    -102                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[2]/Q      -       CK->Q  F     DFF_X1         4  6.3    11    86      86    (-,-) 
  add_1801_23_g1388/ZN -       A2->ZN F     OR2_X2         3  5.2    10    50     136    (-,-) 
  add_1801_23_g1095/ZN -       A2->ZN R     NAND3_X1       1  3.3    15    22     159    (-,-) 
  add_1801_23_g1081/ZN -       A1->ZN F     NAND3_X2       3  8.6    17    28     187    (-,-) 
  add_1801_23_g1071/ZN -       A->ZN  R     INV_X2         3  5.7    11    20     207    (-,-) 
  add_1801_23_g1046/ZN -       C1->ZN F     OAI211_X1      1  2.4    16    21     228    (-,-) 
  add_1801_23_g1006/ZN -       A->ZN  F     XNOR2_X1       1  1.8    11    41     269    (-,-) 
  g81965__2703/ZN      -       A1->ZN R     NAND2_X1       1  1.9    10    16     284    (-,-) 
  g81423__5266/ZN      -       A->ZN  F     OAI211_X1      1  1.4    13    26     310    (-,-) 
  reg_out_reg[7]/D     -       -      F     DFF_X1         1    -     -     0     310    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1227: VIOLATED (-102 ps) Setup Check with Pin alu_out_q_reg[5]/CK->D
          Group: clk
     Startpoint: (R) reg_op2_reg[2]/CK
          Clock: (R) clk
       Endpoint: (F) alu_out_q_reg[5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     310                  
             Slack:=    -102                  

#--------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  reg_op2_reg[2]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_op2_reg[2]/Q   -       CK->Q  R     DFFR_X1        3  7.2    21   112     112    (-,-) 
  g82567__180006/ZN  -       A1->ZN R     OR2_X2         2  7.7    12    32     144    (-,-) 
  g81922/ZN          -       A->ZN  F     INV_X4         3 10.6     6    10     154    (-,-) 
  g190233/ZN         -       B1->ZN R     AOI21_X4       1  6.5    21    25     178    (-,-) 
  g81559__169473/ZN  -       A2->ZN F     NAND2_X4       2  9.2     8    18     196    (-,-) 
  g169477/Z          -       A->Z   F     BUF_X4         4 13.5     7    28     224    (-,-) 
  g174553/ZN         -       B1->ZN R     AOI21_X2       2  3.8    22    26     250    (-,-) 
  g189923/ZN         -       B1->ZN F     OAI21_X1       1  1.8    11    17     268    (-,-) 
  g162927/ZN         -       A1->ZN R     NAND2_X1       1  1.9    10    16     284    (-,-) 
  g161932/ZN         -       A->ZN  F     OAI211_X1      1  1.4    14    26     310    (-,-) 
  alu_out_q_reg[5]/D -       -      F     DFF_X1         1    -     -     0     310    (-,-) 
#--------------------------------------------------------------------------------------------



Path 1228: VIOLATED (-101 ps) Setup Check with Pin count_cycle_reg[32]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[3]/CK
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[32]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      31                  
     Required Time:=     219                  
      Launch Clock:-       0                  
         Data Path:-     320                  
             Slack:=    -101                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[3]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[3]/Q       -       CK->Q  R     DFF_X1         4  6.7    18    96      96    (-,-) 
  inc_add_1428_40_g1197/ZN   -       A2->ZN R     AND2_X2        1  6.3    12    37     133    (-,-) 
  inc_add_1428_40_g1154/ZN   -       A1->ZN F     NAND2_X4       2  9.7     8    15     148    (-,-) 
  inc_add_1428_40_g1116/ZN   -       A2->ZN R     NOR2_X4        1  6.5    15    27     175    (-,-) 
  inc_add_1428_40_g1036/ZN   -       A2->ZN F     NAND2_X4       3 18.7    12    22     197    (-,-) 
  inc_add_1428_40_g1033/ZN   -       A->ZN  R     INV_X4         1  6.3     8    14     211    (-,-) 
  inc_add_1428_40_g173414/ZN -       A1->ZN F     NAND2_X4       1 23.3    14    21     232    (-,-) 
  fopt178523/ZN              -       A->ZN  R     INV_X16       33 58.7    12    21     253    (-,-) 
  fopt178522/ZN              -       A->ZN  F     INV_X1         1  1.8     5     8     262    (-,-) 
  inc_add_1428_40_g173415/ZN -       A1->ZN R     OAI22_X1       1  1.2    27    23     284    (-,-) 
  g168519/ZN                 -       A1->ZN R     AND2_X1        1  1.4     8    36     320    (-,-) 
  count_cycle_reg[32]/D      -       -      R     DFF_X1         1    -     -     0     320    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1229: VIOLATED (-100 ps) Setup Check with Pin cpuregs_reg[24][6]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     316                  
             Slack:=    -100                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189058/ZN           -       A1->ZN R     AND3_X4        4  19.0    17    49     226    (-,-) 
  g189063/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    24     251    (-,-) 
  g189062/ZN           -       A->ZN  R     INV_X16       61 118.1    20    30     281    (-,-) 
  g185536/ZN           -       A1->ZN F     NAND2_X1       1   1.8     9    16     297    (-,-) 
  g159840/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     316    (-,-) 
  cpuregs_reg[24][6]/D -       -      R     DFF_X1         1     -     -     0     316    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1230: VIOLATED (-100 ps) Setup Check with Pin cpuregs_reg[24][5]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     316                  
             Slack:=    -100                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189058/ZN           -       A1->ZN R     AND3_X4        4  19.0    17    49     226    (-,-) 
  g189063/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    24     251    (-,-) 
  g189062/ZN           -       A->ZN  R     INV_X16       61 118.1    20    30     281    (-,-) 
  g172708/ZN           -       A1->ZN F     NAND2_X1       1   1.8     9    16     297    (-,-) 
  g159838/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     316    (-,-) 
  cpuregs_reg[24][5]/D -       -      R     DFF_X1         1     -     -     0     316    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1231: VIOLATED (-100 ps) Setup Check with Pin cpuregs_reg[24][4]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     316                  
             Slack:=    -100                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189058/ZN           -       A1->ZN R     AND3_X4        4  19.0    17    49     226    (-,-) 
  g189063/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    24     251    (-,-) 
  g189062/ZN           -       A->ZN  R     INV_X16       61 118.1    20    30     281    (-,-) 
  g160798/ZN           -       A1->ZN F     NAND2_X1       1   1.8     9    16     297    (-,-) 
  g159837/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     316    (-,-) 
  cpuregs_reg[24][4]/D -       -      R     DFF_X1         1     -     -     0     316    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1232: VIOLATED (-100 ps) Setup Check with Pin cpuregs_reg[24][3]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     316                  
             Slack:=    -100                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189058/ZN           -       A1->ZN R     AND3_X4        4  19.0    17    49     226    (-,-) 
  g189063/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    24     251    (-,-) 
  g189062/ZN           -       A->ZN  R     INV_X16       61 118.1    20    30     281    (-,-) 
  g160797/ZN           -       A1->ZN F     NAND2_X1       1   1.8     9    16     297    (-,-) 
  g159836/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     316    (-,-) 
  cpuregs_reg[24][3]/D -       -      R     DFF_X1         1     -     -     0     316    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1233: VIOLATED (-100 ps) Setup Check with Pin cpuregs_reg[24][2]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     316                  
             Slack:=    -100                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189058/ZN           -       A1->ZN R     AND3_X4        4  19.0    17    49     226    (-,-) 
  g189063/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    24     251    (-,-) 
  g189062/ZN           -       A->ZN  R     INV_X16       61 118.1    20    30     281    (-,-) 
  g161001/ZN           -       A1->ZN F     NAND2_X1       1   1.8     9    16     297    (-,-) 
  g159976/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     316    (-,-) 
  cpuregs_reg[24][2]/D -       -      R     DFF_X1         1     -     -     0     316    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1234: VIOLATED (-100 ps) Setup Check with Pin cpuregs_reg[24][1]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     316                  
             Slack:=    -100                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189058/ZN           -       A1->ZN R     AND3_X4        4  19.0    17    49     226    (-,-) 
  g189063/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    24     251    (-,-) 
  g189062/ZN           -       A->ZN  R     INV_X16       61 118.1    20    30     281    (-,-) 
  g160796/ZN           -       A1->ZN F     NAND2_X1       1   1.8     9    16     297    (-,-) 
  g159835/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     316    (-,-) 
  cpuregs_reg[24][1]/D -       -      R     DFF_X1         1     -     -     0     316    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1235: VIOLATED (-100 ps) Setup Check with Pin cpuregs_reg[24][0]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[24][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     316                  
             Slack:=    -100                  

#-----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555     -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2   4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1   6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3  15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4  18.0    16    23     177    (-,-) 
  g189058/ZN           -       A1->ZN R     AND3_X4        4  19.0    17    49     226    (-,-) 
  g189063/ZN           -       A1->ZN F     NAND2_X4       1  23.3    14    24     251    (-,-) 
  g189062/ZN           -       A->ZN  R     INV_X16       61 118.1    20    30     281    (-,-) 
  g188526/ZN           -       A1->ZN F     NAND2_X1       1   1.8     9    16     297    (-,-) 
  g159975/ZN           -       A->ZN  R     OAI21_X1       1   1.4    17    19     316    (-,-) 
  cpuregs_reg[24][0]/D -       -      R     DFF_X1         1     -     -     0     316    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1236: VIOLATED (-97 ps) Setup Check with Pin cpuregs_reg[24][7]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[24][7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     307                  
             Slack:=     -97                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[3]/Q        -       CK->Q  R     DFF_X1         5 11.7    30   107     107    (-,-) 
  add_1312_30_g183870/ZN -       A2->ZN F     NAND2_X2       3  8.6    13    24     131    (-,-) 
  g183874/ZN             -       A->ZN  R     INV_X2         3  5.7    10    18     149    (-,-) 
  g183877/ZN             -       A2->ZN F     NAND2_X1       1  2.4     9    15     164    (-,-) 
  add_1312_30_g7017/ZN   -       A->ZN  F     XNOR2_X1       1  3.2    12    41     205    (-,-) 
  g194016/ZN             -       A1->ZN R     NAND2_X2       1  6.3    13    20     225    (-,-) 
  g194015/ZN             -       A1->ZN F     NAND2_X4       6 18.9    12    21     246    (-,-) 
  g194539/ZN             -       A->ZN  R     INV_X8        13 33.9    13    22     267    (-,-) 
  g194541/ZN             -       A->ZN  F     INV_X8        12 21.6     6    11     278    (-,-) 
  g194543/ZN             -       A1->ZN R     NAND2_X2       1  2.0     8    11     290    (-,-) 
  g159841/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    17     307    (-,-) 
  cpuregs_reg[24][7]/D   -       -      F     DFF_X1         1    -     -     0     307    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1237: VIOLATED (-97 ps) Setup Check with Pin cpuregs_reg[29][0]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[29][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     313                  
             Slack:=     -97                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1  6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3 15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4 18.0    16    23     177    (-,-) 
  g187834_dup/ZN       -       A1->ZN F     NAND4_X4       2  9.0    19    27     204    (-,-) 
  g189198/ZN           -       A1->ZN R     NOR2_X4        4 13.5    23    36     241    (-,-) 
  g161188/ZN           -       A1->ZN R     AND2_X4        3 15.8    13    40     281    (-,-) 
  g177933/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    14     295    (-,-) 
  g159956/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     313    (-,-) 
  cpuregs_reg[29][0]/D -       -      R     DFF_X1         1    -     -     0     313    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1238: VIOLATED (-97 ps) Setup Check with Pin cpuregs_reg[25][0]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[25][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     313                  
             Slack:=     -97                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1  6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3 15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4 18.0    16    23     177    (-,-) 
  g187834_dup/ZN       -       A1->ZN F     NAND4_X4       2  9.0    19    27     204    (-,-) 
  g189198/ZN           -       A1->ZN R     NOR2_X4        4 13.5    23    36     241    (-,-) 
  g161179/ZN           -       A1->ZN R     AND2_X4        3 15.8    13    40     281    (-,-) 
  g177937/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    14     295    (-,-) 
  g159977/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     313    (-,-) 
  cpuregs_reg[25][0]/D -       -      R     DFF_X1         1    -     -     0     313    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1239: VIOLATED (-97 ps) Setup Check with Pin count_instr_reg[32]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[15]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[32]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     306                  
             Slack:=     -97                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[15]/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[15]/Q      -       CK->Q  R     DFF_X1         4  8.3    22    99      99    (-,-) 
  inc_add_1559_34_g1174/ZN   -       A1->ZN R     AND2_X2        1  3.8     9    34     134    (-,-) 
  inc_add_1559_34_g1151/ZN   -       A2->ZN F     NAND2_X2       1  6.6    10    17     151    (-,-) 
  inc_add_1559_34_g1059/ZN   -       A2->ZN R     NOR2_X4        1  6.5    15    28     179    (-,-) 
  inc_add_1559_34_g1036/ZN   -       A2->ZN F     NAND2_X4       3 18.7    12    22     201    (-,-) 
  inc_add_1559_34_g184484/ZN -       A->ZN  R     INV_X4         1  6.3     8    14     215    (-,-) 
  inc_add_1559_34_g184483/ZN -       A1->ZN F     NAND2_X4       2 25.0    14    22     237    (-,-) 
  fopt184482/ZN              -       A->ZN  R     INV_X16       38 67.8    13    23     260    (-,-) 
  inc_add_1559_34_g184486/ZN -       B1->ZN F     OAI22_X1       1  1.8    11    20     280    (-,-) 
  g166450/ZN                 -       A->ZN  R     INV_X1         1  2.0     8    14     294    (-,-) 
  g164693/ZN                 -       B1->ZN F     OAI21_X1       1  1.4     9    12     306    (-,-) 
  count_instr_reg[32]/D      -       -      F     DFF_X1         1    -     -     0     306    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1240: VIOLATED (-96 ps) Setup Check with Pin is_sb_sh_sw_reg/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (R) is_sb_sh_sw_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      32                  
     Required Time:=     218                  
      Launch Clock:-       0                  
         Data Path:-     314                  
             Slack:=     -96                  

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  mem_valid_reg/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q   -       CK->Q  F     DFF_X1         3  7.1    11    88      88    (-,-) 
  g177623/ZN        -       A1->ZN R     NAND2_X4       1 12.1    12    19     106    (-,-) 
  g173154/ZN        -       A->ZN  F     INV_X8        10 28.1     7    12     119    (-,-) 
  g177676/ZN        -       A->ZN  R     INV_X8        37 90.1    28    36     155    (-,-) 
  g165804/ZN        -       A2->ZN F     NAND2_X1       1  3.2    11    21     176    (-,-) 
  g190052/ZN        -       A->ZN  R     OAI21_X2       3  7.0    27    26     202    (-,-) 
  g163065/ZN        -       A2->ZN F     NAND3_X1       3  6.2    22    39     241    (-,-) 
  g162152/ZN        -       A1->ZN R     NOR2_X2        3  5.5    21    35     275    (-,-) 
  g161144/ZN        -       A2->ZN F     NAND3_X1       1  1.8    13    24     299    (-,-) 
  g161053/ZN        -       A1->ZN R     NAND2_X1       1  1.4     9    16     314    (-,-) 
  is_sb_sh_sw_reg/D -       -      R     DFF_X1         1    -     -     0     314    (-,-) 
#-------------------------------------------------------------------------------------------



Path 1241: VIOLATED (-96 ps) Setup Check with Pin is_lb_lh_lw_lbu_lhu_reg/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (R) is_lb_lh_lw_lbu_lhu_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      32                  
     Required Time:=     218                  
      Launch Clock:-       0                  
         Data Path:-     314                  
             Slack:=     -96                  

#---------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  mem_valid_reg/CK          -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q           -       CK->Q  F     DFF_X1         3  7.1    11    88      88    (-,-) 
  g177623/ZN                -       A1->ZN R     NAND2_X4       1 12.1    12    19     106    (-,-) 
  g173154/ZN                -       A->ZN  F     INV_X8        10 28.1     7    12     119    (-,-) 
  g177676/ZN                -       A->ZN  R     INV_X8        37 90.1    28    36     155    (-,-) 
  g165804/ZN                -       A2->ZN F     NAND2_X1       1  3.2    11    21     176    (-,-) 
  g190052/ZN                -       A->ZN  R     OAI21_X2       3  7.0    27    26     202    (-,-) 
  g163065/ZN                -       A2->ZN F     NAND3_X1       3  6.2    22    39     241    (-,-) 
  g162152/ZN                -       A1->ZN R     NOR2_X2        3  5.5    21    35     275    (-,-) 
  g161220/ZN                -       A2->ZN F     NAND3_X1       1  1.8    13    24     299    (-,-) 
  g161016/ZN                -       A1->ZN R     NAND2_X1       1  1.4     9    16     314    (-,-) 
  is_lb_lh_lw_lbu_lhu_reg/D -       -      R     DFF_X1         1    -     -     0     314    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 1242: VIOLATED (-95 ps) Setup Check with Pin is_alu_reg_imm_reg/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (R) is_alu_reg_imm_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      31                  
     Required Time:=     219                  
      Launch Clock:-       0                  
         Data Path:-     314                  
             Slack:=     -95                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  mem_valid_reg/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q      -       CK->Q  F     DFF_X1         3  7.1    11    88      88    (-,-) 
  g177623/ZN           -       A1->ZN R     NAND2_X4       1 12.1    12    19     106    (-,-) 
  g173154/ZN           -       A->ZN  F     INV_X8        10 28.1     7    12     119    (-,-) 
  g177676/ZN           -       A->ZN  R     INV_X8        37 90.1    28    36     155    (-,-) 
  g165804/ZN           -       A2->ZN F     NAND2_X1       1  3.2    11    21     176    (-,-) 
  g190052/ZN           -       A->ZN  R     OAI21_X2       3  7.0    27    26     202    (-,-) 
  g163065/ZN           -       A2->ZN F     NAND3_X1       3  6.2    22    39     241    (-,-) 
  g162152/ZN           -       A1->ZN R     NOR2_X2        3  5.5    21    35     275    (-,-) 
  g161223/ZN           -       A2->ZN F     NAND3_X1       1  1.8    13    24     299    (-,-) 
  g161012/ZN           -       A1->ZN R     NAND2_X1       1  1.4     9    16     314    (-,-) 
  is_alu_reg_imm_reg/D -       -      R     DFF_X2         1    -     -     0     314    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1243: VIOLATED (-95 ps) Setup Check with Pin instr_lui_reg/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (R) instr_lui_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      32                  
     Required Time:=     218                  
      Launch Clock:-       0                  
         Data Path:-     313                  
             Slack:=     -95                  

#------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  mem_valid_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q  -       CK->Q  R     DFF_X1         3  7.5    20    97      97    (-,-) 
  g177623/ZN       -       A1->ZN F     NAND2_X4       1 11.1    10    18     116    (-,-) 
  g173154/ZN       -       A->ZN  R     INV_X8        10 29.8    12    20     136    (-,-) 
  g179077/ZN       -       A1->ZN F     NAND3_X2       2  6.3    14    23     159    (-,-) 
  g189418/ZN       -       A1->ZN R     NAND2_X2       2  9.6    16    25     184    (-,-) 
  g189421/ZN       -       A1->ZN F     NAND2_X4       3 13.8    10    19     203    (-,-) 
  g189420/ZN       -       A->ZN  R     INV_X4         3 16.5    12    20     223    (-,-) 
  g174457/ZN       -       A->ZN  F     INV_X8        35 65.8    11    19     242    (-,-) 
  g175423/ZN       -       A1->ZN R     NOR2_X4        8 14.4    24    34     276    (-,-) 
  g161224/ZN       -       A1->ZN F     NAND3_X1       1  1.8    13    22     298    (-,-) 
  g161011/ZN       -       A1->ZN R     NAND2_X1       1  1.4     9    16     313    (-,-) 
  instr_lui_reg/D  -       -      R     DFF_X1         1    -     -     0     313    (-,-) 
#------------------------------------------------------------------------------------------



Path 1244: VIOLATED (-95 ps) Setup Check with Pin instr_auipc_reg/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (R) instr_auipc_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      32                  
     Required Time:=     218                  
      Launch Clock:-       0                  
         Data Path:-     313                  
             Slack:=     -95                  

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  mem_valid_reg/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q   -       CK->Q  R     DFF_X1         3  7.5    20    97      97    (-,-) 
  g177623/ZN        -       A1->ZN F     NAND2_X4       1 11.1    10    18     116    (-,-) 
  g173154/ZN        -       A->ZN  R     INV_X8        10 29.8    12    20     136    (-,-) 
  g179077/ZN        -       A1->ZN F     NAND3_X2       2  6.3    14    23     159    (-,-) 
  g189418/ZN        -       A1->ZN R     NAND2_X2       2  9.6    16    25     184    (-,-) 
  g189421/ZN        -       A1->ZN F     NAND2_X4       3 13.8    10    19     203    (-,-) 
  g189420/ZN        -       A->ZN  R     INV_X4         3 16.5    12    20     223    (-,-) 
  g174457/ZN        -       A->ZN  F     INV_X8        35 65.8    11    19     242    (-,-) 
  g175423/ZN        -       A1->ZN R     NOR2_X4        8 14.4    24    34     276    (-,-) 
  g161222/ZN        -       A1->ZN F     NAND3_X1       1  1.8    13    22     298    (-,-) 
  g161010/ZN        -       A1->ZN R     NAND2_X1       1  1.4     9    16     313    (-,-) 
  instr_auipc_reg/D -       -      R     DFF_X1         1    -     -     0     313    (-,-) 
#-------------------------------------------------------------------------------------------



Path 1245: VIOLATED (-94 ps) Setup Check with Pin instr_jalr_reg/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (R) instr_jalr_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      32                  
     Required Time:=     218                  
      Launch Clock:-       0                  
         Data Path:-     313                  
             Slack:=     -94                  

#------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  mem_valid_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q  -       CK->Q  F     DFF_X1         3  7.1    11    88      88    (-,-) 
  g177623/ZN       -       A1->ZN R     NAND2_X4       1 12.1    12    19     106    (-,-) 
  g173154/ZN       -       A->ZN  F     INV_X8        10 28.1     7    12     119    (-,-) 
  g177676/ZN       -       A->ZN  R     INV_X8        37 90.1    28    36     155    (-,-) 
  g165804/ZN       -       A2->ZN F     NAND2_X1       1  3.2    11    21     176    (-,-) 
  g190052/ZN       -       A->ZN  R     OAI21_X2       3  7.0    27    26     202    (-,-) 
  g190054/ZN       -       A3->ZN F     NAND3_X2       4  6.6    17    29     231    (-,-) 
  g190057/ZN       -       A->ZN  R     INV_X1         1  1.9     9    17     248    (-,-) 
  g162731/ZN       -       A1->ZN F     NAND2_X1       1  1.7     9    12     260    (-,-) 
  g161821/ZN       -       A1->ZN R     NOR2_X1        1  1.9    17    24     284    (-,-) 
  g161384/ZN       -       A1->ZN F     NAND2_X1       1  1.8     8    15     300    (-,-) 
  g161215/ZN       -       A1->ZN R     NAND2_X1       1  1.4     9    13     313    (-,-) 
  instr_jalr_reg/D -       -      R     DFF_X1         1    -     -     0     313    (-,-) 
#------------------------------------------------------------------------------------------



Path 1246: VIOLATED (-94 ps) Setup Check with Pin is_alu_reg_reg_reg/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (R) is_alu_reg_reg_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      31                  
     Required Time:=     219                  
      Launch Clock:-       0                  
         Data Path:-     313                  
             Slack:=     -94                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  mem_valid_reg/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q      -       CK->Q  R     DFF_X1         3  7.5    20    97      97    (-,-) 
  g177623/ZN           -       A1->ZN F     NAND2_X4       1 11.1    10    18     116    (-,-) 
  g173154/ZN           -       A->ZN  R     INV_X8        10 29.8    12    20     136    (-,-) 
  g179077/ZN           -       A1->ZN F     NAND3_X2       2  6.3    14    23     159    (-,-) 
  g189418/ZN           -       A1->ZN R     NAND2_X2       2  9.6    16    25     184    (-,-) 
  g189421/ZN           -       A1->ZN F     NAND2_X4       3 13.8    10    19     203    (-,-) 
  g189420/ZN           -       A->ZN  R     INV_X4         3 16.5    12    20     223    (-,-) 
  g174457/ZN           -       A->ZN  F     INV_X8        35 65.8    11    19     242    (-,-) 
  g175423/ZN           -       A1->ZN R     NOR2_X4        8 14.4    24    34     276    (-,-) 
  g188100/ZN           -       A1->ZN F     NAND3_X1       1  1.8    13    22     298    (-,-) 
  g175425/ZN           -       A1->ZN R     NAND2_X1       1  1.4     9    16     313    (-,-) 
  is_alu_reg_reg_reg/D -       -      R     DFF_X2         1    -     -     0     313    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1247: VIOLATED (-94 ps) Setup Check with Pin cpuregs_reg[1][8]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[3]/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     310                  
             Slack:=     -94                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[3]/Q        -       CK->Q  R     DFF_X1         5 11.7    30   107     107    (-,-) 
  add_1312_30_g183870/ZN -       A2->ZN F     NAND2_X2       3  8.6    13    24     131    (-,-) 
  add_1312_30_g183872/ZN -       A->ZN  R     INV_X2         2  5.1    10    17     148    (-,-) 
  g183871/ZN             -       A1->ZN F     NAND3_X2       1  6.0    14    22     170    (-,-) 
  g179586/ZN             -       A->ZN  R     INV_X4         8 15.2    12    21     191    (-,-) 
  add_1312_30_g7020/ZN   -       A->ZN  R     XNOR2_X1       1  3.4    27    43     234    (-,-) 
  g195072/ZN             -       B1->ZN F     AOI21_X2       1  6.0    13    22     256    (-,-) 
  g195171/ZN             -       A->ZN  R     INV_X4         5 17.6    13    22     278    (-,-) 
  g195074/ZN             -       A1->ZN F     NAND2_X1       1  1.8     8    14     292    (-,-) 
  g173014/ZN             -       A->ZN  R     OAI21_X1       1  1.4    17    19     310    (-,-) 
  cpuregs_reg[1][8]/D    -       -      R     DFF_X1         1    -     -     0     310    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1248: VIOLATED (-93 ps) Setup Check with Pin cpuregs_reg[1][6]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) cpuregs_reg[1][6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      41                  
     Required Time:=     209                  
      Launch Clock:-       0                  
         Data Path:-     302                  
             Slack:=     -93                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[3]/Q        -       CK->Q  R     DFF_X1         5 11.7    30   107     107    (-,-) 
  add_1312_30_g183870/ZN -       A2->ZN F     NAND2_X2       3  8.6    13    24     131    (-,-) 
  g183874/ZN             -       A->ZN  R     INV_X2         3  5.7    10    18     149    (-,-) 
  add_1312_30_g183873/ZN -       A1->ZN F     NAND2_X1       1  2.4     8    14     163    (-,-) 
  add_1312_30_g7018/ZN   -       A->ZN  F     XNOR2_X1       1  1.8    10    37     200    (-,-) 
  g185520/ZN             -       A1->ZN R     NAND2_X1       1  6.3    20    26     227    (-,-) 
  g185519/ZN             -       A1->ZN F     NAND2_X4      21 39.4    21    34     261    (-,-) 
  g185523/ZN             -       A2->ZN R     NAND2_X1       1  2.0    12    23     284    (-,-) 
  g173019/ZN             -       A->ZN  F     OAI21_X1       1  1.4    10    18     302    (-,-) 
  cpuregs_reg[1][6]/D    -       -      F     DFF_X1         1    -     -     0     302    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1249: VIOLATED (-93 ps) Setup Check with Pin cpuregs_reg[1][2]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     309                  
             Slack:=     -93                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1  6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3 15.3    11    21     155    (-,-) 
  g166081/ZN           -       A->ZN  R     INV_X4        29 51.7    32    42     196    (-,-) 
  g185751/ZN           -       A2->ZN F     NAND2_X1       1  6.0    16    29     225    (-,-) 
  g191177/ZN           -       A1->ZN R     NAND2_X4       1 12.1    13    21     246    (-,-) 
  g191176/ZN           -       A->ZN  F     INV_X8        19 41.7     8    15     261    (-,-) 
  g185769/ZN           -       A->ZN  R     INV_X8        13 24.2    10    17     278    (-,-) 
  g173025/ZN           -       A1->ZN F     NAND2_X1       1  1.8     7    13     291    (-,-) 
  g173024/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    18     309    (-,-) 
  cpuregs_reg[1][2]/D  -       -      R     DFF_X1         1    -     -     0     309    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1250: VIOLATED (-93 ps) Setup Check with Pin count_cycle_reg[44]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[44]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      41                  
     Required Time:=     209                  
      Launch Clock:-       0                  
         Data Path:-     302                  
             Slack:=     -93                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[3]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[3]/Q       -       CK->Q  R     DFF_X1         4  6.7    18    96      96    (-,-) 
  inc_add_1428_40_g1197/ZN   -       A2->ZN R     AND2_X2        1  6.3    12    37     133    (-,-) 
  inc_add_1428_40_g1154/ZN   -       A1->ZN F     NAND2_X4       2  9.7     8    15     148    (-,-) 
  inc_add_1428_40_g1116/ZN   -       A2->ZN R     NOR2_X4        1  6.5    15    27     175    (-,-) 
  inc_add_1428_40_g1036/ZN   -       A2->ZN F     NAND2_X4       3 18.7    12    22     197    (-,-) 
  inc_add_1428_40_g1033/ZN   -       A->ZN  R     INV_X4         1  6.3     8    14     211    (-,-) 
  inc_add_1428_40_g173414/ZN -       A1->ZN F     NAND2_X4       1 23.3    14    21     232    (-,-) 
  fopt178523/ZN              -       A->ZN  R     INV_X16       33 58.7    12    21     253    (-,-) 
  inc_add_1428_40_g173435/ZN -       A1->ZN F     NAND2_X1       2  3.5    10    17     271    (-,-) 
  g191437/ZN                 -       A->ZN  R     INV_X1         1  2.0     8    14     285    (-,-) 
  g191434/ZN                 -       B1->ZN F     OAI22_X1       1  1.4    10    18     302    (-,-) 
  count_cycle_reg[44]/D      -       -      F     DFF_X1         1    -     -     0     302    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1251: VIOLATED (-92 ps) Setup Check with Pin cpuregs_reg[1][3]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     309                  
             Slack:=     -92                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1  6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3 15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4 18.0    16    23     177    (-,-) 
  g189058/ZN           -       A1->ZN R     AND3_X4        4 19.0    17    49     226    (-,-) 
  g191422/ZN           -       A1->ZN F     NAND2_X2       2 12.8    15    26     252    (-,-) 
  g191424/ZN           -       A->ZN  R     INV_X8        18 33.3    13    23     275    (-,-) 
  g173018/ZN           -       A2->ZN F     NAND2_X1       1  1.8     8    15     290    (-,-) 
  g173017/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     309    (-,-) 
  cpuregs_reg[1][3]/D  -       -      R     DFF_X1         1    -     -     0     309    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1252: VIOLATED (-92 ps) Setup Check with Pin cpuregs_reg[1][4]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     308                  
             Slack:=     -92                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1  6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3 15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4 18.0    16    23     177    (-,-) 
  g189058/ZN           -       A1->ZN R     AND3_X4        4 19.0    17    49     226    (-,-) 
  g191422/ZN           -       A1->ZN F     NAND2_X2       2 12.8    15    26     252    (-,-) 
  g191424/ZN           -       A->ZN  R     INV_X8        18 33.3    13    23     275    (-,-) 
  g173033/ZN           -       A1->ZN F     NAND2_X1       1  1.8     9    14     289    (-,-) 
  g173032/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     308    (-,-) 
  cpuregs_reg[1][4]/D  -       -      R     DFF_X1         1    -     -     0     308    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1253: VIOLATED (-92 ps) Setup Check with Pin cpuregs_reg[1][5]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     308                  
             Slack:=     -92                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1  6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3 15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4 18.0    16    23     177    (-,-) 
  g189058/ZN           -       A1->ZN R     AND3_X4        4 19.0    17    49     226    (-,-) 
  g191422/ZN           -       A1->ZN F     NAND2_X2       2 12.8    15    26     252    (-,-) 
  g191424/ZN           -       A->ZN  R     INV_X8        18 33.3    13    23     275    (-,-) 
  g173031/ZN           -       A1->ZN F     NAND2_X1       1  1.8     9    14     289    (-,-) 
  g173030/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     308    (-,-) 
  cpuregs_reg[1][5]/D  -       -      R     DFF_X1         1    -     -     0     308    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1254: VIOLATED (-92 ps) Setup Check with Pin cpuregs_reg[1][7]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     308                  
             Slack:=     -92                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1  6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3 15.3    11    21     155    (-,-) 
  g189191/ZN           -       A1->ZN R     NAND2_X4       4 18.0    16    23     177    (-,-) 
  g189058/ZN           -       A1->ZN R     AND3_X4        4 19.0    17    49     226    (-,-) 
  g191422/ZN           -       A1->ZN F     NAND2_X2       2 12.8    15    26     252    (-,-) 
  g191424/ZN           -       A->ZN  R     INV_X8        18 33.3    13    23     275    (-,-) 
  g194024/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    14     289    (-,-) 
  g173021/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     308    (-,-) 
  cpuregs_reg[1][7]/D  -       -      R     DFF_X1         1    -     -     0     308    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1255: VIOLATED (-92 ps) Setup Check with Pin cpuregs_reg[1][1]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     308                  
             Slack:=     -92                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  4.4    14    91      91    (-,-) 
  fopt168733/Z         -       A->Z   R     CLKBUF_X1      1  6.3    18    43     134    (-,-) 
  g166232/ZN           -       A1->ZN F     NAND2_X4       3 15.3    11    21     155    (-,-) 
  g166081/ZN           -       A->ZN  R     INV_X4        29 51.7    32    42     196    (-,-) 
  g185839/ZN           -       A2->ZN F     NAND2_X1       1  3.2    12    22     218    (-,-) 
  g191354/ZN           -       A1->ZN R     NAND2_X2       1  6.6    13    20     238    (-,-) 
  g191353/ZN           -       A->ZN  F     INV_X4        16 34.5    11    19     257    (-,-) 
  g185857/ZN           -       A->ZN  R     INV_X8        13 24.3    10    18     275    (-,-) 
  g173029/ZN           -       A2->ZN F     NAND2_X1       1  1.8     8    14     289    (-,-) 
  g173028/ZN           -       A->ZN  R     OAI21_X1       1  1.4    17    19     308    (-,-) 
  cpuregs_reg[1][1]/D  -       -      R     DFF_X1         1    -     -     0     308    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1256: VIOLATED (-92 ps) Setup Check with Pin count_instr_reg[30]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[15]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[30]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     301                  
             Slack:=     -92                  

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  count_instr_reg[15]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[15]/Q    -       CK->Q  R     DFF_X1         4  8.3    22    99      99    (-,-) 
  inc_add_1559_34_g1174/ZN -       A1->ZN R     AND2_X2        1  3.8     9    34     134    (-,-) 
  inc_add_1559_34_g1151/ZN -       A2->ZN F     NAND2_X2       1  6.6    10    17     151    (-,-) 
  inc_add_1559_34_g1059/ZN -       A2->ZN R     NOR2_X4        1  6.5    15    28     179    (-,-) 
  inc_add_1559_34_g1036/ZN -       A2->ZN F     NAND2_X4       3 18.7    12    22     201    (-,-) 
  inc_add_1559_34_g1035/ZN -       A->ZN  R     INV_X8        17 30.3    12    21     222    (-,-) 
  inc_add_1559_34_g1014/ZN -       A1->ZN F     NAND2_X1       1  2.4     8    15     237    (-,-) 
  inc_add_1559_34_g963/ZN  -       A->ZN  F     XNOR2_X1       1  1.8    12    37     274    (-,-) 
  g166525/ZN               -       A->ZN  R     INV_X1         1  2.0     8    15     289    (-,-) 
  g164704/ZN               -       B1->ZN F     OAI21_X1       1  1.4     9    12     301    (-,-) 
  count_instr_reg[30]/D    -       -      F     DFF_X1         1    -     -     0     301    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 1257: VIOLATED (-91 ps) Setup Check with Pin count_instr_reg[31]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[15]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     301                  
             Slack:=     -91                  

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  count_instr_reg[15]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[15]/Q    -       CK->Q  R     DFF_X1         4  8.3    22    99      99    (-,-) 
  inc_add_1559_34_g1174/ZN -       A1->ZN R     AND2_X2        1  3.8     9    34     134    (-,-) 
  inc_add_1559_34_g1151/ZN -       A2->ZN F     NAND2_X2       1  6.6    10    17     151    (-,-) 
  inc_add_1559_34_g1059/ZN -       A2->ZN R     NOR2_X4        1  6.5    15    28     179    (-,-) 
  inc_add_1559_34_g1036/ZN -       A2->ZN F     NAND2_X4       3 18.7    12    22     201    (-,-) 
  inc_add_1559_34_g1035/ZN -       A->ZN  R     INV_X8        17 30.3    12    21     222    (-,-) 
  inc_add_1559_34_g1011/ZN -       A1->ZN F     NAND2_X1       1  2.4     8    15     237    (-,-) 
  inc_add_1559_34_g962/ZN  -       A->ZN  F     XNOR2_X1       1  1.8    11    37     274    (-,-) 
  g167463/ZN               -       A->ZN  R     INV_X1         1  2.0     8    14     288    (-,-) 
  g164701/ZN               -       B1->ZN F     OAI21_X1       1  1.4     9    12     301    (-,-) 
  count_instr_reg[31]/D    -       -      F     DFF_X1         1    -     -     0     301    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 1258: VIOLATED (-91 ps) Setup Check with Pin count_instr_reg[29]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[15]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[29]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     301                  
             Slack:=     -91                  

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  count_instr_reg[15]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[15]/Q    -       CK->Q  R     DFF_X1         4  8.3    22    99      99    (-,-) 
  inc_add_1559_34_g1174/ZN -       A1->ZN R     AND2_X2        1  3.8     9    34     134    (-,-) 
  inc_add_1559_34_g1151/ZN -       A2->ZN F     NAND2_X2       1  6.6    10    17     151    (-,-) 
  inc_add_1559_34_g1059/ZN -       A2->ZN R     NOR2_X4        1  6.5    15    28     179    (-,-) 
  inc_add_1559_34_g1036/ZN -       A2->ZN F     NAND2_X4       3 18.7    12    22     201    (-,-) 
  inc_add_1559_34_g1035/ZN -       A->ZN  R     INV_X8        17 30.3    12    21     222    (-,-) 
  inc_add_1559_34_g1015/ZN -       A1->ZN F     NAND2_X1       1  2.4     8    15     237    (-,-) 
  inc_add_1559_34_g956/ZN  -       A->ZN  F     XNOR2_X1       1  1.8    11    37     274    (-,-) 
  g167452/ZN               -       A->ZN  R     INV_X1         1  2.0     8    14     288    (-,-) 
  g164724/ZN               -       B1->ZN F     OAI21_X1       1  1.4     9    12     301    (-,-) 
  count_instr_reg[29]/D    -       -      F     DFF_X1         1    -     -     0     301    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 1259: VIOLATED (-91 ps) Setup Check with Pin count_instr_reg[27]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[15]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[27]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     301                  
             Slack:=     -91                  

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  count_instr_reg[15]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[15]/Q    -       CK->Q  R     DFF_X1         4  8.3    22    99      99    (-,-) 
  inc_add_1559_34_g1174/ZN -       A1->ZN R     AND2_X2        1  3.8     9    34     134    (-,-) 
  inc_add_1559_34_g1151/ZN -       A2->ZN F     NAND2_X2       1  6.6    10    17     151    (-,-) 
  inc_add_1559_34_g1059/ZN -       A2->ZN R     NOR2_X4        1  6.5    15    28     179    (-,-) 
  inc_add_1559_34_g1036/ZN -       A2->ZN F     NAND2_X4       3 18.7    12    22     201    (-,-) 
  inc_add_1559_34_g1035/ZN -       A->ZN  R     INV_X8        17 30.3    12    21     222    (-,-) 
  inc_add_1559_34_g1008/ZN -       A1->ZN F     NAND2_X1       1  2.4     8    15     237    (-,-) 
  inc_add_1559_34_g953/ZN  -       A->ZN  F     XNOR2_X1       1  1.8    11    37     274    (-,-) 
  g166462/ZN               -       A->ZN  R     INV_X1         1  2.0     8    14     288    (-,-) 
  g164797/ZN               -       B1->ZN F     OAI21_X1       1  1.4     9    12     301    (-,-) 
  count_instr_reg[27]/D    -       -      F     DFF_X1         1    -     -     0     301    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 1260: VIOLATED (-91 ps) Setup Check with Pin count_instr_reg[23]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[15]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[23]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     301                  
             Slack:=     -91                  

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  count_instr_reg[15]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[15]/Q    -       CK->Q  R     DFF_X1         4  8.3    22    99      99    (-,-) 
  inc_add_1559_34_g1174/ZN -       A1->ZN R     AND2_X2        1  3.8     9    34     134    (-,-) 
  inc_add_1559_34_g1151/ZN -       A2->ZN F     NAND2_X2       1  6.6    10    17     151    (-,-) 
  inc_add_1559_34_g1059/ZN -       A2->ZN R     NOR2_X4        1  6.5    15    28     179    (-,-) 
  inc_add_1559_34_g1036/ZN -       A2->ZN F     NAND2_X4       3 18.7    12    22     201    (-,-) 
  inc_add_1559_34_g1035/ZN -       A->ZN  R     INV_X8        17 30.3    12    21     222    (-,-) 
  inc_add_1559_34_g1026/ZN -       A1->ZN F     NAND2_X1       1  2.4     8    15     237    (-,-) 
  inc_add_1559_34_g955/ZN  -       A->ZN  F     XNOR2_X1       1  1.8    11    37     274    (-,-) 
  g167443/ZN               -       A->ZN  R     INV_X1         1  2.0     8    14     288    (-,-) 
  g164789/ZN               -       B1->ZN F     OAI21_X1       1  1.4     9    12     301    (-,-) 
  count_instr_reg[23]/D    -       -      F     DFF_X1         1    -     -     0     301    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 1261: VIOLATED (-91 ps) Setup Check with Pin decoded_rd_reg[4]/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (F) decoded_rd_reg[4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     301                  
             Slack:=     -91                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  mem_valid_reg/CK    -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q     -       CK->Q  R     DFF_X1         3  7.5    20    97      97    (-,-) 
  g177623/ZN          -       A1->ZN F     NAND2_X4       1 11.1    10    18     116    (-,-) 
  g173154/ZN          -       A->ZN  R     INV_X8        10 29.8    12    20     136    (-,-) 
  g179077/ZN          -       A1->ZN F     NAND3_X2       2  6.3    14    23     159    (-,-) 
  g189418/ZN          -       A1->ZN R     NAND2_X2       2  9.6    16    25     184    (-,-) 
  g189421/ZN          -       A1->ZN F     NAND2_X4       3 13.8    10    19     203    (-,-) 
  g189420/ZN          -       A->ZN  R     INV_X4         3 16.5    12    20     223    (-,-) 
  g174457/ZN          -       A->ZN  F     INV_X8        35 65.8    11    19     242    (-,-) 
  g161245/ZN          -       B1->ZN R     AOI22_X1       1  2.0    26    43     285    (-,-) 
  g161051/ZN          -       A2->ZN F     NAND2_X1       1  1.4     8    16     301    (-,-) 
  decoded_rd_reg[4]/D -       -      F     DFF_X1         1    -     -     0     301    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1262: VIOLATED (-91 ps) Setup Check with Pin decoded_rd_reg[3]/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (F) decoded_rd_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     301                  
             Slack:=     -91                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  mem_valid_reg/CK    -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q     -       CK->Q  R     DFF_X1         3  7.5    20    97      97    (-,-) 
  g177623/ZN          -       A1->ZN F     NAND2_X4       1 11.1    10    18     116    (-,-) 
  g173154/ZN          -       A->ZN  R     INV_X8        10 29.8    12    20     136    (-,-) 
  g179077/ZN          -       A1->ZN F     NAND3_X2       2  6.3    14    23     159    (-,-) 
  g189418/ZN          -       A1->ZN R     NAND2_X2       2  9.6    16    25     184    (-,-) 
  g189421/ZN          -       A1->ZN F     NAND2_X4       3 13.8    10    19     203    (-,-) 
  g189420/ZN          -       A->ZN  R     INV_X4         3 16.5    12    20     223    (-,-) 
  g174457/ZN          -       A->ZN  F     INV_X8        35 65.8    11    19     242    (-,-) 
  g161244/ZN          -       B1->ZN R     AOI22_X1       1  2.0    26    43     285    (-,-) 
  g161050/ZN          -       A2->ZN F     NAND2_X1       1  1.4     8    16     301    (-,-) 
  decoded_rd_reg[3]/D -       -      F     DFF_X1         1    -     -     0     301    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1263: VIOLATED (-91 ps) Setup Check with Pin decoded_rd_reg[2]/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (F) decoded_rd_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     301                  
             Slack:=     -91                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  mem_valid_reg/CK    -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q     -       CK->Q  R     DFF_X1         3  7.5    20    97      97    (-,-) 
  g177623/ZN          -       A1->ZN F     NAND2_X4       1 11.1    10    18     116    (-,-) 
  g173154/ZN          -       A->ZN  R     INV_X8        10 29.8    12    20     136    (-,-) 
  g179077/ZN          -       A1->ZN F     NAND3_X2       2  6.3    14    23     159    (-,-) 
  g189418/ZN          -       A1->ZN R     NAND2_X2       2  9.6    16    25     184    (-,-) 
  g189421/ZN          -       A1->ZN F     NAND2_X4       3 13.8    10    19     203    (-,-) 
  g189420/ZN          -       A->ZN  R     INV_X4         3 16.5    12    20     223    (-,-) 
  g174457/ZN          -       A->ZN  F     INV_X8        35 65.8    11    19     242    (-,-) 
  g161243/ZN          -       B1->ZN R     AOI22_X1       1  2.0    26    43     285    (-,-) 
  g161049/ZN          -       A2->ZN F     NAND2_X1       1  1.4     8    16     301    (-,-) 
  decoded_rd_reg[2]/D -       -      F     DFF_X1         1    -     -     0     301    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1264: VIOLATED (-91 ps) Setup Check with Pin decoded_rd_reg[1]/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (F) decoded_rd_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     301                  
             Slack:=     -91                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  mem_valid_reg/CK    -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q     -       CK->Q  R     DFF_X1         3  7.5    20    97      97    (-,-) 
  g177623/ZN          -       A1->ZN F     NAND2_X4       1 11.1    10    18     116    (-,-) 
  g173154/ZN          -       A->ZN  R     INV_X8        10 29.8    12    20     136    (-,-) 
  g179077/ZN          -       A1->ZN F     NAND3_X2       2  6.3    14    23     159    (-,-) 
  g189418/ZN          -       A1->ZN R     NAND2_X2       2  9.6    16    25     184    (-,-) 
  g189421/ZN          -       A1->ZN F     NAND2_X4       3 13.8    10    19     203    (-,-) 
  g189420/ZN          -       A->ZN  R     INV_X4         3 16.5    12    20     223    (-,-) 
  g174457/ZN          -       A->ZN  F     INV_X8        35 65.8    11    19     242    (-,-) 
  g161242/ZN          -       B1->ZN R     AOI22_X1       1  2.0    26    43     285    (-,-) 
  g161048/ZN          -       A2->ZN F     NAND2_X1       1  1.4     8    16     301    (-,-) 
  decoded_rd_reg[1]/D -       -      F     DFF_X1         1    -     -     0     301    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1265: VIOLATED (-91 ps) Setup Check with Pin decoded_rd_reg[0]/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (F) decoded_rd_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     301                  
             Slack:=     -91                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  mem_valid_reg/CK    -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q     -       CK->Q  R     DFF_X1         3  7.5    20    97      97    (-,-) 
  g177623/ZN          -       A1->ZN F     NAND2_X4       1 11.1    10    18     116    (-,-) 
  g173154/ZN          -       A->ZN  R     INV_X8        10 29.8    12    20     136    (-,-) 
  g179077/ZN          -       A1->ZN F     NAND3_X2       2  6.3    14    23     159    (-,-) 
  g189418/ZN          -       A1->ZN R     NAND2_X2       2  9.6    16    25     184    (-,-) 
  g189421/ZN          -       A1->ZN F     NAND2_X4       3 13.8    10    19     203    (-,-) 
  g189420/ZN          -       A->ZN  R     INV_X4         3 16.5    12    20     223    (-,-) 
  g174457/ZN          -       A->ZN  F     INV_X8        35 65.8    11    19     242    (-,-) 
  g161241/ZN          -       B1->ZN R     AOI22_X1       1  2.0    26    43     285    (-,-) 
  g161047/ZN          -       A2->ZN F     NAND2_X1       1  1.4     8    16     301    (-,-) 
  decoded_rd_reg[0]/D -       -      F     DFF_X1         1    -     -     0     301    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1266: VIOLATED (-91 ps) Setup Check with Pin decoded_imm_j_reg[20]/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (F) decoded_imm_j_reg[20]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     301                  
             Slack:=     -91                  

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  mem_valid_reg/CK        -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q         -       CK->Q  R     DFF_X1         3  7.5    20    97      97    (-,-) 
  g177623/ZN              -       A1->ZN F     NAND2_X4       1 11.1    10    18     116    (-,-) 
  g173154/ZN              -       A->ZN  R     INV_X8        10 29.8    12    20     136    (-,-) 
  g179077/ZN              -       A1->ZN F     NAND3_X2       2  6.3    14    23     159    (-,-) 
  g189418/ZN              -       A1->ZN R     NAND2_X2       2  9.6    16    25     184    (-,-) 
  g189421/ZN              -       A1->ZN F     NAND2_X4       3 13.8    10    19     203    (-,-) 
  g189420/ZN              -       A->ZN  R     INV_X4         3 16.5    12    20     223    (-,-) 
  g174457/ZN              -       A->ZN  F     INV_X8        35 65.8    11    19     242    (-,-) 
  g161240/ZN              -       B1->ZN R     AOI22_X1       1  2.0    26    43     285    (-,-) 
  g161046/ZN              -       A2->ZN F     NAND2_X1       1  1.4     8    16     301    (-,-) 
  decoded_imm_j_reg[20]/D -       -      F     DFF_X1         1    -     -     0     301    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 1267: VIOLATED (-91 ps) Setup Check with Pin decoded_imm_j_reg[16]/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (F) decoded_imm_j_reg[16]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     301                  
             Slack:=     -91                  

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  mem_valid_reg/CK        -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q         -       CK->Q  R     DFF_X1         3  7.5    20    97      97    (-,-) 
  g177623/ZN              -       A1->ZN F     NAND2_X4       1 11.1    10    18     116    (-,-) 
  g173154/ZN              -       A->ZN  R     INV_X8        10 29.8    12    20     136    (-,-) 
  g179077/ZN              -       A1->ZN F     NAND3_X2       2  6.3    14    23     159    (-,-) 
  g189418/ZN              -       A1->ZN R     NAND2_X2       2  9.6    16    25     184    (-,-) 
  g189421/ZN              -       A1->ZN F     NAND2_X4       3 13.8    10    19     203    (-,-) 
  g189420/ZN              -       A->ZN  R     INV_X4         3 16.5    12    20     223    (-,-) 
  g174457/ZN              -       A->ZN  F     INV_X8        35 65.8    11    19     242    (-,-) 
  g183408/ZN              -       B1->ZN R     AOI22_X1       1  2.0    26    43     285    (-,-) 
  g183407/ZN              -       A2->ZN F     NAND2_X1       1  1.4     8    16     301    (-,-) 
  decoded_imm_j_reg[16]/D -       -      F     DFF_X1         1    -     -     0     301    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 1268: VIOLATED (-91 ps) Setup Check with Pin decoded_imm_j_reg[15]/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (F) decoded_imm_j_reg[15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     301                  
             Slack:=     -91                  

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  mem_valid_reg/CK        -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q         -       CK->Q  R     DFF_X1         3  7.5    20    97      97    (-,-) 
  g177623/ZN              -       A1->ZN F     NAND2_X4       1 11.1    10    18     116    (-,-) 
  g173154/ZN              -       A->ZN  R     INV_X8        10 29.8    12    20     136    (-,-) 
  g179077/ZN              -       A1->ZN F     NAND3_X2       2  6.3    14    23     159    (-,-) 
  g189418/ZN              -       A1->ZN R     NAND2_X2       2  9.6    16    25     184    (-,-) 
  g189421/ZN              -       A1->ZN F     NAND2_X4       3 13.8    10    19     203    (-,-) 
  g189420/ZN              -       A->ZN  R     INV_X4         3 16.5    12    20     223    (-,-) 
  g174457/ZN              -       A->ZN  F     INV_X8        35 65.8    11    19     242    (-,-) 
  g183862/ZN              -       B1->ZN R     AOI22_X1       1  2.0    26    43     285    (-,-) 
  g183861/ZN              -       A2->ZN F     NAND2_X1       1  1.4     8    16     301    (-,-) 
  decoded_imm_j_reg[15]/D -       -      F     DFF_X1         1    -     -     0     301    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 1269: VIOLATED (-91 ps) Setup Check with Pin decoded_imm_j_reg[11]/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (F) decoded_imm_j_reg[11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     301                  
             Slack:=     -91                  

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  mem_valid_reg/CK        -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q         -       CK->Q  R     DFF_X1         3  7.5    20    97      97    (-,-) 
  g177623/ZN              -       A1->ZN F     NAND2_X4       1 11.1    10    18     116    (-,-) 
  g173154/ZN              -       A->ZN  R     INV_X8        10 29.8    12    20     136    (-,-) 
  g179077/ZN              -       A1->ZN F     NAND3_X2       2  6.3    14    23     159    (-,-) 
  g189418/ZN              -       A1->ZN R     NAND2_X2       2  9.6    16    25     184    (-,-) 
  g189421/ZN              -       A1->ZN F     NAND2_X4       3 13.8    10    19     203    (-,-) 
  g189420/ZN              -       A->ZN  R     INV_X4         3 16.5    12    20     223    (-,-) 
  g174457/ZN              -       A->ZN  F     INV_X8        35 65.8    11    19     242    (-,-) 
  g173606/ZN              -       B1->ZN R     AOI22_X1       1  2.0    26    43     285    (-,-) 
  g178531/ZN              -       A2->ZN F     NAND2_X1       1  1.4     8    16     301    (-,-) 
  decoded_imm_j_reg[11]/D -       -      F     DFF_X1         1    -     -     0     301    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 1270: VIOLATED (-91 ps) Setup Check with Pin decoded_imm_j_reg[10]/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (F) decoded_imm_j_reg[10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     301                  
             Slack:=     -91                  

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  mem_valid_reg/CK        -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q         -       CK->Q  R     DFF_X1         3  7.5    20    97      97    (-,-) 
  g177623/ZN              -       A1->ZN F     NAND2_X4       1 11.1    10    18     116    (-,-) 
  g173154/ZN              -       A->ZN  R     INV_X8        10 29.8    12    20     136    (-,-) 
  g179077/ZN              -       A1->ZN F     NAND3_X2       2  6.3    14    23     159    (-,-) 
  g189418/ZN              -       A1->ZN R     NAND2_X2       2  9.6    16    25     184    (-,-) 
  g189421/ZN              -       A1->ZN F     NAND2_X4       3 13.8    10    19     203    (-,-) 
  g189420/ZN              -       A->ZN  R     INV_X4         3 16.5    12    20     223    (-,-) 
  g174457/ZN              -       A->ZN  F     INV_X8        35 65.8    11    19     242    (-,-) 
  g161234/ZN              -       B1->ZN R     AOI22_X1       1  2.0    26    43     285    (-,-) 
  g161039/ZN              -       A2->ZN F     NAND2_X1       1  1.4     8    16     301    (-,-) 
  decoded_imm_j_reg[10]/D -       -      F     DFF_X1         1    -     -     0     301    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 1271: VIOLATED (-91 ps) Setup Check with Pin decoded_imm_j_reg[9]/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (F) decoded_imm_j_reg[9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     301                  
             Slack:=     -91                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_valid_reg/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q        -       CK->Q  R     DFF_X1         3  7.5    20    97      97    (-,-) 
  g177623/ZN             -       A1->ZN F     NAND2_X4       1 11.1    10    18     116    (-,-) 
  g173154/ZN             -       A->ZN  R     INV_X8        10 29.8    12    20     136    (-,-) 
  g179077/ZN             -       A1->ZN F     NAND3_X2       2  6.3    14    23     159    (-,-) 
  g189418/ZN             -       A1->ZN R     NAND2_X2       2  9.6    16    25     184    (-,-) 
  g189421/ZN             -       A1->ZN F     NAND2_X4       3 13.8    10    19     203    (-,-) 
  g189420/ZN             -       A->ZN  R     INV_X4         3 16.5    12    20     223    (-,-) 
  g174457/ZN             -       A->ZN  F     INV_X8        35 65.8    11    19     242    (-,-) 
  g161233/ZN             -       B1->ZN R     AOI22_X1       1  2.0    26    43     285    (-,-) 
  g161038/ZN             -       A2->ZN F     NAND2_X1       1  1.4     8    16     301    (-,-) 
  decoded_imm_j_reg[9]/D -       -      F     DFF_X1         1    -     -     0     301    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1272: VIOLATED (-91 ps) Setup Check with Pin decoded_imm_j_reg[8]/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (F) decoded_imm_j_reg[8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     301                  
             Slack:=     -91                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_valid_reg/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q        -       CK->Q  R     DFF_X1         3  7.5    20    97      97    (-,-) 
  g177623/ZN             -       A1->ZN F     NAND2_X4       1 11.1    10    18     116    (-,-) 
  g173154/ZN             -       A->ZN  R     INV_X8        10 29.8    12    20     136    (-,-) 
  g179077/ZN             -       A1->ZN F     NAND3_X2       2  6.3    14    23     159    (-,-) 
  g189418/ZN             -       A1->ZN R     NAND2_X2       2  9.6    16    25     184    (-,-) 
  g189421/ZN             -       A1->ZN F     NAND2_X4       3 13.8    10    19     203    (-,-) 
  g189420/ZN             -       A->ZN  R     INV_X4         3 16.5    12    20     223    (-,-) 
  g174457/ZN             -       A->ZN  F     INV_X8        35 65.8    11    19     242    (-,-) 
  g161232/ZN             -       B1->ZN R     AOI22_X1       1  2.0    26    43     285    (-,-) 
  g161037/ZN             -       A2->ZN F     NAND2_X1       1  1.4     8    16     301    (-,-) 
  decoded_imm_j_reg[8]/D -       -      F     DFF_X1         1    -     -     0     301    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1273: VIOLATED (-91 ps) Setup Check with Pin decoded_imm_j_reg[7]/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (F) decoded_imm_j_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     301                  
             Slack:=     -91                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_valid_reg/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q        -       CK->Q  R     DFF_X1         3  7.5    20    97      97    (-,-) 
  g177623/ZN             -       A1->ZN F     NAND2_X4       1 11.1    10    18     116    (-,-) 
  g173154/ZN             -       A->ZN  R     INV_X8        10 29.8    12    20     136    (-,-) 
  g179077/ZN             -       A1->ZN F     NAND3_X2       2  6.3    14    23     159    (-,-) 
  g189418/ZN             -       A1->ZN R     NAND2_X2       2  9.6    16    25     184    (-,-) 
  g189421/ZN             -       A1->ZN F     NAND2_X4       3 13.8    10    19     203    (-,-) 
  g189420/ZN             -       A->ZN  R     INV_X4         3 16.5    12    20     223    (-,-) 
  g174457/ZN             -       A->ZN  F     INV_X8        35 65.8    11    19     242    (-,-) 
  g161231/ZN             -       B1->ZN R     AOI22_X1       1  2.0    26    43     285    (-,-) 
  g161036/ZN             -       A2->ZN F     NAND2_X1       1  1.4     8    16     301    (-,-) 
  decoded_imm_j_reg[7]/D -       -      F     DFF_X1         1    -     -     0     301    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1274: VIOLATED (-91 ps) Setup Check with Pin decoded_imm_j_reg[6]/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (F) decoded_imm_j_reg[6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     301                  
             Slack:=     -91                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_valid_reg/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q        -       CK->Q  R     DFF_X1         3  7.5    20    97      97    (-,-) 
  g177623/ZN             -       A1->ZN F     NAND2_X4       1 11.1    10    18     116    (-,-) 
  g173154/ZN             -       A->ZN  R     INV_X8        10 29.8    12    20     136    (-,-) 
  g179077/ZN             -       A1->ZN F     NAND3_X2       2  6.3    14    23     159    (-,-) 
  g189418/ZN             -       A1->ZN R     NAND2_X2       2  9.6    16    25     184    (-,-) 
  g189421/ZN             -       A1->ZN F     NAND2_X4       3 13.8    10    19     203    (-,-) 
  g189420/ZN             -       A->ZN  R     INV_X4         3 16.5    12    20     223    (-,-) 
  g174457/ZN             -       A->ZN  F     INV_X8        35 65.8    11    19     242    (-,-) 
  g161230/ZN             -       B1->ZN R     AOI22_X1       1  2.0    26    43     285    (-,-) 
  g161035/ZN             -       A2->ZN F     NAND2_X1       1  1.4     8    16     301    (-,-) 
  decoded_imm_j_reg[6]/D -       -      F     DFF_X1         1    -     -     0     301    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1275: VIOLATED (-91 ps) Setup Check with Pin decoded_imm_j_reg[5]/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (F) decoded_imm_j_reg[5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     301                  
             Slack:=     -91                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_valid_reg/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q        -       CK->Q  R     DFF_X1         3  7.5    20    97      97    (-,-) 
  g177623/ZN             -       A1->ZN F     NAND2_X4       1 11.1    10    18     116    (-,-) 
  g173154/ZN             -       A->ZN  R     INV_X8        10 29.8    12    20     136    (-,-) 
  g179077/ZN             -       A1->ZN F     NAND3_X2       2  6.3    14    23     159    (-,-) 
  g189418/ZN             -       A1->ZN R     NAND2_X2       2  9.6    16    25     184    (-,-) 
  g189421/ZN             -       A1->ZN F     NAND2_X4       3 13.8    10    19     203    (-,-) 
  g189420/ZN             -       A->ZN  R     INV_X4         3 16.5    12    20     223    (-,-) 
  g174457/ZN             -       A->ZN  F     INV_X8        35 65.8    11    19     242    (-,-) 
  g161229/ZN             -       B1->ZN R     AOI22_X1       1  2.0    26    43     285    (-,-) 
  g161034/ZN             -       A2->ZN F     NAND2_X1       1  1.4     8    16     301    (-,-) 
  decoded_imm_j_reg[5]/D -       -      F     DFF_X1         1    -     -     0     301    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1276: VIOLATED (-91 ps) Setup Check with Pin decoded_imm_j_reg[2]/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (F) decoded_imm_j_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     301                  
             Slack:=     -91                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_valid_reg/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q        -       CK->Q  R     DFF_X1         3  7.5    20    97      97    (-,-) 
  g177623/ZN             -       A1->ZN F     NAND2_X4       1 11.1    10    18     116    (-,-) 
  g173154/ZN             -       A->ZN  R     INV_X8        10 29.8    12    20     136    (-,-) 
  g179077/ZN             -       A1->ZN F     NAND3_X2       2  6.3    14    23     159    (-,-) 
  g189418/ZN             -       A1->ZN R     NAND2_X2       2  9.6    16    25     184    (-,-) 
  g189421/ZN             -       A1->ZN F     NAND2_X4       3 13.8    10    19     203    (-,-) 
  g189420/ZN             -       A->ZN  R     INV_X4         3 16.5    12    20     223    (-,-) 
  g174457/ZN             -       A->ZN  F     INV_X8        35 65.8    11    19     242    (-,-) 
  g161247/ZN             -       B1->ZN R     AOI22_X1       1  2.0    26    43     285    (-,-) 
  g161031/ZN             -       A2->ZN F     NAND2_X1       1  1.4     8    16     301    (-,-) 
  decoded_imm_j_reg[2]/D -       -      F     DFF_X1         1    -     -     0     301    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1277: VIOLATED (-91 ps) Setup Check with Pin decoded_imm_j_reg[1]/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (F) decoded_imm_j_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     301                  
             Slack:=     -91                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_valid_reg/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q        -       CK->Q  R     DFF_X1         3  7.5    20    97      97    (-,-) 
  g177623/ZN             -       A1->ZN F     NAND2_X4       1 11.1    10    18     116    (-,-) 
  g173154/ZN             -       A->ZN  R     INV_X8        10 29.8    12    20     136    (-,-) 
  g179077/ZN             -       A1->ZN F     NAND3_X2       2  6.3    14    23     159    (-,-) 
  g189418/ZN             -       A1->ZN R     NAND2_X2       2  9.6    16    25     184    (-,-) 
  g189421/ZN             -       A1->ZN F     NAND2_X4       3 13.8    10    19     203    (-,-) 
  g189420/ZN             -       A->ZN  R     INV_X4         3 16.5    12    20     223    (-,-) 
  g174457/ZN             -       A->ZN  F     INV_X8        35 65.8    11    19     242    (-,-) 
  g174455/ZN             -       B1->ZN R     AOI22_X1       1  2.0    26    43     285    (-,-) 
  g161030/ZN             -       A2->ZN F     NAND2_X1       1  1.4     8    16     301    (-,-) 
  decoded_imm_j_reg[1]/D -       -      F     DFF_X1         1    -     -     0     301    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1278: VIOLATED (-90 ps) Setup Check with Pin count_instr_reg[20]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[15]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[20]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     300                  
             Slack:=     -90                  

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  count_instr_reg[15]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[15]/Q    -       CK->Q  R     DFF_X1         4  8.3    22    99      99    (-,-) 
  inc_add_1559_34_g1174/ZN -       A1->ZN R     AND2_X2        1  3.8     9    34     134    (-,-) 
  inc_add_1559_34_g1151/ZN -       A2->ZN F     NAND2_X2       1  6.6    10    17     151    (-,-) 
  inc_add_1559_34_g1059/ZN -       A2->ZN R     NOR2_X4        1  6.5    15    28     179    (-,-) 
  inc_add_1559_34_g1036/ZN -       A2->ZN F     NAND2_X4       3 18.7    12    22     201    (-,-) 
  inc_add_1559_34_g1035/ZN -       A->ZN  R     INV_X8        17 30.3    12    21     222    (-,-) 
  inc_add_1559_34_g1009/ZN -       A1->ZN F     NAND2_X1       1  2.4     9    15     237    (-,-) 
  inc_add_1559_34_g959/ZN  -       A->ZN  F     XNOR2_X1       1  1.8    10    37     274    (-,-) 
  g166458/ZN               -       A->ZN  R     INV_X1         1  2.0     8    14     288    (-,-) 
  g164757/ZN               -       B1->ZN F     OAI21_X1       1  1.4     9    12     300    (-,-) 
  count_instr_reg[20]/D    -       -      F     DFF_X1         1    -     -     0     300    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 1279: VIOLATED (-90 ps) Setup Check with Pin count_instr_reg[28]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[15]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[28]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     300                  
             Slack:=     -90                  

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  count_instr_reg[15]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[15]/Q    -       CK->Q  R     DFF_X1         4  8.3    22    99      99    (-,-) 
  inc_add_1559_34_g1174/ZN -       A1->ZN R     AND2_X2        1  3.8     9    34     134    (-,-) 
  inc_add_1559_34_g1151/ZN -       A2->ZN F     NAND2_X2       1  6.6    10    17     151    (-,-) 
  inc_add_1559_34_g1059/ZN -       A2->ZN R     NOR2_X4        1  6.5    15    28     179    (-,-) 
  inc_add_1559_34_g1036/ZN -       A2->ZN F     NAND2_X4       3 18.7    12    22     201    (-,-) 
  inc_add_1559_34_g1035/ZN -       A->ZN  R     INV_X8        17 30.3    12    21     222    (-,-) 
  inc_add_1559_34_g1023/ZN -       A1->ZN F     NAND2_X1       1  2.4     8    15     237    (-,-) 
  inc_add_1559_34_g961/ZN  -       A->ZN  F     XNOR2_X1       1  1.8    10    37     274    (-,-) 
  g166506/ZN               -       A->ZN  R     INV_X1         1  2.0     8    14     288    (-,-) 
  g164758/ZN               -       B1->ZN F     OAI21_X1       1  1.4     9    12     300    (-,-) 
  count_instr_reg[28]/D    -       -      F     DFF_X1         1    -     -     0     300    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 1280: VIOLATED (-90 ps) Setup Check with Pin count_instr_reg[26]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[15]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[26]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     300                  
             Slack:=     -90                  

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  count_instr_reg[15]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[15]/Q    -       CK->Q  R     DFF_X1         4  8.3    22    99      99    (-,-) 
  inc_add_1559_34_g1174/ZN -       A1->ZN R     AND2_X2        1  3.8     9    34     134    (-,-) 
  inc_add_1559_34_g1151/ZN -       A2->ZN F     NAND2_X2       1  6.6    10    17     151    (-,-) 
  inc_add_1559_34_g1059/ZN -       A2->ZN R     NOR2_X4        1  6.5    15    28     179    (-,-) 
  inc_add_1559_34_g1036/ZN -       A2->ZN F     NAND2_X4       3 18.7    12    22     201    (-,-) 
  inc_add_1559_34_g1035/ZN -       A->ZN  R     INV_X8        17 30.3    12    21     222    (-,-) 
  inc_add_1559_34_g1024/ZN -       A1->ZN F     NAND2_X1       1  2.4     8    15     237    (-,-) 
  inc_add_1559_34_g960/ZN  -       A->ZN  F     XNOR2_X1       1  1.8    10    37     274    (-,-) 
  g167461/ZN               -       A->ZN  R     INV_X1         1  2.0     8    14     288    (-,-) 
  g164795/ZN               -       B1->ZN F     OAI21_X1       1  1.4     9    12     300    (-,-) 
  count_instr_reg[26]/D    -       -      F     DFF_X1         1    -     -     0     300    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 1281: VIOLATED (-90 ps) Setup Check with Pin count_instr_reg[25]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[15]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[25]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     300                  
             Slack:=     -90                  

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  count_instr_reg[15]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[15]/Q    -       CK->Q  R     DFF_X1         4  8.3    22    99      99    (-,-) 
  inc_add_1559_34_g1174/ZN -       A1->ZN R     AND2_X2        1  3.8     9    34     134    (-,-) 
  inc_add_1559_34_g1151/ZN -       A2->ZN F     NAND2_X2       1  6.6    10    17     151    (-,-) 
  inc_add_1559_34_g1059/ZN -       A2->ZN R     NOR2_X4        1  6.5    15    28     179    (-,-) 
  inc_add_1559_34_g1036/ZN -       A2->ZN F     NAND2_X4       3 18.7    12    22     201    (-,-) 
  inc_add_1559_34_g1035/ZN -       A->ZN  R     INV_X8        17 30.3    12    21     222    (-,-) 
  inc_add_1559_34_g1025/ZN -       A1->ZN F     NAND2_X1       1  2.4     8    15     237    (-,-) 
  inc_add_1559_34_g954/ZN  -       A->ZN  F     XNOR2_X1       1  1.8    10    37     274    (-,-) 
  g166461/ZN               -       A->ZN  R     INV_X1         1  2.0     8    14     288    (-,-) 
  g164793/ZN               -       B1->ZN F     OAI21_X1       1  1.4     9    12     300    (-,-) 
  count_instr_reg[25]/D    -       -      F     DFF_X1         1    -     -     0     300    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 1282: VIOLATED (-90 ps) Setup Check with Pin count_instr_reg[22]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[15]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[22]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     300                  
             Slack:=     -90                  

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  count_instr_reg[15]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[15]/Q    -       CK->Q  R     DFF_X1         4  8.3    22    99      99    (-,-) 
  inc_add_1559_34_g1174/ZN -       A1->ZN R     AND2_X2        1  3.8     9    34     134    (-,-) 
  inc_add_1559_34_g1151/ZN -       A2->ZN F     NAND2_X2       1  6.6    10    17     151    (-,-) 
  inc_add_1559_34_g1059/ZN -       A2->ZN R     NOR2_X4        1  6.5    15    28     179    (-,-) 
  inc_add_1559_34_g1036/ZN -       A2->ZN F     NAND2_X4       3 18.7    12    22     201    (-,-) 
  inc_add_1559_34_g1035/ZN -       A->ZN  R     INV_X8        17 30.3    12    21     222    (-,-) 
  inc_add_1559_34_g1020/ZN -       A1->ZN F     NAND2_X1       1  2.4     8    15     237    (-,-) 
  inc_add_1559_34_g965/ZN  -       A->ZN  F     XNOR2_X1       1  1.8    10    37     274    (-,-) 
  g166523/ZN               -       A->ZN  R     INV_X1         1  2.0     8    14     288    (-,-) 
  g164788/ZN               -       B1->ZN F     OAI21_X1       1  1.4     9    12     300    (-,-) 
  count_instr_reg[22]/D    -       -      F     DFF_X1         1    -     -     0     300    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 1283: VIOLATED (-90 ps) Setup Check with Pin count_instr_reg[19]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[15]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[19]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     300                  
             Slack:=     -90                  

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  count_instr_reg[15]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[15]/Q    -       CK->Q  R     DFF_X1         4  8.3    22    99      99    (-,-) 
  inc_add_1559_34_g1174/ZN -       A1->ZN R     AND2_X2        1  3.8     9    34     134    (-,-) 
  inc_add_1559_34_g1151/ZN -       A2->ZN F     NAND2_X2       1  6.6    10    17     151    (-,-) 
  inc_add_1559_34_g1059/ZN -       A2->ZN R     NOR2_X4        1  6.5    15    28     179    (-,-) 
  inc_add_1559_34_g1036/ZN -       A2->ZN F     NAND2_X4       3 18.7    12    22     201    (-,-) 
  inc_add_1559_34_g1035/ZN -       A->ZN  R     INV_X8        17 30.3    12    21     222    (-,-) 
  inc_add_1559_34_g1021/ZN -       A1->ZN F     NAND2_X1       1  2.4     8    15     237    (-,-) 
  inc_add_1559_34_g957/ZN  -       A->ZN  F     XNOR2_X1       1  1.8    10    37     274    (-,-) 
  g166516/ZN               -       A->ZN  R     INV_X1         1  2.0     8    14     288    (-,-) 
  g164781/ZN               -       B1->ZN F     OAI21_X1       1  1.4     9    12     300    (-,-) 
  count_instr_reg[19]/D    -       -      F     DFF_X1         1    -     -     0     300    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 1284: VIOLATED (-90 ps) Setup Check with Pin count_instr_reg[18]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[15]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[18]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     300                  
             Slack:=     -90                  

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  count_instr_reg[15]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[15]/Q    -       CK->Q  R     DFF_X1         4  8.3    22    99      99    (-,-) 
  inc_add_1559_34_g1174/ZN -       A1->ZN R     AND2_X2        1  3.8     9    34     134    (-,-) 
  inc_add_1559_34_g1151/ZN -       A2->ZN F     NAND2_X2       1  6.6    10    17     151    (-,-) 
  inc_add_1559_34_g1059/ZN -       A2->ZN R     NOR2_X4        1  6.5    15    28     179    (-,-) 
  inc_add_1559_34_g1036/ZN -       A2->ZN F     NAND2_X4       3 18.7    12    22     201    (-,-) 
  inc_add_1559_34_g1035/ZN -       A->ZN  R     INV_X8        17 30.3    12    21     222    (-,-) 
  inc_add_1559_34_g1013/ZN -       A1->ZN F     NAND2_X1       1  2.4     8    15     237    (-,-) 
  inc_add_1559_34_g966/ZN  -       A->ZN  F     XNOR2_X1       1  1.8    10    37     274    (-,-) 
  g166463/ZN               -       A->ZN  R     INV_X1         1  2.0     8    14     288    (-,-) 
  g164779/ZN               -       B1->ZN F     OAI21_X1       1  1.4     9    12     300    (-,-) 
  count_instr_reg[18]/D    -       -      F     DFF_X1         1    -     -     0     300    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 1285: VIOLATED (-90 ps) Setup Check with Pin count_instr_reg[17]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[15]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[17]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     300                  
             Slack:=     -90                  

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  count_instr_reg[15]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[15]/Q    -       CK->Q  R     DFF_X1         4  8.3    22    99      99    (-,-) 
  inc_add_1559_34_g1174/ZN -       A1->ZN R     AND2_X2        1  3.8     9    34     134    (-,-) 
  inc_add_1559_34_g1151/ZN -       A2->ZN F     NAND2_X2       1  6.6    10    17     151    (-,-) 
  inc_add_1559_34_g1059/ZN -       A2->ZN R     NOR2_X4        1  6.5    15    28     179    (-,-) 
  inc_add_1559_34_g1036/ZN -       A2->ZN F     NAND2_X4       3 18.7    12    22     201    (-,-) 
  inc_add_1559_34_g1035/ZN -       A->ZN  R     INV_X8        17 30.3    12    21     222    (-,-) 
  inc_add_1559_34_g1012/ZN -       A1->ZN F     NAND2_X1       1  2.4     8    15     237    (-,-) 
  inc_add_1559_34_g920/ZN  -       A->ZN  F     XNOR2_X1       1  1.8    10    37     274    (-,-) 
  g166475/ZN               -       A->ZN  R     INV_X1         1  2.0     8    14     288    (-,-) 
  g164778/ZN               -       B1->ZN F     OAI21_X1       1  1.4     9    12     300    (-,-) 
  count_instr_reg[17]/D    -       -      F     DFF_X1         1    -     -     0     300    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 1286: VIOLATED (-90 ps) Setup Check with Pin decoded_imm_j_reg[19]/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (F) decoded_imm_j_reg[19]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      41                  
     Required Time:=     209                  
      Launch Clock:-       0                  
         Data Path:-     299                  
             Slack:=     -90                  

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  mem_valid_reg/CK        -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q         -       CK->Q  R     DFF_X1         3  7.5    20    97      97    (-,-) 
  g177623/ZN              -       A1->ZN F     NAND2_X4       1 11.1    10    18     116    (-,-) 
  g173154/ZN              -       A->ZN  R     INV_X8        10 29.8    12    20     136    (-,-) 
  g179077/ZN              -       A1->ZN F     NAND3_X2       2  6.3    14    23     159    (-,-) 
  g189418/ZN              -       A1->ZN R     NAND2_X2       2  9.6    16    25     184    (-,-) 
  g189421/ZN              -       A1->ZN F     NAND2_X4       3 13.8    10    19     203    (-,-) 
  g189420/ZN              -       A->ZN  R     INV_X4         3 16.5    12    20     223    (-,-) 
  g174457/ZN              -       A->ZN  F     INV_X8        35 65.8    11    19     242    (-,-) 
  g193519/ZN              -       B1->ZN R     AOI22_X1       1  1.9    25    42     284    (-,-) 
  g193518/ZN              -       A1->ZN F     NAND2_X1       1  1.4    10    15     299    (-,-) 
  decoded_imm_j_reg[19]/D -       -      F     DFF_X1         1    -     -     0     299    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 1287: VIOLATED (-90 ps) Setup Check with Pin decoded_imm_j_reg[18]/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (F) decoded_imm_j_reg[18]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      41                  
     Required Time:=     209                  
      Launch Clock:-       0                  
         Data Path:-     299                  
             Slack:=     -90                  

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  mem_valid_reg/CK        -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q         -       CK->Q  R     DFF_X1         3  7.5    20    97      97    (-,-) 
  g177623/ZN              -       A1->ZN F     NAND2_X4       1 11.1    10    18     116    (-,-) 
  g173154/ZN              -       A->ZN  R     INV_X8        10 29.8    12    20     136    (-,-) 
  g179077/ZN              -       A1->ZN F     NAND3_X2       2  6.3    14    23     159    (-,-) 
  g189418/ZN              -       A1->ZN R     NAND2_X2       2  9.6    16    25     184    (-,-) 
  g189421/ZN              -       A1->ZN F     NAND2_X4       3 13.8    10    19     203    (-,-) 
  g189420/ZN              -       A->ZN  R     INV_X4         3 16.5    12    20     223    (-,-) 
  g174457/ZN              -       A->ZN  F     INV_X8        35 65.8    11    19     242    (-,-) 
  g161238/ZN              -       B1->ZN R     AOI22_X1       1  1.9    25    42     284    (-,-) 
  g191513/ZN              -       A1->ZN F     NAND2_X1       1  1.4    10    15     299    (-,-) 
  decoded_imm_j_reg[18]/D -       -      F     DFF_X1         1    -     -     0     299    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 1288: VIOLATED (-90 ps) Setup Check with Pin decoded_imm_j_reg[17]/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (F) decoded_imm_j_reg[17]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      41                  
     Required Time:=     209                  
      Launch Clock:-       0                  
         Data Path:-     299                  
             Slack:=     -90                  

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  mem_valid_reg/CK        -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q         -       CK->Q  R     DFF_X1         3  7.5    20    97      97    (-,-) 
  g177623/ZN              -       A1->ZN F     NAND2_X4       1 11.1    10    18     116    (-,-) 
  g173154/ZN              -       A->ZN  R     INV_X8        10 29.8    12    20     136    (-,-) 
  g179077/ZN              -       A1->ZN F     NAND3_X2       2  6.3    14    23     159    (-,-) 
  g189418/ZN              -       A1->ZN R     NAND2_X2       2  9.6    16    25     184    (-,-) 
  g189421/ZN              -       A1->ZN F     NAND2_X4       3 13.8    10    19     203    (-,-) 
  g189420/ZN              -       A->ZN  R     INV_X4         3 16.5    12    20     223    (-,-) 
  g174457/ZN              -       A->ZN  F     INV_X8        35 65.8    11    19     242    (-,-) 
  g193538/ZN              -       B1->ZN R     AOI22_X1       1  1.9    25    42     284    (-,-) 
  g193537/ZN              -       A1->ZN F     NAND2_X1       1  1.4    10    15     299    (-,-) 
  decoded_imm_j_reg[17]/D -       -      F     DFF_X1         1    -     -     0     299    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 1289: VIOLATED (-90 ps) Setup Check with Pin decoded_imm_j_reg[4]/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (F) decoded_imm_j_reg[4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      41                  
     Required Time:=     209                  
      Launch Clock:-       0                  
         Data Path:-     299                  
             Slack:=     -90                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_valid_reg/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q        -       CK->Q  R     DFF_X1         3  7.5    20    97      97    (-,-) 
  g177623/ZN             -       A1->ZN F     NAND2_X4       1 11.1    10    18     116    (-,-) 
  g173154/ZN             -       A->ZN  R     INV_X8        10 29.8    12    20     136    (-,-) 
  g179077/ZN             -       A1->ZN F     NAND3_X2       2  6.3    14    23     159    (-,-) 
  g189418/ZN             -       A1->ZN R     NAND2_X2       2  9.6    16    25     184    (-,-) 
  g189421/ZN             -       A1->ZN F     NAND2_X4       3 13.8    10    19     203    (-,-) 
  g189420/ZN             -       A->ZN  R     INV_X4         3 16.5    12    20     223    (-,-) 
  g174457/ZN             -       A->ZN  F     INV_X8        35 65.8    11    19     242    (-,-) 
  g173860/ZN             -       B1->ZN R     AOI22_X1       1  1.9    25    42     284    (-,-) 
  g187071/ZN             -       A1->ZN F     NAND2_X1       1  1.4    10    15     299    (-,-) 
  decoded_imm_j_reg[4]/D -       -      F     DFF_X1         1    -     -     0     299    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1290: VIOLATED (-90 ps) Setup Check with Pin decoded_imm_j_reg[3]/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (F) decoded_imm_j_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      41                  
     Required Time:=     209                  
      Launch Clock:-       0                  
         Data Path:-     299                  
             Slack:=     -90                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_valid_reg/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q        -       CK->Q  R     DFF_X1         3  7.5    20    97      97    (-,-) 
  g177623/ZN             -       A1->ZN F     NAND2_X4       1 11.1    10    18     116    (-,-) 
  g173154/ZN             -       A->ZN  R     INV_X8        10 29.8    12    20     136    (-,-) 
  g179077/ZN             -       A1->ZN F     NAND3_X2       2  6.3    14    23     159    (-,-) 
  g189418/ZN             -       A1->ZN R     NAND2_X2       2  9.6    16    25     184    (-,-) 
  g189421/ZN             -       A1->ZN F     NAND2_X4       3 13.8    10    19     203    (-,-) 
  g189420/ZN             -       A->ZN  R     INV_X4         3 16.5    12    20     223    (-,-) 
  g174457/ZN             -       A->ZN  F     INV_X8        35 65.8    11    19     242    (-,-) 
  g189994/ZN             -       B1->ZN R     AOI22_X1       1  1.9    25    42     284    (-,-) 
  g194275/ZN             -       A1->ZN F     NAND2_X1       1  1.4    10    15     299    (-,-) 
  decoded_imm_j_reg[3]/D -       -      F     DFF_X1         1    -     -     0     299    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1291: VIOLATED (-90 ps) Setup Check with Pin reg_out_reg[5]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) reg_out_reg[5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      32                  
     Required Time:=     218                  
      Launch Clock:-       0                  
         Data Path:-     308                  
             Slack:=     -90                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  decoded_imm_reg[1]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_reg[1]/Q  -       CK->Q  R     DFF_X1         4  9.1    24   101     101    (-,-) 
  add_1801_23_g1109/CO  -       A->CO  R     HA_X1          2  3.8    13    41     142    (-,-) 
  add_1801_23_g1095/ZN  -       A1->ZN F     NAND3_X1       1  3.2    14    23     165    (-,-) 
  add_1801_23_g1081/ZN  -       A1->ZN R     NAND3_X2       3  9.3    19    26     191    (-,-) 
  add_1801_23_g1071/ZN  -       A->ZN  F     INV_X2         3  5.1     7    11     202    (-,-) 
  add_1801_23_g1045/ZN  -       B1->ZN R     OAI21_X1       1  2.5    22    30     232    (-,-) 
  add_1801_23_g1008/ZN  -       A->ZN  R     XNOR2_X1       1  1.9    20    42     275    (-,-) 
  g82153__1840/ZN       -       A1->ZN F     NAND2_X1       1  1.8     9    16     290    (-,-) 
  g81431__1857/ZN       -       A2->ZN R     NAND3_X1       1  1.4    11    17     308    (-,-) 
  reg_out_reg[5]/D      -       -      R     DFF_X1         1    -     -     0     308    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1292: VIOLATED (-88 ps) Setup Check with Pin cpuregs_reg[1][0]/CK->D
          Group: clk
     Startpoint: (R) latched_stalu_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpuregs_reg[1][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      32                  
     Required Time:=     218                  
      Launch Clock:-       0                  
         Data Path:-     307                  
             Slack:=     -88                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_stalu_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_stalu_reg/Q  -       CK->Q  R     DFF_X1         2 10.1    26   103     103    (-,-) 
  fopt195687/ZN        -       A->ZN  F     INV_X4        13 33.4    13    23     126    (-,-) 
  fopt179284/ZN        -       A->ZN  R     INV_X2         4  9.0    13    22     148    (-,-) 
  fopt179283/ZN        -       A->ZN  F     INV_X2         2  7.7     7    12     161    (-,-) 
  fopt179287/ZN        -       A->ZN  R     INV_X4         3  8.9     8    13     174    (-,-) 
  g179294/ZN           -       A1->ZN F     NOR2_X2        5 11.0    10    13     187    (-,-) 
  g188524/ZN           -       A1->ZN F     OR3_X4         2 11.8    14    62     249    (-,-) 
  g177927/ZN           -       A2->ZN R     NAND2_X4      12 22.5    18    29     278    (-,-) 
  g180638/ZN           -       A1->ZN F     NAND2_X1       1  1.8     9    16     293    (-,-) 
  g180637/ZN           -       A1->ZN R     NAND2_X1       1  1.4     9    14     307    (-,-) 
  cpuregs_reg[1][0]/D  -       -      R     DFF_X1         1    -     -     0     307    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1293: VIOLATED (-88 ps) Setup Check with Pin reg_out_reg[6]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) reg_out_reg[6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      32                  
     Required Time:=     218                  
      Launch Clock:-       0                  
         Data Path:-     306                  
             Slack:=     -88                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  decoded_imm_reg[1]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_reg[1]/Q  -       CK->Q  R     DFF_X1         4  9.1    24   101     101    (-,-) 
  add_1801_23_g1109/CO  -       A->CO  R     HA_X1          2  3.8    13    41     142    (-,-) 
  add_1801_23_g1095/ZN  -       A1->ZN F     NAND3_X1       1  3.2    14    23     165    (-,-) 
  add_1801_23_g1081/ZN  -       A1->ZN R     NAND3_X2       3  9.3    19    26     191    (-,-) 
  add_1801_23_g1071/ZN  -       A->ZN  F     INV_X2         3  5.1     7    11     202    (-,-) 
  add_1801_23_g1034/ZN  -       B1->ZN R     OAI21_X1       1  2.5    22    30     232    (-,-) 
  add_1801_23_g1007/ZN  -       A->ZN  R     XNOR2_X1       1  1.9    20    42     275    (-,-) 
  g82145__5703/ZN       -       A1->ZN F     NAND2_X1       1  1.9     9    16     291    (-,-) 
  g81432__9906/ZN       -       A1->ZN R     NAND3_X1       1  1.4    11    15     306    (-,-) 
  reg_out_reg[6]/D      -       -      R     DFF_X1         1    -     -     0     306    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1294: VIOLATED (-88 ps) Setup Check with Pin reg_next_pc_reg[1]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) reg_next_pc_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     299                  
             Slack:=     -88                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  4.4    14    91      91    (-,-) 
  g171853/ZN           -       A1->ZN F     NAND2_X2       1  6.0    10    17     108    (-,-) 
  fopt171852/ZN        -       A->ZN  R     INV_X4         3 17.5    13    20     128    (-,-) 
  g179723/ZN           -       A->ZN  F     INV_X8        22 51.8     9    17     145    (-,-) 
  fopt180092/ZN        -       A->ZN  R     INV_X2         4 12.1    16    24     169    (-,-) 
  fopt184226/ZN        -       A->ZN  F     INV_X4         4 12.6     7    12     181    (-,-) 
  g192483/ZN           -       A1->ZN R     NAND3_X1       1  3.4    16    19     200    (-,-) 
  g170464/ZN           -       A1->ZN F     NAND2_X2       2  4.9     9    17     217    (-,-) 
  g170468/ZN           -       A->ZN  R     INV_X1         2  3.8    11    18     235    (-,-) 
  g162907/ZN           -       B1->ZN F     OAI21_X1       1  1.8    10    14     249    (-,-) 
  g162629/ZN           -       A->ZN  R     AOI21_X1       1  2.0    23    41     290    (-,-) 
  g162422/ZN           -       A->ZN  F     INV_X1         1  1.4     7     8     299    (-,-) 
  reg_next_pc_reg[1]/D -       -      F     DFF_X1         1    -     -     0     299    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1295: VIOLATED (-88 ps) Setup Check with Pin is_beq_bne_blt_bge_bltu_bgeu_reg/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (R) is_beq_bne_blt_bge_bltu_bgeu_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      32                  
     Required Time:=     218                  
      Launch Clock:-       0                  
         Data Path:-     306                  
             Slack:=     -88                  

#------------------------------------------------------------------------------------------------------------
#           Timing Point             Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  mem_valid_reg/CK                   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q                    -       CK->Q  R     DFF_X1         3  7.5    20    97      97    (-,-) 
  g177623/ZN                         -       A1->ZN F     NAND2_X4       1 11.1    10    18     116    (-,-) 
  g173154/ZN                         -       A->ZN  R     INV_X8        10 29.8    12    20     136    (-,-) 
  g179077/ZN                         -       A1->ZN F     NAND3_X2       2  6.3    14    23     159    (-,-) 
  g189418/ZN                         -       A1->ZN R     NAND2_X2       2  9.6    16    25     184    (-,-) 
  g189421/ZN                         -       A1->ZN F     NAND2_X4       3 13.8    10    19     203    (-,-) 
  g189420/ZN                         -       A->ZN  R     INV_X4         3 16.5    12    20     223    (-,-) 
  g174457/ZN                         -       A->ZN  F     INV_X8        35 65.8    11    19     242    (-,-) 
  g175423/ZN                         -       A1->ZN R     NOR2_X4        8 14.4    24    34     276    (-,-) 
  g161378/ZN                         -       A1->ZN F     NAND2_X1       1  1.8    10    16     292    (-,-) 
  g161216/ZN                         -       A1->ZN R     NAND2_X1       1  1.4     9    14     306    (-,-) 
  is_beq_bne_blt_bge_bltu_bgeu_reg/D -       -      R     DFF_X1         1    -     -     0     306    (-,-) 
#------------------------------------------------------------------------------------------------------------



Path 1296: VIOLATED (-87 ps) Setup Check with Pin count_cycle_reg[21]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[21]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     298                  
             Slack:=     -87                  

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  count_cycle_reg[3]/CK    -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[3]/Q     -       CK->Q  R     DFF_X1         4  6.7    18    96      96    (-,-) 
  inc_add_1428_40_g1197/ZN -       A2->ZN R     AND2_X2        1  6.3    12    37     133    (-,-) 
  inc_add_1428_40_g1154/ZN -       A1->ZN F     NAND2_X4       2  9.7     8    15     148    (-,-) 
  inc_add_1428_40_g1116/ZN -       A2->ZN R     NOR2_X4        1  6.5    15    27     175    (-,-) 
  inc_add_1428_40_g1036/ZN -       A2->ZN F     NAND2_X4       3 18.7    12    22     197    (-,-) 
  inc_add_1428_40_g1035/ZN -       A->ZN  R     INV_X8        19 33.9    13    22     219    (-,-) 
  inc_add_1428_40_g1022/ZN -       A1->ZN F     NAND2_X1       1  2.4     9    15     234    (-,-) 
  inc_add_1428_40_g952/ZN  -       A->ZN  F     XNOR2_X1       1  1.9    12    38     272    (-,-) 
  g168524/ZN               -       A1->ZN F     AND2_X2        1  1.4     5    26     298    (-,-) 
  count_cycle_reg[21]/D    -       -      F     DFF_X1         1    -     -     0     298    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 1297: VIOLATED (-87 ps) Setup Check with Pin count_cycle_reg[28]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[28]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     298                  
             Slack:=     -87                  

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  count_cycle_reg[3]/CK    -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[3]/Q     -       CK->Q  R     DFF_X1         4  6.7    18    96      96    (-,-) 
  inc_add_1428_40_g1197/ZN -       A2->ZN R     AND2_X2        1  6.3    12    37     133    (-,-) 
  inc_add_1428_40_g1154/ZN -       A1->ZN F     NAND2_X4       2  9.7     8    15     148    (-,-) 
  inc_add_1428_40_g1116/ZN -       A2->ZN R     NOR2_X4        1  6.5    15    27     175    (-,-) 
  inc_add_1428_40_g1036/ZN -       A2->ZN F     NAND2_X4       3 18.7    12    22     197    (-,-) 
  inc_add_1428_40_g1035/ZN -       A->ZN  R     INV_X8        19 33.9    13    22     219    (-,-) 
  inc_add_1428_40_g1023/ZN -       A1->ZN F     NAND2_X1       1  2.4     9    15     234    (-,-) 
  inc_add_1428_40_g961/ZN  -       A->ZN  F     XNOR2_X1       1  1.9    11    38     272    (-,-) 
  g168522/ZN               -       A1->ZN F     AND2_X2        1  1.4     5    26     298    (-,-) 
  count_cycle_reg[28]/D    -       -      F     DFF_X1         1    -     -     0     298    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 1298: VIOLATED (-87 ps) Setup Check with Pin count_cycle_reg[22]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[22]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     298                  
             Slack:=     -87                  

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  count_cycle_reg[3]/CK    -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[3]/Q     -       CK->Q  R     DFF_X1         4  6.7    18    96      96    (-,-) 
  inc_add_1428_40_g1197/ZN -       A2->ZN R     AND2_X2        1  6.3    12    37     133    (-,-) 
  inc_add_1428_40_g1154/ZN -       A1->ZN F     NAND2_X4       2  9.7     8    15     148    (-,-) 
  inc_add_1428_40_g1116/ZN -       A2->ZN R     NOR2_X4        1  6.5    15    27     175    (-,-) 
  inc_add_1428_40_g1036/ZN -       A2->ZN F     NAND2_X4       3 18.7    12    22     197    (-,-) 
  inc_add_1428_40_g1035/ZN -       A->ZN  R     INV_X8        19 33.9    13    22     219    (-,-) 
  inc_add_1428_40_g1020/ZN -       A1->ZN F     NAND2_X1       1  2.4     9    15     234    (-,-) 
  inc_add_1428_40_g965/ZN  -       A->ZN  F     XNOR2_X1       1  1.9    11    38     272    (-,-) 
  g168525/ZN               -       A1->ZN F     AND2_X2        1  1.4     5    26     298    (-,-) 
  count_cycle_reg[22]/D    -       -      F     DFF_X1         1    -     -     0     298    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 1299: VIOLATED (-87 ps) Setup Check with Pin count_cycle_reg[30]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[30]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     298                  
             Slack:=     -87                  

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  count_cycle_reg[3]/CK    -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[3]/Q     -       CK->Q  R     DFF_X1         4  6.7    18    96      96    (-,-) 
  inc_add_1428_40_g1197/ZN -       A2->ZN R     AND2_X2        1  6.3    12    37     133    (-,-) 
  inc_add_1428_40_g1154/ZN -       A1->ZN F     NAND2_X4       2  9.7     8    15     148    (-,-) 
  inc_add_1428_40_g1116/ZN -       A2->ZN R     NOR2_X4        1  6.5    15    27     175    (-,-) 
  inc_add_1428_40_g1036/ZN -       A2->ZN F     NAND2_X4       3 18.7    12    22     197    (-,-) 
  inc_add_1428_40_g1035/ZN -       A->ZN  R     INV_X8        19 33.9    13    22     219    (-,-) 
  inc_add_1428_40_g1014/ZN -       A1->ZN F     NAND2_X1       1  2.4     9    15     234    (-,-) 
  inc_add_1428_40_g963/ZN  -       A->ZN  F     XNOR2_X1       1  1.9    11    38     272    (-,-) 
  g168531/ZN               -       A1->ZN F     AND2_X2        1  1.4     5    26     298    (-,-) 
  count_cycle_reg[30]/D    -       -      F     DFF_X1         1    -     -     0     298    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 1300: VIOLATED (-87 ps) Setup Check with Pin count_cycle_reg[31]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     298                  
             Slack:=     -87                  

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  count_cycle_reg[3]/CK    -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[3]/Q     -       CK->Q  R     DFF_X1         4  6.7    18    96      96    (-,-) 
  inc_add_1428_40_g1197/ZN -       A2->ZN R     AND2_X2        1  6.3    12    37     133    (-,-) 
  inc_add_1428_40_g1154/ZN -       A1->ZN F     NAND2_X4       2  9.7     8    15     148    (-,-) 
  inc_add_1428_40_g1116/ZN -       A2->ZN R     NOR2_X4        1  6.5    15    27     175    (-,-) 
  inc_add_1428_40_g1036/ZN -       A2->ZN F     NAND2_X4       3 18.7    12    22     197    (-,-) 
  inc_add_1428_40_g1035/ZN -       A->ZN  R     INV_X8        19 33.9    13    22     219    (-,-) 
  inc_add_1428_40_g1011/ZN -       A1->ZN F     NAND2_X1       1  2.4     9    15     234    (-,-) 
  inc_add_1428_40_g962/ZN  -       A->ZN  F     XNOR2_X1       1  1.9    10    38     272    (-,-) 
  g168515/ZN               -       A1->ZN F     AND2_X2        1  1.4     5    26     298    (-,-) 
  count_cycle_reg[31]/D    -       -      F     DFF_X1         1    -     -     0     298    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 1301: VIOLATED (-87 ps) Setup Check with Pin count_cycle_reg[29]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[29]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     298                  
             Slack:=     -87                  

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  count_cycle_reg[3]/CK    -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[3]/Q     -       CK->Q  R     DFF_X1         4  6.7    18    96      96    (-,-) 
  inc_add_1428_40_g1197/ZN -       A2->ZN R     AND2_X2        1  6.3    12    37     133    (-,-) 
  inc_add_1428_40_g1154/ZN -       A1->ZN F     NAND2_X4       2  9.7     8    15     148    (-,-) 
  inc_add_1428_40_g1116/ZN -       A2->ZN R     NOR2_X4        1  6.5    15    27     175    (-,-) 
  inc_add_1428_40_g1036/ZN -       A2->ZN F     NAND2_X4       3 18.7    12    22     197    (-,-) 
  inc_add_1428_40_g1035/ZN -       A->ZN  R     INV_X8        19 33.9    13    22     219    (-,-) 
  inc_add_1428_40_g1015/ZN -       A1->ZN F     NAND2_X1       1  2.4     9    15     234    (-,-) 
  inc_add_1428_40_g956/ZN  -       A->ZN  F     XNOR2_X1       1  1.9    11    38     272    (-,-) 
  g168530/ZN               -       A1->ZN F     AND2_X2        1  1.4     5    26     298    (-,-) 
  count_cycle_reg[29]/D    -       -      F     DFF_X1         1    -     -     0     298    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 1302: VIOLATED (-87 ps) Setup Check with Pin count_cycle_reg[27]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[27]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     298                  
             Slack:=     -87                  

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  count_cycle_reg[3]/CK    -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[3]/Q     -       CK->Q  R     DFF_X1         4  6.7    18    96      96    (-,-) 
  inc_add_1428_40_g1197/ZN -       A2->ZN R     AND2_X2        1  6.3    12    37     133    (-,-) 
  inc_add_1428_40_g1154/ZN -       A1->ZN F     NAND2_X4       2  9.7     8    15     148    (-,-) 
  inc_add_1428_40_g1116/ZN -       A2->ZN R     NOR2_X4        1  6.5    15    27     175    (-,-) 
  inc_add_1428_40_g1036/ZN -       A2->ZN F     NAND2_X4       3 18.7    12    22     197    (-,-) 
  inc_add_1428_40_g1035/ZN -       A->ZN  R     INV_X8        19 33.9    13    22     219    (-,-) 
  inc_add_1428_40_g1008/ZN -       A1->ZN F     NAND2_X1       1  2.4     9    15     234    (-,-) 
  inc_add_1428_40_g953/ZN  -       A->ZN  F     XNOR2_X1       1  1.9    11    38     272    (-,-) 
  g168513/ZN               -       A1->ZN F     AND2_X2        1  1.4     5    26     298    (-,-) 
  count_cycle_reg[27]/D    -       -      F     DFF_X1         1    -     -     0     298    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 1303: VIOLATED (-87 ps) Setup Check with Pin count_cycle_reg[23]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[23]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     298                  
             Slack:=     -87                  

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  count_cycle_reg[3]/CK    -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[3]/Q     -       CK->Q  R     DFF_X1         4  6.7    18    96      96    (-,-) 
  inc_add_1428_40_g1197/ZN -       A2->ZN R     AND2_X2        1  6.3    12    37     133    (-,-) 
  inc_add_1428_40_g1154/ZN -       A1->ZN F     NAND2_X4       2  9.7     8    15     148    (-,-) 
  inc_add_1428_40_g1116/ZN -       A2->ZN R     NOR2_X4        1  6.5    15    27     175    (-,-) 
  inc_add_1428_40_g1036/ZN -       A2->ZN F     NAND2_X4       3 18.7    12    22     197    (-,-) 
  inc_add_1428_40_g1035/ZN -       A->ZN  R     INV_X8        19 33.9    13    22     219    (-,-) 
  inc_add_1428_40_g1026/ZN -       A1->ZN F     NAND2_X1       1  2.4     9    15     234    (-,-) 
  inc_add_1428_40_g955/ZN  -       A->ZN  F     XNOR2_X1       1  1.9    11    38     272    (-,-) 
  g168475/ZN               -       A1->ZN F     AND2_X2        1  1.4     5    26     298    (-,-) 
  count_cycle_reg[23]/D    -       -      F     DFF_X1         1    -     -     0     298    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 1304: VIOLATED (-86 ps) Setup Check with Pin count_cycle_reg[26]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[26]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     298                  
             Slack:=     -86                  

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  count_cycle_reg[3]/CK    -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[3]/Q     -       CK->Q  R     DFF_X1         4  6.7    18    96      96    (-,-) 
  inc_add_1428_40_g1197/ZN -       A2->ZN R     AND2_X2        1  6.3    12    37     133    (-,-) 
  inc_add_1428_40_g1154/ZN -       A1->ZN F     NAND2_X4       2  9.7     8    15     148    (-,-) 
  inc_add_1428_40_g1116/ZN -       A2->ZN R     NOR2_X4        1  6.5    15    27     175    (-,-) 
  inc_add_1428_40_g1036/ZN -       A2->ZN F     NAND2_X4       3 18.7    12    22     197    (-,-) 
  inc_add_1428_40_g1035/ZN -       A->ZN  R     INV_X8        19 33.9    13    22     219    (-,-) 
  inc_add_1428_40_g1024/ZN -       A1->ZN F     NAND2_X1       1  2.4     9    15     234    (-,-) 
  inc_add_1428_40_g960/ZN  -       A->ZN  F     XNOR2_X1       1  1.9    10    38     272    (-,-) 
  g168529/ZN               -       A1->ZN F     AND2_X2        1  1.4     5    26     298    (-,-) 
  count_cycle_reg[26]/D    -       -      F     DFF_X1         1    -     -     0     298    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 1305: VIOLATED (-86 ps) Setup Check with Pin count_cycle_reg[20]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[20]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     298                  
             Slack:=     -86                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[3]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[3]/Q       -       CK->Q  R     DFF_X1         4  6.7    18    96      96    (-,-) 
  inc_add_1428_40_g1197/ZN   -       A2->ZN R     AND2_X2        1  6.3    12    37     133    (-,-) 
  inc_add_1428_40_g1154/ZN   -       A1->ZN F     NAND2_X4       2  9.7     8    15     148    (-,-) 
  inc_add_1428_40_g1116/ZN   -       A2->ZN R     NOR2_X4        1  6.5    15    27     175    (-,-) 
  inc_add_1428_40_g1036/ZN   -       A2->ZN F     NAND2_X4       3 18.7    12    22     197    (-,-) 
  inc_add_1428_40_g1035/ZN   -       A->ZN  R     INV_X8        19 33.9    13    22     219    (-,-) 
  inc_add_1428_40_g1009/ZN   -       A1->ZN F     NAND2_X1       1  2.4     9    15     234    (-,-) 
  inc_add_1428_40_g191479/ZN -       A->ZN  F     XNOR2_X1       1  1.9    10    38     272    (-,-) 
  g191478/ZN                 -       A1->ZN F     AND2_X2        1  1.4     5    26     298    (-,-) 
  count_cycle_reg[20]/D      -       -      F     DFF_X1         1    -     -     0     298    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1306: VIOLATED (-86 ps) Setup Check with Pin count_cycle_reg[19]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[19]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     298                  
             Slack:=     -86                  

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  count_cycle_reg[3]/CK    -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[3]/Q     -       CK->Q  R     DFF_X1         4  6.7    18    96      96    (-,-) 
  inc_add_1428_40_g1197/ZN -       A2->ZN R     AND2_X2        1  6.3    12    37     133    (-,-) 
  inc_add_1428_40_g1154/ZN -       A1->ZN F     NAND2_X4       2  9.7     8    15     148    (-,-) 
  inc_add_1428_40_g1116/ZN -       A2->ZN R     NOR2_X4        1  6.5    15    27     175    (-,-) 
  inc_add_1428_40_g1036/ZN -       A2->ZN F     NAND2_X4       3 18.7    12    22     197    (-,-) 
  inc_add_1428_40_g1035/ZN -       A->ZN  R     INV_X8        19 33.9    13    22     219    (-,-) 
  inc_add_1428_40_g1021/ZN -       A1->ZN F     NAND2_X1       1  2.4     9    15     234    (-,-) 
  inc_add_1428_40_g957/ZN  -       A->ZN  F     XNOR2_X1       1  1.9    10    38     272    (-,-) 
  g168497/ZN               -       A1->ZN F     AND2_X2        1  1.4     5    26     298    (-,-) 
  count_cycle_reg[19]/D    -       -      F     DFF_X1         1    -     -     0     298    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 1307: VIOLATED (-86 ps) Setup Check with Pin count_cycle_reg[17]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[17]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     298                  
             Slack:=     -86                  

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  count_cycle_reg[3]/CK    -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[3]/Q     -       CK->Q  R     DFF_X1         4  6.7    18    96      96    (-,-) 
  inc_add_1428_40_g1197/ZN -       A2->ZN R     AND2_X2        1  6.3    12    37     133    (-,-) 
  inc_add_1428_40_g1154/ZN -       A1->ZN F     NAND2_X4       2  9.7     8    15     148    (-,-) 
  inc_add_1428_40_g1116/ZN -       A2->ZN R     NOR2_X4        1  6.5    15    27     175    (-,-) 
  inc_add_1428_40_g1036/ZN -       A2->ZN F     NAND2_X4       3 18.7    12    22     197    (-,-) 
  inc_add_1428_40_g1035/ZN -       A->ZN  R     INV_X8        19 33.9    13    22     219    (-,-) 
  inc_add_1428_40_g1012/ZN -       A1->ZN F     NAND2_X1       1  2.4     9    15     234    (-,-) 
  inc_add_1428_40_g920/ZN  -       A->ZN  F     XNOR2_X1       1  1.9    10    38     272    (-,-) 
  g168518/ZN               -       A1->ZN F     AND2_X2        1  1.4     5    26     298    (-,-) 
  count_cycle_reg[17]/D    -       -      F     DFF_X1         1    -     -     0     298    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 1308: VIOLATED (-83 ps) Setup Check with Pin count_instr_reg[24]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[15]/CK
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[24]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     300                  
             Slack:=     -83                  

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  count_instr_reg[15]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[15]/Q    -       CK->Q  R     DFF_X1         4  8.3    22    99      99    (-,-) 
  inc_add_1559_34_g1174/ZN -       A1->ZN R     AND2_X2        1  3.8     9    34     134    (-,-) 
  inc_add_1559_34_g1151/ZN -       A2->ZN F     NAND2_X2       1  6.6    10    17     151    (-,-) 
  inc_add_1559_34_g1059/ZN -       A2->ZN R     NOR2_X4        1  6.5    15    28     179    (-,-) 
  inc_add_1559_34_g1036/ZN -       A2->ZN F     NAND2_X4       3 18.7    12    22     201    (-,-) 
  inc_add_1559_34_g1035/ZN -       A->ZN  R     INV_X8        17 30.3    12    21     222    (-,-) 
  inc_add_1559_34_g1010/ZN -       A1->ZN F     NAND2_X1       1  2.4     8    15     237    (-,-) 
  g187982/ZN               -       A->ZN  F     XNOR2_X1       1  1.8    10    37     274    (-,-) 
  g164790/ZN               -       B1->ZN R     OAI21_X1       1  1.4    17    26     300    (-,-) 
  count_instr_reg[24]/D    -       -      R     DFF_X1         1    -     -     0     300    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 1309: VIOLATED (-80 ps) Setup Check with Pin alu_out_q_reg[4]/CK->D
          Group: clk
     Startpoint: (R) reg_op2_reg[2]/CK
          Clock: (R) clk
       Endpoint: (F) alu_out_q_reg[4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     288                  
             Slack:=     -80                  

#--------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  reg_op2_reg[2]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_op2_reg[2]/Q   -       CK->Q  R     DFFR_X1        3  7.2    21   112     112    (-,-) 
  g82567__180006/ZN  -       A1->ZN R     OR2_X2         2  7.7    12    32     144    (-,-) 
  g81922/ZN          -       A->ZN  F     INV_X4         3 10.6     6    10     154    (-,-) 
  g190233/ZN         -       B1->ZN R     AOI21_X4       1  6.5    21    25     178    (-,-) 
  g81559__169473/ZN  -       A2->ZN F     NAND2_X4       2  9.2     8    18     196    (-,-) 
  g169477/Z          -       A->Z   F     BUF_X4         4 13.5     7    28     224    (-,-) 
  g168086/ZN         -       A->ZN  R     INV_X2         1  2.0     5    10     234    (-,-) 
  g189935/ZN         -       B1->ZN F     OAI21_X1       1  1.8    11    12     246    (-,-) 
  g165053/ZN         -       A1->ZN R     NAND2_X1       1  1.9    10    16     262    (-,-) 
  g162741/ZN         -       A->ZN  F     OAI211_X1      1  1.4    13    26     288    (-,-) 
  alu_out_q_reg[4]/D -       -      F     DFF_X1         1    -     -     0     288    (-,-) 
#--------------------------------------------------------------------------------------------



Path 1310: VIOLATED (-80 ps) Setup Check with Pin cpu_state_reg[5]/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (R) cpu_state_reg[5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      33                  
     Required Time:=     217                  
      Launch Clock:-       0                  
         Data Path:-     297                  
             Slack:=     -80                  

#--------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  mem_valid_reg/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q    -       CK->Q  R     DFF_X1         3  7.5    20    97      97    (-,-) 
  g177623/ZN         -       A1->ZN F     NAND2_X4       1 11.1    10    18     116    (-,-) 
  g173154/ZN         -       A->ZN  R     INV_X8        10 29.8    12    20     136    (-,-) 
  g179077/ZN         -       A1->ZN F     NAND3_X2       2  6.3    14    23     159    (-,-) 
  g189418/ZN         -       A1->ZN R     NAND2_X2       2  9.6    16    25     184    (-,-) 
  g180063/ZN         -       A1->ZN F     NAND2_X2       1  6.0    10    18     202    (-,-) 
  g187813/ZN         -       A->ZN  R     INV_X4         4 10.5     9    16     218    (-,-) 
  g180065/ZN         -       A1->ZN F     NAND2_X2       1  3.2     7    12     230    (-,-) 
  g359/ZN            -       A1->ZN R     NAND3_X2       2  5.3    14    18     248    (-,-) 
  g161068/ZN         -       A1->ZN F     NAND2_X2       5 12.6    16    24     272    (-,-) 
  g158915__187018/ZN -       A1->ZN R     NOR2_X1        1  1.4    14    25     297    (-,-) 
  cpu_state_reg[5]/D -       -      R     DFF_X1         1    -     -     0     297    (-,-) 
#--------------------------------------------------------------------------------------------



Path 1311: VIOLATED (-79 ps) Setup Check with Pin mem_wordsize_reg[0]/CK->D
          Group: clk
     Startpoint: (R) mem_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) mem_wordsize_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      43                  
     Required Time:=     207                  
      Launch Clock:-       0                  
         Data Path:-     286                  
             Slack:=     -79                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  mem_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_state_reg[0]/Q    -       CK->Q  F     DFF_X1         4  7.5    12    88      88    (-,-) 
  g177675/ZN            -       A->ZN  R     INV_X2         1  6.3    10    18     106    (-,-) 
  g82019__174046/ZN     -       A1->ZN F     NAND2_X4       3 12.4     9    16     122    (-,-) 
  g179077/ZN            -       A2->ZN R     NAND3_X2       2  6.6    16    23     145    (-,-) 
  g192487/ZN            -       A1->ZN F     NAND3_X2       4 13.6    24    35     180    (-,-) 
  g192489/ZN            -       A1->ZN R     NAND2_X2       3  7.7    15    27     207    (-,-) 
  g192488/ZN            -       A1->ZN F     NAND3_X2       6 10.4    20    30     238    (-,-) 
  g161380/ZN            -       A1->ZN R     NAND3_X1       1  2.0    12    22     259    (-,-) 
  g195599/ZN            -       B->ZN  F     OAI211_X1      1  1.4    16    27     286    (-,-) 
  mem_wordsize_reg[0]/D -       -      F     DFF_X1         1    -     -     0     286    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1312: VIOLATED (-79 ps) Setup Check with Pin mem_wordsize_reg[1]/CK->D
          Group: clk
     Startpoint: (R) mem_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) mem_wordsize_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      43                  
     Required Time:=     207                  
      Launch Clock:-       0                  
         Data Path:-     286                  
             Slack:=     -79                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  mem_state_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_state_reg[0]/Q    -       CK->Q  F     DFF_X1         4  7.5    12    88      88    (-,-) 
  g177675/ZN            -       A->ZN  R     INV_X2         1  6.3    10    18     106    (-,-) 
  g82019__174046/ZN     -       A1->ZN F     NAND2_X4       3 12.4     9    16     122    (-,-) 
  g179077/ZN            -       A2->ZN R     NAND3_X2       2  6.6    16    23     145    (-,-) 
  g192487/ZN            -       A1->ZN F     NAND3_X2       4 13.6    24    35     180    (-,-) 
  g192489/ZN            -       A1->ZN R     NAND2_X2       3  7.7    15    27     207    (-,-) 
  g192488/ZN            -       A1->ZN F     NAND3_X2       6 10.4    20    30     238    (-,-) 
  g161381/ZN            -       A1->ZN R     NAND3_X1       1  2.0    12    22     259    (-,-) 
  g188115/ZN            -       B->ZN  F     OAI211_X1      1  1.4    15    27     286    (-,-) 
  mem_wordsize_reg[1]/D -       -      F     DFF_X1         1    -     -     0     286    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1313: VIOLATED (-77 ps) Setup Check with Pin count_instr_reg[21]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[15]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[21]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     287                  
             Slack:=     -77                  

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  count_instr_reg[15]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[15]/Q    -       CK->Q  R     DFF_X1         4  8.3    22    99      99    (-,-) 
  inc_add_1559_34_g1174/ZN -       A1->ZN R     AND2_X2        1  3.8     9    34     134    (-,-) 
  inc_add_1559_34_g1151/ZN -       A2->ZN F     NAND2_X2       1  6.6    10    17     151    (-,-) 
  inc_add_1559_34_g1059/ZN -       A2->ZN R     NOR2_X4        1  6.5    15    28     179    (-,-) 
  inc_add_1559_34_g1036/ZN -       A2->ZN F     NAND2_X4       3 18.7    12    22     201    (-,-) 
  inc_add_1559_34_g1035/ZN -       A->ZN  R     INV_X8        17 30.3    12    21     222    (-,-) 
  g175118/ZN               -       A1->ZN F     NAND2_X1       1  1.8     8    14     235    (-,-) 
  g175117/ZN               -       A1->ZN R     NAND2_X1       1  1.9    10    14     250    (-,-) 
  g175116/ZN               -       A1->ZN F     NAND2_X1       1  1.8     7    13     262    (-,-) 
  g167466/ZN               -       A->ZN  R     INV_X1         1  2.0     8    12     275    (-,-) 
  g164786/ZN               -       B1->ZN F     OAI21_X1       1  1.4     9    12     287    (-,-) 
  count_instr_reg[21]/D    -       -      F     DFF_X1         1    -     -     0     287    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 1314: VIOLATED (-77 ps) Setup Check with Pin decoded_imm_j_reg[14]/CK->SE
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (F) decoded_imm_j_reg[14]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      85                  
     Required Time:=     165                  
      Launch Clock:-       0                  
         Data Path:-     242                  
             Slack:=     -77                  

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  mem_valid_reg/CK         -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q          -       CK->Q  R     DFF_X1         3  7.5    20    97      97    (-,-) 
  g177623/ZN               -       A1->ZN F     NAND2_X4       1 11.1    10    18     116    (-,-) 
  g173154/ZN               -       A->ZN  R     INV_X8        10 29.8    12    20     136    (-,-) 
  g179077/ZN               -       A1->ZN F     NAND3_X2       2  6.3    14    23     159    (-,-) 
  g189418/ZN               -       A1->ZN R     NAND2_X2       2  9.6    16    25     184    (-,-) 
  g189421/ZN               -       A1->ZN F     NAND2_X4       3 13.8    10    19     203    (-,-) 
  g189420/ZN               -       A->ZN  R     INV_X4         3 16.5    12    20     223    (-,-) 
  g174457/ZN               -       A->ZN  F     INV_X8        35 65.8    11    19     242    (-,-) 
  decoded_imm_j_reg[14]/SE -       -      F     SDFF_X1       35    -     -     0     242    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 1315: VIOLATED (-77 ps) Setup Check with Pin decoded_imm_j_reg[13]/CK->SE
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (F) decoded_imm_j_reg[13]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      85                  
     Required Time:=     165                  
      Launch Clock:-       0                  
         Data Path:-     242                  
             Slack:=     -77                  

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  mem_valid_reg/CK         -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q          -       CK->Q  R     DFF_X1         3  7.5    20    97      97    (-,-) 
  g177623/ZN               -       A1->ZN F     NAND2_X4       1 11.1    10    18     116    (-,-) 
  g173154/ZN               -       A->ZN  R     INV_X8        10 29.8    12    20     136    (-,-) 
  g179077/ZN               -       A1->ZN F     NAND3_X2       2  6.3    14    23     159    (-,-) 
  g189418/ZN               -       A1->ZN R     NAND2_X2       2  9.6    16    25     184    (-,-) 
  g189421/ZN               -       A1->ZN F     NAND2_X4       3 13.8    10    19     203    (-,-) 
  g189420/ZN               -       A->ZN  R     INV_X4         3 16.5    12    20     223    (-,-) 
  g174457/ZN               -       A->ZN  F     INV_X8        35 65.8    11    19     242    (-,-) 
  decoded_imm_j_reg[13]/SE -       -      F     SDFF_X1       35    -     -     0     242    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 1316: VIOLATED (-77 ps) Setup Check with Pin decoded_imm_j_reg[12]/CK->SE
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (F) decoded_imm_j_reg[12]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      85                  
     Required Time:=     165                  
      Launch Clock:-       0                  
         Data Path:-     242                  
             Slack:=     -77                  

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  mem_valid_reg/CK         -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q          -       CK->Q  R     DFF_X1         3  7.5    20    97      97    (-,-) 
  g177623/ZN               -       A1->ZN F     NAND2_X4       1 11.1    10    18     116    (-,-) 
  g173154/ZN               -       A->ZN  R     INV_X8        10 29.8    12    20     136    (-,-) 
  g179077/ZN               -       A1->ZN F     NAND3_X2       2  6.3    14    23     159    (-,-) 
  g189418/ZN               -       A1->ZN R     NAND2_X2       2  9.6    16    25     184    (-,-) 
  g189421/ZN               -       A1->ZN F     NAND2_X4       3 13.8    10    19     203    (-,-) 
  g189420/ZN               -       A->ZN  R     INV_X4         3 16.5    12    20     223    (-,-) 
  g174457/ZN               -       A->ZN  F     INV_X8        35 65.8    11    19     242    (-,-) 
  decoded_imm_j_reg[12]/SE -       -      F     SDFF_X1       35    -     -     0     242    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 1317: VIOLATED (-76 ps) Setup Check with Pin decoded_imm_reg[25]/CK->D
          Group: clk
     Startpoint: (R) decoder_pseudo_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (F) decoded_imm_reg[25]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     286                  
             Slack:=     -76                  

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  decoder_pseudo_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_pseudo_trigger_reg/Q  -       CK->Q  R     DFF_X1         1  3.6    12    89      89    (-,-) 
  g82417/ZN                     -       A->ZN  F     INV_X2         1  6.0     6    10     100    (-,-) 
  g82000__186577/ZN             -       A1->ZN R     NAND2_X4       2 26.6    20    25     125    (-,-) 
  g190157/ZN                    -       A->ZN  F     INV_X16       25 86.3    10    17     142    (-,-) 
  g186582/ZN                    -       A1->ZN R     NAND2_X4       6 16.0    15    21     163    (-,-) 
  g190158/ZN                    -       A1->ZN F     NAND3_X4       2  7.7    12    20     183    (-,-) 
  g15/ZN                        -       A->ZN  R     INV_X4         4 14.8    12    20     203    (-,-) 
  g187169/ZN                    -       A1->ZN F     NAND2_X4       2  9.1     8    15     217    (-,-) 
  g195230/ZN                    -       A1->ZN R     NAND2_X4      12 23.1    18    24     241    (-,-) 
  g195233/ZN                    -       A1->ZN R     AND2_X4        4  7.2     9    33     274    (-,-) 
  g195234/ZN                    -       A1->ZN F     NAND2_X1       1  1.4     8    12     286    (-,-) 
  decoded_imm_reg[25]/D         -       -      F     DFF_X1         1    -     -     0     286    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 1318: VIOLATED (-76 ps) Setup Check with Pin decoded_imm_reg[24]/CK->D
          Group: clk
     Startpoint: (R) decoder_pseudo_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (F) decoded_imm_reg[24]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     286                  
             Slack:=     -76                  

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  decoder_pseudo_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_pseudo_trigger_reg/Q  -       CK->Q  R     DFF_X1         1  3.6    12    89      89    (-,-) 
  g82417/ZN                     -       A->ZN  F     INV_X2         1  6.0     6    10     100    (-,-) 
  g82000__186577/ZN             -       A1->ZN R     NAND2_X4       2 26.6    20    25     125    (-,-) 
  g190157/ZN                    -       A->ZN  F     INV_X16       25 86.3    10    17     142    (-,-) 
  g186582/ZN                    -       A1->ZN R     NAND2_X4       6 16.0    15    21     163    (-,-) 
  g190158/ZN                    -       A1->ZN F     NAND3_X4       2  7.7    12    20     183    (-,-) 
  g15/ZN                        -       A->ZN  R     INV_X4         4 14.8    12    20     203    (-,-) 
  g187169/ZN                    -       A1->ZN F     NAND2_X4       2  9.1     8    15     217    (-,-) 
  g195230/ZN                    -       A1->ZN R     NAND2_X4      12 23.1    18    24     241    (-,-) 
  g195233/ZN                    -       A1->ZN R     AND2_X4        4  7.2     9    33     274    (-,-) 
  g195236/ZN                    -       A1->ZN F     NAND2_X1       1  1.4     8    12     286    (-,-) 
  decoded_imm_reg[24]/D         -       -      F     DFF_X1         1    -     -     0     286    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 1319: VIOLATED (-76 ps) Setup Check with Pin decoded_imm_reg[23]/CK->D
          Group: clk
     Startpoint: (R) decoder_pseudo_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (F) decoded_imm_reg[23]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     286                  
             Slack:=     -76                  

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  decoder_pseudo_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_pseudo_trigger_reg/Q  -       CK->Q  R     DFF_X1         1  3.6    12    89      89    (-,-) 
  g82417/ZN                     -       A->ZN  F     INV_X2         1  6.0     6    10     100    (-,-) 
  g82000__186577/ZN             -       A1->ZN R     NAND2_X4       2 26.6    20    25     125    (-,-) 
  g190157/ZN                    -       A->ZN  F     INV_X16       25 86.3    10    17     142    (-,-) 
  g186582/ZN                    -       A1->ZN R     NAND2_X4       6 16.0    15    21     163    (-,-) 
  g190158/ZN                    -       A1->ZN F     NAND3_X4       2  7.7    12    20     183    (-,-) 
  g15/ZN                        -       A->ZN  R     INV_X4         4 14.8    12    20     203    (-,-) 
  g187169/ZN                    -       A1->ZN F     NAND2_X4       2  9.1     8    15     217    (-,-) 
  g195230/ZN                    -       A1->ZN R     NAND2_X4      12 23.1    18    24     241    (-,-) 
  g195233/ZN                    -       A1->ZN R     AND2_X4        4  7.2     9    33     274    (-,-) 
  g195232/ZN                    -       A1->ZN F     NAND2_X1       1  1.4     8    12     286    (-,-) 
  decoded_imm_reg[23]/D         -       -      F     DFF_X1         1    -     -     0     286    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 1320: VIOLATED (-76 ps) Setup Check with Pin decoded_imm_reg[20]/CK->D
          Group: clk
     Startpoint: (R) decoder_pseudo_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (F) decoded_imm_reg[20]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     286                  
             Slack:=     -76                  

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  decoder_pseudo_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_pseudo_trigger_reg/Q  -       CK->Q  R     DFF_X1         1  3.6    12    89      89    (-,-) 
  g82417/ZN                     -       A->ZN  F     INV_X2         1  6.0     6    10     100    (-,-) 
  g82000__186577/ZN             -       A1->ZN R     NAND2_X4       2 26.6    20    25     125    (-,-) 
  g190157/ZN                    -       A->ZN  F     INV_X16       25 86.3    10    17     142    (-,-) 
  g186582/ZN                    -       A1->ZN R     NAND2_X4       6 16.0    15    21     163    (-,-) 
  g190158/ZN                    -       A1->ZN F     NAND3_X4       2  7.7    12    20     183    (-,-) 
  g15/ZN                        -       A->ZN  R     INV_X4         4 14.8    12    20     203    (-,-) 
  g187169/ZN                    -       A1->ZN F     NAND2_X4       2  9.1     8    15     217    (-,-) 
  g195230/ZN                    -       A1->ZN R     NAND2_X4      12 23.1    18    24     241    (-,-) 
  g195233/ZN                    -       A1->ZN R     AND2_X4        4  7.2     9    33     274    (-,-) 
  g195235/ZN                    -       A1->ZN F     NAND2_X1       1  1.4     8    12     286    (-,-) 
  decoded_imm_reg[20]/D         -       -      F     DFF_X1         1    -     -     0     286    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 1321: VIOLATED (-74 ps) Setup Check with Pin count_cycle_reg[25]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[25]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     285                  
             Slack:=     -74                  

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  count_cycle_reg[3]/CK    -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[3]/Q     -       CK->Q  R     DFF_X1         4  6.7    18    96      96    (-,-) 
  inc_add_1428_40_g1197/ZN -       A2->ZN R     AND2_X2        1  6.3    12    37     133    (-,-) 
  inc_add_1428_40_g1154/ZN -       A1->ZN F     NAND2_X4       2  9.7     8    15     148    (-,-) 
  inc_add_1428_40_g1116/ZN -       A2->ZN R     NOR2_X4        1  6.5    15    27     175    (-,-) 
  inc_add_1428_40_g1036/ZN -       A2->ZN F     NAND2_X4       3 18.7    12    22     197    (-,-) 
  inc_add_1428_40_g1035/ZN -       A->ZN  R     INV_X8        19 33.9    13    22     219    (-,-) 
  g174859/ZN               -       A1->ZN F     NAND2_X1       1  1.8     8    14     233    (-,-) 
  g96/ZN                   -       A1->ZN R     NAND2_X1       1  1.9    10    14     247    (-,-) 
  g174858/ZN               -       A1->ZN F     NAND2_X1       1  1.9     7    13     260    (-,-) 
  g168528/ZN               -       A1->ZN F     AND2_X2        1  1.4     5    24     285    (-,-) 
  count_cycle_reg[25]/D    -       -      F     DFF_X1         1    -     -     0     285    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 1322: VIOLATED (-73 ps) Setup Check with Pin count_cycle_reg[24]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[3]/CK
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[24]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      31                  
     Required Time:=     219                  
      Launch Clock:-       0                  
         Data Path:-     292                  
             Slack:=     -73                  

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  count_cycle_reg[3]/CK    -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[3]/Q     -       CK->Q  R     DFF_X1         4  6.7    18    96      96    (-,-) 
  inc_add_1428_40_g1197/ZN -       A2->ZN R     AND2_X2        1  6.3    12    37     133    (-,-) 
  inc_add_1428_40_g1154/ZN -       A1->ZN F     NAND2_X4       2  9.7     8    15     148    (-,-) 
  inc_add_1428_40_g1116/ZN -       A2->ZN R     NOR2_X4        1  6.5    15    27     175    (-,-) 
  inc_add_1428_40_g1036/ZN -       A2->ZN F     NAND2_X4       3 18.7    12    22     197    (-,-) 
  inc_add_1428_40_g1035/ZN -       A->ZN  R     INV_X8        19 33.9    13    22     219    (-,-) 
  g174905/ZN               -       A1->ZN F     NAND3_X1       1  1.8    11    19     238    (-,-) 
  g174904/ZN               -       A->ZN  R     OAI211_X1      1  2.0    22    23     261    (-,-) 
  g168527/ZN               -       A1->ZN R     AND2_X2        1  1.4     7    31     292    (-,-) 
  count_cycle_reg[24]/D    -       -      R     DFF_X1         1    -     -     0     292    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 1323: VIOLATED (-71 ps) Setup Check with Pin reg_out_reg[3]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[2]/CK
          Clock: (R) clk
       Endpoint: (F) reg_out_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      43                  
     Required Time:=     207                  
      Launch Clock:-       0                  
         Data Path:-     278                  
             Slack:=     -71                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[2]/Q      -       CK->Q  F     DFF_X1         4  6.3    11    86      86    (-,-) 
  add_1801_23_g1388/ZN -       A2->ZN F     OR2_X2         3  5.2    10    50     136    (-,-) 
  add_1801_23_g1252/ZN -       A->ZN  R     INV_X1         1  1.9     8    14     150    (-,-) 
  add_1801_23_g1077/ZN -       B2->ZN F     OAI21_X1       1  2.4    10    17     166    (-,-) 
  add_1801_23_g1039/ZN -       A->ZN  F     XNOR2_X1       1  1.8    10    38     205    (-,-) 
  g82171__180691/ZN    -       A1->ZN R     NAND2_X1       1  1.9    10    16     220    (-,-) 
  g180690/ZN           -       A1->ZN R     AND3_X2        1  1.8     8    36     256    (-,-) 
  g81429__180689/ZN    -       A1->ZN F     NAND4_X1       1  1.4    16    22     278    (-,-) 
  reg_out_reg[3]/D     -       -      F     DFF_X1         1    -     -     0     278    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1324: VIOLATED (-70 ps) Setup Check with Pin count_cycle_reg[18]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[3]/CK
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[18]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      31                  
     Required Time:=     219                  
      Launch Clock:-       0                  
         Data Path:-     289                  
             Slack:=     -70                  

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  count_cycle_reg[3]/CK    -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[3]/Q     -       CK->Q  R     DFF_X1         4  6.7    18    96      96    (-,-) 
  inc_add_1428_40_g1197/ZN -       A2->ZN R     AND2_X2        1  6.3    12    37     133    (-,-) 
  inc_add_1428_40_g1154/ZN -       A1->ZN F     NAND2_X4       2  9.7     8    15     148    (-,-) 
  inc_add_1428_40_g1116/ZN -       A2->ZN R     NOR2_X4        1  6.5    15    27     175    (-,-) 
  inc_add_1428_40_g1036/ZN -       A2->ZN F     NAND2_X4       3 18.7    12    22     197    (-,-) 
  inc_add_1428_40_g1035/ZN -       A->ZN  R     INV_X8        19 33.9    13    22     219    (-,-) 
  g174888/ZN               -       A1->ZN F     NAND2_X1       1  1.8     8    14     233    (-,-) 
  g174887/ZN               -       A->ZN  R     OAI221_X1      1  2.0    37    22     255    (-,-) 
  g168472/ZN               -       A1->ZN R     AND2_X2        1  1.4     7    35     289    (-,-) 
  count_cycle_reg[18]/D    -       -      R     DFF_X1         1    -     -     0     289    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 1325: VIOLATED (-69 ps) Setup Check with Pin count_cycle_reg[11]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     280                  
             Slack:=     -69                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/Q       -       CK->Q  R     DFF_X1         2  5.7    16    94      94    (-,-) 
  inc_add_1428_40_g186999/ZN -       A2->ZN R     AND2_X4        6 14.4    12    37     131    (-,-) 
  inc_add_1428_40_g2/ZN      -       A1->ZN R     AND2_X2        1  3.4     8    31     162    (-,-) 
  g174955/ZN                 -       A1->ZN F     NAND2_X2       2  8.3    11    18     180    (-,-) 
  inc_add_1428_40_g1039/ZN   -       A->ZN  R     INV_X4        11 18.9    14    22     201    (-,-) 
  inc_add_1428_40_g1030/ZN   -       A1->ZN F     NAND2_X1       1  2.4     9    16     217    (-,-) 
  inc_add_1428_40_g990/ZN    -       A->ZN  F     XNOR2_X1       1  1.9    10    38     254    (-,-) 
  g168476/ZN                 -       A1->ZN F     AND2_X2        1  1.4     5    26     280    (-,-) 
  count_cycle_reg[11]/D      -       -      F     DFF_X1         1    -     -     0     280    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1326: VIOLATED (-69 ps) Setup Check with Pin count_cycle_reg[10]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     280                  
             Slack:=     -69                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/Q       -       CK->Q  R     DFF_X1         2  5.7    16    94      94    (-,-) 
  inc_add_1428_40_g186999/ZN -       A2->ZN R     AND2_X4        6 14.4    12    37     131    (-,-) 
  inc_add_1428_40_g2/ZN      -       A1->ZN R     AND2_X2        1  3.4     8    31     162    (-,-) 
  g174955/ZN                 -       A1->ZN F     NAND2_X2       2  8.3    11    18     180    (-,-) 
  inc_add_1428_40_g1039/ZN   -       A->ZN  R     INV_X4        11 18.9    14    22     201    (-,-) 
  inc_add_1428_40_g1028/ZN   -       A1->ZN F     NAND2_X1       1  2.4     9    16     217    (-,-) 
  inc_add_1428_40_g993/ZN    -       A->ZN  F     XNOR2_X1       1  1.9    10    38     254    (-,-) 
  g168523/ZN                 -       A1->ZN F     AND2_X2        1  1.4     5    26     280    (-,-) 
  count_cycle_reg[10]/D      -       -      F     DFF_X1         1    -     -     0     280    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1327: VIOLATED (-69 ps) Setup Check with Pin count_cycle_reg[9]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     280                  
             Slack:=     -69                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/Q       -       CK->Q  R     DFF_X1         2  5.7    16    94      94    (-,-) 
  inc_add_1428_40_g186999/ZN -       A2->ZN R     AND2_X4        6 14.4    12    37     131    (-,-) 
  inc_add_1428_40_g2/ZN      -       A1->ZN R     AND2_X2        1  3.4     8    31     162    (-,-) 
  g174955/ZN                 -       A1->ZN F     NAND2_X2       2  8.3    11    18     180    (-,-) 
  inc_add_1428_40_g1039/ZN   -       A->ZN  R     INV_X4        11 18.9    14    22     201    (-,-) 
  inc_add_1428_40_g1029/ZN   -       A1->ZN F     NAND2_X1       1  2.4     9    16     217    (-,-) 
  inc_add_1428_40_g936/ZN    -       A->ZN  F     XNOR2_X1       1  1.9    10    38     254    (-,-) 
  g168505/ZN                 -       A1->ZN F     AND2_X2        1  1.4     5    26     280    (-,-) 
  count_cycle_reg[9]/D       -       -      F     DFF_X1         1    -     -     0     280    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1328: VIOLATED (-67 ps) Setup Check with Pin reg_out_reg[4]/CK->D
          Group: clk
     Startpoint: (R) reg_pc_reg[2]/CK
          Clock: (R) clk
       Endpoint: (F) reg_out_reg[4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      41                  
     Required Time:=     209                  
      Launch Clock:-       0                  
         Data Path:-     276                  
             Slack:=     -67                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  reg_pc_reg[2]/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_pc_reg[2]/Q      -       CK->Q  F     DFF_X1         4  6.3    11    86      86    (-,-) 
  add_1801_23_g1388/ZN -       A2->ZN F     OR2_X2         3  5.2    10    50     136    (-,-) 
  add_1801_23_g1095/ZN -       A2->ZN R     NAND3_X1       1  3.3    15    22     159    (-,-) 
  add_1801_23_g1081/ZN -       A1->ZN F     NAND3_X2       3  8.6    17    28     187    (-,-) 
  add_1801_23_g1040/ZN -       A->ZN  F     XNOR2_X1       1  3.0    12    44     231    (-,-) 
  g81550__2391/ZN      -       B1->ZN R     AOI21_X2       1  1.9    18    24     255    (-,-) 
  g81430__5019/ZN      -       A2->ZN F     NAND3_X1       1  1.4    11    22     276    (-,-) 
  reg_out_reg[4]/D     -       -      F     DFF_X1         1    -     -     0     276    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1329: VIOLATED (-65 ps) Setup Check with Pin reg_pc_reg[31]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) reg_pc_reg[31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     276                  
             Slack:=     -65                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  4.4    14    91      91    (-,-) 
  g171853/ZN           -       A1->ZN F     NAND2_X2       1  6.0    10    17     108    (-,-) 
  fopt171852/ZN        -       A->ZN  R     INV_X4         3 17.5    13    20     128    (-,-) 
  g179723/ZN           -       A->ZN  F     INV_X8        22 51.8     9    17     145    (-,-) 
  g180093/Z            -       A->Z   F     BUF_X2         4  8.2     8    30     175    (-,-) 
  fopt180099/ZN        -       A->ZN  R     INV_X1         3  5.6    15    22     197    (-,-) 
  fopt180098/ZN        -       A->ZN  F     INV_X1         1  1.8     6     9     206    (-,-) 
  g81866__9906/ZN      -       A1->ZN R     NAND2_X1       1  3.9    14    18     224    (-,-) 
  g81543__1474/ZN      -       A3->ZN F     NAND3_X2       2  4.1    12    23     247    (-,-) 
  g192486/ZN           -       A1->ZN R     NAND2_X1       1  1.9    10    16     264    (-,-) 
  g177106/ZN           -       A1->ZN F     NAND2_X1       1  1.4     7    12     276    (-,-) 
  reg_pc_reg[31]/D     -       -      F     DFF_X1         1    -     -     0     276    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1330: VIOLATED (-65 ps) Setup Check with Pin reg_out_reg[2]/CK->D
          Group: clk
     Startpoint: (R) decoded_imm_reg[2]/CK
          Clock: (R) clk
       Endpoint: (F) reg_out_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      41                  
     Required Time:=     209                  
      Launch Clock:-       0                  
         Data Path:-     274                  
             Slack:=     -65                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  decoded_imm_reg[2]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_reg[2]/Q  -       CK->Q  R     DFF_X1         4  8.5    22   100     100    (-,-) 
  add_1801_23_g1281/ZN  -       A2->ZN R     AND2_X1        2  3.8    13    41     140    (-,-) 
  add_1801_23_g1254/ZN  -       A->ZN  F     INV_X1         2  3.5     7    11     152    (-,-) 
  add_1801_23_g1170/ZN  -       A1->ZN R     NAND2_X1       1  2.5    11    15     167    (-,-) 
  g187976/ZN            -       A->ZN  R     XNOR2_X1       1  1.9    20    39     206    (-,-) 
  g81492__7675/ZN       -       C1->ZN F     OAI211_X1      1  1.7    14    22     228    (-,-) 
  g81478__8780/ZN       -       A1->ZN R     NOR2_X1        1  1.9    17    27     255    (-,-) 
  g81438__9682/ZN       -       A1->ZN F     NAND3_X1       1  1.4    11    19     274    (-,-) 
  reg_out_reg[2]/D      -       -      F     DFF_X1         1    -     -     0     274    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1331: VIOLATED (-63 ps) Setup Check with Pin count_cycle_reg[14]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     274                  
             Slack:=     -63                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/Q       -       CK->Q  R     DFF_X1         2  5.7    16    94      94    (-,-) 
  inc_add_1428_40_g186999/ZN -       A2->ZN R     AND2_X4        6 14.4    12    37     131    (-,-) 
  inc_add_1428_40_g2/ZN      -       A1->ZN R     AND2_X2        1  3.4     8    31     162    (-,-) 
  g174955/ZN                 -       A1->ZN F     NAND2_X2       2  8.3    11    18     180    (-,-) 
  inc_add_1428_40_g1039/ZN   -       A->ZN  R     INV_X4        11 18.9    14    22     201    (-,-) 
  g174939/ZN                 -       A1->ZN R     AND2_X1        1  2.0     9    33     234    (-,-) 
  g174937/ZN                 -       B1->ZN F     OAI21_X1       1  1.9    10    14     248    (-,-) 
  g168473/ZN                 -       A1->ZN F     AND2_X2        1  1.4     5    26     274    (-,-) 
  count_cycle_reg[14]/D      -       -      F     DFF_X1         1    -     -     0     274    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1332: VIOLATED (-62 ps) Setup Check with Pin count_instr_reg[15]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     272                  
             Slack:=     -62                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[1]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[1]/Q       -       CK->Q  R     DFF_X1         2  4.7    14    92      92    (-,-) 
  inc_add_1559_34_g194411/ZN -       A1->ZN R     AND2_X4        5 11.9    11    34     126    (-,-) 
  inc_add_1559_34_g194414/ZN -       A1->ZN R     AND2_X2        1  6.5    12    34     160    (-,-) 
  inc_add_1559_34_g173815/ZN -       A2->ZN F     NAND2_X4       2  8.3     7    15     176    (-,-) 
  inc_add_1559_34_g173814/ZN -       A->ZN  R     INV_X4         8 14.3    11    17     193    (-,-) 
  inc_add_1559_34_g1031/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    15     207    (-,-) 
  inc_add_1559_34_g991/ZN    -       A->ZN  F     XNOR2_X1       1  1.8    11    37     245    (-,-) 
  g167453/ZN                 -       A->ZN  R     INV_X1         1  2.0     8    14     259    (-,-) 
  g164775/ZN                 -       B1->ZN F     OAI21_X1       1  1.4     9    12     272    (-,-) 
  count_instr_reg[15]/D      -       -      F     DFF_X1         1    -     -     0     272    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1333: VIOLATED (-61 ps) Setup Check with Pin count_instr_reg[14]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     271                  
             Slack:=     -61                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[1]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[1]/Q       -       CK->Q  R     DFF_X1         2  4.7    14    92      92    (-,-) 
  inc_add_1559_34_g194411/ZN -       A1->ZN R     AND2_X4        5 11.9    11    34     126    (-,-) 
  inc_add_1559_34_g194414/ZN -       A1->ZN R     AND2_X2        1  6.5    12    34     160    (-,-) 
  inc_add_1559_34_g173815/ZN -       A2->ZN F     NAND2_X4       2  8.3     7    15     176    (-,-) 
  inc_add_1559_34_g173814/ZN -       A->ZN  R     INV_X4         8 14.3    11    17     193    (-,-) 
  inc_add_1559_34_g1037/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    15     207    (-,-) 
  inc_add_1559_34_g987/ZN    -       A->ZN  F     XNOR2_X1       1  1.8    10    37     245    (-,-) 
  g167440/ZN                 -       A->ZN  R     INV_X1         1  2.0     8    14     258    (-,-) 
  g164773/ZN                 -       B1->ZN F     OAI21_X1       1  1.4     9    12     271    (-,-) 
  count_instr_reg[14]/D      -       -      F     DFF_X1         1    -     -     0     271    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1334: VIOLATED (-61 ps) Setup Check with Pin count_instr_reg[13]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     271                  
             Slack:=     -61                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[1]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[1]/Q       -       CK->Q  R     DFF_X1         2  4.7    14    92      92    (-,-) 
  inc_add_1559_34_g194411/ZN -       A1->ZN R     AND2_X4        5 11.9    11    34     126    (-,-) 
  inc_add_1559_34_g194414/ZN -       A1->ZN R     AND2_X2        1  6.5    12    34     160    (-,-) 
  inc_add_1559_34_g173815/ZN -       A2->ZN F     NAND2_X4       2  8.3     7    15     176    (-,-) 
  inc_add_1559_34_g173814/ZN -       A->ZN  R     INV_X4         8 14.3    11    17     193    (-,-) 
  inc_add_1559_34_g1032/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    15     207    (-,-) 
  inc_add_1559_34_g988/ZN    -       A->ZN  F     XNOR2_X1       1  1.8    10    37     245    (-,-) 
  g166465/ZN                 -       A->ZN  R     INV_X1         1  2.0     8    14     258    (-,-) 
  g164774/ZN                 -       B1->ZN F     OAI21_X1       1  1.4     9    12     271    (-,-) 
  count_instr_reg[13]/D      -       -      F     DFF_X1         1    -     -     0     271    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1335: VIOLATED (-61 ps) Setup Check with Pin count_instr_reg[11]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     271                  
             Slack:=     -61                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[1]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[1]/Q       -       CK->Q  R     DFF_X1         2  4.7    14    92      92    (-,-) 
  inc_add_1559_34_g194411/ZN -       A1->ZN R     AND2_X4        5 11.9    11    34     126    (-,-) 
  inc_add_1559_34_g194414/ZN -       A1->ZN R     AND2_X2        1  6.5    12    34     160    (-,-) 
  inc_add_1559_34_g173815/ZN -       A2->ZN F     NAND2_X4       2  8.3     7    15     176    (-,-) 
  inc_add_1559_34_g173814/ZN -       A->ZN  R     INV_X4         8 14.3    11    17     193    (-,-) 
  inc_add_1559_34_g1030/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    15     207    (-,-) 
  inc_add_1559_34_g990/ZN    -       A->ZN  F     XNOR2_X1       1  1.8    10    37     245    (-,-) 
  g166457/ZN                 -       A->ZN  R     INV_X1         1  2.0     8    14     258    (-,-) 
  g164771/ZN                 -       B1->ZN F     OAI21_X1       1  1.4     9    12     271    (-,-) 
  count_instr_reg[11]/D      -       -      F     DFF_X1         1    -     -     0     271    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1336: VIOLATED (-61 ps) Setup Check with Pin count_instr_reg[10]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     271                  
             Slack:=     -61                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[1]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[1]/Q       -       CK->Q  R     DFF_X1         2  4.7    14    92      92    (-,-) 
  inc_add_1559_34_g194411/ZN -       A1->ZN R     AND2_X4        5 11.9    11    34     126    (-,-) 
  inc_add_1559_34_g194414/ZN -       A1->ZN R     AND2_X2        1  6.5    12    34     160    (-,-) 
  inc_add_1559_34_g173815/ZN -       A2->ZN F     NAND2_X4       2  8.3     7    15     176    (-,-) 
  inc_add_1559_34_g173814/ZN -       A->ZN  R     INV_X4         8 14.3    11    17     193    (-,-) 
  inc_add_1559_34_g1028/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    15     207    (-,-) 
  inc_add_1559_34_g993/ZN    -       A->ZN  F     XNOR2_X1       1  1.8    10    37     245    (-,-) 
  g166505/ZN                 -       A->ZN  R     INV_X1         1  2.0     8    14     258    (-,-) 
  g164770/ZN                 -       B1->ZN F     OAI21_X1       1  1.4     9    12     271    (-,-) 
  count_instr_reg[10]/D      -       -      F     DFF_X1         1    -     -     0     271    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1337: VIOLATED (-61 ps) Setup Check with Pin count_instr_reg[9]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     271                  
             Slack:=     -61                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[1]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[1]/Q       -       CK->Q  R     DFF_X1         2  4.7    14    92      92    (-,-) 
  inc_add_1559_34_g194411/ZN -       A1->ZN R     AND2_X4        5 11.9    11    34     126    (-,-) 
  inc_add_1559_34_g194414/ZN -       A1->ZN R     AND2_X2        1  6.5    12    34     160    (-,-) 
  inc_add_1559_34_g173815/ZN -       A2->ZN F     NAND2_X4       2  8.3     7    15     176    (-,-) 
  inc_add_1559_34_g173814/ZN -       A->ZN  R     INV_X4         8 14.3    11    17     193    (-,-) 
  inc_add_1559_34_g1029/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    15     207    (-,-) 
  inc_add_1559_34_g936/ZN    -       A->ZN  F     XNOR2_X1       1  1.8    10    37     245    (-,-) 
  g166491/ZN                 -       A->ZN  R     INV_X1         1  2.0     8    14     258    (-,-) 
  g164769/ZN                 -       B1->ZN F     OAI21_X1       1  1.4     9    12     271    (-,-) 
  count_instr_reg[9]/D       -       -      F     DFF_X1         1    -     -     0     271    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1338: VIOLATED (-60 ps) Setup Check with Pin reg_pc_reg[30]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[30]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      32                  
     Required Time:=     218                  
      Launch Clock:-       0                  
         Data Path:-     278                  
             Slack:=     -60                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  4.4    14    91      91    (-,-) 
  g171853/ZN           -       A1->ZN F     NAND2_X2       1  6.0    10    17     108    (-,-) 
  fopt171852/ZN        -       A->ZN  R     INV_X4         3 17.5    13    20     128    (-,-) 
  g179723/ZN           -       A->ZN  F     INV_X8        22 51.8     9    17     145    (-,-) 
  g180093/Z            -       A->Z   F     BUF_X2         4  8.2     8    30     175    (-,-) 
  fopt180099/ZN        -       A->ZN  R     INV_X1         3  5.6    15    22     197    (-,-) 
  g81645__180104/ZN    -       A1->ZN F     NAND3_X1       1  3.4    15    25     221    (-,-) 
  g81215__195693/ZN    -       A2->ZN R     NAND3_X2       3  8.7    18    28     249    (-,-) 
  g192477/ZN           -       A1->ZN F     NAND2_X1       1  1.8     9    16     265    (-,-) 
  g177295/ZN           -       A1->ZN R     NAND2_X1       1  1.4     9    13     278    (-,-) 
  reg_pc_reg[30]/D     -       -      R     DFF_X1         1    -     -     0     278    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1339: VIOLATED (-60 ps) Setup Check with Pin reg_pc_reg[25]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[25]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      33                  
     Required Time:=     217                  
      Launch Clock:-       0                  
         Data Path:-     277                  
             Slack:=     -60                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  4.4    14    91      91    (-,-) 
  g171853/ZN           -       A1->ZN F     NAND2_X2       1  6.0    10    17     108    (-,-) 
  fopt171852/ZN        -       A->ZN  R     INV_X4         3 17.5    13    20     128    (-,-) 
  g171093/ZN           -       A->ZN  F     INV_X2         1 11.1     8    14     143    (-,-) 
  fopt49/ZN            -       A->ZN  R     INV_X8        10 30.0    12    19     161    (-,-) 
  fopt168813/ZN        -       A->ZN  F     INV_X1         1  3.2     6    10     172    (-,-) 
  fopt168811/ZN        -       A->ZN  R     INV_X2         3  7.2    11    16     188    (-,-) 
  g191018/ZN           -       A->ZN  F     INV_X1         1  3.6     6    11     199    (-,-) 
  g191016/ZN           -       B2->ZN R     OAI21_X2       2  8.2    30    43     242    (-,-) 
  g191015/ZN           -       A->ZN  F     INV_X1         1  3.0    10    13     255    (-,-) 
  g165389/ZN           -       B1->ZN R     OAI21_X2       1  1.4    14    22     277    (-,-) 
  reg_pc_reg[25]/D     -       -      R     DFF_X1         1    -     -     0     277    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1340: VIOLATED (-58 ps) Setup Check with Pin count_instr_reg[16]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[15]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[16]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     268                  
             Slack:=     -58                  

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  count_instr_reg[15]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[15]/Q    -       CK->Q  R     DFF_X1         4  8.3    22    99      99    (-,-) 
  inc_add_1559_34_g1174/ZN -       A1->ZN R     AND2_X2        1  3.8     9    34     134    (-,-) 
  inc_add_1559_34_g1151/ZN -       A2->ZN F     NAND2_X2       1  6.6    10    17     151    (-,-) 
  inc_add_1559_34_g1059/ZN -       A2->ZN R     NOR2_X4        1  6.5    15    28     179    (-,-) 
  inc_add_1559_34_g1036/ZN -       A2->ZN F     NAND2_X4       3 18.7    12    22     201    (-,-) 
  inc_add_1559_34_g1035/ZN -       A->ZN  R     INV_X8        17 30.3    12    21     222    (-,-) 
  inc_add_1559_34_g992/ZN  -       B1->ZN F     OAI22_X1       1  1.8    11    20     241    (-,-) 
  g167475/ZN               -       A->ZN  R     INV_X1         1  2.0     8    14     256    (-,-) 
  g164776/ZN               -       B1->ZN F     OAI21_X1       1  1.4     9    12     268    (-,-) 
  count_instr_reg[16]/D    -       -      F     DFF_X1         1    -     -     0     268    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 1341: VIOLATED (-58 ps) Setup Check with Pin reg_out_reg[0]/CK->D
          Group: clk
     Startpoint: (R) reg_op1_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) reg_out_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     275                  
             Slack:=     -58                  

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  reg_op1_reg[1]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_op1_reg[1]/Q  -       CK->Q  F     DFF_X1         1  3.2     8    82      82    (-,-) 
  fopt190061/ZN     -       A->ZN  R     INV_X2         2  8.4    12    19     100    (-,-) 
  fopt190062/ZN     -       A->ZN  F     INV_X4         4 13.9     6    12     112    (-,-) 
  fopt24/ZN         -       A->ZN  R     INV_X4         3 10.4     9    14     126    (-,-) 
  g174752/ZN        -       A->ZN  F     INV_X4         6 14.2     6    10     136    (-,-) 
  g81971__173985/ZN -       A1->ZN R     NOR2_X1        1  1.9    16    23     159    (-,-) 
  g81884__174176/ZN -       A1->ZN F     NAND2_X1       1  3.4    10    19     178    (-,-) 
  g81593__174174/ZN -       A2->ZN R     NAND2_X2       5  7.1    14    22     200    (-,-) 
  g174177/ZN        -       A->ZN  F     INV_X1         2  4.6     8    13     214    (-,-) 
  g81511__4296/ZN   -       A1->ZN R     NOR2_X1        1  2.0    17    24     238    (-,-) 
  g81485__9682/ZN   -       A2->ZN F     NOR2_X1        1  1.8     7    12     250    (-,-) 
  g81435__3772/ZN   -       B1->ZN R     OAI21_X1       1  1.4    17    24     275    (-,-) 
  reg_out_reg[0]/D  -       -      R     DFF_X1         1    -     -     0     275    (-,-) 
#-------------------------------------------------------------------------------------------



Path 1342: VIOLATED (-56 ps) Setup Check with Pin mem_state_reg[0]/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (F) mem_state_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     264                  
             Slack:=     -56                  

#--------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  mem_valid_reg/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q    -       CK->Q  R     DFF_X1         3  7.5    20    97      97    (-,-) 
  g177623/ZN         -       A1->ZN F     NAND2_X4       1 11.1    10    18     116    (-,-) 
  g173154/ZN         -       A->ZN  R     INV_X8        10 29.8    12    20     136    (-,-) 
  g177676/ZN         -       A->ZN  F     INV_X8        37 83.4    13    21     157    (-,-) 
  g190423/ZN         -       A->ZN  R     INV_X1         1  1.9     8    15     172    (-,-) 
  g190422/ZN         -       A1->ZN F     NAND2_X1       2  2.9    11    15     186    (-,-) 
  g180241/ZN         -       A2->ZN F     AND2_X1        2  3.7     8    36     222    (-,-) 
  g180240/ZN         -       A1->ZN R     NAND3_X1       1  1.9    12    16     238    (-,-) 
  g182832/ZN         -       A->ZN  F     OAI211_X1      1  1.4    13    26     264    (-,-) 
  mem_state_reg[0]/D -       -      F     DFF_X1         1    -     -     0     264    (-,-) 
#--------------------------------------------------------------------------------------------



Path 1343: VIOLATED (-56 ps) Setup Check with Pin count_cycle_reg[15]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     268                  
             Slack:=     -56                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/Q       -       CK->Q  R     DFF_X1         2  5.7    16    94      94    (-,-) 
  inc_add_1428_40_g186999/ZN -       A2->ZN R     AND2_X4        6 14.4    12    37     131    (-,-) 
  inc_add_1428_40_g2/ZN      -       A1->ZN R     AND2_X2        1  3.4     8    31     162    (-,-) 
  g174955/ZN                 -       A1->ZN F     NAND2_X2       2  8.3    11    18     180    (-,-) 
  inc_add_1428_40_g1039/ZN   -       A->ZN  R     INV_X4        11 18.9    14    22     201    (-,-) 
  g174919/ZN                 -       A1->ZN F     NAND2_X1       1  1.8     8    14     215    (-,-) 
  g174918/ZN                 -       A1->ZN R     NAND2_X1       1  1.9    10    15     230    (-,-) 
  g174917/ZN                 -       A1->ZN F     NAND2_X1       1  1.9     7    13     243    (-,-) 
  g168509/ZN                 -       A1->ZN F     AND2_X2        1  1.4     5    24     268    (-,-) 
  count_cycle_reg[15]/D      -       -      F     DFF_X1         1    -     -     0     268    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1344: VIOLATED (-56 ps) Setup Check with Pin count_cycle_reg[13]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     268                  
             Slack:=     -56                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/Q       -       CK->Q  R     DFF_X1         2  5.7    16    94      94    (-,-) 
  inc_add_1428_40_g186999/ZN -       A2->ZN R     AND2_X4        6 14.4    12    37     131    (-,-) 
  inc_add_1428_40_g2/ZN      -       A1->ZN R     AND2_X2        1  3.4     8    31     162    (-,-) 
  g174955/ZN                 -       A1->ZN F     NAND2_X2       2  8.3    11    18     180    (-,-) 
  inc_add_1428_40_g1039/ZN   -       A->ZN  R     INV_X4        11 18.9    14    22     201    (-,-) 
  g174943/ZN                 -       A1->ZN F     NAND2_X1       1  1.8     8    14     215    (-,-) 
  g174942/ZN                 -       A1->ZN R     NAND2_X1       1  1.9    10    15     230    (-,-) 
  g174941/ZN                 -       A1->ZN F     NAND2_X1       1  1.9     7    13     243    (-,-) 
  g168477/ZN                 -       A1->ZN F     AND2_X2        1  1.4     5    24     268    (-,-) 
  count_cycle_reg[13]/D      -       -      F     DFF_X1         1    -     -     0     268    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1345: VIOLATED (-55 ps) Setup Check with Pin decoded_imm_reg[30]/CK->D
          Group: clk
     Startpoint: (R) decoder_pseudo_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (F) decoded_imm_reg[30]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     263                  
             Slack:=     -55                  

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  decoder_pseudo_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_pseudo_trigger_reg/Q  -       CK->Q  R     DFF_X1         1  3.6    12    89      89    (-,-) 
  g82417/ZN                     -       A->ZN  F     INV_X2         1  6.0     6    10     100    (-,-) 
  g82000__186577/ZN             -       A1->ZN R     NAND2_X4       2 26.6    20    25     125    (-,-) 
  g190157/ZN                    -       A->ZN  F     INV_X16       25 86.3    10    17     142    (-,-) 
  g186582/ZN                    -       A1->ZN R     NAND2_X4       6 16.0    15    21     163    (-,-) 
  g190158/ZN                    -       A1->ZN F     NAND3_X4       2  7.7    12    20     183    (-,-) 
  g15/ZN                        -       A->ZN  R     INV_X4         4 14.8    12    20     203    (-,-) 
  g187169/ZN                    -       A1->ZN F     NAND2_X4       2  9.1     8    15     217    (-,-) 
  g195230/ZN                    -       A1->ZN R     NAND2_X4      12 23.1    18    24     241    (-,-) 
  g195237/ZN                    -       A2->ZN F     NAND3_X1       1  1.4    12    22     263    (-,-) 
  decoded_imm_reg[30]/D         -       -      F     DFF_X1         1    -     -     0     263    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 1346: VIOLATED (-55 ps) Setup Check with Pin reg_out_reg[1]/CK->D
          Group: clk
     Startpoint: (R) reg_op1_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) reg_out_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     264                  
             Slack:=     -55                  

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  reg_op1_reg[1]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_op1_reg[1]/Q  -       CK->Q  R     DFF_X1         1  3.6    12    89      89    (-,-) 
  fopt190061/ZN     -       A->ZN  F     INV_X2         2  7.7     7    12     101    (-,-) 
  fopt190062/ZN     -       A->ZN  R     INV_X4         4 14.9    11    17     118    (-,-) 
  fopt24/ZN         -       A->ZN  F     INV_X4         3  9.2     5     9     127    (-,-) 
  g174752/ZN        -       A->ZN  R     INV_X4         6 15.9    12    17     144    (-,-) 
  g81971__173985/ZN -       A1->ZN F     NOR2_X1        1  1.8     6     9     153    (-,-) 
  g81884__174176/ZN -       A1->ZN R     NAND2_X1       1  3.8    14    18     171    (-,-) 
  g81593__174174/ZN -       A2->ZN F     NAND2_X2       5  6.6    10    19     190    (-,-) 
  g174177/ZN        -       A->ZN  R     INV_X1         2  5.5    15    23     212    (-,-) 
  g81512__174786/ZN -       A1->ZN F     NOR2_X2        1  1.9     5     8     221    (-,-) 
  g81486__174784/ZN -       A2->ZN R     NOR2_X1        1  2.0    17    28     249    (-,-) 
  g81436__174783/ZN -       B1->ZN F     OAI21_X1       1  1.4     9    16     264    (-,-) 
  reg_out_reg[1]/D  -       -      F     DFF_X1         1    -     -     0     264    (-,-) 
#-------------------------------------------------------------------------------------------



Path 1347: VIOLATED (-52 ps) Setup Check with Pin decoded_imm_reg[31]/CK->D
          Group: clk
     Startpoint: (R) decoder_pseudo_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (F) decoded_imm_reg[31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      41                  
     Required Time:=     209                  
      Launch Clock:-       0                  
         Data Path:-     261                  
             Slack:=     -52                  

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  decoder_pseudo_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_pseudo_trigger_reg/Q  -       CK->Q  R     DFF_X1         1  3.6    12    89      89    (-,-) 
  g82417/ZN                     -       A->ZN  F     INV_X2         1  6.0     6    10     100    (-,-) 
  g82000__186577/ZN             -       A1->ZN R     NAND2_X4       2 26.6    20    25     125    (-,-) 
  g190157/ZN                    -       A->ZN  F     INV_X16       25 86.3    10    17     142    (-,-) 
  g186582/ZN                    -       A1->ZN R     NAND2_X4       6 16.0    15    21     163    (-,-) 
  g190158/ZN                    -       A1->ZN F     NAND3_X4       2  7.7    12    20     183    (-,-) 
  g15/ZN                        -       A->ZN  R     INV_X4         4 14.8    12    20     203    (-,-) 
  g187169/ZN                    -       A1->ZN F     NAND2_X4       2  9.1     8    15     217    (-,-) 
  g195230/ZN                    -       A1->ZN R     NAND2_X4      12 23.1    18    24     241    (-,-) 
  g183289/ZN                    -       A1->ZN F     NAND3_X1       1  1.4    11    20     261    (-,-) 
  decoded_imm_reg[31]/D         -       -      F     DFF_X1         1    -     -     0     261    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 1348: VIOLATED (-52 ps) Setup Check with Pin decoded_imm_reg[29]/CK->D
          Group: clk
     Startpoint: (R) decoder_pseudo_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (F) decoded_imm_reg[29]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      41                  
     Required Time:=     209                  
      Launch Clock:-       0                  
         Data Path:-     261                  
             Slack:=     -52                  

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  decoder_pseudo_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_pseudo_trigger_reg/Q  -       CK->Q  R     DFF_X1         1  3.6    12    89      89    (-,-) 
  g82417/ZN                     -       A->ZN  F     INV_X2         1  6.0     6    10     100    (-,-) 
  g82000__186577/ZN             -       A1->ZN R     NAND2_X4       2 26.6    20    25     125    (-,-) 
  g190157/ZN                    -       A->ZN  F     INV_X16       25 86.3    10    17     142    (-,-) 
  g186582/ZN                    -       A1->ZN R     NAND2_X4       6 16.0    15    21     163    (-,-) 
  g190158/ZN                    -       A1->ZN F     NAND3_X4       2  7.7    12    20     183    (-,-) 
  g15/ZN                        -       A->ZN  R     INV_X4         4 14.8    12    20     203    (-,-) 
  g187169/ZN                    -       A1->ZN F     NAND2_X4       2  9.1     8    15     217    (-,-) 
  g195230/ZN                    -       A1->ZN R     NAND2_X4      12 23.1    18    24     241    (-,-) 
  g193030/ZN                    -       A1->ZN F     NAND3_X1       1  1.4    11    20     261    (-,-) 
  decoded_imm_reg[29]/D         -       -      F     DFF_X1         1    -     -     0     261    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 1349: VIOLATED (-52 ps) Setup Check with Pin decoded_imm_reg[28]/CK->D
          Group: clk
     Startpoint: (R) decoder_pseudo_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (F) decoded_imm_reg[28]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      41                  
     Required Time:=     209                  
      Launch Clock:-       0                  
         Data Path:-     261                  
             Slack:=     -52                  

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  decoder_pseudo_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_pseudo_trigger_reg/Q  -       CK->Q  R     DFF_X1         1  3.6    12    89      89    (-,-) 
  g82417/ZN                     -       A->ZN  F     INV_X2         1  6.0     6    10     100    (-,-) 
  g82000__186577/ZN             -       A1->ZN R     NAND2_X4       2 26.6    20    25     125    (-,-) 
  g190157/ZN                    -       A->ZN  F     INV_X16       25 86.3    10    17     142    (-,-) 
  g186582/ZN                    -       A1->ZN R     NAND2_X4       6 16.0    15    21     163    (-,-) 
  g190158/ZN                    -       A1->ZN F     NAND3_X4       2  7.7    12    20     183    (-,-) 
  g15/ZN                        -       A->ZN  R     INV_X4         4 14.8    12    20     203    (-,-) 
  g187169/ZN                    -       A1->ZN F     NAND2_X4       2  9.1     8    15     217    (-,-) 
  g195230/ZN                    -       A1->ZN R     NAND2_X4      12 23.1    18    24     241    (-,-) 
  g180603/ZN                    -       A1->ZN F     NAND3_X1       1  1.4    11    20     261    (-,-) 
  decoded_imm_reg[28]/D         -       -      F     DFF_X1         1    -     -     0     261    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 1350: VIOLATED (-52 ps) Setup Check with Pin decoded_imm_reg[27]/CK->D
          Group: clk
     Startpoint: (R) decoder_pseudo_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (F) decoded_imm_reg[27]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      41                  
     Required Time:=     209                  
      Launch Clock:-       0                  
         Data Path:-     261                  
             Slack:=     -52                  

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  decoder_pseudo_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_pseudo_trigger_reg/Q  -       CK->Q  R     DFF_X1         1  3.6    12    89      89    (-,-) 
  g82417/ZN                     -       A->ZN  F     INV_X2         1  6.0     6    10     100    (-,-) 
  g82000__186577/ZN             -       A1->ZN R     NAND2_X4       2 26.6    20    25     125    (-,-) 
  g190157/ZN                    -       A->ZN  F     INV_X16       25 86.3    10    17     142    (-,-) 
  g186582/ZN                    -       A1->ZN R     NAND2_X4       6 16.0    15    21     163    (-,-) 
  g190158/ZN                    -       A1->ZN F     NAND3_X4       2  7.7    12    20     183    (-,-) 
  g15/ZN                        -       A->ZN  R     INV_X4         4 14.8    12    20     203    (-,-) 
  g187169/ZN                    -       A1->ZN F     NAND2_X4       2  9.1     8    15     217    (-,-) 
  g195230/ZN                    -       A1->ZN R     NAND2_X4      12 23.1    18    24     241    (-,-) 
  g190249/ZN                    -       A1->ZN F     NAND3_X1       1  1.4    11    20     261    (-,-) 
  decoded_imm_reg[27]/D         -       -      F     DFF_X1         1    -     -     0     261    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 1351: VIOLATED (-52 ps) Setup Check with Pin decoded_imm_reg[26]/CK->D
          Group: clk
     Startpoint: (R) decoder_pseudo_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (F) decoded_imm_reg[26]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      41                  
     Required Time:=     209                  
      Launch Clock:-       0                  
         Data Path:-     261                  
             Slack:=     -52                  

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  decoder_pseudo_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_pseudo_trigger_reg/Q  -       CK->Q  R     DFF_X1         1  3.6    12    89      89    (-,-) 
  g82417/ZN                     -       A->ZN  F     INV_X2         1  6.0     6    10     100    (-,-) 
  g82000__186577/ZN             -       A1->ZN R     NAND2_X4       2 26.6    20    25     125    (-,-) 
  g190157/ZN                    -       A->ZN  F     INV_X16       25 86.3    10    17     142    (-,-) 
  g186582/ZN                    -       A1->ZN R     NAND2_X4       6 16.0    15    21     163    (-,-) 
  g190158/ZN                    -       A1->ZN F     NAND3_X4       2  7.7    12    20     183    (-,-) 
  g15/ZN                        -       A->ZN  R     INV_X4         4 14.8    12    20     203    (-,-) 
  g187169/ZN                    -       A1->ZN F     NAND2_X4       2  9.1     8    15     217    (-,-) 
  g195230/ZN                    -       A1->ZN R     NAND2_X4      12 23.1    18    24     241    (-,-) 
  g186737/ZN                    -       A1->ZN F     NAND3_X1       1  1.4    11    20     261    (-,-) 
  decoded_imm_reg[26]/D         -       -      F     DFF_X1         1    -     -     0     261    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 1352: VIOLATED (-52 ps) Setup Check with Pin decoded_imm_reg[22]/CK->D
          Group: clk
     Startpoint: (R) decoder_pseudo_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (F) decoded_imm_reg[22]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      41                  
     Required Time:=     209                  
      Launch Clock:-       0                  
         Data Path:-     261                  
             Slack:=     -52                  

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  decoder_pseudo_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_pseudo_trigger_reg/Q  -       CK->Q  R     DFF_X1         1  3.6    12    89      89    (-,-) 
  g82417/ZN                     -       A->ZN  F     INV_X2         1  6.0     6    10     100    (-,-) 
  g82000__186577/ZN             -       A1->ZN R     NAND2_X4       2 26.6    20    25     125    (-,-) 
  g190157/ZN                    -       A->ZN  F     INV_X16       25 86.3    10    17     142    (-,-) 
  g186582/ZN                    -       A1->ZN R     NAND2_X4       6 16.0    15    21     163    (-,-) 
  g190158/ZN                    -       A1->ZN F     NAND3_X4       2  7.7    12    20     183    (-,-) 
  g15/ZN                        -       A->ZN  R     INV_X4         4 14.8    12    20     203    (-,-) 
  g187169/ZN                    -       A1->ZN F     NAND2_X4       2  9.1     8    15     217    (-,-) 
  g195230/ZN                    -       A1->ZN R     NAND2_X4      12 23.1    18    24     241    (-,-) 
  g194478/ZN                    -       A1->ZN F     NAND3_X1       1  1.4    11    20     261    (-,-) 
  decoded_imm_reg[22]/D         -       -      F     DFF_X1         1    -     -     0     261    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 1353: VIOLATED (-52 ps) Setup Check with Pin decoded_imm_reg[21]/CK->D
          Group: clk
     Startpoint: (R) decoder_pseudo_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (F) decoded_imm_reg[21]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      41                  
     Required Time:=     209                  
      Launch Clock:-       0                  
         Data Path:-     261                  
             Slack:=     -52                  

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  decoder_pseudo_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_pseudo_trigger_reg/Q  -       CK->Q  R     DFF_X1         1  3.6    12    89      89    (-,-) 
  g82417/ZN                     -       A->ZN  F     INV_X2         1  6.0     6    10     100    (-,-) 
  g82000__186577/ZN             -       A1->ZN R     NAND2_X4       2 26.6    20    25     125    (-,-) 
  g190157/ZN                    -       A->ZN  F     INV_X16       25 86.3    10    17     142    (-,-) 
  g186582/ZN                    -       A1->ZN R     NAND2_X4       6 16.0    15    21     163    (-,-) 
  g190158/ZN                    -       A1->ZN F     NAND3_X4       2  7.7    12    20     183    (-,-) 
  g15/ZN                        -       A->ZN  R     INV_X4         4 14.8    12    20     203    (-,-) 
  g187169/ZN                    -       A1->ZN F     NAND2_X4       2  9.1     8    15     217    (-,-) 
  g195230/ZN                    -       A1->ZN R     NAND2_X4      12 23.1    18    24     241    (-,-) 
  g179211/ZN                    -       A1->ZN F     NAND3_X1       1  1.4    11    20     261    (-,-) 
  decoded_imm_reg[21]/D         -       -      F     DFF_X1         1    -     -     0     261    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 1354: VIOLATED (-52 ps) Setup Check with Pin alu_out_q_reg[3]/CK->D
          Group: clk
     Startpoint: (R) reg_op2_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) alu_out_q_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     259                  
             Slack:=     -52                  

#--------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  reg_op2_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_op2_reg[0]/QN  -       CK->QN F     DFF_X1         2  4.8    15    71      71    (-,-) 
  g168110/ZN         -       A->ZN  R     INV_X2         9 19.2    24    35     106    (-,-) 
  g82032__189765/ZN  -       A2->ZN F     NAND2_X2       4  8.4    12    23     129    (-,-) 
  g81859__6083/ZN    -       A2->ZN R     NAND2_X2       1  6.3    13    22     151    (-,-) 
  g81762__1474/ZN    -       A1->ZN F     NAND2_X4       4 12.2    10    17     168    (-,-) 
  g165910/ZN         -       B1->ZN R     AOI21_X2       2  5.4    26    32     200    (-,-) 
  g189922/ZN         -       B1->ZN F     OAI21_X1       1  1.8    11    18     218    (-,-) 
  g162925/ZN         -       A1->ZN R     NAND2_X1       1  1.9    10    16     234    (-,-) 
  g161768/ZN         -       A->ZN  F     OAI211_X1      1  1.4    14    26     259    (-,-) 
  alu_out_q_reg[3]/D -       -      F     DFF_X1         1    -     -     0     259    (-,-) 
#--------------------------------------------------------------------------------------------



Path 1355: VIOLATED (-50 ps) Setup Check with Pin count_cycle_reg[16]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[16]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     262                  
             Slack:=     -50                  

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  count_cycle_reg[3]/CK    -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[3]/Q     -       CK->Q  R     DFF_X1         4  6.7    18    96      96    (-,-) 
  inc_add_1428_40_g1197/ZN -       A2->ZN R     AND2_X2        1  6.3    12    37     133    (-,-) 
  inc_add_1428_40_g1154/ZN -       A1->ZN F     NAND2_X4       2  9.7     8    15     148    (-,-) 
  inc_add_1428_40_g1116/ZN -       A2->ZN R     NOR2_X4        1  6.5    15    27     175    (-,-) 
  inc_add_1428_40_g1036/ZN -       A2->ZN F     NAND2_X4       3 18.7    12    22     197    (-,-) 
  inc_add_1428_40_g1035/ZN -       A->ZN  R     INV_X8        19 33.9    13    22     219    (-,-) 
  inc_add_1428_40_g992/ZN  -       B1->ZN F     OAI22_X1       1  1.8    11    20     239    (-,-) 
  g166135/ZN               -       A1->ZN R     NAND2_X1       1  2.0    10    16     255    (-,-) 
  g165975/ZN               -       A->ZN  F     INV_X1         1  1.4     4     7     262    (-,-) 
  count_cycle_reg[16]/D    -       -      F     DFF_X1         1    -     -     0     262    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 1356: VIOLATED (-50 ps) Setup Check with Pin latched_is_lu_reg/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (R) latched_is_lu_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     266                  
             Slack:=     -50                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  mem_valid_reg/CK    -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q     -       CK->Q  R     DFF_X1         3  7.5    20    97      97    (-,-) 
  g177623/ZN          -       A1->ZN F     NAND2_X4       1 11.1    10    18     116    (-,-) 
  g173154/ZN          -       A->ZN  R     INV_X8        10 29.8    12    20     136    (-,-) 
  g179077/ZN          -       A1->ZN F     NAND3_X2       2  6.3    14    23     159    (-,-) 
  g192487/ZN          -       A1->ZN R     NAND3_X2       4 14.7    25    33     191    (-,-) 
  g182652/ZN          -       A1->ZN F     NAND2_X4       4 10.6    11    19     210    (-,-) 
  g182655/ZN          -       A1->ZN R     NAND2_X2       1  3.4    10    16     226    (-,-) 
  g161718/ZN          -       A1->ZN F     NAND2_X2       3  5.2     9    15     241    (-,-) 
  g161228/ZN          -       B1->ZN R     OAI21_X1       1  1.4    17    25     266    (-,-) 
  latched_is_lu_reg/D -       -      R     DFF_X1         1    -     -     0     266    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1357: VIOLATED (-50 ps) Setup Check with Pin latched_is_lh_reg/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (R) latched_is_lh_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     266                  
             Slack:=     -50                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  mem_valid_reg/CK    -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q     -       CK->Q  R     DFF_X1         3  7.5    20    97      97    (-,-) 
  g177623/ZN          -       A1->ZN F     NAND2_X4       1 11.1    10    18     116    (-,-) 
  g173154/ZN          -       A->ZN  R     INV_X8        10 29.8    12    20     136    (-,-) 
  g179077/ZN          -       A1->ZN F     NAND3_X2       2  6.3    14    23     159    (-,-) 
  g192487/ZN          -       A1->ZN R     NAND3_X2       4 14.7    25    33     191    (-,-) 
  g182652/ZN          -       A1->ZN F     NAND2_X4       4 10.6    11    19     210    (-,-) 
  g182655/ZN          -       A1->ZN R     NAND2_X2       1  3.4    10    16     226    (-,-) 
  g161718/ZN          -       A1->ZN F     NAND2_X2       3  5.2     9    15     241    (-,-) 
  g161227/ZN          -       B1->ZN R     OAI21_X1       1  1.4    17    25     266    (-,-) 
  latched_is_lh_reg/D -       -      R     DFF_X1         1    -     -     0     266    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1358: VIOLATED (-50 ps) Setup Check with Pin latched_is_lb_reg/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (R) latched_is_lb_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     266                  
             Slack:=     -50                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  mem_valid_reg/CK    -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q     -       CK->Q  R     DFF_X1         3  7.5    20    97      97    (-,-) 
  g177623/ZN          -       A1->ZN F     NAND2_X4       1 11.1    10    18     116    (-,-) 
  g173154/ZN          -       A->ZN  R     INV_X8        10 29.8    12    20     136    (-,-) 
  g179077/ZN          -       A1->ZN F     NAND3_X2       2  6.3    14    23     159    (-,-) 
  g192487/ZN          -       A1->ZN R     NAND3_X2       4 14.7    25    33     191    (-,-) 
  g182652/ZN          -       A1->ZN F     NAND2_X4       4 10.6    11    19     210    (-,-) 
  g182655/ZN          -       A1->ZN R     NAND2_X2       1  3.4    10    16     226    (-,-) 
  g161718/ZN          -       A1->ZN F     NAND2_X2       3  5.2     9    15     241    (-,-) 
  g161246/ZN          -       B1->ZN R     OAI21_X1       1  1.4    17    25     266    (-,-) 
  latched_is_lb_reg/D -       -      R     DFF_X1         1    -     -     0     266    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1359: VIOLATED (-49 ps) Setup Check with Pin count_cycle_reg[12]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      31                  
     Required Time:=     219                  
      Launch Clock:-       0                  
         Data Path:-     268                  
             Slack:=     -49                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/Q       -       CK->Q  R     DFF_X1         2  5.7    16    94      94    (-,-) 
  inc_add_1428_40_g186999/ZN -       A2->ZN R     AND2_X4        6 14.4    12    37     131    (-,-) 
  inc_add_1428_40_g2/ZN      -       A1->ZN R     AND2_X2        1  3.4     8    31     162    (-,-) 
  g174955/ZN                 -       A1->ZN F     NAND2_X2       2  8.3    11    18     180    (-,-) 
  inc_add_1428_40_g1039/ZN   -       A->ZN  R     INV_X4        11 18.9    14    22     201    (-,-) 
  g174933/ZN                 -       A1->ZN F     NAND2_X1       1  1.8     8    14     215    (-,-) 
  g174932/ZN                 -       A->ZN  R     OAI211_X1      1  2.0    22    22     237    (-,-) 
  g168481/ZN                 -       A1->ZN R     AND2_X2        1  1.4     7    31     268    (-,-) 
  count_cycle_reg[12]/D      -       -      R     DFF_X1         1    -     -     0     268    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1360: VIOLATED (-47 ps) Setup Check with Pin count_instr_reg[12]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     256                  
             Slack:=     -47                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[1]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[1]/Q       -       CK->Q  R     DFF_X1         2  4.7    14    92      92    (-,-) 
  inc_add_1559_34_g194411/ZN -       A1->ZN R     AND2_X4        5 11.9    11    34     126    (-,-) 
  inc_add_1559_34_g194414/ZN -       A1->ZN R     AND2_X2        1  6.5    12    34     160    (-,-) 
  inc_add_1559_34_g173815/ZN -       A2->ZN F     NAND2_X4       2  8.3     7    15     176    (-,-) 
  inc_add_1559_34_g173814/ZN -       A->ZN  R     INV_X4         8 14.3    11    17     193    (-,-) 
  g175204/ZN                 -       B1->ZN F     AOI21_X1       1  1.8     8    14     207    (-,-) 
  g175203/ZN                 -       A->ZN  R     INV_X1         1  1.9     8    13     220    (-,-) 
  g175202/ZN                 -       A1->ZN F     NAND2_X1       1  1.8     7    12     232    (-,-) 
  g167476/ZN                 -       A->ZN  R     INV_X1         1  2.0     7    12     244    (-,-) 
  g164749/ZN                 -       B1->ZN F     OAI21_X1       1  1.4     9    12     256    (-,-) 
  count_instr_reg[12]/D      -       -      F     DFF_X1         1    -     -     0     256    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1361: VIOLATED (-46 ps) Setup Check with Pin mem_do_wdata_reg/CK->D
          Group: clk
     Startpoint: (R) mem_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) mem_do_wdata_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     262                  
             Slack:=     -46                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  mem_state_reg[0]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_state_reg[0]/Q  -       CK->Q  F     DFF_X1         4  7.5    12    88      88    (-,-) 
  g177675/ZN          -       A->ZN  R     INV_X2         1  6.3    10    18     106    (-,-) 
  g82019__174046/ZN   -       A1->ZN F     NAND2_X4       3 12.4     9    16     122    (-,-) 
  g179077/ZN          -       A2->ZN R     NAND3_X2       2  6.6    16    23     145    (-,-) 
  g189418/ZN          -       A1->ZN F     NAND2_X2       2  9.1    12    22     166    (-,-) 
  g180063/ZN          -       A1->ZN R     NAND2_X2       1  6.6    13    20     186    (-,-) 
  g187813/ZN          -       A->ZN  F     INV_X4         4  9.5     6    10     196    (-,-) 
  g180061/ZN          -       A1->ZN R     NOR2_X2        3  7.3    24    32     228    (-,-) 
  g161730/ZN          -       A->ZN  F     INV_X2         2  3.5     7    10     238    (-,-) 
  g192492/ZN          -       B1->ZN R     OAI21_X1       1  1.4    17    24     262    (-,-) 
  mem_do_wdata_reg/D  -       -      R     DFF_X1         1    -     -     0     262    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1362: VIOLATED (-46 ps) Setup Check with Pin mem_do_rdata_reg/CK->D
          Group: clk
     Startpoint: (R) mem_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) mem_do_rdata_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     262                  
             Slack:=     -46                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  mem_state_reg[0]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_state_reg[0]/Q  -       CK->Q  F     DFF_X1         4  7.5    12    88      88    (-,-) 
  g177675/ZN          -       A->ZN  R     INV_X2         1  6.3    10    18     106    (-,-) 
  g82019__174046/ZN   -       A1->ZN F     NAND2_X4       3 12.4     9    16     122    (-,-) 
  g179077/ZN          -       A2->ZN R     NAND3_X2       2  6.6    16    23     145    (-,-) 
  g189418/ZN          -       A1->ZN F     NAND2_X2       2  9.1    12    22     166    (-,-) 
  g180063/ZN          -       A1->ZN R     NAND2_X2       1  6.6    13    20     186    (-,-) 
  g187813/ZN          -       A->ZN  F     INV_X4         4  9.5     6    10     196    (-,-) 
  g180061/ZN          -       A1->ZN R     NOR2_X2        3  7.3    24    32     228    (-,-) 
  g161730/ZN          -       A->ZN  F     INV_X2         2  3.5     7    10     238    (-,-) 
  g182656/ZN          -       B1->ZN R     OAI21_X1       1  1.4    17    24     262    (-,-) 
  mem_do_rdata_reg/D  -       -      R     DFF_X1         1    -     -     0     262    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1363: VIOLATED (-46 ps) Setup Check with Pin decoded_imm_reg[12]/CK->D
          Group: clk
     Startpoint: (R) decoder_pseudo_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (F) decoded_imm_reg[12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     256                  
             Slack:=     -46                  

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  decoder_pseudo_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_pseudo_trigger_reg/Q  -       CK->Q  R     DFF_X1         1  3.6    12    89      89    (-,-) 
  g82417/ZN                     -       A->ZN  F     INV_X2         1  6.0     6    10     100    (-,-) 
  g82000__186577/ZN             -       A1->ZN R     NAND2_X4       2 26.6    20    25     125    (-,-) 
  g190157/ZN                    -       A->ZN  F     INV_X16       25 86.3    10    17     142    (-,-) 
  g186582/ZN                    -       A1->ZN R     NAND2_X4       6 16.0    15    21     163    (-,-) 
  g190158/ZN                    -       A1->ZN F     NAND3_X4       2  7.7    12    20     183    (-,-) 
  g15/ZN                        -       A->ZN  R     INV_X4         4 14.8    12    20     203    (-,-) 
  g187169/ZN                    -       A1->ZN F     NAND2_X4       2  9.1     8    15     217    (-,-) 
  g195230/ZN                    -       A1->ZN R     NAND2_X4      12 23.1    18    24     241    (-,-) 
  g187620/ZN                    -       A2->ZN F     NAND2_X1       1  1.4     7    15     256    (-,-) 
  decoded_imm_reg[12]/D         -       -      F     DFF_X1         1    -     -     0     256    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 1364: VIOLATED (-46 ps) Setup Check with Pin decoded_imm_reg[18]/CK->D
          Group: clk
     Startpoint: (R) decoder_pseudo_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (F) decoded_imm_reg[18]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     256                  
             Slack:=     -46                  

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  decoder_pseudo_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_pseudo_trigger_reg/Q  -       CK->Q  R     DFF_X1         1  3.6    12    89      89    (-,-) 
  g82417/ZN                     -       A->ZN  F     INV_X2         1  6.0     6    10     100    (-,-) 
  g82000__186577/ZN             -       A1->ZN R     NAND2_X4       2 26.6    20    25     125    (-,-) 
  g190157/ZN                    -       A->ZN  F     INV_X16       25 86.3    10    17     142    (-,-) 
  g186582/ZN                    -       A1->ZN R     NAND2_X4       6 16.0    15    21     163    (-,-) 
  g190158/ZN                    -       A1->ZN F     NAND3_X4       2  7.7    12    20     183    (-,-) 
  g15/ZN                        -       A->ZN  R     INV_X4         4 14.8    12    20     203    (-,-) 
  g187169/ZN                    -       A1->ZN F     NAND2_X4       2  9.1     8    15     217    (-,-) 
  g195230/ZN                    -       A1->ZN R     NAND2_X4      12 23.1    18    24     241    (-,-) 
  g179214/ZN                    -       A1->ZN F     NAND2_X1       1  1.4     8    14     256    (-,-) 
  decoded_imm_reg[18]/D         -       -      F     DFF_X1         1    -     -     0     256    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 1365: VIOLATED (-46 ps) Setup Check with Pin decoded_imm_reg[17]/CK->D
          Group: clk
     Startpoint: (R) decoder_pseudo_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (F) decoded_imm_reg[17]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     256                  
             Slack:=     -46                  

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  decoder_pseudo_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_pseudo_trigger_reg/Q  -       CK->Q  R     DFF_X1         1  3.6    12    89      89    (-,-) 
  g82417/ZN                     -       A->ZN  F     INV_X2         1  6.0     6    10     100    (-,-) 
  g82000__186577/ZN             -       A1->ZN R     NAND2_X4       2 26.6    20    25     125    (-,-) 
  g190157/ZN                    -       A->ZN  F     INV_X16       25 86.3    10    17     142    (-,-) 
  g186582/ZN                    -       A1->ZN R     NAND2_X4       6 16.0    15    21     163    (-,-) 
  g190158/ZN                    -       A1->ZN F     NAND3_X4       2  7.7    12    20     183    (-,-) 
  g15/ZN                        -       A->ZN  R     INV_X4         4 14.8    12    20     203    (-,-) 
  g187169/ZN                    -       A1->ZN F     NAND2_X4       2  9.1     8    15     217    (-,-) 
  g195230/ZN                    -       A1->ZN R     NAND2_X4      12 23.1    18    24     241    (-,-) 
  g179212/ZN                    -       A1->ZN F     NAND2_X1       1  1.4     8    14     256    (-,-) 
  decoded_imm_reg[17]/D         -       -      F     DFF_X1         1    -     -     0     256    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 1366: VIOLATED (-45 ps) Setup Check with Pin alu_out_q_reg[2]/CK->D
          Group: clk
     Startpoint: (R) reg_op2_reg[2]/CK
          Clock: (R) clk
       Endpoint: (F) alu_out_q_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     253                  
             Slack:=     -45                  

#--------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  reg_op2_reg[2]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_op2_reg[2]/Q   -       CK->Q  F     DFFR_X1        3  6.6    12    92      92    (-,-) 
  g82567__180006/ZN  -       A1->ZN F     OR2_X2         2  7.1    11    48     140    (-,-) 
  g166195/ZN         -       A1->ZN F     AND2_X1        2  3.6     8    33     173    (-,-) 
  g166006/ZN         -       A->ZN  R     INV_X1         2  4.0    12    18     191    (-,-) 
  g189918/ZN         -       A1->ZN F     NOR3_X1        1  1.7     9    10     201    (-,-) 
  g164678/ZN         -       A1->ZN R     NOR2_X1        1  1.9    16    24     225    (-,-) 
  g162740/ZN         -       A->ZN  F     OAI211_X1      1  1.4    13    28     253    (-,-) 
  alu_out_q_reg[2]/D -       -      F     DFF_X1         1    -     -     0     253    (-,-) 
#--------------------------------------------------------------------------------------------



Path 1367: VIOLATED (-44 ps) Setup Check with Pin mem_do_prefetch_reg/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (F) mem_do_prefetch_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     255                  
             Slack:=     -44                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  mem_valid_reg/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q       -       CK->Q  R     DFF_X1         3  7.5    20    97      97    (-,-) 
  g177623/ZN            -       A1->ZN F     NAND2_X4       1 11.1    10    18     116    (-,-) 
  g173154/ZN            -       A->ZN  R     INV_X8        10 29.8    12    20     136    (-,-) 
  g179077/ZN            -       A1->ZN F     NAND3_X2       2  6.3    14    23     159    (-,-) 
  g189418/ZN            -       A1->ZN R     NAND2_X2       2  9.6    16    25     184    (-,-) 
  g180063/ZN            -       A1->ZN F     NAND2_X2       1  6.0    10    18     202    (-,-) 
  g187813/ZN            -       A->ZN  R     INV_X4         4 10.5     9    16     218    (-,-) 
  g180061/ZN            -       A1->ZN F     NOR2_X2        3  6.6     7    11     229    (-,-) 
  g161700/ZN            -       A1->ZN R     NAND2_X1       1  1.9    10    14     243    (-,-) 
  g161296/ZN            -       A1->ZN F     NAND2_X1       1  1.4     7    12     255    (-,-) 
  mem_do_prefetch_reg/D -       -      F     DFF_X1         1    -     -     0     255    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1368: VIOLATED (-44 ps) Setup Check with Pin mem_addr_reg[30]/CK->SE
          Group: clk
     Startpoint: (R) mem_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[30]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      84                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     210                  
             Slack:=     -44                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  mem_state_reg[0]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_state_reg[0]/Q  -       CK->Q  R     DFF_X1         4  8.3    22    99      99    (-,-) 
  g177675/ZN          -       A->ZN  F     INV_X2         1  6.0     8    12     112    (-,-) 
  g82019__174046/ZN   -       A1->ZN R     NAND2_X4       3 13.6    13    18     130    (-,-) 
  g189053/ZN          -       A->ZN  F     INV_X4         3 17.8     8    13     143    (-,-) 
  g192611/ZN          -       A1->ZN R     NAND2_X4       8 22.2    18    23     166    (-,-) 
  g189057_dup/ZN      -       A1->ZN F     NAND2_X4       1 11.1    10    18     184    (-,-) 
  fopt192615/ZN       -       A->ZN  R     INV_X8        25 50.3    17    26     210    (-,-) 
  mem_addr_reg[30]/SE -       -      R     SDFFR_X2      25    -     -     0     210    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1369: VIOLATED (-44 ps) Setup Check with Pin mem_addr_reg[28]/CK->SE
          Group: clk
     Startpoint: (R) mem_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[28]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      84                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     210                  
             Slack:=     -44                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  mem_state_reg[0]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_state_reg[0]/Q  -       CK->Q  R     DFF_X1         4  8.3    22    99      99    (-,-) 
  g177675/ZN          -       A->ZN  F     INV_X2         1  6.0     8    12     112    (-,-) 
  g82019__174046/ZN   -       A1->ZN R     NAND2_X4       3 13.6    13    18     130    (-,-) 
  g189053/ZN          -       A->ZN  F     INV_X4         3 17.8     8    13     143    (-,-) 
  g192611/ZN          -       A1->ZN R     NAND2_X4       8 22.2    18    23     166    (-,-) 
  g189057_dup/ZN      -       A1->ZN F     NAND2_X4       1 11.1    10    18     184    (-,-) 
  fopt192615/ZN       -       A->ZN  R     INV_X8        25 50.3    17    26     210    (-,-) 
  mem_addr_reg[28]/SE -       -      R     SDFFR_X2      25    -     -     0     210    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1370: VIOLATED (-44 ps) Setup Check with Pin mem_addr_reg[27]/CK->SE
          Group: clk
     Startpoint: (R) mem_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[27]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      84                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     210                  
             Slack:=     -44                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  mem_state_reg[0]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_state_reg[0]/Q  -       CK->Q  R     DFF_X1         4  8.3    22    99      99    (-,-) 
  g177675/ZN          -       A->ZN  F     INV_X2         1  6.0     8    12     112    (-,-) 
  g82019__174046/ZN   -       A1->ZN R     NAND2_X4       3 13.6    13    18     130    (-,-) 
  g189053/ZN          -       A->ZN  F     INV_X4         3 17.8     8    13     143    (-,-) 
  g192611/ZN          -       A1->ZN R     NAND2_X4       8 22.2    18    23     166    (-,-) 
  g189057_dup/ZN      -       A1->ZN F     NAND2_X4       1 11.1    10    18     184    (-,-) 
  fopt192615/ZN       -       A->ZN  R     INV_X8        25 50.3    17    26     210    (-,-) 
  mem_addr_reg[27]/SE -       -      R     SDFFR_X2      25    -     -     0     210    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1371: VIOLATED (-44 ps) Setup Check with Pin mem_addr_reg[25]/CK->SE
          Group: clk
     Startpoint: (R) mem_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[25]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      84                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     210                  
             Slack:=     -44                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  mem_state_reg[0]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_state_reg[0]/Q  -       CK->Q  R     DFF_X1         4  8.3    22    99      99    (-,-) 
  g177675/ZN          -       A->ZN  F     INV_X2         1  6.0     8    12     112    (-,-) 
  g82019__174046/ZN   -       A1->ZN R     NAND2_X4       3 13.6    13    18     130    (-,-) 
  g189053/ZN          -       A->ZN  F     INV_X4         3 17.8     8    13     143    (-,-) 
  g192611/ZN          -       A1->ZN R     NAND2_X4       8 22.2    18    23     166    (-,-) 
  g189057_dup/ZN      -       A1->ZN F     NAND2_X4       1 11.1    10    18     184    (-,-) 
  fopt192615/ZN       -       A->ZN  R     INV_X8        25 50.3    17    26     210    (-,-) 
  mem_addr_reg[25]/SE -       -      R     SDFFR_X2      25    -     -     0     210    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1372: VIOLATED (-44 ps) Setup Check with Pin mem_addr_reg[24]/CK->SE
          Group: clk
     Startpoint: (R) mem_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[24]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      84                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     210                  
             Slack:=     -44                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  mem_state_reg[0]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_state_reg[0]/Q  -       CK->Q  R     DFF_X1         4  8.3    22    99      99    (-,-) 
  g177675/ZN          -       A->ZN  F     INV_X2         1  6.0     8    12     112    (-,-) 
  g82019__174046/ZN   -       A1->ZN R     NAND2_X4       3 13.6    13    18     130    (-,-) 
  g189053/ZN          -       A->ZN  F     INV_X4         3 17.8     8    13     143    (-,-) 
  g192611/ZN          -       A1->ZN R     NAND2_X4       8 22.2    18    23     166    (-,-) 
  g189057_dup/ZN      -       A1->ZN F     NAND2_X4       1 11.1    10    18     184    (-,-) 
  fopt192615/ZN       -       A->ZN  R     INV_X8        25 50.3    17    26     210    (-,-) 
  mem_addr_reg[24]/SE -       -      R     SDFFR_X2      25    -     -     0     210    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1373: VIOLATED (-44 ps) Setup Check with Pin mem_addr_reg[22]/CK->SE
          Group: clk
     Startpoint: (R) mem_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[22]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      84                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     210                  
             Slack:=     -44                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  mem_state_reg[0]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_state_reg[0]/Q  -       CK->Q  R     DFF_X1         4  8.3    22    99      99    (-,-) 
  g177675/ZN          -       A->ZN  F     INV_X2         1  6.0     8    12     112    (-,-) 
  g82019__174046/ZN   -       A1->ZN R     NAND2_X4       3 13.6    13    18     130    (-,-) 
  g189053/ZN          -       A->ZN  F     INV_X4         3 17.8     8    13     143    (-,-) 
  g192611/ZN          -       A1->ZN R     NAND2_X4       8 22.2    18    23     166    (-,-) 
  g189057_dup/ZN      -       A1->ZN F     NAND2_X4       1 11.1    10    18     184    (-,-) 
  fopt192615/ZN       -       A->ZN  R     INV_X8        25 50.3    17    26     210    (-,-) 
  mem_addr_reg[22]/SE -       -      R     SDFFR_X2      25    -     -     0     210    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1374: VIOLATED (-44 ps) Setup Check with Pin mem_addr_reg[21]/CK->SE
          Group: clk
     Startpoint: (R) mem_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[21]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      84                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     210                  
             Slack:=     -44                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  mem_state_reg[0]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_state_reg[0]/Q  -       CK->Q  R     DFF_X1         4  8.3    22    99      99    (-,-) 
  g177675/ZN          -       A->ZN  F     INV_X2         1  6.0     8    12     112    (-,-) 
  g82019__174046/ZN   -       A1->ZN R     NAND2_X4       3 13.6    13    18     130    (-,-) 
  g189053/ZN          -       A->ZN  F     INV_X4         3 17.8     8    13     143    (-,-) 
  g192611/ZN          -       A1->ZN R     NAND2_X4       8 22.2    18    23     166    (-,-) 
  g189057_dup/ZN      -       A1->ZN F     NAND2_X4       1 11.1    10    18     184    (-,-) 
  fopt192615/ZN       -       A->ZN  R     INV_X8        25 50.3    17    26     210    (-,-) 
  mem_addr_reg[21]/SE -       -      R     SDFFR_X2      25    -     -     0     210    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1375: VIOLATED (-44 ps) Setup Check with Pin mem_addr_reg[20]/CK->SE
          Group: clk
     Startpoint: (R) mem_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[20]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      84                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     210                  
             Slack:=     -44                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  mem_state_reg[0]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_state_reg[0]/Q  -       CK->Q  R     DFF_X1         4  8.3    22    99      99    (-,-) 
  g177675/ZN          -       A->ZN  F     INV_X2         1  6.0     8    12     112    (-,-) 
  g82019__174046/ZN   -       A1->ZN R     NAND2_X4       3 13.6    13    18     130    (-,-) 
  g189053/ZN          -       A->ZN  F     INV_X4         3 17.8     8    13     143    (-,-) 
  g192611/ZN          -       A1->ZN R     NAND2_X4       8 22.2    18    23     166    (-,-) 
  g189057_dup/ZN      -       A1->ZN F     NAND2_X4       1 11.1    10    18     184    (-,-) 
  fopt192615/ZN       -       A->ZN  R     INV_X8        25 50.3    17    26     210    (-,-) 
  mem_addr_reg[20]/SE -       -      R     SDFFR_X2      25    -     -     0     210    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1376: VIOLATED (-44 ps) Setup Check with Pin mem_addr_reg[19]/CK->SE
          Group: clk
     Startpoint: (R) mem_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[19]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      84                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     210                  
             Slack:=     -44                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  mem_state_reg[0]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_state_reg[0]/Q  -       CK->Q  R     DFF_X1         4  8.3    22    99      99    (-,-) 
  g177675/ZN          -       A->ZN  F     INV_X2         1  6.0     8    12     112    (-,-) 
  g82019__174046/ZN   -       A1->ZN R     NAND2_X4       3 13.6    13    18     130    (-,-) 
  g189053/ZN          -       A->ZN  F     INV_X4         3 17.8     8    13     143    (-,-) 
  g192611/ZN          -       A1->ZN R     NAND2_X4       8 22.2    18    23     166    (-,-) 
  g189057_dup/ZN      -       A1->ZN F     NAND2_X4       1 11.1    10    18     184    (-,-) 
  fopt192615/ZN       -       A->ZN  R     INV_X8        25 50.3    17    26     210    (-,-) 
  mem_addr_reg[19]/SE -       -      R     SDFFR_X2      25    -     -     0     210    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1377: VIOLATED (-44 ps) Setup Check with Pin mem_addr_reg[18]/CK->SE
          Group: clk
     Startpoint: (R) mem_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[18]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      84                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     210                  
             Slack:=     -44                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  mem_state_reg[0]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_state_reg[0]/Q  -       CK->Q  R     DFF_X1         4  8.3    22    99      99    (-,-) 
  g177675/ZN          -       A->ZN  F     INV_X2         1  6.0     8    12     112    (-,-) 
  g82019__174046/ZN   -       A1->ZN R     NAND2_X4       3 13.6    13    18     130    (-,-) 
  g189053/ZN          -       A->ZN  F     INV_X4         3 17.8     8    13     143    (-,-) 
  g192611/ZN          -       A1->ZN R     NAND2_X4       8 22.2    18    23     166    (-,-) 
  g189057_dup/ZN      -       A1->ZN F     NAND2_X4       1 11.1    10    18     184    (-,-) 
  fopt192615/ZN       -       A->ZN  R     INV_X8        25 50.3    17    26     210    (-,-) 
  mem_addr_reg[18]/SE -       -      R     SDFFR_X2      25    -     -     0     210    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1378: VIOLATED (-44 ps) Setup Check with Pin mem_addr_reg[17]/CK->SE
          Group: clk
     Startpoint: (R) mem_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[17]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      84                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     210                  
             Slack:=     -44                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  mem_state_reg[0]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_state_reg[0]/Q  -       CK->Q  R     DFF_X1         4  8.3    22    99      99    (-,-) 
  g177675/ZN          -       A->ZN  F     INV_X2         1  6.0     8    12     112    (-,-) 
  g82019__174046/ZN   -       A1->ZN R     NAND2_X4       3 13.6    13    18     130    (-,-) 
  g189053/ZN          -       A->ZN  F     INV_X4         3 17.8     8    13     143    (-,-) 
  g192611/ZN          -       A1->ZN R     NAND2_X4       8 22.2    18    23     166    (-,-) 
  g189057_dup/ZN      -       A1->ZN F     NAND2_X4       1 11.1    10    18     184    (-,-) 
  fopt192615/ZN       -       A->ZN  R     INV_X8        25 50.3    17    26     210    (-,-) 
  mem_addr_reg[17]/SE -       -      R     SDFFR_X2      25    -     -     0     210    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1379: VIOLATED (-44 ps) Setup Check with Pin mem_addr_reg[15]/CK->SE
          Group: clk
     Startpoint: (R) mem_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[15]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      84                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     210                  
             Slack:=     -44                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  mem_state_reg[0]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_state_reg[0]/Q  -       CK->Q  R     DFF_X1         4  8.3    22    99      99    (-,-) 
  g177675/ZN          -       A->ZN  F     INV_X2         1  6.0     8    12     112    (-,-) 
  g82019__174046/ZN   -       A1->ZN R     NAND2_X4       3 13.6    13    18     130    (-,-) 
  g189053/ZN          -       A->ZN  F     INV_X4         3 17.8     8    13     143    (-,-) 
  g192611/ZN          -       A1->ZN R     NAND2_X4       8 22.2    18    23     166    (-,-) 
  g189057_dup/ZN      -       A1->ZN F     NAND2_X4       1 11.1    10    18     184    (-,-) 
  fopt192615/ZN       -       A->ZN  R     INV_X8        25 50.3    17    26     210    (-,-) 
  mem_addr_reg[15]/SE -       -      R     SDFFR_X2      25    -     -     0     210    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1380: VIOLATED (-44 ps) Setup Check with Pin mem_addr_reg[14]/CK->SE
          Group: clk
     Startpoint: (R) mem_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[14]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      84                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     210                  
             Slack:=     -44                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  mem_state_reg[0]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_state_reg[0]/Q  -       CK->Q  R     DFF_X1         4  8.3    22    99      99    (-,-) 
  g177675/ZN          -       A->ZN  F     INV_X2         1  6.0     8    12     112    (-,-) 
  g82019__174046/ZN   -       A1->ZN R     NAND2_X4       3 13.6    13    18     130    (-,-) 
  g189053/ZN          -       A->ZN  F     INV_X4         3 17.8     8    13     143    (-,-) 
  g192611/ZN          -       A1->ZN R     NAND2_X4       8 22.2    18    23     166    (-,-) 
  g189057_dup/ZN      -       A1->ZN F     NAND2_X4       1 11.1    10    18     184    (-,-) 
  fopt192615/ZN       -       A->ZN  R     INV_X8        25 50.3    17    26     210    (-,-) 
  mem_addr_reg[14]/SE -       -      R     SDFFR_X2      25    -     -     0     210    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1381: VIOLATED (-44 ps) Setup Check with Pin mem_addr_reg[13]/CK->SE
          Group: clk
     Startpoint: (R) mem_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[13]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      84                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     210                  
             Slack:=     -44                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  mem_state_reg[0]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_state_reg[0]/Q  -       CK->Q  R     DFF_X1         4  8.3    22    99      99    (-,-) 
  g177675/ZN          -       A->ZN  F     INV_X2         1  6.0     8    12     112    (-,-) 
  g82019__174046/ZN   -       A1->ZN R     NAND2_X4       3 13.6    13    18     130    (-,-) 
  g189053/ZN          -       A->ZN  F     INV_X4         3 17.8     8    13     143    (-,-) 
  g192611/ZN          -       A1->ZN R     NAND2_X4       8 22.2    18    23     166    (-,-) 
  g189057_dup/ZN      -       A1->ZN F     NAND2_X4       1 11.1    10    18     184    (-,-) 
  fopt192615/ZN       -       A->ZN  R     INV_X8        25 50.3    17    26     210    (-,-) 
  mem_addr_reg[13]/SE -       -      R     SDFFR_X2      25    -     -     0     210    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1382: VIOLATED (-44 ps) Setup Check with Pin mem_addr_reg[12]/CK->SE
          Group: clk
     Startpoint: (R) mem_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[12]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      84                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     210                  
             Slack:=     -44                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  mem_state_reg[0]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_state_reg[0]/Q  -       CK->Q  R     DFF_X1         4  8.3    22    99      99    (-,-) 
  g177675/ZN          -       A->ZN  F     INV_X2         1  6.0     8    12     112    (-,-) 
  g82019__174046/ZN   -       A1->ZN R     NAND2_X4       3 13.6    13    18     130    (-,-) 
  g189053/ZN          -       A->ZN  F     INV_X4         3 17.8     8    13     143    (-,-) 
  g192611/ZN          -       A1->ZN R     NAND2_X4       8 22.2    18    23     166    (-,-) 
  g189057_dup/ZN      -       A1->ZN F     NAND2_X4       1 11.1    10    18     184    (-,-) 
  fopt192615/ZN       -       A->ZN  R     INV_X8        25 50.3    17    26     210    (-,-) 
  mem_addr_reg[12]/SE -       -      R     SDFFR_X2      25    -     -     0     210    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1383: VIOLATED (-44 ps) Setup Check with Pin mem_addr_reg[11]/CK->SE
          Group: clk
     Startpoint: (R) mem_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[11]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      84                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     210                  
             Slack:=     -44                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  mem_state_reg[0]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_state_reg[0]/Q  -       CK->Q  R     DFF_X1         4  8.3    22    99      99    (-,-) 
  g177675/ZN          -       A->ZN  F     INV_X2         1  6.0     8    12     112    (-,-) 
  g82019__174046/ZN   -       A1->ZN R     NAND2_X4       3 13.6    13    18     130    (-,-) 
  g189053/ZN          -       A->ZN  F     INV_X4         3 17.8     8    13     143    (-,-) 
  g192611/ZN          -       A1->ZN R     NAND2_X4       8 22.2    18    23     166    (-,-) 
  g189057_dup/ZN      -       A1->ZN F     NAND2_X4       1 11.1    10    18     184    (-,-) 
  fopt192615/ZN       -       A->ZN  R     INV_X8        25 50.3    17    26     210    (-,-) 
  mem_addr_reg[11]/SE -       -      R     SDFFR_X2      25    -     -     0     210    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1384: VIOLATED (-44 ps) Setup Check with Pin mem_addr_reg[10]/CK->SE
          Group: clk
     Startpoint: (R) mem_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[10]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      84                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     210                  
             Slack:=     -44                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  mem_state_reg[0]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_state_reg[0]/Q  -       CK->Q  R     DFF_X1         4  8.3    22    99      99    (-,-) 
  g177675/ZN          -       A->ZN  F     INV_X2         1  6.0     8    12     112    (-,-) 
  g82019__174046/ZN   -       A1->ZN R     NAND2_X4       3 13.6    13    18     130    (-,-) 
  g189053/ZN          -       A->ZN  F     INV_X4         3 17.8     8    13     143    (-,-) 
  g192611/ZN          -       A1->ZN R     NAND2_X4       8 22.2    18    23     166    (-,-) 
  g189057_dup/ZN      -       A1->ZN F     NAND2_X4       1 11.1    10    18     184    (-,-) 
  fopt192615/ZN       -       A->ZN  R     INV_X8        25 50.3    17    26     210    (-,-) 
  mem_addr_reg[10]/SE -       -      R     SDFFR_X2      25    -     -     0     210    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1385: VIOLATED (-44 ps) Setup Check with Pin mem_addr_reg[8]/CK->SE
          Group: clk
     Startpoint: (R) mem_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[8]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      84                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     210                  
             Slack:=     -44                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  mem_state_reg[0]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_state_reg[0]/Q  -       CK->Q  R     DFF_X1         4  8.3    22    99      99    (-,-) 
  g177675/ZN          -       A->ZN  F     INV_X2         1  6.0     8    12     112    (-,-) 
  g82019__174046/ZN   -       A1->ZN R     NAND2_X4       3 13.6    13    18     130    (-,-) 
  g189053/ZN          -       A->ZN  F     INV_X4         3 17.8     8    13     143    (-,-) 
  g192611/ZN          -       A1->ZN R     NAND2_X4       8 22.2    18    23     166    (-,-) 
  g189057_dup/ZN      -       A1->ZN F     NAND2_X4       1 11.1    10    18     184    (-,-) 
  fopt192615/ZN       -       A->ZN  R     INV_X8        25 50.3    17    26     210    (-,-) 
  mem_addr_reg[8]/SE  -       -      R     SDFFR_X2      25    -     -     0     210    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1386: VIOLATED (-44 ps) Setup Check with Pin mem_addr_reg[7]/CK->SE
          Group: clk
     Startpoint: (R) mem_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[7]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      84                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     210                  
             Slack:=     -44                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  mem_state_reg[0]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_state_reg[0]/Q  -       CK->Q  R     DFF_X1         4  8.3    22    99      99    (-,-) 
  g177675/ZN          -       A->ZN  F     INV_X2         1  6.0     8    12     112    (-,-) 
  g82019__174046/ZN   -       A1->ZN R     NAND2_X4       3 13.6    13    18     130    (-,-) 
  g189053/ZN          -       A->ZN  F     INV_X4         3 17.8     8    13     143    (-,-) 
  g192611/ZN          -       A1->ZN R     NAND2_X4       8 22.2    18    23     166    (-,-) 
  g189057_dup/ZN      -       A1->ZN F     NAND2_X4       1 11.1    10    18     184    (-,-) 
  fopt192615/ZN       -       A->ZN  R     INV_X8        25 50.3    17    26     210    (-,-) 
  mem_addr_reg[7]/SE  -       -      R     SDFFR_X2      25    -     -     0     210    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1387: VIOLATED (-44 ps) Setup Check with Pin mem_addr_reg[4]/CK->SE
          Group: clk
     Startpoint: (R) mem_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[4]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      84                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     210                  
             Slack:=     -44                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  mem_state_reg[0]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_state_reg[0]/Q  -       CK->Q  R     DFF_X1         4  8.3    22    99      99    (-,-) 
  g177675/ZN          -       A->ZN  F     INV_X2         1  6.0     8    12     112    (-,-) 
  g82019__174046/ZN   -       A1->ZN R     NAND2_X4       3 13.6    13    18     130    (-,-) 
  g189053/ZN          -       A->ZN  F     INV_X4         3 17.8     8    13     143    (-,-) 
  g192611/ZN          -       A1->ZN R     NAND2_X4       8 22.2    18    23     166    (-,-) 
  g189057_dup/ZN      -       A1->ZN F     NAND2_X4       1 11.1    10    18     184    (-,-) 
  fopt192615/ZN       -       A->ZN  R     INV_X8        25 50.3    17    26     210    (-,-) 
  mem_addr_reg[4]/SE  -       -      R     SDFFR_X2      25    -     -     0     210    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1388: VIOLATED (-44 ps) Setup Check with Pin mem_addr_reg[3]/CK->SE
          Group: clk
     Startpoint: (R) mem_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[3]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      84                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     210                  
             Slack:=     -44                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  mem_state_reg[0]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_state_reg[0]/Q  -       CK->Q  R     DFF_X1         4  8.3    22    99      99    (-,-) 
  g177675/ZN          -       A->ZN  F     INV_X2         1  6.0     8    12     112    (-,-) 
  g82019__174046/ZN   -       A1->ZN R     NAND2_X4       3 13.6    13    18     130    (-,-) 
  g189053/ZN          -       A->ZN  F     INV_X4         3 17.8     8    13     143    (-,-) 
  g192611/ZN          -       A1->ZN R     NAND2_X4       8 22.2    18    23     166    (-,-) 
  g189057_dup/ZN      -       A1->ZN F     NAND2_X4       1 11.1    10    18     184    (-,-) 
  fopt192615/ZN       -       A->ZN  R     INV_X8        25 50.3    17    26     210    (-,-) 
  mem_addr_reg[3]/SE  -       -      R     SDFFR_X2      25    -     -     0     210    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1389: VIOLATED (-44 ps) Setup Check with Pin mem_addr_reg[2]/CK->SE
          Group: clk
     Startpoint: (R) mem_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[2]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      84                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     210                  
             Slack:=     -44                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  mem_state_reg[0]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_state_reg[0]/Q  -       CK->Q  R     DFF_X1         4  8.3    22    99      99    (-,-) 
  g177675/ZN          -       A->ZN  F     INV_X2         1  6.0     8    12     112    (-,-) 
  g82019__174046/ZN   -       A1->ZN R     NAND2_X4       3 13.6    13    18     130    (-,-) 
  g189053/ZN          -       A->ZN  F     INV_X4         3 17.8     8    13     143    (-,-) 
  g192611/ZN          -       A1->ZN R     NAND2_X4       8 22.2    18    23     166    (-,-) 
  g189057_dup/ZN      -       A1->ZN F     NAND2_X4       1 11.1    10    18     184    (-,-) 
  fopt192615/ZN       -       A->ZN  R     INV_X8        25 50.3    17    26     210    (-,-) 
  mem_addr_reg[2]/SE  -       -      R     SDFFR_X2      25    -     -     0     210    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1390: VIOLATED (-44 ps) Setup Check with Pin instr_rdinstrh_reg/CK->D
          Group: clk
     Startpoint: (R) mem_rdata_q_reg[29]/CK
          Clock: (R) clk
       Endpoint: (R) instr_rdinstrh_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      32                  
     Required Time:=     218                  
      Launch Clock:-       0                  
         Data Path:-     262                  
             Slack:=     -44                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_rdata_q_reg[29]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_rdata_q_reg[29]/QN -       CK->QN R     SDFF_X1        2  5.6    17    96      96    (-,-) 
  g194427/ZN             -       A2->ZN R     AND2_X4        3 10.3    10    35     131    (-,-) 
  g194426/ZN             -       A1->ZN F     NAND3_X2       1  1.8    10    16     147    (-,-) 
  g91/ZN                 -       A->ZN  R     INV_X1         1  1.9     8    13     160    (-,-) 
  g193034/ZN             -       A1->ZN F     NAND3_X1       1  1.8    11    17     177    (-,-) 
  g193033/ZN             -       A->ZN  R     INV_X1         1  3.3    11    18     195    (-,-) 
  g83/ZN                 -       A1->ZN F     NAND3_X2       3  5.2    13    21     216    (-,-) 
  g180251/ZN             -       A->ZN  R     INV_X1         2  3.7    12    20     236    (-,-) 
  g175420/ZN             -       A1->ZN F     NAND2_X1       1  1.8     8    13     249    (-,-) 
  g175419/ZN             -       A1->ZN R     NAND2_X1       1  1.4     9    13     262    (-,-) 
  instr_rdinstrh_reg/D   -       -      R     DFF_X1         1    -     -     0     262    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1391: VIOLATED (-43 ps) Setup Check with Pin mem_wstrb_reg[1]/CK->D
          Group: clk
     Startpoint: (R) reg_op1_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) mem_wstrb_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     254                  
             Slack:=     -43                  

#--------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  reg_op1_reg[1]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_op1_reg[1]/Q   -       CK->Q  R     DFF_X1         1  3.6    12    89      89    (-,-) 
  fopt190061/ZN      -       A->ZN  F     INV_X2         2  7.7     7    12     101    (-,-) 
  fopt190062/ZN      -       A->ZN  R     INV_X4         4 14.9    11    17     118    (-,-) 
  fopt24/ZN          -       A->ZN  F     INV_X4         3  9.2     5     9     127    (-,-) 
  g174752/ZN         -       A->ZN  R     INV_X4         6 15.9    12    17     144    (-,-) 
  g189758/ZN         -       A1->ZN F     NOR2_X2        1  3.3     5     9     153    (-,-) 
  g81905__2391/ZN    -       A1->ZN F     AND2_X4        6 10.9     7    27     180    (-,-) 
  g81569__1857/ZN    -       A1->ZN F     OR2_X1         2  2.0    10    45     225    (-,-) 
  g162918/ZN         -       A2->ZN R     NAND2_X1       1  1.9    10    18     242    (-,-) 
  g162737/ZN         -       A1->ZN F     NAND2_X1       1  1.4     7    12     254    (-,-) 
  mem_wstrb_reg[1]/D -       -      F     DFF_X1         1    -     -     0     254    (-,-) 
#--------------------------------------------------------------------------------------------



Path 1392: VIOLATED (-43 ps) Setup Check with Pin instr_rdcycleh_reg/CK->D
          Group: clk
     Startpoint: (R) mem_rdata_q_reg[29]/CK
          Clock: (R) clk
       Endpoint: (R) instr_rdcycleh_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      31                  
     Required Time:=     219                  
      Launch Clock:-       0                  
         Data Path:-     262                  
             Slack:=     -43                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_rdata_q_reg[29]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_rdata_q_reg[29]/QN -       CK->QN R     SDFF_X1        2  5.6    17    96      96    (-,-) 
  g194427/ZN             -       A2->ZN R     AND2_X4        3 10.3    10    35     131    (-,-) 
  g194426/ZN             -       A1->ZN F     NAND3_X2       1  1.8    10    16     147    (-,-) 
  g91/ZN                 -       A->ZN  R     INV_X1         1  1.9     8    13     160    (-,-) 
  g193034/ZN             -       A1->ZN F     NAND3_X1       1  1.8    11    17     177    (-,-) 
  g193033/ZN             -       A->ZN  R     INV_X1         1  3.3    11    18     195    (-,-) 
  g83/ZN                 -       A1->ZN F     NAND3_X2       3  5.2    13    21     216    (-,-) 
  g180251/ZN             -       A->ZN  R     INV_X1         2  3.7    12    20     236    (-,-) 
  g180254/ZN             -       A1->ZN F     NAND2_X1       1  1.8     8    13     249    (-,-) 
  g180253/ZN             -       A1->ZN R     NAND2_X1       1  1.4     9    13     262    (-,-) 
  instr_rdcycleh_reg/D   -       -      R     DFF_X2         1    -     -     0     262    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1393: VIOLATED (-43 ps) Setup Check with Pin reg_pc_reg[27]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[27]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      33                  
     Required Time:=     217                  
      Launch Clock:-       0                  
         Data Path:-     260                  
             Slack:=     -43                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  4.4    14    91      91    (-,-) 
  g171853/ZN           -       A1->ZN F     NAND2_X2       1  6.0    10    17     108    (-,-) 
  fopt171852/ZN        -       A->ZN  R     INV_X4         3 17.5    13    20     128    (-,-) 
  g179723/ZN           -       A->ZN  F     INV_X8        22 51.8     9    17     145    (-,-) 
  g180093/Z            -       A->Z   F     BUF_X2         4  8.2     8    30     175    (-,-) 
  g31/ZN               -       A->ZN  R     INV_X1         1  3.4    10    16     191    (-,-) 
  g190525/ZN           -       A1->ZN F     NAND2_X2       2  3.6     7    13     205    (-,-) 
  g195668/ZN           -       A1->ZN R     NAND2_X1       2  5.3    18    22     227    (-,-) 
  fopt175430/ZN        -       A->ZN  F     INV_X1         1  3.0     7    12     239    (-,-) 
  g165384/ZN           -       B1->ZN R     OAI21_X2       1  1.4    14    21     260    (-,-) 
  reg_pc_reg[27]/D     -       -      R     DFF_X1         1    -     -     0     260    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1394: VIOLATED (-42 ps) Setup Check with Pin mem_valid_reg/CK->D
          Group: clk
     Startpoint: (R) mem_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) mem_valid_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     253                  
             Slack:=     -42                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  mem_state_reg[0]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_state_reg[0]/Q  -       CK->Q  R     DFF_X1         4  8.3    22    99      99    (-,-) 
  g177675/ZN          -       A->ZN  F     INV_X2         1  6.0     8    12     112    (-,-) 
  g82019__174046/ZN   -       A1->ZN R     NAND2_X4       3 13.6    13    18     130    (-,-) 
  g189053/ZN          -       A->ZN  F     INV_X4         3 17.8     8    13     143    (-,-) 
  g192611/ZN          -       A1->ZN R     NAND2_X4       8 22.2    18    23     166    (-,-) 
  g189057_dup/ZN      -       A1->ZN F     NAND2_X4       1 11.1    10    18     184    (-,-) 
  fopt192615/ZN       -       A->ZN  R     INV_X8        25 50.3    17    26     210    (-,-) 
  g182831/Z           -       A->Z   R     BUF_X1         2  3.7    11    30     240    (-,-) 
  g182830/ZN          -       A1->ZN F     NAND2_X1       1  1.4     7    12     253    (-,-) 
  mem_valid_reg/D     -       -      F     DFF_X1         1    -     -     0     253    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1395: VIOLATED (-42 ps) Setup Check with Pin decoded_imm_reg[19]/CK->D
          Group: clk
     Startpoint: (R) decoder_pseudo_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (F) decoded_imm_reg[19]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     252                  
             Slack:=     -42                  

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  decoder_pseudo_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_pseudo_trigger_reg/Q  -       CK->Q  R     DFF_X1         1  3.6    12    89      89    (-,-) 
  g82417/ZN                     -       A->ZN  F     INV_X2         1  6.0     6    10     100    (-,-) 
  g82000__186577/ZN             -       A1->ZN R     NAND2_X4       2 26.6    20    25     125    (-,-) 
  g190157/ZN                    -       A->ZN  F     INV_X16       25 86.3    10    17     142    (-,-) 
  g186582/ZN                    -       A1->ZN R     NAND2_X4       6 16.0    15    21     163    (-,-) 
  g190158/ZN                    -       A1->ZN F     NAND3_X4       2  7.7    12    20     183    (-,-) 
  g15/ZN                        -       A->ZN  R     INV_X4         4 14.8    12    20     203    (-,-) 
  g187169/ZN                    -       A1->ZN F     NAND2_X4       2  9.1     8    15     217    (-,-) 
  g176458_dup183431/ZN          -       A1->ZN R     NAND2_X2       5  9.0    16    21     238    (-,-) 
  g172773/ZN                    -       A1->ZN F     NAND2_X1       1  1.4     8    14     252    (-,-) 
  decoded_imm_reg[19]/D         -       -      F     DFF_X1         1    -     -     0     252    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 1396: VIOLATED (-42 ps) Setup Check with Pin decoded_imm_reg[16]/CK->D
          Group: clk
     Startpoint: (R) decoder_pseudo_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (F) decoded_imm_reg[16]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     252                  
             Slack:=     -42                  

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  decoder_pseudo_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_pseudo_trigger_reg/Q  -       CK->Q  R     DFF_X1         1  3.6    12    89      89    (-,-) 
  g82417/ZN                     -       A->ZN  F     INV_X2         1  6.0     6    10     100    (-,-) 
  g82000__186577/ZN             -       A1->ZN R     NAND2_X4       2 26.6    20    25     125    (-,-) 
  g190157/ZN                    -       A->ZN  F     INV_X16       25 86.3    10    17     142    (-,-) 
  g186582/ZN                    -       A1->ZN R     NAND2_X4       6 16.0    15    21     163    (-,-) 
  g190158/ZN                    -       A1->ZN F     NAND3_X4       2  7.7    12    20     183    (-,-) 
  g15/ZN                        -       A->ZN  R     INV_X4         4 14.8    12    20     203    (-,-) 
  g187169/ZN                    -       A1->ZN F     NAND2_X4       2  9.1     8    15     217    (-,-) 
  g176458_dup183431/ZN          -       A1->ZN R     NAND2_X2       5  9.0    16    21     238    (-,-) 
  g179217/ZN                    -       A1->ZN F     NAND2_X1       1  1.4     8    14     252    (-,-) 
  decoded_imm_reg[16]/D         -       -      F     DFF_X1         1    -     -     0     252    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 1397: VIOLATED (-42 ps) Setup Check with Pin decoded_imm_reg[15]/CK->D
          Group: clk
     Startpoint: (R) decoder_pseudo_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (F) decoded_imm_reg[15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     252                  
             Slack:=     -42                  

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  decoder_pseudo_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_pseudo_trigger_reg/Q  -       CK->Q  R     DFF_X1         1  3.6    12    89      89    (-,-) 
  g82417/ZN                     -       A->ZN  F     INV_X2         1  6.0     6    10     100    (-,-) 
  g82000__186577/ZN             -       A1->ZN R     NAND2_X4       2 26.6    20    25     125    (-,-) 
  g190157/ZN                    -       A->ZN  F     INV_X16       25 86.3    10    17     142    (-,-) 
  g186582/ZN                    -       A1->ZN R     NAND2_X4       6 16.0    15    21     163    (-,-) 
  g190158/ZN                    -       A1->ZN F     NAND3_X4       2  7.7    12    20     183    (-,-) 
  g15/ZN                        -       A->ZN  R     INV_X4         4 14.8    12    20     203    (-,-) 
  g187169/ZN                    -       A1->ZN F     NAND2_X4       2  9.1     8    15     217    (-,-) 
  g176458_dup183431/ZN          -       A1->ZN R     NAND2_X2       5  9.0    16    21     238    (-,-) 
  g179215/ZN                    -       A1->ZN F     NAND2_X1       1  1.4     8    14     252    (-,-) 
  decoded_imm_reg[15]/D         -       -      F     DFF_X1         1    -     -     0     252    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 1398: VIOLATED (-42 ps) Setup Check with Pin decoded_imm_reg[14]/CK->D
          Group: clk
     Startpoint: (R) decoder_pseudo_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (F) decoded_imm_reg[14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     252                  
             Slack:=     -42                  

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  decoder_pseudo_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_pseudo_trigger_reg/Q  -       CK->Q  R     DFF_X1         1  3.6    12    89      89    (-,-) 
  g82417/ZN                     -       A->ZN  F     INV_X2         1  6.0     6    10     100    (-,-) 
  g82000__186577/ZN             -       A1->ZN R     NAND2_X4       2 26.6    20    25     125    (-,-) 
  g190157/ZN                    -       A->ZN  F     INV_X16       25 86.3    10    17     142    (-,-) 
  g186582/ZN                    -       A1->ZN R     NAND2_X4       6 16.0    15    21     163    (-,-) 
  g190158/ZN                    -       A1->ZN F     NAND3_X4       2  7.7    12    20     183    (-,-) 
  g15/ZN                        -       A->ZN  R     INV_X4         4 14.8    12    20     203    (-,-) 
  g187169/ZN                    -       A1->ZN F     NAND2_X4       2  9.1     8    15     217    (-,-) 
  g176458_dup183431/ZN          -       A1->ZN R     NAND2_X2       5  9.0    16    21     238    (-,-) 
  g179216/ZN                    -       A1->ZN F     NAND2_X1       1  1.4     8    14     252    (-,-) 
  decoded_imm_reg[14]/D         -       -      F     DFF_X1         1    -     -     0     252    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 1399: VIOLATED (-42 ps) Setup Check with Pin decoded_imm_reg[13]/CK->D
          Group: clk
     Startpoint: (R) decoder_pseudo_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (F) decoded_imm_reg[13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     252                  
             Slack:=     -42                  

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  decoder_pseudo_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_pseudo_trigger_reg/Q  -       CK->Q  R     DFF_X1         1  3.6    12    89      89    (-,-) 
  g82417/ZN                     -       A->ZN  F     INV_X2         1  6.0     6    10     100    (-,-) 
  g82000__186577/ZN             -       A1->ZN R     NAND2_X4       2 26.6    20    25     125    (-,-) 
  g190157/ZN                    -       A->ZN  F     INV_X16       25 86.3    10    17     142    (-,-) 
  g186582/ZN                    -       A1->ZN R     NAND2_X4       6 16.0    15    21     163    (-,-) 
  g190158/ZN                    -       A1->ZN F     NAND3_X4       2  7.7    12    20     183    (-,-) 
  g15/ZN                        -       A->ZN  R     INV_X4         4 14.8    12    20     203    (-,-) 
  g187169/ZN                    -       A1->ZN F     NAND2_X4       2  9.1     8    15     217    (-,-) 
  g176458_dup183431/ZN          -       A1->ZN R     NAND2_X2       5  9.0    16    21     238    (-,-) 
  g179218/ZN                    -       A1->ZN F     NAND2_X1       1  1.4     8    14     252    (-,-) 
  decoded_imm_reg[13]/D         -       -      F     DFF_X1         1    -     -     0     252    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 1400: VIOLATED (-41 ps) Setup Check with Pin reg_pc_reg[22]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[22]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     257                  
             Slack:=     -41                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  F     DFF_X1         2  4.1     9    83      83    (-,-) 
  g171853/ZN           -       A1->ZN R     NAND2_X2       1  6.6    13    18     102    (-,-) 
  fopt171852/ZN        -       A->ZN  F     INV_X4         3 15.9     7    13     114    (-,-) 
  g171093/ZN           -       A->ZN  R     INV_X2         1 12.1    16    23     137    (-,-) 
  fopt49/ZN            -       A->ZN  F     INV_X8        10 27.2     7    14     150    (-,-) 
  fopt168822/ZN        -       A->ZN  R     INV_X1         4  7.2    19    25     176    (-,-) 
  g81877__2391/ZN      -       A1->ZN F     NAND2_X1       1  5.9    15    25     201    (-,-) 
  g171076/ZN           -       A2->ZN R     NAND2_X4       3 13.5    13    24     225    (-,-) 
  g171079/ZN           -       A->ZN  F     INV_X2         2  3.5     5     9     234    (-,-) 
  g165391/ZN           -       B1->ZN R     OAI21_X1       1  1.4    17    24     257    (-,-) 
  reg_pc_reg[22]/D     -       -      R     DFF_X1         1    -     -     0     257    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1401: VIOLATED (-41 ps) Setup Check with Pin decoded_imm_reg[10]/CK->D
          Group: clk
     Startpoint: (R) decoder_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (R) decoded_imm_reg[10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     257                  
             Slack:=     -41                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/QN -       CK->QN F     DFF_X1         2  7.1    18    76      76    (-,-) 
  g183084/ZN             -       A->ZN  R     INV_X4         4 21.0    15    26     103    (-,-) 
  g82000__186577/ZN      -       A2->ZN F     NAND2_X4       2 24.4    14    25     128    (-,-) 
  g190157/ZN             -       A->ZN  R     INV_X16       25 94.1    16    26     154    (-,-) 
  g186583/ZN             -       A1->ZN F     NAND2_X4       5 10.1     9    17     172    (-,-) 
  g190221/ZN             -       A2->ZN R     NAND2_X2       1  6.6    13    21     192    (-,-) 
  g190220/ZN             -       A->ZN  F     INV_X4         3 12.3     6    11     204    (-,-) 
  g190219/ZN             -       A2->ZN R     NAND2_X2       1  6.6    13    19     223    (-,-) 
  g183432/ZN             -       A->ZN  F     INV_X4         6 10.2     6    10     233    (-,-) 
  g162729/ZN             -       B1->ZN R     OAI21_X1       1  1.4    17    24     257    (-,-) 
  decoded_imm_reg[10]/D  -       -      R     DFF_X1         1    -     -     0     257    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1402: VIOLATED (-41 ps) Setup Check with Pin decoded_imm_reg[9]/CK->D
          Group: clk
     Startpoint: (R) decoder_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (R) decoded_imm_reg[9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     257                  
             Slack:=     -41                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/QN -       CK->QN F     DFF_X1         2  7.1    18    76      76    (-,-) 
  g183084/ZN             -       A->ZN  R     INV_X4         4 21.0    15    26     103    (-,-) 
  g82000__186577/ZN      -       A2->ZN F     NAND2_X4       2 24.4    14    25     128    (-,-) 
  g190157/ZN             -       A->ZN  R     INV_X16       25 94.1    16    26     154    (-,-) 
  g186583/ZN             -       A1->ZN F     NAND2_X4       5 10.1     9    17     172    (-,-) 
  g190221/ZN             -       A2->ZN R     NAND2_X2       1  6.6    13    21     192    (-,-) 
  g190220/ZN             -       A->ZN  F     INV_X4         3 12.3     6    11     204    (-,-) 
  g190219/ZN             -       A2->ZN R     NAND2_X2       1  6.6    13    19     223    (-,-) 
  g183432/ZN             -       A->ZN  F     INV_X4         6 10.2     6    10     233    (-,-) 
  g162728/ZN             -       B1->ZN R     OAI21_X1       1  1.4    17    24     257    (-,-) 
  decoded_imm_reg[9]/D   -       -      R     DFF_X1         1    -     -     0     257    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1403: VIOLATED (-41 ps) Setup Check with Pin decoded_imm_reg[8]/CK->D
          Group: clk
     Startpoint: (R) decoder_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (R) decoded_imm_reg[8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     257                  
             Slack:=     -41                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/QN -       CK->QN F     DFF_X1         2  7.1    18    76      76    (-,-) 
  g183084/ZN             -       A->ZN  R     INV_X4         4 21.0    15    26     103    (-,-) 
  g82000__186577/ZN      -       A2->ZN F     NAND2_X4       2 24.4    14    25     128    (-,-) 
  g190157/ZN             -       A->ZN  R     INV_X16       25 94.1    16    26     154    (-,-) 
  g186583/ZN             -       A1->ZN F     NAND2_X4       5 10.1     9    17     172    (-,-) 
  g190221/ZN             -       A2->ZN R     NAND2_X2       1  6.6    13    21     192    (-,-) 
  g190220/ZN             -       A->ZN  F     INV_X4         3 12.3     6    11     204    (-,-) 
  g190219/ZN             -       A2->ZN R     NAND2_X2       1  6.6    13    19     223    (-,-) 
  g183432/ZN             -       A->ZN  F     INV_X4         6 10.2     6    10     233    (-,-) 
  g162727/ZN             -       B1->ZN R     OAI21_X1       1  1.4    17    24     257    (-,-) 
  decoded_imm_reg[8]/D   -       -      R     DFF_X1         1    -     -     0     257    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1404: VIOLATED (-41 ps) Setup Check with Pin decoded_imm_reg[7]/CK->D
          Group: clk
     Startpoint: (R) decoder_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (R) decoded_imm_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     257                  
             Slack:=     -41                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/QN -       CK->QN F     DFF_X1         2  7.1    18    76      76    (-,-) 
  g183084/ZN             -       A->ZN  R     INV_X4         4 21.0    15    26     103    (-,-) 
  g82000__186577/ZN      -       A2->ZN F     NAND2_X4       2 24.4    14    25     128    (-,-) 
  g190157/ZN             -       A->ZN  R     INV_X16       25 94.1    16    26     154    (-,-) 
  g186583/ZN             -       A1->ZN F     NAND2_X4       5 10.1     9    17     172    (-,-) 
  g190221/ZN             -       A2->ZN R     NAND2_X2       1  6.6    13    21     192    (-,-) 
  g190220/ZN             -       A->ZN  F     INV_X4         3 12.3     6    11     204    (-,-) 
  g190219/ZN             -       A2->ZN R     NAND2_X2       1  6.6    13    19     223    (-,-) 
  g183432/ZN             -       A->ZN  F     INV_X4         6 10.2     6    10     233    (-,-) 
  g162726/ZN             -       B1->ZN R     OAI21_X1       1  1.4    17    24     257    (-,-) 
  decoded_imm_reg[7]/D   -       -      R     DFF_X1         1    -     -     0     257    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1405: VIOLATED (-41 ps) Setup Check with Pin decoded_imm_reg[6]/CK->D
          Group: clk
     Startpoint: (R) decoder_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (R) decoded_imm_reg[6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     257                  
             Slack:=     -41                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/QN -       CK->QN F     DFF_X1         2  7.1    18    76      76    (-,-) 
  g183084/ZN             -       A->ZN  R     INV_X4         4 21.0    15    26     103    (-,-) 
  g82000__186577/ZN      -       A2->ZN F     NAND2_X4       2 24.4    14    25     128    (-,-) 
  g190157/ZN             -       A->ZN  R     INV_X16       25 94.1    16    26     154    (-,-) 
  g186583/ZN             -       A1->ZN F     NAND2_X4       5 10.1     9    17     172    (-,-) 
  g190221/ZN             -       A2->ZN R     NAND2_X2       1  6.6    13    21     192    (-,-) 
  g190220/ZN             -       A->ZN  F     INV_X4         3 12.3     6    11     204    (-,-) 
  g190219/ZN             -       A2->ZN R     NAND2_X2       1  6.6    13    19     223    (-,-) 
  g183432/ZN             -       A->ZN  F     INV_X4         6 10.2     6    10     233    (-,-) 
  g162725/ZN             -       B1->ZN R     OAI21_X1       1  1.4    17    24     257    (-,-) 
  decoded_imm_reg[6]/D   -       -      R     DFF_X1         1    -     -     0     257    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1406: VIOLATED (-41 ps) Setup Check with Pin decoded_imm_reg[5]/CK->D
          Group: clk
     Startpoint: (R) decoder_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (R) decoded_imm_reg[5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     257                  
             Slack:=     -41                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/QN -       CK->QN F     DFF_X1         2  7.1    18    76      76    (-,-) 
  g183084/ZN             -       A->ZN  R     INV_X4         4 21.0    15    26     103    (-,-) 
  g82000__186577/ZN      -       A2->ZN F     NAND2_X4       2 24.4    14    25     128    (-,-) 
  g190157/ZN             -       A->ZN  R     INV_X16       25 94.1    16    26     154    (-,-) 
  g186583/ZN             -       A1->ZN F     NAND2_X4       5 10.1     9    17     172    (-,-) 
  g190221/ZN             -       A2->ZN R     NAND2_X2       1  6.6    13    21     192    (-,-) 
  g190220/ZN             -       A->ZN  F     INV_X4         3 12.3     6    11     204    (-,-) 
  g190219/ZN             -       A2->ZN R     NAND2_X2       1  6.6    13    19     223    (-,-) 
  g183432/ZN             -       A->ZN  F     INV_X4         6 10.2     6    10     233    (-,-) 
  g192677/ZN             -       B1->ZN R     OAI21_X1       1  1.4    17    24     257    (-,-) 
  decoded_imm_reg[5]/D   -       -      R     DFF_X1         1    -     -     0     257    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1407: VIOLATED (-40 ps) Setup Check with Pin mem_addr_reg[31]/CK->SE
          Group: clk
     Startpoint: (R) mem_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[31]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      83                  
     Required Time:=     167                  
      Launch Clock:-       0                  
         Data Path:-     207                  
             Slack:=     -40                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  mem_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_state_reg[0]/Q   -       CK->Q  R     DFF_X1         4  8.3    22    99      99    (-,-) 
  g177675/ZN           -       A->ZN  F     INV_X2         1  6.0     8    12     112    (-,-) 
  g82019__174046/ZN    -       A1->ZN R     NAND2_X4       3 13.6    13    18     130    (-,-) 
  g189053/ZN           -       A->ZN  F     INV_X4         3 17.8     8    13     143    (-,-) 
  g192611/ZN           -       A1->ZN R     NAND2_X4       8 22.2    18    23     166    (-,-) 
  g182827_dup189055/ZN -       A2->ZN F     NAND2_X2       1  6.0    10    19     185    (-,-) 
  fopt186379/ZN        -       A->ZN  R     INV_X4        10 20.3    14    22     207    (-,-) 
  mem_addr_reg[31]/SE  -       -      R     SDFFR_X2      10    -     -     0     207    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1408: VIOLATED (-40 ps) Setup Check with Pin mem_addr_reg[29]/CK->SE
          Group: clk
     Startpoint: (R) mem_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[29]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      83                  
     Required Time:=     167                  
      Launch Clock:-       0                  
         Data Path:-     207                  
             Slack:=     -40                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  mem_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_state_reg[0]/Q   -       CK->Q  R     DFF_X1         4  8.3    22    99      99    (-,-) 
  g177675/ZN           -       A->ZN  F     INV_X2         1  6.0     8    12     112    (-,-) 
  g82019__174046/ZN    -       A1->ZN R     NAND2_X4       3 13.6    13    18     130    (-,-) 
  g189053/ZN           -       A->ZN  F     INV_X4         3 17.8     8    13     143    (-,-) 
  g192611/ZN           -       A1->ZN R     NAND2_X4       8 22.2    18    23     166    (-,-) 
  g182827_dup189055/ZN -       A2->ZN F     NAND2_X2       1  6.0    10    19     185    (-,-) 
  fopt186379/ZN        -       A->ZN  R     INV_X4        10 20.3    14    22     207    (-,-) 
  mem_addr_reg[29]/SE  -       -      R     SDFFR_X2      10    -     -     0     207    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1409: VIOLATED (-40 ps) Setup Check with Pin mem_addr_reg[26]/CK->SE
          Group: clk
     Startpoint: (R) mem_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[26]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      83                  
     Required Time:=     167                  
      Launch Clock:-       0                  
         Data Path:-     207                  
             Slack:=     -40                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  mem_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_state_reg[0]/Q   -       CK->Q  R     DFF_X1         4  8.3    22    99      99    (-,-) 
  g177675/ZN           -       A->ZN  F     INV_X2         1  6.0     8    12     112    (-,-) 
  g82019__174046/ZN    -       A1->ZN R     NAND2_X4       3 13.6    13    18     130    (-,-) 
  g189053/ZN           -       A->ZN  F     INV_X4         3 17.8     8    13     143    (-,-) 
  g192611/ZN           -       A1->ZN R     NAND2_X4       8 22.2    18    23     166    (-,-) 
  g182827_dup189055/ZN -       A2->ZN F     NAND2_X2       1  6.0    10    19     185    (-,-) 
  fopt186379/ZN        -       A->ZN  R     INV_X4        10 20.3    14    22     207    (-,-) 
  mem_addr_reg[26]/SE  -       -      R     SDFFR_X2      10    -     -     0     207    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1410: VIOLATED (-40 ps) Setup Check with Pin mem_addr_reg[23]/CK->SE
          Group: clk
     Startpoint: (R) mem_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[23]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      83                  
     Required Time:=     167                  
      Launch Clock:-       0                  
         Data Path:-     207                  
             Slack:=     -40                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  mem_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_state_reg[0]/Q   -       CK->Q  R     DFF_X1         4  8.3    22    99      99    (-,-) 
  g177675/ZN           -       A->ZN  F     INV_X2         1  6.0     8    12     112    (-,-) 
  g82019__174046/ZN    -       A1->ZN R     NAND2_X4       3 13.6    13    18     130    (-,-) 
  g189053/ZN           -       A->ZN  F     INV_X4         3 17.8     8    13     143    (-,-) 
  g192611/ZN           -       A1->ZN R     NAND2_X4       8 22.2    18    23     166    (-,-) 
  g182827_dup189055/ZN -       A2->ZN F     NAND2_X2       1  6.0    10    19     185    (-,-) 
  fopt186379/ZN        -       A->ZN  R     INV_X4        10 20.3    14    22     207    (-,-) 
  mem_addr_reg[23]/SE  -       -      R     SDFFR_X2      10    -     -     0     207    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1411: VIOLATED (-40 ps) Setup Check with Pin mem_addr_reg[16]/CK->SE
          Group: clk
     Startpoint: (R) mem_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[16]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      83                  
     Required Time:=     167                  
      Launch Clock:-       0                  
         Data Path:-     207                  
             Slack:=     -40                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  mem_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_state_reg[0]/Q   -       CK->Q  R     DFF_X1         4  8.3    22    99      99    (-,-) 
  g177675/ZN           -       A->ZN  F     INV_X2         1  6.0     8    12     112    (-,-) 
  g82019__174046/ZN    -       A1->ZN R     NAND2_X4       3 13.6    13    18     130    (-,-) 
  g189053/ZN           -       A->ZN  F     INV_X4         3 17.8     8    13     143    (-,-) 
  g192611/ZN           -       A1->ZN R     NAND2_X4       8 22.2    18    23     166    (-,-) 
  g182827_dup189055/ZN -       A2->ZN F     NAND2_X2       1  6.0    10    19     185    (-,-) 
  fopt186379/ZN        -       A->ZN  R     INV_X4        10 20.3    14    22     207    (-,-) 
  mem_addr_reg[16]/SE  -       -      R     SDFFR_X2      10    -     -     0     207    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1412: VIOLATED (-40 ps) Setup Check with Pin mem_addr_reg[9]/CK->SE
          Group: clk
     Startpoint: (R) mem_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[9]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      83                  
     Required Time:=     167                  
      Launch Clock:-       0                  
         Data Path:-     207                  
             Slack:=     -40                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  mem_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_state_reg[0]/Q   -       CK->Q  R     DFF_X1         4  8.3    22    99      99    (-,-) 
  g177675/ZN           -       A->ZN  F     INV_X2         1  6.0     8    12     112    (-,-) 
  g82019__174046/ZN    -       A1->ZN R     NAND2_X4       3 13.6    13    18     130    (-,-) 
  g189053/ZN           -       A->ZN  F     INV_X4         3 17.8     8    13     143    (-,-) 
  g192611/ZN           -       A1->ZN R     NAND2_X4       8 22.2    18    23     166    (-,-) 
  g182827_dup189055/ZN -       A2->ZN F     NAND2_X2       1  6.0    10    19     185    (-,-) 
  fopt186379/ZN        -       A->ZN  R     INV_X4        10 20.3    14    22     207    (-,-) 
  mem_addr_reg[9]/SE   -       -      R     SDFFR_X2      10    -     -     0     207    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1413: VIOLATED (-40 ps) Setup Check with Pin mem_addr_reg[6]/CK->SE
          Group: clk
     Startpoint: (R) mem_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[6]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      83                  
     Required Time:=     167                  
      Launch Clock:-       0                  
         Data Path:-     207                  
             Slack:=     -40                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  mem_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_state_reg[0]/Q   -       CK->Q  R     DFF_X1         4  8.3    22    99      99    (-,-) 
  g177675/ZN           -       A->ZN  F     INV_X2         1  6.0     8    12     112    (-,-) 
  g82019__174046/ZN    -       A1->ZN R     NAND2_X4       3 13.6    13    18     130    (-,-) 
  g189053/ZN           -       A->ZN  F     INV_X4         3 17.8     8    13     143    (-,-) 
  g192611/ZN           -       A1->ZN R     NAND2_X4       8 22.2    18    23     166    (-,-) 
  g182827_dup189055/ZN -       A2->ZN F     NAND2_X2       1  6.0    10    19     185    (-,-) 
  fopt186379/ZN        -       A->ZN  R     INV_X4        10 20.3    14    22     207    (-,-) 
  mem_addr_reg[6]/SE   -       -      R     SDFFR_X2      10    -     -     0     207    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1414: VIOLATED (-40 ps) Setup Check with Pin mem_addr_reg[5]/CK->SE
          Group: clk
     Startpoint: (R) mem_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) mem_addr_reg[5]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      83                  
     Required Time:=     167                  
      Launch Clock:-       0                  
         Data Path:-     207                  
             Slack:=     -40                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  mem_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_state_reg[0]/Q   -       CK->Q  R     DFF_X1         4  8.3    22    99      99    (-,-) 
  g177675/ZN           -       A->ZN  F     INV_X2         1  6.0     8    12     112    (-,-) 
  g82019__174046/ZN    -       A1->ZN R     NAND2_X4       3 13.6    13    18     130    (-,-) 
  g189053/ZN           -       A->ZN  F     INV_X4         3 17.8     8    13     143    (-,-) 
  g192611/ZN           -       A1->ZN R     NAND2_X4       8 22.2    18    23     166    (-,-) 
  g182827_dup189055/ZN -       A2->ZN F     NAND2_X2       1  6.0    10    19     185    (-,-) 
  fopt186379/ZN        -       A->ZN  R     INV_X4        10 20.3    14    22     207    (-,-) 
  mem_addr_reg[5]/SE   -       -      R     SDFFR_X2      10    -     -     0     207    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1415: VIOLATED (-40 ps) Setup Check with Pin reg_pc_reg[23]/CK->D
          Group: clk
     Startpoint: (R) latched_stalu_reg/CK
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[23]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     256                  
             Slack:=     -40                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_stalu_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_stalu_reg/QN -       CK->QN R     DFF_X1         1  6.6    20    76      76    (-,-) 
  g195673/ZN           -       A->ZN  F     INV_X4         6 21.4    10    17      92    (-,-) 
  fopt172496/ZN        -       A->ZN  R     INV_X1         4  8.7    22    30     123    (-,-) 
  g81273__172504/ZN    -       A1->ZN F     NAND2_X1       1  1.8    10    16     139    (-,-) 
  g81244__195683/ZN    -       A->ZN  R     OAI21_X1       3  5.6    36    30     169    (-,-) 
  g174232/ZN           -       A2->ZN F     NAND2_X1       1  3.4    12    23     192    (-,-) 
  g81184__2703/ZN      -       A2->ZN R     NAND2_X2       4 13.2    20    30     222    (-,-) 
  g166482/ZN           -       A->ZN  F     INV_X1         1  1.8     7    10     232    (-,-) 
  g165416/ZN           -       B1->ZN R     OAI21_X1       1  1.4    17    24     256    (-,-) 
  reg_pc_reg[23]/D     -       -      R     DFF_X1         1    -     -     0     256    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1416: VIOLATED (-38 ps) Setup Check with Pin mem_wstrb_reg[3]/CK->D
          Group: clk
     Startpoint: (R) mem_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) mem_wstrb_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      32                  
     Required Time:=     218                  
      Launch Clock:-       0                  
         Data Path:-     257                  
             Slack:=     -38                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  mem_state_reg[0]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_state_reg[0]/Q  -       CK->Q  F     DFF_X1         4  7.5    12    88      88    (-,-) 
  g177675/ZN          -       A->ZN  R     INV_X2         1  6.3    10    18     106    (-,-) 
  g82019__174046/ZN   -       A1->ZN F     NAND2_X4       3 12.4     9    16     122    (-,-) 
  g174048/ZN          -       A->ZN  R     INV_X2         3  9.4    14    20     143    (-,-) 
  g194190/ZN          -       A2->ZN F     NAND3_X4       3 10.7    13    25     167    (-,-) 
  g192613/ZN          -       A2->ZN R     NAND2_X1       2  4.0    15    25     192    (-,-) 
  g192614/ZN          -       A1->ZN F     NAND2_X1       2  5.0    13    22     214    (-,-) 
  g164113/ZN          -       A->ZN  R     INV_X2         3  5.5    10    17     231    (-,-) 
  g162919/ZN          -       A1->ZN F     NAND2_X1       1  1.8     7    13     244    (-,-) 
  g162739/ZN          -       A1->ZN R     NAND2_X1       1  1.4     9    13     257    (-,-) 
  mem_wstrb_reg[3]/D  -       -      R     DFF_X1         1    -     -     0     257    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1417: VIOLATED (-38 ps) Setup Check with Pin mem_wstrb_reg[0]/CK->D
          Group: clk
     Startpoint: (R) mem_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) mem_wstrb_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      32                  
     Required Time:=     218                  
      Launch Clock:-       0                  
         Data Path:-     257                  
             Slack:=     -38                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  mem_state_reg[0]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_state_reg[0]/Q  -       CK->Q  F     DFF_X1         4  7.5    12    88      88    (-,-) 
  g177675/ZN          -       A->ZN  R     INV_X2         1  6.3    10    18     106    (-,-) 
  g82019__174046/ZN   -       A1->ZN F     NAND2_X4       3 12.4     9    16     122    (-,-) 
  g174048/ZN          -       A->ZN  R     INV_X2         3  9.4    14    20     143    (-,-) 
  g194190/ZN          -       A2->ZN F     NAND3_X4       3 10.7    13    25     167    (-,-) 
  g192613/ZN          -       A2->ZN R     NAND2_X1       2  4.0    15    25     192    (-,-) 
  g192614/ZN          -       A1->ZN F     NAND2_X1       2  5.0    13    22     214    (-,-) 
  g164113/ZN          -       A->ZN  R     INV_X2         3  5.5    10    17     231    (-,-) 
  g174180/ZN          -       A1->ZN F     NAND2_X1       1  1.8     7    13     244    (-,-) 
  g162736/ZN          -       A1->ZN R     NAND2_X1       1  1.4     9    13     257    (-,-) 
  mem_wstrb_reg[0]/D  -       -      R     DFF_X1         1    -     -     0     257    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1418: VIOLATED (-38 ps) Setup Check with Pin decoded_imm_reg[4]/CK->D
          Group: clk
     Startpoint: (R) decoder_pseudo_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (F) decoded_imm_reg[4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     246                  
             Slack:=     -38                  

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  decoder_pseudo_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_pseudo_trigger_reg/Q  -       CK->Q  R     DFF_X1         1  3.6    12    89      89    (-,-) 
  g82417/ZN                     -       A->ZN  F     INV_X2         1  6.0     6    10     100    (-,-) 
  g82000__186577/ZN             -       A1->ZN R     NAND2_X4       2 26.6    20    25     125    (-,-) 
  g190157/ZN                    -       A->ZN  F     INV_X16       25 86.3    10    17     142    (-,-) 
  g186584/ZN                    -       A1->ZN R     NAND2_X2       2  6.9    13    19     161    (-,-) 
  g190221/ZN                    -       A1->ZN F     NAND2_X2       1  6.0    10    17     178    (-,-) 
  g190220/ZN                    -       A->ZN  R     INV_X4         3 13.7    11    18     196    (-,-) 
  g165782/ZN                    -       A->ZN  F     INV_X2         4  6.8     6    11     207    (-,-) 
  g164992/ZN                    -       A1->ZN R     NAND2_X1       1  1.9    10    14     220    (-,-) 
  g187171/ZN                    -       A->ZN  F     OAI211_X1      1  1.4    13    26     246    (-,-) 
  decoded_imm_reg[4]/D          -       -      F     DFF_X1         1    -     -     0     246    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 1419: VIOLATED (-38 ps) Setup Check with Pin decoded_imm_reg[2]/CK->D
          Group: clk
     Startpoint: (R) decoder_pseudo_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (F) decoded_imm_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     246                  
             Slack:=     -38                  

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  decoder_pseudo_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_pseudo_trigger_reg/Q  -       CK->Q  R     DFF_X1         1  3.6    12    89      89    (-,-) 
  g82417/ZN                     -       A->ZN  F     INV_X2         1  6.0     6    10     100    (-,-) 
  g82000__186577/ZN             -       A1->ZN R     NAND2_X4       2 26.6    20    25     125    (-,-) 
  g190157/ZN                    -       A->ZN  F     INV_X16       25 86.3    10    17     142    (-,-) 
  g186584/ZN                    -       A1->ZN R     NAND2_X2       2  6.9    13    19     161    (-,-) 
  g190221/ZN                    -       A1->ZN F     NAND2_X2       1  6.0    10    17     178    (-,-) 
  g190220/ZN                    -       A->ZN  R     INV_X4         3 13.7    11    18     196    (-,-) 
  g165782/ZN                    -       A->ZN  F     INV_X2         4  6.8     6    11     207    (-,-) 
  g164998/ZN                    -       A1->ZN R     NAND2_X1       1  1.9    10    14     220    (-,-) 
  g187163/ZN                    -       A->ZN  F     OAI211_X1      1  1.4    13    26     246    (-,-) 
  decoded_imm_reg[2]/D          -       -      F     DFF_X1         1    -     -     0     246    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 1420: VIOLATED (-38 ps) Setup Check with Pin decoded_imm_reg[1]/CK->D
          Group: clk
     Startpoint: (R) decoder_pseudo_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (F) decoded_imm_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     246                  
             Slack:=     -38                  

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  decoder_pseudo_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_pseudo_trigger_reg/Q  -       CK->Q  R     DFF_X1         1  3.6    12    89      89    (-,-) 
  g82417/ZN                     -       A->ZN  F     INV_X2         1  6.0     6    10     100    (-,-) 
  g82000__186577/ZN             -       A1->ZN R     NAND2_X4       2 26.6    20    25     125    (-,-) 
  g190157/ZN                    -       A->ZN  F     INV_X16       25 86.3    10    17     142    (-,-) 
  g186584/ZN                    -       A1->ZN R     NAND2_X2       2  6.9    13    19     161    (-,-) 
  g190221/ZN                    -       A1->ZN F     NAND2_X2       1  6.0    10    17     178    (-,-) 
  g190220/ZN                    -       A->ZN  R     INV_X4         3 13.7    11    18     196    (-,-) 
  g165782/ZN                    -       A->ZN  F     INV_X2         4  6.8     6    11     207    (-,-) 
  g164999/ZN                    -       A1->ZN R     NAND2_X1       1  1.9    10    14     220    (-,-) 
  g187172/ZN                    -       A->ZN  F     OAI211_X1      1  1.4    13    26     246    (-,-) 
  decoded_imm_reg[1]/D          -       -      F     DFF_X1         1    -     -     0     246    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 1421: VIOLATED (-38 ps) Setup Check with Pin instr_jal_reg/CK->SE
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (F) instr_jal_reg/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      85                  
     Required Time:=     165                  
      Launch Clock:-       0                  
         Data Path:-     203                  
             Slack:=     -38                  

#------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  mem_valid_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q  -       CK->Q  R     DFF_X1         3  7.5    20    97      97    (-,-) 
  g177623/ZN       -       A1->ZN F     NAND2_X4       1 11.1    10    18     116    (-,-) 
  g173154/ZN       -       A->ZN  R     INV_X8        10 29.8    12    20     136    (-,-) 
  g179077/ZN       -       A1->ZN F     NAND3_X2       2  6.3    14    23     159    (-,-) 
  g189418/ZN       -       A1->ZN R     NAND2_X2       2  9.6    16    25     184    (-,-) 
  g189421/ZN       -       A1->ZN F     NAND2_X4       3 13.8    10    19     203    (-,-) 
  instr_jal_reg/SE -       -      F     SDFF_X1        3    -     -     0     203    (-,-) 
#------------------------------------------------------------------------------------------



Path 1422: VIOLATED (-37 ps) Setup Check with Pin mem_wstrb_reg[2]/CK->D
          Group: clk
     Startpoint: (R) reg_op1_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) mem_wstrb_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      36                  
     Required Time:=     214                  
      Launch Clock:-       0                  
         Data Path:-     251                  
             Slack:=     -37                  

#--------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  reg_op1_reg[1]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_op1_reg[1]/Q   -       CK->Q  R     DFF_X1         1  3.6    12    89      89    (-,-) 
  fopt190061/ZN      -       A->ZN  F     INV_X2         2  7.7     7    12     101    (-,-) 
  fopt190062/ZN      -       A->ZN  R     INV_X4         4 14.9    11    17     118    (-,-) 
  fopt24/ZN          -       A->ZN  F     INV_X4         3  9.2     5     9     127    (-,-) 
  g174752/ZN         -       A->ZN  R     INV_X4         6 15.9    12    17     144    (-,-) 
  g173649/ZN         -       A1->ZN F     NAND3_X2       4  8.1    18    26     170    (-,-) 
  g81695__1857/ZN    -       A1->ZN R     NAND2_X2       5  9.1    16    26     196    (-,-) 
  g81632/ZN          -       A->ZN  F     INV_X1         1  1.8     6     9     205    (-,-) 
  g81575__189186/ZN  -       A1->ZN R     NAND2_X1       2  2.2    11    14     219    (-,-) 
  g166517/ZN         -       A->ZN  F     INV_X1         1  1.8     5     8     227    (-,-) 
  g162738/ZN         -       A1->ZN R     OAI22_X1       1  1.4    28    24     251    (-,-) 
  mem_wstrb_reg[2]/D -       -      R     DFF_X2         1    -     -     0     251    (-,-) 
#--------------------------------------------------------------------------------------------



Path 1423: VIOLATED (-36 ps) Setup Check with Pin reg_pc_reg[29]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) reg_pc_reg[29]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     247                  
             Slack:=     -36                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  4.4    14    91      91    (-,-) 
  g171853/ZN           -       A1->ZN F     NAND2_X2       1  6.0    10    17     108    (-,-) 
  fopt171852/ZN        -       A->ZN  R     INV_X4         3 17.5    13    20     128    (-,-) 
  g171093/ZN           -       A->ZN  F     INV_X2         1 11.1     8    14     143    (-,-) 
  fopt49/ZN            -       A->ZN  R     INV_X8        10 30.0    12    19     161    (-,-) 
  fopt168822/ZN        -       A->ZN  F     INV_X1         4  6.8     9    16     177    (-,-) 
  g81868__4296/ZN      -       A1->ZN R     NAND2_X1       1  3.3    13    19     196    (-,-) 
  g81216__7344/ZN      -       A1->ZN F     NAND3_X2       3  5.1    13    22     218    (-,-) 
  g192481/ZN           -       A1->ZN R     NAND2_X1       1  1.9    10    17     235    (-,-) 
  g176512/ZN           -       A1->ZN F     NAND2_X1       1  1.4     7    12     247    (-,-) 
  reg_pc_reg[29]/D     -       -      F     DFF_X1         1    -     -     0     247    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1424: VIOLATED (-35 ps) Setup Check with Pin reg_pc_reg[20]/CK->D
          Group: clk
     Startpoint: (R) latched_stalu_reg/CK
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[20]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     251                  
             Slack:=     -35                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_stalu_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_stalu_reg/QN -       CK->QN R     DFF_X1         1  6.6    20    76      76    (-,-) 
  g195673/ZN           -       A->ZN  F     INV_X4         6 21.4    10    17      92    (-,-) 
  fopt172496/ZN        -       A->ZN  R     INV_X1         4  8.7    22    30     123    (-,-) 
  g81267__180154/ZN    -       A1->ZN F     NAND2_X1       1  1.8    10    16     139    (-,-) 
  g81242__180153/ZN    -       A->ZN  R     OAI21_X1       3  4.3    30    27     165    (-,-) 
  g180152/ZN           -       A2->ZN F     NAND2_X1       2  6.3    16    29     195    (-,-) 
  g171246/ZN           -       A1->ZN R     NAND2_X2       2  8.2    15    24     219    (-,-) 
  g171245/ZN           -       A->ZN  F     INV_X1         1  1.8     6     9     228    (-,-) 
  g171244/ZN           -       B1->ZN R     OAI21_X1       1  1.4    17    24     251    (-,-) 
  reg_pc_reg[20]/D     -       -      R     DFF_X1         1    -     -     0     251    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1425: VIOLATED (-35 ps) Setup Check with Pin reg_pc_reg[28]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[28]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      33                  
     Required Time:=     217                  
      Launch Clock:-       0                  
         Data Path:-     252                  
             Slack:=     -35                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  4.4    14    91      91    (-,-) 
  g171853/ZN           -       A1->ZN F     NAND2_X2       1  6.0    10    17     108    (-,-) 
  fopt171852/ZN        -       A->ZN  R     INV_X4         3 17.5    13    20     128    (-,-) 
  fopt174219/ZN        -       A->ZN  F     INV_X1         3  6.6     9    16     144    (-,-) 
  fopt174225/ZN        -       A->ZN  R     INV_X2         6 14.2    19    26     170    (-,-) 
  fopt174230/ZN        -       A->ZN  F     INV_X1         1  6.8    10    18     189    (-,-) 
  g171141/ZN           -       B2->ZN R     OAI21_X4       3  5.7    17    31     220    (-,-) 
  fopt176206/ZN        -       A->ZN  F     INV_X1         1  3.0     7    12     231    (-,-) 
  g165408/ZN           -       B1->ZN R     OAI21_X2       1  1.4    14    21     252    (-,-) 
  reg_pc_reg[28]/D     -       -      R     DFF_X1         1    -     -     0     252    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1426: VIOLATED (-35 ps) Setup Check with Pin decoded_imm_reg[0]/CK->D
          Group: clk
     Startpoint: (R) decoder_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (R) decoded_imm_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     251                  
             Slack:=     -35                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/QN -       CK->QN F     DFF_X1         2  7.1    18    76      76    (-,-) 
  g183084/ZN             -       A->ZN  R     INV_X4         4 21.0    15    26     103    (-,-) 
  g82000__186577/ZN      -       A2->ZN F     NAND2_X4       2 24.4    14    25     128    (-,-) 
  g190157/ZN             -       A->ZN  R     INV_X16       25 94.1    16    26     154    (-,-) 
  g186582/ZN             -       A1->ZN F     NAND2_X4       6 14.9    12    20     174    (-,-) 
  g190158/ZN             -       A1->ZN R     NAND3_X4       2  8.5    13    19     193    (-,-) 
  g15/ZN                 -       A->ZN  F     INV_X4         4 13.7     7    12     205    (-,-) 
  g187165/ZN             -       A->ZN  R     INV_X2         2  5.4     9    14     219    (-,-) 
  g190949/ZN             -       A->ZN  F     INV_X2         3  5.0     5     9     228    (-,-) 
  g187170/ZN             -       B1->ZN R     OAI21_X1       1  1.4    17    23     251    (-,-) 
  decoded_imm_reg[0]/D   -       -      R     DFF_X1         1    -     -     0     251    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1427: VIOLATED (-33 ps) Setup Check with Pin count_cycle_reg[8]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     244                  
             Slack:=     -33                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/Q       -       CK->Q  R     DFF_X1         2  5.7    16    94      94    (-,-) 
  inc_add_1428_40_g186999/ZN -       A2->ZN R     AND2_X4        6 14.4    12    37     131    (-,-) 
  inc_add_1428_40_g2/ZN      -       A1->ZN R     AND2_X2        1  3.4     8    31     162    (-,-) 
  g174955/ZN                 -       A1->ZN F     NAND2_X2       2  8.3    11    18     180    (-,-) 
  g174954/ZN                 -       A->ZN  F     XNOR2_X1       1  1.9    10    39     218    (-,-) 
  g166116/ZN                 -       A1->ZN F     AND2_X2        1  1.4     5    26     244    (-,-) 
  count_cycle_reg[8]/D       -       -      F     DFF_X1         1    -     -     0     244    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1428: VIOLATED (-32 ps) Setup Check with Pin decoded_imm_reg[3]/CK->D
          Group: clk
     Startpoint: (R) decoder_pseudo_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (F) decoded_imm_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      41                  
     Required Time:=     209                  
      Launch Clock:-       0                  
         Data Path:-     242                  
             Slack:=     -32                  

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  decoder_pseudo_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_pseudo_trigger_reg/Q  -       CK->Q  R     DFF_X1         1  3.6    12    89      89    (-,-) 
  g82417/ZN                     -       A->ZN  F     INV_X2         1  6.0     6    10     100    (-,-) 
  g82000__186577/ZN             -       A1->ZN R     NAND2_X4       2 26.6    20    25     125    (-,-) 
  g190157/ZN                    -       A->ZN  F     INV_X16       25 86.3    10    17     142    (-,-) 
  g186582/ZN                    -       A1->ZN R     NAND2_X4       6 16.0    15    21     163    (-,-) 
  g190158/ZN                    -       A1->ZN F     NAND3_X4       2  7.7    12    20     183    (-,-) 
  g15/ZN                        -       A->ZN  R     INV_X4         4 14.8    12    20     203    (-,-) 
  g187165/ZN                    -       A->ZN  F     INV_X2         2  4.9     5     9     212    (-,-) 
  g190945/ZN                    -       A1->ZN R     NAND2_X1       1  1.9    10    13     225    (-,-) 
  g190944/ZN                    -       A1->ZN F     NAND3_X1       1  1.4    10    16     242    (-,-) 
  decoded_imm_reg[3]/D          -       -      F     DFF_X1         1    -     -     0     242    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 1429: VIOLATED (-32 ps) Setup Check with Pin reg_pc_reg[26]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[26]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     248                  
             Slack:=     -32                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  F     DFF_X1         2  4.1     9    83      83    (-,-) 
  g171853/ZN           -       A1->ZN R     NAND2_X2       1  6.6    13    18     102    (-,-) 
  fopt171852/ZN        -       A->ZN  F     INV_X4         3 15.9     7    13     114    (-,-) 
  g171093/ZN           -       A->ZN  R     INV_X2         1 12.1    16    23     137    (-,-) 
  fopt49/ZN            -       A->ZN  F     INV_X8        10 27.2     7    14     150    (-,-) 
  fopt168822/ZN        -       A->ZN  R     INV_X1         4  7.2    19    25     176    (-,-) 
  g81872__188256/ZN    -       A1->ZN F     NAND2_X1       1  3.2    11    19     195    (-,-) 
  g81181__188255/ZN    -       A1->ZN R     NAND2_X2       3  7.4    14    21     216    (-,-) 
  fopt190227/ZN        -       A->ZN  F     INV_X1         1  1.8     5     9     224    (-,-) 
  g184924/ZN           -       B1->ZN R     OAI21_X1       1  1.4    17    24     248    (-,-) 
  reg_pc_reg[26]/D     -       -      R     DFF_X1         1    -     -     0     248    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1430: VIOLATED (-31 ps) Setup Check with Pin reg_pc_reg[24]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) reg_pc_reg[24]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     241                  
             Slack:=     -31                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  4.4    14    91      91    (-,-) 
  g171853/ZN           -       A1->ZN F     NAND2_X2       1  6.0    10    17     108    (-,-) 
  fopt171852/ZN        -       A->ZN  R     INV_X4         3 17.5    13    20     128    (-,-) 
  g179723/ZN           -       A->ZN  F     INV_X8        22 51.8     9    17     145    (-,-) 
  g180093/Z            -       A->Z   F     BUF_X2         4  8.2     8    30     175    (-,-) 
  g81875__187476/ZN    -       A1->ZN R     NAND2_X1       1  3.8    14    19     194    (-,-) 
  g187474/ZN           -       A2->ZN F     NAND2_X2       3  7.8    11    20     214    (-,-) 
  g187473/ZN           -       A->ZN  R     INV_X1         1  2.0     8    14     228    (-,-) 
  g165423/ZN           -       B1->ZN F     OAI21_X1       1  1.4     9    12     241    (-,-) 
  reg_pc_reg[24]/D     -       -      F     DFF_X1         1    -     -     0     241    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1431: VIOLATED (-30 ps) Setup Check with Pin decoded_imm_reg[11]/CK->D
          Group: clk
     Startpoint: (R) decoder_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (F) decoded_imm_reg[11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      41                  
     Required Time:=     209                  
      Launch Clock:-       0                  
         Data Path:-     239                  
             Slack:=     -30                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/QN -       CK->QN F     DFF_X1         2  7.1    18    76      76    (-,-) 
  g183084/ZN             -       A->ZN  R     INV_X4         4 21.0    15    26     103    (-,-) 
  g82000__186577/ZN      -       A2->ZN F     NAND2_X4       2 24.4    14    25     128    (-,-) 
  g190157/ZN             -       A->ZN  R     INV_X16       25 94.1    16    26     154    (-,-) 
  g7/ZN                  -       A->ZN  F     INV_X4        17 29.8    10    19     174    (-,-) 
  g177468/ZN             -       B1->ZN R     AOI22_X1       1  2.0    26    43     216    (-,-) 
  g177465/ZN             -       A3->ZN F     NAND3_X1       1  1.4    11    22     239    (-,-) 
  decoded_imm_reg[11]/D  -       -      F     DFF_X1         1    -     -     0     239    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1432: VIOLATED (-30 ps) Setup Check with Pin is_slli_srli_srai_reg/CK->D
          Group: clk
     Startpoint: (R) mem_rdata_q_reg[25]/CK
          Clock: (R) clk
       Endpoint: (R) is_slli_srli_srai_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      37                  
     Required Time:=     213                  
      Launch Clock:-       0                  
         Data Path:-     243                  
             Slack:=     -30                  

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  mem_rdata_q_reg[25]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_rdata_q_reg[25]/QN  -       CK->QN R     SDFF_X1        3  6.0    18    97      97    (-,-) 
  g177680/ZN              -       A3->ZN F     NAND3_X2       1  6.0    15    27     124    (-,-) 
  fopt175458/ZN           -       A->ZN  R     INV_X4         3  8.4     9    17     140    (-,-) 
  g194428/ZN              -       A1->ZN F     NAND3_X2       2  2.7    11    17     157    (-,-) 
  g173750/ZN              -       A->ZN  R     INV_X1         1  3.4    11    18     175    (-,-) 
  g173948/ZN              -       A1->ZN F     NAND2_X2       3  5.1     9    15     190    (-,-) 
  g173947/ZN              -       A1->ZN R     NAND2_X1       2  3.9    14    20     210    (-,-) 
  g162761/ZN              -       A->ZN  F     INV_X1         1  1.8     5     9     219    (-,-) 
  g161841/ZN              -       A1->ZN R     OAI22_X1       1  1.4    28    24     243    (-,-) 
  is_slli_srli_srai_reg/D -       -      R     DFF_X1         1    -     -     0     243    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 1433: VIOLATED (-29 ps) Setup Check with Pin count_instr_reg[7]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     239                  
             Slack:=     -29                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[3]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[3]/Q       -       CK->Q  R     DFF_X1         4  6.6    18    96      96    (-,-) 
  inc_add_1559_34_g1204/ZN   -       A2->ZN R     AND2_X2        1  3.4     9    33     128    (-,-) 
  inc_add_1559_34_g194415/ZN -       A1->ZN F     NAND2_X2       2  5.5     9    15     143    (-,-) 
  inc_add_1559_34_g1075/ZN   -       A->ZN  R     INV_X2         4  7.2    11    18     161    (-,-) 
  inc_add_1559_34_g180698/ZN -       A1->ZN F     NAND2_X1       1  2.4     8    15     176    (-,-) 
  inc_add_1559_34_g1017/ZN   -       A->ZN  F     XNOR2_X1       1  1.8    10    37     213    (-,-) 
  g166494/ZN                 -       A->ZN  R     INV_X1         1  2.0     8    14     227    (-,-) 
  g164767/ZN                 -       B1->ZN F     OAI21_X1       1  1.4     9    12     239    (-,-) 
  count_instr_reg[7]/D       -       -      F     DFF_X1         1    -     -     0     239    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1434: VIOLATED (-29 ps) Setup Check with Pin count_instr_reg[6]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     239                  
             Slack:=     -29                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[3]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[3]/Q       -       CK->Q  R     DFF_X1         4  6.6    18    96      96    (-,-) 
  inc_add_1559_34_g1204/ZN   -       A2->ZN R     AND2_X2        1  3.4     9    33     128    (-,-) 
  inc_add_1559_34_g194415/ZN -       A1->ZN F     NAND2_X2       2  5.5     9    15     143    (-,-) 
  inc_add_1559_34_g1075/ZN   -       A->ZN  R     INV_X2         4  7.2    11    18     161    (-,-) 
  inc_add_1559_34_g1048/ZN   -       A1->ZN F     NAND2_X1       1  2.4     8    15     176    (-,-) 
  inc_add_1559_34_g1019/ZN   -       A->ZN  F     XNOR2_X1       1  1.8    10    37     213    (-,-) 
  g166509/ZN                 -       A->ZN  R     INV_X1         1  2.0     8    14     227    (-,-) 
  g164765/ZN                 -       B1->ZN F     OAI21_X1       1  1.4     9    12     239    (-,-) 
  count_instr_reg[6]/D       -       -      F     DFF_X1         1    -     -     0     239    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1435: VIOLATED (-29 ps) Setup Check with Pin count_instr_reg[8]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     239                  
             Slack:=     -29                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[1]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[1]/Q       -       CK->Q  R     DFF_X1         2  4.7    14    92      92    (-,-) 
  inc_add_1559_34_g194411/ZN -       A1->ZN R     AND2_X4        5 11.9    11    34     126    (-,-) 
  inc_add_1559_34_g194414/ZN -       A1->ZN R     AND2_X2        1  6.5    12    34     160    (-,-) 
  inc_add_1559_34_g173815/ZN -       A2->ZN F     NAND2_X4       2  8.3     7    15     176    (-,-) 
  inc_add_1559_34_g173818/ZN -       A->ZN  F     XNOR2_X1       1  1.8    10    37     212    (-,-) 
  g166468/ZN                 -       A->ZN  R     INV_X1         1  2.0     8    14     226    (-,-) 
  g164768/ZN                 -       B1->ZN F     OAI21_X1       1  1.4     9    12     239    (-,-) 
  count_instr_reg[8]/D       -       -      F     DFF_X1         1    -     -     0     239    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1436: VIOLATED (-29 ps) Setup Check with Pin mem_instr_reg/CK->SE
          Group: clk
     Startpoint: (R) mem_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) mem_instr_reg/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      87                  
     Required Time:=     163                  
      Launch Clock:-       0                  
         Data Path:-     192                  
             Slack:=     -29                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  mem_state_reg[0]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_state_reg[0]/Q  -       CK->Q  F     DFF_X1         4  7.5    12    88      88    (-,-) 
  g177675/ZN          -       A->ZN  R     INV_X2         1  6.3    10    18     106    (-,-) 
  g82019__174046/ZN   -       A1->ZN F     NAND2_X4       3 12.4     9    16     122    (-,-) 
  g174048/ZN          -       A->ZN  R     INV_X2         3  9.4    14    20     143    (-,-) 
  g194190/ZN          -       A2->ZN F     NAND3_X4       3 10.7    13    25     167    (-,-) 
  g192613/ZN          -       A2->ZN R     NAND2_X1       2  4.0    15    25     192    (-,-) 
  mem_instr_reg/SE    -       -      R     SDFF_X1        2    -     -     0     192    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1437: VIOLATED (-27 ps) Setup Check with Pin reg_pc_reg[3]/CK->D
          Group: clk
     Startpoint: (R) latched_stalu_reg/CK
          Clock: (R) clk
       Endpoint: (F) reg_pc_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     238                  
             Slack:=     -27                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_stalu_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_stalu_reg/QN -       CK->QN R     DFF_X1         1  6.6    20    76      76    (-,-) 
  g195673/ZN           -       A->ZN  F     INV_X4         6 21.4    10    17      92    (-,-) 
  fopt31/ZN            -       A->ZN  R     INV_X2         3  7.2    11    18     110    (-,-) 
  g171189/ZN           -       A->ZN  F     INV_X2         2  3.5     5     8     118    (-,-) 
  g171188/ZN           -       A1->ZN R     NAND2_X1       1  3.8    14    18     136    (-,-) 
  g171187/ZN           -       A2->ZN F     NAND2_X2       3  5.1     9    17     153    (-,-) 
  g171186/ZN           -       A1->ZN R     NAND2_X1       2  8.3    24    31     184    (-,-) 
  g171503/ZN           -       A1->ZN F     NAND2_X1       2  4.9    14    25     208    (-,-) 
  g192475/ZN           -       A1->ZN R     NAND2_X1       1  1.9    10    18     226    (-,-) 
  g180652/ZN           -       A1->ZN F     NAND2_X1       1  1.4     7    12     238    (-,-) 
  reg_pc_reg[3]/D      -       -      F     DFF_X1         1    -     -     0     238    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1438: VIOLATED (-27 ps) Setup Check with Pin instr_rdinstr_reg/CK->D
          Group: clk
     Startpoint: (R) mem_rdata_q_reg[29]/CK
          Clock: (R) clk
       Endpoint: (R) instr_rdinstr_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     243                  
             Slack:=     -27                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_rdata_q_reg[29]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_rdata_q_reg[29]/QN -       CK->QN R     SDFF_X1        2  5.6    17    96      96    (-,-) 
  g194427/ZN             -       A2->ZN R     AND2_X4        3 10.3    10    35     131    (-,-) 
  g194426/ZN             -       A1->ZN F     NAND3_X2       1  1.8    10    16     147    (-,-) 
  g91/ZN                 -       A->ZN  R     INV_X1         1  1.9     8    13     160    (-,-) 
  g193034/ZN             -       A1->ZN F     NAND3_X1       1  1.8    11    17     177    (-,-) 
  g193033/ZN             -       A->ZN  R     INV_X1         1  3.3    11    18     195    (-,-) 
  g83/ZN                 -       A1->ZN F     NAND3_X2       3  5.2    13    21     216    (-,-) 
  g161839/ZN             -       B1->ZN R     OAI21_X1       1  1.4    17    27     243    (-,-) 
  instr_rdinstr_reg/D    -       -      R     DFF_X1         1    -     -     0     243    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1439: VIOLATED (-26 ps) Setup Check with Pin instr_rdcycle_reg/CK->D
          Group: clk
     Startpoint: (R) mem_rdata_q_reg[29]/CK
          Clock: (R) clk
       Endpoint: (R) instr_rdcycle_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      33                  
     Required Time:=     217                  
      Launch Clock:-       0                  
         Data Path:-     243                  
             Slack:=     -26                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_rdata_q_reg[29]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_rdata_q_reg[29]/QN -       CK->QN R     SDFF_X1        2  5.6    17    96      96    (-,-) 
  g194427/ZN             -       A2->ZN R     AND2_X4        3 10.3    10    35     131    (-,-) 
  g194426/ZN             -       A1->ZN F     NAND3_X2       1  1.8    10    16     147    (-,-) 
  g91/ZN                 -       A->ZN  R     INV_X1         1  1.9     8    13     160    (-,-) 
  g193034/ZN             -       A1->ZN F     NAND3_X1       1  1.8    11    17     177    (-,-) 
  g193033/ZN             -       A->ZN  R     INV_X1         1  3.3    11    18     195    (-,-) 
  g83/ZN                 -       A1->ZN F     NAND3_X2       3  5.2    13    21     216    (-,-) 
  g161834/ZN             -       B1->ZN R     OAI21_X1       1  1.4    17    27     243    (-,-) 
  instr_rdcycle_reg/D    -       -      R     DFF_X2         1    -     -     0     243    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1440: VIOLATED (-25 ps) Setup Check with Pin decoder_pseudo_trigger_reg/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (R) decoder_pseudo_trigger_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      31                  
     Required Time:=     219                  
      Launch Clock:-       0                  
         Data Path:-     244                  
             Slack:=     -25                  

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  mem_valid_reg/CK             -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q              -       CK->Q  R     DFF_X1         3  7.5    20    97      97    (-,-) 
  g177623/ZN                   -       A1->ZN F     NAND2_X4       1 11.1    10    18     116    (-,-) 
  g173154/ZN                   -       A->ZN  R     INV_X8        10 29.8    12    20     136    (-,-) 
  g179077/ZN                   -       A1->ZN F     NAND3_X2       2  6.3    14    23     159    (-,-) 
  g189418/ZN                   -       A1->ZN R     NAND2_X2       2  9.6    16    25     184    (-,-) 
  g180063/ZN                   -       A1->ZN F     NAND2_X2       1  6.0    10    18     202    (-,-) 
  g187813/ZN                   -       A->ZN  R     INV_X4         4 10.5     9    16     218    (-,-) 
  g187814/ZN                   -       A1->ZN R     AND2_X2        1  1.4     6    26     244    (-,-) 
  decoder_pseudo_trigger_reg/D -       -      R     DFF_X1         1    -     -     0     244    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 1441: VIOLATED (-23 ps) Setup Check with Pin mem_state_reg[1]/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (R) mem_state_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      32                  
     Required Time:=     218                  
      Launch Clock:-       0                  
         Data Path:-     241                  
             Slack:=     -23                  

#--------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  mem_valid_reg/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q    -       CK->Q  R     DFF_X1         3  7.5    20    97      97    (-,-) 
  g177623/ZN         -       A1->ZN F     NAND2_X4       1 11.1    10    18     116    (-,-) 
  g173154/ZN         -       A->ZN  R     INV_X8        10 29.8    12    20     136    (-,-) 
  g175058/ZN         -       A1->ZN F     NAND3_X1       2  2.8    13    22     157    (-,-) 
  g176317/ZN         -       A1->ZN F     OR2_X2         2  2.9     8    43     200    (-,-) 
  g176321/ZN         -       A1->ZN F     AND2_X1        1  1.8     6    29     229    (-,-) 
  g180235/ZN         -       A1->ZN R     NAND2_X1       1  1.4    10    12     241    (-,-) 
  mem_state_reg[1]/D -       -      R     DFF_X1         1    -     -     0     241    (-,-) 
#--------------------------------------------------------------------------------------------



Path 1442: VIOLATED (-22 ps) Setup Check with Pin is_sll_srl_sra_reg/CK->D
          Group: clk
     Startpoint: (R) decoder_pseudo_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (F) is_sll_srl_sra_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     -22                  

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  decoder_pseudo_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_pseudo_trigger_reg/Q  -       CK->Q  R     DFF_X1         1  3.6    12    89      89    (-,-) 
  g82417/ZN                     -       A->ZN  F     INV_X2         1  6.0     6    10     100    (-,-) 
  g82000__186577/ZN             -       A1->ZN R     NAND2_X4       2 26.6    20    25     125    (-,-) 
  g190157/ZN                    -       A->ZN  F     INV_X16       25 86.3    10    17     142    (-,-) 
  g186585/Z                     -       A->Z   F     BUF_X4         4  7.9     6    26     168    (-,-) 
  g172679/ZN                    -       A1->ZN R     NAND2_X2       1  3.6    10    13     181    (-,-) 
  g165848/ZN                    -       A1->ZN F     NOR2_X2        1  1.7     5     7     188    (-,-) 
  g161840/ZN                    -       A2->ZN R     AOI22_X1       1  2.0    26    36     224    (-,-) 
  g161723/ZN                    -       A->ZN  F     INV_X1         1  1.4     7     8     232    (-,-) 
  is_sll_srl_sra_reg/D          -       -      F     DFF_X1         1    -     -     0     232    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 1443: VIOLATED (-22 ps) Setup Check with Pin instr_bne_reg/CK->D
          Group: clk
     Startpoint: (R) decoder_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (R) instr_bne_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     238                  
             Slack:=     -22                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/QN -       CK->QN F     DFF_X1         2  7.1    18    76      76    (-,-) 
  g183084/ZN             -       A->ZN  R     INV_X4         4 21.0    15    26     103    (-,-) 
  g82000__186577/ZN      -       A2->ZN F     NAND2_X4       2 24.4    14    25     128    (-,-) 
  g190157/ZN             -       A->ZN  R     INV_X16       25 94.1    16    26     154    (-,-) 
  g186584/ZN             -       A1->ZN F     NAND2_X2       2  6.3    10    19     173    (-,-) 
  g166005/ZN             -       A->ZN  R     INV_X2         2  8.2    12    20     193    (-,-) 
  g165964/ZN             -       A1->ZN F     NAND2_X4       6 10.3     9    16     208    (-,-) 
  g164780/ZN             -       B2->ZN R     OAI21_X1       1  1.4    18    30     238    (-,-) 
  instr_bne_reg/D        -       -      R     DFF_X1         1    -     -     0     238    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1444: VIOLATED (-21 ps) Setup Check with Pin instr_sll_reg/CK->D
          Group: clk
     Startpoint: (R) decoder_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (F) instr_sll_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     230                  
             Slack:=     -21                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/QN -       CK->QN F     DFF_X1         2  7.1    18    76      76    (-,-) 
  g183084/ZN             -       A->ZN  R     INV_X4         4 21.0    15    26     103    (-,-) 
  g82000__186577/ZN      -       A2->ZN F     NAND2_X4       2 24.4    14    25     128    (-,-) 
  g190157/ZN             -       A->ZN  R     INV_X16       25 94.1    16    26     154    (-,-) 
  g195046/ZN             -       A->ZN  F     INV_X4         3 10.6     7    11     166    (-,-) 
  g186497_dup195049/ZN   -       A1->ZN R     NAND2_X4       3 15.2    14    19     184    (-,-) 
  fopt195050/ZN          -       A->ZN  F     INV_X8        17 31.3     7    14     198    (-,-) 
  g186513/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    14     212    (-,-) 
  g162744/ZN             -       A->ZN  F     OAI21_X1       1  1.4    12    18     230    (-,-) 
  instr_sll_reg/D        -       -      F     DFF_X1         1    -     -     0     230    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1445: VIOLATED (-21 ps) Setup Check with Pin instr_xor_reg/CK->D
          Group: clk
     Startpoint: (R) decoder_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (F) instr_xor_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      41                  
     Required Time:=     209                  
      Launch Clock:-       0                  
         Data Path:-     230                  
             Slack:=     -21                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/QN -       CK->QN F     DFF_X1         2  7.1    18    76      76    (-,-) 
  g183084/ZN             -       A->ZN  R     INV_X4         4 21.0    15    26     103    (-,-) 
  g82000__186577/ZN      -       A2->ZN F     NAND2_X4       2 24.4    14    25     128    (-,-) 
  g190157/ZN             -       A->ZN  R     INV_X16       25 94.1    16    26     154    (-,-) 
  g195046/ZN             -       A->ZN  F     INV_X4         3 10.6     7    11     166    (-,-) 
  g186497_dup195049/ZN   -       A1->ZN R     NAND2_X4       3 15.2    14    19     184    (-,-) 
  fopt195050/ZN          -       A->ZN  F     INV_X8        17 31.3     7    14     198    (-,-) 
  g186514/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    14     212    (-,-) 
  g162624/ZN             -       A->ZN  F     OAI21_X1       1  1.4    11    18     230    (-,-) 
  instr_xor_reg/D        -       -      F     DFF_X1         1    -     -     0     230    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1446: VIOLATED (-21 ps) Setup Check with Pin instr_add_reg/CK->D
          Group: clk
     Startpoint: (R) decoder_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (F) instr_add_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      41                  
     Required Time:=     209                  
      Launch Clock:-       0                  
         Data Path:-     230                  
             Slack:=     -21                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/QN -       CK->QN F     DFF_X1         2  7.1    18    76      76    (-,-) 
  g183084/ZN             -       A->ZN  R     INV_X4         4 21.0    15    26     103    (-,-) 
  g82000__186577/ZN      -       A2->ZN F     NAND2_X4       2 24.4    14    25     128    (-,-) 
  g190157/ZN             -       A->ZN  R     INV_X16       25 94.1    16    26     154    (-,-) 
  g195046/ZN             -       A->ZN  F     INV_X4         3 10.6     7    11     166    (-,-) 
  g186497_dup195049/ZN   -       A1->ZN R     NAND2_X4       3 15.2    14    19     184    (-,-) 
  fopt195050/ZN          -       A->ZN  F     INV_X8        17 31.3     7    14     198    (-,-) 
  g186506/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    14     212    (-,-) 
  g162749/ZN             -       A->ZN  F     OAI21_X1       1  1.4    10    18     230    (-,-) 
  instr_add_reg/D        -       -      F     DFF_X1         1    -     -     0     230    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1447: VIOLATED (-21 ps) Setup Check with Pin reg_pc_reg[21]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) reg_pc_reg[21]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     230                  
             Slack:=     -21                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  4.4    14    91      91    (-,-) 
  g171853/ZN           -       A1->ZN F     NAND2_X2       1  6.0    10    17     108    (-,-) 
  fopt171852/ZN        -       A->ZN  R     INV_X4         3 17.5    13    20     128    (-,-) 
  g171093/ZN           -       A->ZN  F     INV_X2         1 11.1     8    14     143    (-,-) 
  fopt49/ZN            -       A->ZN  R     INV_X8        10 30.0    12    19     161    (-,-) 
  fopt168819/ZN        -       A->ZN  F     INV_X2         4  9.6     8    13     174    (-,-) 
  g81880__170138/ZN    -       A1->ZN R     NAND2_X2       1  6.5    13    18     192    (-,-) 
  g81186__171732/ZN    -       A2->ZN F     NAND2_X4       3  8.0     8    16     208    (-,-) 
  fopt179532/ZN        -       A->ZN  R     INV_X2         1  3.4     7    12     220    (-,-) 
  g165429/ZN           -       B1->ZN F     OAI21_X2       1  1.4     8    11     230    (-,-) 
  reg_pc_reg[21]/D     -       -      F     DFF_X1         1    -     -     0     230    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1448: VIOLATED (-21 ps) Setup Check with Pin instr_or_reg/CK->D
          Group: clk
     Startpoint: (R) decoder_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (F) instr_or_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      41                  
     Required Time:=     209                  
      Launch Clock:-       0                  
         Data Path:-     230                  
             Slack:=     -21                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/QN -       CK->QN F     DFF_X1         2  7.1    18    76      76    (-,-) 
  g183084/ZN             -       A->ZN  R     INV_X4         4 21.0    15    26     103    (-,-) 
  g82000__186577/ZN      -       A2->ZN F     NAND2_X4       2 24.4    14    25     128    (-,-) 
  g190157/ZN             -       A->ZN  R     INV_X16       25 94.1    16    26     154    (-,-) 
  g195046/ZN             -       A->ZN  F     INV_X4         3 10.6     7    11     166    (-,-) 
  g186497_dup195049/ZN   -       A1->ZN R     NAND2_X4       3 15.2    14    19     184    (-,-) 
  fopt195050/ZN          -       A->ZN  F     INV_X8        17 31.3     7    14     198    (-,-) 
  g186498/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    14     212    (-,-) 
  g190492/ZN             -       A->ZN  F     OAI21_X1       1  1.4    10    18     230    (-,-) 
  instr_or_reg/D         -       -      F     DFF_X1         1    -     -     0     230    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1449: VIOLATED (-21 ps) Setup Check with Pin instr_and_reg/CK->D
          Group: clk
     Startpoint: (R) decoder_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (F) instr_and_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      41                  
     Required Time:=     209                  
      Launch Clock:-       0                  
         Data Path:-     230                  
             Slack:=     -21                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/QN -       CK->QN F     DFF_X1         2  7.1    18    76      76    (-,-) 
  g183084/ZN             -       A->ZN  R     INV_X4         4 21.0    15    26     103    (-,-) 
  g82000__186577/ZN      -       A2->ZN F     NAND2_X4       2 24.4    14    25     128    (-,-) 
  g190157/ZN             -       A->ZN  R     INV_X16       25 94.1    16    26     154    (-,-) 
  g195046/ZN             -       A->ZN  F     INV_X4         3 10.6     7    11     166    (-,-) 
  g186497_dup195049/ZN   -       A1->ZN R     NAND2_X4       3 15.2    14    19     184    (-,-) 
  fopt195050/ZN          -       A->ZN  F     INV_X8        17 31.3     7    14     198    (-,-) 
  g194766/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    14     212    (-,-) 
  g194765/ZN             -       A->ZN  F     OAI21_X1       1  1.4    10    18     230    (-,-) 
  instr_and_reg/D        -       -      F     DFF_X1         1    -     -     0     230    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1450: VIOLATED (-20 ps) Setup Check with Pin instr_xori_reg/CK->D
          Group: clk
     Startpoint: (R) decoder_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (F) instr_xori_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      41                  
     Required Time:=     209                  
      Launch Clock:-       0                  
         Data Path:-     230                  
             Slack:=     -20                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/QN -       CK->QN F     DFF_X1         2  7.1    18    76      76    (-,-) 
  g183084/ZN             -       A->ZN  R     INV_X4         4 21.0    15    26     103    (-,-) 
  g82000__186577/ZN      -       A2->ZN F     NAND2_X4       2 24.4    14    25     128    (-,-) 
  g190157/ZN             -       A->ZN  R     INV_X16       25 94.1    16    26     154    (-,-) 
  g195046/ZN             -       A->ZN  F     INV_X4         3 10.6     7    11     166    (-,-) 
  g186497_dup195049/ZN   -       A1->ZN R     NAND2_X4       3 15.2    14    19     184    (-,-) 
  fopt195050/ZN          -       A->ZN  F     INV_X8        17 31.3     7    14     198    (-,-) 
  g186512/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    14     212    (-,-) 
  g164687/ZN             -       A->ZN  F     OAI21_X1       1  1.4    10    18     230    (-,-) 
  instr_xori_reg/D       -       -      F     DFF_X1         1    -     -     0     230    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1451: VIOLATED (-20 ps) Setup Check with Pin instr_bgeu_reg/CK->D
          Group: clk
     Startpoint: (R) decoder_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (R) instr_bgeu_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      37                  
     Required Time:=     213                  
      Launch Clock:-       0                  
         Data Path:-     234                  
             Slack:=     -20                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/QN -       CK->QN F     DFF_X1         2  7.1    18    76      76    (-,-) 
  g183084/ZN             -       A->ZN  R     INV_X4         4 21.0    15    26     103    (-,-) 
  g82000__186577/ZN      -       A2->ZN F     NAND2_X4       2 24.4    14    25     128    (-,-) 
  g190157/ZN             -       A->ZN  R     INV_X16       25 94.1    16    26     154    (-,-) 
  g186584/ZN             -       A1->ZN F     NAND2_X2       2  6.3    10    19     173    (-,-) 
  g166005/ZN             -       A->ZN  R     INV_X2         2  8.2    12    20     193    (-,-) 
  g165964/ZN             -       A1->ZN F     NAND2_X4       6 10.3     9    16     208    (-,-) 
  g192208/ZN             -       A1->ZN R     OAI22_X1       1  1.4    28    26     234    (-,-) 
  instr_bgeu_reg/D       -       -      R     DFF_X1         1    -     -     0     234    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1452: VIOLATED (-20 ps) Setup Check with Pin instr_bge_reg/CK->D
          Group: clk
     Startpoint: (R) decoder_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (R) instr_bge_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      37                  
     Required Time:=     213                  
      Launch Clock:-       0                  
         Data Path:-     234                  
             Slack:=     -20                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/QN -       CK->QN F     DFF_X1         2  7.1    18    76      76    (-,-) 
  g183084/ZN             -       A->ZN  R     INV_X4         4 21.0    15    26     103    (-,-) 
  g82000__186577/ZN      -       A2->ZN F     NAND2_X4       2 24.4    14    25     128    (-,-) 
  g190157/ZN             -       A->ZN  R     INV_X16       25 94.1    16    26     154    (-,-) 
  g186584/ZN             -       A1->ZN F     NAND2_X2       2  6.3    10    19     173    (-,-) 
  g166005/ZN             -       A->ZN  R     INV_X2         2  8.2    12    20     193    (-,-) 
  g165964/ZN             -       A1->ZN F     NAND2_X4       6 10.3     9    16     208    (-,-) 
  g192206/ZN             -       A1->ZN R     OAI22_X1       1  1.4    28    26     234    (-,-) 
  instr_bge_reg/D        -       -      R     DFF_X1         1    -     -     0     234    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1453: VIOLATED (-20 ps) Setup Check with Pin instr_beq_reg/CK->D
          Group: clk
     Startpoint: (R) decoder_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (R) instr_beq_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      37                  
     Required Time:=     213                  
      Launch Clock:-       0                  
         Data Path:-     234                  
             Slack:=     -20                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/QN -       CK->QN F     DFF_X1         2  7.1    18    76      76    (-,-) 
  g183084/ZN             -       A->ZN  R     INV_X4         4 21.0    15    26     103    (-,-) 
  g82000__186577/ZN      -       A2->ZN F     NAND2_X4       2 24.4    14    25     128    (-,-) 
  g190157/ZN             -       A->ZN  R     INV_X16       25 94.1    16    26     154    (-,-) 
  g186584/ZN             -       A1->ZN F     NAND2_X2       2  6.3    10    19     173    (-,-) 
  g166005/ZN             -       A->ZN  R     INV_X2         2  8.2    12    20     193    (-,-) 
  g165964/ZN             -       A1->ZN F     NAND2_X4       6 10.3     9    16     208    (-,-) 
  g192209/ZN             -       A1->ZN R     OAI22_X1       1  1.4    28    26     234    (-,-) 
  instr_beq_reg/D        -       -      R     DFF_X1         1    -     -     0     234    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1454: VIOLATED (-20 ps) Setup Check with Pin instr_srl_reg/CK->D
          Group: clk
     Startpoint: (R) decoder_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (F) instr_srl_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     230                  
             Slack:=     -20                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/QN -       CK->QN F     DFF_X1         2  7.1    18    76      76    (-,-) 
  g183084/ZN             -       A->ZN  R     INV_X4         4 21.0    15    26     103    (-,-) 
  g82000__186577/ZN      -       A2->ZN F     NAND2_X4       2 24.4    14    25     128    (-,-) 
  g190157/ZN             -       A->ZN  R     INV_X16       25 94.1    16    26     154    (-,-) 
  g195046/ZN             -       A->ZN  F     INV_X4         3 10.6     7    11     166    (-,-) 
  g186497_dup195049/ZN   -       A1->ZN R     NAND2_X4       3 15.2    14    19     184    (-,-) 
  fopt195050/ZN          -       A->ZN  F     INV_X8        17 31.3     7    14     198    (-,-) 
  g186508/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    14     212    (-,-) 
  g162752/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     230    (-,-) 
  instr_srl_reg/D        -       -      F     DFF_X1         1    -     -     0     230    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1455: VIOLATED (-20 ps) Setup Check with Pin instr_sltu_reg/CK->D
          Group: clk
     Startpoint: (R) decoder_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (F) instr_sltu_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     230                  
             Slack:=     -20                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/QN -       CK->QN F     DFF_X1         2  7.1    18    76      76    (-,-) 
  g183084/ZN             -       A->ZN  R     INV_X4         4 21.0    15    26     103    (-,-) 
  g82000__186577/ZN      -       A2->ZN F     NAND2_X4       2 24.4    14    25     128    (-,-) 
  g190157/ZN             -       A->ZN  R     INV_X16       25 94.1    16    26     154    (-,-) 
  g195046/ZN             -       A->ZN  F     INV_X4         3 10.6     7    11     166    (-,-) 
  g186497_dup195049/ZN   -       A1->ZN R     NAND2_X4       3 15.2    14    19     184    (-,-) 
  fopt195050/ZN          -       A->ZN  F     INV_X8        17 31.3     7    14     198    (-,-) 
  g186516/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    14     212    (-,-) 
  g162746/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     230    (-,-) 
  instr_sltu_reg/D       -       -      F     DFF_X1         1    -     -     0     230    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1456: VIOLATED (-20 ps) Setup Check with Pin instr_slt_reg/CK->D
          Group: clk
     Startpoint: (R) decoder_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (F) instr_slt_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     230                  
             Slack:=     -20                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/QN -       CK->QN F     DFF_X1         2  7.1    18    76      76    (-,-) 
  g183084/ZN             -       A->ZN  R     INV_X4         4 21.0    15    26     103    (-,-) 
  g82000__186577/ZN      -       A2->ZN F     NAND2_X4       2 24.4    14    25     128    (-,-) 
  g190157/ZN             -       A->ZN  R     INV_X16       25 94.1    16    26     154    (-,-) 
  g195046/ZN             -       A->ZN  F     INV_X4         3 10.6     7    11     166    (-,-) 
  g186497_dup195049/ZN   -       A1->ZN R     NAND2_X4       3 15.2    14    19     184    (-,-) 
  fopt195050/ZN          -       A->ZN  F     INV_X8        17 31.3     7    14     198    (-,-) 
  g186507/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    14     212    (-,-) 
  g162745/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     230    (-,-) 
  instr_slt_reg/D        -       -      F     DFF_X1         1    -     -     0     230    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1457: VIOLATED (-20 ps) Setup Check with Pin instr_andi_reg/CK->D
          Group: clk
     Startpoint: (R) decoder_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (F) instr_andi_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     230                  
             Slack:=     -20                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/QN -       CK->QN F     DFF_X1         2  7.1    18    76      76    (-,-) 
  g183084/ZN             -       A->ZN  R     INV_X4         4 21.0    15    26     103    (-,-) 
  g82000__186577/ZN      -       A2->ZN F     NAND2_X4       2 24.4    14    25     128    (-,-) 
  g190157/ZN             -       A->ZN  R     INV_X16       25 94.1    16    26     154    (-,-) 
  g195046/ZN             -       A->ZN  F     INV_X4         3 10.6     7    11     166    (-,-) 
  g186497_dup195049/ZN   -       A1->ZN R     NAND2_X4       3 15.2    14    19     184    (-,-) 
  fopt195050/ZN          -       A->ZN  F     INV_X8        17 31.3     7    14     198    (-,-) 
  g186503/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    14     212    (-,-) 
  g164684/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     230    (-,-) 
  instr_andi_reg/D       -       -      F     DFF_X1         1    -     -     0     230    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1458: VIOLATED (-20 ps) Setup Check with Pin instr_sltiu_reg/CK->D
          Group: clk
     Startpoint: (R) decoder_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (F) instr_sltiu_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     230                  
             Slack:=     -20                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/QN -       CK->QN F     DFF_X1         2  7.1    18    76      76    (-,-) 
  g183084/ZN             -       A->ZN  R     INV_X4         4 21.0    15    26     103    (-,-) 
  g82000__186577/ZN      -       A2->ZN F     NAND2_X4       2 24.4    14    25     128    (-,-) 
  g190157/ZN             -       A->ZN  R     INV_X16       25 94.1    16    26     154    (-,-) 
  g195046/ZN             -       A->ZN  F     INV_X4         3 10.6     7    11     166    (-,-) 
  g186497_dup195049/ZN   -       A1->ZN R     NAND2_X4       3 15.2    14    19     184    (-,-) 
  fopt195050/ZN          -       A->ZN  F     INV_X8        17 31.3     7    14     198    (-,-) 
  g186505/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    14     212    (-,-) 
  g164796/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     230    (-,-) 
  instr_sltiu_reg/D      -       -      F     DFF_X1         1    -     -     0     230    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1459: VIOLATED (-20 ps) Setup Check with Pin instr_slti_reg/CK->D
          Group: clk
     Startpoint: (R) decoder_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (F) instr_slti_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     230                  
             Slack:=     -20                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/QN -       CK->QN F     DFF_X1         2  7.1    18    76      76    (-,-) 
  g183084/ZN             -       A->ZN  R     INV_X4         4 21.0    15    26     103    (-,-) 
  g82000__186577/ZN      -       A2->ZN F     NAND2_X4       2 24.4    14    25     128    (-,-) 
  g190157/ZN             -       A->ZN  R     INV_X16       25 94.1    16    26     154    (-,-) 
  g195046/ZN             -       A->ZN  F     INV_X4         3 10.6     7    11     166    (-,-) 
  g186497_dup195049/ZN   -       A1->ZN R     NAND2_X4       3 15.2    14    19     184    (-,-) 
  fopt195050/ZN          -       A->ZN  F     INV_X8        17 31.3     7    14     198    (-,-) 
  g186509/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    14     212    (-,-) 
  g194691/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     230    (-,-) 
  instr_slti_reg/D       -       -      F     DFF_X1         1    -     -     0     230    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1460: VIOLATED (-20 ps) Setup Check with Pin instr_ori_reg/CK->D
          Group: clk
     Startpoint: (R) decoder_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (F) instr_ori_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     230                  
             Slack:=     -20                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/QN -       CK->QN F     DFF_X1         2  7.1    18    76      76    (-,-) 
  g183084/ZN             -       A->ZN  R     INV_X4         4 21.0    15    26     103    (-,-) 
  g82000__186577/ZN      -       A2->ZN F     NAND2_X4       2 24.4    14    25     128    (-,-) 
  g190157/ZN             -       A->ZN  R     INV_X16       25 94.1    16    26     154    (-,-) 
  g195046/ZN             -       A->ZN  F     INV_X4         3 10.6     7    11     166    (-,-) 
  g186497_dup195049/ZN   -       A1->ZN R     NAND2_X4       3 15.2    14    19     184    (-,-) 
  fopt195050/ZN          -       A->ZN  F     INV_X8        17 31.3     7    14     198    (-,-) 
  g186500/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    14     212    (-,-) 
  g193049/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     230    (-,-) 
  instr_ori_reg/D        -       -      F     DFF_X1         1    -     -     0     230    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1461: VIOLATED (-20 ps) Setup Check with Pin instr_addi_reg/CK->D
          Group: clk
     Startpoint: (R) decoder_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (F) instr_addi_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     230                  
             Slack:=     -20                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/QN -       CK->QN F     DFF_X1         2  7.1    18    76      76    (-,-) 
  g183084/ZN             -       A->ZN  R     INV_X4         4 21.0    15    26     103    (-,-) 
  g82000__186577/ZN      -       A2->ZN F     NAND2_X4       2 24.4    14    25     128    (-,-) 
  g190157/ZN             -       A->ZN  R     INV_X16       25 94.1    16    26     154    (-,-) 
  g195046/ZN             -       A->ZN  F     INV_X4         3 10.6     7    11     166    (-,-) 
  g186497_dup195049/ZN   -       A1->ZN R     NAND2_X4       3 15.2    14    19     184    (-,-) 
  fopt195050/ZN          -       A->ZN  F     INV_X8        17 31.3     7    14     198    (-,-) 
  g186504/ZN             -       A1->ZN R     NAND2_X1       1  2.0    10    14     212    (-,-) 
  g164772/ZN             -       A->ZN  F     OAI21_X1       1  1.4     9    18     230    (-,-) 
  instr_addi_reg/D       -       -      F     DFF_X1         1    -     -     0     230    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1462: VIOLATED (-20 ps) Setup Check with Pin reg_pc_reg[8]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) reg_pc_reg[8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     230                  
             Slack:=     -20                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  4.4    14    91      91    (-,-) 
  g171853/ZN           -       A1->ZN F     NAND2_X2       1  6.0    10    17     108    (-,-) 
  fopt171852/ZN        -       A->ZN  R     INV_X4         3 17.5    13    20     128    (-,-) 
  g179723/ZN           -       A->ZN  F     INV_X8        22 51.8     9    17     145    (-,-) 
  g81814__169288/ZN    -       A1->ZN R     NAND2_X1       3 12.1    33    40     185    (-,-) 
  g171497/ZN           -       A2->ZN F     NAND2_X1       1  1.8    10    18     203    (-,-) 
  g186615/ZN           -       A1->ZN R     NAND2_X1       1  1.9    10    15     218    (-,-) 
  g176490/ZN           -       A1->ZN F     NAND2_X1       1  1.4     7    12     230    (-,-) 
  reg_pc_reg[8]/D      -       -      F     DFF_X1         1    -     -     0     230    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1463: VIOLATED (-19 ps) Setup Check with Pin count_cycle_reg[7]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     230                  
             Slack:=     -19                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[3]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[3]/Q       -       CK->Q  R     DFF_X1         4  6.7    18    96      96    (-,-) 
  inc_add_1428_40_g187000/ZN -       A1->ZN R     AND2_X2        2  5.6    11    36     132    (-,-) 
  g187002/ZN                 -       A2->ZN F     NAND4_X1       1  2.4    18    30     162    (-,-) 
  inc_add_1428_40_g187001/ZN -       A->ZN  F     XNOR2_X1       1  1.9    10    42     204    (-,-) 
  g168490/ZN                 -       A1->ZN F     AND2_X2        1  1.4     5    26     230    (-,-) 
  count_cycle_reg[7]/D       -       -      F     DFF_X1         1    -     -     0     230    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1464: VIOLATED (-18 ps) Setup Check with Pin reg_pc_reg[7]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      33                  
     Required Time:=     217                  
      Launch Clock:-       0                  
         Data Path:-     236                  
             Slack:=     -18                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  4.4    14    91      91    (-,-) 
  g171853/ZN           -       A1->ZN F     NAND2_X2       1  6.0    10    17     108    (-,-) 
  fopt171852/ZN        -       A->ZN  R     INV_X4         3 17.5    13    20     128    (-,-) 
  g179723/ZN           -       A->ZN  F     INV_X8        22 51.8     9    17     145    (-,-) 
  fopt179725/ZN        -       A->ZN  R     INV_X1         1  3.8    11    18     163    (-,-) 
  g81262__179724/ZN    -       A2->ZN F     NAND2_X2       2  4.9    10    16     179    (-,-) 
  g81233__188172/ZN    -       A1->ZN R     NAND2_X1       2  5.3    18    24     203    (-,-) 
  fopt169931/ZN        -       A->ZN  F     INV_X1         1  3.0     7    12     215    (-,-) 
  g165427/ZN           -       B1->ZN R     OAI21_X2       1  1.4    14    21     236    (-,-) 
  reg_pc_reg[7]/D      -       -      R     DFF_X1         1    -     -     0     236    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1465: VIOLATED (-18 ps) Setup Check with Pin reg_pc_reg[17]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[17]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      33                  
     Required Time:=     217                  
      Launch Clock:-       0                  
         Data Path:-     236                  
             Slack:=     -18                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  4.4    14    91      91    (-,-) 
  g171853/ZN           -       A1->ZN F     NAND2_X2       1  6.0    10    17     108    (-,-) 
  fopt171852/ZN        -       A->ZN  R     INV_X4         3 17.5    13    20     128    (-,-) 
  g179723/ZN           -       A->ZN  F     INV_X8        22 51.8     9    17     145    (-,-) 
  fopt169305/ZN        -       A->ZN  R     INV_X8         7 23.8    10    17     162    (-,-) 
  g81163__168958/ZN    -       A2->ZN F     NAND2_X2       2  4.9    11    16     178    (-,-) 
  g170687/ZN           -       A1->ZN R     NAND2_X1       2  5.7    18    25     203    (-,-) 
  g167457/ZN           -       A->ZN  F     INV_X1         1  3.0     7    12     215    (-,-) 
  g179883/ZN           -       B1->ZN R     OAI21_X2       1  1.4    14    21     236    (-,-) 
  reg_pc_reg[17]/D     -       -      R     DFF_X1         1    -     -     0     236    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1466: VIOLATED (-18 ps) Setup Check with Pin reg_pc_reg[13]/CK->D
          Group: clk
     Startpoint: (R) latched_stalu_reg/CK
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      33                  
     Required Time:=     217                  
      Launch Clock:-       0                  
         Data Path:-     235                  
             Slack:=     -18                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_stalu_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_stalu_reg/Q  -       CK->Q  R     DFF_X1         2 10.1    26   103     103    (-,-) 
  fopt195687/ZN        -       A->ZN  F     INV_X4        13 33.4    13    23     126    (-,-) 
  g81334__169398/ZN    -       B1->ZN R     OAI21_X2       2  5.7    24    34     160    (-,-) 
  g170475/ZN           -       A2->ZN F     NAND2_X2       2  4.9     9    19     179    (-,-) 
  g170774/ZN           -       A1->ZN R     NAND2_X1       2  5.3    18    24     203    (-,-) 
  g170779/ZN           -       A->ZN  F     INV_X1         1  3.0     7    12     214    (-,-) 
  g180502/ZN           -       B1->ZN R     OAI21_X2       1  1.4    14    21     235    (-,-) 
  reg_pc_reg[13]/D     -       -      R     DFF_X1         1    -     -     0     235    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1467: VIOLATED (-18 ps) Setup Check with Pin reg_pc_reg[11]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     234                  
             Slack:=     -18                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  4.4    14    91      91    (-,-) 
  g171853/ZN           -       A1->ZN F     NAND2_X2       1  6.0    10    17     108    (-,-) 
  fopt171852/ZN        -       A->ZN  R     INV_X4         3 17.5    13    20     128    (-,-) 
  g179723/ZN           -       A->ZN  F     INV_X8        22 51.8     9    17     145    (-,-) 
  fopt48/ZN            -       A->ZN  R     INV_X4         4 16.1    12    19     164    (-,-) 
  g170653/ZN           -       A1->ZN F     NAND2_X2       3  6.7    10    17     181    (-,-) 
  g171519/ZN           -       A1->ZN R     NAND2_X1       2  3.8    14    20     202    (-,-) 
  g171520/ZN           -       A->ZN  F     INV_X1         1  1.8     5     9     210    (-,-) 
  g165396/ZN           -       B1->ZN R     OAI21_X1       1  1.4    17    24     234    (-,-) 
  reg_pc_reg[11]/D     -       -      R     DFF_X1         1    -     -     0     234    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1468: VIOLATED (-18 ps) Setup Check with Pin instr_blt_reg/CK->D
          Group: clk
     Startpoint: (R) decoder_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (F) instr_blt_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      41                  
     Required Time:=     209                  
      Launch Clock:-       0                  
         Data Path:-     227                  
             Slack:=     -18                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/QN -       CK->QN F     DFF_X1         2  7.1    18    76      76    (-,-) 
  g183084/ZN             -       A->ZN  R     INV_X4         4 21.0    15    26     103    (-,-) 
  g82000__186577/ZN      -       A2->ZN F     NAND2_X4       2 24.4    14    25     128    (-,-) 
  g190157/ZN             -       A->ZN  R     INV_X16       25 94.1    16    26     154    (-,-) 
  g195046/ZN             -       A->ZN  F     INV_X4         3 10.6     7    11     166    (-,-) 
  g186497_dup195049/ZN   -       A1->ZN R     NAND2_X4       3 15.2    14    19     184    (-,-) 
  fopt195050/ZN          -       A->ZN  F     INV_X8        17 31.3     7    14     198    (-,-) 
  g186502/ZN             -       A1->ZN R     NAND2_X2       1  2.0     8    12     210    (-,-) 
  g164680/ZN             -       A->ZN  F     OAI21_X1       1  1.4    11    17     227    (-,-) 
  instr_blt_reg/D        -       -      F     DFF_X1         1    -     -     0     227    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1469: VIOLATED (-18 ps) Setup Check with Pin instr_bltu_reg/CK->D
          Group: clk
     Startpoint: (R) decoder_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (F) instr_bltu_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      41                  
     Required Time:=     209                  
      Launch Clock:-       0                  
         Data Path:-     227                  
             Slack:=     -18                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/QN -       CK->QN F     DFF_X1         2  7.1    18    76      76    (-,-) 
  g183084/ZN             -       A->ZN  R     INV_X4         4 21.0    15    26     103    (-,-) 
  g82000__186577/ZN      -       A2->ZN F     NAND2_X4       2 24.4    14    25     128    (-,-) 
  g190157/ZN             -       A->ZN  R     INV_X16       25 94.1    16    26     154    (-,-) 
  g195046/ZN             -       A->ZN  F     INV_X4         3 10.6     7    11     166    (-,-) 
  g186497_dup195049/ZN   -       A1->ZN R     NAND2_X4       3 15.2    14    19     184    (-,-) 
  fopt195050/ZN          -       A->ZN  F     INV_X8        17 31.3     7    14     198    (-,-) 
  g186511/ZN             -       A1->ZN R     NAND2_X2       1  2.0     8    12     210    (-,-) 
  g164676/ZN             -       A->ZN  F     OAI21_X1       1  1.4    10    17     227    (-,-) 
  instr_bltu_reg/D       -       -      F     DFF_X1         1    -     -     0     227    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1470: VIOLATED (-17 ps) Setup Check with Pin mem_wdata_reg[23]/CK->SE
          Group: clk
     Startpoint: (R) mem_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[23]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      88                  
     Required Time:=     162                  
      Launch Clock:-       0                  
         Data Path:-     179                  
             Slack:=     -17                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  mem_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_state_reg[0]/Q   -       CK->Q  R     DFF_X1         4  8.3    22    99      99    (-,-) 
  g177675/ZN           -       A->ZN  F     INV_X2         1  6.0     8    12     112    (-,-) 
  g82019__174046/ZN    -       A1->ZN R     NAND2_X4       3 13.6    13    18     130    (-,-) 
  g189053/ZN           -       A->ZN  F     INV_X4         3 17.8     8    13     143    (-,-) 
  g175326/ZN           -       A1->ZN R     NAND2_X4      21 42.7    30    36     179    (-,-) 
  mem_wdata_reg[23]/SE -       -      R     SDFF_X2       21    -     -     0     179    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1471: VIOLATED (-17 ps) Setup Check with Pin mem_wdata_reg[22]/CK->SE
          Group: clk
     Startpoint: (R) mem_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[22]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      88                  
     Required Time:=     162                  
      Launch Clock:-       0                  
         Data Path:-     179                  
             Slack:=     -17                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  mem_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_state_reg[0]/Q   -       CK->Q  R     DFF_X1         4  8.3    22    99      99    (-,-) 
  g177675/ZN           -       A->ZN  F     INV_X2         1  6.0     8    12     112    (-,-) 
  g82019__174046/ZN    -       A1->ZN R     NAND2_X4       3 13.6    13    18     130    (-,-) 
  g189053/ZN           -       A->ZN  F     INV_X4         3 17.8     8    13     143    (-,-) 
  g175326/ZN           -       A1->ZN R     NAND2_X4      21 42.7    30    36     179    (-,-) 
  mem_wdata_reg[22]/SE -       -      R     SDFF_X2       21    -     -     0     179    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1472: VIOLATED (-17 ps) Setup Check with Pin mem_wdata_reg[21]/CK->SE
          Group: clk
     Startpoint: (R) mem_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[21]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      88                  
     Required Time:=     162                  
      Launch Clock:-       0                  
         Data Path:-     179                  
             Slack:=     -17                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  mem_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_state_reg[0]/Q   -       CK->Q  R     DFF_X1         4  8.3    22    99      99    (-,-) 
  g177675/ZN           -       A->ZN  F     INV_X2         1  6.0     8    12     112    (-,-) 
  g82019__174046/ZN    -       A1->ZN R     NAND2_X4       3 13.6    13    18     130    (-,-) 
  g189053/ZN           -       A->ZN  F     INV_X4         3 17.8     8    13     143    (-,-) 
  g175326/ZN           -       A1->ZN R     NAND2_X4      21 42.7    30    36     179    (-,-) 
  mem_wdata_reg[21]/SE -       -      R     SDFF_X2       21    -     -     0     179    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1473: VIOLATED (-17 ps) Setup Check with Pin mem_wdata_reg[20]/CK->SE
          Group: clk
     Startpoint: (R) mem_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[20]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      88                  
     Required Time:=     162                  
      Launch Clock:-       0                  
         Data Path:-     179                  
             Slack:=     -17                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  mem_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_state_reg[0]/Q   -       CK->Q  R     DFF_X1         4  8.3    22    99      99    (-,-) 
  g177675/ZN           -       A->ZN  F     INV_X2         1  6.0     8    12     112    (-,-) 
  g82019__174046/ZN    -       A1->ZN R     NAND2_X4       3 13.6    13    18     130    (-,-) 
  g189053/ZN           -       A->ZN  F     INV_X4         3 17.8     8    13     143    (-,-) 
  g175326/ZN           -       A1->ZN R     NAND2_X4      21 42.7    30    36     179    (-,-) 
  mem_wdata_reg[20]/SE -       -      R     SDFF_X2       21    -     -     0     179    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1474: VIOLATED (-17 ps) Setup Check with Pin mem_wdata_reg[19]/CK->SE
          Group: clk
     Startpoint: (R) mem_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[19]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      88                  
     Required Time:=     162                  
      Launch Clock:-       0                  
         Data Path:-     179                  
             Slack:=     -17                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  mem_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_state_reg[0]/Q   -       CK->Q  R     DFF_X1         4  8.3    22    99      99    (-,-) 
  g177675/ZN           -       A->ZN  F     INV_X2         1  6.0     8    12     112    (-,-) 
  g82019__174046/ZN    -       A1->ZN R     NAND2_X4       3 13.6    13    18     130    (-,-) 
  g189053/ZN           -       A->ZN  F     INV_X4         3 17.8     8    13     143    (-,-) 
  g175326/ZN           -       A1->ZN R     NAND2_X4      21 42.7    30    36     179    (-,-) 
  mem_wdata_reg[19]/SE -       -      R     SDFF_X2       21    -     -     0     179    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1475: VIOLATED (-17 ps) Setup Check with Pin mem_wdata_reg[18]/CK->SE
          Group: clk
     Startpoint: (R) mem_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[18]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      88                  
     Required Time:=     162                  
      Launch Clock:-       0                  
         Data Path:-     179                  
             Slack:=     -17                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  mem_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_state_reg[0]/Q   -       CK->Q  R     DFF_X1         4  8.3    22    99      99    (-,-) 
  g177675/ZN           -       A->ZN  F     INV_X2         1  6.0     8    12     112    (-,-) 
  g82019__174046/ZN    -       A1->ZN R     NAND2_X4       3 13.6    13    18     130    (-,-) 
  g189053/ZN           -       A->ZN  F     INV_X4         3 17.8     8    13     143    (-,-) 
  g175326/ZN           -       A1->ZN R     NAND2_X4      21 42.7    30    36     179    (-,-) 
  mem_wdata_reg[18]/SE -       -      R     SDFF_X2       21    -     -     0     179    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1476: VIOLATED (-17 ps) Setup Check with Pin mem_wdata_reg[17]/CK->SE
          Group: clk
     Startpoint: (R) mem_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[17]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      88                  
     Required Time:=     162                  
      Launch Clock:-       0                  
         Data Path:-     179                  
             Slack:=     -17                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  mem_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_state_reg[0]/Q   -       CK->Q  R     DFF_X1         4  8.3    22    99      99    (-,-) 
  g177675/ZN           -       A->ZN  F     INV_X2         1  6.0     8    12     112    (-,-) 
  g82019__174046/ZN    -       A1->ZN R     NAND2_X4       3 13.6    13    18     130    (-,-) 
  g189053/ZN           -       A->ZN  F     INV_X4         3 17.8     8    13     143    (-,-) 
  g175326/ZN           -       A1->ZN R     NAND2_X4      21 42.7    30    36     179    (-,-) 
  mem_wdata_reg[17]/SE -       -      R     SDFF_X2       21    -     -     0     179    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1477: VIOLATED (-17 ps) Setup Check with Pin mem_wdata_reg[16]/CK->SE
          Group: clk
     Startpoint: (R) mem_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[16]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      88                  
     Required Time:=     162                  
      Launch Clock:-       0                  
         Data Path:-     179                  
             Slack:=     -17                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  mem_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_state_reg[0]/Q   -       CK->Q  R     DFF_X1         4  8.3    22    99      99    (-,-) 
  g177675/ZN           -       A->ZN  F     INV_X2         1  6.0     8    12     112    (-,-) 
  g82019__174046/ZN    -       A1->ZN R     NAND2_X4       3 13.6    13    18     130    (-,-) 
  g189053/ZN           -       A->ZN  F     INV_X4         3 17.8     8    13     143    (-,-) 
  g175326/ZN           -       A1->ZN R     NAND2_X4      21 42.7    30    36     179    (-,-) 
  mem_wdata_reg[16]/SE -       -      R     SDFF_X2       21    -     -     0     179    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1478: VIOLATED (-17 ps) Setup Check with Pin mem_wdata_reg[7]/CK->SE
          Group: clk
     Startpoint: (R) mem_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[7]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      88                  
     Required Time:=     162                  
      Launch Clock:-       0                  
         Data Path:-     179                  
             Slack:=     -17                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  mem_state_reg[0]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_state_reg[0]/Q  -       CK->Q  R     DFF_X1         4  8.3    22    99      99    (-,-) 
  g177675/ZN          -       A->ZN  F     INV_X2         1  6.0     8    12     112    (-,-) 
  g82019__174046/ZN   -       A1->ZN R     NAND2_X4       3 13.6    13    18     130    (-,-) 
  g189053/ZN          -       A->ZN  F     INV_X4         3 17.8     8    13     143    (-,-) 
  g175326/ZN          -       A1->ZN R     NAND2_X4      21 42.7    30    36     179    (-,-) 
  mem_wdata_reg[7]/SE -       -      R     SDFF_X2       21    -     -     0     179    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1479: VIOLATED (-17 ps) Setup Check with Pin mem_wdata_reg[6]/CK->SE
          Group: clk
     Startpoint: (R) mem_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[6]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      88                  
     Required Time:=     162                  
      Launch Clock:-       0                  
         Data Path:-     179                  
             Slack:=     -17                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  mem_state_reg[0]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_state_reg[0]/Q  -       CK->Q  R     DFF_X1         4  8.3    22    99      99    (-,-) 
  g177675/ZN          -       A->ZN  F     INV_X2         1  6.0     8    12     112    (-,-) 
  g82019__174046/ZN   -       A1->ZN R     NAND2_X4       3 13.6    13    18     130    (-,-) 
  g189053/ZN          -       A->ZN  F     INV_X4         3 17.8     8    13     143    (-,-) 
  g175326/ZN          -       A1->ZN R     NAND2_X4      21 42.7    30    36     179    (-,-) 
  mem_wdata_reg[6]/SE -       -      R     SDFF_X2       21    -     -     0     179    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1480: VIOLATED (-17 ps) Setup Check with Pin mem_wdata_reg[5]/CK->SE
          Group: clk
     Startpoint: (R) mem_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[5]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      88                  
     Required Time:=     162                  
      Launch Clock:-       0                  
         Data Path:-     179                  
             Slack:=     -17                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  mem_state_reg[0]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_state_reg[0]/Q  -       CK->Q  R     DFF_X1         4  8.3    22    99      99    (-,-) 
  g177675/ZN          -       A->ZN  F     INV_X2         1  6.0     8    12     112    (-,-) 
  g82019__174046/ZN   -       A1->ZN R     NAND2_X4       3 13.6    13    18     130    (-,-) 
  g189053/ZN          -       A->ZN  F     INV_X4         3 17.8     8    13     143    (-,-) 
  g175326/ZN          -       A1->ZN R     NAND2_X4      21 42.7    30    36     179    (-,-) 
  mem_wdata_reg[5]/SE -       -      R     SDFF_X2       21    -     -     0     179    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1481: VIOLATED (-17 ps) Setup Check with Pin mem_wdata_reg[4]/CK->SE
          Group: clk
     Startpoint: (R) mem_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[4]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      88                  
     Required Time:=     162                  
      Launch Clock:-       0                  
         Data Path:-     179                  
             Slack:=     -17                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  mem_state_reg[0]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_state_reg[0]/Q  -       CK->Q  R     DFF_X1         4  8.3    22    99      99    (-,-) 
  g177675/ZN          -       A->ZN  F     INV_X2         1  6.0     8    12     112    (-,-) 
  g82019__174046/ZN   -       A1->ZN R     NAND2_X4       3 13.6    13    18     130    (-,-) 
  g189053/ZN          -       A->ZN  F     INV_X4         3 17.8     8    13     143    (-,-) 
  g175326/ZN          -       A1->ZN R     NAND2_X4      21 42.7    30    36     179    (-,-) 
  mem_wdata_reg[4]/SE -       -      R     SDFF_X2       21    -     -     0     179    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1482: VIOLATED (-17 ps) Setup Check with Pin mem_wdata_reg[3]/CK->SE
          Group: clk
     Startpoint: (R) mem_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[3]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      88                  
     Required Time:=     162                  
      Launch Clock:-       0                  
         Data Path:-     179                  
             Slack:=     -17                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  mem_state_reg[0]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_state_reg[0]/Q  -       CK->Q  R     DFF_X1         4  8.3    22    99      99    (-,-) 
  g177675/ZN          -       A->ZN  F     INV_X2         1  6.0     8    12     112    (-,-) 
  g82019__174046/ZN   -       A1->ZN R     NAND2_X4       3 13.6    13    18     130    (-,-) 
  g189053/ZN          -       A->ZN  F     INV_X4         3 17.8     8    13     143    (-,-) 
  g175326/ZN          -       A1->ZN R     NAND2_X4      21 42.7    30    36     179    (-,-) 
  mem_wdata_reg[3]/SE -       -      R     SDFF_X2       21    -     -     0     179    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1483: VIOLATED (-17 ps) Setup Check with Pin mem_wdata_reg[2]/CK->SE
          Group: clk
     Startpoint: (R) mem_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[2]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      88                  
     Required Time:=     162                  
      Launch Clock:-       0                  
         Data Path:-     179                  
             Slack:=     -17                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  mem_state_reg[0]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_state_reg[0]/Q  -       CK->Q  R     DFF_X1         4  8.3    22    99      99    (-,-) 
  g177675/ZN          -       A->ZN  F     INV_X2         1  6.0     8    12     112    (-,-) 
  g82019__174046/ZN   -       A1->ZN R     NAND2_X4       3 13.6    13    18     130    (-,-) 
  g189053/ZN          -       A->ZN  F     INV_X4         3 17.8     8    13     143    (-,-) 
  g175326/ZN          -       A1->ZN R     NAND2_X4      21 42.7    30    36     179    (-,-) 
  mem_wdata_reg[2]/SE -       -      R     SDFF_X2       21    -     -     0     179    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1484: VIOLATED (-17 ps) Setup Check with Pin mem_wdata_reg[1]/CK->SE
          Group: clk
     Startpoint: (R) mem_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[1]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      88                  
     Required Time:=     162                  
      Launch Clock:-       0                  
         Data Path:-     179                  
             Slack:=     -17                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  mem_state_reg[0]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_state_reg[0]/Q  -       CK->Q  R     DFF_X1         4  8.3    22    99      99    (-,-) 
  g177675/ZN          -       A->ZN  F     INV_X2         1  6.0     8    12     112    (-,-) 
  g82019__174046/ZN   -       A1->ZN R     NAND2_X4       3 13.6    13    18     130    (-,-) 
  g189053/ZN          -       A->ZN  F     INV_X4         3 17.8     8    13     143    (-,-) 
  g175326/ZN          -       A1->ZN R     NAND2_X4      21 42.7    30    36     179    (-,-) 
  mem_wdata_reg[1]/SE -       -      R     SDFF_X2       21    -     -     0     179    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1485: VIOLATED (-17 ps) Setup Check with Pin mem_wdata_reg[0]/CK->SE
          Group: clk
     Startpoint: (R) mem_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[0]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      88                  
     Required Time:=     162                  
      Launch Clock:-       0                  
         Data Path:-     179                  
             Slack:=     -17                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  mem_state_reg[0]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_state_reg[0]/Q  -       CK->Q  R     DFF_X1         4  8.3    22    99      99    (-,-) 
  g177675/ZN          -       A->ZN  F     INV_X2         1  6.0     8    12     112    (-,-) 
  g82019__174046/ZN   -       A1->ZN R     NAND2_X4       3 13.6    13    18     130    (-,-) 
  g189053/ZN          -       A->ZN  F     INV_X4         3 17.8     8    13     143    (-,-) 
  g175326/ZN          -       A1->ZN R     NAND2_X4      21 42.7    30    36     179    (-,-) 
  mem_wdata_reg[0]/SE -       -      R     SDFF_X2       21    -     -     0     179    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1486: VIOLATED (-17 ps) Setup Check with Pin reg_pc_reg[14]/CK->D
          Group: clk
     Startpoint: (R) latched_stalu_reg/CK
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     233                  
             Slack:=     -17                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_stalu_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_stalu_reg/Q  -       CK->Q  R     DFF_X1         2 10.1    26   103     103    (-,-) 
  fopt195687/ZN        -       A->ZN  F     INV_X4        13 33.4    13    23     126    (-,-) 
  g188201/ZN           -       B1->ZN R     OAI21_X2       2  5.0    22    33     159    (-,-) 
  g188204/ZN           -       A2->ZN F     NAND2_X2       1  6.0    10    20     178    (-,-) 
  g180024/ZN           -       A1->ZN R     NAND2_X4       3  9.6    11    17     195    (-,-) 
  fopt180023/ZN        -       A->ZN  F     INV_X1         3  5.2     8    13     209    (-,-) 
  g187381/ZN           -       B1->ZN R     OAI21_X1       1  1.4    17    25     233    (-,-) 
  reg_pc_reg[14]/D     -       -      R     DFF_X1         1    -     -     0     233    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1487: VIOLATED (-16 ps) Setup Check with Pin count_cycle_reg[5]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[3]/CK
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      31                  
     Required Time:=     219                  
      Launch Clock:-       0                  
         Data Path:-     235                  
             Slack:=     -16                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[3]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[3]/Q       -       CK->Q  R     DFF_X1         4  6.7    18    96      96    (-,-) 
  inc_add_1428_40_g187000/ZN -       A1->ZN R     AND2_X2        2  5.6    11    36     132    (-,-) 
  inc_add_1428_40_g184215/ZN -       A2->ZN F     NAND2_X2       3  7.2    10    18     150    (-,-) 
  g190630/ZN                 -       A->ZN  R     INV_X2         3  5.6    10    16     166    (-,-) 
  g184221/ZN                 -       A1->ZN F     NAND2_X1       1  1.8     7    13     179    (-,-) 
  g184220/ZN                 -       A->ZN  R     OAI221_X1      1  2.0    37    21     200    (-,-) 
  g174596/ZN                 -       A1->ZN R     AND2_X2        1  1.4     7    35     235    (-,-) 
  count_cycle_reg[5]/D       -       -      R     DFF_X1         1    -     -     0     235    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1488: VIOLATED (-16 ps) Setup Check with Pin reg_pc_reg[15]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     232                  
             Slack:=     -16                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  4.4    14    91      91    (-,-) 
  g171853/ZN           -       A1->ZN F     NAND2_X2       1  6.0    10    17     108    (-,-) 
  fopt171852/ZN        -       A->ZN  R     INV_X4         3 17.5    13    20     128    (-,-) 
  g179723/ZN           -       A->ZN  F     INV_X8        22 51.8     9    17     145    (-,-) 
  fopt169305/ZN        -       A->ZN  R     INV_X8         7 23.8    10    17     162    (-,-) 
  g195688/ZN           -       A2->ZN F     NAND2_X2       3  5.9    11    17     179    (-,-) 
  g170757/ZN           -       A1->ZN F     AND2_X1        1  1.8     6    30     208    (-,-) 
  g170756/ZN           -       B1->ZN R     OAI21_X1       1  1.4    17    24     232    (-,-) 
  reg_pc_reg[15]/D     -       -      R     DFF_X1         1    -     -     0     232    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1489: VIOLATED (-15 ps) Setup Check with Pin instr_sub_reg/CK->D
          Group: clk
     Startpoint: (R) decoder_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (R) instr_sub_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      37                  
     Required Time:=     213                  
      Launch Clock:-       0                  
         Data Path:-     228                  
             Slack:=     -15                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/QN -       CK->QN F     DFF_X1         2  7.1    18    76      76    (-,-) 
  g183084/ZN             -       A->ZN  R     INV_X4         4 21.0    15    26     103    (-,-) 
  g82000__186577/ZN      -       A2->ZN F     NAND2_X4       2 24.4    14    25     128    (-,-) 
  g190157/ZN             -       A->ZN  R     INV_X16       25 94.1    16    26     154    (-,-) 
  g186588/ZN             -       A1->ZN F     NAND3_X4       2  7.8    12    21     176    (-,-) 
  g165746/ZN             -       A->ZN  R     INV_X4         2  8.1     8    15     191    (-,-) 
  g164988/ZN             -       A1->ZN F     NAND2_X1       1  1.8     7    12     203    (-,-) 
  g195156/ZN             -       A1->ZN R     OAI22_X1       1  1.4    28    25     228    (-,-) 
  instr_sub_reg/D        -       -      R     DFF_X1         1    -     -     0     228    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1490: VIOLATED (-15 ps) Setup Check with Pin instr_sra_reg/CK->D
          Group: clk
     Startpoint: (R) decoder_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (F) instr_sra_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      41                  
     Required Time:=     209                  
      Launch Clock:-       0                  
         Data Path:-     224                  
             Slack:=     -15                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/QN -       CK->QN F     DFF_X1         2  7.1    18    76      76    (-,-) 
  g183084/ZN             -       A->ZN  R     INV_X4         4 21.0    15    26     103    (-,-) 
  g82000__186577/ZN      -       A2->ZN F     NAND2_X4       2 24.4    14    25     128    (-,-) 
  g190157/ZN             -       A->ZN  R     INV_X16       25 94.1    16    26     154    (-,-) 
  g195046/ZN             -       A->ZN  F     INV_X4         3 10.6     7    11     166    (-,-) 
  g186497_dup195049/ZN   -       A1->ZN R     NAND2_X4       3 15.2    14    19     184    (-,-) 
  g195048/Z              -       A->Z   R     BUF_X1         1  2.0     8    25     209    (-,-) 
  g195047/ZN             -       A1->ZN F     OAI22_X1       1  1.4    10    15     224    (-,-) 
  instr_sra_reg/D        -       -      F     DFF_X1         1    -     -     0     224    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1491: VIOLATED (-15 ps) Setup Check with Pin mem_wdata_reg[30]/CK->SE
          Group: clk
     Startpoint: (R) mem_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[30]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      86                  
     Required Time:=     164                  
      Launch Clock:-       0                  
         Data Path:-     179                  
             Slack:=     -15                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  mem_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_state_reg[0]/Q   -       CK->Q  R     DFF_X1         4  8.3    22    99      99    (-,-) 
  g177675/ZN           -       A->ZN  F     INV_X2         1  6.0     8    12     112    (-,-) 
  g82019__174046/ZN    -       A1->ZN R     NAND2_X4       3 13.6    13    18     130    (-,-) 
  g189053/ZN           -       A->ZN  F     INV_X4         3 17.8     8    13     143    (-,-) 
  g175326/ZN           -       A1->ZN R     NAND2_X4      21 42.7    30    36     179    (-,-) 
  mem_wdata_reg[30]/SE -       -      R     SDFFR_X2      21    -     -     0     179    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1492: VIOLATED (-15 ps) Setup Check with Pin mem_wdata_reg[26]/CK->SE
          Group: clk
     Startpoint: (R) mem_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[26]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      86                  
     Required Time:=     164                  
      Launch Clock:-       0                  
         Data Path:-     179                  
             Slack:=     -15                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  mem_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_state_reg[0]/Q   -       CK->Q  R     DFF_X1         4  8.3    22    99      99    (-,-) 
  g177675/ZN           -       A->ZN  F     INV_X2         1  6.0     8    12     112    (-,-) 
  g82019__174046/ZN    -       A1->ZN R     NAND2_X4       3 13.6    13    18     130    (-,-) 
  g189053/ZN           -       A->ZN  F     INV_X4         3 17.8     8    13     143    (-,-) 
  g175326/ZN           -       A1->ZN R     NAND2_X4      21 42.7    30    36     179    (-,-) 
  mem_wdata_reg[26]/SE -       -      R     SDFFR_X2      21    -     -     0     179    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1493: VIOLATED (-15 ps) Setup Check with Pin mem_wdata_reg[25]/CK->SE
          Group: clk
     Startpoint: (R) mem_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[25]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      86                  
     Required Time:=     164                  
      Launch Clock:-       0                  
         Data Path:-     179                  
             Slack:=     -15                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  mem_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_state_reg[0]/Q   -       CK->Q  R     DFF_X1         4  8.3    22    99      99    (-,-) 
  g177675/ZN           -       A->ZN  F     INV_X2         1  6.0     8    12     112    (-,-) 
  g82019__174046/ZN    -       A1->ZN R     NAND2_X4       3 13.6    13    18     130    (-,-) 
  g189053/ZN           -       A->ZN  F     INV_X4         3 17.8     8    13     143    (-,-) 
  g175326/ZN           -       A1->ZN R     NAND2_X4      21 42.7    30    36     179    (-,-) 
  mem_wdata_reg[25]/SE -       -      R     SDFFR_X2      21    -     -     0     179    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1494: VIOLATED (-15 ps) Setup Check with Pin mem_wdata_reg[24]/CK->SE
          Group: clk
     Startpoint: (R) mem_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[24]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      86                  
     Required Time:=     164                  
      Launch Clock:-       0                  
         Data Path:-     179                  
             Slack:=     -15                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  mem_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_state_reg[0]/Q   -       CK->Q  R     DFF_X1         4  8.3    22    99      99    (-,-) 
  g177675/ZN           -       A->ZN  F     INV_X2         1  6.0     8    12     112    (-,-) 
  g82019__174046/ZN    -       A1->ZN R     NAND2_X4       3 13.6    13    18     130    (-,-) 
  g189053/ZN           -       A->ZN  F     INV_X4         3 17.8     8    13     143    (-,-) 
  g175326/ZN           -       A1->ZN R     NAND2_X4      21 42.7    30    36     179    (-,-) 
  mem_wdata_reg[24]/SE -       -      R     SDFFR_X2      21    -     -     0     179    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1495: VIOLATED (-13 ps) Setup Check with Pin mem_wdata_reg[23]/CK->D
          Group: clk
     Startpoint: (R) mem_wordsize_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[23]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      76                  
     Required Time:=     174                  
      Launch Clock:-       0                  
         Data Path:-     187                  
             Slack:=     -13                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wordsize_reg[1]/Q  -       CK->Q  R     DFF_X1         3  8.8    23   100     100    (-,-) 
  g82034__186786/ZN      -       A1->ZN F     NAND2_X2       2  7.8    13    22     122    (-,-) 
  g190966/ZN             -       A1->ZN F     AND2_X2        8 13.5    11    38     160    (-,-) 
  g81609__2900/ZN        -       B1->ZN R     OAI21_X1       2  1.6    18    27     187    (-,-) 
  mem_wdata_reg[23]/D    -       -      R     SDFF_X2        2    -     -     0     187    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1496: VIOLATED (-13 ps) Setup Check with Pin mem_wdata_reg[22]/CK->D
          Group: clk
     Startpoint: (R) mem_wordsize_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[22]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      76                  
     Required Time:=     174                  
      Launch Clock:-       0                  
         Data Path:-     187                  
             Slack:=     -13                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wordsize_reg[1]/Q  -       CK->Q  R     DFF_X1         3  8.8    23   100     100    (-,-) 
  g82034__186786/ZN      -       A1->ZN F     NAND2_X2       2  7.8    13    22     122    (-,-) 
  g190966/ZN             -       A1->ZN F     AND2_X2        8 13.5    11    38     160    (-,-) 
  g81610__2391/ZN        -       B1->ZN R     OAI21_X1       2  1.6    18    27     187    (-,-) 
  mem_wdata_reg[22]/D    -       -      R     SDFF_X2        2    -     -     0     187    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1497: VIOLATED (-13 ps) Setup Check with Pin mem_wdata_reg[21]/CK->D
          Group: clk
     Startpoint: (R) mem_wordsize_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[21]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      76                  
     Required Time:=     174                  
      Launch Clock:-       0                  
         Data Path:-     187                  
             Slack:=     -13                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wordsize_reg[1]/Q  -       CK->Q  R     DFF_X1         3  8.8    23   100     100    (-,-) 
  g82034__186786/ZN      -       A1->ZN F     NAND2_X2       2  7.8    13    22     122    (-,-) 
  g190966/ZN             -       A1->ZN F     AND2_X2        8 13.5    11    38     160    (-,-) 
  g81611__7675/ZN        -       B1->ZN R     OAI21_X1       2  1.6    18    27     187    (-,-) 
  mem_wdata_reg[21]/D    -       -      R     SDFF_X2        2    -     -     0     187    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1498: VIOLATED (-13 ps) Setup Check with Pin mem_wdata_reg[20]/CK->D
          Group: clk
     Startpoint: (R) mem_wordsize_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[20]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      76                  
     Required Time:=     174                  
      Launch Clock:-       0                  
         Data Path:-     187                  
             Slack:=     -13                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wordsize_reg[1]/Q  -       CK->Q  R     DFF_X1         3  8.8    23   100     100    (-,-) 
  g82034__186786/ZN      -       A1->ZN F     NAND2_X2       2  7.8    13    22     122    (-,-) 
  g190966/ZN             -       A1->ZN F     AND2_X2        8 13.5    11    38     160    (-,-) 
  g81612__7118/ZN        -       B1->ZN R     OAI21_X1       2  1.6    18    27     187    (-,-) 
  mem_wdata_reg[20]/D    -       -      R     SDFF_X2        2    -     -     0     187    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1499: VIOLATED (-13 ps) Setup Check with Pin mem_wdata_reg[19]/CK->D
          Group: clk
     Startpoint: (R) mem_wordsize_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[19]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      76                  
     Required Time:=     174                  
      Launch Clock:-       0                  
         Data Path:-     187                  
             Slack:=     -13                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wordsize_reg[1]/Q  -       CK->Q  R     DFF_X1         3  8.8    23   100     100    (-,-) 
  g82034__186786/ZN      -       A1->ZN F     NAND2_X2       2  7.8    13    22     122    (-,-) 
  g190966/ZN             -       A1->ZN F     AND2_X2        8 13.5    11    38     160    (-,-) 
  g81615__174258/ZN      -       B1->ZN R     OAI21_X1       2  1.6    18    27     187    (-,-) 
  mem_wdata_reg[19]/D    -       -      R     SDFF_X2        2    -     -     0     187    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1500: VIOLATED (-13 ps) Setup Check with Pin mem_wdata_reg[18]/CK->D
          Group: clk
     Startpoint: (R) mem_wordsize_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[18]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      76                  
     Required Time:=     174                  
      Launch Clock:-       0                  
         Data Path:-     187                  
             Slack:=     -13                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wordsize_reg[1]/Q  -       CK->Q  R     DFF_X1         3  8.8    23   100     100    (-,-) 
  g82034__186786/ZN      -       A1->ZN F     NAND2_X2       2  7.8    13    22     122    (-,-) 
  g190966/ZN             -       A1->ZN F     AND2_X2        8 13.5    11    38     160    (-,-) 
  g190964/ZN             -       B1->ZN R     OAI21_X1       2  1.6    18    27     187    (-,-) 
  mem_wdata_reg[18]/D    -       -      R     SDFF_X2        2    -     -     0     187    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1501: VIOLATED (-13 ps) Setup Check with Pin mem_wdata_reg[17]/CK->D
          Group: clk
     Startpoint: (R) mem_wordsize_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[17]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      76                  
     Required Time:=     174                  
      Launch Clock:-       0                  
         Data Path:-     187                  
             Slack:=     -13                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wordsize_reg[1]/Q  -       CK->Q  R     DFF_X1         3  8.8    23   100     100    (-,-) 
  g82034__186786/ZN      -       A1->ZN F     NAND2_X2       2  7.8    13    22     122    (-,-) 
  g190966/ZN             -       A1->ZN F     AND2_X2        8 13.5    11    38     160    (-,-) 
  g81617__7114/ZN        -       B1->ZN R     OAI21_X1       2  1.6    18    27     187    (-,-) 
  mem_wdata_reg[17]/D    -       -      R     SDFF_X2        2    -     -     0     187    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1502: VIOLATED (-13 ps) Setup Check with Pin mem_wdata_reg[16]/CK->D
          Group: clk
     Startpoint: (R) mem_wordsize_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[16]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      76                  
     Required Time:=     174                  
      Launch Clock:-       0                  
         Data Path:-     187                  
             Slack:=     -13                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wordsize_reg[1]/Q  -       CK->Q  R     DFF_X1         3  8.8    23   100     100    (-,-) 
  g82034__186786/ZN      -       A1->ZN F     NAND2_X2       2  7.8    13    22     122    (-,-) 
  g190966/ZN             -       A1->ZN F     AND2_X2        8 13.5    11    38     160    (-,-) 
  g81604__4547/ZN        -       B1->ZN R     OAI21_X1       2  1.6    18    27     187    (-,-) 
  mem_wdata_reg[16]/D    -       -      R     SDFF_X2        2    -     -     0     187    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1503: VIOLATED (-13 ps) Setup Check with Pin reg_pc_reg[19]/CK->D
          Group: clk
     Startpoint: (R) latched_stalu_reg/CK
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[19]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      33                  
     Required Time:=     217                  
      Launch Clock:-       0                  
         Data Path:-     230                  
             Slack:=     -13                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_stalu_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_stalu_reg/Q  -       CK->Q  R     DFF_X1         2 10.1    26   103     103    (-,-) 
  fopt195687/ZN        -       A->ZN  F     INV_X4        13 33.4    13    23     126    (-,-) 
  g170768/ZN           -       B1->ZN R     OAI21_X2       3  5.9    24    35     161    (-,-) 
  g179611/ZN           -       A2->ZN F     NAND2_X2       3  6.8    11    21     182    (-,-) 
  g171578/ZN           -       A1->ZN F     AND2_X2        1  3.0     6    28     210    (-,-) 
  g171577/ZN           -       B1->ZN R     OAI21_X2       1  1.4    14    20     230    (-,-) 
  reg_pc_reg[19]/D     -       -      R     DFF_X1         1    -     -     0     230    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1504: VIOLATED (-12 ps) Setup Check with Pin reg_pc_reg[12]/CK->D
          Group: clk
     Startpoint: (R) latched_stalu_reg/CK
          Clock: (R) clk
       Endpoint: (F) reg_pc_reg[12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     222                  
             Slack:=     -12                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_stalu_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_stalu_reg/QN -       CK->QN F     DFF_X1         1  6.0    17    74      74    (-,-) 
  g195673/ZN           -       A->ZN  R     INV_X4         6 23.7    16    28     101    (-,-) 
  fopt183576/ZN        -       A->ZN  F     INV_X4         7 13.2     7    13     114    (-,-) 
  g81346__188193/ZN    -       A1->ZN R     NAND2_X1       1  3.5    13    18     132    (-,-) 
  g81335__188192/ZN    -       A->ZN  F     OAI21_X2       3  5.4    12    22     154    (-,-) 
  g188191/ZN           -       A2->ZN R     NAND2_X2       2  5.2    12    21     174    (-,-) 
  g64/ZN               -       A1->ZN F     NAND2_X2       2  7.7    11    18     192    (-,-) 
  g171864/ZN           -       A->ZN  R     INV_X1         1  3.4    11    18     210    (-,-) 
  g171863/ZN           -       B1->ZN F     OAI21_X2       1  1.4     8    12     222    (-,-) 
  reg_pc_reg[12]/D     -       -      F     DFF_X1         1    -     -     0     222    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1505: VIOLATED (-12 ps) Setup Check with Pin reg_pc_reg[10]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      34                  
     Required Time:=     216                  
      Launch Clock:-       0                  
         Data Path:-     228                  
             Slack:=     -12                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  4.4    14    91      91    (-,-) 
  g171853/ZN           -       A1->ZN F     NAND2_X2       1  6.0    10    17     108    (-,-) 
  fopt171852/ZN        -       A->ZN  R     INV_X4         3 17.5    13    20     128    (-,-) 
  g179723/ZN           -       A->ZN  F     INV_X8        22 51.8     9    17     145    (-,-) 
  fopt169305/ZN        -       A->ZN  R     INV_X8         7 23.8    10    17     162    (-,-) 
  g188124/ZN           -       A1->ZN F     NAND2_X2       2  6.3    10    16     178    (-,-) 
  g188125/ZN           -       A1->ZN R     NAND2_X2       3  5.6    12    18     196    (-,-) 
  fopt171284/ZN        -       A->ZN  F     INV_X1         1  1.8     5     8     205    (-,-) 
  g165302/ZN           -       B1->ZN R     OAI21_X1       1  1.4    17    23     228    (-,-) 
  reg_pc_reg[10]/D     -       -      R     DFF_X1         1    -     -     0     228    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1506: VIOLATED (-12 ps) Setup Check with Pin reg_pc_reg[16]/CK->D
          Group: clk
     Startpoint: (R) latched_stalu_reg/CK
          Clock: (R) clk
       Endpoint: (F) reg_pc_reg[16]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     222                  
             Slack:=     -12                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_stalu_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_stalu_reg/QN -       CK->QN F     DFF_X1         1  6.0    17    74      74    (-,-) 
  g195673/ZN           -       A->ZN  R     INV_X4         6 23.7    16    28     101    (-,-) 
  fopt195675/ZN        -       A->ZN  F     INV_X4        11 19.9     9    15     116    (-,-) 
  g81342__195682/ZN    -       A1->ZN R     NAND2_X1       1  3.5    13    19     135    (-,-) 
  g81341__169397/ZN    -       A->ZN  F     OAI21_X2       3  5.4    12    22     157    (-,-) 
  g81253__168895/ZN    -       A2->ZN R     NAND2_X2       1  6.3    13    22     179    (-,-) 
  g201/ZN              -       A1->ZN F     NAND2_X4       3  8.2     8    15     193    (-,-) 
  g171231/ZN           -       A->ZN  R     INV_X2         2  6.7    10    17     210    (-,-) 
  g165433/ZN           -       B1->ZN F     OAI21_X2       1  1.4     8    12     222    (-,-) 
  reg_pc_reg[16]/D     -       -      F     DFF_X1         1    -     -     0     222    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1507: VIOLATED (-11 ps) Setup Check with Pin reg_pc_reg[5]/CK->D
          Group: clk
     Startpoint: (R) latched_stalu_reg/CK
          Clock: (R) clk
       Endpoint: (F) reg_pc_reg[5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     222                  
             Slack:=     -11                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_stalu_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_stalu_reg/QN -       CK->QN F     DFF_X1         1  6.0    17    74      74    (-,-) 
  g195673/ZN           -       A->ZN  R     INV_X4         6 23.7    16    28     101    (-,-) 
  fopt195675/ZN        -       A->ZN  F     INV_X4        11 19.9     9    15     116    (-,-) 
  g195674/ZN           -       A1->ZN R     NAND2_X1       1  3.5    13    19     135    (-,-) 
  g187639/ZN           -       A->ZN  F     OAI21_X2       2  4.1    11    20     155    (-,-) 
  g187642/ZN           -       A1->ZN R     NAND2_X2       2  5.1    11    18     173    (-,-) 
  g188153/ZN           -       A1->ZN F     NAND2_X1       2  4.9    12    20     193    (-,-) 
  g192479/ZN           -       A1->ZN R     NAND2_X1       1  1.9    10    17     210    (-,-) 
  g190222/ZN           -       A1->ZN F     NAND2_X1       1  1.4     7    12     222    (-,-) 
  reg_pc_reg[5]/D      -       -      F     DFF_X1         1    -     -     0     222    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1508: VIOLATED (-11 ps) Setup Check with Pin alu_out_q_reg[1]/CK->D
          Group: clk
     Startpoint: (R) instr_ori_reg/CK
          Clock: (R) clk
       Endpoint: (F) alu_out_q_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      41                  
     Required Time:=     209                  
      Launch Clock:-       0                  
         Data Path:-     220                  
             Slack:=     -11                  

#--------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  instr_ori_reg/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  instr_ori_reg/QN   -       CK->QN R     DFF_X1         2  8.1    24    80      80    (-,-) 
  g82213__193050/ZN  -       A1->ZN F     NAND2_X4      14 31.6    19    31     111    (-,-) 
  g190238/ZN         -       A->ZN  R     INV_X8        20 36.4    14    26     137    (-,-) 
  g81708__195014/ZN  -       A2->ZN F     OAI22_X1       1  1.8    11    21     157    (-,-) 
  g81371__7114/ZN    -       A->ZN  R     AOI21_X1       1  2.0    23    42     199    (-,-) 
  g81300__6083/ZN    -       A->ZN  F     OAI21_X1       1  1.4    10    21     220    (-,-) 
  alu_out_q_reg[1]/D -       -      F     DFF_X1         1    -     -     0     220    (-,-) 
#--------------------------------------------------------------------------------------------



Path 1509: VIOLATED (-10 ps) Setup Check with Pin reg_pc_reg[6]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) reg_pc_reg[6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     220                  
             Slack:=     -10                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  4.4    14    91      91    (-,-) 
  g171853/ZN           -       A1->ZN F     NAND2_X2       1  6.0    10    17     108    (-,-) 
  fopt171852/ZN        -       A->ZN  R     INV_X4         3 17.5    13    20     128    (-,-) 
  g179723/ZN           -       A->ZN  F     INV_X8        22 51.8     9    17     145    (-,-) 
  g170589/ZN           -       A1->ZN R     NAND2_X1       2  7.0    21    28     172    (-,-) 
  g81286__171383/ZN    -       A2->ZN F     NAND2_X2       3  6.6    10    20     193    (-,-) 
  g192485/ZN           -       A1->ZN R     NAND2_X1       1  1.9    10    16     208    (-,-) 
  g177258/ZN           -       A1->ZN F     NAND2_X1       1  1.4     7    12     220    (-,-) 
  reg_pc_reg[6]/D      -       -      F     DFF_X1         1    -     -     0     220    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1510: VIOLATED (-9 ps) Setup Check with Pin reg_pc_reg[4]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      32                  
     Required Time:=     218                  
      Launch Clock:-       0                  
         Data Path:-     228                  
             Slack:=      -9                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  4.4    14    91      91    (-,-) 
  g171853/ZN           -       A1->ZN F     NAND2_X2       1  6.0    10    17     108    (-,-) 
  fopt171852/ZN        -       A->ZN  R     INV_X4         3 17.5    13    20     128    (-,-) 
  g179723/ZN           -       A->ZN  F     INV_X8        22 51.8     9    17     145    (-,-) 
  fopt48/ZN            -       A->ZN  R     INV_X4         4 16.1    12    19     164    (-,-) 
  g81295__5953/ZN      -       A1->ZN F     NAND2_X2       2  5.0     9    15     179    (-,-) 
  g45/ZN               -       A1->ZN R     NAND2_X2       4  8.2    15    21     200    (-,-) 
  g192480/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    15     215    (-,-) 
  g194752/ZN           -       A1->ZN R     NAND2_X1       1  1.4     9    13     228    (-,-) 
  reg_pc_reg[4]/D      -       -      R     DFF_X1         1    -     -     0     228    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1511: VIOLATED (-8 ps) Setup Check with Pin reg_pc_reg[18]/CK->D
          Group: clk
     Startpoint: (R) latched_stalu_reg/CK
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[18]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      33                  
     Required Time:=     217                  
      Launch Clock:-       0                  
         Data Path:-     226                  
             Slack:=      -8                  

#------------------------------------------------------------------------------------------------------------
#           Timing Point             Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  latched_stalu_reg/CK               -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_stalu_reg/Q                -       CK->Q  R     DFF_X1         2 10.1    26   103     103    (-,-) 
  fopt195687/ZN                      -       A->ZN  F     INV_X4        13 33.4    13    23     126    (-,-) 
  g81166__169684/ZN                  -       B1->ZN R     OAI21_X2       3  5.5    23    34     160    (-,-) 
  g81162__169687/ZN                  -       A1->ZN F     NAND2_X2       1  6.0    12    20     180    (-,-) 
  g81160__188184/ZN                  -       A1->ZN R     NAND2_X4       2  8.4    11    17     197    (-,-) 
  add_1564_33_Y_add_1555_32_g1299/ZN -       A->ZN  F     INV_X4         2  8.9     5     9     206    (-,-) 
  g165428/ZN                         -       B1->ZN R     OAI21_X2       1  1.4    14    20     226    (-,-) 
  reg_pc_reg[18]/D                   -       -      R     DFF_X1         1    -     -     0     226    (-,-) 
#------------------------------------------------------------------------------------------------------------



Path 1512: VIOLATED (-7 ps) Setup Check with Pin reg_pc_reg[2]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (F) reg_pc_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     218                  
             Slack:=      -7                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  4.4    14    91      91    (-,-) 
  g171853/ZN           -       A1->ZN F     NAND2_X2       1  6.0    10    17     108    (-,-) 
  fopt171852/ZN        -       A->ZN  R     INV_X4         3 17.5    13    20     128    (-,-) 
  fopt174219/ZN        -       A->ZN  F     INV_X1         3  6.6     9    16     144    (-,-) 
  g171457/ZN           -       A1->ZN R     NAND2_X1       2  7.3    22    28     172    (-,-) 
  g188236/ZN           -       A2->ZN F     NAND2_X2       2  5.0     9    18     191    (-,-) 
  g182944/ZN           -       A1->ZN R     NAND2_X1       1  1.9    10    15     206    (-,-) 
  g180623/ZN           -       A1->ZN F     NAND2_X1       1  1.4     7    12     218    (-,-) 
  reg_pc_reg[2]/D      -       -      F     DFF_X1         1    -     -     0     218    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1513: VIOLATED (-7 ps) Setup Check with Pin reg_pc_reg[9]/CK->D
          Group: clk
     Startpoint: (R) latched_stalu_reg/CK
          Clock: (R) clk
       Endpoint: (F) reg_pc_reg[9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     218                  
             Slack:=      -7                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_stalu_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_stalu_reg/QN -       CK->QN F     DFF_X1         1  6.0    17    74      74    (-,-) 
  g195673/ZN           -       A->ZN  R     INV_X4         6 23.7    16    28     101    (-,-) 
  fopt183576/ZN        -       A->ZN  F     INV_X4         7 13.2     7    13     114    (-,-) 
  g81349__169078/ZN    -       A1->ZN R     NAND2_X1       1  3.5    13    18     132    (-,-) 
  g81338__172500/ZN    -       A->ZN  F     OAI21_X2       3  6.1    12    22     154    (-,-) 
  g81260__169082/ZN    -       A1->ZN R     NAND2_X2       2  6.9    13    21     175    (-,-) 
  g171184/ZN           -       A1->ZN F     NAND2_X2       2  4.9     9    16     191    (-,-) 
  g182948/ZN           -       A1->ZN R     NAND2_X1       1  1.9    10    15     206    (-,-) 
  g183098/ZN           -       A1->ZN F     NAND2_X1       1  1.4     7    12     218    (-,-) 
  reg_pc_reg[9]/D      -       -      F     DFF_X1         1    -     -     0     218    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1514: VIOLATED (-7 ps) Setup Check with Pin mem_rdata_q_reg[4]/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      32                  
     Required Time:=     218                  
      Launch Clock:-       0                  
         Data Path:-     225                  
             Slack:=      -7                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  mem_valid_reg/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q      -       CK->Q  R     DFF_X1         3  7.5    20    97      97    (-,-) 
  g177623/ZN           -       A1->ZN F     NAND2_X4       1 11.1    10    18     116    (-,-) 
  g173154/ZN           -       A->ZN  R     INV_X8        10 29.8    12    20     136    (-,-) 
  g173111/Z            -       S->Z   F     MUX2_X1        4  7.3    16    71     206    (-,-) 
  g173110/ZN           -       A->ZN  R     INV_X2         3  5.2    10    19     225    (-,-) 
  mem_rdata_q_reg[4]/D -       -      R     DFF_X1         3    -     -     0     225    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1515: VIOLATED (-7 ps) Setup Check with Pin reg_pc_reg[1]/CK->D
          Group: clk
     Startpoint: (R) latched_store_reg/CK
          Clock: (R) clk
       Endpoint: (R) reg_pc_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      32                  
     Required Time:=     218                  
      Launch Clock:-       0                  
         Data Path:-     225                  
             Slack:=      -7                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_store_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_store_reg/Q  -       CK->Q  R     DFF_X1         2  4.4    14    91      91    (-,-) 
  g171853/ZN           -       A1->ZN F     NAND2_X2       1  6.0    10    17     108    (-,-) 
  fopt171852/ZN        -       A->ZN  R     INV_X4         3 17.5    13    20     128    (-,-) 
  g179723/ZN           -       A->ZN  F     INV_X8        22 51.8     9    17     145    (-,-) 
  fopt48/ZN            -       A->ZN  R     INV_X4         4 16.1    12    19     164    (-,-) 
  g171652/ZN           -       A1->ZN F     NAND2_X2       1  6.0    10    17     180    (-,-) 
  g188323/ZN           -       A1->ZN R     NAND2_X4       4 11.7    12    18     198    (-,-) 
  g186612/ZN           -       A1->ZN F     NAND2_X1       1  1.8     8    14     212    (-,-) 
  g176995/ZN           -       A1->ZN R     NAND2_X1       1  1.4     9    13     225    (-,-) 
  reg_pc_reg[1]/D      -       -      R     DFF_X1         1    -     -     0     225    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1516: VIOLATED (-6 ps) Setup Check with Pin mem_instr_reg/CK->SI
          Group: clk
     Startpoint: (R) mem_do_prefetch_reg/CK
          Clock: (R) clk
       Endpoint: (R) mem_instr_reg/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      76                  
     Required Time:=     174                  
      Launch Clock:-       0                  
         Data Path:-     180                  
             Slack:=      -6                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_do_prefetch_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_do_prefetch_reg/Q  -       CK->Q  R     DFF_X1         3 12.8    32   110     110    (-,-) 
  g82038__194923/ZN      -       A1->ZN F     NOR2_X4        2  6.3     9    11     120    (-,-) 
  g190212/ZN             -       A->ZN  R     INV_X2         4 15.0    20    27     147    (-,-) 
  g166110/ZN             -       A1->ZN R     AND2_X1        1  1.2     8    33     180    (-,-) 
  mem_instr_reg/SI       -       -      R     SDFF_X1        1    -     -     0     180    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1517: VIOLATED (-6 ps) Setup Check with Pin count_instr_reg[5]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     214                  
             Slack:=      -6                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[3]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[3]/Q       -       CK->Q  R     DFF_X1         4  6.6    18    96      96    (-,-) 
  inc_add_1559_34_g1204/ZN   -       A2->ZN R     AND2_X2        1  3.4     9    33     128    (-,-) 
  inc_add_1559_34_g194415/ZN -       A1->ZN F     NAND2_X2       2  5.5     9    15     143    (-,-) 
  inc_add_1559_34_g1075/ZN   -       A->ZN  R     INV_X2         4  7.2    11    18     161    (-,-) 
  g192433/ZN                 -       A1->ZN F     NAND2_X1       1  1.8     8    13     174    (-,-) 
  g192432/ZN                 -       A->ZN  R     OAI221_X1      1  2.0    37    22     196    (-,-) 
  g179590/ZN                 -       B1->ZN F     OAI21_X1       1  1.4    13    18     214    (-,-) 
  count_instr_reg[5]/D       -       -      F     DFF_X1         1    -     -     0     214    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1518: VIOLATED (-5 ps) Setup Check with Pin mem_wdata_reg[24]/CK->D
          Group: clk
     Startpoint: (R) mem_wordsize_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[24]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      68                  
     Required Time:=     182                  
      Launch Clock:-       0                  
         Data Path:-     188                  
             Slack:=      -5                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wordsize_reg[1]/Q  -       CK->Q  R     DFF_X1         3  8.8    23   100     100    (-,-) 
  g82034__186786/ZN      -       A1->ZN F     NAND2_X2       2  7.8    13    22     122    (-,-) 
  g81940/ZN              -       A->ZN  R     INV_X4        12 23.5    16    25     148    (-,-) 
  g81826__6877/ZN        -       A1->ZN F     NAND2_X1       2  3.5    11    19     167    (-,-) 
  g81608__6877/ZN        -       A3->ZN R     NAND3_X1       2  1.6    12    21     188    (-,-) 
  mem_wdata_reg[24]/D    -       -      R     SDFFR_X2       2    -     -     0     188    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1519: VIOLATED (-5 ps) Setup Check with Pin mem_wdata_reg[13]/CK->SE
          Group: clk
     Startpoint: (R) mem_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[13]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      89                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     166                  
             Slack:=      -5                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  mem_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_state_reg[0]/Q   -       CK->Q  R     DFF_X1         4  8.3    22    99      99    (-,-) 
  g177675/ZN           -       A->ZN  F     INV_X2         1  6.0     8    12     112    (-,-) 
  g82019__174046/ZN    -       A1->ZN R     NAND2_X4       3 13.6    13    18     130    (-,-) 
  g189053/ZN           -       A->ZN  F     INV_X4         3 17.8     8    13     143    (-,-) 
  g192611/ZN           -       A1->ZN R     NAND2_X4       8 22.2    18    23     166    (-,-) 
  mem_wdata_reg[13]/SE -       -      R     SDFFS_X1       8    -     -     0     166    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1520: VIOLATED (-5 ps) Setup Check with Pin mem_wdata_reg[25]/CK->D
          Group: clk
     Startpoint: (R) mem_wordsize_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[25]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      68                  
     Required Time:=     182                  
      Launch Clock:-       0                  
         Data Path:-     187                  
             Slack:=      -5                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wordsize_reg[1]/Q  -       CK->Q  R     DFF_X1         3  8.8    23   100     100    (-,-) 
  g82034__186786/ZN      -       A1->ZN F     NAND2_X2       2  7.8    13    22     122    (-,-) 
  g81940/ZN              -       A->ZN  R     INV_X4        12 23.5    16    25     148    (-,-) 
  g81889__5795/ZN        -       A1->ZN F     NAND2_X1       2  3.5    11    19     167    (-,-) 
  g81607__1309/ZN        -       A3->ZN R     NAND3_X1       2  1.6    12    20     187    (-,-) 
  mem_wdata_reg[25]/D    -       -      R     SDFFR_X2       2    -     -     0     187    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1521: VIOLATED (-5 ps) Setup Check with Pin mem_wdata_reg[31]/CK->D
          Group: clk
     Startpoint: (R) mem_wordsize_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      68                  
     Required Time:=     182                  
      Launch Clock:-       0                  
         Data Path:-     187                  
             Slack:=      -5                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wordsize_reg[1]/Q  -       CK->Q  R     DFF_X1         3  8.8    23   100     100    (-,-) 
  g82034__186786/ZN      -       A1->ZN F     NAND2_X2       2  7.8    13    22     122    (-,-) 
  g81940/ZN              -       A->ZN  R     INV_X4        12 23.5    16    25     148    (-,-) 
  g81827__2900/ZN        -       A1->ZN F     NAND2_X1       2  3.5    11    19     167    (-,-) 
  g81598__1857/ZN        -       A3->ZN R     NAND3_X1       2  1.6    12    20     187    (-,-) 
  mem_wdata_reg[31]/D    -       -      R     SDFFR_X2       2    -     -     0     187    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1522: VIOLATED (-5 ps) Setup Check with Pin mem_wdata_reg[30]/CK->D
          Group: clk
     Startpoint: (R) mem_wordsize_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[30]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      68                  
     Required Time:=     182                  
      Launch Clock:-       0                  
         Data Path:-     187                  
             Slack:=      -5                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wordsize_reg[1]/Q  -       CK->Q  R     DFF_X1         3  8.8    23   100     100    (-,-) 
  g82034__186786/ZN      -       A1->ZN F     NAND2_X2       2  7.8    13    22     122    (-,-) 
  g81940/ZN              -       A->ZN  R     INV_X4        12 23.5    16    25     148    (-,-) 
  g81822__4547/ZN        -       A1->ZN F     NAND2_X1       2  3.5    11    19     167    (-,-) 
  g81601__4296/ZN        -       A3->ZN R     NAND3_X1       2  1.6    12    20     187    (-,-) 
  mem_wdata_reg[30]/D    -       -      R     SDFFR_X2       2    -     -     0     187    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1523: VIOLATED (-5 ps) Setup Check with Pin mem_wdata_reg[29]/CK->D
          Group: clk
     Startpoint: (R) mem_wordsize_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[29]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      68                  
     Required Time:=     182                  
      Launch Clock:-       0                  
         Data Path:-     187                  
             Slack:=      -5                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wordsize_reg[1]/Q  -       CK->Q  R     DFF_X1         3  8.8    23   100     100    (-,-) 
  g82034__186786/ZN      -       A1->ZN F     NAND2_X2       2  7.8    13    22     122    (-,-) 
  g81940/ZN              -       A->ZN  R     INV_X4        12 23.5    16    25     148    (-,-) 
  g81820__3772/ZN        -       A1->ZN F     NAND2_X1       2  3.5    11    19     167    (-,-) 
  g81602__3772/ZN        -       A3->ZN R     NAND3_X1       2  1.6    12    20     187    (-,-) 
  mem_wdata_reg[29]/D    -       -      R     SDFFR_X2       2    -     -     0     187    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1524: VIOLATED (-5 ps) Setup Check with Pin mem_wdata_reg[28]/CK->D
          Group: clk
     Startpoint: (R) mem_wordsize_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[28]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      68                  
     Required Time:=     182                  
      Launch Clock:-       0                  
         Data Path:-     187                  
             Slack:=      -5                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wordsize_reg[1]/Q  -       CK->Q  R     DFF_X1         3  8.8    23   100     100    (-,-) 
  g82034__186786/ZN      -       A1->ZN F     NAND2_X2       2  7.8    13    22     122    (-,-) 
  g81940/ZN              -       A->ZN  R     INV_X4        12 23.5    16    25     148    (-,-) 
  g81823__187176/ZN      -       A1->ZN F     NAND2_X1       2  3.5    11    19     167    (-,-) 
  g81603__1474/ZN        -       A3->ZN R     NAND3_X1       2  1.6    12    20     187    (-,-) 
  mem_wdata_reg[28]/D    -       -      R     SDFFR_X2       2    -     -     0     187    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1525: VIOLATED (-5 ps) Setup Check with Pin mem_wdata_reg[26]/CK->D
          Group: clk
     Startpoint: (R) mem_wordsize_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[26]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      68                  
     Required Time:=     182                  
      Launch Clock:-       0                  
         Data Path:-     187                  
             Slack:=      -5                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wordsize_reg[1]/Q  -       CK->Q  R     DFF_X1         3  8.8    23   100     100    (-,-) 
  g82034__186786/ZN      -       A1->ZN F     NAND2_X2       2  7.8    13    22     122    (-,-) 
  g81940/ZN              -       A->ZN  R     INV_X4        12 23.5    16    25     148    (-,-) 
  g81819__4296/ZN        -       A2->ZN F     NAND2_X1       2  3.5    10    20     167    (-,-) 
  g81606__2683/ZN        -       A3->ZN R     NAND3_X1       2  1.6    12    20     187    (-,-) 
  mem_wdata_reg[26]/D    -       -      R     SDFFR_X2       2    -     -     0     187    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1526: VIOLATED (-5 ps) Setup Check with Pin count_instr_reg[0]/CK->SI
          Group: clk
     Startpoint: (R) decoder_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[0]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      86                  
     Required Time:=     164                  
      Launch Clock:-       0                  
         Data Path:-     168                  
             Slack:=      -5                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/QN -       CK->QN F     DFF_X1         2  7.1    18    76      76    (-,-) 
  g183084/ZN             -       A->ZN  R     INV_X4         4 21.0    15    26     103    (-,-) 
  g186884/ZN             -       A1->ZN F     NAND2_X1       1  6.0    14    24     127    (-,-) 
  g173667/ZN             -       A1->ZN R     NAND2_X4       7 33.9    25    34     161    (-,-) 
  fopt179279/ZN          -       A->ZN  F     INV_X1         1  1.2     7     8     168    (-,-) 
  count_instr_reg[0]/SI  -       -      F     SDFF_X1        1    -     -     0     168    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1527: VIOLATED (-4 ps) Setup Check with Pin decoded_imm_j_reg[13]/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (R) decoded_imm_j_reg[13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      79                  
     Required Time:=     171                  
      Launch Clock:-       0                  
         Data Path:-     175                  
             Slack:=      -4                  

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  mem_valid_reg/CK        -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q         -       CK->Q  R     DFF_X1         3  7.5    20    97      97    (-,-) 
  g177623/ZN              -       A1->ZN F     NAND2_X4       1 11.1    10    18     116    (-,-) 
  g173154/ZN              -       A->ZN  R     INV_X8        10 29.8    12    20     136    (-,-) 
  g33/ZN                  -       A1->ZN F     NAND2_X1       1  1.8     8    14     149    (-,-) 
  g173143/ZN              -       A->ZN  R     OAI21_X1       3  4.6    32    26     175    (-,-) 
  decoded_imm_j_reg[13]/D -       -      R     SDFF_X1        3    -     -     0     175    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 1528: VIOLATED (-4 ps) Setup Check with Pin decoded_imm_j_reg[14]/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (R) decoded_imm_j_reg[14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      79                  
     Required Time:=     171                  
      Launch Clock:-       0                  
         Data Path:-     175                  
             Slack:=      -4                  

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  mem_valid_reg/CK        -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q         -       CK->Q  R     DFF_X1         3  7.5    20    97      97    (-,-) 
  g177623/ZN              -       A1->ZN F     NAND2_X4       1 11.1    10    18     116    (-,-) 
  g173154/ZN              -       A->ZN  R     INV_X8        10 29.8    12    20     136    (-,-) 
  g173153/ZN              -       A1->ZN F     NAND2_X1       1  1.8     8    14     149    (-,-) 
  g173152/ZN              -       A->ZN  R     OAI21_X1       3  4.4    31    26     175    (-,-) 
  decoded_imm_j_reg[14]/D -       -      R     SDFF_X1        3    -     -     0     175    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 1529: VIOLATED (-3 ps) Setup Check with Pin count_cycle_reg[4]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     214                  
             Slack:=      -3                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[3]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[3]/Q       -       CK->Q  R     DFF_X1         4  6.7    18    96      96    (-,-) 
  inc_add_1428_40_g187000/ZN -       A1->ZN R     AND2_X2        2  5.6    11    36     132    (-,-) 
  inc_add_1428_40_g184215/ZN -       A2->ZN F     NAND2_X2       3  7.2    10    18     150    (-,-) 
  inc_add_1428_40_g184214/ZN -       A->ZN  F     XNOR2_X1       1  1.9    10    38     189    (-,-) 
  g179880/ZN                 -       A1->ZN F     AND2_X2        1  1.4     5    26     214    (-,-) 
  count_cycle_reg[4]/D       -       -      F     DFF_X1         1    -     -     0     214    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1530: VIOLATED (-3 ps) Setup Check with Pin decoded_imm_j_reg[12]/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (R) decoded_imm_j_reg[12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      78                  
     Required Time:=     172                  
      Launch Clock:-       0                  
         Data Path:-     174                  
             Slack:=      -3                  

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  mem_valid_reg/CK        -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q         -       CK->Q  R     DFF_X1         3  7.5    20    97      97    (-,-) 
  g177623/ZN              -       A1->ZN F     NAND2_X4       1 11.1    10    18     116    (-,-) 
  g173154/ZN              -       A->ZN  R     INV_X8        10 29.8    12    20     136    (-,-) 
  g173148/ZN              -       A1->ZN F     NAND2_X1       1  1.8     8    14     149    (-,-) 
  g173147/ZN              -       A->ZN  R     OAI21_X1       3  4.2    30    26     174    (-,-) 
  decoded_imm_j_reg[12]/D -       -      R     SDFF_X1        3    -     -     0     174    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 1531: VIOLATED (-3 ps) Setup Check with Pin instr_srai_reg/CK->D
          Group: clk
     Startpoint: (R) mem_rdata_q_reg[25]/CK
          Clock: (R) clk
       Endpoint: (R) instr_srai_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      37                  
     Required Time:=     213                  
      Launch Clock:-       0                  
         Data Path:-     216                  
             Slack:=      -3                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_rdata_q_reg[25]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_rdata_q_reg[25]/QN -       CK->QN R     SDFF_X1        3  6.0    18    97      97    (-,-) 
  g177680/ZN             -       A3->ZN F     NAND3_X2       1  6.0    15    27     124    (-,-) 
  fopt175458/ZN          -       A->ZN  R     INV_X4         3  8.4     9    17     140    (-,-) 
  g194428/ZN             -       A1->ZN F     NAND3_X2       2  2.7    11    17     157    (-,-) 
  g173750/ZN             -       A->ZN  R     INV_X1         1  3.4    11    18     175    (-,-) 
  g173948/ZN             -       A1->ZN F     NAND2_X2       3  5.1     9    15     190    (-,-) 
  g190162/ZN             -       A1->ZN R     OAI22_X1       1  1.4    28    26     216    (-,-) 
  instr_srai_reg/D       -       -      R     DFF_X1         1    -     -     0     216    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1532: VIOLATED (-2 ps) Setup Check with Pin is_jalr_addi_slti_sltiu_xori_ori_andi_reg/CK->D
          Group: clk
     Startpoint: (R) decoder_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (R) is_jalr_addi_slti_sltiu_xori_ori_andi_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     214                  
             Slack:=      -2                  

#---------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK                      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/QN                      -       CK->QN F     DFF_X1         2  7.1    18    76      76    (-,-) 
  g183084/ZN                                  -       A->ZN  R     INV_X4         4 21.0    15    26     103    (-,-) 
  g82000__186577/ZN                           -       A2->ZN F     NAND2_X4       2 24.4    14    25     128    (-,-) 
  g190157/ZN                                  -       A->ZN  R     INV_X16       25 94.1    16    26     154    (-,-) 
  g190159/ZN                                  -       A1->ZN F     NAND2_X4       2  8.4     9    16     170    (-,-) 
  g190160/ZN                                  -       B1->ZN R     OAI221_X1      1  1.4    34    44     214    (-,-) 
  is_jalr_addi_slti_sltiu_xori_ori_andi_reg/D -       -      R     DFF_X1         1    -     -     0     214    (-,-) 
#---------------------------------------------------------------------------------------------------------------------



Path 1533: VIOLATED (-2 ps) Setup Check with Pin mem_wdata_reg[8]/CK->D
          Group: clk
     Startpoint: (R) mem_wordsize_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      68                  
     Required Time:=     182                  
      Launch Clock:-       0                  
         Data Path:-     185                  
             Slack:=      -2                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wordsize_reg[1]/Q  -       CK->Q  R     DFF_X1         3  8.8    23   100     100    (-,-) 
  g82034__186786/ZN      -       A1->ZN F     NAND2_X2       2  7.8    13    22     122    (-,-) 
  g81940/ZN              -       A->ZN  R     INV_X4        12 23.5    16    25     148    (-,-) 
  g81826__6877/ZN        -       A1->ZN F     NAND2_X1       2  3.5    11    19     167    (-,-) 
  g81718__5953/ZN        -       A2->ZN R     NAND2_X1       2  1.7    10    18     185    (-,-) 
  mem_wdata_reg[8]/D     -       -      R     SDFFS_X1       2    -     -     0     185    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1534: VIOLATED (-2 ps) Setup Check with Pin instr_srli_reg/CK->D
          Group: clk
     Startpoint: (R) mem_rdata_q_reg[25]/CK
          Clock: (R) clk
       Endpoint: (R) instr_srli_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      32                  
     Required Time:=     218                  
      Launch Clock:-       0                  
         Data Path:-     220                  
             Slack:=      -2                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_rdata_q_reg[25]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_rdata_q_reg[25]/QN -       CK->QN R     SDFF_X1        3  6.0    18    97      97    (-,-) 
  g177680/ZN             -       A3->ZN F     NAND3_X2       1  6.0    15    27     124    (-,-) 
  fopt175458/ZN          -       A->ZN  R     INV_X4         3  8.4     9    17     140    (-,-) 
  g194429/ZN             -       A1->ZN F     NAND3_X2       2  4.9    13    20     161    (-,-) 
  g165147/ZN             -       A->ZN  R     INV_X2         3 10.1    14    23     184    (-,-) 
  g177473/ZN             -       A2->ZN F     NAND3_X1       1  1.8    11    22     206    (-,-) 
  g177472/ZN             -       A1->ZN R     NAND2_X1       1  1.4     9    14     220    (-,-) 
  instr_srli_reg/D       -       -      R     DFF_X1         1    -     -     0     220    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1535: VIOLATED (-2 ps) Setup Check with Pin instr_slli_reg/CK->D
          Group: clk
     Startpoint: (R) mem_rdata_q_reg[25]/CK
          Clock: (R) clk
       Endpoint: (R) instr_slli_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      32                  
     Required Time:=     218                  
      Launch Clock:-       0                  
         Data Path:-     220                  
             Slack:=      -2                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_rdata_q_reg[25]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_rdata_q_reg[25]/QN -       CK->QN R     SDFF_X1        3  6.0    18    97      97    (-,-) 
  g177680/ZN             -       A3->ZN F     NAND3_X2       1  6.0    15    27     124    (-,-) 
  fopt175458/ZN          -       A->ZN  R     INV_X4         3  8.4     9    17     140    (-,-) 
  g194429/ZN             -       A1->ZN F     NAND3_X2       2  4.9    13    20     161    (-,-) 
  g165147/ZN             -       A->ZN  R     INV_X2         3 10.1    14    23     184    (-,-) 
  g176682/ZN             -       A2->ZN F     NAND3_X1       1  1.8    11    22     206    (-,-) 
  g176681/ZN             -       A1->ZN R     NAND2_X1       1  1.4     9    14     220    (-,-) 
  instr_slli_reg/D       -       -      R     DFF_X1         1    -     -     0     220    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1536: VIOLATED (-1 ps) Setup Check with Pin mem_wdata_reg[27]/CK->D
          Group: clk
     Startpoint: (R) mem_wordsize_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[27]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      68                  
     Required Time:=     182                  
      Launch Clock:-       0                  
         Data Path:-     184                  
             Slack:=      -1                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wordsize_reg[1]/Q  -       CK->Q  R     DFF_X1         3  8.8    23   100     100    (-,-) 
  g82034__186786/ZN      -       A1->ZN F     NAND2_X2       2  7.8    13    22     122    (-,-) 
  g81940/ZN              -       A->ZN  R     INV_X4        12 23.5    16    25     148    (-,-) 
  g81824__2683/ZN        -       A1->ZN F     NAND2_X1       2  3.6    11    20     167    (-,-) 
  g81605__9682/ZN        -       A1->ZN R     NAND3_X1       2  1.6    12    16     184    (-,-) 
  mem_wdata_reg[27]/D    -       -      R     SDFFR_X2       2    -     -     0     184    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1537: MET (-0 ps) Setup Check with Pin count_instr_reg[4]/CK->D
          Group: clk
     Startpoint: (R) count_instr_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) count_instr_reg[4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      41                  
     Required Time:=     209                  
      Launch Clock:-       0                  
         Data Path:-     209                  
             Slack:=      -0                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_instr_reg[3]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[3]/Q       -       CK->Q  R     DFF_X1         4  6.6    18    96      96    (-,-) 
  inc_add_1559_34_g1204/ZN   -       A2->ZN R     AND2_X2        1  3.4     9    33     128    (-,-) 
  inc_add_1559_34_g194415/ZN -       A1->ZN F     NAND2_X2       2  5.5     9    15     143    (-,-) 
  inc_add_1559_34_g1038/ZN   -       A->ZN  F     XNOR2_X1       1  1.8    10    37     181    (-,-) 
  g167448/ZN                 -       A->ZN  R     INV_X1         1  2.0     8    14     194    (-,-) 
  g176361/ZN                 -       A1->ZN F     OAI22_X1       1  1.4    11    15     209    (-,-) 
  count_instr_reg[4]/D       -       -      F     DFF_X1         1    -     -     0     209    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1538: MET (-0 ps) Setup Check with Pin mem_wdata_reg[15]/CK->SE
          Group: clk
     Startpoint: (R) mem_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[15]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      88                  
     Required Time:=     162                  
      Launch Clock:-       0                  
         Data Path:-     162                  
             Slack:=      -0                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  mem_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_state_reg[0]/Q   -       CK->Q  R     DFF_X1         4  8.3    22    99      99    (-,-) 
  g177675/ZN           -       A->ZN  F     INV_X2         1  6.0     8    12     112    (-,-) 
  g82019__174046/ZN    -       A1->ZN R     NAND2_X4       3 13.6    13    18     130    (-,-) 
  g189053/ZN           -       A->ZN  F     INV_X4         3 17.8     8    13     143    (-,-) 
  g186373_dup/ZN       -       A1->ZN R     NAND2_X4       7 15.3    14    19     162    (-,-) 
  mem_wdata_reg[15]/SE -       -      R     SDFFS_X1       7    -     -     0     162    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1539: MET (-0 ps) Setup Check with Pin mem_wdata_reg[14]/CK->SE
          Group: clk
     Startpoint: (R) mem_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[14]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      88                  
     Required Time:=     162                  
      Launch Clock:-       0                  
         Data Path:-     162                  
             Slack:=      -0                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  mem_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_state_reg[0]/Q   -       CK->Q  R     DFF_X1         4  8.3    22    99      99    (-,-) 
  g177675/ZN           -       A->ZN  F     INV_X2         1  6.0     8    12     112    (-,-) 
  g82019__174046/ZN    -       A1->ZN R     NAND2_X4       3 13.6    13    18     130    (-,-) 
  g189053/ZN           -       A->ZN  F     INV_X4         3 17.8     8    13     143    (-,-) 
  g186373_dup/ZN       -       A1->ZN R     NAND2_X4       7 15.3    14    19     162    (-,-) 
  mem_wdata_reg[14]/SE -       -      R     SDFFS_X1       7    -     -     0     162    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1540: MET (-0 ps) Setup Check with Pin mem_wdata_reg[12]/CK->SE
          Group: clk
     Startpoint: (R) mem_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[12]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      88                  
     Required Time:=     162                  
      Launch Clock:-       0                  
         Data Path:-     162                  
             Slack:=      -0                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  mem_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_state_reg[0]/Q   -       CK->Q  R     DFF_X1         4  8.3    22    99      99    (-,-) 
  g177675/ZN           -       A->ZN  F     INV_X2         1  6.0     8    12     112    (-,-) 
  g82019__174046/ZN    -       A1->ZN R     NAND2_X4       3 13.6    13    18     130    (-,-) 
  g189053/ZN           -       A->ZN  F     INV_X4         3 17.8     8    13     143    (-,-) 
  g186373_dup/ZN       -       A1->ZN R     NAND2_X4       7 15.3    14    19     162    (-,-) 
  mem_wdata_reg[12]/SE -       -      R     SDFFS_X1       7    -     -     0     162    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1541: MET (-0 ps) Setup Check with Pin mem_wdata_reg[11]/CK->SE
          Group: clk
     Startpoint: (R) mem_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[11]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      88                  
     Required Time:=     162                  
      Launch Clock:-       0                  
         Data Path:-     162                  
             Slack:=      -0                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  mem_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_state_reg[0]/Q   -       CK->Q  R     DFF_X1         4  8.3    22    99      99    (-,-) 
  g177675/ZN           -       A->ZN  F     INV_X2         1  6.0     8    12     112    (-,-) 
  g82019__174046/ZN    -       A1->ZN R     NAND2_X4       3 13.6    13    18     130    (-,-) 
  g189053/ZN           -       A->ZN  F     INV_X4         3 17.8     8    13     143    (-,-) 
  g186373_dup/ZN       -       A1->ZN R     NAND2_X4       7 15.3    14    19     162    (-,-) 
  mem_wdata_reg[11]/SE -       -      R     SDFFS_X1       7    -     -     0     162    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1542: MET (-0 ps) Setup Check with Pin mem_wdata_reg[10]/CK->SE
          Group: clk
     Startpoint: (R) mem_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[10]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      88                  
     Required Time:=     162                  
      Launch Clock:-       0                  
         Data Path:-     162                  
             Slack:=      -0                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  mem_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_state_reg[0]/Q   -       CK->Q  R     DFF_X1         4  8.3    22    99      99    (-,-) 
  g177675/ZN           -       A->ZN  F     INV_X2         1  6.0     8    12     112    (-,-) 
  g82019__174046/ZN    -       A1->ZN R     NAND2_X4       3 13.6    13    18     130    (-,-) 
  g189053/ZN           -       A->ZN  F     INV_X4         3 17.8     8    13     143    (-,-) 
  g186373_dup/ZN       -       A1->ZN R     NAND2_X4       7 15.3    14    19     162    (-,-) 
  mem_wdata_reg[10]/SE -       -      R     SDFFS_X1       7    -     -     0     162    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1543: MET (-0 ps) Setup Check with Pin mem_wdata_reg[9]/CK->SE
          Group: clk
     Startpoint: (R) mem_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[9]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      88                  
     Required Time:=     162                  
      Launch Clock:-       0                  
         Data Path:-     162                  
             Slack:=      -0                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  mem_state_reg[0]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_state_reg[0]/Q  -       CK->Q  R     DFF_X1         4  8.3    22    99      99    (-,-) 
  g177675/ZN          -       A->ZN  F     INV_X2         1  6.0     8    12     112    (-,-) 
  g82019__174046/ZN   -       A1->ZN R     NAND2_X4       3 13.6    13    18     130    (-,-) 
  g189053/ZN          -       A->ZN  F     INV_X4         3 17.8     8    13     143    (-,-) 
  g186373_dup/ZN      -       A1->ZN R     NAND2_X4       7 15.3    14    19     162    (-,-) 
  mem_wdata_reg[9]/SE -       -      R     SDFFS_X1       7    -     -     0     162    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1544: MET (-0 ps) Setup Check with Pin mem_wdata_reg[8]/CK->SE
          Group: clk
     Startpoint: (R) mem_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[8]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      88                  
     Required Time:=     162                  
      Launch Clock:-       0                  
         Data Path:-     162                  
             Slack:=      -0                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  mem_state_reg[0]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_state_reg[0]/Q  -       CK->Q  R     DFF_X1         4  8.3    22    99      99    (-,-) 
  g177675/ZN          -       A->ZN  F     INV_X2         1  6.0     8    12     112    (-,-) 
  g82019__174046/ZN   -       A1->ZN R     NAND2_X4       3 13.6    13    18     130    (-,-) 
  g189053/ZN          -       A->ZN  F     INV_X4         3 17.8     8    13     143    (-,-) 
  g186373_dup/ZN      -       A1->ZN R     NAND2_X4       7 15.3    14    19     162    (-,-) 
  mem_wdata_reg[8]/SE -       -      R     SDFFS_X1       7    -     -     0     162    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1545: MET (-0 ps) Setup Check with Pin mem_wdata_reg[31]/CK->SE
          Group: clk
     Startpoint: (R) mem_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[31]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      84                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     166                  
             Slack:=      -0                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  mem_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_state_reg[0]/Q   -       CK->Q  R     DFF_X1         4  8.3    22    99      99    (-,-) 
  g177675/ZN           -       A->ZN  F     INV_X2         1  6.0     8    12     112    (-,-) 
  g82019__174046/ZN    -       A1->ZN R     NAND2_X4       3 13.6    13    18     130    (-,-) 
  g189053/ZN           -       A->ZN  F     INV_X4         3 17.8     8    13     143    (-,-) 
  g192611/ZN           -       A1->ZN R     NAND2_X4       8 22.2    18    23     166    (-,-) 
  mem_wdata_reg[31]/SE -       -      R     SDFFR_X2       8    -     -     0     166    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1546: MET (-0 ps) Setup Check with Pin mem_wdata_reg[29]/CK->SE
          Group: clk
     Startpoint: (R) mem_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[29]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      84                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     166                  
             Slack:=      -0                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  mem_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_state_reg[0]/Q   -       CK->Q  R     DFF_X1         4  8.3    22    99      99    (-,-) 
  g177675/ZN           -       A->ZN  F     INV_X2         1  6.0     8    12     112    (-,-) 
  g82019__174046/ZN    -       A1->ZN R     NAND2_X4       3 13.6    13    18     130    (-,-) 
  g189053/ZN           -       A->ZN  F     INV_X4         3 17.8     8    13     143    (-,-) 
  g192611/ZN           -       A1->ZN R     NAND2_X4       8 22.2    18    23     166    (-,-) 
  mem_wdata_reg[29]/SE -       -      R     SDFFR_X2       8    -     -     0     166    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1547: MET (-0 ps) Setup Check with Pin mem_wdata_reg[28]/CK->SE
          Group: clk
     Startpoint: (R) mem_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[28]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      84                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     166                  
             Slack:=      -0                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  mem_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_state_reg[0]/Q   -       CK->Q  R     DFF_X1         4  8.3    22    99      99    (-,-) 
  g177675/ZN           -       A->ZN  F     INV_X2         1  6.0     8    12     112    (-,-) 
  g82019__174046/ZN    -       A1->ZN R     NAND2_X4       3 13.6    13    18     130    (-,-) 
  g189053/ZN           -       A->ZN  F     INV_X4         3 17.8     8    13     143    (-,-) 
  g192611/ZN           -       A1->ZN R     NAND2_X4       8 22.2    18    23     166    (-,-) 
  mem_wdata_reg[28]/SE -       -      R     SDFFR_X2       8    -     -     0     166    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1548: MET (-0 ps) Setup Check with Pin mem_wdata_reg[27]/CK->SE
          Group: clk
     Startpoint: (R) mem_state_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[27]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      84                  
     Required Time:=     166                  
      Launch Clock:-       0                  
         Data Path:-     166                  
             Slack:=      -0                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  mem_state_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_state_reg[0]/Q   -       CK->Q  R     DFF_X1         4  8.3    22    99      99    (-,-) 
  g177675/ZN           -       A->ZN  F     INV_X2         1  6.0     8    12     112    (-,-) 
  g82019__174046/ZN    -       A1->ZN R     NAND2_X4       3 13.6    13    18     130    (-,-) 
  g189053/ZN           -       A->ZN  F     INV_X4         3 17.8     8    13     143    (-,-) 
  g192611/ZN           -       A1->ZN R     NAND2_X4       8 22.2    18    23     166    (-,-) 
  mem_wdata_reg[27]/SE -       -      R     SDFFR_X2       8    -     -     0     166    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1549: MET (-0 ps) Setup Check with Pin mem_wdata_reg[11]/CK->D
          Group: clk
     Startpoint: (R) mem_wordsize_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      68                  
     Required Time:=     182                  
      Launch Clock:-       0                  
         Data Path:-     182                  
             Slack:=      -0                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wordsize_reg[1]/Q  -       CK->Q  R     DFF_X1         3  8.8    23   100     100    (-,-) 
  g82034__186786/ZN      -       A1->ZN F     NAND2_X2       2  7.8    13    22     122    (-,-) 
  g81940/ZN              -       A->ZN  R     INV_X4        12 23.5    16    25     148    (-,-) 
  g81824__2683/ZN        -       A1->ZN F     NAND2_X1       2  3.6    11    20     167    (-,-) 
  g81712__2900/ZN        -       A1->ZN R     NAND2_X1       2  1.7    10    15     182    (-,-) 
  mem_wdata_reg[11]/D    -       -      R     SDFFS_X1       2    -     -     0     182    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1550: MET (-0 ps) Setup Check with Pin count_instr_reg[3]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      37                  
     Required Time:=     213                  
      Launch Clock:-       0                  
         Data Path:-     213                  
             Slack:=      -0                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[6]/QN  -       CK->QN F     DFF_X1         1  3.2    14    67      67    (-,-) 
  g186882/ZN           -       A->ZN  R     INV_X2         3 11.7    16    26      93    (-,-) 
  g192473/ZN           -       A1->ZN F     NAND2_X4       1 11.1    10    18     110    (-,-) 
  g192472/ZN           -       A->ZN  R     INV_X8        11 39.8    14    22     133    (-,-) 
  g192471/ZN           -       A1->ZN F     NAND2_X4       2 12.8    10    18     150    (-,-) 
  g186713/ZN           -       A->ZN  R     INV_X8         4 32.0    12    20     170    (-,-) 
  g187624/ZN           -       A->ZN  F     INV_X16       38 70.9     7    13     184    (-,-) 
  g173669/ZN           -       A2->ZN R     OAI22_X1       1  1.4    28    30     213    (-,-) 
  count_instr_reg[3]/D -       -      R     DFF_X1         1    -     -     0     213    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1551: MET (-0 ps) Setup Check with Pin count_instr_reg[2]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      37                  
     Required Time:=     213                  
      Launch Clock:-       0                  
         Data Path:-     213                  
             Slack:=      -0                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[6]/QN  -       CK->QN F     DFF_X1         1  3.2    14    67      67    (-,-) 
  g186882/ZN           -       A->ZN  R     INV_X2         3 11.7    16    26      93    (-,-) 
  g192473/ZN           -       A1->ZN F     NAND2_X4       1 11.1    10    18     110    (-,-) 
  g192472/ZN           -       A->ZN  R     INV_X8        11 39.8    14    22     133    (-,-) 
  g192471/ZN           -       A1->ZN F     NAND2_X4       2 12.8    10    18     150    (-,-) 
  g186713/ZN           -       A->ZN  R     INV_X8         4 32.0    12    20     170    (-,-) 
  g187624/ZN           -       A->ZN  F     INV_X16       38 70.9     7    13     184    (-,-) 
  g174593/ZN           -       A2->ZN R     OAI22_X1       1  1.4    28    30     213    (-,-) 
  count_instr_reg[2]/D -       -      R     DFF_X1         1    -     -     0     213    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1552: MET (0 ps) Setup Check with Pin mem_wdata_reg[9]/CK->D
          Group: clk
     Startpoint: (R) mem_wordsize_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      68                  
     Required Time:=     182                  
      Launch Clock:-       0                  
         Data Path:-     182                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wordsize_reg[1]/Q  -       CK->Q  R     DFF_X1         3  8.8    23   100     100    (-,-) 
  g82034__186786/ZN      -       A1->ZN F     NAND2_X2       2  7.8    13    22     122    (-,-) 
  g81940/ZN              -       A->ZN  R     INV_X4        12 23.5    16    25     148    (-,-) 
  g81889__5795/ZN        -       A1->ZN F     NAND2_X1       2  3.5    11    19     167    (-,-) 
  g81711__6877/ZN        -       A1->ZN R     NAND2_X1       2  1.7    10    15     182    (-,-) 
  mem_wdata_reg[9]/D     -       -      R     SDFFS_X1       2    -     -     0     182    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1553: MET (0 ps) Setup Check with Pin mem_wdata_reg[15]/CK->D
          Group: clk
     Startpoint: (R) mem_wordsize_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      68                  
     Required Time:=     182                  
      Launch Clock:-       0                  
         Data Path:-     182                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wordsize_reg[1]/Q  -       CK->Q  R     DFF_X1         3  8.8    23   100     100    (-,-) 
  g82034__186786/ZN      -       A1->ZN F     NAND2_X2       2  7.8    13    22     122    (-,-) 
  g81940/ZN              -       A->ZN  R     INV_X4        12 23.5    16    25     148    (-,-) 
  g81827__2900/ZN        -       A1->ZN F     NAND2_X1       2  3.5    11    19     167    (-,-) 
  g81714__7675/ZN        -       A1->ZN R     NAND2_X1       2  1.7    10    15     182    (-,-) 
  mem_wdata_reg[15]/D    -       -      R     SDFFS_X1       2    -     -     0     182    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1554: MET (0 ps) Setup Check with Pin mem_wdata_reg[13]/CK->D
          Group: clk
     Startpoint: (R) mem_wordsize_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      68                  
     Required Time:=     182                  
      Launch Clock:-       0                  
         Data Path:-     182                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wordsize_reg[1]/Q  -       CK->Q  R     DFF_X1         3  8.8    23   100     100    (-,-) 
  g82034__186786/ZN      -       A1->ZN F     NAND2_X2       2  7.8    13    22     122    (-,-) 
  g81940/ZN              -       A->ZN  R     INV_X4        12 23.5    16    25     148    (-,-) 
  g81820__3772/ZN        -       A1->ZN F     NAND2_X1       2  3.5    11    19     167    (-,-) 
  g81716__8757/ZN        -       A1->ZN R     NAND2_X1       2  1.7    10    15     182    (-,-) 
  mem_wdata_reg[13]/D    -       -      R     SDFFS_X1       2    -     -     0     182    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1555: MET (0 ps) Setup Check with Pin mem_wdata_reg[10]/CK->D
          Group: clk
     Startpoint: (R) mem_wordsize_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      68                  
     Required Time:=     182                  
      Launch Clock:-       0                  
         Data Path:-     182                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wordsize_reg[1]/Q  -       CK->Q  R     DFF_X1         3  8.8    23   100     100    (-,-) 
  g82034__186786/ZN      -       A1->ZN F     NAND2_X2       2  7.8    13    22     122    (-,-) 
  g81940/ZN              -       A->ZN  R     INV_X4        12 23.5    16    25     148    (-,-) 
  g81819__4296/ZN        -       A2->ZN F     NAND2_X1       2  3.5    10    20     167    (-,-) 
  g81713__2391/ZN        -       A1->ZN R     NAND2_X1       2  1.7    10    15     182    (-,-) 
  mem_wdata_reg[10]/D    -       -      R     SDFFS_X1       2    -     -     0     182    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1556: MET (0 ps) Setup Check with Pin mem_wdata_reg[14]/CK->D
          Group: clk
     Startpoint: (R) mem_wordsize_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      68                  
     Required Time:=     182                  
      Launch Clock:-       0                  
         Data Path:-     182                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wordsize_reg[1]/Q  -       CK->Q  R     DFF_X1         3  8.8    23   100     100    (-,-) 
  g82034__186786/ZN      -       A1->ZN F     NAND2_X2       2  7.8    13    22     122    (-,-) 
  g81940/ZN              -       A->ZN  R     INV_X4        12 23.5    16    25     148    (-,-) 
  g81822__4547/ZN        -       A1->ZN F     NAND2_X1       2  3.5    11    19     167    (-,-) 
  g81715__7118/ZN        -       A1->ZN R     NAND2_X1       2  1.7    10    15     182    (-,-) 
  mem_wdata_reg[14]/D    -       -      R     SDFFS_X1       2    -     -     0     182    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1557: MET (0 ps) Setup Check with Pin mem_wdata_reg[12]/CK->D
          Group: clk
     Startpoint: (R) mem_wordsize_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      68                  
     Required Time:=     182                  
      Launch Clock:-       0                  
         Data Path:-     182                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wordsize_reg[1]/Q  -       CK->Q  R     DFF_X1         3  8.8    23   100     100    (-,-) 
  g82034__186786/ZN      -       A1->ZN F     NAND2_X2       2  7.8    13    22     122    (-,-) 
  g81940/ZN              -       A->ZN  R     INV_X4        12 23.5    16    25     148    (-,-) 
  g81823__187176/ZN      -       A1->ZN F     NAND2_X1       2  3.5    11    19     167    (-,-) 
  g81717__1786/ZN        -       A1->ZN R     NAND2_X1       2  1.7    10    15     182    (-,-) 
  mem_wdata_reg[12]/D    -       -      R     SDFFS_X1       2    -     -     0     182    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1558: MET (1 ps) Setup Check with Pin mem_rdata_q_reg[3]/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (F) mem_rdata_q_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      43                  
     Required Time:=     207                  
      Launch Clock:-       0                  
         Data Path:-     206                  
             Slack:=       1                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  mem_valid_reg/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q      -       CK->Q  R     DFF_X1         3  7.5    20    97      97    (-,-) 
  g177623/ZN           -       A1->ZN F     NAND2_X4       1 11.1    10    18     116    (-,-) 
  g173154/ZN           -       A->ZN  R     INV_X8        10 29.8    12    20     136    (-,-) 
  g177676/ZN           -       A->ZN  F     INV_X8        37 83.4    13    21     157    (-,-) 
  g165798/ZN           -       A2->ZN R     NAND2_X1       1  3.5    14    23     180    (-,-) 
  g165445/ZN           -       A->ZN  F     OAI21_X2       3  9.6    16    26     206    (-,-) 
  mem_rdata_q_reg[3]/D -       -      F     DFF_X1         3    -     -     0     206    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1559: MET (1 ps) Setup Check with Pin instr_lhu_reg/CK->D
          Group: clk
     Startpoint: (R) mem_rdata_q_reg[13]/CK
          Clock: (R) clk
       Endpoint: (R) instr_lhu_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      37                  
     Required Time:=     213                  
      Launch Clock:-       0                  
         Data Path:-     212                  
             Slack:=       1                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_rdata_q_reg[13]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_rdata_q_reg[13]/Q  -       CK->Q  F     DFF_X1         2  5.3    10    85      85    (-,-) 
  g178605/ZN             -       A2->ZN R     NOR2_X2        5  8.5    28    42     126    (-,-) 
  g178609/ZN             -       A1->ZN R     AND2_X2        3  7.6    13    41     168    (-,-) 
  g165521/ZN             -       A->ZN  F     INV_X1         3  5.5     8    14     182    (-,-) 
  g190990/ZN             -       A2->ZN R     OAI22_X1       1  1.4    28    30     212    (-,-) 
  instr_lhu_reg/D        -       -      R     DFF_X1         1    -     -     0     212    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1560: MET (1 ps) Setup Check with Pin count_cycle_reg[3]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     210                  
             Slack:=       1                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/Q       -       CK->Q  R     DFF_X1         2  5.7    16    94      94    (-,-) 
  inc_add_1428_40_g186999/ZN -       A2->ZN R     AND2_X4        6 14.4    12    37     131    (-,-) 
  inc_add_1428_40_g1073/ZN   -       A1->ZN F     NAND2_X1       1  2.4     9    15     146    (-,-) 
  inc_add_1428_40_g994/ZN    -       A->ZN  F     XNOR2_X1       1  1.2     9    36     182    (-,-) 
  g166126/ZN                 -       A1->ZN F     AND2_X1        1  1.4     6    28     210    (-,-) 
  count_cycle_reg[3]/D       -       -      F     DFF_X1         1    -     -     0     210    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1561: MET (2 ps) Setup Check with Pin count_instr_reg[1]/CK->D
          Group: clk
     Startpoint: (R) decoder_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      37                  
     Required Time:=     213                  
      Launch Clock:-       0                  
         Data Path:-     212                  
             Slack:=       2                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/QN -       CK->QN R     DFF_X1         2  7.8    23    79      79    (-,-) 
  g183084/ZN             -       A->ZN  F     INV_X4         4 19.1    10    16      95    (-,-) 
  g186884/ZN             -       A1->ZN R     NAND2_X1       1  6.3    20    26     121    (-,-) 
  g173667/ZN             -       A1->ZN F     NAND2_X4       7 31.1    18    30     151    (-,-) 
  fopt179278/ZN          -       A->ZN  R     INV_X4         4  9.2    10    19     170    (-,-) 
  fopt179276/ZN          -       A->ZN  F     INV_X2         2  3.3     4     8     177    (-,-) 
  g187896/ZN             -       B1->ZN R     OAI22_X1       1  1.4    28    34     212    (-,-) 
  count_instr_reg[1]/D   -       -      R     DFF_X1         1    -     -     0     212    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1562: MET (2 ps) Setup Check with Pin latched_rd_reg[1]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) latched_rd_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      41                  
     Required Time:=     209                  
      Launch Clock:-       0                  
         Data Path:-     207                  
             Slack:=       2                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  cpu_state_reg[3]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[3]/QN -       CK->QN F     DFF_X1         2  7.8    19    78      78    (-,-) 
  g167418/ZN          -       A->ZN  R     INV_X4        11 24.9    17    29     107    (-,-) 
  g166439/ZN          -       A1->ZN F     NAND2_X4       4  6.9     8    15     122    (-,-) 
  g180220/ZN          -       A1->ZN F     OR2_X2         4 10.0    12    49     171    (-,-) 
  g180222/ZN          -       A1->ZN R     NAND2_X2       3  5.8    12    19     190    (-,-) 
  g180221/ZN          -       A1->ZN F     OAI22_X1       1  1.4    11    16     207    (-,-) 
  latched_rd_reg[1]/D -       -      F     DFF_X1         1    -     -     0     207    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1563: MET (2 ps) Setup Check with Pin latched_rd_reg[3]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) latched_rd_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      41                  
     Required Time:=     209                  
      Launch Clock:-       0                  
         Data Path:-     207                  
             Slack:=       2                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  cpu_state_reg[3]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[3]/QN -       CK->QN F     DFF_X1         2  7.8    19    78      78    (-,-) 
  g167418/ZN          -       A->ZN  R     INV_X4        11 24.9    17    29     107    (-,-) 
  g166439/ZN          -       A1->ZN F     NAND2_X4       4  6.9     8    15     122    (-,-) 
  g180220/ZN          -       A1->ZN F     OR2_X2         4 10.0    12    49     171    (-,-) 
  g180222/ZN          -       A1->ZN R     NAND2_X2       3  5.8    12    19     190    (-,-) 
  g180223/ZN          -       A1->ZN F     OAI22_X1       1  1.4    11    16     207    (-,-) 
  latched_rd_reg[3]/D -       -      F     DFF_X1         1    -     -     0     207    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1564: MET (2 ps) Setup Check with Pin latched_stalu_reg/CK->D
          Group: clk
     Startpoint: (R) latched_stalu_reg/CK
          Clock: (R) clk
       Endpoint: (R) latched_stalu_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     209                  
             Slack:=       2                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  latched_stalu_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  latched_stalu_reg/Q  -       CK->Q  R     DFF_X1         2 10.1    26   103     103    (-,-) 
  fopt195687/ZN        -       A->ZN  F     INV_X4        13 33.4    13    23     126    (-,-) 
  fopt179284/ZN        -       A->ZN  R     INV_X2         4  9.0    13    22     148    (-,-) 
  fopt179283/ZN        -       A->ZN  F     INV_X2         2  7.7     7    12     161    (-,-) 
  fopt179287/ZN        -       A->ZN  R     INV_X4         3  8.9     8    13     174    (-,-) 
  fopt179291/ZN        -       A->ZN  F     INV_X2         3  5.2     5     9     183    (-,-) 
  g183262/ZN           -       C1->ZN R     OAI221_X1      1  1.4    34    27     209    (-,-) 
  latched_stalu_reg/D  -       -      R     DFF_X1         1    -     -     0     209    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1565: MET (2 ps) Setup Check with Pin latched_rd_reg[2]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) latched_rd_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      41                  
     Required Time:=     209                  
      Launch Clock:-       0                  
         Data Path:-     207                  
             Slack:=       2                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  cpu_state_reg[3]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[3]/QN -       CK->QN F     DFF_X1         2  7.8    19    78      78    (-,-) 
  g167418/ZN          -       A->ZN  R     INV_X4        11 24.9    17    29     107    (-,-) 
  g166439/ZN          -       A1->ZN F     NAND2_X4       4  6.9     8    15     122    (-,-) 
  g180220/ZN          -       A1->ZN F     OR2_X2         4 10.0    12    49     171    (-,-) 
  g180222/ZN          -       A1->ZN R     NAND2_X2       3  5.8    12    19     190    (-,-) 
  g180224/ZN          -       A1->ZN F     OAI22_X1       1  1.4    10    16     207    (-,-) 
  latched_rd_reg[2]/D -       -      F     DFF_X1         1    -     -     0     207    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1566: MET (3 ps) Setup Check with Pin mem_rdata_q_reg[6]/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (F) mem_rdata_q_reg[6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      43                  
     Required Time:=     207                  
      Launch Clock:-       0                  
         Data Path:-     205                  
             Slack:=       3                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  mem_valid_reg/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q      -       CK->Q  R     DFF_X1         3  7.5    20    97      97    (-,-) 
  g177623/ZN           -       A1->ZN F     NAND2_X4       1 11.1    10    18     116    (-,-) 
  g173154/ZN           -       A->ZN  R     INV_X8        10 29.8    12    20     136    (-,-) 
  g177676/ZN           -       A->ZN  F     INV_X8        37 83.4    13    21     157    (-,-) 
  g165877/ZN           -       A2->ZN R     NAND2_X1       1  3.5    14    23     180    (-,-) 
  g165458/ZN           -       A->ZN  F     OAI21_X2       4  8.3    15    25     205    (-,-) 
  mem_rdata_q_reg[6]/D -       -      F     DFF_X1         4    -     -     0     205    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1567: MET (3 ps) Setup Check with Pin latched_rd_reg[0]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) latched_rd_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      41                  
     Required Time:=     209                  
      Launch Clock:-       0                  
         Data Path:-     206                  
             Slack:=       3                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  cpu_state_reg[3]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[3]/QN -       CK->QN F     DFF_X1         2  7.8    19    78      78    (-,-) 
  g167418/ZN          -       A->ZN  R     INV_X4        11 24.9    17    29     107    (-,-) 
  g166439/ZN          -       A1->ZN F     NAND2_X4       4  6.9     8    15     122    (-,-) 
  g180220/ZN          -       A1->ZN F     OR2_X2         4 10.0    12    49     171    (-,-) 
  g165068_dup/ZN      -       A2->ZN R     NAND2_X2       2  3.9    10    19     190    (-,-) 
  g187833/ZN          -       A1->ZN F     OAI22_X1       1  1.4    11    16     206    (-,-) 
  latched_rd_reg[0]/D -       -      F     DFF_X1         1    -     -     0     206    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1568: MET (3 ps) Setup Check with Pin latched_rd_reg[4]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) latched_rd_reg[4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      41                  
     Required Time:=     209                  
      Launch Clock:-       0                  
         Data Path:-     206                  
             Slack:=       3                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  cpu_state_reg[3]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[3]/QN -       CK->QN F     DFF_X1         2  7.8    19    78      78    (-,-) 
  g167418/ZN          -       A->ZN  R     INV_X4        11 24.9    17    29     107    (-,-) 
  g166439/ZN          -       A1->ZN F     NAND2_X4       4  6.9     8    15     122    (-,-) 
  g180220/ZN          -       A1->ZN F     OR2_X2         4 10.0    12    49     171    (-,-) 
  g165068_dup/ZN      -       A2->ZN R     NAND2_X2       2  3.9    10    19     190    (-,-) 
  g180226/ZN          -       A1->ZN F     OAI22_X1       1  1.4    10    16     206    (-,-) 
  latched_rd_reg[4]/D -       -      F     DFF_X1         1    -     -     0     206    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1569: MET (3 ps) Setup Check with Pin count_cycle_reg[6]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     207                  
             Slack:=       3                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[3]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[3]/Q       -       CK->Q  R     DFF_X1         4  6.7    18    96      96    (-,-) 
  inc_add_1428_40_g187000/ZN -       A1->ZN R     AND2_X2        2  5.6    11    36     132    (-,-) 
  inc_add_1428_40_g184215/ZN -       A2->ZN F     NAND2_X2       3  7.2    10    18     150    (-,-) 
  g190631/ZN                 -       A1->ZN R     NAND2_X1       1  1.2     8    14     164    (-,-) 
  g195548/ZN                 -       A1->ZN R     AND2_X1        1  1.9     9    31     194    (-,-) 
  g191430/ZN                 -       B1->ZN F     AOI21_X1       1  1.4     7    13     207    (-,-) 
  count_cycle_reg[6]/D       -       -      F     DFF_X1         1    -     -     0     207    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1570: MET (5 ps) Setup Check with Pin instr_sw_reg/CK->D
          Group: clk
     Startpoint: (R) mem_rdata_q_reg[12]/CK
          Clock: (R) clk
       Endpoint: (R) instr_sw_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      37                  
     Required Time:=     213                  
      Launch Clock:-       0                  
         Data Path:-     208                  
             Slack:=       5                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_rdata_q_reg[12]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_rdata_q_reg[12]/QN -       CK->QN R     DFF_X1         6 12.1    32    90      90    (-,-) 
  g166167/ZN             -       A2->ZN R     AND2_X2        2  3.7     9    37     126    (-,-) 
  g165962/ZN             -       A1->ZN F     NAND2_X1       2  3.2    12    16     142    (-,-) 
  g190540/Z              -       A->Z   F     CLKBUF_X2      4  7.1    11    35     177    (-,-) 
  g164759/ZN             -       A2->ZN R     OAI22_X1       1  1.4    28    31     208    (-,-) 
  instr_sw_reg/D         -       -      R     DFF_X1         1    -     -     0     208    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1571: MET (5 ps) Setup Check with Pin instr_lw_reg/CK->D
          Group: clk
     Startpoint: (R) decoder_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (F) instr_lw_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      43                  
     Required Time:=     207                  
      Launch Clock:-       0                  
         Data Path:-     202                  
             Slack:=       5                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/QN -       CK->QN F     DFF_X1         2  7.1    18    76      76    (-,-) 
  g183084/ZN             -       A->ZN  R     INV_X4         4 21.0    15    26     103    (-,-) 
  g82000__186577/ZN      -       A2->ZN F     NAND2_X4       2 24.4    14    25     128    (-,-) 
  g190157/ZN             -       A->ZN  R     INV_X16       25 94.1    16    26     154    (-,-) 
  g189586/ZN             -       A->ZN  F     INV_X2         1  6.0     7    12     166    (-,-) 
  g10/ZN                 -       A->ZN  R     INV_X4         8 15.1    11    17     184    (-,-) 
  g187308/ZN             -       B1->ZN F     OAI22_X1       1  1.4    10    19     202    (-,-) 
  instr_lw_reg/D         -       -      F     DFF_X2         1    -     -     0     202    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1572: MET (5 ps) Setup Check with Pin mem_rdata_q_reg[1]/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (F) mem_rdata_q_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     203                  
             Slack:=       5                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  mem_valid_reg/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q      -       CK->Q  R     DFF_X1         3  7.5    20    97      97    (-,-) 
  g177623/ZN           -       A1->ZN F     NAND2_X4       1 11.1    10    18     116    (-,-) 
  g173154/ZN           -       A->ZN  R     INV_X8        10 29.8    12    20     136    (-,-) 
  g177676/ZN           -       A->ZN  F     INV_X8        37 83.4    13    21     157    (-,-) 
  g165804/ZN           -       A2->ZN R     NAND2_X1       1  3.5    14    23     180    (-,-) 
  g190052/ZN           -       A->ZN  F     OAI21_X2       3  6.5    14    23     203    (-,-) 
  mem_rdata_q_reg[1]/D -       -      F     DFF_X1         3    -     -     0     203    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1573: MET (6 ps) Setup Check with Pin count_instr_reg[0]/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[6]/CK
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      74                  
     Required Time:=     176                  
      Launch Clock:-       0                  
         Data Path:-     170                  
             Slack:=       6                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[6]/QN  -       CK->QN F     DFF_X1         1  3.2    14    67      67    (-,-) 
  g186882/ZN           -       A->ZN  R     INV_X2         3 11.7    16    26      93    (-,-) 
  g192473/ZN           -       A1->ZN F     NAND2_X4       1 11.1    10    18     110    (-,-) 
  g192472/ZN           -       A->ZN  R     INV_X8        11 39.8    14    22     133    (-,-) 
  g192471/ZN           -       A1->ZN F     NAND2_X4       2 12.8    10    18     150    (-,-) 
  g186713/ZN           -       A->ZN  R     INV_X8         4 32.0    12    20     170    (-,-) 
  count_instr_reg[0]/D -       -      R     SDFF_X1        4    -     -     0     170    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1574: MET (6 ps) Setup Check with Pin mem_rdata_q_reg[0]/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (F) mem_rdata_q_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     202                  
             Slack:=       6                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  mem_valid_reg/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q      -       CK->Q  R     DFF_X1         3  7.5    20    97      97    (-,-) 
  g177623/ZN           -       A1->ZN F     NAND2_X4       1 11.1    10    18     116    (-,-) 
  g173154/ZN           -       A->ZN  R     INV_X8        10 29.8    12    20     136    (-,-) 
  g177676/ZN           -       A->ZN  F     INV_X8        37 83.4    13    21     157    (-,-) 
  g165874/ZN           -       A2->ZN R     NAND2_X1       1  3.5    14    23     180    (-,-) 
  g190051/ZN           -       A->ZN  F     OAI21_X2       3  6.2    13    23     202    (-,-) 
  mem_rdata_q_reg[0]/D -       -      F     DFF_X1         3    -     -     0     202    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1575: MET (6 ps) Setup Check with Pin mem_rdata_q_reg[31]/CK->SE
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[31]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      89                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     155                  
             Slack:=       6                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_valid_reg/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q        -       CK->Q  F     DFF_X1         3  7.1    11    88      88    (-,-) 
  g177623/ZN             -       A1->ZN R     NAND2_X4       1 12.1    12    19     106    (-,-) 
  g173154/ZN             -       A->ZN  F     INV_X8        10 28.1     7    12     119    (-,-) 
  g177676/ZN             -       A->ZN  R     INV_X8        37 90.1    28    36     155    (-,-) 
  mem_rdata_q_reg[31]/SE -       -      R     SDFF_X1       37    -     -     0     155    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1576: MET (6 ps) Setup Check with Pin mem_rdata_q_reg[30]/CK->SE
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[30]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      89                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     155                  
             Slack:=       6                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_valid_reg/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q        -       CK->Q  F     DFF_X1         3  7.1    11    88      88    (-,-) 
  g177623/ZN             -       A1->ZN R     NAND2_X4       1 12.1    12    19     106    (-,-) 
  g173154/ZN             -       A->ZN  F     INV_X8        10 28.1     7    12     119    (-,-) 
  g177676/ZN             -       A->ZN  R     INV_X8        37 90.1    28    36     155    (-,-) 
  mem_rdata_q_reg[30]/SE -       -      R     SDFF_X1       37    -     -     0     155    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1577: MET (6 ps) Setup Check with Pin mem_rdata_q_reg[29]/CK->SE
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[29]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      89                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     155                  
             Slack:=       6                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_valid_reg/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q        -       CK->Q  F     DFF_X1         3  7.1    11    88      88    (-,-) 
  g177623/ZN             -       A1->ZN R     NAND2_X4       1 12.1    12    19     106    (-,-) 
  g173154/ZN             -       A->ZN  F     INV_X8        10 28.1     7    12     119    (-,-) 
  g177676/ZN             -       A->ZN  R     INV_X8        37 90.1    28    36     155    (-,-) 
  mem_rdata_q_reg[29]/SE -       -      R     SDFF_X1       37    -     -     0     155    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1578: MET (6 ps) Setup Check with Pin mem_rdata_q_reg[28]/CK->SE
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[28]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      89                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     155                  
             Slack:=       6                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_valid_reg/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q        -       CK->Q  F     DFF_X1         3  7.1    11    88      88    (-,-) 
  g177623/ZN             -       A1->ZN R     NAND2_X4       1 12.1    12    19     106    (-,-) 
  g173154/ZN             -       A->ZN  F     INV_X8        10 28.1     7    12     119    (-,-) 
  g177676/ZN             -       A->ZN  R     INV_X8        37 90.1    28    36     155    (-,-) 
  mem_rdata_q_reg[28]/SE -       -      R     SDFF_X1       37    -     -     0     155    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1579: MET (6 ps) Setup Check with Pin mem_rdata_q_reg[27]/CK->SE
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[27]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      89                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     155                  
             Slack:=       6                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_valid_reg/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q        -       CK->Q  F     DFF_X1         3  7.1    11    88      88    (-,-) 
  g177623/ZN             -       A1->ZN R     NAND2_X4       1 12.1    12    19     106    (-,-) 
  g173154/ZN             -       A->ZN  F     INV_X8        10 28.1     7    12     119    (-,-) 
  g177676/ZN             -       A->ZN  R     INV_X8        37 90.1    28    36     155    (-,-) 
  mem_rdata_q_reg[27]/SE -       -      R     SDFF_X1       37    -     -     0     155    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1580: MET (6 ps) Setup Check with Pin mem_rdata_q_reg[26]/CK->SE
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[26]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      89                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     155                  
             Slack:=       6                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_valid_reg/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q        -       CK->Q  F     DFF_X1         3  7.1    11    88      88    (-,-) 
  g177623/ZN             -       A1->ZN R     NAND2_X4       1 12.1    12    19     106    (-,-) 
  g173154/ZN             -       A->ZN  F     INV_X8        10 28.1     7    12     119    (-,-) 
  g177676/ZN             -       A->ZN  R     INV_X8        37 90.1    28    36     155    (-,-) 
  mem_rdata_q_reg[26]/SE -       -      R     SDFF_X1       37    -     -     0     155    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1581: MET (6 ps) Setup Check with Pin mem_rdata_q_reg[25]/CK->SE
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[25]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      89                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     155                  
             Slack:=       6                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_valid_reg/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q        -       CK->Q  F     DFF_X1         3  7.1    11    88      88    (-,-) 
  g177623/ZN             -       A1->ZN R     NAND2_X4       1 12.1    12    19     106    (-,-) 
  g173154/ZN             -       A->ZN  F     INV_X8        10 28.1     7    12     119    (-,-) 
  g177676/ZN             -       A->ZN  R     INV_X8        37 90.1    28    36     155    (-,-) 
  mem_rdata_q_reg[25]/SE -       -      R     SDFF_X1       37    -     -     0     155    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1582: MET (6 ps) Setup Check with Pin mem_rdata_q_reg[24]/CK->SE
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[24]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      89                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     155                  
             Slack:=       6                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_valid_reg/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q        -       CK->Q  F     DFF_X1         3  7.1    11    88      88    (-,-) 
  g177623/ZN             -       A1->ZN R     NAND2_X4       1 12.1    12    19     106    (-,-) 
  g173154/ZN             -       A->ZN  F     INV_X8        10 28.1     7    12     119    (-,-) 
  g177676/ZN             -       A->ZN  R     INV_X8        37 90.1    28    36     155    (-,-) 
  mem_rdata_q_reg[24]/SE -       -      R     SDFF_X1       37    -     -     0     155    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1583: MET (6 ps) Setup Check with Pin mem_rdata_q_reg[23]/CK->SE
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[23]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      89                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     155                  
             Slack:=       6                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_valid_reg/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q        -       CK->Q  F     DFF_X1         3  7.1    11    88      88    (-,-) 
  g177623/ZN             -       A1->ZN R     NAND2_X4       1 12.1    12    19     106    (-,-) 
  g173154/ZN             -       A->ZN  F     INV_X8        10 28.1     7    12     119    (-,-) 
  g177676/ZN             -       A->ZN  R     INV_X8        37 90.1    28    36     155    (-,-) 
  mem_rdata_q_reg[23]/SE -       -      R     SDFF_X1       37    -     -     0     155    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1584: MET (6 ps) Setup Check with Pin mem_rdata_q_reg[22]/CK->SE
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[22]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      89                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     155                  
             Slack:=       6                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_valid_reg/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q        -       CK->Q  F     DFF_X1         3  7.1    11    88      88    (-,-) 
  g177623/ZN             -       A1->ZN R     NAND2_X4       1 12.1    12    19     106    (-,-) 
  g173154/ZN             -       A->ZN  F     INV_X8        10 28.1     7    12     119    (-,-) 
  g177676/ZN             -       A->ZN  R     INV_X8        37 90.1    28    36     155    (-,-) 
  mem_rdata_q_reg[22]/SE -       -      R     SDFF_X1       37    -     -     0     155    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1585: MET (6 ps) Setup Check with Pin mem_rdata_q_reg[21]/CK->SE
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[21]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      89                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     155                  
             Slack:=       6                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_valid_reg/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q        -       CK->Q  F     DFF_X1         3  7.1    11    88      88    (-,-) 
  g177623/ZN             -       A1->ZN R     NAND2_X4       1 12.1    12    19     106    (-,-) 
  g173154/ZN             -       A->ZN  F     INV_X8        10 28.1     7    12     119    (-,-) 
  g177676/ZN             -       A->ZN  R     INV_X8        37 90.1    28    36     155    (-,-) 
  mem_rdata_q_reg[21]/SE -       -      R     SDFF_X1       37    -     -     0     155    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1586: MET (6 ps) Setup Check with Pin mem_rdata_q_reg[20]/CK->SE
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[20]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      89                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     155                  
             Slack:=       6                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_valid_reg/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q        -       CK->Q  F     DFF_X1         3  7.1    11    88      88    (-,-) 
  g177623/ZN             -       A1->ZN R     NAND2_X4       1 12.1    12    19     106    (-,-) 
  g173154/ZN             -       A->ZN  F     INV_X8        10 28.1     7    12     119    (-,-) 
  g177676/ZN             -       A->ZN  R     INV_X8        37 90.1    28    36     155    (-,-) 
  mem_rdata_q_reg[20]/SE -       -      R     SDFF_X1       37    -     -     0     155    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1587: MET (6 ps) Setup Check with Pin mem_rdata_q_reg[19]/CK->SE
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[19]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      89                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     155                  
             Slack:=       6                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_valid_reg/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q        -       CK->Q  F     DFF_X1         3  7.1    11    88      88    (-,-) 
  g177623/ZN             -       A1->ZN R     NAND2_X4       1 12.1    12    19     106    (-,-) 
  g173154/ZN             -       A->ZN  F     INV_X8        10 28.1     7    12     119    (-,-) 
  g177676/ZN             -       A->ZN  R     INV_X8        37 90.1    28    36     155    (-,-) 
  mem_rdata_q_reg[19]/SE -       -      R     SDFF_X1       37    -     -     0     155    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1588: MET (6 ps) Setup Check with Pin mem_rdata_q_reg[18]/CK->SE
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[18]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      89                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     155                  
             Slack:=       6                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_valid_reg/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q        -       CK->Q  F     DFF_X1         3  7.1    11    88      88    (-,-) 
  g177623/ZN             -       A1->ZN R     NAND2_X4       1 12.1    12    19     106    (-,-) 
  g173154/ZN             -       A->ZN  F     INV_X8        10 28.1     7    12     119    (-,-) 
  g177676/ZN             -       A->ZN  R     INV_X8        37 90.1    28    36     155    (-,-) 
  mem_rdata_q_reg[18]/SE -       -      R     SDFF_X1       37    -     -     0     155    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1589: MET (6 ps) Setup Check with Pin mem_rdata_q_reg[17]/CK->SE
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[17]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      89                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     155                  
             Slack:=       6                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_valid_reg/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q        -       CK->Q  F     DFF_X1         3  7.1    11    88      88    (-,-) 
  g177623/ZN             -       A1->ZN R     NAND2_X4       1 12.1    12    19     106    (-,-) 
  g173154/ZN             -       A->ZN  F     INV_X8        10 28.1     7    12     119    (-,-) 
  g177676/ZN             -       A->ZN  R     INV_X8        37 90.1    28    36     155    (-,-) 
  mem_rdata_q_reg[17]/SE -       -      R     SDFF_X1       37    -     -     0     155    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1590: MET (6 ps) Setup Check with Pin mem_rdata_q_reg[16]/CK->SE
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[16]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      89                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     155                  
             Slack:=       6                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_valid_reg/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q        -       CK->Q  F     DFF_X1         3  7.1    11    88      88    (-,-) 
  g177623/ZN             -       A1->ZN R     NAND2_X4       1 12.1    12    19     106    (-,-) 
  g173154/ZN             -       A->ZN  F     INV_X8        10 28.1     7    12     119    (-,-) 
  g177676/ZN             -       A->ZN  R     INV_X8        37 90.1    28    36     155    (-,-) 
  mem_rdata_q_reg[16]/SE -       -      R     SDFF_X1       37    -     -     0     155    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1591: MET (6 ps) Setup Check with Pin mem_rdata_q_reg[15]/CK->SE
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[15]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      89                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     155                  
             Slack:=       6                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_valid_reg/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q        -       CK->Q  F     DFF_X1         3  7.1    11    88      88    (-,-) 
  g177623/ZN             -       A1->ZN R     NAND2_X4       1 12.1    12    19     106    (-,-) 
  g173154/ZN             -       A->ZN  F     INV_X8        10 28.1     7    12     119    (-,-) 
  g177676/ZN             -       A->ZN  R     INV_X8        37 90.1    28    36     155    (-,-) 
  mem_rdata_q_reg[15]/SE -       -      R     SDFF_X1       37    -     -     0     155    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1592: MET (6 ps) Setup Check with Pin mem_rdata_q_reg[11]/CK->SE
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[11]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      89                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     155                  
             Slack:=       6                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_valid_reg/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q        -       CK->Q  F     DFF_X1         3  7.1    11    88      88    (-,-) 
  g177623/ZN             -       A1->ZN R     NAND2_X4       1 12.1    12    19     106    (-,-) 
  g173154/ZN             -       A->ZN  F     INV_X8        10 28.1     7    12     119    (-,-) 
  g177676/ZN             -       A->ZN  R     INV_X8        37 90.1    28    36     155    (-,-) 
  mem_rdata_q_reg[11]/SE -       -      R     SDFF_X1       37    -     -     0     155    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1593: MET (6 ps) Setup Check with Pin mem_rdata_q_reg[10]/CK->SE
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[10]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      89                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     155                  
             Slack:=       6                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  mem_valid_reg/CK       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q        -       CK->Q  F     DFF_X1         3  7.1    11    88      88    (-,-) 
  g177623/ZN             -       A1->ZN R     NAND2_X4       1 12.1    12    19     106    (-,-) 
  g173154/ZN             -       A->ZN  F     INV_X8        10 28.1     7    12     119    (-,-) 
  g177676/ZN             -       A->ZN  R     INV_X8        37 90.1    28    36     155    (-,-) 
  mem_rdata_q_reg[10]/SE -       -      R     SDFF_X1       37    -     -     0     155    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1594: MET (6 ps) Setup Check with Pin mem_rdata_q_reg[9]/CK->SE
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[9]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      89                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     155                  
             Slack:=       6                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  mem_valid_reg/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q       -       CK->Q  F     DFF_X1         3  7.1    11    88      88    (-,-) 
  g177623/ZN            -       A1->ZN R     NAND2_X4       1 12.1    12    19     106    (-,-) 
  g173154/ZN            -       A->ZN  F     INV_X8        10 28.1     7    12     119    (-,-) 
  g177676/ZN            -       A->ZN  R     INV_X8        37 90.1    28    36     155    (-,-) 
  mem_rdata_q_reg[9]/SE -       -      R     SDFF_X1       37    -     -     0     155    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1595: MET (6 ps) Setup Check with Pin mem_rdata_q_reg[8]/CK->SE
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[8]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      89                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     155                  
             Slack:=       6                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  mem_valid_reg/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q       -       CK->Q  F     DFF_X1         3  7.1    11    88      88    (-,-) 
  g177623/ZN            -       A1->ZN R     NAND2_X4       1 12.1    12    19     106    (-,-) 
  g173154/ZN            -       A->ZN  F     INV_X8        10 28.1     7    12     119    (-,-) 
  g177676/ZN            -       A->ZN  R     INV_X8        37 90.1    28    36     155    (-,-) 
  mem_rdata_q_reg[8]/SE -       -      R     SDFF_X1       37    -     -     0     155    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1596: MET (6 ps) Setup Check with Pin mem_rdata_q_reg[7]/CK->SE
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[7]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      89                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-     155                  
             Slack:=       6                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  mem_valid_reg/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q       -       CK->Q  F     DFF_X1         3  7.1    11    88      88    (-,-) 
  g177623/ZN            -       A1->ZN R     NAND2_X4       1 12.1    12    19     106    (-,-) 
  g173154/ZN            -       A->ZN  F     INV_X8        10 28.1     7    12     119    (-,-) 
  g177676/ZN            -       A->ZN  R     INV_X8        37 90.1    28    36     155    (-,-) 
  mem_rdata_q_reg[7]/SE -       -      R     SDFF_X1       37    -     -     0     155    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1597: MET (6 ps) Setup Check with Pin instr_sh_reg/CK->D
          Group: clk
     Startpoint: (R) decoder_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (F) instr_sh_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     202                  
             Slack:=       6                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/QN -       CK->QN F     DFF_X1         2  7.1    18    76      76    (-,-) 
  g183084/ZN             -       A->ZN  R     INV_X4         4 21.0    15    26     103    (-,-) 
  g82000__186577/ZN      -       A2->ZN F     NAND2_X4       2 24.4    14    25     128    (-,-) 
  g190157/ZN             -       A->ZN  R     INV_X16       25 94.1    16    26     154    (-,-) 
  g189586/ZN             -       A->ZN  F     INV_X2         1  6.0     7    12     166    (-,-) 
  g10/ZN                 -       A->ZN  R     INV_X4         8 15.1    11    17     184    (-,-) 
  g164792/ZN             -       B1->ZN F     OAI22_X1       1  1.4    12    19     202    (-,-) 
  instr_sh_reg/D         -       -      F     DFF_X1         1    -     -     0     202    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1598: MET (6 ps) Setup Check with Pin instr_lh_reg/CK->D
          Group: clk
     Startpoint: (R) decoder_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (F) instr_lh_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     202                  
             Slack:=       6                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/QN -       CK->QN F     DFF_X1         2  7.1    18    76      76    (-,-) 
  g183084/ZN             -       A->ZN  R     INV_X4         4 21.0    15    26     103    (-,-) 
  g82000__186577/ZN      -       A2->ZN F     NAND2_X4       2 24.4    14    25     128    (-,-) 
  g190157/ZN             -       A->ZN  R     INV_X16       25 94.1    16    26     154    (-,-) 
  g189586/ZN             -       A->ZN  F     INV_X2         1  6.0     7    12     166    (-,-) 
  g10/ZN                 -       A->ZN  R     INV_X4         8 15.1    11    17     184    (-,-) 
  g164784/ZN             -       B1->ZN F     OAI22_X1       1  1.4    12    19     202    (-,-) 
  instr_lh_reg/D         -       -      F     DFF_X1         1    -     -     0     202    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1599: MET (6 ps) Setup Check with Pin instr_lbu_reg/CK->D
          Group: clk
     Startpoint: (R) decoder_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (F) instr_lbu_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      41                  
     Required Time:=     209                  
      Launch Clock:-       0                  
         Data Path:-     202                  
             Slack:=       6                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/QN -       CK->QN F     DFF_X1         2  7.1    18    76      76    (-,-) 
  g183084/ZN             -       A->ZN  R     INV_X4         4 21.0    15    26     103    (-,-) 
  g82000__186577/ZN      -       A2->ZN F     NAND2_X4       2 24.4    14    25     128    (-,-) 
  g190157/ZN             -       A->ZN  R     INV_X16       25 94.1    16    26     154    (-,-) 
  g189586/ZN             -       A->ZN  F     INV_X2         1  6.0     7    12     166    (-,-) 
  g10/ZN                 -       A->ZN  R     INV_X4         8 15.1    11    17     184    (-,-) 
  g164783/ZN             -       B1->ZN F     OAI22_X1       1  1.4    11    19     202    (-,-) 
  instr_lbu_reg/D        -       -      F     DFF_X1         1    -     -     0     202    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1600: MET (7 ps) Setup Check with Pin instr_sb_reg/CK->D
          Group: clk
     Startpoint: (R) decoder_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (F) instr_sb_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      41                  
     Required Time:=     209                  
      Launch Clock:-       0                  
         Data Path:-     202                  
             Slack:=       7                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/QN -       CK->QN F     DFF_X1         2  7.1    18    76      76    (-,-) 
  g183084/ZN             -       A->ZN  R     INV_X4         4 21.0    15    26     103    (-,-) 
  g82000__186577/ZN      -       A2->ZN F     NAND2_X4       2 24.4    14    25     128    (-,-) 
  g190157/ZN             -       A->ZN  R     INV_X16       25 94.1    16    26     154    (-,-) 
  g189586/ZN             -       A->ZN  F     INV_X2         1  6.0     7    12     166    (-,-) 
  g10/ZN                 -       A->ZN  R     INV_X4         8 15.1    11    17     184    (-,-) 
  g164791/ZN             -       B1->ZN F     OAI22_X1       1  1.4    11    19     202    (-,-) 
  instr_sb_reg/D         -       -      F     DFF_X1         1    -     -     0     202    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1601: MET (7 ps) Setup Check with Pin instr_lb_reg/CK->D
          Group: clk
     Startpoint: (R) decoder_trigger_reg/CK
          Clock: (R) clk
       Endpoint: (F) instr_lb_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      41                  
     Required Time:=     209                  
      Launch Clock:-       0                  
         Data Path:-     202                  
             Slack:=       7                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  decoder_trigger_reg/QN -       CK->QN F     DFF_X1         2  7.1    18    76      76    (-,-) 
  g183084/ZN             -       A->ZN  R     INV_X4         4 21.0    15    26     103    (-,-) 
  g82000__186577/ZN      -       A2->ZN F     NAND2_X4       2 24.4    14    25     128    (-,-) 
  g190157/ZN             -       A->ZN  R     INV_X16       25 94.1    16    26     154    (-,-) 
  g189586/ZN             -       A->ZN  F     INV_X2         1  6.0     7    12     166    (-,-) 
  g10/ZN                 -       A->ZN  R     INV_X4         8 15.1    11    17     184    (-,-) 
  g164782/ZN             -       B1->ZN F     OAI22_X1       1  1.4    11    19     202    (-,-) 
  instr_lb_reg/D         -       -      F     DFF_X1         1    -     -     0     202    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1602: MET (7 ps) Setup Check with Pin mem_rdata_q_reg[14]/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      31                  
     Required Time:=     219                  
      Launch Clock:-       0                  
         Data Path:-     211                  
             Slack:=       7                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  mem_valid_reg/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q       -       CK->Q  R     DFF_X1         3  7.5    20    97      97    (-,-) 
  g177623/ZN            -       A1->ZN F     NAND2_X4       1 11.1    10    18     116    (-,-) 
  g173154/ZN            -       A->ZN  R     INV_X8        10 29.8    12    20     136    (-,-) 
  g173153/ZN            -       A1->ZN F     NAND2_X1       1  1.8     8    14     149    (-,-) 
  g173152/ZN            -       A->ZN  R     OAI21_X1       3  4.4    31    26     175    (-,-) 
  g173151/Z             -       A->Z   R     CLKBUF_X1      1  1.4     8    36     211    (-,-) 
  mem_rdata_q_reg[14]/D -       -      R     DFF_X1         1    -     -     0     211    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1603: MET (7 ps) Setup Check with Pin is_lui_auipc_jal_jalr_addi_add_sub_reg/CK->D
          Group: clk
     Startpoint: (R) instr_auipc_reg/CK
          Clock: (R) clk
       Endpoint: (F) is_lui_auipc_jal_jalr_addi_add_sub_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     204                  
             Slack:=       7                  

#------------------------------------------------------------------------------------------------------------------
#              Timing Point                Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  instr_auipc_reg/CK                       -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  instr_auipc_reg/Q                        -       CK->Q  F     DFF_X1         2  8.3    13    89      89    (-,-) 
  g82186__4296/ZN                          -       A2->ZN R     NOR2_X4        3  5.6    14    28     117    (-,-) 
  g81689__6083/ZN                          -       A1->ZN F     NAND3_X1       2  4.7    18    28     145    (-,-) 
  g81626/ZN                                -       A->ZN  R     INV_X1         1  1.9     9    17     163    (-,-) 
  g81577__9682/ZN                          -       A1->ZN F     NAND2_X1       1  1.2     8    11     174    (-,-) 
  g81518__6877/ZN                          -       A2->ZN F     AND2_X1        1  1.4     6    30     204    (-,-) 
  is_lui_auipc_jal_jalr_addi_add_sub_reg/D -       -      F     DFF_X1         1    -     -     0     204    (-,-) 
#------------------------------------------------------------------------------------------------------------------



Path 1604: MET (8 ps) Setup Check with Pin mem_rdata_q_reg[12]/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      31                  
     Required Time:=     219                  
      Launch Clock:-       0                  
         Data Path:-     210                  
             Slack:=       8                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  mem_valid_reg/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q       -       CK->Q  R     DFF_X1         3  7.5    20    97      97    (-,-) 
  g177623/ZN            -       A1->ZN F     NAND2_X4       1 11.1    10    18     116    (-,-) 
  g173154/ZN            -       A->ZN  R     INV_X8        10 29.8    12    20     136    (-,-) 
  g173148/ZN            -       A1->ZN F     NAND2_X1       1  1.8     8    14     149    (-,-) 
  g173147/ZN            -       A->ZN  R     OAI21_X1       3  4.2    30    26     174    (-,-) 
  g173146/Z             -       A->Z   R     CLKBUF_X1      1  1.4     8    36     210    (-,-) 
  mem_rdata_q_reg[12]/D -       -      R     DFF_X1         1    -     -     0     210    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1605: MET (10 ps) Setup Check with Pin count_cycle_reg[2]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) count_cycle_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      31                  
     Required Time:=     219                  
      Launch Clock:-       0                  
         Data Path:-     209                  
             Slack:=      10                  

#----------------------------------------------------------------------------------------------------
#       Timing Point         Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/Q       -       CK->Q  R     DFF_X1         2  5.7    16    94      94    (-,-) 
  inc_add_1428_40_g186999/ZN -       A2->ZN R     AND2_X4        6 14.4    12    37     131    (-,-) 
  inc_add_1428_40_g1060/Z    -       A->Z   R     XOR2_X1        1  1.2    19    45     176    (-,-) 
  g174599/ZN                 -       A1->ZN R     AND2_X1        1  1.4     8    33     209    (-,-) 
  count_cycle_reg[2]/D       -       -      R     DFF_X1         1    -     -     0     209    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 1606: MET (10 ps) Setup Check with Pin mem_rdata_q_reg[5]/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (F) mem_rdata_q_reg[5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     198                  
             Slack:=      10                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  mem_valid_reg/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q      -       CK->Q  R     DFF_X1         3  7.5    20    97      97    (-,-) 
  g177623/ZN           -       A1->ZN F     NAND2_X4       1 11.1    10    18     116    (-,-) 
  g173154/ZN           -       A->ZN  R     INV_X8        10 29.8    12    20     136    (-,-) 
  g177676/ZN           -       A->ZN  F     INV_X8        37 83.4    13    21     157    (-,-) 
  g165867/ZN           -       A1->ZN R     NAND2_X1       1  3.5    13    21     178    (-,-) 
  g165461/ZN           -       A->ZN  F     OAI21_X2       3  4.8    12    21     198    (-,-) 
  mem_rdata_q_reg[5]/D -       -      F     DFF_X1         3    -     -     0     198    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1607: MET (13 ps) Setup Check with Pin mem_rdata_q_reg[2]/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (F) mem_rdata_q_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     195                  
             Slack:=      13                  

#----------------------------------------------------------------------------------------------
#    Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  mem_valid_reg/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q      -       CK->Q  R     DFF_X1         3  7.5    20    97      97    (-,-) 
  g177623/ZN           -       A1->ZN F     NAND2_X4       1 11.1    10    18     116    (-,-) 
  g173154/ZN           -       A->ZN  R     INV_X8        10 29.8    12    20     136    (-,-) 
  g177676/ZN           -       A->ZN  F     INV_X8        37 83.4    13    21     157    (-,-) 
  g165811/ZN           -       A1->ZN R     NAND2_X2       1  3.5    10    16     173    (-,-) 
  g190050/ZN           -       A->ZN  F     OAI21_X2       3  6.4    14    22     195    (-,-) 
  mem_rdata_q_reg[2]/D -       -      F     DFF_X1         3    -     -     0     195    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1608: MET (14 ps) Setup Check with Pin count_cycle_reg[1]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     197                  
             Slack:=      14                  

#-------------------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  count_cycle_reg[0]/CK   -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/Q    -       CK->Q  F     DFF_X1         2  5.2    10    85      85    (-,-) 
  fopt177619/ZN           -       A->ZN  R     INV_X1         2  3.9    12    19     103    (-,-) 
  fopt177618/ZN           -       A->ZN  F     INV_X1         2  4.3     7    12     116    (-,-) 
  inc_add_1428_40_g1148/Z -       B->Z   F     XOR2_X1        1  1.2    11    53     169    (-,-) 
  g166352/ZN              -       A1->ZN F     AND2_X1        1  1.4     6    29     197    (-,-) 
  count_cycle_reg[1]/D    -       -      F     DFF_X1         1    -     -     0     197    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 1609: MET (34 ps) Setup Check with Pin mem_wdata_reg[4]/CK->D
          Group: clk
     Startpoint: (R) reg_op2_reg[4]/CK
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      75                  
     Required Time:=     175                  
      Launch Clock:-       0                  
         Data Path:-     141                  
             Slack:=      34                  

#-------------------------------------------------------------------------------------------
#   Timing Point     Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  reg_op2_reg[4]/CK  -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_op2_reg[4]/Q   -       CK->Q R     DFFR_X1        5  6.9    20   112     112    (-,-) 
  g187177/Z          -       A->Z  R     BUF_X1         2  3.3    11    30     141    (-,-) 
  mem_wdata_reg[4]/D -       -     R     SDFF_X2        2    -     -     0     141    (-,-) 
#-------------------------------------------------------------------------------------------



Path 1610: MET (37 ps) Setup Check with Pin mem_rdata_q_reg[13]/CK->D
          Group: clk
     Startpoint: (R) mem_valid_reg/CK
          Clock: (R) clk
       Endpoint: (R) mem_rdata_q_reg[13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      38                  
     Required Time:=     212                  
      Launch Clock:-       0                  
         Data Path:-     175                  
             Slack:=      37                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  mem_valid_reg/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_valid_reg/Q       -       CK->Q  R     DFF_X1         3  7.5    20    97      97    (-,-) 
  g177623/ZN            -       A1->ZN F     NAND2_X4       1 11.1    10    18     116    (-,-) 
  g173154/ZN            -       A->ZN  R     INV_X8        10 29.8    12    20     136    (-,-) 
  g33/ZN                -       A1->ZN F     NAND2_X1       1  1.8     8    14     149    (-,-) 
  g173143/ZN            -       A->ZN  R     OAI21_X1       3  4.6    32    26     175    (-,-) 
  mem_rdata_q_reg[13]/D -       -      R     DFF_X1         3    -     -     0     175    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1611: MET (43 ps) Setup Check with Pin mem_wdata_reg[3]/CK->D
          Group: clk
     Startpoint: (R) reg_op2_reg[3]/CK
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      75                  
     Required Time:=     175                  
      Launch Clock:-       0                  
         Data Path:-     132                  
             Slack:=      43                  

#--------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  reg_op2_reg[3]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_op2_reg[3]/QN  -       CK->QN F     DFFR_X1        5  7.2    18    77      77    (-,-) 
  g180753/Z          -       A->Z   F     BUF_X1         3  5.2     9    38     115    (-,-) 
  fopt174256/ZN      -       A->ZN  R     INV_X1         4  3.6    11    18     132    (-,-) 
  mem_wdata_reg[3]/D -       -      R     SDFF_X2        4    -     -     0     132    (-,-) 
#--------------------------------------------------------------------------------------------



Path 1612: MET (48 ps) Setup Check with Pin mem_wdata_reg[5]/CK->D
          Group: clk
     Startpoint: (R) reg_op2_reg[5]/CK
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      75                  
     Required Time:=     175                  
      Launch Clock:-       0                  
         Data Path:-     127                  
             Slack:=      48                  

#--------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  reg_op2_reg[5]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_op2_reg[5]/QN  -       CK->QN F     DFFR_X1        2  5.1    16    73      73    (-,-) 
  fopt174340/ZN      -       A->ZN  R     INV_X1         3  5.7    16    26      99    (-,-) 
  g174268/ZN         -       A->ZN  F     INV_X1         2  3.6     7    12     111    (-,-) 
  fopt168625/ZN      -       A->ZN  R     INV_X1         4  3.5    11    16     127    (-,-) 
  mem_wdata_reg[5]/D -       -      R     SDFF_X2        4    -     -     0     127    (-,-) 
#--------------------------------------------------------------------------------------------



Path 1613: MET (51 ps) Setup Check with Pin instr_jal_reg/CK->SI
          Group: clk
     Startpoint: (R) instr_jal_reg/CK
          Clock: (R) clk
       Endpoint: (F) instr_jal_reg/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      88                  
     Required Time:=     162                  
      Launch Clock:-       0                  
         Data Path:-     110                  
             Slack:=      51                  

#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  instr_jal_reg/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  instr_jal_reg/Q  -       CK->Q F     SDFF_X1        2  4.3    15    69      69    (-,-) 
  g170604/Z        -       A->Z  F     BUF_X1         3  8.6    12    41     110    (-,-) 
  instr_jal_reg/SI -       -     F     SDFF_X1        3    -     -     0     110    (-,-) 
#-----------------------------------------------------------------------------------------



Path 1614: MET (55 ps) Setup Check with Pin mem_rdata_q_reg[31]/CK->SI
          Group: clk
     Startpoint: (R) mem_rdata_q_reg[31]/CK
          Clock: (R) clk
       Endpoint: (F) mem_rdata_q_reg[31]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      88                  
     Required Time:=     162                  
      Launch Clock:-       0                  
         Data Path:-     107                  
             Slack:=      55                  

#-----------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  mem_rdata_q_reg[31]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_rdata_q_reg[31]/Q  -       CK->Q F     SDFF_X1        3  4.5    15    70      70    (-,-) 
  fopt187874/ZN          -       A->ZN R     INV_X1         1  3.6    12    21      90    (-,-) 
  fopt187872/ZN          -       A->ZN F     INV_X2         6 15.1    10    17     107    (-,-) 
  mem_rdata_q_reg[31]/SI -       -     F     SDFF_X1        6    -     -     0     107    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1615: MET (57 ps) Setup Check with Pin mem_wdata_reg[1]/CK->D
          Group: clk
     Startpoint: (R) reg_op2_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      78                  
     Required Time:=     172                  
      Launch Clock:-       0                  
         Data Path:-     116                  
             Slack:=      57                  

#--------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  reg_op2_reg[1]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_op2_reg[1]/QN  -       CK->QN F     DFFR_X1        4  8.5    19    80      80    (-,-) 
  fopt168758/ZN      -       A->ZN  R     INV_X1         6  9.1    24    36     116    (-,-) 
  mem_wdata_reg[1]/D -       -      R     SDFF_X2        6    -     -     0     116    (-,-) 
#--------------------------------------------------------------------------------------------



Path 1616: MET (57 ps) Setup Check with Pin is_slti_blt_slt_reg/CK->D
          Group: clk
     Startpoint: (R) instr_slt_reg/CK
          Clock: (R) clk
       Endpoint: (F) is_slti_blt_slt_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     153                  
             Slack:=      57                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  instr_slt_reg/CK      -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  instr_slt_reg/Q       -       CK->Q  F     DFF_X1         2  3.5     8    82      82    (-,-) 
  g82404/ZN             -       A->ZN  R     INV_X1         1  1.9     8    13      95    (-,-) 
  g82191__194692/ZN     -       A1->ZN F     NAND2_X1       2  2.8     8    14     109    (-,-) 
  g81800__2391/ZN       -       A1->ZN F     OR2_X1         1  1.4     9    44     153    (-,-) 
  is_slti_blt_slt_reg/D -       -      F     DFF_X1         1    -     -     0     153    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1617: MET (66 ps) Setup Check with Pin mem_wdata_reg[0]/CK->D
          Group: clk
     Startpoint: (R) reg_op2_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      78                  
     Required Time:=     172                  
      Launch Clock:-       0                  
         Data Path:-     106                  
             Slack:=      66                  

#--------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  reg_op2_reg[0]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_op2_reg[0]/QN  -       CK->QN F     DFF_X1         2  4.8    15    71      71    (-,-) 
  g168110/ZN         -       A->ZN  R     INV_X2         9 19.2    24    35     106    (-,-) 
  mem_wdata_reg[0]/D -       -      R     SDFF_X2        9    -     -     0     106    (-,-) 
#--------------------------------------------------------------------------------------------



Path 1618: MET (68 ps) Setup Check with Pin mem_wdata_reg[7]/CK->D
          Group: clk
     Startpoint: (R) reg_op2_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) mem_wdata_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      78                  
     Required Time:=     172                  
      Launch Clock:-       0                  
         Data Path:-     105                  
             Slack:=      68                  

#--------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  reg_op2_reg[7]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_op2_reg[7]/QN  -       CK->QN R     DFFR_X1        4 12.0    32    92      92    (-,-) 
  g173822/ZN         -       A->ZN  F     INV_X4         7  9.8    10    12     105    (-,-) 
  mem_wdata_reg[7]/D -       -      F     SDFF_X2        7    -     -     0     105    (-,-) 
#--------------------------------------------------------------------------------------------



Path 1619: MET (71 ps) Setup Check with Pin mem_wdata_reg[6]/CK->D
          Group: clk
     Startpoint: (R) reg_op2_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) mem_wdata_reg[6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      78                  
     Required Time:=     172                  
      Launch Clock:-       0                  
         Data Path:-     101                  
             Slack:=      71                  

#--------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  reg_op2_reg[6]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_op2_reg[6]/QN  -       CK->QN R     DFFR_X1        3 10.2    28    88      88    (-,-) 
  fopt173778/ZN      -       A->ZN  F     INV_X4         8 11.7     9    13     101    (-,-) 
  mem_wdata_reg[6]/D -       -      F     SDFF_X2        8    -     -     0     101    (-,-) 
#--------------------------------------------------------------------------------------------



Path 1620: MET (72 ps) Setup Check with Pin mem_wdata_reg[2]/CK->D
          Group: clk
     Startpoint: (R) reg_op2_reg[2]/CK
          Clock: (R) clk
       Endpoint: (R) mem_wdata_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      76                  
     Required Time:=     174                  
      Launch Clock:-       0                  
         Data Path:-     102                  
             Slack:=      72                  

#--------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  reg_op2_reg[2]/CK  -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  reg_op2_reg[2]/QN  -       CK->QN F     DFFR_X1        3  6.7    17    76      76    (-,-) 
  fopt183739/ZN      -       A->ZN  R     INV_X1         5  5.5    16    26     102    (-,-) 
  mem_wdata_reg[2]/D -       -      R     SDFF_X2        5    -     -     0     102    (-,-) 
#--------------------------------------------------------------------------------------------



Path 1621: MET (76 ps) Setup Check with Pin mem_wdata_reg[31]/CK->SI
          Group: clk
     Startpoint: (R) mem_wdata_reg[31]/CK
          Clock: (R) clk
       Endpoint: (F) mem_wdata_reg[31]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      86                  
     Required Time:=     164                  
      Launch Clock:-       0                  
         Data Path:-      88                  
             Slack:=      76                  

#---------------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  mem_wdata_reg[31]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wdata_reg[31]/Q  -       CK->Q F     SDFFR_X2       2  1.3    17    88      88    (-,-) 
  mem_wdata_reg[31]/SI -       -     F     SDFFR_X2       2    -     -     0      88    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1622: MET (76 ps) Setup Check with Pin mem_wdata_reg[30]/CK->SI
          Group: clk
     Startpoint: (R) mem_wdata_reg[30]/CK
          Clock: (R) clk
       Endpoint: (F) mem_wdata_reg[30]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      86                  
     Required Time:=     164                  
      Launch Clock:-       0                  
         Data Path:-      88                  
             Slack:=      76                  

#---------------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  mem_wdata_reg[30]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wdata_reg[30]/Q  -       CK->Q F     SDFFR_X2       2  1.3    17    88      88    (-,-) 
  mem_wdata_reg[30]/SI -       -     F     SDFFR_X2       2    -     -     0      88    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1623: MET (76 ps) Setup Check with Pin mem_wdata_reg[29]/CK->SI
          Group: clk
     Startpoint: (R) mem_wdata_reg[29]/CK
          Clock: (R) clk
       Endpoint: (F) mem_wdata_reg[29]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      86                  
     Required Time:=     164                  
      Launch Clock:-       0                  
         Data Path:-      88                  
             Slack:=      76                  

#---------------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  mem_wdata_reg[29]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wdata_reg[29]/Q  -       CK->Q F     SDFFR_X2       2  1.3    17    88      88    (-,-) 
  mem_wdata_reg[29]/SI -       -     F     SDFFR_X2       2    -     -     0      88    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1624: MET (76 ps) Setup Check with Pin mem_wdata_reg[28]/CK->SI
          Group: clk
     Startpoint: (R) mem_wdata_reg[28]/CK
          Clock: (R) clk
       Endpoint: (F) mem_wdata_reg[28]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      86                  
     Required Time:=     164                  
      Launch Clock:-       0                  
         Data Path:-      88                  
             Slack:=      76                  

#---------------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  mem_wdata_reg[28]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wdata_reg[28]/Q  -       CK->Q F     SDFFR_X2       2  1.3    17    88      88    (-,-) 
  mem_wdata_reg[28]/SI -       -     F     SDFFR_X2       2    -     -     0      88    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1625: MET (76 ps) Setup Check with Pin mem_wdata_reg[27]/CK->SI
          Group: clk
     Startpoint: (R) mem_wdata_reg[27]/CK
          Clock: (R) clk
       Endpoint: (F) mem_wdata_reg[27]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      86                  
     Required Time:=     164                  
      Launch Clock:-       0                  
         Data Path:-      88                  
             Slack:=      76                  

#---------------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  mem_wdata_reg[27]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wdata_reg[27]/Q  -       CK->Q F     SDFFR_X2       2  1.3    17    88      88    (-,-) 
  mem_wdata_reg[27]/SI -       -     F     SDFFR_X2       2    -     -     0      88    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1626: MET (76 ps) Setup Check with Pin mem_wdata_reg[26]/CK->SI
          Group: clk
     Startpoint: (R) mem_wdata_reg[26]/CK
          Clock: (R) clk
       Endpoint: (F) mem_wdata_reg[26]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      86                  
     Required Time:=     164                  
      Launch Clock:-       0                  
         Data Path:-      88                  
             Slack:=      76                  

#---------------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  mem_wdata_reg[26]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wdata_reg[26]/Q  -       CK->Q F     SDFFR_X2       2  1.3    17    88      88    (-,-) 
  mem_wdata_reg[26]/SI -       -     F     SDFFR_X2       2    -     -     0      88    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1627: MET (76 ps) Setup Check with Pin mem_wdata_reg[25]/CK->SI
          Group: clk
     Startpoint: (R) mem_wdata_reg[25]/CK
          Clock: (R) clk
       Endpoint: (F) mem_wdata_reg[25]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      86                  
     Required Time:=     164                  
      Launch Clock:-       0                  
         Data Path:-      88                  
             Slack:=      76                  

#---------------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  mem_wdata_reg[25]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wdata_reg[25]/Q  -       CK->Q F     SDFFR_X2       2  1.3    17    88      88    (-,-) 
  mem_wdata_reg[25]/SI -       -     F     SDFFR_X2       2    -     -     0      88    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1628: MET (76 ps) Setup Check with Pin mem_wdata_reg[24]/CK->SI
          Group: clk
     Startpoint: (R) mem_wdata_reg[24]/CK
          Clock: (R) clk
       Endpoint: (F) mem_wdata_reg[24]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      86                  
     Required Time:=     164                  
      Launch Clock:-       0                  
         Data Path:-      88                  
             Slack:=      76                  

#---------------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  mem_wdata_reg[24]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wdata_reg[24]/Q  -       CK->Q F     SDFFR_X2       2  1.3    17    88      88    (-,-) 
  mem_wdata_reg[24]/SI -       -     F     SDFFR_X2       2    -     -     0      88    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1629: MET (76 ps) Setup Check with Pin mem_addr_reg[31]/CK->SI
          Group: clk
     Startpoint: (R) mem_addr_reg[31]/CK
          Clock: (R) clk
       Endpoint: (F) mem_addr_reg[31]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      86                  
     Required Time:=     164                  
      Launch Clock:-       0                  
         Data Path:-      88                  
             Slack:=      76                  

#--------------------------------------------------------------------------------------------
#    Timing Point     Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  mem_addr_reg[31]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_addr_reg[31]/Q  -       CK->Q F     SDFFR_X2       2  1.3    17    88      88    (-,-) 
  mem_addr_reg[31]/SI -       -     F     SDFFR_X2       2    -     -     0      88    (-,-) 
#--------------------------------------------------------------------------------------------



Path 1630: MET (76 ps) Setup Check with Pin mem_addr_reg[30]/CK->SI
          Group: clk
     Startpoint: (R) mem_addr_reg[30]/CK
          Clock: (R) clk
       Endpoint: (F) mem_addr_reg[30]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      86                  
     Required Time:=     164                  
      Launch Clock:-       0                  
         Data Path:-      88                  
             Slack:=      76                  

#--------------------------------------------------------------------------------------------
#    Timing Point     Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  mem_addr_reg[30]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_addr_reg[30]/Q  -       CK->Q F     SDFFR_X2       2  1.3    17    88      88    (-,-) 
  mem_addr_reg[30]/SI -       -     F     SDFFR_X2       2    -     -     0      88    (-,-) 
#--------------------------------------------------------------------------------------------



Path 1631: MET (76 ps) Setup Check with Pin mem_addr_reg[29]/CK->SI
          Group: clk
     Startpoint: (R) mem_addr_reg[29]/CK
          Clock: (R) clk
       Endpoint: (F) mem_addr_reg[29]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      86                  
     Required Time:=     164                  
      Launch Clock:-       0                  
         Data Path:-      88                  
             Slack:=      76                  

#--------------------------------------------------------------------------------------------
#    Timing Point     Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  mem_addr_reg[29]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_addr_reg[29]/Q  -       CK->Q F     SDFFR_X2       2  1.3    17    88      88    (-,-) 
  mem_addr_reg[29]/SI -       -     F     SDFFR_X2       2    -     -     0      88    (-,-) 
#--------------------------------------------------------------------------------------------



Path 1632: MET (76 ps) Setup Check with Pin mem_addr_reg[28]/CK->SI
          Group: clk
     Startpoint: (R) mem_addr_reg[28]/CK
          Clock: (R) clk
       Endpoint: (F) mem_addr_reg[28]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      86                  
     Required Time:=     164                  
      Launch Clock:-       0                  
         Data Path:-      88                  
             Slack:=      76                  

#--------------------------------------------------------------------------------------------
#    Timing Point     Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  mem_addr_reg[28]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_addr_reg[28]/Q  -       CK->Q F     SDFFR_X2       2  1.3    17    88      88    (-,-) 
  mem_addr_reg[28]/SI -       -     F     SDFFR_X2       2    -     -     0      88    (-,-) 
#--------------------------------------------------------------------------------------------



Path 1633: MET (76 ps) Setup Check with Pin mem_addr_reg[27]/CK->SI
          Group: clk
     Startpoint: (R) mem_addr_reg[27]/CK
          Clock: (R) clk
       Endpoint: (F) mem_addr_reg[27]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      86                  
     Required Time:=     164                  
      Launch Clock:-       0                  
         Data Path:-      88                  
             Slack:=      76                  

#--------------------------------------------------------------------------------------------
#    Timing Point     Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  mem_addr_reg[27]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_addr_reg[27]/Q  -       CK->Q F     SDFFR_X2       2  1.3    17    88      88    (-,-) 
  mem_addr_reg[27]/SI -       -     F     SDFFR_X2       2    -     -     0      88    (-,-) 
#--------------------------------------------------------------------------------------------



Path 1634: MET (76 ps) Setup Check with Pin mem_addr_reg[26]/CK->SI
          Group: clk
     Startpoint: (R) mem_addr_reg[26]/CK
          Clock: (R) clk
       Endpoint: (F) mem_addr_reg[26]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      86                  
     Required Time:=     164                  
      Launch Clock:-       0                  
         Data Path:-      88                  
             Slack:=      76                  

#--------------------------------------------------------------------------------------------
#    Timing Point     Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  mem_addr_reg[26]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_addr_reg[26]/Q  -       CK->Q F     SDFFR_X2       2  1.3    17    88      88    (-,-) 
  mem_addr_reg[26]/SI -       -     F     SDFFR_X2       2    -     -     0      88    (-,-) 
#--------------------------------------------------------------------------------------------



Path 1635: MET (76 ps) Setup Check with Pin mem_addr_reg[25]/CK->SI
          Group: clk
     Startpoint: (R) mem_addr_reg[25]/CK
          Clock: (R) clk
       Endpoint: (F) mem_addr_reg[25]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      86                  
     Required Time:=     164                  
      Launch Clock:-       0                  
         Data Path:-      88                  
             Slack:=      76                  

#--------------------------------------------------------------------------------------------
#    Timing Point     Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  mem_addr_reg[25]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_addr_reg[25]/Q  -       CK->Q F     SDFFR_X2       2  1.3    17    88      88    (-,-) 
  mem_addr_reg[25]/SI -       -     F     SDFFR_X2       2    -     -     0      88    (-,-) 
#--------------------------------------------------------------------------------------------



Path 1636: MET (76 ps) Setup Check with Pin mem_addr_reg[24]/CK->SI
          Group: clk
     Startpoint: (R) mem_addr_reg[24]/CK
          Clock: (R) clk
       Endpoint: (F) mem_addr_reg[24]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      86                  
     Required Time:=     164                  
      Launch Clock:-       0                  
         Data Path:-      88                  
             Slack:=      76                  

#--------------------------------------------------------------------------------------------
#    Timing Point     Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  mem_addr_reg[24]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_addr_reg[24]/Q  -       CK->Q F     SDFFR_X2       2  1.3    17    88      88    (-,-) 
  mem_addr_reg[24]/SI -       -     F     SDFFR_X2       2    -     -     0      88    (-,-) 
#--------------------------------------------------------------------------------------------



Path 1637: MET (76 ps) Setup Check with Pin mem_addr_reg[23]/CK->SI
          Group: clk
     Startpoint: (R) mem_addr_reg[23]/CK
          Clock: (R) clk
       Endpoint: (F) mem_addr_reg[23]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      86                  
     Required Time:=     164                  
      Launch Clock:-       0                  
         Data Path:-      88                  
             Slack:=      76                  

#--------------------------------------------------------------------------------------------
#    Timing Point     Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  mem_addr_reg[23]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_addr_reg[23]/Q  -       CK->Q F     SDFFR_X2       2  1.3    17    88      88    (-,-) 
  mem_addr_reg[23]/SI -       -     F     SDFFR_X2       2    -     -     0      88    (-,-) 
#--------------------------------------------------------------------------------------------



Path 1638: MET (76 ps) Setup Check with Pin mem_addr_reg[22]/CK->SI
          Group: clk
     Startpoint: (R) mem_addr_reg[22]/CK
          Clock: (R) clk
       Endpoint: (F) mem_addr_reg[22]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      86                  
     Required Time:=     164                  
      Launch Clock:-       0                  
         Data Path:-      88                  
             Slack:=      76                  

#--------------------------------------------------------------------------------------------
#    Timing Point     Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  mem_addr_reg[22]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_addr_reg[22]/Q  -       CK->Q F     SDFFR_X2       2  1.3    17    88      88    (-,-) 
  mem_addr_reg[22]/SI -       -     F     SDFFR_X2       2    -     -     0      88    (-,-) 
#--------------------------------------------------------------------------------------------



Path 1639: MET (76 ps) Setup Check with Pin mem_addr_reg[21]/CK->SI
          Group: clk
     Startpoint: (R) mem_addr_reg[21]/CK
          Clock: (R) clk
       Endpoint: (F) mem_addr_reg[21]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      86                  
     Required Time:=     164                  
      Launch Clock:-       0                  
         Data Path:-      88                  
             Slack:=      76                  

#--------------------------------------------------------------------------------------------
#    Timing Point     Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  mem_addr_reg[21]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_addr_reg[21]/Q  -       CK->Q F     SDFFR_X2       2  1.3    17    88      88    (-,-) 
  mem_addr_reg[21]/SI -       -     F     SDFFR_X2       2    -     -     0      88    (-,-) 
#--------------------------------------------------------------------------------------------



Path 1640: MET (76 ps) Setup Check with Pin mem_addr_reg[20]/CK->SI
          Group: clk
     Startpoint: (R) mem_addr_reg[20]/CK
          Clock: (R) clk
       Endpoint: (F) mem_addr_reg[20]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      86                  
     Required Time:=     164                  
      Launch Clock:-       0                  
         Data Path:-      88                  
             Slack:=      76                  

#--------------------------------------------------------------------------------------------
#    Timing Point     Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  mem_addr_reg[20]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_addr_reg[20]/Q  -       CK->Q F     SDFFR_X2       2  1.3    17    88      88    (-,-) 
  mem_addr_reg[20]/SI -       -     F     SDFFR_X2       2    -     -     0      88    (-,-) 
#--------------------------------------------------------------------------------------------



Path 1641: MET (76 ps) Setup Check with Pin mem_addr_reg[19]/CK->SI
          Group: clk
     Startpoint: (R) mem_addr_reg[19]/CK
          Clock: (R) clk
       Endpoint: (F) mem_addr_reg[19]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      86                  
     Required Time:=     164                  
      Launch Clock:-       0                  
         Data Path:-      88                  
             Slack:=      76                  

#--------------------------------------------------------------------------------------------
#    Timing Point     Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  mem_addr_reg[19]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_addr_reg[19]/Q  -       CK->Q F     SDFFR_X2       2  1.3    17    88      88    (-,-) 
  mem_addr_reg[19]/SI -       -     F     SDFFR_X2       2    -     -     0      88    (-,-) 
#--------------------------------------------------------------------------------------------



Path 1642: MET (76 ps) Setup Check with Pin mem_addr_reg[18]/CK->SI
          Group: clk
     Startpoint: (R) mem_addr_reg[18]/CK
          Clock: (R) clk
       Endpoint: (F) mem_addr_reg[18]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      86                  
     Required Time:=     164                  
      Launch Clock:-       0                  
         Data Path:-      88                  
             Slack:=      76                  

#--------------------------------------------------------------------------------------------
#    Timing Point     Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  mem_addr_reg[18]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_addr_reg[18]/Q  -       CK->Q F     SDFFR_X2       2  1.3    17    88      88    (-,-) 
  mem_addr_reg[18]/SI -       -     F     SDFFR_X2       2    -     -     0      88    (-,-) 
#--------------------------------------------------------------------------------------------



Path 1643: MET (76 ps) Setup Check with Pin mem_addr_reg[17]/CK->SI
          Group: clk
     Startpoint: (R) mem_addr_reg[17]/CK
          Clock: (R) clk
       Endpoint: (F) mem_addr_reg[17]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      86                  
     Required Time:=     164                  
      Launch Clock:-       0                  
         Data Path:-      88                  
             Slack:=      76                  

#--------------------------------------------------------------------------------------------
#    Timing Point     Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  mem_addr_reg[17]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_addr_reg[17]/Q  -       CK->Q F     SDFFR_X2       2  1.3    17    88      88    (-,-) 
  mem_addr_reg[17]/SI -       -     F     SDFFR_X2       2    -     -     0      88    (-,-) 
#--------------------------------------------------------------------------------------------



Path 1644: MET (76 ps) Setup Check with Pin mem_addr_reg[16]/CK->SI
          Group: clk
     Startpoint: (R) mem_addr_reg[16]/CK
          Clock: (R) clk
       Endpoint: (F) mem_addr_reg[16]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      86                  
     Required Time:=     164                  
      Launch Clock:-       0                  
         Data Path:-      88                  
             Slack:=      76                  

#--------------------------------------------------------------------------------------------
#    Timing Point     Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  mem_addr_reg[16]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_addr_reg[16]/Q  -       CK->Q F     SDFFR_X2       2  1.3    17    88      88    (-,-) 
  mem_addr_reg[16]/SI -       -     F     SDFFR_X2       2    -     -     0      88    (-,-) 
#--------------------------------------------------------------------------------------------



Path 1645: MET (76 ps) Setup Check with Pin mem_addr_reg[15]/CK->SI
          Group: clk
     Startpoint: (R) mem_addr_reg[15]/CK
          Clock: (R) clk
       Endpoint: (F) mem_addr_reg[15]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      86                  
     Required Time:=     164                  
      Launch Clock:-       0                  
         Data Path:-      88                  
             Slack:=      76                  

#--------------------------------------------------------------------------------------------
#    Timing Point     Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  mem_addr_reg[15]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_addr_reg[15]/Q  -       CK->Q F     SDFFR_X2       2  1.3    17    88      88    (-,-) 
  mem_addr_reg[15]/SI -       -     F     SDFFR_X2       2    -     -     0      88    (-,-) 
#--------------------------------------------------------------------------------------------



Path 1646: MET (76 ps) Setup Check with Pin mem_addr_reg[14]/CK->SI
          Group: clk
     Startpoint: (R) mem_addr_reg[14]/CK
          Clock: (R) clk
       Endpoint: (F) mem_addr_reg[14]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      86                  
     Required Time:=     164                  
      Launch Clock:-       0                  
         Data Path:-      88                  
             Slack:=      76                  

#--------------------------------------------------------------------------------------------
#    Timing Point     Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  mem_addr_reg[14]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_addr_reg[14]/Q  -       CK->Q F     SDFFR_X2       2  1.3    17    88      88    (-,-) 
  mem_addr_reg[14]/SI -       -     F     SDFFR_X2       2    -     -     0      88    (-,-) 
#--------------------------------------------------------------------------------------------



Path 1647: MET (76 ps) Setup Check with Pin mem_addr_reg[13]/CK->SI
          Group: clk
     Startpoint: (R) mem_addr_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) mem_addr_reg[13]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      86                  
     Required Time:=     164                  
      Launch Clock:-       0                  
         Data Path:-      88                  
             Slack:=      76                  

#--------------------------------------------------------------------------------------------
#    Timing Point     Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  mem_addr_reg[13]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_addr_reg[13]/Q  -       CK->Q F     SDFFR_X2       2  1.3    17    88      88    (-,-) 
  mem_addr_reg[13]/SI -       -     F     SDFFR_X2       2    -     -     0      88    (-,-) 
#--------------------------------------------------------------------------------------------



Path 1648: MET (76 ps) Setup Check with Pin mem_addr_reg[12]/CK->SI
          Group: clk
     Startpoint: (R) mem_addr_reg[12]/CK
          Clock: (R) clk
       Endpoint: (F) mem_addr_reg[12]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      86                  
     Required Time:=     164                  
      Launch Clock:-       0                  
         Data Path:-      88                  
             Slack:=      76                  

#--------------------------------------------------------------------------------------------
#    Timing Point     Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  mem_addr_reg[12]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_addr_reg[12]/Q  -       CK->Q F     SDFFR_X2       2  1.3    17    88      88    (-,-) 
  mem_addr_reg[12]/SI -       -     F     SDFFR_X2       2    -     -     0      88    (-,-) 
#--------------------------------------------------------------------------------------------



Path 1649: MET (76 ps) Setup Check with Pin mem_addr_reg[11]/CK->SI
          Group: clk
     Startpoint: (R) mem_addr_reg[11]/CK
          Clock: (R) clk
       Endpoint: (F) mem_addr_reg[11]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      86                  
     Required Time:=     164                  
      Launch Clock:-       0                  
         Data Path:-      88                  
             Slack:=      76                  

#--------------------------------------------------------------------------------------------
#    Timing Point     Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  mem_addr_reg[11]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_addr_reg[11]/Q  -       CK->Q F     SDFFR_X2       2  1.3    17    88      88    (-,-) 
  mem_addr_reg[11]/SI -       -     F     SDFFR_X2       2    -     -     0      88    (-,-) 
#--------------------------------------------------------------------------------------------



Path 1650: MET (76 ps) Setup Check with Pin mem_addr_reg[10]/CK->SI
          Group: clk
     Startpoint: (R) mem_addr_reg[10]/CK
          Clock: (R) clk
       Endpoint: (F) mem_addr_reg[10]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      86                  
     Required Time:=     164                  
      Launch Clock:-       0                  
         Data Path:-      88                  
             Slack:=      76                  

#--------------------------------------------------------------------------------------------
#    Timing Point     Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  mem_addr_reg[10]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_addr_reg[10]/Q  -       CK->Q F     SDFFR_X2       2  1.3    17    88      88    (-,-) 
  mem_addr_reg[10]/SI -       -     F     SDFFR_X2       2    -     -     0      88    (-,-) 
#--------------------------------------------------------------------------------------------



Path 1651: MET (76 ps) Setup Check with Pin mem_addr_reg[9]/CK->SI
          Group: clk
     Startpoint: (R) mem_addr_reg[9]/CK
          Clock: (R) clk
       Endpoint: (F) mem_addr_reg[9]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      86                  
     Required Time:=     164                  
      Launch Clock:-       0                  
         Data Path:-      88                  
             Slack:=      76                  

#-------------------------------------------------------------------------------------------
#   Timing Point     Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  mem_addr_reg[9]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_addr_reg[9]/Q  -       CK->Q F     SDFFR_X2       2  1.3    17    88      88    (-,-) 
  mem_addr_reg[9]/SI -       -     F     SDFFR_X2       2    -     -     0      88    (-,-) 
#-------------------------------------------------------------------------------------------



Path 1652: MET (76 ps) Setup Check with Pin mem_addr_reg[8]/CK->SI
          Group: clk
     Startpoint: (R) mem_addr_reg[8]/CK
          Clock: (R) clk
       Endpoint: (F) mem_addr_reg[8]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      86                  
     Required Time:=     164                  
      Launch Clock:-       0                  
         Data Path:-      88                  
             Slack:=      76                  

#-------------------------------------------------------------------------------------------
#   Timing Point     Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  mem_addr_reg[8]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_addr_reg[8]/Q  -       CK->Q F     SDFFR_X2       2  1.3    17    88      88    (-,-) 
  mem_addr_reg[8]/SI -       -     F     SDFFR_X2       2    -     -     0      88    (-,-) 
#-------------------------------------------------------------------------------------------



Path 1653: MET (76 ps) Setup Check with Pin mem_addr_reg[7]/CK->SI
          Group: clk
     Startpoint: (R) mem_addr_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) mem_addr_reg[7]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      86                  
     Required Time:=     164                  
      Launch Clock:-       0                  
         Data Path:-      88                  
             Slack:=      76                  

#-------------------------------------------------------------------------------------------
#   Timing Point     Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  mem_addr_reg[7]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_addr_reg[7]/Q  -       CK->Q F     SDFFR_X2       2  1.3    17    88      88    (-,-) 
  mem_addr_reg[7]/SI -       -     F     SDFFR_X2       2    -     -     0      88    (-,-) 
#-------------------------------------------------------------------------------------------



Path 1654: MET (76 ps) Setup Check with Pin mem_addr_reg[6]/CK->SI
          Group: clk
     Startpoint: (R) mem_addr_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) mem_addr_reg[6]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      86                  
     Required Time:=     164                  
      Launch Clock:-       0                  
         Data Path:-      88                  
             Slack:=      76                  

#-------------------------------------------------------------------------------------------
#   Timing Point     Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  mem_addr_reg[6]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_addr_reg[6]/Q  -       CK->Q F     SDFFR_X2       2  1.3    17    88      88    (-,-) 
  mem_addr_reg[6]/SI -       -     F     SDFFR_X2       2    -     -     0      88    (-,-) 
#-------------------------------------------------------------------------------------------



Path 1655: MET (76 ps) Setup Check with Pin mem_addr_reg[5]/CK->SI
          Group: clk
     Startpoint: (R) mem_addr_reg[5]/CK
          Clock: (R) clk
       Endpoint: (F) mem_addr_reg[5]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      86                  
     Required Time:=     164                  
      Launch Clock:-       0                  
         Data Path:-      88                  
             Slack:=      76                  

#-------------------------------------------------------------------------------------------
#   Timing Point     Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  mem_addr_reg[5]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_addr_reg[5]/Q  -       CK->Q F     SDFFR_X2       2  1.3    17    88      88    (-,-) 
  mem_addr_reg[5]/SI -       -     F     SDFFR_X2       2    -     -     0      88    (-,-) 
#-------------------------------------------------------------------------------------------



Path 1656: MET (76 ps) Setup Check with Pin mem_addr_reg[4]/CK->SI
          Group: clk
     Startpoint: (R) mem_addr_reg[4]/CK
          Clock: (R) clk
       Endpoint: (F) mem_addr_reg[4]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      86                  
     Required Time:=     164                  
      Launch Clock:-       0                  
         Data Path:-      88                  
             Slack:=      76                  

#-------------------------------------------------------------------------------------------
#   Timing Point     Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  mem_addr_reg[4]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_addr_reg[4]/Q  -       CK->Q F     SDFFR_X2       2  1.3    17    88      88    (-,-) 
  mem_addr_reg[4]/SI -       -     F     SDFFR_X2       2    -     -     0      88    (-,-) 
#-------------------------------------------------------------------------------------------



Path 1657: MET (76 ps) Setup Check with Pin mem_addr_reg[3]/CK->SI
          Group: clk
     Startpoint: (R) mem_addr_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) mem_addr_reg[3]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      86                  
     Required Time:=     164                  
      Launch Clock:-       0                  
         Data Path:-      88                  
             Slack:=      76                  

#-------------------------------------------------------------------------------------------
#   Timing Point     Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  mem_addr_reg[3]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_addr_reg[3]/Q  -       CK->Q F     SDFFR_X2       2  1.3    17    88      88    (-,-) 
  mem_addr_reg[3]/SI -       -     F     SDFFR_X2       2    -     -     0      88    (-,-) 
#-------------------------------------------------------------------------------------------



Path 1658: MET (76 ps) Setup Check with Pin mem_addr_reg[2]/CK->SI
          Group: clk
     Startpoint: (R) mem_addr_reg[2]/CK
          Clock: (R) clk
       Endpoint: (F) mem_addr_reg[2]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      86                  
     Required Time:=     164                  
      Launch Clock:-       0                  
         Data Path:-      88                  
             Slack:=      76                  

#-------------------------------------------------------------------------------------------
#   Timing Point     Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  mem_addr_reg[2]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_addr_reg[2]/Q  -       CK->Q F     SDFFR_X2       2  1.3    17    88      88    (-,-) 
  mem_addr_reg[2]/SI -       -     F     SDFFR_X2       2    -     -     0      88    (-,-) 
#-------------------------------------------------------------------------------------------



Path 1659: MET (77 ps) Setup Check with Pin mem_wdata_reg[23]/CK->SI
          Group: clk
     Startpoint: (R) mem_wdata_reg[23]/CK
          Clock: (R) clk
       Endpoint: (F) mem_wdata_reg[23]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      89                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-      84                  
             Slack:=      77                  

#---------------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  mem_wdata_reg[23]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wdata_reg[23]/Q  -       CK->Q F     SDFF_X2        2  1.4    17    84      84    (-,-) 
  mem_wdata_reg[23]/SI -       -     F     SDFF_X2        2    -     -     0      84    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1660: MET (77 ps) Setup Check with Pin mem_wdata_reg[22]/CK->SI
          Group: clk
     Startpoint: (R) mem_wdata_reg[22]/CK
          Clock: (R) clk
       Endpoint: (F) mem_wdata_reg[22]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      89                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-      84                  
             Slack:=      77                  

#---------------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  mem_wdata_reg[22]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wdata_reg[22]/Q  -       CK->Q F     SDFF_X2        2  1.4    17    84      84    (-,-) 
  mem_wdata_reg[22]/SI -       -     F     SDFF_X2        2    -     -     0      84    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1661: MET (77 ps) Setup Check with Pin mem_wdata_reg[21]/CK->SI
          Group: clk
     Startpoint: (R) mem_wdata_reg[21]/CK
          Clock: (R) clk
       Endpoint: (F) mem_wdata_reg[21]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      89                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-      84                  
             Slack:=      77                  

#---------------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  mem_wdata_reg[21]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wdata_reg[21]/Q  -       CK->Q F     SDFF_X2        2  1.4    17    84      84    (-,-) 
  mem_wdata_reg[21]/SI -       -     F     SDFF_X2        2    -     -     0      84    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1662: MET (77 ps) Setup Check with Pin mem_wdata_reg[20]/CK->SI
          Group: clk
     Startpoint: (R) mem_wdata_reg[20]/CK
          Clock: (R) clk
       Endpoint: (F) mem_wdata_reg[20]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      89                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-      84                  
             Slack:=      77                  

#---------------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  mem_wdata_reg[20]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wdata_reg[20]/Q  -       CK->Q F     SDFF_X2        2  1.4    17    84      84    (-,-) 
  mem_wdata_reg[20]/SI -       -     F     SDFF_X2        2    -     -     0      84    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1663: MET (77 ps) Setup Check with Pin mem_wdata_reg[19]/CK->SI
          Group: clk
     Startpoint: (R) mem_wdata_reg[19]/CK
          Clock: (R) clk
       Endpoint: (F) mem_wdata_reg[19]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      89                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-      84                  
             Slack:=      77                  

#---------------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  mem_wdata_reg[19]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wdata_reg[19]/Q  -       CK->Q F     SDFF_X2        2  1.4    17    84      84    (-,-) 
  mem_wdata_reg[19]/SI -       -     F     SDFF_X2        2    -     -     0      84    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1664: MET (77 ps) Setup Check with Pin mem_wdata_reg[18]/CK->SI
          Group: clk
     Startpoint: (R) mem_wdata_reg[18]/CK
          Clock: (R) clk
       Endpoint: (F) mem_wdata_reg[18]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      89                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-      84                  
             Slack:=      77                  

#---------------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  mem_wdata_reg[18]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wdata_reg[18]/Q  -       CK->Q F     SDFF_X2        2  1.4    17    84      84    (-,-) 
  mem_wdata_reg[18]/SI -       -     F     SDFF_X2        2    -     -     0      84    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1665: MET (77 ps) Setup Check with Pin mem_wdata_reg[17]/CK->SI
          Group: clk
     Startpoint: (R) mem_wdata_reg[17]/CK
          Clock: (R) clk
       Endpoint: (F) mem_wdata_reg[17]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      89                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-      84                  
             Slack:=      77                  

#---------------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  mem_wdata_reg[17]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wdata_reg[17]/Q  -       CK->Q F     SDFF_X2        2  1.4    17    84      84    (-,-) 
  mem_wdata_reg[17]/SI -       -     F     SDFF_X2        2    -     -     0      84    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1666: MET (77 ps) Setup Check with Pin mem_wdata_reg[16]/CK->SI
          Group: clk
     Startpoint: (R) mem_wdata_reg[16]/CK
          Clock: (R) clk
       Endpoint: (F) mem_wdata_reg[16]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      89                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-      84                  
             Slack:=      77                  

#---------------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  mem_wdata_reg[16]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wdata_reg[16]/Q  -       CK->Q F     SDFF_X2        2  1.4    17    84      84    (-,-) 
  mem_wdata_reg[16]/SI -       -     F     SDFF_X2        2    -     -     0      84    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1667: MET (77 ps) Setup Check with Pin mem_wdata_reg[7]/CK->SI
          Group: clk
     Startpoint: (R) mem_wdata_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) mem_wdata_reg[7]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      89                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-      84                  
             Slack:=      77                  

#--------------------------------------------------------------------------------------------
#    Timing Point     Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  mem_wdata_reg[7]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wdata_reg[7]/Q  -       CK->Q F     SDFF_X2        2  1.4    17    84      84    (-,-) 
  mem_wdata_reg[7]/SI -       -     F     SDFF_X2        2    -     -     0      84    (-,-) 
#--------------------------------------------------------------------------------------------



Path 1668: MET (77 ps) Setup Check with Pin mem_wdata_reg[6]/CK->SI
          Group: clk
     Startpoint: (R) mem_wdata_reg[6]/CK
          Clock: (R) clk
       Endpoint: (F) mem_wdata_reg[6]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      89                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-      84                  
             Slack:=      77                  

#--------------------------------------------------------------------------------------------
#    Timing Point     Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  mem_wdata_reg[6]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wdata_reg[6]/Q  -       CK->Q F     SDFF_X2        2  1.4    17    84      84    (-,-) 
  mem_wdata_reg[6]/SI -       -     F     SDFF_X2        2    -     -     0      84    (-,-) 
#--------------------------------------------------------------------------------------------



Path 1669: MET (77 ps) Setup Check with Pin mem_wdata_reg[5]/CK->SI
          Group: clk
     Startpoint: (R) mem_wdata_reg[5]/CK
          Clock: (R) clk
       Endpoint: (F) mem_wdata_reg[5]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      89                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-      84                  
             Slack:=      77                  

#--------------------------------------------------------------------------------------------
#    Timing Point     Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  mem_wdata_reg[5]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wdata_reg[5]/Q  -       CK->Q F     SDFF_X2        2  1.4    17    84      84    (-,-) 
  mem_wdata_reg[5]/SI -       -     F     SDFF_X2        2    -     -     0      84    (-,-) 
#--------------------------------------------------------------------------------------------



Path 1670: MET (77 ps) Setup Check with Pin mem_wdata_reg[4]/CK->SI
          Group: clk
     Startpoint: (R) mem_wdata_reg[4]/CK
          Clock: (R) clk
       Endpoint: (F) mem_wdata_reg[4]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      89                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-      84                  
             Slack:=      77                  

#--------------------------------------------------------------------------------------------
#    Timing Point     Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  mem_wdata_reg[4]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wdata_reg[4]/Q  -       CK->Q F     SDFF_X2        2  1.4    17    84      84    (-,-) 
  mem_wdata_reg[4]/SI -       -     F     SDFF_X2        2    -     -     0      84    (-,-) 
#--------------------------------------------------------------------------------------------



Path 1671: MET (77 ps) Setup Check with Pin mem_wdata_reg[3]/CK->SI
          Group: clk
     Startpoint: (R) mem_wdata_reg[3]/CK
          Clock: (R) clk
       Endpoint: (F) mem_wdata_reg[3]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      89                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-      84                  
             Slack:=      77                  

#--------------------------------------------------------------------------------------------
#    Timing Point     Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  mem_wdata_reg[3]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wdata_reg[3]/Q  -       CK->Q F     SDFF_X2        2  1.4    17    84      84    (-,-) 
  mem_wdata_reg[3]/SI -       -     F     SDFF_X2        2    -     -     0      84    (-,-) 
#--------------------------------------------------------------------------------------------



Path 1672: MET (77 ps) Setup Check with Pin mem_wdata_reg[2]/CK->SI
          Group: clk
     Startpoint: (R) mem_wdata_reg[2]/CK
          Clock: (R) clk
       Endpoint: (F) mem_wdata_reg[2]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      89                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-      84                  
             Slack:=      77                  

#--------------------------------------------------------------------------------------------
#    Timing Point     Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  mem_wdata_reg[2]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wdata_reg[2]/Q  -       CK->Q F     SDFF_X2        2  1.4    17    84      84    (-,-) 
  mem_wdata_reg[2]/SI -       -     F     SDFF_X2        2    -     -     0      84    (-,-) 
#--------------------------------------------------------------------------------------------



Path 1673: MET (77 ps) Setup Check with Pin mem_wdata_reg[1]/CK->SI
          Group: clk
     Startpoint: (R) mem_wdata_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) mem_wdata_reg[1]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      89                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-      84                  
             Slack:=      77                  

#--------------------------------------------------------------------------------------------
#    Timing Point     Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  mem_wdata_reg[1]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wdata_reg[1]/Q  -       CK->Q F     SDFF_X2        2  1.4    17    84      84    (-,-) 
  mem_wdata_reg[1]/SI -       -     F     SDFF_X2        2    -     -     0      84    (-,-) 
#--------------------------------------------------------------------------------------------



Path 1674: MET (77 ps) Setup Check with Pin mem_wdata_reg[0]/CK->SI
          Group: clk
     Startpoint: (R) mem_wdata_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) mem_wdata_reg[0]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      89                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-      84                  
             Slack:=      77                  

#--------------------------------------------------------------------------------------------
#    Timing Point     Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  mem_wdata_reg[0]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wdata_reg[0]/Q  -       CK->Q F     SDFF_X2        2  1.4    17    84      84    (-,-) 
  mem_wdata_reg[0]/SI -       -     F     SDFF_X2        2    -     -     0      84    (-,-) 
#--------------------------------------------------------------------------------------------



Path 1675: MET (77 ps) Setup Check with Pin count_cycle_reg[0]/CK->D
          Group: clk
     Startpoint: (R) count_cycle_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) count_cycle_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      39                  
     Required Time:=     211                  
      Launch Clock:-       0                  
         Data Path:-     134                  
             Slack:=      77                  

#-----------------------------------------------------------------------------------------------
#     Timing Point      Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  count_cycle_reg[0]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  count_cycle_reg[0]/Q  -       CK->Q  R     DFF_X1         2  5.7    16    94      94    (-,-) 
  fopt177619/ZN         -       A->ZN  F     INV_X1         2  3.5     7    12     106    (-,-) 
  fopt177618/ZN         -       A->ZN  R     INV_X1         2  4.6    13    19     125    (-,-) 
  g166134/ZN            -       A1->ZN F     NOR2_X1        1  1.4     5     9     134    (-,-) 
  count_cycle_reg[0]/D  -       -      F     DFF_X1         1    -     -     0     134    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1676: MET (78 ps) Setup Check with Pin count_instr_reg[0]/CK->SE
          Group: clk
     Startpoint: (R) count_instr_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) count_instr_reg[0]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      89                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-      83                  
             Slack:=      78                  

#----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  count_instr_reg[0]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  count_instr_reg[0]/Q  -       CK->Q R     SDFF_X1        4 10.4    28    83      83    (-,-) 
  count_instr_reg[0]/SE -       -     R     SDFF_X1        4    -     -     0      83    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1677: MET (80 ps) Setup Check with Pin is_lui_auipc_jal_reg/CK->D
          Group: clk
     Startpoint: (R) instr_auipc_reg/CK
          Clock: (R) clk
       Endpoint: (F) is_lui_auipc_jal_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      40                  
     Required Time:=     210                  
      Launch Clock:-       0                  
         Data Path:-     130                  
             Slack:=      80                  

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  instr_auipc_reg/CK     -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  instr_auipc_reg/Q      -       CK->Q  F     DFF_X1         2  8.3    13    89      89    (-,-) 
  g82186__4296/ZN        -       A2->ZN R     NOR2_X4        3  5.6    14    28     117    (-,-) 
  g81897__3772/ZN        -       A1->ZN F     NAND2_X1       1  1.4     7    13     130    (-,-) 
  is_lui_auipc_jal_reg/D -       -      F     DFF_X1         1    -     -     0     130    (-,-) 
#------------------------------------------------------------------------------------------------



Path 1678: MET (82 ps) Setup Check with Pin mem_rdata_q_reg[30]/CK->SI
          Group: clk
     Startpoint: (R) mem_rdata_q_reg[30]/CK
          Clock: (R) clk
       Endpoint: (F) mem_rdata_q_reg[30]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      91                  
     Required Time:=     159                  
      Launch Clock:-       0                  
         Data Path:-      77                  
             Slack:=      82                  

#-----------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  mem_rdata_q_reg[30]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_rdata_q_reg[30]/Q  -       CK->Q F     SDFF_X1        4  7.7    19    77      77    (-,-) 
  mem_rdata_q_reg[30]/SI -       -     F     SDFF_X1        4    -     -     0      77    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1679: MET (87 ps) Setup Check with Pin mem_rdata_q_reg[7]/CK->SI
          Group: clk
     Startpoint: (R) mem_rdata_q_reg[7]/CK
          Clock: (R) clk
       Endpoint: (F) mem_rdata_q_reg[7]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      90                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-      73                  
             Slack:=      87                  

#----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  mem_rdata_q_reg[7]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_rdata_q_reg[7]/Q  -       CK->Q F     SDFF_X1        4  5.9    17    73      73    (-,-) 
  mem_rdata_q_reg[7]/SI -       -     F     SDFF_X1        4    -     -     0      73    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1680: MET (88 ps) Setup Check with Pin mem_rdata_q_reg[27]/CK->SI
          Group: clk
     Startpoint: (R) mem_rdata_q_reg[27]/CK
          Clock: (R) clk
       Endpoint: (F) mem_rdata_q_reg[27]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      90                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-      72                  
             Slack:=      88                  

#-----------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  mem_rdata_q_reg[27]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_rdata_q_reg[27]/Q  -       CK->Q F     SDFF_X1        4  5.4    16    72      72    (-,-) 
  mem_rdata_q_reg[27]/SI -       -     F     SDFF_X1        4    -     -     0      72    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1681: MET (88 ps) Setup Check with Pin mem_rdata_q_reg[21]/CK->SI
          Group: clk
     Startpoint: (R) mem_rdata_q_reg[21]/CK
          Clock: (R) clk
       Endpoint: (F) mem_rdata_q_reg[21]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      90                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-      72                  
             Slack:=      88                  

#-----------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  mem_rdata_q_reg[21]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_rdata_q_reg[21]/Q  -       CK->Q F     SDFF_X1        4  5.4    16    72      72    (-,-) 
  mem_rdata_q_reg[21]/SI -       -     F     SDFF_X1        4    -     -     0      72    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1682: MET (89 ps) Setup Check with Pin decoded_imm_j_reg[13]/CK->SI
          Group: clk
     Startpoint: (R) decoded_imm_j_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) decoded_imm_j_reg[13]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      90                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-      71                  
             Slack:=      89                  

#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  decoded_imm_j_reg[13]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_j_reg[13]/Q  -       CK->Q F     SDFF_X1        4  5.0    16    71      71    (-,-) 
  decoded_imm_j_reg[13]/SI -       -     F     SDFF_X1        4    -     -     0      71    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 1683: MET (91 ps) Setup Check with Pin mem_rdata_q_reg[11]/CK->SI
          Group: clk
     Startpoint: (R) mem_rdata_q_reg[11]/CK
          Clock: (R) clk
       Endpoint: (F) mem_rdata_q_reg[11]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      90                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-      70                  
             Slack:=      91                  

#-----------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  mem_rdata_q_reg[11]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_rdata_q_reg[11]/Q  -       CK->Q F     SDFF_X1        3  4.5    15    70      70    (-,-) 
  mem_rdata_q_reg[11]/SI -       -     F     SDFF_X1        3    -     -     0      70    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1684: MET (91 ps) Setup Check with Pin mem_rdata_q_reg[10]/CK->SI
          Group: clk
     Startpoint: (R) mem_rdata_q_reg[10]/CK
          Clock: (R) clk
       Endpoint: (F) mem_rdata_q_reg[10]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      90                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-      70                  
             Slack:=      91                  

#-----------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  mem_rdata_q_reg[10]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_rdata_q_reg[10]/Q  -       CK->Q F     SDFF_X1        3  4.5    15    70      70    (-,-) 
  mem_rdata_q_reg[10]/SI -       -     F     SDFF_X1        3    -     -     0      70    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1685: MET (91 ps) Setup Check with Pin mem_rdata_q_reg[9]/CK->SI
          Group: clk
     Startpoint: (R) mem_rdata_q_reg[9]/CK
          Clock: (R) clk
       Endpoint: (F) mem_rdata_q_reg[9]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      90                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-      70                  
             Slack:=      91                  

#----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  mem_rdata_q_reg[9]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_rdata_q_reg[9]/Q  -       CK->Q F     SDFF_X1        3  4.5    15    70      70    (-,-) 
  mem_rdata_q_reg[9]/SI -       -     F     SDFF_X1        3    -     -     0      70    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1686: MET (91 ps) Setup Check with Pin mem_rdata_q_reg[8]/CK->SI
          Group: clk
     Startpoint: (R) mem_rdata_q_reg[8]/CK
          Clock: (R) clk
       Endpoint: (F) mem_rdata_q_reg[8]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      90                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-      70                  
             Slack:=      91                  

#----------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                            (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------
  mem_rdata_q_reg[8]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_rdata_q_reg[8]/Q  -       CK->Q F     SDFF_X1        3  4.5    15    70      70    (-,-) 
  mem_rdata_q_reg[8]/SI -       -     F     SDFF_X1        3    -     -     0      70    (-,-) 
#----------------------------------------------------------------------------------------------



Path 1687: MET (91 ps) Setup Check with Pin mem_rdata_q_reg[29]/CK->SI
          Group: clk
     Startpoint: (R) mem_rdata_q_reg[29]/CK
          Clock: (R) clk
       Endpoint: (F) mem_rdata_q_reg[29]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      90                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-      70                  
             Slack:=      91                  

#-----------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  mem_rdata_q_reg[29]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_rdata_q_reg[29]/Q  -       CK->Q F     SDFF_X1        3  4.4    15    70      70    (-,-) 
  mem_rdata_q_reg[29]/SI -       -     F     SDFF_X1        3    -     -     0      70    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1688: MET (91 ps) Setup Check with Pin mem_rdata_q_reg[28]/CK->SI
          Group: clk
     Startpoint: (R) mem_rdata_q_reg[28]/CK
          Clock: (R) clk
       Endpoint: (F) mem_rdata_q_reg[28]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      90                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-      70                  
             Slack:=      91                  

#-----------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  mem_rdata_q_reg[28]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_rdata_q_reg[28]/Q  -       CK->Q F     SDFF_X1        3  4.4    15    70      70    (-,-) 
  mem_rdata_q_reg[28]/SI -       -     F     SDFF_X1        3    -     -     0      70    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1689: MET (91 ps) Setup Check with Pin mem_rdata_q_reg[26]/CK->SI
          Group: clk
     Startpoint: (R) mem_rdata_q_reg[26]/CK
          Clock: (R) clk
       Endpoint: (F) mem_rdata_q_reg[26]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      90                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-      70                  
             Slack:=      91                  

#-----------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  mem_rdata_q_reg[26]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_rdata_q_reg[26]/Q  -       CK->Q F     SDFF_X1        3  4.4    15    70      70    (-,-) 
  mem_rdata_q_reg[26]/SI -       -     F     SDFF_X1        3    -     -     0      70    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1690: MET (91 ps) Setup Check with Pin mem_rdata_q_reg[25]/CK->SI
          Group: clk
     Startpoint: (R) mem_rdata_q_reg[25]/CK
          Clock: (R) clk
       Endpoint: (F) mem_rdata_q_reg[25]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      90                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-      70                  
             Slack:=      91                  

#-----------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  mem_rdata_q_reg[25]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_rdata_q_reg[25]/Q  -       CK->Q F     SDFF_X1        3  4.4    15    70      70    (-,-) 
  mem_rdata_q_reg[25]/SI -       -     F     SDFF_X1        3    -     -     0      70    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1691: MET (91 ps) Setup Check with Pin mem_rdata_q_reg[24]/CK->SI
          Group: clk
     Startpoint: (R) mem_rdata_q_reg[24]/CK
          Clock: (R) clk
       Endpoint: (F) mem_rdata_q_reg[24]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      90                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-      70                  
             Slack:=      91                  

#-----------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  mem_rdata_q_reg[24]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_rdata_q_reg[24]/Q  -       CK->Q F     SDFF_X1        3  4.4    15    70      70    (-,-) 
  mem_rdata_q_reg[24]/SI -       -     F     SDFF_X1        3    -     -     0      70    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1692: MET (91 ps) Setup Check with Pin mem_rdata_q_reg[23]/CK->SI
          Group: clk
     Startpoint: (R) mem_rdata_q_reg[23]/CK
          Clock: (R) clk
       Endpoint: (F) mem_rdata_q_reg[23]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      90                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-      70                  
             Slack:=      91                  

#-----------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  mem_rdata_q_reg[23]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_rdata_q_reg[23]/Q  -       CK->Q F     SDFF_X1        3  4.4    15    70      70    (-,-) 
  mem_rdata_q_reg[23]/SI -       -     F     SDFF_X1        3    -     -     0      70    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1693: MET (91 ps) Setup Check with Pin mem_rdata_q_reg[22]/CK->SI
          Group: clk
     Startpoint: (R) mem_rdata_q_reg[22]/CK
          Clock: (R) clk
       Endpoint: (F) mem_rdata_q_reg[22]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      90                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-      70                  
             Slack:=      91                  

#-----------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  mem_rdata_q_reg[22]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_rdata_q_reg[22]/Q  -       CK->Q F     SDFF_X1        3  4.4    15    70      70    (-,-) 
  mem_rdata_q_reg[22]/SI -       -     F     SDFF_X1        3    -     -     0      70    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1694: MET (91 ps) Setup Check with Pin mem_rdata_q_reg[20]/CK->SI
          Group: clk
     Startpoint: (R) mem_rdata_q_reg[20]/CK
          Clock: (R) clk
       Endpoint: (F) mem_rdata_q_reg[20]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      90                  
     Required Time:=     160                  
      Launch Clock:-       0                  
         Data Path:-      70                  
             Slack:=      91                  

#-----------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  mem_rdata_q_reg[20]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_rdata_q_reg[20]/Q  -       CK->Q F     SDFF_X1        3  4.4    15    70      70    (-,-) 
  mem_rdata_q_reg[20]/SI -       -     F     SDFF_X1        3    -     -     0      70    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1695: MET (94 ps) Setup Check with Pin decoded_imm_j_reg[14]/CK->SI
          Group: clk
     Startpoint: (R) decoded_imm_j_reg[14]/CK
          Clock: (R) clk
       Endpoint: (F) decoded_imm_j_reg[14]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      89                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-      67                  
             Slack:=      94                  

#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  decoded_imm_j_reg[14]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_j_reg[14]/Q  -       CK->Q F     SDFF_X1        3  3.4    14    67      67    (-,-) 
  decoded_imm_j_reg[14]/SI -       -     F     SDFF_X1        3    -     -     0      67    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 1696: MET (94 ps) Setup Check with Pin decoded_imm_j_reg[12]/CK->SI
          Group: clk
     Startpoint: (R) decoded_imm_j_reg[12]/CK
          Clock: (R) clk
       Endpoint: (F) decoded_imm_j_reg[12]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      89                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-      67                  
             Slack:=      94                  

#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  decoded_imm_j_reg[12]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  decoded_imm_j_reg[12]/Q  -       CK->Q F     SDFF_X1        3  3.4    14    67      67    (-,-) 
  decoded_imm_j_reg[12]/SI -       -     F     SDFF_X1        3    -     -     0      67    (-,-) 
#-------------------------------------------------------------------------------------------------



Path 1697: MET (96 ps) Setup Check with Pin mem_rdata_q_reg[19]/CK->SI
          Group: clk
     Startpoint: (R) mem_rdata_q_reg[19]/CK
          Clock: (R) clk
       Endpoint: (F) mem_rdata_q_reg[19]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      89                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-      66                  
             Slack:=      96                  

#-----------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  mem_rdata_q_reg[19]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_rdata_q_reg[19]/Q  -       CK->Q F     SDFF_X1        2  2.9    13    66      66    (-,-) 
  mem_rdata_q_reg[19]/SI -       -     F     SDFF_X1        2    -     -     0      66    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1698: MET (96 ps) Setup Check with Pin is_lbu_lhu_lw_reg/CK->D
          Group: clk
     Startpoint: (R) instr_lbu_reg/CK
          Clock: (R) clk
       Endpoint: (F) is_lbu_lhu_lw_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-     112                  
             Slack:=      96                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  instr_lbu_reg/CK    -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  instr_lbu_reg/Q     -       CK->Q  F     DFF_X1         1  1.8     7    79      79    (-,-) 
  g183435/ZN          -       A->ZN  R     INV_X1         1  1.9     7    12      91    (-,-) 
  g81895__190989/ZN   -       A1->ZN F     NAND3_X1       2  3.1    14    21     112    (-,-) 
  is_lbu_lhu_lw_reg/D -       -      F     DFF_X1         2    -     -     0     112    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1699: MET (96 ps) Setup Check with Pin mem_rdata_q_reg[18]/CK->SI
          Group: clk
     Startpoint: (R) mem_rdata_q_reg[18]/CK
          Clock: (R) clk
       Endpoint: (F) mem_rdata_q_reg[18]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      89                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-      65                  
             Slack:=      96                  

#-----------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  mem_rdata_q_reg[18]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_rdata_q_reg[18]/Q  -       CK->Q F     SDFF_X1        2  2.8    13    65      65    (-,-) 
  mem_rdata_q_reg[18]/SI -       -     F     SDFF_X1        2    -     -     0      65    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1700: MET (96 ps) Setup Check with Pin mem_rdata_q_reg[17]/CK->SI
          Group: clk
     Startpoint: (R) mem_rdata_q_reg[17]/CK
          Clock: (R) clk
       Endpoint: (F) mem_rdata_q_reg[17]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      89                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-      65                  
             Slack:=      96                  

#-----------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  mem_rdata_q_reg[17]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_rdata_q_reg[17]/Q  -       CK->Q F     SDFF_X1        2  2.8    13    65      65    (-,-) 
  mem_rdata_q_reg[17]/SI -       -     F     SDFF_X1        2    -     -     0      65    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1701: MET (96 ps) Setup Check with Pin mem_rdata_q_reg[16]/CK->SI
          Group: clk
     Startpoint: (R) mem_rdata_q_reg[16]/CK
          Clock: (R) clk
       Endpoint: (F) mem_rdata_q_reg[16]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      89                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-      65                  
             Slack:=      96                  

#-----------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  mem_rdata_q_reg[16]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_rdata_q_reg[16]/Q  -       CK->Q F     SDFF_X1        2  2.8    13    65      65    (-,-) 
  mem_rdata_q_reg[16]/SI -       -     F     SDFF_X1        2    -     -     0      65    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1702: MET (96 ps) Setup Check with Pin mem_rdata_q_reg[15]/CK->SI
          Group: clk
     Startpoint: (R) mem_rdata_q_reg[15]/CK
          Clock: (R) clk
       Endpoint: (F) mem_rdata_q_reg[15]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      89                  
     Required Time:=     161                  
      Launch Clock:-       0                  
         Data Path:-      65                  
             Slack:=      96                  

#-----------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  mem_rdata_q_reg[15]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_rdata_q_reg[15]/Q  -       CK->Q F     SDFF_X1        2  2.8    13    65      65    (-,-) 
  mem_rdata_q_reg[15]/SI -       -     F     SDFF_X1        2    -     -     0      65    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 1703: MET (98 ps) Setup Check with Pin mem_wdata_reg[15]/CK->SI
          Group: clk
     Startpoint: (R) mem_wdata_reg[15]/CK
          Clock: (R) clk
       Endpoint: (F) mem_wdata_reg[15]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      88                  
     Required Time:=     162                  
      Launch Clock:-       0                  
         Data Path:-      64                  
             Slack:=      98                  

#---------------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  mem_wdata_reg[15]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wdata_reg[15]/Q  -       CK->Q F     SDFFS_X1       2  1.4    12    64      64    (-,-) 
  mem_wdata_reg[15]/SI -       -     F     SDFFS_X1       2    -     -     0      64    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1704: MET (98 ps) Setup Check with Pin mem_wdata_reg[14]/CK->SI
          Group: clk
     Startpoint: (R) mem_wdata_reg[14]/CK
          Clock: (R) clk
       Endpoint: (F) mem_wdata_reg[14]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      88                  
     Required Time:=     162                  
      Launch Clock:-       0                  
         Data Path:-      64                  
             Slack:=      98                  

#---------------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  mem_wdata_reg[14]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wdata_reg[14]/Q  -       CK->Q F     SDFFS_X1       2  1.4    12    64      64    (-,-) 
  mem_wdata_reg[14]/SI -       -     F     SDFFS_X1       2    -     -     0      64    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1705: MET (98 ps) Setup Check with Pin mem_wdata_reg[13]/CK->SI
          Group: clk
     Startpoint: (R) mem_wdata_reg[13]/CK
          Clock: (R) clk
       Endpoint: (F) mem_wdata_reg[13]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      88                  
     Required Time:=     162                  
      Launch Clock:-       0                  
         Data Path:-      64                  
             Slack:=      98                  

#---------------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  mem_wdata_reg[13]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wdata_reg[13]/Q  -       CK->Q F     SDFFS_X1       2  1.4    12    64      64    (-,-) 
  mem_wdata_reg[13]/SI -       -     F     SDFFS_X1       2    -     -     0      64    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1706: MET (98 ps) Setup Check with Pin mem_wdata_reg[12]/CK->SI
          Group: clk
     Startpoint: (R) mem_wdata_reg[12]/CK
          Clock: (R) clk
       Endpoint: (F) mem_wdata_reg[12]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      88                  
     Required Time:=     162                  
      Launch Clock:-       0                  
         Data Path:-      64                  
             Slack:=      98                  

#---------------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  mem_wdata_reg[12]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wdata_reg[12]/Q  -       CK->Q F     SDFFS_X1       2  1.4    12    64      64    (-,-) 
  mem_wdata_reg[12]/SI -       -     F     SDFFS_X1       2    -     -     0      64    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1707: MET (98 ps) Setup Check with Pin mem_wdata_reg[11]/CK->SI
          Group: clk
     Startpoint: (R) mem_wdata_reg[11]/CK
          Clock: (R) clk
       Endpoint: (F) mem_wdata_reg[11]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      88                  
     Required Time:=     162                  
      Launch Clock:-       0                  
         Data Path:-      64                  
             Slack:=      98                  

#---------------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  mem_wdata_reg[11]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wdata_reg[11]/Q  -       CK->Q F     SDFFS_X1       2  1.4    12    64      64    (-,-) 
  mem_wdata_reg[11]/SI -       -     F     SDFFS_X1       2    -     -     0      64    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1708: MET (98 ps) Setup Check with Pin mem_wdata_reg[10]/CK->SI
          Group: clk
     Startpoint: (R) mem_wdata_reg[10]/CK
          Clock: (R) clk
       Endpoint: (F) mem_wdata_reg[10]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      88                  
     Required Time:=     162                  
      Launch Clock:-       0                  
         Data Path:-      64                  
             Slack:=      98                  

#---------------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  mem_wdata_reg[10]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wdata_reg[10]/Q  -       CK->Q F     SDFFS_X1       2  1.4    12    64      64    (-,-) 
  mem_wdata_reg[10]/SI -       -     F     SDFFS_X1       2    -     -     0      64    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1709: MET (98 ps) Setup Check with Pin mem_wdata_reg[9]/CK->SI
          Group: clk
     Startpoint: (R) mem_wdata_reg[9]/CK
          Clock: (R) clk
       Endpoint: (F) mem_wdata_reg[9]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      88                  
     Required Time:=     162                  
      Launch Clock:-       0                  
         Data Path:-      64                  
             Slack:=      98                  

#--------------------------------------------------------------------------------------------
#    Timing Point     Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  mem_wdata_reg[9]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wdata_reg[9]/Q  -       CK->Q F     SDFFS_X1       2  1.4    12    64      64    (-,-) 
  mem_wdata_reg[9]/SI -       -     F     SDFFS_X1       2    -     -     0      64    (-,-) 
#--------------------------------------------------------------------------------------------



Path 1710: MET (98 ps) Setup Check with Pin mem_wdata_reg[8]/CK->SI
          Group: clk
     Startpoint: (R) mem_wdata_reg[8]/CK
          Clock: (R) clk
       Endpoint: (F) mem_wdata_reg[8]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      88                  
     Required Time:=     162                  
      Launch Clock:-       0                  
         Data Path:-      64                  
             Slack:=      98                  

#--------------------------------------------------------------------------------------------
#    Timing Point     Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------
  mem_wdata_reg[8]/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_wdata_reg[8]/Q  -       CK->Q F     SDFFS_X1       2  1.4    12    64      64    (-,-) 
  mem_wdata_reg[8]/SI -       -     F     SDFFS_X1       2    -     -     0      64    (-,-) 
#--------------------------------------------------------------------------------------------



Path 1711: MET (109 ps) Setup Check with Pin mem_instr_reg/CK->D
          Group: clk
     Startpoint: (R) mem_instr_reg/CK
          Clock: (R) clk
       Endpoint: (F) mem_instr_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      80                  
     Required Time:=     170                  
      Launch Clock:-       0                  
         Data Path:-      62                  
             Slack:=     109                  

#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  mem_instr_reg/CK -       -     R     (arrival)   1555    -     0     -       0    (-,-) 
  mem_instr_reg/Q  -       CK->Q F     SDFF_X1        2  1.6    12    62      62    (-,-) 
  mem_instr_reg/D  -       -     F     SDFF_X1        2    -     -     0      62    (-,-) 
#-----------------------------------------------------------------------------------------



Path 1712: MET (119 ps) Setup Check with Pin trap_reg/CK->D
          Group: clk
     Startpoint: (R) cpu_state_reg[7]/CK
          Clock: (R) clk
       Endpoint: (R) trap_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      33                  
     Required Time:=     217                  
      Launch Clock:-       0                  
         Data Path:-      98                  
             Slack:=     119                  

#---------------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                           (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------
  cpu_state_reg[7]/CK -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  cpu_state_reg[7]/QN -       CK->QN F     DFF_X1         4  5.6    16    73      73    (-,-) 
  g166374/ZN          -       A1->ZN R     NOR2_X1        1  1.4    14    25      98    (-,-) 
  trap_reg/D          -       -      R     DFF_X1         1    -     -     0      98    (-,-) 
#---------------------------------------------------------------------------------------------



Path 1713: MET (120 ps) Setup Check with Pin is_sltiu_bltu_sltu_reg/CK->D
          Group: clk
     Startpoint: (R) instr_bltu_reg/CK
          Clock: (R) clk
       Endpoint: (F) is_sltiu_bltu_sltu_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     250            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     250            0     
                                              
             Setup:-      42                  
     Required Time:=     208                  
      Launch Clock:-       0                  
         Data Path:-      88                  
             Slack:=     120                  

#--------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  instr_bltu_reg/CK        -       -      R     (arrival)   1555    -     0     -       0    (-,-) 
  instr_bltu_reg/QN        -       CK->QN R     DFF_X1         1  2.0    11    63      63    (-,-) 
  g165921/ZN               -       A3->ZN F     NAND3_X1       2  3.0    14    25      88    (-,-) 
  is_sltiu_bltu_sltu_reg/D -       -      F     DFF_X1         2    -     -     0      88    (-,-) 
#--------------------------------------------------------------------------------------------------

Some unconstrained paths have not been displayed.
Use -unconstrained or set the root attribute 'timing_report_unconstrained' to 'true' to see only these unconstrained paths.

