<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Project1.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="CPU_gen_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="SDRAM.spl"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="SDRAMController_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="SRAM.spl"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="cachecontroller.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="cachecontroller.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="cachecontroller.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="cachecontroller.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="cachecontroller.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="cachecontroller.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="cachecontroller.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="cachecontroller.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="cachecontroller.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="cachecontroller.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="cachecontroller.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="cachecontroller.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="cachecontroller.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="cachecontroller.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="cachecontroller.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="cachecontroller.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="cachecontroller.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="cachecontroller.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="cachecontroller.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="cachecontroller.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="cachecontroller.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="cachecontroller.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="cachecontroller.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="cachecontroller_beh.prj"/>
    <file xil_pn:fileType="FILE_BLIF" xil_pn:name="cachecontroller_cs.blc"/>
    <file xil_pn:fileType="FILE_NGC" xil_pn:name="cachecontroller_cs.ngc"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="cachecontroller_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="cachecontroller_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="cachecontroller_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="cachecontroller_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="cachecontroller_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="cachecontroller_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="cachecontroller_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="cachecontroller_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="cachecontroller_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="cachecontroller_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="cachecontroller_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="cachecontroller_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="cachecontroller_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="cachecontroller_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="cachecontroller_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="cachecontroller_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="cachecontroller_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="cachecontroller_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ipcore_dir/SRAM.ngc" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1698638391" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1698638391">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1698796661" xil_pn:in_ck="-646561132966062716" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1698796661">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="CPU_gen.vhd"/>
      <outfile xil_pn:name="SDRAMController.vhd"/>
      <outfile xil_pn:name="cachecontroller.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1698795205" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-1975843299122032709" xil_pn:start_ts="1698795205">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1698795205" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="4301392519108783741" xil_pn:start_ts="1698795205">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1698638391" xil_pn:in_ck="-1628856185243124388" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="3691181232611022180" xil_pn:start_ts="1698638391">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1698796661" xil_pn:in_ck="-646561132966062716" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1698796661">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="CPU_gen.vhd"/>
      <outfile xil_pn:name="SDRAMController.vhd"/>
      <outfile xil_pn:name="cachecontroller.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1698796663" xil_pn:in_ck="5227158461693235008" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-1361247904594880501" xil_pn:start_ts="1698796661">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="cachecontroller_beh.prj"/>
      <outfile xil_pn:name="cachecontroller_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1698796699" xil_pn:in_ck="-3756884285881659199" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-4224382469085418152" xil_pn:start_ts="1698796699">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="cachecontroller_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1698009140" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1698009140">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1698638743" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-6452157921954413507" xil_pn:start_ts="1698638743">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1698677198" xil_pn:in_ck="-1628856185243124388" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="3691181232611022180" xil_pn:start_ts="1698677198">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <outfile xil_pn:name="ipcore_dir/SRAM.ngc"/>
      <outfile xil_pn:name="ipcore_dir/SRAM.vhd"/>
      <outfile xil_pn:name="ipcore_dir/icon.ngc"/>
      <outfile xil_pn:name="ipcore_dir/icon.vhd"/>
      <outfile xil_pn:name="ipcore_dir/ila.ngc"/>
      <outfile xil_pn:name="ipcore_dir/ila.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1698638743" xil_pn:in_ck="3982668843252911000" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1698638743">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1698638743" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-1975843299122032709" xil_pn:start_ts="1698638743">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1698638743" xil_pn:in_ck="3982668843252911000" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1698638743">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1698638743" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="79721940462304430" xil_pn:start_ts="1698638743">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1698677232" xil_pn:in_ck="5227158461693235008" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="3447006453700588065" xil_pn:start_ts="1698677198">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="cachecontroller.lso"/>
      <outfile xil_pn:name="cachecontroller.ngc"/>
      <outfile xil_pn:name="cachecontroller.ngr"/>
      <outfile xil_pn:name="cachecontroller.prj"/>
      <outfile xil_pn:name="cachecontroller.stx"/>
      <outfile xil_pn:name="cachecontroller.syr"/>
      <outfile xil_pn:name="cachecontroller.xst"/>
      <outfile xil_pn:name="cachecontroller_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1698677232" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="3869564372753642384" xil_pn:start_ts="1698677232">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1698677239" xil_pn:in_ck="1344955132359627698" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-134115506688190287" xil_pn:start_ts="1698677232">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="cachecontroller.bld"/>
      <outfile xil_pn:name="cachecontroller.ngd"/>
      <outfile xil_pn:name="cachecontroller_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1698677252" xil_pn:in_ck="2983022462465496671" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-1309755933173654900" xil_pn:start_ts="1698677239">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="cachecontroller.pcf"/>
      <outfile xil_pn:name="cachecontroller_map.map"/>
      <outfile xil_pn:name="cachecontroller_map.mrp"/>
      <outfile xil_pn:name="cachecontroller_map.ncd"/>
      <outfile xil_pn:name="cachecontroller_map.ngm"/>
      <outfile xil_pn:name="cachecontroller_map.xrpt"/>
      <outfile xil_pn:name="cachecontroller_summary.xml"/>
      <outfile xil_pn:name="cachecontroller_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1698677274" xil_pn:in_ck="4636975981809843448" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-5563652517805085498" xil_pn:start_ts="1698677252">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="cachecontroller.ncd"/>
      <outfile xil_pn:name="cachecontroller.pad"/>
      <outfile xil_pn:name="cachecontroller.par"/>
      <outfile xil_pn:name="cachecontroller.ptwx"/>
      <outfile xil_pn:name="cachecontroller.unroutes"/>
      <outfile xil_pn:name="cachecontroller.xpi"/>
      <outfile xil_pn:name="cachecontroller_pad.csv"/>
      <outfile xil_pn:name="cachecontroller_pad.txt"/>
      <outfile xil_pn:name="cachecontroller_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1698677274" xil_pn:in_ck="2983022462465496539" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416187" xil_pn:start_ts="1698677270">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="cachecontroller.twr"/>
      <outfile xil_pn:name="cachecontroller.twx"/>
    </transform>
  </transforms>

</generated_project>
