//
// File created by:  irun
// Do not modify this file
//
-VFILE
/RAID2/COURSE/iclab/iclabta01/umc018/Verilog/umc18_neg.v
-YDIR
/RAID2/cad/synopsys/synthesis/cur/dw/sim_ver/
-DEFINE
GATE
-LIBEXT
.v
