{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1507683943357 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1507683943360 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 10 21:05:43 2017 " "Processing started: Tue Oct 10 21:05:43 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1507683943360 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1507683943360 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab_4a_bcd -c Lab_4a_bcd " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab_4a_bcd -c Lab_4a_bcd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1507683943361 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1507683943659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_seg.v 1 1 " "Found 1 design units, including 1 entities, in source file seven_seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg " "Found entity 1: seven_seg" {  } { { "seven_seg.v" "" { Text "/home/tim/Rowan/DigitalSystems/Projects/Lab_4a_bcd/seven_seg.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507683943816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1507683943816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "OneBitAdder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file OneBitAdder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 OneBitAdder " "Found entity 1: OneBitAdder" {  } { { "OneBitAdder.bdf" "" { Schematic "/home/tim/Rowan/DigitalSystems/Projects/Lab_4a_bcd/OneBitAdder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507683943819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1507683943819 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "Lab_4a_Verilog.v(24) " "Verilog HDL Module Instantiation warning at Lab_4a_Verilog.v(24): ignored dangling comma in List of Port Connections" {  } { { "Lab_4a_Verilog.v" "" { Text "/home/tim/Rowan/DigitalSystems/Projects/Lab_4a_bcd/Lab_4a_Verilog.v" 24 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1507683943822 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "Lab_4a_Verilog.v(29) " "Verilog HDL Module Instantiation warning at Lab_4a_Verilog.v(29): ignored dangling comma in List of Port Connections" {  } { { "Lab_4a_Verilog.v" "" { Text "/home/tim/Rowan/DigitalSystems/Projects/Lab_4a_bcd/Lab_4a_Verilog.v" 29 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1507683943822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Lab_4a_Verilog.v 1 1 " "Found 1 design units, including 1 entities, in source file Lab_4a_Verilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab_4a_Verilog " "Found entity 1: Lab_4a_Verilog" {  } { { "Lab_4a_Verilog.v" "" { Text "/home/tim/Rowan/DigitalSystems/Projects/Lab_4a_bcd/Lab_4a_Verilog.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507683943823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1507683943823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FiveBitAdder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file FiveBitAdder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FiveBitAdder " "Found entity 1: FiveBitAdder" {  } { { "FiveBitAdder.bdf" "" { Schematic "/home/tim/Rowan/DigitalSystems/Projects/Lab_4a_bcd/FiveBitAdder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507683943824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1507683943824 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab_4a_Verilog " "Elaborating entity \"Lab_4a_Verilog\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1507683943940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FiveBitAdder FiveBitAdder:five_bit_adder " "Elaborating entity \"FiveBitAdder\" for hierarchy \"FiveBitAdder:five_bit_adder\"" {  } { { "Lab_4a_Verilog.v" "five_bit_adder" { Text "/home/tim/Rowan/DigitalSystems/Projects/Lab_4a_bcd/Lab_4a_Verilog.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1507683943973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OneBitAdder FiveBitAdder:five_bit_adder\|OneBitAdder:Bit5 " "Elaborating entity \"OneBitAdder\" for hierarchy \"FiveBitAdder:five_bit_adder\|OneBitAdder:Bit5\"" {  } { { "FiveBitAdder.bdf" "Bit5" { Schematic "/home/tim/Rowan/DigitalSystems/Projects/Lab_4a_bcd/FiveBitAdder.bdf" { { 168 1168 1264 264 "Bit5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1507683943983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg seven_seg:seven_seg1 " "Elaborating entity \"seven_seg\" for hierarchy \"seven_seg:seven_seg1\"" {  } { { "Lab_4a_Verilog.v" "seven_seg1" { Text "/home/tim/Rowan/DigitalSystems/Projects/Lab_4a_bcd/Lab_4a_Verilog.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1507683943996 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "Lab_4a_Verilog.v" "" { Text "/home/tim/Rowan/DigitalSystems/Projects/Lab_4a_bcd/Lab_4a_Verilog.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1507683944801 "|Lab_4a_Verilog|HEX1[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1507683944801 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1507683944967 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1507683945415 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1507683945415 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "44 " "Implemented 44 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1507683945595 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1507683945595 ""} { "Info" "ICUT_CUT_TM_LCELLS" "20 " "Implemented 20 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1507683945595 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1507683945595 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "590 " "Peak virtual memory: 590 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1507683945612 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 10 21:05:45 2017 " "Processing ended: Tue Oct 10 21:05:45 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1507683945612 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1507683945612 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1507683945612 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1507683945612 ""}
