<design name="top">
  <port name="lcd_db[0]" position="P7"/>
<port name="lcd_db[1]" position="P6"/>
<port name="lcd_db[2]" position="P5"/>
<port name="lcd_db[3]" position="P4"/>
<port name="lcd_db[4]" position="P9"/>
<port name="lcd_db[5]" position="P8"/>
<port name="lcd_db[6]" position="P16"/>
<port name="lcd_db[7]" position="P15"/>
<port name="ledr[0]" position="P11"/>
<port name="ledr[1]" position="P10"/>
<port name="ledr[2]" position="P20"/>
<port name="ledr[3]" position="P18"/>
<port name="seg0[0]" position="P17"/>
<port name="seg0[1]" position="P22"/>
<port name="seg0[2]" position="P21"/>
<port name="seg0[3]" position="P23"/>
<port name="seg0[4]" position="P44"/>
<port name="seg0[5]" position="P45"/>
<port name="seg0[6]" position="P46"/>
<port name="seg0[7]" position="P43"/>
<port name="seg1[0]" position="P40"/>
<port name="seg1[1]" position="P41"/>
<port name="seg1[2]" position="P42"/>
<port name="seg1[3]" position="P33"/>
<port name="seg1[4]" position="P34"/>
<port name="seg1[5]" position="P35"/>
<port name="seg1[6]" position="P36"/>
<port name="seg1[7]" position="P30"/>
<port name="seg2[0]" position="P31"/>
<port name="seg2[1]" position="P24"/>
<port name="seg2[2]" position="P27"/>
<port name="seg2[3]" position="P29"/>
<port name="seg2[4]" position="P110"/>
<port name="seg2[5]" position="P109"/>
<port name="seg2[6]" position="P99"/>
<port name="seg2[7]" position="P98"/>
<port name="seg3[0]" position="P94"/>
<port name="seg3[1]" position="P93"/>
<port name="seg3[2]" position="P84"/>
<port name="seg3[3]" position="P83"/>
<port name="seg3[4]" position="P82"/>
<port name="seg3[5]" position="P73"/>
<port name="seg3[6]" position="P71"/>
<port name="seg3[7]" position="P63"/>
<port name="clk" position="P77"/>
<port name="rst" position="P151"/>
<port name="ps2_clk" position="P148"/>
<port name="ps2_data" position="P150"/>
<port name="lcd_en" position="P60"/>
    </design>