// Seed: 4041530561
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  wire id_3;
  wire id_4;
  parameter id_5 = 1 >> 1;
  wire [-1 : 1] id_6;
  wire id_7;
  assign id_3 = id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  and primCall (id_4, id_1, id_2);
  module_0 modCall_1 (
      id_4,
      id_4
  );
  input wire id_2;
  input wire id_1;
  logic id_6;
  ;
endmodule
module module_2;
  wire id_1;
  module_0 modCall_1 (
      id_1,
      id_1
  );
endmodule
