| **SystemVerilog Code Snippet** | **OOP Implementation Explanation** |
|-------------------------------|-------------------------------------|
| ![SystemVerilog Snippet](code-image.png) | **Encapsulation**: The `add_if` interface encapsulates signals `ip1`, `ip2`, and `out`, along with `clk` and `reset`, simplifying DUT connections by grouping related signals. |
