// Seed: 1901328991
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  assign module_1._id_1 = 0;
  assign id_2 = ~id_1;
  assign id_1 = id_3;
endmodule
module module_1 #(
    parameter id_1 = 32'd77,
    parameter id_8 = 32'd0
) (
    output tri1 id_0,
    input supply1 _id_1,
    output supply1 id_2,
    input wand id_3,
    output uwire id_4,
    input wand id_5
);
  logic [7:0] id_7;
  assign id_7[1&id_1] = -1'b0 * id_1 - 1;
  parameter id_8 = ~1;
  assign id_4 = 1;
  wire [(  id_8  ) : -1] id_9;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9,
      id_9
  );
  static logic [1 : 1] id_10;
  ;
endmodule
