
*** Running vivado
    with args -log system_wrapper_debug_bridge_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_wrapper_debug_bridge_0_0.tcl


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source system_wrapper_debug_bridge_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1368.273 ; gain = 51.836 ; free physical = 2747 ; free virtual = 7174
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_wrapper_debug_bridge_0_0
Command: synth_design -top system_wrapper_debug_bridge_0_0 -part xc7z010clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 282036
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2178.887 ; gain = 406.684 ; free physical = 478 ; free virtual = 4908
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_wrapper_debug_bridge_0_0' [/home/idris/projects/FPGA_VISION/NN_SHIFT/hardware/convo_2d/convo_2d.gen/sources_1/bd/system_wrapper/ip/system_wrapper_debug_bridge_0_0/synth/system_wrapper_debug_bridge_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_07e0' [/home/idris/projects/FPGA_VISION/NN_SHIFT/hardware/convo_2d/convo_2d.gen/sources_1/bd/system_wrapper/ip/system_wrapper_debug_bridge_0_0/bd_0/synth/bd_07e0.v:10]
INFO: [Synth 8-6157] synthesizing module 'bd_07e0_axi_jtag_0' [/home/idris/projects/FPGA_VISION/NN_SHIFT/hardware/convo_2d/convo_2d.runs/system_wrapper_debug_bridge_0_0_synth_1/.Xil/Vivado-281791-idris-HP-EliteBook-840-G3/realtime/bd_07e0_axi_jtag_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_07e0_axi_jtag_0' (0#1) [/home/idris/projects/FPGA_VISION/NN_SHIFT/hardware/convo_2d/convo_2d.runs/system_wrapper_debug_bridge_0_0_synth_1/.Xil/Vivado-281791-idris-HP-EliteBook-840-G3/realtime/bd_07e0_axi_jtag_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'bd_07e0_bsip_0' [/home/idris/projects/FPGA_VISION/NN_SHIFT/hardware/convo_2d/convo_2d.runs/system_wrapper_debug_bridge_0_0_synth_1/.Xil/Vivado-281791-idris-HP-EliteBook-840-G3/realtime/bd_07e0_bsip_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_07e0_bsip_0' (0#1) [/home/idris/projects/FPGA_VISION/NN_SHIFT/hardware/convo_2d/convo_2d.runs/system_wrapper_debug_bridge_0_0_synth_1/.Xil/Vivado-281791-idris-HP-EliteBook-840-G3/realtime/bd_07e0_bsip_0_stub.v:6]
WARNING: [Synth 8-7071] port 'drck' of module 'bd_07e0_bsip_0' is unconnected for instance 'bsip' [/home/idris/projects/FPGA_VISION/NN_SHIFT/hardware/convo_2d/convo_2d.gen/sources_1/bd/system_wrapper/ip/system_wrapper_debug_bridge_0_0/bd_0/synth/bd_07e0.v:128]
WARNING: [Synth 8-7071] port 'reset' of module 'bd_07e0_bsip_0' is unconnected for instance 'bsip' [/home/idris/projects/FPGA_VISION/NN_SHIFT/hardware/convo_2d/convo_2d.gen/sources_1/bd/system_wrapper/ip/system_wrapper_debug_bridge_0_0/bd_0/synth/bd_07e0.v:128]
WARNING: [Synth 8-7071] port 'sel' of module 'bd_07e0_bsip_0' is unconnected for instance 'bsip' [/home/idris/projects/FPGA_VISION/NN_SHIFT/hardware/convo_2d/convo_2d.gen/sources_1/bd/system_wrapper/ip/system_wrapper_debug_bridge_0_0/bd_0/synth/bd_07e0.v:128]
WARNING: [Synth 8-7071] port 'shift' of module 'bd_07e0_bsip_0' is unconnected for instance 'bsip' [/home/idris/projects/FPGA_VISION/NN_SHIFT/hardware/convo_2d/convo_2d.gen/sources_1/bd/system_wrapper/ip/system_wrapper_debug_bridge_0_0/bd_0/synth/bd_07e0.v:128]
WARNING: [Synth 8-7071] port 'tdi' of module 'bd_07e0_bsip_0' is unconnected for instance 'bsip' [/home/idris/projects/FPGA_VISION/NN_SHIFT/hardware/convo_2d/convo_2d.gen/sources_1/bd/system_wrapper/ip/system_wrapper_debug_bridge_0_0/bd_0/synth/bd_07e0.v:128]
WARNING: [Synth 8-7071] port 'update' of module 'bd_07e0_bsip_0' is unconnected for instance 'bsip' [/home/idris/projects/FPGA_VISION/NN_SHIFT/hardware/convo_2d/convo_2d.gen/sources_1/bd/system_wrapper/ip/system_wrapper_debug_bridge_0_0/bd_0/synth/bd_07e0.v:128]
WARNING: [Synth 8-7071] port 'capture' of module 'bd_07e0_bsip_0' is unconnected for instance 'bsip' [/home/idris/projects/FPGA_VISION/NN_SHIFT/hardware/convo_2d/convo_2d.gen/sources_1/bd/system_wrapper/ip/system_wrapper_debug_bridge_0_0/bd_0/synth/bd_07e0.v:128]
WARNING: [Synth 8-7071] port 'runtest' of module 'bd_07e0_bsip_0' is unconnected for instance 'bsip' [/home/idris/projects/FPGA_VISION/NN_SHIFT/hardware/convo_2d/convo_2d.gen/sources_1/bd/system_wrapper/ip/system_wrapper_debug_bridge_0_0/bd_0/synth/bd_07e0.v:128]
WARNING: [Synth 8-7071] port 'tck' of module 'bd_07e0_bsip_0' is unconnected for instance 'bsip' [/home/idris/projects/FPGA_VISION/NN_SHIFT/hardware/convo_2d/convo_2d.gen/sources_1/bd/system_wrapper/ip/system_wrapper_debug_bridge_0_0/bd_0/synth/bd_07e0.v:128]
WARNING: [Synth 8-7071] port 'tms' of module 'bd_07e0_bsip_0' is unconnected for instance 'bsip' [/home/idris/projects/FPGA_VISION/NN_SHIFT/hardware/convo_2d/convo_2d.gen/sources_1/bd/system_wrapper/ip/system_wrapper_debug_bridge_0_0/bd_0/synth/bd_07e0.v:128]
WARNING: [Synth 8-7023] instance 'bsip' of module 'bd_07e0_bsip_0' has 15 connections declared, but only 5 given [/home/idris/projects/FPGA_VISION/NN_SHIFT/hardware/convo_2d/convo_2d.gen/sources_1/bd/system_wrapper/ip/system_wrapper_debug_bridge_0_0/bd_0/synth/bd_07e0.v:128]
INFO: [Synth 8-6155] done synthesizing module 'bd_07e0' (0#1) [/home/idris/projects/FPGA_VISION/NN_SHIFT/hardware/convo_2d/convo_2d.gen/sources_1/bd/system_wrapper/ip/system_wrapper_debug_bridge_0_0/bd_0/synth/bd_07e0.v:10]
INFO: [Synth 8-6155] done synthesizing module 'system_wrapper_debug_bridge_0_0' (0#1) [/home/idris/projects/FPGA_VISION/NN_SHIFT/hardware/convo_2d/convo_2d.gen/sources_1/bd/system_wrapper/ip/system_wrapper_debug_bridge_0_0/synth/system_wrapper_debug_bridge_0_0.v:53]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 2264.855 ; gain = 492.652 ; free physical = 303 ; free virtual = 4734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 2279.699 ; gain = 507.496 ; free physical = 290 ; free virtual = 4721
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 2279.699 ; gain = 507.496 ; free physical = 290 ; free virtual = 4721
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2279.699 ; gain = 0.000 ; free physical = 307 ; free virtual = 4737
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/idris/projects/FPGA_VISION/NN_SHIFT/hardware/convo_2d/convo_2d.gen/sources_1/bd/system_wrapper/ip/system_wrapper_debug_bridge_0_0/bd_0/ip/ip_0/bd_07e0_axi_jtag_0/bd_07e0_axi_jtag_0_in_context.xdc] for cell 'inst/axi_jtag'
Finished Parsing XDC File [/home/idris/projects/FPGA_VISION/NN_SHIFT/hardware/convo_2d/convo_2d.gen/sources_1/bd/system_wrapper/ip/system_wrapper_debug_bridge_0_0/bd_0/ip/ip_0/bd_07e0_axi_jtag_0/bd_07e0_axi_jtag_0_in_context.xdc] for cell 'inst/axi_jtag'
Parsing XDC File [/home/idris/projects/FPGA_VISION/NN_SHIFT/hardware/convo_2d/convo_2d.gen/sources_1/bd/system_wrapper/ip/system_wrapper_debug_bridge_0_0/bd_0/ip/ip_1/bd_07e0_bsip_0/bd_07e0_bsip_0_in_context.xdc] for cell 'inst/bsip'
Finished Parsing XDC File [/home/idris/projects/FPGA_VISION/NN_SHIFT/hardware/convo_2d/convo_2d.gen/sources_1/bd/system_wrapper/ip/system_wrapper_debug_bridge_0_0/bd_0/ip/ip_1/bd_07e0_bsip_0/bd_07e0_bsip_0_in_context.xdc] for cell 'inst/bsip'
Parsing XDC File [/home/idris/projects/FPGA_VISION/NN_SHIFT/hardware/convo_2d/convo_2d.gen/sources_1/bd/system_wrapper/ip/system_wrapper_debug_bridge_0_0/system_wrapper_debug_bridge_0_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/idris/projects/FPGA_VISION/NN_SHIFT/hardware/convo_2d/convo_2d.gen/sources_1/bd/system_wrapper/ip/system_wrapper_debug_bridge_0_0/system_wrapper_debug_bridge_0_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/idris/projects/FPGA_VISION/NN_SHIFT/hardware/convo_2d/convo_2d.runs/system_wrapper_debug_bridge_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/idris/projects/FPGA_VISION/NN_SHIFT/hardware/convo_2d/convo_2d.runs/system_wrapper_debug_bridge_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2320.621 ; gain = 0.000 ; free physical = 258 ; free virtual = 4689
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2320.656 ; gain = 0.000 ; free physical = 258 ; free virtual = 4689
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 2320.656 ; gain = 548.453 ; free physical = 217 ; free virtual = 4657
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 2320.656 ; gain = 548.453 ; free physical = 217 ; free virtual = 4657
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_jtag. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/bsip. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 2320.656 ; gain = 548.453 ; free physical = 217 ; free virtual = 4657
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 2320.656 ; gain = 548.453 ; free physical = 211 ; free virtual = 4654
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 2320.656 ; gain = 548.453 ; free physical = 177 ; free virtual = 4592
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 2320.656 ; gain = 548.453 ; free physical = 427 ; free virtual = 4798
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 2320.656 ; gain = 548.453 ; free physical = 427 ; free virtual = 4798
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 2320.656 ; gain = 548.453 ; free physical = 427 ; free virtual = 4798
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 2320.656 ; gain = 548.453 ; free physical = 352 ; free virtual = 4714
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 2320.656 ; gain = 548.453 ; free physical = 352 ; free virtual = 4714
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 2320.656 ; gain = 548.453 ; free physical = 352 ; free virtual = 4714
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 2320.656 ; gain = 548.453 ; free physical = 352 ; free virtual = 4714
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 2320.656 ; gain = 548.453 ; free physical = 352 ; free virtual = 4714
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 2320.656 ; gain = 548.453 ; free physical = 352 ; free virtual = 4714
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------+----------+
|      |BlackBox name      |Instances |
+------+-------------------+----------+
|1     |bd_07e0_axi_jtag_0 |         1|
|2     |bd_07e0_bsip_0     |         1|
+------+-------------------+----------+

Report Cell Usage: 
+------+-----------------+------+
|      |Cell             |Count |
+------+-----------------+------+
|1     |bd_07e0_axi_jtag |     1|
|2     |bd_07e0_bsip     |     1|
+------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 2320.656 ; gain = 548.453 ; free physical = 352 ; free virtual = 4714
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 2320.656 ; gain = 507.496 ; free physical = 352 ; free virtual = 4714
Synthesis Optimization Complete : Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 2320.656 ; gain = 548.453 ; free physical = 352 ; free virtual = 4714
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2320.656 ; gain = 0.000 ; free physical = 352 ; free virtual = 4714
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2320.656 ; gain = 0.000 ; free physical = 638 ; free virtual = 5001
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 585d3582
INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:54 ; elapsed = 00:00:54 . Memory (MB): peak = 2320.656 ; gain = 876.695 ; free physical = 651 ; free virtual = 5013
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1848.571; main = 1519.347; forked = 345.287
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3334.039; main = 2320.625; forked = 1013.414
INFO: [Common 17-1381] The checkpoint '/home/idris/projects/FPGA_VISION/NN_SHIFT/hardware/convo_2d/convo_2d.runs/system_wrapper_debug_bridge_0_0_synth_1/system_wrapper_debug_bridge_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP system_wrapper_debug_bridge_0_0, cache-ID = 58d24d58b3e5c0c9
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/idris/projects/FPGA_VISION/NN_SHIFT/hardware/convo_2d/convo_2d.runs/system_wrapper_debug_bridge_0_0_synth_1/system_wrapper_debug_bridge_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_wrapper_debug_bridge_0_0_utilization_synth.rpt -pb system_wrapper_debug_bridge_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Dec 16 20:46:42 2023...
