// Seed: 4015203895
module module_0 ();
  initial id_1((id_1));
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  output reg id_5;
  inout wire id_4;
  module_0 modCall_1 ();
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  always if ({(-1) {1}}) if (1) id_5 <= id_1;
endmodule
module module_2 #(
    parameter id_6 = 32'd70
) (
    input  wire  id_0,
    input  tri0  id_1,
    input  wor   id_2,
    input  wand  id_3,
    input  tri   id_4,
    input  uwire id_5,
    output wor   _id_6,
    output wand  id_7
);
  logic [-1 : id_6] id_9 = -1;
  module_0 modCall_1 ();
endmodule
