{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1665768579651 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1665768579651 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 14 20:59:38 2022 " "Processing started: Fri Oct 14 20:59:38 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1665768579651 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665768579651 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FIR_Filter_Len_50 -c FIR_Filter_Len_50 " "Command: quartus_map --read_settings_files=on --write_settings_files=off FIR_Filter_Len_50 -c FIR_Filter_Len_50" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665768579651 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1665768580051 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1665768580051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extension.v 1 1 " "Found 1 design units, including 1 entities, in source file sign_extension.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sign_Extension " "Found entity 1: Sign_Extension" {  } { { "Sign_Extension.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/Sign_Extension.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665768593982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665768593982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_d_flip_flop.v 1 1 " "Found 1 design units, including 1 entities, in source file register_d_flip_flop.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register_D_Flip_Flop " "Found entity 1: Register_D_Flip_Flop" {  } { { "Register_D_Flip_Flop.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/Register_D_Flip_Flop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665768593984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665768593984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipe_line_multiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file pipe_line_multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pipe_Line_Multiplier " "Found entity 1: Pipe_Line_Multiplier" {  } { { "Pipe_Line_Multiplier.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/Pipe_Line_Multiplier.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665768593986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665768593986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_register_d_flip_flop.v 1 1 " "Found 1 design units, including 1 entities, in source file output_register_d_flip_flop.v" { { "Info" "ISGN_ENTITY_NAME" "1 Output_Register_D_Flip_Flop " "Found entity 1: Output_Register_D_Flip_Flop" {  } { { "Output_Register_D_Flip_Flop.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/Output_Register_D_Flip_Flop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665768593988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665768593988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file fir_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIR_Filter " "Found entity 1: FIR_Filter" {  } { { "FIR_Filter.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_Filter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665768593989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665768593989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file fir_datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIR_DataPath " "Found entity 1: FIR_DataPath" {  } { { "FIR_DataPath.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_DataPath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665768593991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665768593991 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reset_FIR_output Reset_FIR_output FIR_CU.v(3) " "Verilog HDL Declaration information at FIR_CU.v(3): object \"reset_FIR_output\" differs only in case from object \"Reset_FIR_output\" in the same scope" {  } { { "FIR_CU.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_CU.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1665768593992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_cu.v 1 1 " "Found 1 design units, including 1 entities, in source file fir_cu.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIR_CU " "Found entity 1: FIR_CU" {  } { { "FIR_CU.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_CU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665768593993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665768593993 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FIR_Filter " "Elaborating entity \"FIR_Filter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1665768594017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIR_DataPath FIR_DataPath:Data_Path " "Elaborating entity \"FIR_DataPath\" for hierarchy \"FIR_DataPath:Data_Path\"" {  } { { "FIR_Filter.v" "Data_Path" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_Filter.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665768594019 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "coefficeints 0 FIR_DataPath.v(7) " "Net \"coefficeints\" at FIR_DataPath.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "FIR_DataPath.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_DataPath.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1665768594022 "|FIR_Filter|FIR_DataPath:Data_Path"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_D_Flip_Flop FIR_DataPath:Data_Path\|Register_D_Flip_Flop:generate_shift_register\[50\].register " "Elaborating entity \"Register_D_Flip_Flop\" for hierarchy \"FIR_DataPath:Data_Path\|Register_D_Flip_Flop:generate_shift_register\[50\].register\"" {  } { { "FIR_DataPath.v" "generate_shift_register\[50\].register" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_DataPath.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665768594022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pipe_Line_Multiplier FIR_DataPath:Data_Path\|Pipe_Line_Multiplier:Mult " "Elaborating entity \"Pipe_Line_Multiplier\" for hierarchy \"FIR_DataPath:Data_Path\|Pipe_Line_Multiplier:Mult\"" {  } { { "FIR_DataPath.v" "Mult" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_DataPath.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665768594035 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Pipe_Line_Multiplier.v(9) " "Verilog HDL assignment warning at Pipe_Line_Multiplier.v(9): truncated value with size 32 to match size of target (8)" {  } { { "Pipe_Line_Multiplier.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/Pipe_Line_Multiplier.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665768594036 "|FIR_Filter|FIR_DataPath:Data_Path|Pipe_Line_Multiplier:Mult"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Pipe_Line_Multiplier.v(10) " "Verilog HDL assignment warning at Pipe_Line_Multiplier.v(10): truncated value with size 32 to match size of target (8)" {  } { { "Pipe_Line_Multiplier.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/Pipe_Line_Multiplier.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665768594036 "|FIR_Filter|FIR_DataPath:Data_Path|Pipe_Line_Multiplier:Mult"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Pipe_Line_Multiplier.v(24) " "Verilog HDL assignment warning at Pipe_Line_Multiplier.v(24): truncated value with size 32 to match size of target (16)" {  } { { "Pipe_Line_Multiplier.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/Pipe_Line_Multiplier.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665768594036 "|FIR_Filter|FIR_DataPath:Data_Path|Pipe_Line_Multiplier:Mult"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sign_Extension FIR_DataPath:Data_Path\|Sign_Extension:sign_extension " "Elaborating entity \"Sign_Extension\" for hierarchy \"FIR_DataPath:Data_Path\|Sign_Extension:sign_extension\"" {  } { { "FIR_DataPath.v" "sign_extension" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_DataPath.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665768594037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Output_Register_D_Flip_Flop FIR_DataPath:Data_Path\|Output_Register_D_Flip_Flop:temp_result " "Elaborating entity \"Output_Register_D_Flip_Flop\" for hierarchy \"FIR_DataPath:Data_Path\|Output_Register_D_Flip_Flop:temp_result\"" {  } { { "FIR_DataPath.v" "temp_result" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_DataPath.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665768594038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIR_CU FIR_CU:CU " "Elaborating entity \"FIR_CU\" for hierarchy \"FIR_CU:CU\"" {  } { { "FIR_Filter.v" "CU" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_Filter.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665768594040 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 FIR_CU.v(13) " "Verilog HDL assignment warning at FIR_CU.v(13): truncated value with size 32 to match size of target (1)" {  } { { "FIR_CU.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_CU.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665768594041 "|FIR_Filter|FIR_CU:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Filter_coefficeint_select FIR_CU.v(21) " "Verilog HDL Always Construct warning at FIR_CU.v(21): inferring latch(es) for variable \"Filter_coefficeint_select\", which holds its previous value in one or more paths through the always construct" {  } { { "FIR_CU.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_CU.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1665768594041 "|FIR_Filter|FIR_CU:CU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 FIR_CU.v(34) " "Verilog HDL assignment warning at FIR_CU.v(34): truncated value with size 32 to match size of target (1)" {  } { { "FIR_CU.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_CU.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665768594041 "|FIR_Filter|FIR_CU:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Filter_coefficeint_select\[0\] FIR_CU.v(21) " "Inferred latch for \"Filter_coefficeint_select\[0\]\" at FIR_CU.v(21)" {  } { { "FIR_CU.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_CU.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665768594041 "|FIR_Filter|FIR_CU:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Filter_coefficeint_select\[1\] FIR_CU.v(21) " "Inferred latch for \"Filter_coefficeint_select\[1\]\" at FIR_CU.v(21)" {  } { { "FIR_CU.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_CU.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665768594041 "|FIR_Filter|FIR_CU:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Filter_coefficeint_select\[2\] FIR_CU.v(21) " "Inferred latch for \"Filter_coefficeint_select\[2\]\" at FIR_CU.v(21)" {  } { { "FIR_CU.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_CU.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665768594041 "|FIR_Filter|FIR_CU:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Filter_coefficeint_select\[3\] FIR_CU.v(21) " "Inferred latch for \"Filter_coefficeint_select\[3\]\" at FIR_CU.v(21)" {  } { { "FIR_CU.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_CU.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665768594042 "|FIR_Filter|FIR_CU:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Filter_coefficeint_select\[4\] FIR_CU.v(21) " "Inferred latch for \"Filter_coefficeint_select\[4\]\" at FIR_CU.v(21)" {  } { { "FIR_CU.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_CU.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665768594042 "|FIR_Filter|FIR_CU:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Filter_coefficeint_select\[5\] FIR_CU.v(21) " "Inferred latch for \"Filter_coefficeint_select\[5\]\" at FIR_CU.v(21)" {  } { { "FIR_CU.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_CU.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665768594042 "|FIR_Filter|FIR_CU:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Filter_coefficeint_select\[6\] FIR_CU.v(21) " "Inferred latch for \"Filter_coefficeint_select\[6\]\" at FIR_CU.v(21)" {  } { { "FIR_CU.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_CU.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665768594042 "|FIR_Filter|FIR_CU:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Filter_coefficeint_select\[7\] FIR_CU.v(21) " "Inferred latch for \"Filter_coefficeint_select\[7\]\" at FIR_CU.v(21)" {  } { { "FIR_CU.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_CU.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665768594042 "|FIR_Filter|FIR_CU:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Filter_coefficeint_select\[8\] FIR_CU.v(21) " "Inferred latch for \"Filter_coefficeint_select\[8\]\" at FIR_CU.v(21)" {  } { { "FIR_CU.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_CU.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665768594042 "|FIR_Filter|FIR_CU:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Filter_coefficeint_select\[9\] FIR_CU.v(21) " "Inferred latch for \"Filter_coefficeint_select\[9\]\" at FIR_CU.v(21)" {  } { { "FIR_CU.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_CU.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665768594042 "|FIR_Filter|FIR_CU:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Filter_coefficeint_select\[10\] FIR_CU.v(21) " "Inferred latch for \"Filter_coefficeint_select\[10\]\" at FIR_CU.v(21)" {  } { { "FIR_CU.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_CU.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665768594042 "|FIR_Filter|FIR_CU:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Filter_coefficeint_select\[11\] FIR_CU.v(21) " "Inferred latch for \"Filter_coefficeint_select\[11\]\" at FIR_CU.v(21)" {  } { { "FIR_CU.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_CU.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665768594042 "|FIR_Filter|FIR_CU:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Filter_coefficeint_select\[12\] FIR_CU.v(21) " "Inferred latch for \"Filter_coefficeint_select\[12\]\" at FIR_CU.v(21)" {  } { { "FIR_CU.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_CU.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665768594042 "|FIR_Filter|FIR_CU:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Filter_coefficeint_select\[13\] FIR_CU.v(21) " "Inferred latch for \"Filter_coefficeint_select\[13\]\" at FIR_CU.v(21)" {  } { { "FIR_CU.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_CU.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665768594042 "|FIR_Filter|FIR_CU:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Filter_coefficeint_select\[14\] FIR_CU.v(21) " "Inferred latch for \"Filter_coefficeint_select\[14\]\" at FIR_CU.v(21)" {  } { { "FIR_CU.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_CU.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665768594042 "|FIR_Filter|FIR_CU:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Filter_coefficeint_select\[15\] FIR_CU.v(21) " "Inferred latch for \"Filter_coefficeint_select\[15\]\" at FIR_CU.v(21)" {  } { { "FIR_CU.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_CU.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665768594042 "|FIR_Filter|FIR_CU:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Filter_coefficeint_select\[16\] FIR_CU.v(21) " "Inferred latch for \"Filter_coefficeint_select\[16\]\" at FIR_CU.v(21)" {  } { { "FIR_CU.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_CU.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665768594042 "|FIR_Filter|FIR_CU:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Filter_coefficeint_select\[17\] FIR_CU.v(21) " "Inferred latch for \"Filter_coefficeint_select\[17\]\" at FIR_CU.v(21)" {  } { { "FIR_CU.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_CU.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665768594042 "|FIR_Filter|FIR_CU:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Filter_coefficeint_select\[18\] FIR_CU.v(21) " "Inferred latch for \"Filter_coefficeint_select\[18\]\" at FIR_CU.v(21)" {  } { { "FIR_CU.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_CU.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665768594042 "|FIR_Filter|FIR_CU:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Filter_coefficeint_select\[19\] FIR_CU.v(21) " "Inferred latch for \"Filter_coefficeint_select\[19\]\" at FIR_CU.v(21)" {  } { { "FIR_CU.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_CU.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665768594042 "|FIR_Filter|FIR_CU:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Filter_coefficeint_select\[20\] FIR_CU.v(21) " "Inferred latch for \"Filter_coefficeint_select\[20\]\" at FIR_CU.v(21)" {  } { { "FIR_CU.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_CU.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665768594042 "|FIR_Filter|FIR_CU:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Filter_coefficeint_select\[21\] FIR_CU.v(21) " "Inferred latch for \"Filter_coefficeint_select\[21\]\" at FIR_CU.v(21)" {  } { { "FIR_CU.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_CU.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665768594042 "|FIR_Filter|FIR_CU:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Filter_coefficeint_select\[22\] FIR_CU.v(21) " "Inferred latch for \"Filter_coefficeint_select\[22\]\" at FIR_CU.v(21)" {  } { { "FIR_CU.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_CU.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665768594043 "|FIR_Filter|FIR_CU:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Filter_coefficeint_select\[23\] FIR_CU.v(21) " "Inferred latch for \"Filter_coefficeint_select\[23\]\" at FIR_CU.v(21)" {  } { { "FIR_CU.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_CU.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665768594043 "|FIR_Filter|FIR_CU:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Filter_coefficeint_select\[24\] FIR_CU.v(21) " "Inferred latch for \"Filter_coefficeint_select\[24\]\" at FIR_CU.v(21)" {  } { { "FIR_CU.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_CU.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665768594043 "|FIR_Filter|FIR_CU:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Filter_coefficeint_select\[25\] FIR_CU.v(21) " "Inferred latch for \"Filter_coefficeint_select\[25\]\" at FIR_CU.v(21)" {  } { { "FIR_CU.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_CU.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665768594043 "|FIR_Filter|FIR_CU:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Filter_coefficeint_select\[26\] FIR_CU.v(21) " "Inferred latch for \"Filter_coefficeint_select\[26\]\" at FIR_CU.v(21)" {  } { { "FIR_CU.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_CU.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665768594043 "|FIR_Filter|FIR_CU:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Filter_coefficeint_select\[27\] FIR_CU.v(21) " "Inferred latch for \"Filter_coefficeint_select\[27\]\" at FIR_CU.v(21)" {  } { { "FIR_CU.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_CU.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665768594043 "|FIR_Filter|FIR_CU:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Filter_coefficeint_select\[28\] FIR_CU.v(21) " "Inferred latch for \"Filter_coefficeint_select\[28\]\" at FIR_CU.v(21)" {  } { { "FIR_CU.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_CU.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665768594043 "|FIR_Filter|FIR_CU:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Filter_coefficeint_select\[29\] FIR_CU.v(21) " "Inferred latch for \"Filter_coefficeint_select\[29\]\" at FIR_CU.v(21)" {  } { { "FIR_CU.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_CU.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665768594043 "|FIR_Filter|FIR_CU:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Filter_coefficeint_select\[30\] FIR_CU.v(21) " "Inferred latch for \"Filter_coefficeint_select\[30\]\" at FIR_CU.v(21)" {  } { { "FIR_CU.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_CU.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665768594043 "|FIR_Filter|FIR_CU:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Filter_coefficeint_select\[31\] FIR_CU.v(21) " "Inferred latch for \"Filter_coefficeint_select\[31\]\" at FIR_CU.v(21)" {  } { { "FIR_CU.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_CU.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665768594043 "|FIR_Filter|FIR_CU:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Filter_coefficeint_select\[32\] FIR_CU.v(21) " "Inferred latch for \"Filter_coefficeint_select\[32\]\" at FIR_CU.v(21)" {  } { { "FIR_CU.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_CU.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665768594043 "|FIR_Filter|FIR_CU:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Filter_coefficeint_select\[33\] FIR_CU.v(21) " "Inferred latch for \"Filter_coefficeint_select\[33\]\" at FIR_CU.v(21)" {  } { { "FIR_CU.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_CU.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665768594043 "|FIR_Filter|FIR_CU:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Filter_coefficeint_select\[34\] FIR_CU.v(21) " "Inferred latch for \"Filter_coefficeint_select\[34\]\" at FIR_CU.v(21)" {  } { { "FIR_CU.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_CU.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665768594043 "|FIR_Filter|FIR_CU:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Filter_coefficeint_select\[35\] FIR_CU.v(21) " "Inferred latch for \"Filter_coefficeint_select\[35\]\" at FIR_CU.v(21)" {  } { { "FIR_CU.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_CU.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665768594043 "|FIR_Filter|FIR_CU:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Filter_coefficeint_select\[36\] FIR_CU.v(21) " "Inferred latch for \"Filter_coefficeint_select\[36\]\" at FIR_CU.v(21)" {  } { { "FIR_CU.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_CU.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665768594043 "|FIR_Filter|FIR_CU:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Filter_coefficeint_select\[37\] FIR_CU.v(21) " "Inferred latch for \"Filter_coefficeint_select\[37\]\" at FIR_CU.v(21)" {  } { { "FIR_CU.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_CU.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665768594043 "|FIR_Filter|FIR_CU:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Filter_coefficeint_select\[38\] FIR_CU.v(21) " "Inferred latch for \"Filter_coefficeint_select\[38\]\" at FIR_CU.v(21)" {  } { { "FIR_CU.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_CU.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665768594043 "|FIR_Filter|FIR_CU:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Filter_coefficeint_select\[39\] FIR_CU.v(21) " "Inferred latch for \"Filter_coefficeint_select\[39\]\" at FIR_CU.v(21)" {  } { { "FIR_CU.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_CU.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665768594043 "|FIR_Filter|FIR_CU:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Filter_coefficeint_select\[40\] FIR_CU.v(21) " "Inferred latch for \"Filter_coefficeint_select\[40\]\" at FIR_CU.v(21)" {  } { { "FIR_CU.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_CU.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665768594043 "|FIR_Filter|FIR_CU:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Filter_coefficeint_select\[41\] FIR_CU.v(21) " "Inferred latch for \"Filter_coefficeint_select\[41\]\" at FIR_CU.v(21)" {  } { { "FIR_CU.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_CU.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665768594044 "|FIR_Filter|FIR_CU:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Filter_coefficeint_select\[42\] FIR_CU.v(21) " "Inferred latch for \"Filter_coefficeint_select\[42\]\" at FIR_CU.v(21)" {  } { { "FIR_CU.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_CU.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665768594044 "|FIR_Filter|FIR_CU:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Filter_coefficeint_select\[43\] FIR_CU.v(21) " "Inferred latch for \"Filter_coefficeint_select\[43\]\" at FIR_CU.v(21)" {  } { { "FIR_CU.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_CU.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665768594044 "|FIR_Filter|FIR_CU:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Filter_coefficeint_select\[44\] FIR_CU.v(21) " "Inferred latch for \"Filter_coefficeint_select\[44\]\" at FIR_CU.v(21)" {  } { { "FIR_CU.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_CU.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665768594044 "|FIR_Filter|FIR_CU:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Filter_coefficeint_select\[45\] FIR_CU.v(21) " "Inferred latch for \"Filter_coefficeint_select\[45\]\" at FIR_CU.v(21)" {  } { { "FIR_CU.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_CU.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665768594044 "|FIR_Filter|FIR_CU:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Filter_coefficeint_select\[46\] FIR_CU.v(21) " "Inferred latch for \"Filter_coefficeint_select\[46\]\" at FIR_CU.v(21)" {  } { { "FIR_CU.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_CU.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665768594044 "|FIR_Filter|FIR_CU:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Filter_coefficeint_select\[47\] FIR_CU.v(21) " "Inferred latch for \"Filter_coefficeint_select\[47\]\" at FIR_CU.v(21)" {  } { { "FIR_CU.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_CU.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665768594044 "|FIR_Filter|FIR_CU:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Filter_coefficeint_select\[48\] FIR_CU.v(21) " "Inferred latch for \"Filter_coefficeint_select\[48\]\" at FIR_CU.v(21)" {  } { { "FIR_CU.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_CU.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665768594044 "|FIR_Filter|FIR_CU:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Filter_coefficeint_select\[49\] FIR_CU.v(21) " "Inferred latch for \"Filter_coefficeint_select\[49\]\" at FIR_CU.v(21)" {  } { { "FIR_CU.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_CU.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665768594044 "|FIR_Filter|FIR_CU:CU"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1665768594634 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "FIR_output\[0\] GND " "Pin \"FIR_output\[0\]\" is stuck at GND" {  } { { "FIR_Filter.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_Filter.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665768594665 "|FIR_Filter|FIR_output[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FIR_output\[1\] GND " "Pin \"FIR_output\[1\]\" is stuck at GND" {  } { { "FIR_Filter.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_Filter.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665768594665 "|FIR_Filter|FIR_output[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FIR_output\[2\] GND " "Pin \"FIR_output\[2\]\" is stuck at GND" {  } { { "FIR_Filter.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_Filter.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665768594665 "|FIR_Filter|FIR_output[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FIR_output\[3\] GND " "Pin \"FIR_output\[3\]\" is stuck at GND" {  } { { "FIR_Filter.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_Filter.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665768594665 "|FIR_Filter|FIR_output[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FIR_output\[4\] GND " "Pin \"FIR_output\[4\]\" is stuck at GND" {  } { { "FIR_Filter.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_Filter.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665768594665 "|FIR_Filter|FIR_output[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FIR_output\[5\] GND " "Pin \"FIR_output\[5\]\" is stuck at GND" {  } { { "FIR_Filter.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_Filter.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665768594665 "|FIR_Filter|FIR_output[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FIR_output\[6\] GND " "Pin \"FIR_output\[6\]\" is stuck at GND" {  } { { "FIR_Filter.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_Filter.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665768594665 "|FIR_Filter|FIR_output[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FIR_output\[7\] GND " "Pin \"FIR_output\[7\]\" is stuck at GND" {  } { { "FIR_Filter.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_Filter.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665768594665 "|FIR_Filter|FIR_output[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FIR_output\[8\] GND " "Pin \"FIR_output\[8\]\" is stuck at GND" {  } { { "FIR_Filter.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_Filter.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665768594665 "|FIR_Filter|FIR_output[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FIR_output\[9\] GND " "Pin \"FIR_output\[9\]\" is stuck at GND" {  } { { "FIR_Filter.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_Filter.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665768594665 "|FIR_Filter|FIR_output[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FIR_output\[10\] GND " "Pin \"FIR_output\[10\]\" is stuck at GND" {  } { { "FIR_Filter.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_Filter.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665768594665 "|FIR_Filter|FIR_output[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FIR_output\[11\] GND " "Pin \"FIR_output\[11\]\" is stuck at GND" {  } { { "FIR_Filter.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_Filter.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665768594665 "|FIR_Filter|FIR_output[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FIR_output\[12\] GND " "Pin \"FIR_output\[12\]\" is stuck at GND" {  } { { "FIR_Filter.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_Filter.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665768594665 "|FIR_Filter|FIR_output[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FIR_output\[13\] GND " "Pin \"FIR_output\[13\]\" is stuck at GND" {  } { { "FIR_Filter.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_Filter.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665768594665 "|FIR_Filter|FIR_output[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FIR_output\[14\] GND " "Pin \"FIR_output\[14\]\" is stuck at GND" {  } { { "FIR_Filter.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_Filter.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665768594665 "|FIR_Filter|FIR_output[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FIR_output\[15\] GND " "Pin \"FIR_output\[15\]\" is stuck at GND" {  } { { "FIR_Filter.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_Filter.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665768594665 "|FIR_Filter|FIR_output[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FIR_output\[16\] GND " "Pin \"FIR_output\[16\]\" is stuck at GND" {  } { { "FIR_Filter.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_Filter.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665768594665 "|FIR_Filter|FIR_output[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FIR_output\[17\] GND " "Pin \"FIR_output\[17\]\" is stuck at GND" {  } { { "FIR_Filter.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_Filter.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665768594665 "|FIR_Filter|FIR_output[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FIR_output\[18\] GND " "Pin \"FIR_output\[18\]\" is stuck at GND" {  } { { "FIR_Filter.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_Filter.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665768594665 "|FIR_Filter|FIR_output[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FIR_output\[19\] GND " "Pin \"FIR_output\[19\]\" is stuck at GND" {  } { { "FIR_Filter.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_Filter.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665768594665 "|FIR_Filter|FIR_output[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FIR_output\[20\] GND " "Pin \"FIR_output\[20\]\" is stuck at GND" {  } { { "FIR_Filter.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_Filter.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665768594665 "|FIR_Filter|FIR_output[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FIR_output\[21\] GND " "Pin \"FIR_output\[21\]\" is stuck at GND" {  } { { "FIR_Filter.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_Filter.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665768594665 "|FIR_Filter|FIR_output[21]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1665768594665 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1665768594763 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1665768595189 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/modelsim_ase/Projects/FIR_Filter_Len_50/output_files/FIR_Filter_Len_50.map.smsg " "Generated suppressed messages file D:/modelsim_ase/Projects/FIR_Filter_Len_50/output_files/FIR_Filter_Len_50.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665768595219 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1665768595324 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665768595324 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FIR_input\[0\] " "No output dependent on input pin \"FIR_input\[0\]\"" {  } { { "FIR_Filter.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_Filter.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1665768595366 "|FIR_Filter|FIR_input[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FIR_input\[1\] " "No output dependent on input pin \"FIR_input\[1\]\"" {  } { { "FIR_Filter.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_Filter.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1665768595366 "|FIR_Filter|FIR_input[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FIR_input\[2\] " "No output dependent on input pin \"FIR_input\[2\]\"" {  } { { "FIR_Filter.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_Filter.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1665768595366 "|FIR_Filter|FIR_input[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FIR_input\[3\] " "No output dependent on input pin \"FIR_input\[3\]\"" {  } { { "FIR_Filter.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_Filter.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1665768595366 "|FIR_Filter|FIR_input[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FIR_input\[4\] " "No output dependent on input pin \"FIR_input\[4\]\"" {  } { { "FIR_Filter.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_Filter.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1665768595366 "|FIR_Filter|FIR_input[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FIR_input\[5\] " "No output dependent on input pin \"FIR_input\[5\]\"" {  } { { "FIR_Filter.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_Filter.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1665768595366 "|FIR_Filter|FIR_input[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FIR_input\[6\] " "No output dependent on input pin \"FIR_input\[6\]\"" {  } { { "FIR_Filter.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_Filter.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1665768595366 "|FIR_Filter|FIR_input[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FIR_input\[7\] " "No output dependent on input pin \"FIR_input\[7\]\"" {  } { { "FIR_Filter.v" "" { Text "D:/modelsim_ase/Projects/FIR_Filter_Len_50/FIR_Filter.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1665768595366 "|FIR_Filter|FIR_input[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1665768595366 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "205 " "Implemented 205 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1665768595366 ""} { "Info" "ICUT_CUT_TM_OPINS" "23 " "Implemented 23 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1665768595366 ""} { "Info" "ICUT_CUT_TM_LCELLS" "171 " "Implemented 171 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1665768595366 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1665768595366 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 41 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "604 " "Peak virtual memory: 604 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665768595386 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 14 20:59:55 2022 " "Processing ended: Fri Oct 14 20:59:55 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665768595386 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665768595386 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665768595386 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1665768595386 ""}
