

================================================================
== Vitis HLS Report for 'dft_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2'
================================================================
* Date:           Sat Nov 12 22:03:26 2022

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:53:37 MDT 2022)
* Project:        hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   393232|   393232|  3.932 ms|  3.932 ms|  393232|  393232|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_12_1_VITIS_LOOP_18_2  |   393230|   393230|        21|          6|          1|  65536|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 6, depth = 22


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 22
* Pipeline : 1
  Pipeline-0 : II = 6, D = 22, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%add3324 = alloca i32 1"   --->   Operation 24 'alloca' 'add3324' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%add15 = alloca i32 1"   --->   Operation 25 'alloca' 'add15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 26 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 27 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 28 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %imag_sample, i64 666, i64 207, i64 1"   --->   Operation 29 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %real_sample, i64 666, i64 207, i64 1"   --->   Operation 30 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %imag_sample, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_sample, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.58ns)   --->   "%store_ln0 = store i17 0, i17 %indvar_flatten"   --->   Operation 33 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 34 [1/1] (1.58ns)   --->   "%store_ln0 = store i9 0, i9 %i"   --->   Operation 34 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln0 = store i9 0, i9 %j"   --->   Operation 35 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 36 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %add15"   --->   Operation 36 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 37 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %add3324"   --->   Operation 37 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 38 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.96>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i17 %indvar_flatten" [dft.cpp:12]   --->   Operation 39 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 40 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (2.43ns)   --->   "%icmp_ln12 = icmp_eq  i17 %indvar_flatten_load, i17 65536" [dft.cpp:12]   --->   Operation 41 'icmp' 'icmp_ln12' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (2.10ns)   --->   "%add_ln12 = add i17 %indvar_flatten_load, i17 1" [dft.cpp:12]   --->   Operation 42 'add' 'add_ln12' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln12 = br i1 %icmp_ln12, void %for.inc34, void %for.inc50.preheader.exitStub" [dft.cpp:12]   --->   Operation 43 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%j_load = load i9 %j" [dft.cpp:18]   --->   Operation 44 'load' 'j_load' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%i_load = load i9 %i" [dft.cpp:12]   --->   Operation 45 'load' 'i_load' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.66ns)   --->   "%icmp_ln18 = icmp_eq  i9 %j_load, i9 256" [dft.cpp:18]   --->   Operation 46 'icmp' 'icmp_ln18' <Predicate = (!icmp_ln12)> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.96ns)   --->   "%select_ln12 = select i1 %icmp_ln18, i9 0, i9 %j_load" [dft.cpp:12]   --->   Operation 47 'select' 'select_ln12' <Predicate = (!icmp_ln12)> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (1.82ns)   --->   "%add_ln12_1 = add i9 %i_load, i9 1" [dft.cpp:12]   --->   Operation 48 'add' 'add_ln12_1' <Predicate = (!icmp_ln12)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.96ns)   --->   "%select_ln12_3 = select i1 %icmp_ln18, i9 %add_ln12_1, i9 %i_load" [dft.cpp:12]   --->   Operation 49 'select' 'select_ln12_3' <Predicate = (!icmp_ln12)> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln12 = trunc i9 %select_ln12_3" [dft.cpp:12]   --->   Operation 50 'trunc' 'trunc_ln12' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%j_cast2 = zext i9 %select_ln12" [dft.cpp:12]   --->   Operation 51 'zext' 'j_cast2' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln22 = trunc i9 %select_ln12" [dft.cpp:22]   --->   Operation 52 'trunc' 'trunc_ln22' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (4.17ns)   --->   "%mul_ln22 = mul i8 %trunc_ln22, i8 %trunc_ln12" [dft.cpp:22]   --->   Operation 53 'mul' 'mul_ln22' <Predicate = (!icmp_ln12)> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%real_sample_addr = getelementptr i32 %real_sample, i64 0, i64 %j_cast2" [dft.cpp:25]   --->   Operation 54 'getelementptr' 'real_sample_addr' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 55 [2/2] (3.25ns)   --->   "%real_sample_load = load i8 %real_sample_addr" [dft.cpp:25]   --->   Operation 55 'load' 'real_sample_load' <Predicate = (!icmp_ln12)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%imag_sample_addr = getelementptr i32 %imag_sample, i64 0, i64 %j_cast2" [dft.cpp:25]   --->   Operation 56 'getelementptr' 'imag_sample_addr' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 57 [2/2] (3.25ns)   --->   "%imag_sample_load = load i8 %imag_sample_addr" [dft.cpp:25]   --->   Operation 57 'load' 'imag_sample_load' <Predicate = (!icmp_ln12)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 58 [1/1] (1.58ns)   --->   "%store_ln12 = store i17 %add_ln12, i17 %indvar_flatten" [dft.cpp:12]   --->   Operation 58 'store' 'store_ln12' <Predicate = (!icmp_ln12)> <Delay = 1.58>
ST_2 : Operation 59 [1/1] (1.58ns)   --->   "%store_ln12 = store i9 %select_ln12_3, i9 %i" [dft.cpp:12]   --->   Operation 59 'store' 'store_ln12' <Predicate = (!icmp_ln12)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i8 %mul_ln22" [dft.cpp:22]   --->   Operation 60 'zext' 'zext_ln22' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%cos_coefficients_table_addr = getelementptr i32 %cos_coefficients_table, i64 0, i64 %zext_ln22" [dft.cpp:22]   --->   Operation 61 'getelementptr' 'cos_coefficients_table_addr' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 62 [2/2] (3.25ns)   --->   "%c = load i8 %cos_coefficients_table_addr" [dft.cpp:22]   --->   Operation 62 'load' 'c' <Predicate = (!icmp_ln12)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%sin_coefficients_table_addr = getelementptr i32 %sin_coefficients_table, i64 0, i64 %zext_ln22" [dft.cpp:23]   --->   Operation 63 'getelementptr' 'sin_coefficients_table_addr' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 64 [2/2] (3.25ns)   --->   "%s = load i8 %sin_coefficients_table_addr" [dft.cpp:23]   --->   Operation 64 'load' 's' <Predicate = (!icmp_ln12)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_3 : Operation 65 [1/2] (3.25ns)   --->   "%real_sample_load = load i8 %real_sample_addr" [dft.cpp:25]   --->   Operation 65 'load' 'real_sample_load' <Predicate = (!icmp_ln12)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 66 [1/2] (3.25ns)   --->   "%imag_sample_load = load i8 %imag_sample_addr" [dft.cpp:25]   --->   Operation 66 'load' 'imag_sample_load' <Predicate = (!icmp_ln12)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 67 [1/2] (3.25ns)   --->   "%c = load i8 %cos_coefficients_table_addr" [dft.cpp:22]   --->   Operation 67 'load' 'c' <Predicate = (!icmp_ln12)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>
ST_4 : Operation 68 [1/2] (3.25ns)   --->   "%s = load i8 %sin_coefficients_table_addr" [dft.cpp:23]   --->   Operation 68 'load' 's' <Predicate = (!icmp_ln12)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 256> <ROM>

State 5 <SV = 4> <Delay = 5.70>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%bitcast_ln25 = bitcast i32 %real_sample_load" [dft.cpp:25]   --->   Operation 69 'bitcast' 'bitcast_ln25' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_5 : Operation 70 [4/4] (5.70ns)   --->   "%mul = fmul i32 %bitcast_ln25, i32 %c" [dft.cpp:25]   --->   Operation 70 'fmul' 'mul' <Predicate = (!icmp_ln12)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.70>
ST_6 : Operation 71 [3/4] (5.70ns)   --->   "%mul = fmul i32 %bitcast_ln25, i32 %c" [dft.cpp:25]   --->   Operation 71 'fmul' 'mul' <Predicate = (!icmp_ln12)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%bitcast_ln25_1 = bitcast i32 %imag_sample_load" [dft.cpp:25]   --->   Operation 72 'bitcast' 'bitcast_ln25_1' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_6 : Operation 73 [4/4] (5.70ns)   --->   "%mul1 = fmul i32 %bitcast_ln25_1, i32 %s" [dft.cpp:25]   --->   Operation 73 'fmul' 'mul1' <Predicate = (!icmp_ln12)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.70>
ST_7 : Operation 74 [2/4] (5.70ns)   --->   "%mul = fmul i32 %bitcast_ln25, i32 %c" [dft.cpp:25]   --->   Operation 74 'fmul' 'mul' <Predicate = (!icmp_ln12)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 75 [3/4] (5.70ns)   --->   "%mul1 = fmul i32 %bitcast_ln25_1, i32 %s" [dft.cpp:25]   --->   Operation 75 'fmul' 'mul1' <Predicate = (!icmp_ln12)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 76 [4/4] (5.70ns)   --->   "%mul2 = fmul i32 %bitcast_ln25, i32 %s" [dft.cpp:26]   --->   Operation 76 'fmul' 'mul2' <Predicate = (!icmp_ln12)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 77 [1/1] (1.82ns)   --->   "%add_ln18 = add i9 %select_ln12, i9 1" [dft.cpp:18]   --->   Operation 77 'add' 'add_ln18' <Predicate = (!icmp_ln12)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 78 [1/1] (1.66ns)   --->   "%ifzero = icmp_eq  i9 %add_ln18, i9 256" [dft.cpp:18]   --->   Operation 78 'icmp' 'ifzero' <Predicate = (!icmp_ln12)> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln18 = br i1 %ifzero, void %ifFalse, void %ifTrue" [dft.cpp:18]   --->   Operation 79 'br' 'br_ln18' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (1.58ns)   --->   "%store_ln18 = store i9 %add_ln18, i9 %j" [dft.cpp:18]   --->   Operation 80 'store' 'store_ln18' <Predicate = (!icmp_ln12)> <Delay = 1.58>

State 8 <SV = 7> <Delay = 5.70>
ST_8 : Operation 81 [1/4] (5.70ns)   --->   "%mul = fmul i32 %bitcast_ln25, i32 %c" [dft.cpp:25]   --->   Operation 81 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 82 [2/4] (5.70ns)   --->   "%mul1 = fmul i32 %bitcast_ln25_1, i32 %s" [dft.cpp:25]   --->   Operation 82 'fmul' 'mul1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 83 [3/4] (5.70ns)   --->   "%mul2 = fmul i32 %bitcast_ln25, i32 %s" [dft.cpp:26]   --->   Operation 83 'fmul' 'mul2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 84 [4/4] (5.70ns)   --->   "%mul3 = fmul i32 %bitcast_ln25_1, i32 %c" [dft.cpp:26]   --->   Operation 84 'fmul' 'mul3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.70>
ST_9 : Operation 85 [1/4] (5.70ns)   --->   "%mul1 = fmul i32 %bitcast_ln25_1, i32 %s" [dft.cpp:25]   --->   Operation 85 'fmul' 'mul1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 86 [2/4] (5.70ns)   --->   "%mul2 = fmul i32 %bitcast_ln25, i32 %s" [dft.cpp:26]   --->   Operation 86 'fmul' 'mul2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 87 [3/4] (5.70ns)   --->   "%mul3 = fmul i32 %bitcast_ln25_1, i32 %c" [dft.cpp:26]   --->   Operation 87 'fmul' 'mul3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.25>
ST_10 : Operation 88 [5/5] (7.25ns)   --->   "%sub = fsub i32 %mul, i32 %mul1" [dft.cpp:25]   --->   Operation 88 'fsub' 'sub' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 89 [1/4] (5.70ns)   --->   "%mul2 = fmul i32 %bitcast_ln25, i32 %s" [dft.cpp:26]   --->   Operation 89 'fmul' 'mul2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 90 [2/4] (5.70ns)   --->   "%mul3 = fmul i32 %bitcast_ln25_1, i32 %c" [dft.cpp:26]   --->   Operation 90 'fmul' 'mul3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.25>
ST_11 : Operation 91 [4/5] (7.25ns)   --->   "%sub = fsub i32 %mul, i32 %mul1" [dft.cpp:25]   --->   Operation 91 'fsub' 'sub' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 92 [1/4] (5.70ns)   --->   "%mul3 = fmul i32 %bitcast_ln25_1, i32 %c" [dft.cpp:26]   --->   Operation 92 'fmul' 'mul3' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 93 [3/5] (7.25ns)   --->   "%sub = fsub i32 %mul, i32 %mul1" [dft.cpp:25]   --->   Operation 93 'fsub' 'sub' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 94 [5/5] (7.25ns)   --->   "%add1 = fadd i32 %mul2, i32 %mul3" [dft.cpp:26]   --->   Operation 94 'fadd' 'add1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 95 [2/5] (7.25ns)   --->   "%sub = fsub i32 %mul, i32 %mul1" [dft.cpp:25]   --->   Operation 95 'fsub' 'sub' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 96 [4/5] (7.25ns)   --->   "%add1 = fadd i32 %mul2, i32 %mul3" [dft.cpp:26]   --->   Operation 96 'fadd' 'add1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.25>
ST_14 : Operation 97 [1/1] (0.00ns)   --->   "%add15_load = load i32 %add15" [dft.cpp:12]   --->   Operation 97 'load' 'add15_load' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_14 : Operation 98 [1/1] (0.69ns)   --->   "%select_ln12_1 = select i1 %icmp_ln18, i32 0, i32 %add15_load" [dft.cpp:12]   --->   Operation 98 'select' 'select_ln12_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 99 [1/5] (7.25ns)   --->   "%sub = fsub i32 %mul, i32 %mul1" [dft.cpp:25]   --->   Operation 99 'fsub' 'sub' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 100 [3/5] (7.25ns)   --->   "%add1 = fadd i32 %mul2, i32 %mul3" [dft.cpp:26]   --->   Operation 100 'fadd' 'add1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.25>
ST_15 : Operation 101 [5/5] (7.25ns)   --->   "%add = fadd i32 %select_ln12_1, i32 %sub" [dft.cpp:25]   --->   Operation 101 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 102 [2/5] (7.25ns)   --->   "%add1 = fadd i32 %mul2, i32 %mul3" [dft.cpp:26]   --->   Operation 102 'fadd' 'add1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.25>
ST_16 : Operation 103 [1/1] (0.00ns)   --->   "%add3324_load = load i32 %add3324" [dft.cpp:12]   --->   Operation 103 'load' 'add3324_load' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_16 : Operation 104 [1/1] (0.69ns)   --->   "%select_ln12_2 = select i1 %icmp_ln18, i32 0, i32 %add3324_load" [dft.cpp:12]   --->   Operation 104 'select' 'select_ln12_2' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 105 [4/5] (7.25ns)   --->   "%add = fadd i32 %select_ln12_1, i32 %sub" [dft.cpp:25]   --->   Operation 105 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 106 [1/5] (7.25ns)   --->   "%add1 = fadd i32 %mul2, i32 %mul3" [dft.cpp:26]   --->   Operation 106 'fadd' 'add1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 128 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 128 'ret' 'ret_ln0' <Predicate = (icmp_ln12)> <Delay = 0.00>

State 17 <SV = 16> <Delay = 7.25>
ST_17 : Operation 107 [3/5] (7.25ns)   --->   "%add = fadd i32 %select_ln12_1, i32 %sub" [dft.cpp:25]   --->   Operation 107 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 108 [5/5] (7.25ns)   --->   "%add2 = fadd i32 %select_ln12_2, i32 %add1" [dft.cpp:26]   --->   Operation 108 'fadd' 'add2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.25>
ST_18 : Operation 109 [2/5] (7.25ns)   --->   "%add = fadd i32 %select_ln12_1, i32 %sub" [dft.cpp:25]   --->   Operation 109 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 110 [4/5] (7.25ns)   --->   "%add2 = fadd i32 %select_ln12_2, i32 %add1" [dft.cpp:26]   --->   Operation 110 'fadd' 'add2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.25>
ST_19 : Operation 111 [1/5] (7.25ns)   --->   "%add = fadd i32 %select_ln12_1, i32 %sub" [dft.cpp:25]   --->   Operation 111 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 112 [3/5] (7.25ns)   --->   "%add2 = fadd i32 %select_ln12_2, i32 %add1" [dft.cpp:26]   --->   Operation 112 'fadd' 'add2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.25>
ST_20 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln12 = zext i9 %select_ln12_3" [dft.cpp:12]   --->   Operation 113 'zext' 'zext_ln12' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 114 [2/5] (7.25ns)   --->   "%add2 = fadd i32 %select_ln12_2, i32 %add1" [dft.cpp:26]   --->   Operation 114 'fadd' 'add2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 115 [1/1] (0.00ns)   --->   "%temp_real_addr = getelementptr i32 %temp_real, i64 0, i64 %zext_ln12" [dft.cpp:13]   --->   Operation 115 'getelementptr' 'temp_real_addr' <Predicate = (ifzero)> <Delay = 0.00>
ST_20 : Operation 116 [1/1] (3.25ns)   --->   "%store_ln25 = store i32 %add, i8 %temp_real_addr" [dft.cpp:25]   --->   Operation 116 'store' 'store_ln25' <Predicate = (ifzero)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_20 : Operation 117 [1/1] (1.58ns)   --->   "%store_ln25 = store i32 %add, i32 %add15" [dft.cpp:25]   --->   Operation 117 'store' 'store_ln25' <Predicate = true> <Delay = 1.58>

State 21 <SV = 20> <Delay = 7.25>
ST_21 : Operation 118 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_12_1_VITIS_LOOP_18_2_str"   --->   Operation 118 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 119 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 65536, i64 65536, i64 65536"   --->   Operation 119 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 120 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 120 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 121 [1/1] (0.00ns)   --->   "%specloopname_ln18 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [dft.cpp:18]   --->   Operation 121 'specloopname' 'specloopname_ln18' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 122 [1/5] (7.25ns)   --->   "%add2 = fadd i32 %select_ln12_2, i32 %add1" [dft.cpp:26]   --->   Operation 122 'fadd' 'add2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 3.25>
ST_22 : Operation 123 [1/1] (0.00ns)   --->   "%temp_imag_addr = getelementptr i32 %temp_imag, i64 0, i64 %zext_ln12" [dft.cpp:14]   --->   Operation 123 'getelementptr' 'temp_imag_addr' <Predicate = (ifzero)> <Delay = 0.00>
ST_22 : Operation 124 [1/1] (3.25ns)   --->   "%store_ln26 = store i32 %add2, i8 %temp_imag_addr" [dft.cpp:26]   --->   Operation 124 'store' 'store_ln26' <Predicate = (ifzero)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_22 : Operation 125 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ifFalse"   --->   Operation 125 'br' 'br_ln0' <Predicate = (ifzero)> <Delay = 0.00>
ST_22 : Operation 126 [1/1] (1.58ns)   --->   "%store_ln26 = store i32 %add2, i32 %add3324" [dft.cpp:26]   --->   Operation 126 'store' 'store_ln26' <Predicate = true> <Delay = 1.58>
ST_22 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 127 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ real_sample]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ imag_sample]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ temp_real]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ temp_imag]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ cos_coefficients_table]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ sin_coefficients_table]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
add3324                     (alloca           ) [ 01111111111111111111111]
add15                       (alloca           ) [ 01111111111111111111100]
j                           (alloca           ) [ 01111111000000000000000]
i                           (alloca           ) [ 01100000000000000000000]
indvar_flatten              (alloca           ) [ 01100000000000000000000]
specmemcore_ln0             (specmemcore      ) [ 00000000000000000000000]
specmemcore_ln0             (specmemcore      ) [ 00000000000000000000000]
specinterface_ln0           (specinterface    ) [ 00000000000000000000000]
specinterface_ln0           (specinterface    ) [ 00000000000000000000000]
store_ln0                   (store            ) [ 00000000000000000000000]
store_ln0                   (store            ) [ 00000000000000000000000]
store_ln0                   (store            ) [ 00000000000000000000000]
store_ln0                   (store            ) [ 00000000000000000000000]
store_ln0                   (store            ) [ 00000000000000000000000]
br_ln0                      (br               ) [ 00000000000000000000000]
indvar_flatten_load         (load             ) [ 00000000000000000000000]
specpipeline_ln0            (specpipeline     ) [ 00000000000000000000000]
icmp_ln12                   (icmp             ) [ 01111111111111111000000]
add_ln12                    (add              ) [ 00000000000000000000000]
br_ln12                     (br               ) [ 00000000000000000000000]
j_load                      (load             ) [ 00000000000000000000000]
i_load                      (load             ) [ 00000000000000000000000]
icmp_ln18                   (icmp             ) [ 01111111111111111000000]
select_ln12                 (select           ) [ 01011111000000000000000]
add_ln12_1                  (add              ) [ 00000000000000000000000]
select_ln12_3               (select           ) [ 01111111111111111111100]
trunc_ln12                  (trunc            ) [ 00000000000000000000000]
j_cast2                     (zext             ) [ 00000000000000000000000]
trunc_ln22                  (trunc            ) [ 00000000000000000000000]
mul_ln22                    (mul              ) [ 00010000000000000000000]
real_sample_addr            (getelementptr    ) [ 00010000000000000000000]
imag_sample_addr            (getelementptr    ) [ 00010000000000000000000]
store_ln12                  (store            ) [ 00000000000000000000000]
store_ln12                  (store            ) [ 00000000000000000000000]
zext_ln22                   (zext             ) [ 00000000000000000000000]
cos_coefficients_table_addr (getelementptr    ) [ 00001000000000000000000]
sin_coefficients_table_addr (getelementptr    ) [ 00001000000000000000000]
real_sample_load            (load             ) [ 00001100000000000000000]
imag_sample_load            (load             ) [ 00001110000000000000000]
c                           (load             ) [ 01111111111100000000000]
s                           (load             ) [ 01111111111000000000000]
bitcast_ln25                (bitcast          ) [ 01111011111000000000000]
bitcast_ln25_1              (bitcast          ) [ 01111101111100000000000]
add_ln18                    (add              ) [ 00000000000000000000000]
ifzero                      (icmp             ) [ 01111110111111111111111]
br_ln18                     (br               ) [ 00000000000000000000000]
store_ln18                  (store            ) [ 00000000000000000000000]
mul                         (fmul             ) [ 01111110011111100000000]
mul1                        (fmul             ) [ 01101110001111100000000]
mul2                        (fmul             ) [ 01111110000111111000000]
mul3                        (fmul             ) [ 01111010000011111000000]
add15_load                  (load             ) [ 00000000000000000000000]
select_ln12_1               (select           ) [ 01011110000000011111000]
sub                         (fsub             ) [ 01011110000000011111000]
add3324_load                (load             ) [ 00000000000000000000000]
select_ln12_2               (select           ) [ 01110110000000000111110]
add1                        (fadd             ) [ 01110110000000000111110]
add                         (fadd             ) [ 00100000000000000000100]
zext_ln12                   (zext             ) [ 00011000000000000000011]
temp_real_addr              (getelementptr    ) [ 00000000000000000000000]
store_ln25                  (store            ) [ 00000000000000000000000]
store_ln25                  (store            ) [ 00000000000000000000000]
specloopname_ln0            (specloopname     ) [ 00000000000000000000000]
empty                       (speclooptripcount) [ 00000000000000000000000]
specpipeline_ln0            (specpipeline     ) [ 00000000000000000000000]
specloopname_ln18           (specloopname     ) [ 00000000000000000000000]
add2                        (fadd             ) [ 00001000000000000000001]
temp_imag_addr              (getelementptr    ) [ 00000000000000000000000]
store_ln26                  (store            ) [ 00000000000000000000000]
br_ln0                      (br               ) [ 00000000000000000000000]
store_ln26                  (store            ) [ 00000000000000000000000]
br_ln0                      (br               ) [ 00000000000000000000000]
ret_ln0                     (ret              ) [ 00000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="real_sample">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="real_sample"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="imag_sample">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imag_sample"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="temp_real">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_real"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="temp_imag">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_imag"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="cos_coefficients_table">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cos_coefficients_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="sin_coefficients_table">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sin_coefficients_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_12_1_VITIS_LOOP_18_2_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="add3324_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add3324/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="add15_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add15/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="j_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="i_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="indvar_flatten_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="real_sample_addr_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="9" slack="0"/>
<pin id="86" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="real_sample_addr/2 "/>
</bind>
</comp>

<comp id="89" class="1004" name="grp_access_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="8" slack="0"/>
<pin id="91" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="92" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="93" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="real_sample_load/2 "/>
</bind>
</comp>

<comp id="95" class="1004" name="imag_sample_addr_gep_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="32" slack="0"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="0" index="2" bw="9" slack="0"/>
<pin id="99" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="imag_sample_addr/2 "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_access_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="8" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="105" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="106" dir="1" index="3" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="imag_sample_load/2 "/>
</bind>
</comp>

<comp id="108" class="1004" name="cos_coefficients_table_addr_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="8" slack="0"/>
<pin id="112" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cos_coefficients_table_addr/3 "/>
</bind>
</comp>

<comp id="115" class="1004" name="grp_access_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="8" slack="0"/>
<pin id="117" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="118" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="119" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c/3 "/>
</bind>
</comp>

<comp id="121" class="1004" name="sin_coefficients_table_addr_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="8" slack="0"/>
<pin id="125" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sin_coefficients_table_addr/3 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_access_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="8" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="131" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="132" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="s/3 "/>
</bind>
</comp>

<comp id="134" class="1004" name="temp_real_addr_gep_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="9" slack="0"/>
<pin id="138" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_real_addr/20 "/>
</bind>
</comp>

<comp id="141" class="1004" name="store_ln25_access_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="8" slack="0"/>
<pin id="143" dir="0" index="1" bw="32" slack="1"/>
<pin id="144" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="145" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/20 "/>
</bind>
</comp>

<comp id="147" class="1004" name="temp_imag_addr_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="9" slack="2"/>
<pin id="151" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_imag_addr/22 "/>
</bind>
</comp>

<comp id="154" class="1004" name="store_ln26_access_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="8" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="1"/>
<pin id="157" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/22 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="1"/>
<pin id="162" dir="0" index="1" bw="32" slack="1"/>
<pin id="163" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) fsub(11) " fcode="fadd"/>
<opset="sub/10 add1/12 add/15 add2/17 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="1"/>
<pin id="167" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/5 mul1/6 mul2/7 mul3/8 "/>
</bind>
</comp>

<comp id="168" class="1005" name="reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="1"/>
<pin id="170" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub add "/>
</bind>
</comp>

<comp id="174" class="1005" name="reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="1"/>
<pin id="176" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add1 add2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="store_ln0_store_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="0" index="1" bw="17" slack="0"/>
<pin id="183" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="store_ln0_store_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="1" slack="0"/>
<pin id="187" dir="0" index="1" bw="9" slack="0"/>
<pin id="188" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="store_ln0_store_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="0" index="1" bw="9" slack="0"/>
<pin id="193" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="store_ln0_store_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="0"/>
<pin id="197" dir="0" index="1" bw="32" slack="0"/>
<pin id="198" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="store_ln0_store_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="0"/>
<pin id="202" dir="0" index="1" bw="32" slack="0"/>
<pin id="203" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="indvar_flatten_load_load_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="17" slack="1"/>
<pin id="207" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="icmp_ln12_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="17" slack="0"/>
<pin id="210" dir="0" index="1" bw="17" slack="0"/>
<pin id="211" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln12/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="add_ln12_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="17" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln12/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="j_load_load_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="9" slack="1"/>
<pin id="222" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="i_load_load_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="9" slack="1"/>
<pin id="225" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="icmp_ln18_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="9" slack="0"/>
<pin id="228" dir="0" index="1" bw="9" slack="0"/>
<pin id="229" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="select_ln12_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="0" index="2" bw="9" slack="0"/>
<pin id="236" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln12/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="add_ln12_1_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="9" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln12_1/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="select_ln12_3_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="0" index="1" bw="9" slack="0"/>
<pin id="249" dir="0" index="2" bw="9" slack="0"/>
<pin id="250" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln12_3/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="trunc_ln12_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="9" slack="0"/>
<pin id="256" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln12/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="j_cast2_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="9" slack="0"/>
<pin id="260" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast2/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="trunc_ln22_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="9" slack="0"/>
<pin id="266" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln22/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="mul_ln22_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="8" slack="0"/>
<pin id="270" dir="0" index="1" bw="8" slack="0"/>
<pin id="271" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln22/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="store_ln12_store_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="17" slack="0"/>
<pin id="276" dir="0" index="1" bw="17" slack="1"/>
<pin id="277" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="store_ln12_store_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="9" slack="0"/>
<pin id="281" dir="0" index="1" bw="9" slack="1"/>
<pin id="282" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="zext_ln22_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="8" slack="1"/>
<pin id="286" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22/3 "/>
</bind>
</comp>

<comp id="289" class="1004" name="bitcast_ln25_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="2"/>
<pin id="291" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln25/5 "/>
</bind>
</comp>

<comp id="293" class="1004" name="bitcast_ln25_1_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="3"/>
<pin id="295" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln25_1/6 "/>
</bind>
</comp>

<comp id="297" class="1004" name="add_ln18_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="9" slack="5"/>
<pin id="299" dir="0" index="1" bw="1" slack="0"/>
<pin id="300" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18/7 "/>
</bind>
</comp>

<comp id="302" class="1004" name="ifzero_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="9" slack="0"/>
<pin id="304" dir="0" index="1" bw="9" slack="0"/>
<pin id="305" dir="1" index="2" bw="1" slack="13"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="ifzero/7 "/>
</bind>
</comp>

<comp id="308" class="1004" name="store_ln18_store_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="9" slack="0"/>
<pin id="310" dir="0" index="1" bw="9" slack="6"/>
<pin id="311" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/7 "/>
</bind>
</comp>

<comp id="313" class="1004" name="add15_load_load_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="32" slack="13"/>
<pin id="315" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add15_load/14 "/>
</bind>
</comp>

<comp id="316" class="1004" name="select_ln12_1_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="12"/>
<pin id="318" dir="0" index="1" bw="32" slack="0"/>
<pin id="319" dir="0" index="2" bw="32" slack="0"/>
<pin id="320" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln12_1/14 "/>
</bind>
</comp>

<comp id="323" class="1004" name="add3324_load_load_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="32" slack="15"/>
<pin id="325" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add3324_load/16 "/>
</bind>
</comp>

<comp id="326" class="1004" name="select_ln12_2_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="14"/>
<pin id="328" dir="0" index="1" bw="32" slack="0"/>
<pin id="329" dir="0" index="2" bw="32" slack="0"/>
<pin id="330" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln12_2/16 "/>
</bind>
</comp>

<comp id="333" class="1004" name="zext_ln12_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="9" slack="18"/>
<pin id="335" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12/20 "/>
</bind>
</comp>

<comp id="337" class="1004" name="store_ln25_store_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="32" slack="1"/>
<pin id="339" dir="0" index="1" bw="32" slack="19"/>
<pin id="340" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/20 "/>
</bind>
</comp>

<comp id="342" class="1004" name="store_ln26_store_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="32" slack="1"/>
<pin id="344" dir="0" index="1" bw="32" slack="21"/>
<pin id="345" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/22 "/>
</bind>
</comp>

<comp id="347" class="1005" name="add3324_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="32" slack="0"/>
<pin id="349" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add3324 "/>
</bind>
</comp>

<comp id="354" class="1005" name="add15_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="32" slack="0"/>
<pin id="356" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add15 "/>
</bind>
</comp>

<comp id="361" class="1005" name="j_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="9" slack="0"/>
<pin id="363" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="368" class="1005" name="i_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="9" slack="0"/>
<pin id="370" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="375" class="1005" name="indvar_flatten_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="17" slack="0"/>
<pin id="377" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="382" class="1005" name="icmp_ln12_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="1" slack="1"/>
<pin id="384" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln12 "/>
</bind>
</comp>

<comp id="386" class="1005" name="icmp_ln18_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="1" slack="12"/>
<pin id="388" dir="1" index="1" bw="1" slack="12"/>
</pin_list>
<bind>
<opset="icmp_ln18 "/>
</bind>
</comp>

<comp id="392" class="1005" name="select_ln12_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="9" slack="5"/>
<pin id="394" dir="1" index="1" bw="9" slack="5"/>
</pin_list>
<bind>
<opset="select_ln12 "/>
</bind>
</comp>

<comp id="397" class="1005" name="select_ln12_3_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="9" slack="18"/>
<pin id="399" dir="1" index="1" bw="9" slack="18"/>
</pin_list>
<bind>
<opset="select_ln12_3 "/>
</bind>
</comp>

<comp id="402" class="1005" name="mul_ln22_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="8" slack="1"/>
<pin id="404" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln22 "/>
</bind>
</comp>

<comp id="407" class="1005" name="real_sample_addr_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="8" slack="1"/>
<pin id="409" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="real_sample_addr "/>
</bind>
</comp>

<comp id="412" class="1005" name="imag_sample_addr_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="8" slack="1"/>
<pin id="414" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="imag_sample_addr "/>
</bind>
</comp>

<comp id="417" class="1005" name="cos_coefficients_table_addr_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="8" slack="1"/>
<pin id="419" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="cos_coefficients_table_addr "/>
</bind>
</comp>

<comp id="422" class="1005" name="sin_coefficients_table_addr_reg_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="8" slack="1"/>
<pin id="424" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sin_coefficients_table_addr "/>
</bind>
</comp>

<comp id="427" class="1005" name="real_sample_load_reg_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="32" slack="2"/>
<pin id="429" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="real_sample_load "/>
</bind>
</comp>

<comp id="432" class="1005" name="imag_sample_load_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="32" slack="3"/>
<pin id="434" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="imag_sample_load "/>
</bind>
</comp>

<comp id="437" class="1005" name="c_reg_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="32" slack="1"/>
<pin id="439" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="442" class="1005" name="s_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="32" slack="2"/>
<pin id="444" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="s "/>
</bind>
</comp>

<comp id="447" class="1005" name="bitcast_ln25_reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="32" slack="1"/>
<pin id="449" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln25 "/>
</bind>
</comp>

<comp id="452" class="1005" name="bitcast_ln25_1_reg_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="32" slack="1"/>
<pin id="454" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln25_1 "/>
</bind>
</comp>

<comp id="457" class="1005" name="ifzero_reg_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="1" slack="13"/>
<pin id="459" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="ifzero "/>
</bind>
</comp>

<comp id="461" class="1005" name="mul_reg_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="32" slack="2"/>
<pin id="463" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="466" class="1005" name="mul1_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="32" slack="1"/>
<pin id="468" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul1 "/>
</bind>
</comp>

<comp id="471" class="1005" name="mul2_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="32" slack="2"/>
<pin id="473" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="mul2 "/>
</bind>
</comp>

<comp id="476" class="1005" name="mul3_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="32" slack="1"/>
<pin id="478" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul3 "/>
</bind>
</comp>

<comp id="481" class="1005" name="select_ln12_1_reg_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="32" slack="1"/>
<pin id="483" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln12_1 "/>
</bind>
</comp>

<comp id="486" class="1005" name="select_ln12_2_reg_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="32" slack="1"/>
<pin id="488" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln12_2 "/>
</bind>
</comp>

<comp id="491" class="1005" name="zext_ln12_reg_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="64" slack="2"/>
<pin id="493" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln12 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="12" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="12" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="12" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="12" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="12" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="87"><net_src comp="0" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="50" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="94"><net_src comp="82" pin="3"/><net_sink comp="89" pin=0"/></net>

<net id="100"><net_src comp="2" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="50" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="107"><net_src comp="95" pin="3"/><net_sink comp="102" pin=0"/></net>

<net id="113"><net_src comp="8" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="50" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="120"><net_src comp="108" pin="3"/><net_sink comp="115" pin=0"/></net>

<net id="126"><net_src comp="10" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="50" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="133"><net_src comp="121" pin="3"/><net_sink comp="128" pin=0"/></net>

<net id="139"><net_src comp="4" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="50" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="146"><net_src comp="134" pin="3"/><net_sink comp="141" pin=0"/></net>

<net id="152"><net_src comp="6" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="50" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="159"><net_src comp="147" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="171"><net_src comp="160" pin="2"/><net_sink comp="168" pin=0"/></net>

<net id="172"><net_src comp="168" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="173"><net_src comp="168" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="177"><net_src comp="160" pin="2"/><net_sink comp="174" pin=0"/></net>

<net id="178"><net_src comp="174" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="179"><net_src comp="174" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="184"><net_src comp="32" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="189"><net_src comp="34" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="194"><net_src comp="34" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="199"><net_src comp="36" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="204"><net_src comp="36" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="212"><net_src comp="205" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="42" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="205" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="44" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="230"><net_src comp="220" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="46" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="237"><net_src comp="226" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="34" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="239"><net_src comp="220" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="244"><net_src comp="223" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="48" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="251"><net_src comp="226" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="252"><net_src comp="240" pin="2"/><net_sink comp="246" pin=1"/></net>

<net id="253"><net_src comp="223" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="257"><net_src comp="246" pin="3"/><net_sink comp="254" pin=0"/></net>

<net id="261"><net_src comp="232" pin="3"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="263"><net_src comp="258" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="267"><net_src comp="232" pin="3"/><net_sink comp="264" pin=0"/></net>

<net id="272"><net_src comp="264" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="254" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="278"><net_src comp="214" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="283"><net_src comp="246" pin="3"/><net_sink comp="279" pin=0"/></net>

<net id="287"><net_src comp="284" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="292"><net_src comp="289" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="296"><net_src comp="293" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="301"><net_src comp="48" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="306"><net_src comp="297" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="46" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="312"><net_src comp="297" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="321"><net_src comp="36" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="322"><net_src comp="313" pin="1"/><net_sink comp="316" pin=2"/></net>

<net id="331"><net_src comp="36" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="332"><net_src comp="323" pin="1"/><net_sink comp="326" pin=2"/></net>

<net id="336"><net_src comp="333" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="341"><net_src comp="168" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="346"><net_src comp="174" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="350"><net_src comp="62" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="352"><net_src comp="347" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="353"><net_src comp="347" pin="1"/><net_sink comp="342" pin=1"/></net>

<net id="357"><net_src comp="66" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="359"><net_src comp="354" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="360"><net_src comp="354" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="364"><net_src comp="70" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="366"><net_src comp="361" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="367"><net_src comp="361" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="371"><net_src comp="74" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="373"><net_src comp="368" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="374"><net_src comp="368" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="378"><net_src comp="78" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="380"><net_src comp="375" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="381"><net_src comp="375" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="385"><net_src comp="208" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="389"><net_src comp="226" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="391"><net_src comp="386" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="395"><net_src comp="232" pin="3"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="400"><net_src comp="246" pin="3"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="405"><net_src comp="268" pin="2"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="410"><net_src comp="82" pin="3"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="415"><net_src comp="95" pin="3"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="420"><net_src comp="108" pin="3"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="425"><net_src comp="121" pin="3"/><net_sink comp="422" pin=0"/></net>

<net id="426"><net_src comp="422" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="430"><net_src comp="89" pin="3"/><net_sink comp="427" pin=0"/></net>

<net id="431"><net_src comp="427" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="435"><net_src comp="102" pin="3"/><net_sink comp="432" pin=0"/></net>

<net id="436"><net_src comp="432" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="440"><net_src comp="115" pin="3"/><net_sink comp="437" pin=0"/></net>

<net id="441"><net_src comp="437" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="445"><net_src comp="128" pin="3"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="450"><net_src comp="289" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="451"><net_src comp="447" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="455"><net_src comp="293" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="456"><net_src comp="452" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="460"><net_src comp="302" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="464"><net_src comp="164" pin="2"/><net_sink comp="461" pin=0"/></net>

<net id="465"><net_src comp="461" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="469"><net_src comp="164" pin="2"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="474"><net_src comp="164" pin="2"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="479"><net_src comp="164" pin="2"/><net_sink comp="476" pin=0"/></net>

<net id="480"><net_src comp="476" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="484"><net_src comp="316" pin="3"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="489"><net_src comp="326" pin="3"/><net_sink comp="486" pin=0"/></net>

<net id="490"><net_src comp="486" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="494"><net_src comp="333" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="495"><net_src comp="491" pin="1"/><net_sink comp="147" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: temp_real | {20 }
	Port: temp_imag | {22 }
 - Input state : 
	Port: dft_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2 : real_sample | {2 3 }
	Port: dft_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2 : imag_sample | {2 3 }
	Port: dft_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2 : cos_coefficients_table | {3 4 }
	Port: dft_Pipeline_VITIS_LOOP_12_1_VITIS_LOOP_18_2 : sin_coefficients_table | {3 4 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		icmp_ln12 : 1
		add_ln12 : 1
		br_ln12 : 2
		icmp_ln18 : 1
		select_ln12 : 2
		add_ln12_1 : 1
		select_ln12_3 : 2
		trunc_ln12 : 3
		j_cast2 : 3
		trunc_ln22 : 3
		mul_ln22 : 4
		real_sample_addr : 4
		real_sample_load : 5
		imag_sample_addr : 4
		imag_sample_load : 5
		store_ln12 : 2
		store_ln12 : 3
	State 3
		cos_coefficients_table_addr : 1
		c : 2
		sin_coefficients_table_addr : 1
		s : 2
	State 4
	State 5
		mul : 1
	State 6
		mul1 : 1
	State 7
		ifzero : 1
		br_ln18 : 2
		store_ln18 : 1
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
		select_ln12_1 : 1
	State 15
	State 16
		select_ln12_2 : 1
	State 17
	State 18
	State 19
	State 20
		temp_real_addr : 1
		store_ln25 : 2
	State 21
	State 22
		store_ln26 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|   fadd   |      grp_fu_160      |    2    |   205   |   390   |
|----------|----------------------|---------|---------|---------|
|   fmul   |      grp_fu_164      |    3    |   143   |   321   |
|----------|----------------------|---------|---------|---------|
|          |  select_ln12_fu_232  |    0    |    0    |    9    |
|  select  | select_ln12_3_fu_246 |    0    |    0    |    9    |
|          | select_ln12_1_fu_316 |    0    |    0    |    32   |
|          | select_ln12_2_fu_326 |    0    |    0    |    32   |
|----------|----------------------|---------|---------|---------|
|          |    add_ln12_fu_214   |    0    |    0    |    24   |
|    add   |   add_ln12_1_fu_240  |    0    |    0    |    14   |
|          |    add_ln18_fu_297   |    0    |    0    |    14   |
|----------|----------------------|---------|---------|---------|
|    mul   |    mul_ln22_fu_268   |    0    |    0    |    41   |
|----------|----------------------|---------|---------|---------|
|          |   icmp_ln12_fu_208   |    0    |    0    |    13   |
|   icmp   |   icmp_ln18_fu_226   |    0    |    0    |    11   |
|          |     ifzero_fu_302    |    0    |    0    |    11   |
|----------|----------------------|---------|---------|---------|
|   trunc  |   trunc_ln12_fu_254  |    0    |    0    |    0    |
|          |   trunc_ln22_fu_264  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |    j_cast2_fu_258    |    0    |    0    |    0    |
|   zext   |   zext_ln22_fu_284   |    0    |    0    |    0    |
|          |   zext_ln12_fu_333   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    5    |   348   |   921   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------------+--------+
|                                   |   FF   |
+-----------------------------------+--------+
|           add15_reg_354           |   32   |
|          add3324_reg_347          |   32   |
|       bitcast_ln25_1_reg_452      |   32   |
|        bitcast_ln25_reg_447       |   32   |
|             c_reg_437             |   32   |
|cos_coefficients_table_addr_reg_417|    8   |
|             i_reg_368             |    9   |
|         icmp_ln12_reg_382         |    1   |
|         icmp_ln18_reg_386         |    1   |
|           ifzero_reg_457          |    1   |
|      imag_sample_addr_reg_412     |    8   |
|      imag_sample_load_reg_432     |   32   |
|       indvar_flatten_reg_375      |   17   |
|             j_reg_361             |    9   |
|            mul1_reg_466           |   32   |
|            mul2_reg_471           |   32   |
|            mul3_reg_476           |   32   |
|          mul_ln22_reg_402         |    8   |
|            mul_reg_461            |   32   |
|      real_sample_addr_reg_407     |    8   |
|      real_sample_load_reg_427     |   32   |
|              reg_168              |   32   |
|              reg_174              |   32   |
|             s_reg_442             |   32   |
|       select_ln12_1_reg_481       |   32   |
|       select_ln12_2_reg_486       |   32   |
|       select_ln12_3_reg_397       |    9   |
|        select_ln12_reg_392        |    9   |
|sin_coefficients_table_addr_reg_422|    8   |
|         zext_ln12_reg_491         |   64   |
+-----------------------------------+--------+
|               Total               |   672  |
+-----------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_89 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_102 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_115 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_128 |  p0  |   2  |   8  |   16   ||    9    |
|     grp_fu_160    |  p0  |   4  |  32  |   128  ||    20   |
|     grp_fu_160    |  p1  |   4  |  32  |   128  ||    20   |
|     grp_fu_164    |  p0  |   4  |  32  |   128  ||    20   |
|     grp_fu_164    |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   512  || 13.4198 ||   105   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   348  |   921  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   13   |    -   |   105  |
|  Register |    -   |    -   |   672  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |   13   |  1020  |  1026  |
+-----------+--------+--------+--------+--------+
