$date
  Sun Aug  8 13:41:26 2021
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module main_decoder_tb $end
$var reg 7 ! op[6:0] $end
$var reg 1 " branch $end
$var reg 1 # memwrite $end
$var reg 1 $ alusrc $end
$var reg 2 % immsrc[1:0] $end
$var reg 1 & regwrite $end
$var reg 2 ' aluop[1:0] $end
$var reg 1 ( resultsrc $end
$scope module inst_main_decoder $end
$var reg 7 ) op[6:0] $end
$var reg 1 * branch $end
$var reg 1 + memwrite $end
$var reg 1 , alusrc $end
$var reg 2 - immsrc[1:0] $end
$var reg 1 . regwrite $end
$var reg 2 / aluop[1:0] $end
$var reg 1 0 resultsrc $end
$var reg 9 1 controls[8:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b0000011 !
0"
0#
1$
b00 %
1&
b00 '
1(
b0000011 )
0*
0+
1,
b00 -
1.
b00 /
10
b100101000 1
#5000000
b0100011 !
1#
b01 %
0&
-(
b0100011 )
1+
b01 -
0.
-0
b00111-000 1
#10000000
b0110011 !
0#
0$
b-- %
1&
b10 '
0(
b0110011 )
0+
0,
b-- -
1.
b10 /
00
b1--000010 1
#15000000
b1100011 !
1"
b10 %
0&
b01 '
-(
b1100011 )
1*
b10 -
0.
b01 /
-0
b01000-101 1
#20000000
b0010011 !
0"
1$
b00 %
1&
b10 '
0(
b0010011 )
0*
1,
b00 -
1.
b10 /
00
b100100010 1
#25000000
