
;; Function HAL_FLASHEx_Erase (HAL_FLASHEx_Erase, funcdef_no=134, decl_uid=7306, cgraph_uid=139, symbol_order=138)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 15 n_edges 19 count 15 (    1)
;; 2 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14
;;
;; Loop 1
;;  header 11, latch 10
;;  depth 1, outer 0
;;  nodes: 11 10 8
;; 2 succs { 3 4 }
;; 3 succs { 14 }
;; 4 succs { 5 13 }
;; 5 succs { 6 7 }
;; 6 succs { 12 }
;; 7 succs { 11 }
;; 8 succs { 9 10 }
;; 9 succs { 12 }
;; 10 succs { 11 }
;; 11 succs { 8 12 }
;; 12 succs { 13 }
;; 13 succs { 14 }
;; 14 succs { 1 }
Building IRA IR
verify found no changes in insn with uid = 24.
verify found no changes in insn with uid = 47.
verify found no changes in insn with uid = 49.
verify found no changes in insn with uid = 73.
verify found no changes in insn with uid = 75.
verify found no changes in insn with uid = 111.
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs

    r163: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a3 (r163,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r162: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a4 (r162,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r161: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a2 (r161,l0) best LO_REGS, allocno LO_REGS
    r160: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a6 (r160,l0) best LO_REGS, allocno LO_REGS
    r159: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a9 (r159,l0) best LO_REGS, allocno LO_REGS
    r158: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a10 (r158,l0) best LO_REGS, allocno LO_REGS
    r157: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a12 (r157,l0) best LO_REGS, allocno LO_REGS
    r156: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a11 (r156,l0) best LO_REGS, allocno LO_REGS
    r155: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a14 (r155,l0) best LO_REGS, allocno LO_REGS
    r154: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a13 (r154,l0) best LO_REGS, allocno LO_REGS
    r153: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a15 (r153,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r152: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a20 (r152,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r151: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a21 (r151,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r150: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a24 (r150,l0) best LO_REGS, allocno LO_REGS
    r149: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a25 (r149,l0) best LO_REGS, allocno LO_REGS
    r148: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a26 (r148,l0) best LO_REGS, allocno LO_REGS
    r147: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a31 (r147,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r146: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a32 (r146,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r145: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a35 (r145,l0) best LO_REGS, allocno LO_REGS
    r144: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a37 (r144,l0) best LO_REGS, allocno LO_REGS
    r143: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a39 (r143,l0) best LO_REGS, allocno LO_REGS
    r142: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a41 (r142,l0) best LO_REGS, allocno LO_REGS
    r141: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a40 (r141,l0) best LO_REGS, allocno LO_REGS
    r140: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a42 (r140,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r139: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a43 (r139,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r138: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a44 (r138,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r137: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a46 (r137,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r136: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a47 (r136,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r135: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a45 (r135,l0) best LO_REGS, allocno LO_REGS
    r134: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a49 (r134,l0) best LO_REGS, allocno LO_REGS
    r133: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a50 (r133,l0) best LO_REGS, allocno LO_REGS
    r132: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a0 (r132,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r131: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a1 (r131,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r130: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a5 (r130,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r129: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a7 (r129,l0) best LO_REGS, allocno LO_REGS
    r128: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a8 (r128,l0) best LO_REGS, allocno LO_REGS
    r127: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a17 (r127,l0) best LO_REGS, allocno LO_REGS
    r126: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a16 (r126,l0) best LO_REGS, allocno LO_REGS
    r125: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a18 (r125,l0) best LO_REGS, allocno LO_REGS
    r124: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a19 (r124,l0) best LO_REGS, allocno LO_REGS
    r123: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a22 (r123,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r122: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a23 (r122,l0) best LO_REGS, allocno LO_REGS
    r121: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a28 (r121,l0) best LO_REGS, allocno LO_REGS
    r120: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a27 (r120,l0) best LO_REGS, allocno LO_REGS
    r119: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a29 (r119,l0) best LO_REGS, allocno LO_REGS
    r118: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a30 (r118,l0) best LO_REGS, allocno LO_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a34 (r117,l0) best LO_REGS, allocno LO_REGS
    r116: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a33 (r116,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a36 (r115,l0) best LO_REGS, allocno LO_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a38 (r114,l0) best LO_REGS, allocno LO_REGS
    r113: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a48 (r113,l0) best GENERAL_REGS, allocno GENERAL_REGS

  a0(r132,l0) costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  a1(r131,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:39000 VFP_LO_REGS:39000 ALL_REGS:39000 MEM:16000
  a2(r161,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:29000 VFP_LO_REGS:29000 ALL_REGS:29000 MEM:15000
  a3(r163,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:11000
  a4(r162,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:6000
  a5(r130,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a6(r160,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a7(r129,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a8(r128,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a9(r159,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a10(r158,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a11(r156,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a12(r157,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a13(r154,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a14(r155,l0) costs: LO_REGS:0 HI_REGS:4000 CALLER_SAVE_REGS:4000 EVEN_REG:4000 GENERAL_REGS:4000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a15(r153,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a16(r126,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:29000 VFP_LO_REGS:29000 ALL_REGS:29000 MEM:15000
  a17(r127,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a18(r125,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a19(r124,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:29000 VFP_LO_REGS:29000 ALL_REGS:29000 MEM:15000
  a20(r152,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:11000
  a21(r151,l0) costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 MEM:11000
  a22(r123,l0) costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a23(r122,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 MEM:11000
  a24(r150,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a25(r149,l0) costs: LO_REGS:0 HI_REGS:4000 CALLER_SAVE_REGS:4000 EVEN_REG:4000 GENERAL_REGS:4000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a26(r148,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a27(r120,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:29000 VFP_LO_REGS:29000 ALL_REGS:29000 MEM:15000
  a28(r121,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a29(r119,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a30(r118,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:29000 VFP_LO_REGS:29000 ALL_REGS:29000 MEM:15000
  a31(r147,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:11000
  a32(r146,l0) costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 MEM:11000
  a33(r116,l0) costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a34(r117,l0) costs: LO_REGS:2000 HI_REGS:4000 CALLER_SAVE_REGS:4000 EVEN_REG:4000 GENERAL_REGS:4000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a35(r145,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a36(r115,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 MEM:11000
  a37(r144,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a38(r114,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a39(r143,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a40(r141,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a41(r142,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:29000 VFP_LO_REGS:29000 ALL_REGS:29000 MEM:15000
  a42(r140,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a43(r139,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:11000
  a44(r138,l0) costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 MEM:11000
  a45(r135,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:29000 VFP_LO_REGS:29000 ALL_REGS:29000 MEM:15000
  a46(r137,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:11000
  a47(r136,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:6000
  a48(r113,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a49(r134,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:29000 VFP_LO_REGS:29000 ALL_REGS:29000 MEM:15000
  a50(r133,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:29000 VFP_LO_REGS:29000 ALL_REGS:29000 MEM:15000

   Insn 126(l0): point = 0
   Insn 125(l0): point = 2
   Insn 121(l0): point = 4
   Insn 118(l0): point = 7
   Insn 117(l0): point = 9
   Insn 116(l0): point = 11
   Insn 115(l0): point = 13
   Insn 114(l0): point = 15
   Insn 111(l0): point = 18
   Insn 134(l0): point = 21
   Insn 90(l0): point = 23
   Insn 89(l0): point = 25
   Insn 88(l0): point = 27
   Insn 86(l0): point = 30
   Insn 85(l0): point = 32
   Insn 84(l0): point = 34
   Insn 83(l0): point = 36
   Insn 82(l0): point = 38
   Insn 81(l0): point = 40
   Insn 80(l0): point = 42
   Insn 79(l0): point = 44
   Insn 78(l0): point = 46
   Insn 77(l0): point = 48
   Insn 76(l0): point = 50
   Insn 75(l0): point = 52
   Insn 74(l0): point = 54
   Insn 73(l0): point = 56
   Insn 72(l0): point = 58
   Insn 71(l0): point = 60
   Insn 70(l0): point = 62
   Insn 69(l0): point = 64
   Insn 68(l0): point = 66
   Insn 108(l0): point = 69
   Insn 107(l0): point = 71
   Insn 106(l0): point = 73
   Insn 104(l0): point = 75
   Insn 103(l0): point = 77
   Insn 102(l0): point = 79
   Insn 101(l0): point = 81
   Insn 100(l0): point = 83
   Insn 97(l0): point = 86
   Insn 96(l0): point = 88
   Insn 95(l0): point = 90
   Insn 132(l0): point = 93
   Insn 64(l0): point = 95
   Insn 63(l0): point = 97
   Insn 62(l0): point = 99
   Insn 130(l0): point = 102
   Insn 57(l0): point = 104
   Insn 56(l0): point = 106
   Insn 55(l0): point = 108
   Insn 54(l0): point = 110
   Insn 53(l0): point = 112
   Insn 52(l0): point = 114
   Insn 51(l0): point = 116
   Insn 50(l0): point = 118
   Insn 49(l0): point = 120
   Insn 48(l0): point = 122
   Insn 47(l0): point = 124
   Insn 46(l0): point = 126
   Insn 45(l0): point = 128
   Insn 44(l0): point = 130
   Insn 43(l0): point = 132
   Insn 42(l0): point = 134
   Insn 41(l0): point = 136
   Insn 40(l0): point = 138
   Insn 38(l0): point = 141
   Insn 37(l0): point = 143
   Insn 36(l0): point = 145
   Insn 35(l0): point = 147
   Insn 34(l0): point = 149
   Insn 33(l0): point = 151
   Insn 32(l0): point = 153
   Insn 30(l0): point = 156
   Insn 29(l0): point = 158
   Insn 28(l0): point = 160
   Insn 27(l0): point = 162
   Insn 26(l0): point = 164
   Insn 25(l0): point = 166
   Insn 24(l0): point = 168
   Insn 23(l0): point = 170
   Insn 22(l0): point = 172
   Insn 21(l0): point = 174
   Insn 20(l0): point = 176
   Insn 19(l0): point = 178
   Insn 128(l0): point = 181
   Insn 14(l0): point = 183
   Insn 12(l0): point = 186
   Insn 11(l0): point = 188
   Insn 10(l0): point = 190
   Insn 9(l0): point = 192
   Insn 8(l0): point = 194
   Insn 7(l0): point = 196
   Insn 3(l0): point = 198
   Insn 2(l0): point = 200
 a0(r132): [3..4]
 a1(r131): [181..183] [5..7]
 a2(r161): [10..15]
 a3(r163): [10..11]
 a4(r162): [12..13]
 a5(r130): [72..75]
 a6(r160): [72..73]
 a7(r129): [76..77]
 a8(r128): [76..81]
 a9(r159): [78..79]
 a10(r158): [82..83]
 a11(r156): [87..88]
 a12(r157): [89..90]
 a13(r154): [24..27]
 a14(r155): [24..25]
 a15(r153): [33..34]
 a16(r126): [37..40]
 a17(r127): [37..38]
 a18(r125): [39..42]
 a19(r124): [43..44]
 a20(r152): [47..48]
 a21(r151): [49..50]
 a22(r123): [61..62]
 a23(r122): [63..64]
 a24(r150): [65..66]
 a25(r149): [96..97]
 a26(r148): [98..99]
 a27(r120): [105..108]
 a28(r121): [105..106]
 a29(r119): [107..110]
 a30(r118): [111..112]
 a31(r147): [115..116]
 a32(r146): [117..118]
 a33(r116): [127..134]
 a34(r117): [129..130]
 a35(r145): [131..132]
 a36(r115): [135..136]
 a37(r144): [137..138]
 a38(r114): [144..145]
 a39(r143): [146..147]
 a40(r141): [150..153]
 a41(r142): [150..151]
 a42(r140): [159..160]
 a43(r139): [163..164]
 a44(r138): [165..166]
 a45(r135): [173..178]
 a46(r137): [173..174]
 a47(r136): [175..176]
 a48(r113): [189..190]
 a49(r134): [191..192]
 a50(r133): [195..196]
Compressing live ranges: from 203 to 86 - 42%
Ranges after the compression:
 a0(r132): [0..1]
 a1(r131): [78..79] [2..3]
 a2(r161): [4..7]
 a3(r163): [4..5]
 a4(r162): [6..7]
 a5(r130): [28..29]
 a6(r160): [28..29]
 a7(r129): [30..31]
 a8(r128): [30..33]
 a9(r159): [32..33]
 a10(r158): [34..35]
 a11(r156): [36..37]
 a12(r157): [38..39]
 a13(r154): [8..9]
 a14(r155): [8..9]
 a15(r153): [10..11]
 a16(r126): [12..15]
 a17(r127): [12..13]
 a18(r125): [14..15]
 a19(r124): [16..17]
 a20(r152): [18..19]
 a21(r151): [20..21]
 a22(r123): [22..23]
 a23(r122): [24..25]
 a24(r150): [26..27]
 a25(r149): [40..41]
 a26(r148): [42..43]
 a27(r120): [44..47]
 a28(r121): [44..45]
 a29(r119): [46..47]
 a30(r118): [48..49]
 a31(r147): [50..51]
 a32(r146): [52..53]
 a33(r116): [54..57]
 a34(r117): [54..55]
 a35(r145): [56..57]
 a36(r115): [58..59]
 a37(r144): [60..61]
 a38(r114): [62..63]
 a39(r143): [64..65]
 a40(r141): [66..67]
 a41(r142): [66..67]
 a42(r140): [68..69]
 a43(r139): [70..71]
 a44(r138): [72..73]
 a45(r135): [74..77]
 a46(r137): [74..75]
 a47(r136): [76..77]
 a48(r113): [80..81]
 a49(r134): [82..83]
 a50(r133): [84..85]
  regions=1, blocks=15, points=86
    allocnos=51 (big 0), copies=0, conflicts=0, ranges=52
Disposition:
   48:r113 l0     3   38:r114 l0     3   36:r115 l0     3   33:r116 l0     2
   34:r117 l0     3   30:r118 l0     3   29:r119 l0     3   27:r120 l0     2
   28:r121 l0     3   23:r122 l0     3   22:r123 l0     3   19:r124 l0     3
   18:r125 l0     3   16:r126 l0     2   17:r127 l0     3    8:r128 l0     2
    7:r129 l0     3    5:r130 l0     3    1:r131 l0     3    0:r132 l0     3
   50:r133 l0     3   49:r134 l0     3   45:r135 l0     3   47:r136 l0     2
   46:r137 l0     2   44:r138 l0     3   43:r139 l0     3   42:r140 l0     3
   40:r141 l0     3   41:r142 l0     2   39:r143 l0     3   37:r144 l0     3
   35:r145 l0     3   32:r146 l0     3   31:r147 l0     3   26:r148 l0     3
   25:r149 l0     3   24:r150 l0     3   21:r151 l0     3   20:r152 l0     3
   15:r153 l0     3   13:r154 l0     3   14:r155 l0     2   11:r156 l0     3
   12:r157 l0     3   10:r158 l0     3    9:r159 l0     3    6:r160 l0     2
    2:r161 l0     3    4:r162 l0     2    3:r163 l0     2
+++Costs: overall 14000, reg 14000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_FLASHEx_Erase

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 7 [r7] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={13d,11u} r1={9d,3u} r2={7d} r3={7d} r7={1d,14u} r12={12d} r13={1d,20u} r14={7d} r15={6d} r16={7d} r17={7d} r18={7d} r19={7d} r20={7d} r21={7d} r22={7d} r23={7d} r24={7d} r25={7d} r26={7d} r27={7d} r28={7d} r29={7d} r30={7d} r31={7d} r48={6d} r49={6d} r50={6d} r51={6d} r52={6d} r53={6d} r54={6d} r55={6d} r56={6d} r57={6d} r58={6d} r59={6d} r60={6d} r61={6d} r62={6d} r63={6d} r64={6d} r65={6d} r66={6d} r67={6d} r68={6d} r69={6d} r70={6d} r71={6d} r72={6d} r73={6d} r74={6d} r75={6d} r76={6d} r77={6d} r78={6d} r79={6d} r80={6d} r81={6d} r82={6d} r83={6d} r84={6d} r85={6d} r86={6d} r87={6d} r88={6d} r89={6d} r90={6d} r91={6d} r92={6d} r93={6d} r94={6d} r95={6d} r96={6d} r97={6d} r98={6d} r99={6d} r100={11d,5u} r101={6d} r102={1d,38u} r103={1d,13u} r104={6d} r105={6d} r106={6d} r113={1d,1u} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,1u} r123={1d,1u} r124={1d,1u} r125={1d,1u} r126={1d,1u} r127={1d,1u} r128={1d,1u} r129={1d,1u} r130={1d,1u} r131={2d,1u} r132={1d,1u} r133={1d,1u} r134={1d,1u} r135={1d,1u} r136={1d,1u} r137={1d,1u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r144={1d,1u} r145={1d,1u} r146={1d,1u} r147={1d,1u} r148={1d,1u} r149={1d,1u} r150={1d,1u} r151={1d,1u} r152={1d,1u} r153={1d,1u} r154={1d,1u} r155={1d,1u} r156={1d,1u} r157={1d,1u} r158={1d,1u} r159={1d,1u} r160={1d,1u} r161={1d,1u} r162={1d,1u} r163={1d,1u} 
;;    total ref usage 731{576d,155u,0e} in 95{89 regular + 6 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, maybe hot
;;  prev block 0, next block 3, flags: (RTL)
;;  pred:       ENTRY (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 113 133 134
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (mem/f/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -12 [0xfffffffffffffff4])) [8 pEraseInit+0 S4 A32])
        (reg:SI 0 r0 [ pEraseInit ])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":161:1 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ pEraseInit ])
        (nil)))
(insn 3 2 4 2 (set (mem/f/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -16 [0xfffffffffffffff0])) [9 SectorError+0 S4 A32])
        (reg:SI 1 r1 [ SectorError ])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":161:1 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ SectorError ])
        (nil)))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(insn 7 4 8 2 (set (reg:SI 133)
        (const_int 0 [0])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":163:12 749 {*thumb2_movsi_vfp}
     (nil))
(insn 8 7 9 2 (set (mem/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -8 [0xfffffffffffffff8])) [3 index+0 S4 A64])
        (reg:SI 133)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":163:12 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 133)
        (nil)))
(insn 9 8 10 2 (set (reg/f:SI 134)
        (symbol_ref:SI ("pFlash") [flags 0x40]  <var_decl 000000000736f870 pFlash>)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":166:3 749 {*thumb2_movsi_vfp}
     (nil))
(insn 10 9 11 2 (set (reg:SI 113 [ _1 ])
        (zero_extend:SI (mem/c:QI (plus:SI (reg/f:SI 134)
                    (const_int 24 [0x18])) [0 pFlash.Lock+0 S1 A32]))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":166:3 1029 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/f:SI 134)
        (nil)))
(insn 11 10 12 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 113 [ _1 ])
            (const_int 1 [0x1]))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":166:3 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(jump_insn 12 11 13 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 17)
            (pc))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":166:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (nil))
 -> 17)
;;  succ:       3 (FALLTHRU)
;;              4
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

;; basic block 3, loop depth 0, maybe hot
;;  prev block 2, next block 4, flags: (RTL)
;;  pred:       2 (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 131
(note 13 12 14 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 14 13 128 3 (set (reg:SI 131 [ _23 ])
        (const_int 2 [0x2])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":166:3 749 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 128 14 129 3 (set (pc)
        (label_ref 119)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":166:3 284 {*arm_jump}
     (nil)
 -> 119)
;;  succ:       14 [always]  ../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c:166:3
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131

(barrier 129 128 17)
;; basic block 4, loop depth 0, maybe hot
;;  prev block 3, next block 5, flags: (RTL)
;;  pred:       2
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 135 136 137 138 139 140
(code_label 17 129 18 4 2 (nil) [1 uses])
(note 18 17 19 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 19 18 20 4 (set (reg/f:SI 135)
        (symbol_ref:SI ("pFlash") [flags 0x40]  <var_decl 000000000736f870 pFlash>)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":166:3 749 {*thumb2_movsi_vfp}
     (nil))
(insn 20 19 21 4 (set (reg:SI 136)
        (const_int 1 [0x1])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":166:3 749 {*thumb2_movsi_vfp}
     (nil))
(insn 21 20 22 4 (set (reg:QI 137)
        (subreg:QI (reg:SI 136) 0)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":166:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 136)
        (nil)))
(insn 22 21 23 4 (set (mem/c:QI (plus:SI (reg/f:SI 135)
                (const_int 24 [0x18])) [0 pFlash.Lock+0 S1 A32])
        (reg:QI 137)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":166:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:QI 137)
        (expr_list:REG_DEAD (reg/f:SI 135)
            (nil))))
(insn 23 22 24 4 (set (reg:SI 0 r0)
        (const_int 50000 [0xc350])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":172:12 749 {*thumb2_movsi_vfp}
     (nil))
(call_insn 24 23 25 4 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("FLASH_WaitForLastOperation") [flags 0x41]  <function_decl 0000000007360200 FLASH_WaitForLastOperation>) [0 FLASH_WaitForLastOperation S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":172:12 291 {*call_value_symbol}
     (nil)
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(insn 25 24 26 4 (set (reg:SI 138)
        (reg:SI 0 r0)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":172:12 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 26 25 27 4 (set (reg:QI 139)
        (subreg/s/v:QI (reg:SI 138) 0)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":172:12 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 138)
        (nil)))
(insn 27 26 28 4 (set (mem/c:QI (plus:SI (reg/f:SI 102 sfp)
                (const_int -1 [0xffffffffffffffff])) [0 status+0 S1 A8])
        (reg:QI 139)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":172:12 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:QI 139)
        (nil)))
(insn 28 27 29 4 (set (reg:SI 140)
        (zero_extend:SI (mem/c:QI (plus:SI (reg/f:SI 102 sfp)
                    (const_int -1 [0xffffffffffffffff])) [0 status+0 S1 A8]))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":174:6 1029 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 29 28 30 4 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 140)
            (const_int 0 [0]))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":174:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 140)
        (nil)))
(jump_insn 30 29 31 4 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 112)
            (pc))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":174:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (nil))
 -> 112)
;;  succ:       5 (FALLTHRU)
;;              13
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

;; basic block 5, loop depth 0, maybe hot
;;  prev block 4, next block 6, flags: (RTL)
;;  pred:       4 (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 114 141 142 143
(note 31 30 32 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 32 31 33 5 (set (reg/f:SI 141)
        (mem/f/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -16 [0xfffffffffffffff0])) [9 SectorError+0 S4 A32])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":177:18 749 {*thumb2_movsi_vfp}
     (nil))
(insn 33 32 34 5 (set (reg:SI 142)
        (const_int -1 [0xffffffffffffffff])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":177:18 749 {*thumb2_movsi_vfp}
     (nil))
(insn 34 33 35 5 (set (mem:SI (reg/f:SI 141) [3 *SectorError_33(D)+0 S4 A32])
        (reg:SI 142)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":177:18 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 142)
        (expr_list:REG_DEAD (reg/f:SI 141)
            (nil))))
(insn 35 34 36 5 (set (reg/f:SI 143)
        (mem/f/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -12 [0xfffffffffffffff4])) [8 pEraseInit+0 S4 A32])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":179:19 749 {*thumb2_movsi_vfp}
     (nil))
(insn 36 35 37 5 (set (reg:SI 114 [ _2 ])
        (mem:SI (reg/f:SI 143) [3 pEraseInit_35(D)->TypeErase+0 S4 A32])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":179:19 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 143)
        (nil)))
(insn 37 36 38 5 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 114 [ _2 ])
            (const_int 1 [0x1]))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":179:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(jump_insn 38 37 39 5 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 60)
            (pc))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":179:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (nil))
 -> 60)
;;  succ:       6 (FALLTHRU)
;;              7
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

;; basic block 6, loop depth 0, maybe hot
;;  prev block 5, next block 7, flags: (RTL)
;;  pred:       5 (FALLTHRU)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 115 116 117 118 119 120 121 144 145 146 147
(note 39 38 40 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 40 39 41 6 (set (reg/f:SI 144)
        (mem/f/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -12 [0xfffffffffffffff4])) [8 pEraseInit+0 S4 A32])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":182:43 749 {*thumb2_movsi_vfp}
     (nil))
(insn 41 40 42 6 (set (reg:SI 115 [ _3 ])
        (mem:SI (plus:SI (reg/f:SI 144)
                (const_int 16 [0x10])) [3 pEraseInit_35(D)->VoltageRange+0 S4 A32])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":182:43 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 144)
        (nil)))
(insn 42 41 43 6 (set (reg:SI 116 [ _4 ])
        (zero_extend:SI (subreg:QI (reg:SI 115 [ _3 ]) 0))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":182:7 1029 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (nil)))
(insn 43 42 44 6 (set (reg/f:SI 145)
        (mem/f/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -12 [0xfffffffffffffff4])) [8 pEraseInit+0 S4 A32])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":182:7 749 {*thumb2_movsi_vfp}
     (nil))
(insn 44 43 45 6 (set (reg:SI 117 [ _5 ])
        (mem:SI (plus:SI (reg/f:SI 145)
                (const_int 4 [0x4])) [3 pEraseInit_35(D)->Banks+0 S4 A32])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":182:7 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 145)
        (nil)))
(insn 45 44 46 6 (set (reg:SI 1 r1)
        (reg:SI 117 [ _5 ])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":182:7 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 117 [ _5 ])
        (nil)))
(insn 46 45 47 6 (set (reg:SI 0 r0)
        (reg:SI 116 [ _4 ])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":182:7 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
        (nil)))
(call_insn 47 46 48 6 (parallel [
            (call (mem:SI (symbol_ref:SI ("FLASH_MassErase") [flags 0x3]  <function_decl 00000000073fb100 FLASH_MassErase>) [0 FLASH_MassErase S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":182:7 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:QI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(insn 48 47 49 6 (set (reg:SI 0 r0)
        (const_int 50000 [0xc350])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":185:16 749 {*thumb2_movsi_vfp}
     (nil))
(call_insn 49 48 50 6 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("FLASH_WaitForLastOperation") [flags 0x41]  <function_decl 0000000007360200 FLASH_WaitForLastOperation>) [0 FLASH_WaitForLastOperation S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":185:16 291 {*call_value_symbol}
     (nil)
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(insn 50 49 51 6 (set (reg:SI 146)
        (reg:SI 0 r0)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":185:16 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 51 50 52 6 (set (reg:QI 147)
        (subreg/s/v:QI (reg:SI 146) 0)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":185:16 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 146)
        (nil)))
(insn 52 51 53 6 (set (mem/c:QI (plus:SI (reg/f:SI 102 sfp)
                (const_int -1 [0xffffffffffffffff])) [0 status+0 S1 A8])
        (reg:QI 147)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":185:16 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:QI 147)
        (nil)))
(insn 53 52 54 6 (set (reg/f:SI 118 [ _6 ])
        (const_int 1073888256 [0x40023c00])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":188:12 749 {*thumb2_movsi_vfp}
     (nil))
(insn 54 53 55 6 (set (reg:SI 119 [ _7 ])
        (mem/v:SI (plus:SI (reg/f:SI 118 [ _6 ])
                (const_int 16 [0x10])) [3 _6->CR+0 S4 A32])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":188:12 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 118 [ _6 ])
        (nil)))
(insn 55 54 56 6 (set (reg/f:SI 120 [ _8 ])
        (const_int 1073888256 [0x40023c00])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":188:12 749 {*thumb2_movsi_vfp}
     (nil))
(insn 56 55 57 6 (set (reg:SI 121 [ _9 ])
        (and:SI (reg:SI 119 [ _7 ])
            (const_int -5 [0xfffffffffffffffb]))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":188:17 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 119 [ _7 ])
        (nil)))
(insn 57 56 130 6 (set (mem/v:SI (plus:SI (reg/f:SI 120 [ _8 ])
                (const_int 16 [0x10])) [3 _8->CR+0 S4 A32])
        (reg:SI 121 [ _9 ])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":188:17 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 121 [ _9 ])
        (expr_list:REG_DEAD (reg/f:SI 120 [ _8 ])
            (nil))))
(jump_insn 130 57 131 6 (set (pc)
        (label_ref 109)) 284 {*arm_jump}
     (nil)
 -> 109)
;;  succ:       12 [always] 
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

(barrier 131 130 60)
;; basic block 7, loop depth 0, maybe hot
;;  prev block 6, next block 8, flags: (RTL)
;;  pred:       5
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 148 149
(code_label 60 131 61 7 5 (nil) [1 uses])
(note 61 60 62 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 62 61 63 7 (set (reg/f:SI 148)
        (mem/f/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -12 [0xfffffffffffffff4])) [8 pEraseInit+0 S4 A32])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":196:18 749 {*thumb2_movsi_vfp}
     (nil))
(insn 63 62 64 7 (set (reg:SI 149)
        (mem:SI (plus:SI (reg/f:SI 148)
                (const_int 8 [0x8])) [3 pEraseInit_35(D)->Sector+0 S4 A32])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":196:18 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 148)
        (nil)))
(insn 64 63 132 7 (set (mem/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -8 [0xfffffffffffffff8])) [3 index+0 S4 A64])
        (reg:SI 149)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":196:18 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 149)
        (nil)))
(jump_insn 132 64 133 7 (set (pc)
        (label_ref 98)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":196:7 284 {*arm_jump}
     (nil)
 -> 98)
;;  succ:       11 [always]  ../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c:196:7
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

(barrier 133 132 105)
;; basic block 8, loop depth 0, maybe hot
;;  prev block 7, next block 9, flags: (RTL)
;;  pred:       11
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 122 123 124 125 126 127 150 151 152 153
(code_label 105 133 67 8 9 (nil) [1 uses])
(note 67 105 68 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 68 67 69 8 (set (reg/f:SI 150)
        (mem/f/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -12 [0xfffffffffffffff4])) [8 pEraseInit+0 S4 A32])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":198:55 749 {*thumb2_movsi_vfp}
     (nil))
(insn 69 68 70 8 (set (reg:SI 122 [ _10 ])
        (mem:SI (plus:SI (reg/f:SI 150)
                (const_int 16 [0x10])) [3 pEraseInit_35(D)->VoltageRange+0 S4 A32])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":198:55 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 150)
        (nil)))
(insn 70 69 71 8 (set (reg:SI 123 [ _11 ])
        (zero_extend:SI (subreg:QI (reg:SI 122 [ _10 ]) 0))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":198:9 1029 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 122 [ _10 ])
        (nil)))
(insn 71 70 72 8 (set (reg:SI 1 r1)
        (reg:SI 123 [ _11 ])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":198:9 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 123 [ _11 ])
        (nil)))
(insn 72 71 73 8 (set (reg:SI 0 r0)
        (mem/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -8 [0xfffffffffffffff8])) [3 index+0 S4 A64])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":198:9 749 {*thumb2_movsi_vfp}
     (nil))
(call_insn 73 72 74 8 (parallel [
            (call (mem:SI (symbol_ref:SI ("FLASH_Erase_Sector") [flags 0x3]  <function_decl 000000000735b100 FLASH_Erase_Sector>) [0 FLASH_Erase_Sector S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":198:9 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:QI (use (reg:SI 1 r1))
                (nil)))))
(insn 74 73 75 8 (set (reg:SI 0 r0)
        (const_int 50000 [0xc350])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":201:18 749 {*thumb2_movsi_vfp}
     (nil))
(call_insn 75 74 76 8 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("FLASH_WaitForLastOperation") [flags 0x41]  <function_decl 0000000007360200 FLASH_WaitForLastOperation>) [0 FLASH_WaitForLastOperation S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":201:18 291 {*call_value_symbol}
     (nil)
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(insn 76 75 77 8 (set (reg:SI 151)
        (reg:SI 0 r0)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":201:18 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 77 76 78 8 (set (reg:QI 152)
        (subreg/s/v:QI (reg:SI 151) 0)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":201:18 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 151)
        (nil)))
(insn 78 77 79 8 (set (mem/c:QI (plus:SI (reg/f:SI 102 sfp)
                (const_int -1 [0xffffffffffffffff])) [0 status+0 S1 A8])
        (reg:QI 152)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":201:18 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:QI 152)
        (nil)))
(insn 79 78 80 8 (set (reg/f:SI 124 [ _12 ])
        (const_int 1073888256 [0x40023c00])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":204:9 749 {*thumb2_movsi_vfp}
     (nil))
(insn 80 79 81 8 (set (reg:SI 125 [ _13 ])
        (mem/v:SI (plus:SI (reg/f:SI 124 [ _12 ])
                (const_int 16 [0x10])) [3 _12->CR+0 S4 A32])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":204:9 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 124 [ _12 ])
        (nil)))
(insn 81 80 82 8 (set (reg/f:SI 126 [ _14 ])
        (const_int 1073888256 [0x40023c00])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":204:9 749 {*thumb2_movsi_vfp}
     (nil))
(insn 82 81 83 8 (set (reg:SI 127 [ _15 ])
        (and:SI (reg:SI 125 [ _13 ])
            (const_int -251 [0xffffffffffffff05]))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":204:9 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 125 [ _13 ])
        (nil)))
(insn 83 82 84 8 (set (mem/v:SI (plus:SI (reg/f:SI 126 [ _14 ])
                (const_int 16 [0x10])) [3 _14->CR+0 S4 A32])
        (reg:SI 127 [ _15 ])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":204:9 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 127 [ _15 ])
        (expr_list:REG_DEAD (reg/f:SI 126 [ _14 ])
            (nil))))
(insn 84 83 85 8 (set (reg:SI 153)
        (zero_extend:SI (mem/c:QI (plus:SI (reg/f:SI 102 sfp)
                    (const_int -1 [0xffffffffffffffff])) [0 status+0 S1 A8]))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":206:12 1029 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 85 84 86 8 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 153)
            (const_int 0 [0]))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":206:12 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 153)
        (nil)))
(jump_insn 86 85 87 8 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 93)
            (pc))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":206:12 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (nil))
 -> 93)
;;  succ:       9 (FALLTHRU)
;;              10
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

;; basic block 9, loop depth 0, maybe hot
;;  prev block 8, next block 10, flags: (RTL)
;;  pred:       8 (FALLTHRU)
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 154 155
(note 87 86 88 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 88 87 89 9 (set (reg/f:SI 154)
        (mem/f/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -16 [0xfffffffffffffff0])) [9 SectorError+0 S4 A32])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":209:24 749 {*thumb2_movsi_vfp}
     (nil))
(insn 89 88 90 9 (set (reg:SI 155)
        (mem/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -8 [0xfffffffffffffff8])) [3 index+0 S4 A64])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":209:24 749 {*thumb2_movsi_vfp}
     (nil))
(insn 90 89 134 9 (set (mem:SI (reg/f:SI 154) [3 *SectorError_33(D)+0 S4 A32])
        (reg:SI 155)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":209:24 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 155)
        (expr_list:REG_DEAD (reg/f:SI 154)
            (nil))))
(jump_insn 134 90 135 9 (set (pc)
        (label_ref 109)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":210:11 284 {*arm_jump}
     (nil)
 -> 109)
;;  succ:       12 [always]  ../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c:210:11
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

(barrier 135 134 93)
;; basic block 10, loop depth 0, maybe hot
;;  prev block 9, next block 11, flags: (RTL)
;;  pred:       8
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 156 157
(code_label 93 135 94 10 8 (nil) [1 uses])
(note 94 93 95 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 95 94 96 10 (set (reg:SI 157)
        (mem/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -8 [0xfffffffffffffff8])) [3 index+0 S4 A64])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":196:99 749 {*thumb2_movsi_vfp}
     (nil))
(insn 96 95 97 10 (set (reg:SI 156)
        (plus:SI (reg:SI 157)
            (const_int 1 [0x1]))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":196:99 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 157)
        (nil)))
(insn 97 96 98 10 (set (mem/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -8 [0xfffffffffffffff8])) [3 index+0 S4 A64])
        (reg:SI 156)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":196:99 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 156)
        (nil)))
;;  succ:       11 (FALLTHRU,DFS_BACK)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

;; basic block 11, loop depth 0, maybe hot
;;  prev block 10, next block 12, flags: (RTL)
;;  pred:       10 (FALLTHRU,DFS_BACK)
;;              7 [always]  ../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c:196:7
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 128 129 130 158 159 160
(code_label 98 97 99 11 7 (nil) [1 uses])
(note 99 98 100 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 100 99 101 11 (set (reg/f:SI 158)
        (mem/f/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -12 [0xfffffffffffffff4])) [8 pEraseInit+0 S4 A32])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":196:59 749 {*thumb2_movsi_vfp}
     (nil))
(insn 101 100 102 11 (set (reg:SI 128 [ _16 ])
        (mem:SI (plus:SI (reg/f:SI 158)
                (const_int 12 [0xc])) [3 pEraseInit_35(D)->NbSectors+0 S4 A32])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":196:59 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 158)
        (nil)))
(insn 102 101 103 11 (set (reg/f:SI 159)
        (mem/f/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -12 [0xfffffffffffffff4])) [8 pEraseInit+0 S4 A32])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":196:83 749 {*thumb2_movsi_vfp}
     (nil))
(insn 103 102 104 11 (set (reg:SI 129 [ _17 ])
        (mem:SI (plus:SI (reg/f:SI 159)
                (const_int 8 [0x8])) [3 pEraseInit_35(D)->Sector+0 S4 A32])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":196:83 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 159)
        (nil)))
(insn 104 103 106 11 (set (reg:SI 130 [ _18 ])
        (plus:SI (reg:SI 128 [ _16 ])
            (reg:SI 129 [ _17 ]))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":196:71 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 129 [ _17 ])
        (expr_list:REG_DEAD (reg:SI 128 [ _16 ])
            (nil))))
(insn 106 104 107 11 (set (reg:SI 160)
        (mem/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -8 [0xfffffffffffffff8])) [3 index+0 S4 A64])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":196:46 749 {*thumb2_movsi_vfp}
     (nil))
(insn 107 106 108 11 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 160)
            (reg:SI 130 [ _18 ]))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":196:46 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 160)
        (expr_list:REG_DEAD (reg:SI 130 [ _18 ])
            (nil))))
(jump_insn 108 107 109 11 (set (pc)
        (if_then_else (ltu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 105)
            (pc))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":196:46 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (nil))
 -> 105)
;;  succ:       8
;;              12 (FALLTHRU)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

;; basic block 12, loop depth 0, maybe hot
;;  prev block 11, next block 13, flags: (RTL)
;;  pred:       11 (FALLTHRU)
;;              6 [always] 
;;              9 [always]  ../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c:210:11
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
(code_label 109 108 110 12 6 (nil) [2 uses])
(note 110 109 111 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(call_insn 111 110 112 12 (parallel [
            (call (mem:SI (symbol_ref:SI ("FLASH_FlushCaches") [flags 0x3]  <function_decl 000000000735b200 FLASH_FlushCaches>) [0 FLASH_FlushCaches S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":215:5 290 {*call_symbol}
     (nil)
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
;;  succ:       13 (FALLTHRU)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

;; basic block 13, loop depth 0, maybe hot
;;  prev block 12, next block 14, flags: (RTL)
;;  pred:       4
;;              12 (FALLTHRU)
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 131 161 162 163
(code_label 112 111 113 13 4 (nil) [1 uses])
(note 113 112 114 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 114 113 115 13 (set (reg/f:SI 161)
        (symbol_ref:SI ("pFlash") [flags 0x40]  <var_decl 000000000736f870 pFlash>)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":219:3 749 {*thumb2_movsi_vfp}
     (nil))
(insn 115 114 116 13 (set (reg:SI 162)
        (const_int 0 [0])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":219:3 749 {*thumb2_movsi_vfp}
     (nil))
(insn 116 115 117 13 (set (reg:QI 163)
        (subreg:QI (reg:SI 162) 0)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":219:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 162)
        (nil)))
(insn 117 116 118 13 (set (mem/c:QI (plus:SI (reg/f:SI 161)
                (const_int 24 [0x18])) [0 pFlash.Lock+0 S1 A32])
        (reg:QI 163)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":219:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:QI 163)
        (expr_list:REG_DEAD (reg/f:SI 161)
            (nil))))
(insn 118 117 119 13 (set (reg:SI 131 [ _23 ])
        (zero_extend:SI (mem/c:QI (plus:SI (reg/f:SI 102 sfp)
                    (const_int -1 [0xffffffffffffffff])) [0 status+0 S1 A8]))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":221:10 1029 {thumb2_zero_extendqisi2_v6}
     (nil))
;;  succ:       14 (FALLTHRU) ../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c:221:10
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131

;; basic block 14, loop depth 0, maybe hot
;;  prev block 13, next block 1, flags: (RTL)
;;  pred:       13 (FALLTHRU) ../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c:221:10
;;              3 [always]  ../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c:166:3
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131
;; lr  def 	 0 [r0] 132
(code_label 119 118 120 14 3 (nil) [1 uses])
(note 120 119 121 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 121 120 125 14 (set (reg:SI 132 [ <retval> ])
        (reg:SI 131 [ _23 ])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":222:1 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 131 [ _23 ])
        (nil)))
(insn 125 121 126 14 (set (reg/i:SI 0 r0)
        (reg:SI 132 [ <retval> ])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":222:1 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 132 [ <retval> ])
        (nil)))
(insn 126 125 0 14 (use (reg/i:SI 0 r0)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":222:1 -1
     (nil))
;;  succ:       EXIT [always]  (FALLTHRU)
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]


;; Function HAL_FLASHEx_Erase_IT (HAL_FLASHEx_Erase_IT, funcdef_no=135, decl_uid=7308, cgraph_uid=140, symbol_order=139)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 6 n_edges 6 count 6 (    1)
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5
;; 2 succs { 3 4 }
;; 3 succs { 5 }
;; 4 succs { 5 }
;; 5 succs { 1 }
Building IRA IR
verify found no changes in insn with uid = 42.
verify found no changes in insn with uid = 72.
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs

    r158: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a5 (r158,l0) best LO_REGS, allocno LO_REGS
    r157: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a6 (r157,l0) best LO_REGS, allocno LO_REGS
    r156: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a8 (r156,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r155: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a7 (r155,l0) best LO_REGS, allocno LO_REGS
    r154: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a11 (r154,l0) best LO_REGS, allocno LO_REGS
    r153: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a12 (r153,l0) best LO_REGS, allocno LO_REGS
    r152: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a14 (r152,l0) best LO_REGS, allocno LO_REGS
    r151: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a15 (r151,l0) best LO_REGS, allocno LO_REGS
    r150: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a17 (r150,l0) best LO_REGS, allocno LO_REGS
    r149: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a19 (r149,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r148: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a20 (r148,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r147: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a18 (r147,l0) best LO_REGS, allocno LO_REGS
    r146: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a23 (r146,l0) best LO_REGS, allocno LO_REGS
    r145: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a25 (r145,l0) best LO_REGS, allocno LO_REGS
    r144: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a26 (r144,l0) best LO_REGS, allocno LO_REGS
    r143: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a28 (r143,l0) best LO_REGS, allocno LO_REGS
    r142: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a30 (r142,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r141: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a31 (r141,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r140: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a29 (r140,l0) best LO_REGS, allocno LO_REGS
    r139: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a33 (r139,l0) best LO_REGS, allocno LO_REGS
    r138: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a35 (r138,l0) best LO_REGS, allocno LO_REGS
    r137: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a44 (r137,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r136: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a45 (r136,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r135: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a0 (r135,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r134: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a1 (r134,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r133: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a3 (r133,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r132: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a4 (r132,l0) best LO_REGS, allocno LO_REGS
    r131: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a2 (r131,l0) best LO_REGS, allocno LO_REGS
    r130: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a9 (r130,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r129: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a10 (r129,l0) best LO_REGS, allocno LO_REGS
    r128: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a13 (r128,l0) best LO_REGS, allocno LO_REGS
    r127: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a16 (r127,l0) best LO_REGS, allocno LO_REGS
    r126: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a22 (r126,l0) best LO_REGS, allocno LO_REGS
    r125: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a21 (r125,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r124: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a24 (r124,l0) best LO_REGS, allocno LO_REGS
    r123: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a27 (r123,l0) best LO_REGS, allocno LO_REGS
    r122: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a32 (r122,l0) best LO_REGS, allocno LO_REGS
    r121: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a34 (r121,l0) best LO_REGS, allocno LO_REGS
    r120: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a37 (r120,l0) best LO_REGS, allocno LO_REGS
    r119: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a36 (r119,l0) best LO_REGS, allocno LO_REGS
    r118: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a38 (r118,l0) best LO_REGS, allocno LO_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a39 (r117,l0) best LO_REGS, allocno LO_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a41 (r116,l0) best LO_REGS, allocno LO_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a40 (r115,l0) best LO_REGS, allocno LO_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a42 (r114,l0) best LO_REGS, allocno LO_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a43 (r113,l0) best LO_REGS, allocno LO_REGS

  a0(r135,l0) costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  a1(r134,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  a2(r131,l0) costs: LO_REGS:2000 HI_REGS:4000 CALLER_SAVE_REGS:4000 EVEN_REG:4000 GENERAL_REGS:4000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a3(r133,l0) costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a4(r132,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 MEM:11000
  a5(r158,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a6(r157,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a7(r155,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:29000 VFP_LO_REGS:29000 ALL_REGS:29000 MEM:15000
  a8(r156,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:11000
  a9(r130,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:11000
  a10(r129,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 MEM:11000
  a11(r154,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a12(r153,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:29000 VFP_LO_REGS:29000 ALL_REGS:29000 MEM:15000
  a13(r128,l0) costs: LO_REGS:0 HI_REGS:4000 CALLER_SAVE_REGS:4000 EVEN_REG:4000 GENERAL_REGS:4000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a14(r152,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a15(r151,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:29000 VFP_LO_REGS:29000 ALL_REGS:29000 MEM:15000
  a16(r127,l0) costs: LO_REGS:0 HI_REGS:4000 CALLER_SAVE_REGS:4000 EVEN_REG:4000 GENERAL_REGS:4000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a17(r150,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a18(r147,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:29000 VFP_LO_REGS:29000 ALL_REGS:29000 MEM:15000
  a19(r149,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:11000
  a20(r148,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:6000
  a21(r125,l0) costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a22(r126,l0) costs: LO_REGS:2000 HI_REGS:4000 CALLER_SAVE_REGS:4000 EVEN_REG:4000 GENERAL_REGS:4000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a23(r146,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a24(r124,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 MEM:11000
  a25(r145,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a26(r144,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:29000 VFP_LO_REGS:29000 ALL_REGS:29000 MEM:15000
  a27(r123,l0) costs: LO_REGS:0 HI_REGS:4000 CALLER_SAVE_REGS:4000 EVEN_REG:4000 GENERAL_REGS:4000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a28(r143,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a29(r140,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:29000 VFP_LO_REGS:29000 ALL_REGS:29000 MEM:15000
  a30(r142,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:11000
  a31(r141,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:6000
  a32(r122,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a33(r139,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a34(r121,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:29000 VFP_LO_REGS:29000 ALL_REGS:29000 MEM:15000
  a35(r138,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:29000 VFP_LO_REGS:29000 ALL_REGS:29000 MEM:15000
  a36(r119,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:29000 VFP_LO_REGS:29000 ALL_REGS:29000 MEM:15000
  a37(r120,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a38(r118,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a39(r117,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:29000 VFP_LO_REGS:29000 ALL_REGS:29000 MEM:15000
  a40(r115,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:29000 VFP_LO_REGS:29000 ALL_REGS:29000 MEM:15000
  a41(r116,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a42(r114,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a43(r113,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:29000 VFP_LO_REGS:29000 ALL_REGS:29000 MEM:15000
  a44(r137,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:11000
  a45(r136,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:6000

   Insn 83(l0): point = 0
   Insn 82(l0): point = 2
   Insn 78(l0): point = 4
   Insn 75(l0): point = 6
   Insn 72(l0): point = 9
   Insn 71(l0): point = 11
   Insn 70(l0): point = 13
   Insn 69(l0): point = 15
   Insn 68(l0): point = 17
   Insn 67(l0): point = 19
   Insn 66(l0): point = 21
   Insn 65(l0): point = 23
   Insn 64(l0): point = 25
   Insn 63(l0): point = 27
   Insn 62(l0): point = 29
   Insn 61(l0): point = 31
   Insn 60(l0): point = 33
   Insn 59(l0): point = 35
   Insn 58(l0): point = 37
   Insn 57(l0): point = 39
   Insn 56(l0): point = 41
   Insn 55(l0): point = 43
   Insn 54(l0): point = 45
   Insn 53(l0): point = 47
   Insn 52(l0): point = 49
   Insn 51(l0): point = 51
   Insn 50(l0): point = 53
   Insn 49(l0): point = 55
   Insn 48(l0): point = 57
   Insn 47(l0): point = 59
   Insn 85(l0): point = 62
   Insn 42(l0): point = 64
   Insn 41(l0): point = 66
   Insn 40(l0): point = 68
   Insn 39(l0): point = 70
   Insn 38(l0): point = 72
   Insn 37(l0): point = 74
   Insn 36(l0): point = 76
   Insn 35(l0): point = 78
   Insn 34(l0): point = 80
   Insn 33(l0): point = 82
   Insn 32(l0): point = 84
   Insn 31(l0): point = 86
   Insn 30(l0): point = 88
   Insn 29(l0): point = 90
   Insn 28(l0): point = 92
   Insn 27(l0): point = 94
   Insn 25(l0): point = 97
   Insn 24(l0): point = 99
   Insn 23(l0): point = 101
   Insn 22(l0): point = 103
   Insn 21(l0): point = 105
   Insn 20(l0): point = 107
   Insn 19(l0): point = 109
   Insn 18(l0): point = 111
   Insn 17(l0): point = 113
   Insn 16(l0): point = 115
   Insn 15(l0): point = 117
   Insn 14(l0): point = 119
   Insn 13(l0): point = 121
   Insn 12(l0): point = 123
   Insn 11(l0): point = 125
   Insn 10(l0): point = 127
   Insn 9(l0): point = 129
   Insn 8(l0): point = 131
   Insn 7(l0): point = 133
   Insn 6(l0): point = 135
   Insn 2(l0): point = 137
 a0(r135): [3..4]
 a1(r134): [5..6]
 a2(r131): [12..21]
 a3(r133): [14..15]
 a4(r132): [16..17]
 a5(r158): [18..19]
 a6(r157): [22..23]
 a7(r155): [26..29]
 a8(r156): [26..27]
 a9(r130): [28..31]
 a10(r129): [32..33]
 a11(r154): [34..35]
 a12(r153): [38..39]
 a13(r128): [38..41]
 a14(r152): [42..43]
 a15(r151): [46..47]
 a16(r127): [46..49]
 a17(r150): [50..51]
 a18(r147): [54..59]
 a19(r149): [54..55]
 a20(r148): [56..57]
 a21(r125): [67..74]
 a22(r126): [69..70]
 a23(r146): [71..72]
 a24(r124): [75..76]
 a25(r145): [77..78]
 a26(r144): [81..82]
 a27(r123): [81..84]
 a28(r143): [85..86]
 a29(r140): [89..94]
 a30(r142): [89..90]
 a31(r141): [91..92]
 a32(r122): [100..101]
 a33(r139): [102..103]
 a34(r121): [106..109]
 a35(r138): [106..107]
 a36(r119): [112..115]
 a37(r120): [112..113]
 a38(r118): [114..117]
 a39(r117): [118..119]
 a40(r115): [122..125]
 a41(r116): [122..123]
 a42(r114): [124..127]
 a43(r113): [128..129]
 a44(r137): [132..133]
 a45(r136): [134..135]
Compressing live ranges: from 140 to 70 - 50%
Ranges after the compression:
 a0(r135): [0..1]
 a1(r134): [2..3]
 a2(r131): [4..9]
 a3(r133): [4..5]
 a4(r132): [6..7]
 a5(r158): [8..9]
 a6(r157): [10..11]
 a7(r155): [12..15]
 a8(r156): [12..13]
 a9(r130): [14..15]
 a10(r129): [16..17]
 a11(r154): [18..19]
 a12(r153): [20..21]
 a13(r128): [20..21]
 a14(r152): [22..23]
 a15(r151): [24..25]
 a16(r127): [24..25]
 a17(r150): [26..27]
 a18(r147): [28..31]
 a19(r149): [28..29]
 a20(r148): [30..31]
 a21(r125): [32..35]
 a22(r126): [32..33]
 a23(r146): [34..35]
 a24(r124): [36..37]
 a25(r145): [38..39]
 a26(r144): [40..41]
 a27(r123): [40..41]
 a28(r143): [42..43]
 a29(r140): [44..47]
 a30(r142): [44..45]
 a31(r141): [46..47]
 a32(r122): [48..49]
 a33(r139): [50..51]
 a34(r121): [52..53]
 a35(r138): [52..53]
 a36(r119): [54..57]
 a37(r120): [54..55]
 a38(r118): [56..57]
 a39(r117): [58..59]
 a40(r115): [60..63]
 a41(r116): [60..61]
 a42(r114): [62..63]
 a43(r113): [64..65]
 a44(r137): [66..67]
 a45(r136): [68..69]
  regions=1, blocks=6, points=70
    allocnos=46 (big 0), copies=0, conflicts=0, ranges=46
Disposition:
   43:r113 l0     3   42:r114 l0     3   40:r115 l0     2   41:r116 l0     3
   39:r117 l0     3   38:r118 l0     3   36:r119 l0     2   37:r120 l0     3
   34:r121 l0     3   32:r122 l0     3   27:r123 l0     3   24:r124 l0     3
   21:r125 l0     2   22:r126 l0     3   16:r127 l0     3   13:r128 l0     3
   10:r129 l0     3    9:r130 l0     2    2:r131 l0     2    4:r132 l0     3
    3:r133 l0     3    1:r134 l0     3    0:r135 l0     3   45:r136 l0     3
   44:r137 l0     3   35:r138 l0     2   33:r139 l0     3   29:r140 l0     3
   31:r141 l0     2   30:r142 l0     2   28:r143 l0     3   26:r144 l0     2
   25:r145 l0     3   23:r146 l0     3   18:r147 l0     3   20:r148 l0     2
   19:r149 l0     2   17:r150 l0     3   15:r151 l0     2   14:r152 l0     3
   12:r153 l0     2   11:r154 l0     3    7:r155 l0     3    8:r156 l0     2
    6:r157 l0     3    5:r158 l0     3
+++Costs: overall 10000, reg 10000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_FLASHEx_Erase_IT

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 7 [r7] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={6d,5u} r1={5d,2u} r2={3d} r3={3d} r7={1d,5u} r12={4d} r13={1d,7u} r14={3d} r15={2d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={3d,1u} r101={2d} r102={1d,17u} r103={1d,4u} r104={2d} r105={2d} r106={2d} r113={1d,1u} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,1u} r123={1d,1u} r124={1d,1u} r125={1d,1u} r126={1d,1u} r127={1d,1u} r128={1d,1u} r129={1d,1u} r130={1d,1u} r131={1d,1u} r132={1d,1u} r133={1d,1u} r134={1d,1u} r135={1d,1u} r136={1d,1u} r137={1d,1u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r144={1d,1u} r145={1d,1u} r146={1d,1u} r147={1d,1u} r148={1d,1u} r149={1d,1u} r150={1d,1u} r151={1d,1u} r152={1d,1u} r153={1d,1u} r154={1d,1u} r155={1d,1u} r156={1d,1u} r157={1d,1u} r158={1d,1u} 
;;    total ref usage 326{239d,87u,0e} in 68{66 regular + 2 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, maybe hot
;;  prev block 0, next block 3, flags: (RTL)
;;  pred:       ENTRY (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 113 114 115 116 117 118 119 120 121 122 136 137 138 139
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (mem/f/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -12 [0xfffffffffffffff4])) [8 pEraseInit+0 S4 A32])
        (reg:SI 0 r0 [ pEraseInit ])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":232:1 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ pEraseInit ])
        (nil)))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 7 2 (set (reg:SI 136)
        (const_int 0 [0])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":233:21 749 {*thumb2_movsi_vfp}
     (nil))
(insn 7 6 8 2 (set (reg:QI 137)
        (subreg:QI (reg:SI 136) 0)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":233:21 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 136)
        (nil)))
(insn 8 7 9 2 (set (mem/c:QI (plus:SI (reg/f:SI 102 sfp)
                (const_int -1 [0xffffffffffffffff])) [0 status+0 S1 A8])
        (reg:QI 137)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":233:21 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:QI 137)
        (nil)))
(insn 9 8 10 2 (set (reg/f:SI 113 [ _1 ])
        (const_int 1073888256 [0x40023c00])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":239:3 749 {*thumb2_movsi_vfp}
     (nil))
(insn 10 9 11 2 (set (reg:SI 114 [ _2 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 16 [0x10])) [3 _1->CR+0 S4 A32])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":239:3 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 113 [ _1 ])
        (nil)))
(insn 11 10 12 2 (set (reg/f:SI 115 [ _3 ])
        (const_int 1073888256 [0x40023c00])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":239:3 749 {*thumb2_movsi_vfp}
     (nil))
(insn 12 11 13 2 (set (reg:SI 116 [ _4 ])
        (ior:SI (reg:SI 114 [ _2 ])
            (const_int 16777216 [0x1000000]))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":239:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(insn 13 12 14 2 (set (mem/v:SI (plus:SI (reg/f:SI 115 [ _3 ])
                (const_int 16 [0x10])) [3 _3->CR+0 S4 A32])
        (reg:SI 116 [ _4 ])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":239:3 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
        (expr_list:REG_DEAD (reg/f:SI 115 [ _3 ])
            (nil))))
(insn 14 13 15 2 (set (reg/f:SI 117 [ _5 ])
        (const_int 1073888256 [0x40023c00])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":242:3 749 {*thumb2_movsi_vfp}
     (nil))
(insn 15 14 16 2 (set (reg:SI 118 [ _6 ])
        (mem/v:SI (plus:SI (reg/f:SI 117 [ _5 ])
                (const_int 16 [0x10])) [3 _5->CR+0 S4 A32])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":242:3 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 117 [ _5 ])
        (nil)))
(insn 16 15 17 2 (set (reg/f:SI 119 [ _7 ])
        (const_int 1073888256 [0x40023c00])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":242:3 749 {*thumb2_movsi_vfp}
     (nil))
(insn 17 16 18 2 (set (reg:SI 120 [ _8 ])
        (ior:SI (reg:SI 118 [ _6 ])
            (const_int 33554432 [0x2000000]))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":242:3 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 118 [ _6 ])
        (nil)))
(insn 18 17 19 2 (set (mem/v:SI (plus:SI (reg/f:SI 119 [ _7 ])
                (const_int 16 [0x10])) [3 _7->CR+0 S4 A32])
        (reg:SI 120 [ _8 ])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":242:3 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 120 [ _8 ])
        (expr_list:REG_DEAD (reg/f:SI 119 [ _7 ])
            (nil))))
(insn 19 18 20 2 (set (reg/f:SI 121 [ _9 ])
        (const_int 1073888256 [0x40023c00])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":245:3 749 {*thumb2_movsi_vfp}
     (nil))
(insn 20 19 21 2 (set (reg:SI 138)
        (const_int 243 [0xf3])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":245:3 749 {*thumb2_movsi_vfp}
     (nil))
(insn 21 20 22 2 (set (mem/v:SI (plus:SI (reg/f:SI 121 [ _9 ])
                (const_int 12 [0xc])) [3 _9->SR+0 S4 A32])
        (reg:SI 138)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":245:3 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 138)
        (expr_list:REG_DEAD (reg/f:SI 121 [ _9 ])
            (nil))))
(insn 22 21 23 2 (set (reg/f:SI 139)
        (mem/f/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -12 [0xfffffffffffffff4])) [8 pEraseInit+0 S4 A32])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":248:17 749 {*thumb2_movsi_vfp}
     (nil))
(insn 23 22 24 2 (set (reg:SI 122 [ _10 ])
        (mem:SI (reg/f:SI 139) [3 pEraseInit_28(D)->TypeErase+0 S4 A32])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":248:17 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 139)
        (nil)))
(insn 24 23 25 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 122 [ _10 ])
            (const_int 1 [0x1]))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":248:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 122 [ _10 ])
        (nil)))
(jump_insn 25 24 26 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 45)
            (pc))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":248:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (nil))
 -> 45)
;;  succ:       3 (FALLTHRU)
;;              4
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

;; basic block 3, loop depth 0, maybe hot
;;  prev block 2, next block 4, flags: (RTL)
;;  pred:       2 (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 123 124 125 126 140 141 142 143 144 145 146
(note 26 25 27 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 27 26 28 3 (set (reg/f:SI 140)
        (symbol_ref:SI ("pFlash") [flags 0x40]  <var_decl 000000000736f870 pFlash>)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":251:29 749 {*thumb2_movsi_vfp}
     (nil))
(insn 28 27 29 3 (set (reg:SI 141)
        (const_int 2 [0x2])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":251:29 749 {*thumb2_movsi_vfp}
     (nil))
(insn 29 28 30 3 (set (reg:QI 142)
        (subreg:QI (reg:SI 141) 0)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":251:29 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 141)
        (nil)))
(insn 30 29 31 3 (set (mem/v/c:QI (reg/f:SI 140) [0 pFlash.ProcedureOnGoing+0 S1 A32])
        (reg:QI 142)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":251:29 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:QI 142)
        (expr_list:REG_DEAD (reg/f:SI 140)
            (nil))))
(insn 31 30 32 3 (set (reg/f:SI 143)
        (mem/f/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -12 [0xfffffffffffffff4])) [8 pEraseInit+0 S4 A32])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":252:29 749 {*thumb2_movsi_vfp}
     (nil))
(insn 32 31 33 3 (set (reg:SI 123 [ _11 ])
        (mem:SI (plus:SI (reg/f:SI 143)
                (const_int 4 [0x4])) [3 pEraseInit_28(D)->Banks+0 S4 A32])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":252:29 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 143)
        (nil)))
(insn 33 32 34 3 (set (reg/f:SI 144)
        (symbol_ref:SI ("pFlash") [flags 0x40]  <var_decl 000000000736f870 pFlash>)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":252:17 749 {*thumb2_movsi_vfp}
     (nil))
(insn 34 33 35 3 (set (mem/v/c:SI (plus:SI (reg/f:SI 144)
                (const_int 16 [0x10])) [3 pFlash.Bank+0 S4 A32])
        (reg:SI 123 [ _11 ])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":252:17 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 144)
        (expr_list:REG_DEAD (reg:SI 123 [ _11 ])
            (nil))))
(insn 35 34 36 3 (set (reg/f:SI 145)
        (mem/f/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -12 [0xfffffffffffffff4])) [8 pEraseInit+0 S4 A32])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":253:41 749 {*thumb2_movsi_vfp}
     (nil))
(insn 36 35 37 3 (set (reg:SI 124 [ _12 ])
        (mem:SI (plus:SI (reg/f:SI 145)
                (const_int 16 [0x10])) [3 pEraseInit_28(D)->VoltageRange+0 S4 A32])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":253:41 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 145)
        (nil)))
(insn 37 36 38 3 (set (reg:SI 125 [ _13 ])
        (zero_extend:SI (subreg:QI (reg:SI 124 [ _12 ]) 0))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":253:5 1029 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 124 [ _12 ])
        (nil)))
(insn 38 37 39 3 (set (reg/f:SI 146)
        (mem/f/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -12 [0xfffffffffffffff4])) [8 pEraseInit+0 S4 A32])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":253:5 749 {*thumb2_movsi_vfp}
     (nil))
(insn 39 38 40 3 (set (reg:SI 126 [ _14 ])
        (mem:SI (plus:SI (reg/f:SI 146)
                (const_int 4 [0x4])) [3 pEraseInit_28(D)->Banks+0 S4 A32])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":253:5 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 146)
        (nil)))
(insn 40 39 41 3 (set (reg:SI 1 r1)
        (reg:SI 126 [ _14 ])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":253:5 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 126 [ _14 ])
        (nil)))
(insn 41 40 42 3 (set (reg:SI 0 r0)
        (reg:SI 125 [ _13 ])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":253:5 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 125 [ _13 ])
        (nil)))
(call_insn 42 41 85 3 (parallel [
            (call (mem:SI (symbol_ref:SI ("FLASH_MassErase") [flags 0x3]  <function_decl 00000000073fb100 FLASH_MassErase>) [0 FLASH_MassErase S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":253:5 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:QI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(jump_insn 85 42 86 3 (set (pc)
        (label_ref 73)) 284 {*arm_jump}
     (nil)
 -> 73)
;;  succ:       5 [always] 
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

(barrier 86 85 45)
;; basic block 4, loop depth 0, maybe hot
;;  prev block 3, next block 5, flags: (RTL)
;;  pred:       2
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 127 128 129 130 131 132 133 147 148 149 150 151 152 153 154 155 156 157 158
(code_label 45 86 46 4 13 (nil) [1 uses])
(note 46 45 47 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 47 46 48 4 (set (reg/f:SI 147)
        (symbol_ref:SI ("pFlash") [flags 0x40]  <var_decl 000000000736f870 pFlash>)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":262:29 749 {*thumb2_movsi_vfp}
     (nil))
(insn 48 47 49 4 (set (reg:SI 148)
        (const_int 1 [0x1])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":262:29 749 {*thumb2_movsi_vfp}
     (nil))
(insn 49 48 50 4 (set (reg:QI 149)
        (subreg:QI (reg:SI 148) 0)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":262:29 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 148)
        (nil)))
(insn 50 49 51 4 (set (mem/v/c:QI (reg/f:SI 147) [0 pFlash.ProcedureOnGoing+0 S1 A32])
        (reg:QI 149)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":262:29 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:QI 149)
        (expr_list:REG_DEAD (reg/f:SI 147)
            (nil))))
(insn 51 50 52 4 (set (reg/f:SI 150)
        (mem/f/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -12 [0xfffffffffffffff4])) [8 pEraseInit+0 S4 A32])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":263:41 749 {*thumb2_movsi_vfp}
     (nil))
(insn 52 51 53 4 (set (reg:SI 127 [ _15 ])
        (mem:SI (plus:SI (reg/f:SI 150)
                (const_int 12 [0xc])) [3 pEraseInit_28(D)->NbSectors+0 S4 A32])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":263:41 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 150)
        (nil)))
(insn 53 52 54 4 (set (reg/f:SI 151)
        (symbol_ref:SI ("pFlash") [flags 0x40]  <var_decl 000000000736f870 pFlash>)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":263:29 749 {*thumb2_movsi_vfp}
     (nil))
(insn 54 53 55 4 (set (mem/v/c:SI (plus:SI (reg/f:SI 151)
                (const_int 4 [0x4])) [3 pFlash.NbSectorsToErase+0 S4 A32])
        (reg:SI 127 [ _15 ])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":263:29 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 151)
        (expr_list:REG_DEAD (reg:SI 127 [ _15 ])
            (nil))))
(insn 55 54 56 4 (set (reg/f:SI 152)
        (mem/f/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -12 [0xfffffffffffffff4])) [8 pEraseInit+0 S4 A32])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":264:31 749 {*thumb2_movsi_vfp}
     (nil))
(insn 56 55 57 4 (set (reg:SI 128 [ _16 ])
        (mem:SI (plus:SI (reg/f:SI 152)
                (const_int 8 [0x8])) [3 pEraseInit_28(D)->Sector+0 S4 A32])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":264:31 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 152)
        (nil)))
(insn 57 56 58 4 (set (reg/f:SI 153)
        (symbol_ref:SI ("pFlash") [flags 0x40]  <var_decl 000000000736f870 pFlash>)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":264:19 749 {*thumb2_movsi_vfp}
     (nil))
(insn 58 57 59 4 (set (mem/v/c:SI (plus:SI (reg/f:SI 153)
                (const_int 12 [0xc])) [3 pFlash.Sector+0 S4 A32])
        (reg:SI 128 [ _16 ])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":264:19 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 153)
        (expr_list:REG_DEAD (reg:SI 128 [ _16 ])
            (nil))))
(insn 59 58 60 4 (set (reg/f:SI 154)
        (mem/f/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -12 [0xfffffffffffffff4])) [8 pEraseInit+0 S4 A32])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":265:49 749 {*thumb2_movsi_vfp}
     (nil))
(insn 60 59 61 4 (set (reg:SI 129 [ _17 ])
        (mem:SI (plus:SI (reg/f:SI 154)
                (const_int 16 [0x10])) [3 pEraseInit_28(D)->VoltageRange+0 S4 A32])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":265:49 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 154)
        (nil)))
(insn 61 60 62 4 (set (reg:SI 130 [ _18 ])
        (zero_extend:SI (subreg:QI (reg:SI 129 [ _17 ]) 0))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":265:30 1029 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 129 [ _17 ])
        (nil)))
(insn 62 61 63 4 (set (reg/f:SI 155)
        (symbol_ref:SI ("pFlash") [flags 0x40]  <var_decl 000000000736f870 pFlash>)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":265:28 749 {*thumb2_movsi_vfp}
     (nil))
(insn 63 62 64 4 (set (reg:QI 156)
        (subreg/s/v:QI (reg:SI 130 [ _18 ]) 0)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":265:28 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 130 [ _18 ])
        (nil)))
(insn 64 63 65 4 (set (mem/v/c:QI (plus:SI (reg/f:SI 155)
                (const_int 8 [0x8])) [0 pFlash.VoltageForErase+0 S1 A32])
        (reg:QI 156)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":265:28 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:QI 156)
        (expr_list:REG_DEAD (reg/f:SI 155)
            (nil))))
(insn 65 64 66 4 (set (reg/f:SI 157)
        (mem/f/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -12 [0xfffffffffffffff4])) [8 pEraseInit+0 S4 A32])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":268:5 749 {*thumb2_movsi_vfp}
     (nil))
(insn 66 65 67 4 (set (reg:SI 131 [ _19 ])
        (mem:SI (plus:SI (reg/f:SI 157)
                (const_int 8 [0x8])) [3 pEraseInit_28(D)->Sector+0 S4 A32])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":268:5 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 157)
        (nil)))
(insn 67 66 68 4 (set (reg/f:SI 158)
        (mem/f/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -12 [0xfffffffffffffff4])) [8 pEraseInit+0 S4 A32])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":268:54 749 {*thumb2_movsi_vfp}
     (nil))
(insn 68 67 69 4 (set (reg:SI 132 [ _20 ])
        (mem:SI (plus:SI (reg/f:SI 158)
                (const_int 16 [0x10])) [3 pEraseInit_28(D)->VoltageRange+0 S4 A32])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":268:54 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 158)
        (nil)))
(insn 69 68 70 4 (set (reg:SI 133 [ _21 ])
        (zero_extend:SI (subreg:QI (reg:SI 132 [ _20 ]) 0))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":268:5 1029 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 132 [ _20 ])
        (nil)))
(insn 70 69 71 4 (set (reg:SI 1 r1)
        (reg:SI 133 [ _21 ])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":268:5 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 133 [ _21 ])
        (nil)))
(insn 71 70 72 4 (set (reg:SI 0 r0)
        (reg:SI 131 [ _19 ])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":268:5 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 131 [ _19 ])
        (nil)))
(call_insn 72 71 73 4 (parallel [
            (call (mem:SI (symbol_ref:SI ("FLASH_Erase_Sector") [flags 0x3]  <function_decl 000000000735b100 FLASH_Erase_Sector>) [0 FLASH_Erase_Sector S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":268:5 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:QI (use (reg:SI 1 r1))
                (nil)))))
;;  succ:       5 (FALLTHRU)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

;; basic block 5, loop depth 0, maybe hot
;;  prev block 4, next block 1, flags: (RTL)
;;  pred:       4 (FALLTHRU)
;;              3 [always] 
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 134 135
(code_label 73 72 74 5 14 (nil) [1 uses])
(note 74 73 75 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 75 74 78 5 (set (reg:SI 134 [ _37 ])
        (zero_extend:SI (mem/c:QI (plus:SI (reg/f:SI 102 sfp)
                    (const_int -1 [0xffffffffffffffff])) [0 status+0 S1 A8]))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":271:10 1029 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 78 75 82 5 (set (reg:SI 135 [ <retval> ])
        (reg:SI 134 [ _37 ])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":271:10 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 134 [ _37 ])
        (nil)))
(insn 82 78 83 5 (set (reg/i:SI 0 r0)
        (reg:SI 135 [ <retval> ])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":272:1 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 135 [ <retval> ])
        (nil)))
(insn 83 82 0 5 (use (reg/i:SI 0 r0)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":272:1 -1
     (nil))
;;  succ:       EXIT [always]  (FALLTHRU)
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]


;; Function HAL_FLASHEx_OBProgram (HAL_FLASHEx_OBProgram, funcdef_no=136, decl_uid=7310, cgraph_uid=141, symbol_order=140)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 16 n_edges 21 count 16 (    1)
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
;; 2 succs { 3 4 }
;; 3 succs { 15 }
;; 4 succs { 5 8 }
;; 5 succs { 6 7 }
;; 6 succs { 8 }
;; 7 succs { 8 }
;; 8 succs { 9 10 }
;; 9 succs { 10 }
;; 10 succs { 11 12 }
;; 11 succs { 12 }
;; 12 succs { 13 14 }
;; 13 succs { 14 }
;; 14 succs { 15 }
;; 15 succs { 1 }
Building IRA IR
verify found no changes in insn with uid = 40.
verify found no changes in insn with uid = 54.
verify found no changes in insn with uid = 70.
verify found no changes in insn with uid = 97.
verify found no changes in insn with uid = 113.
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs

    r174: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a3 (r174,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r173: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a4 (r173,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r172: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a2 (r172,l0) best LO_REGS, allocno LO_REGS
    r171: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a5 (r171,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r170: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a6 (r170,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r169: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a9 (r169,l0) best LO_REGS, allocno LO_REGS
    r168: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a12 (r168,l0) best LO_REGS, allocno LO_REGS
    r167: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a13 (r167,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r166: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a14 (r166,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r165: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a18 (r165,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r164: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a20 (r164,l0) best LO_REGS, allocno LO_REGS
    r163: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a21 (r163,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r162: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a23 (r162,l0) best LO_REGS, allocno LO_REGS
    r161: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a24 (r161,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r160: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a26 (r160,l0) best LO_REGS, allocno LO_REGS
    r159: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a29 (r159,l0) best LO_REGS, allocno LO_REGS
    r158: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a30 (r158,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r157: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a31 (r157,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r156: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a34 (r156,l0) best LO_REGS, allocno LO_REGS
    r155: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a37 (r155,l0) best LO_REGS, allocno LO_REGS
    r154: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a38 (r154,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r153: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a39 (r153,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r152: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a42 (r152,l0) best LO_REGS, allocno LO_REGS
    r151: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a43 (r151,l0) best LO_REGS, allocno LO_REGS
    r150: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a44 (r150,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r149: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a45 (r149,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r148: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a48 (r148,l0) best LO_REGS, allocno LO_REGS
    r147: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a49 (r147,l0) best LO_REGS, allocno LO_REGS
    r146: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a51 (r146,l0) best LO_REGS, allocno LO_REGS
    r145: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a54 (r145,l0) best LO_REGS, allocno LO_REGS
    r144: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a56 (r144,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r143: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a57 (r143,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r142: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a55 (r142,l0) best LO_REGS, allocno LO_REGS
    r141: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a59 (r141,l0) best LO_REGS, allocno LO_REGS
    r140: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a60 (r140,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r139: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a61 (r139,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r138: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a0 (r138,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r137: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a1 (r137,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r136: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a7 (r136,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r135: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a8 (r135,l0) best LO_REGS, allocno LO_REGS
    r134: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a10 (r134,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r133: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a11 (r133,l0) best LO_REGS, allocno LO_REGS
    r132: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a17 (r132,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r131: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a19 (r131,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r130: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a16 (r130,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r129: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a22 (r129,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r128: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a15 (r128,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r127: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a25 (r127,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r126: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a27 (r126,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r125: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a28 (r125,l0) best LO_REGS, allocno LO_REGS
    r124: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a32 (r124,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r123: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a33 (r123,l0) best LO_REGS, allocno LO_REGS
    r122: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a35 (r122,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r121: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a36 (r121,l0) best LO_REGS, allocno LO_REGS
    r120: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a41 (r120,l0) best LO_REGS, allocno LO_REGS
    r119: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a40 (r119,l0) best LO_REGS, allocno LO_REGS
    r118: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a47 (r118,l0) best LO_REGS, allocno LO_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a46 (r117,l0) best LO_REGS, allocno LO_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a50 (r116,l0) best LO_REGS, allocno LO_REGS
    r115: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a52 (r115,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a53 (r114,l0) best LO_REGS, allocno LO_REGS
    r113: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a58 (r113,l0) best GENERAL_REGS, allocno GENERAL_REGS

  a0(r138,l0) costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  a1(r137,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:39000 VFP_LO_REGS:39000 ALL_REGS:39000 MEM:16000
  a2(r172,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:29000 VFP_LO_REGS:29000 ALL_REGS:29000 MEM:15000
  a3(r174,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:11000
  a4(r173,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:6000
  a5(r171,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:11000
  a6(r170,l0) costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 MEM:11000
  a7(r136,l0) costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a8(r135,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 MEM:11000
  a9(r169,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a10(r134,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a11(r133,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a12(r168,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a13(r167,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:11000
  a14(r166,l0) costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 MEM:11000
  a15(r128,l0) costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a16(r130,l0) costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a17(r132,l0) costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a18(r165,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:11000
  a19(r131,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a20(r164,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a21(r163,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:11000
  a22(r129,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a23(r162,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a24(r161,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:11000
  a25(r127,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a26(r160,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a27(r126,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a28(r125,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a29(r159,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a30(r158,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:11000
  a31(r157,l0) costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 MEM:11000
  a32(r124,l0) costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a33(r123,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 MEM:11000
  a34(r156,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a35(r122,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a36(r121,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a37(r155,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a38(r154,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:11000
  a39(r153,l0) costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 MEM:11000
  a40(r119,l0) costs: LO_REGS:2000 HI_REGS:4000 CALLER_SAVE_REGS:4000 EVEN_REG:4000 GENERAL_REGS:4000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a41(r120,l0) costs: LO_REGS:2000 HI_REGS:4000 CALLER_SAVE_REGS:4000 EVEN_REG:4000 GENERAL_REGS:4000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a42(r152,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a43(r151,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a44(r150,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:11000
  a45(r149,l0) costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 MEM:11000
  a46(r117,l0) costs: LO_REGS:2000 HI_REGS:4000 CALLER_SAVE_REGS:4000 EVEN_REG:4000 GENERAL_REGS:4000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a47(r118,l0) costs: LO_REGS:2000 HI_REGS:4000 CALLER_SAVE_REGS:4000 EVEN_REG:4000 GENERAL_REGS:4000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a48(r148,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a49(r147,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a50(r116,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a51(r146,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a52(r115,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a53(r114,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a54(r145,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a55(r142,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:29000 VFP_LO_REGS:29000 ALL_REGS:29000 MEM:15000
  a56(r144,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:11000
  a57(r143,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:6000
  a58(r113,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a59(r141,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:29000 VFP_LO_REGS:29000 ALL_REGS:29000 MEM:15000
  a60(r140,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:11000
  a61(r139,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:6000

   Insn 131(l0): point = 0
   Insn 130(l0): point = 2
   Insn 126(l0): point = 4
   Insn 123(l0): point = 7
   Insn 122(l0): point = 9
   Insn 121(l0): point = 11
   Insn 120(l0): point = 13
   Insn 119(l0): point = 15
   Insn 116(l0): point = 18
   Insn 115(l0): point = 20
   Insn 114(l0): point = 22
   Insn 113(l0): point = 24
   Insn 112(l0): point = 26
   Insn 111(l0): point = 28
   Insn 110(l0): point = 30
   Insn 109(l0): point = 32
   Insn 107(l0): point = 35
   Insn 106(l0): point = 37
   Insn 105(l0): point = 39
   Insn 104(l0): point = 41
   Insn 103(l0): point = 43
   Insn 100(l0): point = 46
   Insn 99(l0): point = 48
   Insn 98(l0): point = 50
   Insn 97(l0): point = 52
   Insn 96(l0): point = 54
   Insn 95(l0): point = 56
   Insn 94(l0): point = 58
   Insn 93(l0): point = 60
   Insn 92(l0): point = 62
   Insn 91(l0): point = 64
   Insn 90(l0): point = 66
   Insn 89(l0): point = 68
   Insn 88(l0): point = 70
   Insn 87(l0): point = 72
   Insn 86(l0): point = 74
   Insn 85(l0): point = 76
   Insn 84(l0): point = 78
   Insn 83(l0): point = 80
   Insn 82(l0): point = 82
   Insn 80(l0): point = 85
   Insn 79(l0): point = 87
   Insn 78(l0): point = 89
   Insn 77(l0): point = 91
   Insn 76(l0): point = 93
   Insn 73(l0): point = 96
   Insn 72(l0): point = 98
   Insn 71(l0): point = 100
   Insn 70(l0): point = 102
   Insn 69(l0): point = 104
   Insn 68(l0): point = 106
   Insn 67(l0): point = 108
   Insn 66(l0): point = 110
   Insn 64(l0): point = 113
   Insn 63(l0): point = 115
   Insn 62(l0): point = 117
   Insn 61(l0): point = 119
   Insn 60(l0): point = 121
   Insn 57(l0): point = 124
   Insn 56(l0): point = 126
   Insn 55(l0): point = 128
   Insn 54(l0): point = 130
   Insn 53(l0): point = 132
   Insn 52(l0): point = 134
   Insn 51(l0): point = 136
   Insn 50(l0): point = 138
   Insn 49(l0): point = 140
   Insn 48(l0): point = 142
   Insn 135(l0): point = 145
   Insn 43(l0): point = 147
   Insn 42(l0): point = 149
   Insn 41(l0): point = 151
   Insn 40(l0): point = 153
   Insn 39(l0): point = 155
   Insn 38(l0): point = 157
   Insn 37(l0): point = 159
   Insn 36(l0): point = 161
   Insn 35(l0): point = 163
   Insn 34(l0): point = 165
   Insn 32(l0): point = 168
   Insn 31(l0): point = 170
   Insn 30(l0): point = 172
   Insn 29(l0): point = 174
   Insn 27(l0): point = 177
   Insn 26(l0): point = 179
   Insn 25(l0): point = 181
   Insn 24(l0): point = 183
   Insn 23(l0): point = 185
   Insn 22(l0): point = 187
   Insn 21(l0): point = 189
   Insn 20(l0): point = 191
   Insn 19(l0): point = 193
   Insn 133(l0): point = 196
   Insn 14(l0): point = 198
   Insn 12(l0): point = 201
   Insn 11(l0): point = 203
   Insn 10(l0): point = 205
   Insn 9(l0): point = 207
   Insn 8(l0): point = 209
   Insn 7(l0): point = 211
   Insn 6(l0): point = 213
   Insn 2(l0): point = 215
 a0(r138): [3..4]
 a1(r137): [196..198] [5..7]
 a2(r172): [10..15]
 a3(r174): [10..11]
 a4(r173): [12..13]
 a5(r171): [19..20]
 a6(r170): [21..22]
 a7(r136): [27..28]
 a8(r135): [29..30]
 a9(r169): [31..32]
 a10(r134): [38..39]
 a11(r133): [40..41]
 a12(r168): [42..43]
 a13(r167): [47..48]
 a14(r166): [49..50]
 a15(r128): [55..76]
 a16(r130): [57..68]
 a17(r132): [59..60]
 a18(r165): [61..62]
 a19(r131): [63..64]
 a20(r164): [65..66]
 a21(r163): [69..70]
 a22(r129): [71..72]
 a23(r162): [73..74]
 a24(r161): [77..78]
 a25(r127): [79..80]
 a26(r160): [81..82]
 a27(r126): [88..89]
 a28(r125): [90..91]
 a29(r159): [92..93]
 a30(r158): [97..98]
 a31(r157): [99..100]
 a32(r124): [105..106]
 a33(r123): [107..108]
 a34(r156): [109..110]
 a35(r122): [116..117]
 a36(r121): [118..119]
 a37(r155): [120..121]
 a38(r154): [125..126]
 a39(r153): [127..128]
 a40(r119): [133..140]
 a41(r120): [135..136]
 a42(r152): [137..138]
 a43(r151): [141..142]
 a44(r150): [148..149]
 a45(r149): [150..151]
 a46(r117): [156..163]
 a47(r118): [158..159]
 a48(r148): [160..161]
 a49(r147): [164..165]
 a50(r116): [171..172]
 a51(r146): [173..174]
 a52(r115): [180..181]
 a53(r114): [182..183]
 a54(r145): [184..185]
 a55(r142): [188..193]
 a56(r144): [188..189]
 a57(r143): [190..191]
 a58(r113): [204..205]
 a59(r141): [206..207]
 a60(r140): [210..211]
 a61(r139): [212..213]
Compressing live ranges: from 218 to 114 - 52%
Ranges after the compression:
 a0(r138): [0..1]
 a1(r137): [104..105] [2..3]
 a2(r172): [4..7]
 a3(r174): [4..5]
 a4(r173): [6..7]
 a5(r171): [8..9]
 a6(r170): [10..11]
 a7(r136): [12..13]
 a8(r135): [14..15]
 a9(r169): [16..17]
 a10(r134): [18..19]
 a11(r133): [20..21]
 a12(r168): [22..23]
 a13(r167): [24..25]
 a14(r166): [26..27]
 a15(r128): [28..41]
 a16(r130): [28..35]
 a17(r132): [28..29]
 a18(r165): [30..31]
 a19(r131): [32..33]
 a20(r164): [34..35]
 a21(r163): [36..37]
 a22(r129): [38..39]
 a23(r162): [40..41]
 a24(r161): [42..43]
 a25(r127): [44..45]
 a26(r160): [46..47]
 a27(r126): [48..49]
 a28(r125): [50..51]
 a29(r159): [52..53]
 a30(r158): [54..55]
 a31(r157): [56..57]
 a32(r124): [58..59]
 a33(r123): [60..61]
 a34(r156): [62..63]
 a35(r122): [64..65]
 a36(r121): [66..67]
 a37(r155): [68..69]
 a38(r154): [70..71]
 a39(r153): [72..73]
 a40(r119): [74..77]
 a41(r120): [74..75]
 a42(r152): [76..77]
 a43(r151): [78..79]
 a44(r150): [80..81]
 a45(r149): [82..83]
 a46(r117): [84..87]
 a47(r118): [84..85]
 a48(r148): [86..87]
 a49(r147): [88..89]
 a50(r116): [90..91]
 a51(r146): [92..93]
 a52(r115): [94..95]
 a53(r114): [96..97]
 a54(r145): [98..99]
 a55(r142): [100..103]
 a56(r144): [100..101]
 a57(r143): [102..103]
 a58(r113): [106..107]
 a59(r141): [108..109]
 a60(r140): [110..111]
 a61(r139): [112..113]
  regions=1, blocks=16, points=114
    allocnos=62 (big 0), copies=0, conflicts=0, ranges=63
Disposition:
   58:r113 l0     3   53:r114 l0     3   52:r115 l0     3   50:r116 l0     3
   46:r117 l0     2   47:r118 l0     3   40:r119 l0     2   41:r120 l0     3
   36:r121 l0     3   35:r122 l0     3   33:r123 l0     3   32:r124 l0     3
   28:r125 l0     3   27:r126 l0     3   25:r127 l0     3   15:r128 l0     0
   22:r129 l0     3   16:r130 l0     1   19:r131 l0     3   17:r132 l0     3
   11:r133 l0     3   10:r134 l0     3    8:r135 l0     3    7:r136 l0     3
    1:r137 l0     3    0:r138 l0     3   61:r139 l0     3   60:r140 l0     3
   59:r141 l0     3   55:r142 l0     3   57:r143 l0     2   56:r144 l0     2
   54:r145 l0     3   51:r146 l0     3   49:r147 l0     3   48:r148 l0     3
   45:r149 l0     3   44:r150 l0     3   43:r151 l0     3   42:r152 l0     3
   39:r153 l0     3   38:r154 l0     3   37:r155 l0     3   34:r156 l0     3
   31:r157 l0     3   30:r158 l0     3   29:r159 l0     3   26:r160 l0     3
   24:r161 l0     3   23:r162 l0     3   21:r163 l0     3   20:r164 l0     3
   18:r165 l0     3   14:r166 l0     3   13:r167 l0     3   12:r168 l0     3
    9:r169 l0     3    6:r170 l0     3    5:r171 l0     3    2:r172 l0     3
    4:r173 l0     2    3:r174 l0     2
+++Costs: overall 30000, reg 30000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_FLASHEx_OBProgram

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={12d,13u} r1={9d,3u} r2={7d,1u} r3={6d} r7={1d,15u} r12={10d} r13={1d,20u} r14={6d} r15={5d} r16={6d} r17={6d} r18={6d} r19={6d} r20={6d} r21={6d} r22={6d} r23={6d} r24={6d} r25={6d} r26={6d} r27={6d} r28={6d} r29={6d} r30={6d} r31={6d} r48={5d} r49={5d} r50={5d} r51={5d} r52={5d} r53={5d} r54={5d} r55={5d} r56={5d} r57={5d} r58={5d} r59={5d} r60={5d} r61={5d} r62={5d} r63={5d} r64={5d} r65={5d} r66={5d} r67={5d} r68={5d} r69={5d} r70={5d} r71={5d} r72={5d} r73={5d} r74={5d} r75={5d} r76={5d} r77={5d} r78={5d} r79={5d} r80={5d} r81={5d} r82={5d} r83={5d} r84={5d} r85={5d} r86={5d} r87={5d} r88={5d} r89={5d} r90={5d} r91={5d} r92={5d} r93={5d} r94={5d} r95={5d} r96={5d} r97={5d} r98={5d} r99={5d} r100={11d,6u} r101={5d} r102={1d,37u} r103={1d,14u} r104={5d} r105={5d} r106={5d} r113={1d,1u} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,1u} r123={1d,1u} r124={1d,1u} r125={1d,1u} r126={1d,1u} r127={1d,1u} r128={1d,1u} r129={1d,1u} r130={1d,1u} r131={1d,1u} r132={1d,1u} r133={1d,1u} r134={1d,1u} r135={1d,1u} r136={1d,1u} r137={2d,1u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r144={1d,1u} r145={1d,1u} r146={1d,1u} r147={1d,1u} r148={1d,1u} r149={1d,1u} r150={1d,1u} r151={1d,1u} r152={1d,1u} r153={1d,1u} r154={1d,1u} r155={1d,1u} r156={1d,1u} r157={1d,1u} r158={1d,1u} r159={1d,1u} r160={1d,1u} r161={1d,1u} r162={1d,1u} r163={1d,1u} r164={1d,1u} r165={1d,1u} r166={1d,1u} r167={1d,1u} r168={1d,1u} r169={1d,1u} r170={1d,1u} r171={1d,1u} r172={1d,1u} r173={1d,1u} r174={1d,1u} 
;;    total ref usage 680{509d,171u,0e} in 102{97 regular + 5 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, maybe hot
;;  prev block 0, next block 3, flags: (RTL)
;;  pred:       ENTRY (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 113 139 140 141
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (mem/f/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -12 [0xfffffffffffffff4])) [11 pOBInit+0 S4 A32])
        (reg:SI 0 r0 [ pOBInit ])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":282:1 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ pOBInit ])
        (nil)))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 7 2 (set (reg:SI 139)
        (const_int 1 [0x1])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":283:21 749 {*thumb2_movsi_vfp}
     (nil))
(insn 7 6 8 2 (set (reg:QI 140)
        (subreg:QI (reg:SI 139) 0)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":283:21 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 139)
        (nil)))
(insn 8 7 9 2 (set (mem/c:QI (plus:SI (reg/f:SI 102 sfp)
                (const_int -1 [0xffffffffffffffff])) [0 status+0 S1 A8])
        (reg:QI 140)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":283:21 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:QI 140)
        (nil)))
(insn 9 8 10 2 (set (reg/f:SI 141)
        (symbol_ref:SI ("pFlash") [flags 0x40]  <var_decl 000000000736f870 pFlash>)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":286:3 749 {*thumb2_movsi_vfp}
     (nil))
(insn 10 9 11 2 (set (reg:SI 113 [ _1 ])
        (zero_extend:SI (mem/c:QI (plus:SI (reg/f:SI 141)
                    (const_int 24 [0x18])) [0 pFlash.Lock+0 S1 A32]))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":286:3 1029 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/f:SI 141)
        (nil)))
(insn 11 10 12 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 113 [ _1 ])
            (const_int 1 [0x1]))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":286:3 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(jump_insn 12 11 13 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 17)
            (pc))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":286:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (nil))
 -> 17)
;;  succ:       3 (FALLTHRU)
;;              4
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

;; basic block 3, loop depth 0, maybe hot
;;  prev block 2, next block 4, flags: (RTL)
;;  pred:       2 (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 137
(note 13 12 14 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 14 13 133 3 (set (reg:SI 137 [ _29 ])
        (const_int 2 [0x2])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":286:3 749 {*thumb2_movsi_vfp}
     (nil))
(jump_insn 133 14 134 3 (set (pc)
        (label_ref 124)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":286:3 284 {*arm_jump}
     (nil)
 -> 124)
;;  succ:       15 [always]  ../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c:286:3
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 137

(barrier 134 133 17)
;; basic block 4, loop depth 0, maybe hot
;;  prev block 3, next block 5, flags: (RTL)
;;  pred:       2
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 114 115 142 143 144 145
(code_label 17 134 18 4 19 (nil) [1 uses])
(note 18 17 19 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 19 18 20 4 (set (reg/f:SI 142)
        (symbol_ref:SI ("pFlash") [flags 0x40]  <var_decl 000000000736f870 pFlash>)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":286:3 749 {*thumb2_movsi_vfp}
     (nil))
(insn 20 19 21 4 (set (reg:SI 143)
        (const_int 1 [0x1])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":286:3 749 {*thumb2_movsi_vfp}
     (nil))
(insn 21 20 22 4 (set (reg:QI 144)
        (subreg:QI (reg:SI 143) 0)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":286:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 143)
        (nil)))
(insn 22 21 23 4 (set (mem/c:QI (plus:SI (reg/f:SI 142)
                (const_int 24 [0x18])) [0 pFlash.Lock+0 S1 A32])
        (reg:QI 144)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":286:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:QI 144)
        (expr_list:REG_DEAD (reg/f:SI 142)
            (nil))))
(insn 23 22 24 4 (set (reg/f:SI 145)
        (mem/f/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -12 [0xfffffffffffffff4])) [11 pOBInit+0 S4 A32])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":292:15 749 {*thumb2_movsi_vfp}
     (nil))
(insn 24 23 25 4 (set (reg:SI 114 [ _2 ])
        (mem:SI (reg/f:SI 145) [3 pOBInit_38(D)->OptionType+0 S4 A32])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":292:15 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 145)
        (nil)))
(insn 25 24 26 4 (set (reg:SI 115 [ _3 ])
        (and:SI (reg:SI 114 [ _2 ])
            (const_int 1 [0x1]))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":292:28 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(insn 26 25 27 4 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 115 [ _3 ])
            (const_int 0 [0]))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":292:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (nil)))
(jump_insn 27 26 28 4 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 58)
            (pc))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":292:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (nil))
 -> 58)
;;  succ:       5 (FALLTHRU)
;;              8
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

;; basic block 5, loop depth 0, maybe hot
;;  prev block 4, next block 6, flags: (RTL)
;;  pred:       4 (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 116 146
(note 28 27 29 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 5 (set (reg/f:SI 146)
        (mem/f/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -12 [0xfffffffffffffff4])) [11 pOBInit+0 S4 A32])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":295:16 749 {*thumb2_movsi_vfp}
     (nil))
(insn 30 29 31 5 (set (reg:SI 116 [ _4 ])
        (mem:SI (plus:SI (reg/f:SI 146)
                (const_int 4 [0x4])) [3 pOBInit_38(D)->WRPState+0 S4 A32])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":295:16 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 146)
        (nil)))
(insn 31 30 32 5 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 116 [ _4 ])
            (const_int 1 [0x1]))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":295:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
        (nil)))
(jump_insn 32 31 33 5 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 46)
            (pc))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":295:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (nil))
 -> 46)
;;  succ:       6 (FALLTHRU)
;;              7
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

;; basic block 6, loop depth 0, maybe hot
;;  prev block 5, next block 7, flags: (RTL)
;;  pred:       5 (FALLTHRU)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 117 118 147 148 149 150
(note 33 32 34 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 34 33 35 6 (set (reg/f:SI 147)
        (mem/f/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -12 [0xfffffffffffffff4])) [11 pOBInit+0 S4 A32])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":298:16 749 {*thumb2_movsi_vfp}
     (nil))
(insn 35 34 36 6 (set (reg:SI 117 [ _5 ])
        (mem:SI (plus:SI (reg/f:SI 147)
                (const_int 8 [0x8])) [3 pOBInit_38(D)->WRPSector+0 S4 A32])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":298:16 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 147)
        (nil)))
(insn 36 35 37 6 (set (reg/f:SI 148)
        (mem/f/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -12 [0xfffffffffffffff4])) [11 pOBInit+0 S4 A32])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":298:16 749 {*thumb2_movsi_vfp}
     (nil))
(insn 37 36 38 6 (set (reg:SI 118 [ _6 ])
        (mem:SI (plus:SI (reg/f:SI 148)
                (const_int 12 [0xc])) [3 pOBInit_38(D)->Banks+0 S4 A32])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":298:16 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 148)
        (nil)))
(insn 38 37 39 6 (set (reg:SI 1 r1)
        (reg:SI 118 [ _6 ])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":298:16 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 118 [ _6 ])
        (nil)))
(insn 39 38 40 6 (set (reg:SI 0 r0)
        (reg:SI 117 [ _5 ])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":298:16 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 117 [ _5 ])
        (nil)))
(call_insn 40 39 41 6 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("FLASH_OB_EnableWRP") [flags 0x3]  <function_decl 00000000073fb200 FLASH_OB_EnableWRP>) [0 FLASH_OB_EnableWRP S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":298:16 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(insn 41 40 42 6 (set (reg:SI 149)
        (reg:SI 0 r0)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":298:16 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 42 41 43 6 (set (reg:QI 150)
        (subreg/s/v:QI (reg:SI 149) 0)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":298:16 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 149)
        (nil)))
(insn 43 42 135 6 (set (mem/c:QI (plus:SI (reg/f:SI 102 sfp)
                (const_int -1 [0xffffffffffffffff])) [0 status+0 S1 A8])
        (reg:QI 150)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":298:16 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:QI 150)
        (nil)))
(jump_insn 135 43 136 6 (set (pc)
        (label_ref 58)) 284 {*arm_jump}
     (nil)
 -> 58)
;;  succ:       8 [always] 
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

(barrier 136 135 46)
;; basic block 7, loop depth 0, maybe hot
;;  prev block 6, next block 8, flags: (RTL)
;;  pred:       5
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 119 120 151 152 153 154
(code_label 46 136 47 7 22 (nil) [1 uses])
(note 47 46 48 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 48 47 49 7 (set (reg/f:SI 151)
        (mem/f/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -12 [0xfffffffffffffff4])) [11 pOBInit+0 S4 A32])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":303:16 749 {*thumb2_movsi_vfp}
     (nil))
(insn 49 48 50 7 (set (reg:SI 119 [ _7 ])
        (mem:SI (plus:SI (reg/f:SI 151)
                (const_int 8 [0x8])) [3 pOBInit_38(D)->WRPSector+0 S4 A32])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":303:16 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 151)
        (nil)))
(insn 50 49 51 7 (set (reg/f:SI 152)
        (mem/f/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -12 [0xfffffffffffffff4])) [11 pOBInit+0 S4 A32])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":303:16 749 {*thumb2_movsi_vfp}
     (nil))
(insn 51 50 52 7 (set (reg:SI 120 [ _8 ])
        (mem:SI (plus:SI (reg/f:SI 152)
                (const_int 12 [0xc])) [3 pOBInit_38(D)->Banks+0 S4 A32])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":303:16 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 152)
        (nil)))
(insn 52 51 53 7 (set (reg:SI 1 r1)
        (reg:SI 120 [ _8 ])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":303:16 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 120 [ _8 ])
        (nil)))
(insn 53 52 54 7 (set (reg:SI 0 r0)
        (reg:SI 119 [ _7 ])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":303:16 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 119 [ _7 ])
        (nil)))
(call_insn 54 53 55 7 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("FLASH_OB_DisableWRP") [flags 0x3]  <function_decl 00000000073fb300 FLASH_OB_DisableWRP>) [0 FLASH_OB_DisableWRP S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":303:16 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(insn 55 54 56 7 (set (reg:SI 153)
        (reg:SI 0 r0)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":303:16 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 56 55 57 7 (set (reg:QI 154)
        (subreg/s/v:QI (reg:SI 153) 0)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":303:16 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 153)
        (nil)))
(insn 57 56 58 7 (set (mem/c:QI (plus:SI (reg/f:SI 102 sfp)
                (const_int -1 [0xffffffffffffffff])) [0 status+0 S1 A8])
        (reg:QI 154)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":303:16 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:QI 154)
        (nil)))
;;  succ:       8 (FALLTHRU)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

;; basic block 8, loop depth 0, maybe hot
;;  prev block 7, next block 9, flags: (RTL)
;;  pred:       4
;;              7 (FALLTHRU)
;;              6 [always] 
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 121 122 155
(code_label 58 57 59 8 21 (nil) [2 uses])
(note 59 58 60 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 60 59 61 8 (set (reg/f:SI 155)
        (mem/f/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -12 [0xfffffffffffffff4])) [11 pOBInit+0 S4 A32])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":308:15 749 {*thumb2_movsi_vfp}
     (nil))
(insn 61 60 62 8 (set (reg:SI 121 [ _9 ])
        (mem:SI (reg/f:SI 155) [3 pOBInit_38(D)->OptionType+0 S4 A32])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":308:15 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 155)
        (nil)))
(insn 62 61 63 8 (set (reg:SI 122 [ _10 ])
        (and:SI (reg:SI 121 [ _9 ])
            (const_int 2 [0x2]))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":308:28 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 121 [ _9 ])
        (nil)))
(insn 63 62 64 8 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 122 [ _10 ])
            (const_int 0 [0]))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":308:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 122 [ _10 ])
        (nil)))
(jump_insn 64 63 65 8 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 74)
            (pc))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":308:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (nil))
 -> 74)
;;  succ:       9 (FALLTHRU)
;;              10
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

;; basic block 9, loop depth 0, maybe hot
;;  prev block 8, next block 10, flags: (RTL)
;;  pred:       8 (FALLTHRU)
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 123 124 156 157 158
(note 65 64 66 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 66 65 67 9 (set (reg/f:SI 156)
        (mem/f/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -12 [0xfffffffffffffff4])) [11 pOBInit+0 S4 A32])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":310:46 749 {*thumb2_movsi_vfp}
     (nil))
(insn 67 66 68 9 (set (reg:SI 123 [ _11 ])
        (mem:SI (plus:SI (reg/f:SI 156)
                (const_int 16 [0x10])) [3 pOBInit_38(D)->RDPLevel+0 S4 A32])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":310:46 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 156)
        (nil)))
(insn 68 67 69 9 (set (reg:SI 124 [ _12 ])
        (zero_extend:SI (subreg:QI (reg:SI 123 [ _11 ]) 0))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":310:14 1029 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 123 [ _11 ])
        (nil)))
(insn 69 68 70 9 (set (reg:SI 0 r0)
        (reg:SI 124 [ _12 ])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":310:14 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 124 [ _12 ])
        (nil)))
(call_insn 70 69 71 9 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("FLASH_OB_RDP_LevelConfig") [flags 0x3]  <function_decl 00000000073fb400 FLASH_OB_RDP_LevelConfig>) [0 FLASH_OB_RDP_LevelConfig S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":310:14 291 {*call_value_symbol}
     (nil)
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:QI (use (reg:SI 0 r0))
            (nil))))
(insn 71 70 72 9 (set (reg:SI 157)
        (reg:SI 0 r0)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":310:14 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 72 71 73 9 (set (reg:QI 158)
        (subreg/s/v:QI (reg:SI 157) 0)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":310:14 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 157)
        (nil)))
(insn 73 72 74 9 (set (mem/c:QI (plus:SI (reg/f:SI 102 sfp)
                (const_int -1 [0xffffffffffffffff])) [0 status+0 S1 A8])
        (reg:QI 158)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":310:14 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:QI 158)
        (nil)))
;;  succ:       10 (FALLTHRU)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

;; basic block 10, loop depth 0, maybe hot
;;  prev block 9, next block 11, flags: (RTL)
;;  pred:       8
;;              9 (FALLTHRU)
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 125 126 159
(code_label 74 73 75 10 23 (nil) [1 uses])
(note 75 74 76 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 76 75 77 10 (set (reg/f:SI 159)
        (mem/f/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -12 [0xfffffffffffffff4])) [11 pOBInit+0 S4 A32])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":314:15 749 {*thumb2_movsi_vfp}
     (nil))
(insn 77 76 78 10 (set (reg:SI 125 [ _13 ])
        (mem:SI (reg/f:SI 159) [3 pOBInit_38(D)->OptionType+0 S4 A32])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":314:15 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 159)
        (nil)))
(insn 78 77 79 10 (set (reg:SI 126 [ _14 ])
        (and:SI (reg:SI 125 [ _13 ])
            (const_int 4 [0x4]))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":314:28 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 125 [ _13 ])
        (nil)))
(insn 79 78 80 10 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 126 [ _14 ])
            (const_int 0 [0]))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":314:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 126 [ _14 ])
        (nil)))
(jump_insn 80 79 81 10 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 101)
            (pc))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":314:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (nil))
 -> 101)
;;  succ:       11 (FALLTHRU)
;;              12
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

;; basic block 11, loop depth 0, maybe hot
;;  prev block 10, next block 12, flags: (RTL)
;;  pred:       10 (FALLTHRU)
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 127 128 129 130 131 132 160 161 162 163 164 165 166 167
(note 81 80 82 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 82 81 83 11 (set (reg/f:SI 160)
        (mem/f/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -12 [0xfffffffffffffff4])) [11 pOBInit+0 S4 A32])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":316:41 749 {*thumb2_movsi_vfp}
     (nil))
(insn 83 82 84 11 (set (reg:SI 127 [ _15 ])
        (zero_extend:SI (mem:QI (plus:SI (reg/f:SI 160)
                    (const_int 24 [0x18])) [0 pOBInit_38(D)->USERConfig+0 S1 A32]))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":316:41 1029 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/f:SI 160)
        (nil)))
(insn 84 83 85 11 (set (reg:SI 161)
        (and:SI (reg:SI 127 [ _15 ])
            (const_int 32 [0x20]))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":316:14 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 127 [ _15 ])
        (nil)))
(insn 85 84 86 11 (set (reg:SI 128 [ _16 ])
        (zero_extend:SI (subreg:QI (reg:SI 161) 0))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":316:14 1029 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 161)
        (nil)))
(insn 86 85 87 11 (set (reg/f:SI 162)
        (mem/f/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -12 [0xfffffffffffffff4])) [11 pOBInit+0 S4 A32])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":317:41 749 {*thumb2_movsi_vfp}
     (nil))
(insn 87 86 88 11 (set (reg:SI 129 [ _17 ])
        (zero_extend:SI (mem:QI (plus:SI (reg/f:SI 162)
                    (const_int 24 [0x18])) [0 pOBInit_38(D)->USERConfig+0 S1 A32]))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":317:41 1029 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/f:SI 162)
        (nil)))
(insn 88 87 89 11 (set (reg:SI 163)
        (and:SI (reg:SI 129 [ _17 ])
            (const_int 64 [0x40]))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":316:14 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 129 [ _17 ])
        (nil)))
(insn 89 88 90 11 (set (reg:SI 130 [ _18 ])
        (zero_extend:SI (subreg:QI (reg:SI 163) 0))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":316:14 1029 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 163)
        (nil)))
(insn 90 89 91 11 (set (reg/f:SI 164)
        (mem/f/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -12 [0xfffffffffffffff4])) [11 pOBInit+0 S4 A32])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":318:41 749 {*thumb2_movsi_vfp}
     (nil))
(insn 91 90 92 11 (set (reg:SI 131 [ _19 ])
        (zero_extend:SI (mem:QI (plus:SI (reg/f:SI 164)
                    (const_int 24 [0x18])) [0 pOBInit_38(D)->USERConfig+0 S1 A32]))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":318:41 1029 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/f:SI 164)
        (nil)))
(insn 92 91 93 11 (set (reg:SI 165)
        (and:SI (reg:SI 131 [ _19 ])
            (const_int -128 [0xffffffffffffff80]))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":316:14 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 131 [ _19 ])
        (nil)))
(insn 93 92 94 11 (set (reg:SI 132 [ _20 ])
        (zero_extend:SI (subreg:QI (reg:SI 165) 0))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":316:14 1029 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 165)
        (nil)))
(insn 94 93 95 11 (set (reg:SI 2 r2)
        (reg:SI 132 [ _20 ])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":316:14 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 132 [ _20 ])
        (nil)))
(insn 95 94 96 11 (set (reg:SI 1 r1)
        (reg:SI 130 [ _18 ])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":316:14 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 130 [ _18 ])
        (nil)))
(insn 96 95 97 11 (set (reg:SI 0 r0)
        (reg:SI 128 [ _16 ])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":316:14 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 128 [ _16 ])
        (nil)))
(call_insn 97 96 98 11 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("FLASH_OB_UserConfig") [flags 0x3]  <function_decl 00000000073fb500 FLASH_OB_UserConfig>) [0 FLASH_OB_UserConfig S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":316:14 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:QI (use (reg:SI 0 r0))
            (expr_list:QI (use (reg:SI 1 r1))
                (expr_list:QI (use (reg:SI 2 r2))
                    (nil))))))
(insn 98 97 99 11 (set (reg:SI 166)
        (reg:SI 0 r0)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":316:14 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 99 98 100 11 (set (reg:QI 167)
        (subreg/s/v:QI (reg:SI 166) 0)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":316:14 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 166)
        (nil)))
(insn 100 99 101 11 (set (mem/c:QI (plus:SI (reg/f:SI 102 sfp)
                (const_int -1 [0xffffffffffffffff])) [0 status+0 S1 A8])
        (reg:QI 167)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":316:14 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:QI 167)
        (nil)))
;;  succ:       12 (FALLTHRU)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

;; basic block 12, loop depth 0, maybe hot
;;  prev block 11, next block 13, flags: (RTL)
;;  pred:       10
;;              11 (FALLTHRU)
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 133 134 168
(code_label 101 100 102 12 24 (nil) [1 uses])
(note 102 101 103 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 103 102 104 12 (set (reg/f:SI 168)
        (mem/f/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -12 [0xfffffffffffffff4])) [11 pOBInit+0 S4 A32])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":322:15 749 {*thumb2_movsi_vfp}
     (nil))
(insn 104 103 105 12 (set (reg:SI 133 [ _21 ])
        (mem:SI (reg/f:SI 168) [3 pOBInit_38(D)->OptionType+0 S4 A32])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":322:15 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 168)
        (nil)))
(insn 105 104 106 12 (set (reg:SI 134 [ _22 ])
        (and:SI (reg:SI 133 [ _21 ])
            (const_int 8 [0x8]))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":322:28 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 133 [ _21 ])
        (nil)))
(insn 106 105 107 12 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 134 [ _22 ])
            (const_int 0 [0]))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":322:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 134 [ _22 ])
        (nil)))
(jump_insn 107 106 108 12 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 117)
            (pc))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":322:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (nil))
 -> 117)
;;  succ:       13 (FALLTHRU)
;;              14
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

;; basic block 13, loop depth 0, maybe hot
;;  prev block 12, next block 14, flags: (RTL)
;;  pred:       12 (FALLTHRU)
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 135 136 169 170 171
(note 108 107 109 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 109 108 110 13 (set (reg/f:SI 169)
        (mem/f/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -12 [0xfffffffffffffff4])) [11 pOBInit+0 S4 A32])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":324:46 749 {*thumb2_movsi_vfp}
     (nil))
(insn 110 109 111 13 (set (reg:SI 135 [ _23 ])
        (mem:SI (plus:SI (reg/f:SI 169)
                (const_int 20 [0x14])) [3 pOBInit_38(D)->BORLevel+0 S4 A32])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":324:46 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 169)
        (nil)))
(insn 111 110 112 13 (set (reg:SI 136 [ _24 ])
        (zero_extend:SI (subreg:QI (reg:SI 135 [ _23 ]) 0))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":324:14 1029 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 135 [ _23 ])
        (nil)))
(insn 112 111 113 13 (set (reg:SI 0 r0)
        (reg:SI 136 [ _24 ])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":324:14 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 136 [ _24 ])
        (nil)))
(call_insn 113 112 114 13 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("FLASH_OB_BOR_LevelConfig") [flags 0x3]  <function_decl 00000000073fb600 FLASH_OB_BOR_LevelConfig>) [0 FLASH_OB_BOR_LevelConfig S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":324:14 291 {*call_value_symbol}
     (nil)
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:QI (use (reg:SI 0 r0))
            (nil))))
(insn 114 113 115 13 (set (reg:SI 170)
        (reg:SI 0 r0)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":324:14 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 115 114 116 13 (set (reg:QI 171)
        (subreg/s/v:QI (reg:SI 170) 0)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":324:14 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 170)
        (nil)))
(insn 116 115 117 13 (set (mem/c:QI (plus:SI (reg/f:SI 102 sfp)
                (const_int -1 [0xffffffffffffffff])) [0 status+0 S1 A8])
        (reg:QI 171)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":324:14 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:QI 171)
        (nil)))
;;  succ:       14 (FALLTHRU)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

;; basic block 14, loop depth 0, maybe hot
;;  prev block 13, next block 15, flags: (RTL)
;;  pred:       12
;;              13 (FALLTHRU)
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 137 172 173 174
(code_label 117 116 118 14 25 (nil) [1 uses])
(note 118 117 119 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 119 118 120 14 (set (reg/f:SI 172)
        (symbol_ref:SI ("pFlash") [flags 0x40]  <var_decl 000000000736f870 pFlash>)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":328:3 749 {*thumb2_movsi_vfp}
     (nil))
(insn 120 119 121 14 (set (reg:SI 173)
        (const_int 0 [0])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":328:3 749 {*thumb2_movsi_vfp}
     (nil))
(insn 121 120 122 14 (set (reg:QI 174)
        (subreg:QI (reg:SI 173) 0)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":328:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 173)
        (nil)))
(insn 122 121 123 14 (set (mem/c:QI (plus:SI (reg/f:SI 172)
                (const_int 24 [0x18])) [0 pFlash.Lock+0 S1 A32])
        (reg:QI 174)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":328:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:QI 174)
        (expr_list:REG_DEAD (reg/f:SI 172)
            (nil))))
(insn 123 122 124 14 (set (reg:SI 137 [ _29 ])
        (zero_extend:SI (mem/c:QI (plus:SI (reg/f:SI 102 sfp)
                    (const_int -1 [0xffffffffffffffff])) [0 status+0 S1 A8]))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":330:10 1029 {thumb2_zero_extendqisi2_v6}
     (nil))
;;  succ:       15 (FALLTHRU) ../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c:330:10
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 137

;; basic block 15, loop depth 0, maybe hot
;;  prev block 14, next block 1, flags: (RTL)
;;  pred:       14 (FALLTHRU) ../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c:330:10
;;              3 [always]  ../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c:286:3
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 137
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 137
;; lr  def 	 0 [r0] 138
(code_label 124 123 125 15 20 (nil) [1 uses])
(note 125 124 126 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 126 125 130 15 (set (reg:SI 138 [ <retval> ])
        (reg:SI 137 [ _29 ])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":331:1 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 137 [ _29 ])
        (nil)))
(insn 130 126 131 15 (set (reg/i:SI 0 r0)
        (reg:SI 138 [ <retval> ])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":331:1 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 138 [ <retval> ])
        (nil)))
(insn 131 130 0 15 (use (reg/i:SI 0 r0)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":331:1 -1
     (nil))
;;  succ:       EXIT [always]  (FALLTHRU)
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]


;; Function HAL_FLASHEx_OBGetConfig (HAL_FLASHEx_OBGetConfig, funcdef_no=137, decl_uid=7312, cgraph_uid=142, symbol_order=141)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 4 n_edges 3 count 4 (    1)
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3
;; 2 succs { 3 }
;; 3 succs { 1 }
Building IRA IR
verify found no changes in insn with uid = 9.
verify found no changes in insn with uid = 15.
verify found no changes in insn with uid = 21.
verify found no changes in insn with uid = 27.
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs

    r130: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a0 (r130,l0) best LO_REGS, allocno LO_REGS
    r129: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a3 (r129,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r128: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a5 (r128,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r127: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a4 (r127,l0) best LO_REGS, allocno LO_REGS
    r126: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a7 (r126,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r125: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a8 (r125,l0) best LO_REGS, allocno LO_REGS
    r124: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a11 (r124,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r123: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a12 (r123,l0) best LO_REGS, allocno LO_REGS
    r122: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a15 (r122,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r121: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a17 (r121,l0) best LO_REGS, allocno LO_REGS
    r120: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a16 (r120,l0) best LO_REGS, allocno LO_REGS
    r119: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a1 (r119,l0) best LO_REGS, allocno LO_REGS
    r118: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a2 (r118,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a6 (r117,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a9 (r116,l0) best LO_REGS, allocno LO_REGS
    r115: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a10 (r115,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a13 (r114,l0) best LO_REGS, allocno LO_REGS
    r113: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a14 (r113,l0) best GENERAL_REGS, allocno GENERAL_REGS

  a0(r130,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a1(r119,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  a2(r118,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:20000 VFP_LO_REGS:20000 ALL_REGS:20000 MEM:2000
  a3(r129,l0) costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  a4(r127,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a5(r128,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:11000
  a6(r117,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:2000
  a7(r126,l0) costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  a8(r125,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a9(r116,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  a10(r115,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:20000 VFP_LO_REGS:20000 ALL_REGS:20000 MEM:2000
  a11(r124,l0) costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  a12(r123,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a13(r114,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  a14(r113,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:20000 VFP_LO_REGS:20000 ALL_REGS:20000 MEM:2000
  a15(r122,l0) costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  a16(r120,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a17(r121,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:29000 VFP_LO_REGS:29000 ALL_REGS:29000 MEM:15000

   Insn 36(l0): point = 0
   Insn 32(l0): point = 3
   Insn 31(l0): point = 5
   Insn 30(l0): point = 7
   Insn 29(l0): point = 9
   Insn 28(l0): point = 11
   Insn 27(l0): point = 13
   Insn 26(l0): point = 15
   Insn 25(l0): point = 17
   Insn 24(l0): point = 19
   Insn 23(l0): point = 21
   Insn 22(l0): point = 23
   Insn 21(l0): point = 25
   Insn 20(l0): point = 27
   Insn 19(l0): point = 29
   Insn 18(l0): point = 31
   Insn 17(l0): point = 33
   Insn 16(l0): point = 35
   Insn 15(l0): point = 37
   Insn 14(l0): point = 39
   Insn 13(l0): point = 41
   Insn 12(l0): point = 43
   Insn 11(l0): point = 45
   Insn 10(l0): point = 47
   Insn 9(l0): point = 49
   Insn 8(l0): point = 51
   Insn 7(l0): point = 53
   Insn 6(l0): point = 55
   Insn 2(l0): point = 57
 a0(r130): [4..5]
 a1(r119): [4..7]
 a2(r118): [8..9]
 a3(r129): [10..11]
 a4(r127): [16..19]
 a5(r128): [16..17]
 a6(r117): [18..21]
 a7(r126): [22..23]
 a8(r125): [28..29]
 a9(r116): [28..31]
 a10(r115): [32..33]
 a11(r124): [34..35]
 a12(r123): [40..41]
 a13(r114): [40..43]
 a14(r113): [44..45]
 a15(r122): [46..47]
 a16(r120): [52..55]
 a17(r121): [52..53]
Compressing live ranges: from 60 to 26 - 43%
Ranges after the compression:
 a0(r130): [0..1]
 a1(r119): [0..1]
 a2(r118): [2..3]
 a3(r129): [4..5]
 a4(r127): [6..9]
 a5(r128): [6..7]
 a6(r117): [8..9]
 a7(r126): [10..11]
 a8(r125): [12..13]
 a9(r116): [12..13]
 a10(r115): [14..15]
 a11(r124): [16..17]
 a12(r123): [18..19]
 a13(r114): [18..19]
 a14(r113): [20..21]
 a15(r122): [22..23]
 a16(r120): [24..25]
 a17(r121): [24..25]
  regions=1, blocks=4, points=26
    allocnos=18 (big 0), copies=0, conflicts=0, ranges=18
Disposition:
   14:r113 l0     3   13:r114 l0     2   10:r115 l0     3    9:r116 l0     2
    6:r117 l0     2    2:r118 l0     3    1:r119 l0     2   16:r120 l0     3
   17:r121 l0     2   15:r122 l0     3   12:r123 l0     3   11:r124 l0     3
    8:r125 l0     3    7:r126 l0     3    4:r127 l0     3    5:r128 l0     2
    3:r129 l0     3    0:r130 l0     3
+++Costs: overall 8000, reg 8000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_FLASHEx_OBGetConfig

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 7 [r7] 12 [ip] 13 [sp] 14 [lr]
;;  ref usage 	r0={5d,5u} r1={5d} r2={5d} r3={5d} r7={1d,3u} r12={8d} r13={1d,7u} r14={5d} r15={4d} r16={5d} r17={5d} r18={5d} r19={5d} r20={5d} r21={5d} r22={5d} r23={5d} r24={5d} r25={5d} r26={5d} r27={5d} r28={5d} r29={5d} r30={5d} r31={5d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r53={4d} r54={4d} r55={4d} r56={4d} r57={4d} r58={4d} r59={4d} r60={4d} r61={4d} r62={4d} r63={4d} r64={4d} r65={4d} r66={4d} r67={4d} r68={4d} r69={4d} r70={4d} r71={4d} r72={4d} r73={4d} r74={4d} r75={4d} r76={4d} r77={4d} r78={4d} r79={4d} r80={4d} r81={4d} r82={4d} r83={4d} r84={4d} r85={4d} r86={4d} r87={4d} r88={4d} r89={4d} r90={4d} r91={4d} r92={4d} r93={4d} r94={4d} r95={4d} r96={4d} r97={4d} r98={4d} r99={4d} r100={4d} r101={4d} r102={1d,9u} r103={1d,2u} r104={4d} r105={4d} r106={4d} r113={1d,1u} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,1u} r123={1d,1u} r124={1d,1u} r125={1d,1u} r126={1d,1u} r127={1d,1u} r128={1d,1u} r129={1d,1u} r130={1d,1u} 
;;    total ref usage 411{367d,44u,0e} in 29{25 regular + 4 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, maybe hot
;;  prev block 0, next block 3, flags: (RTL)
;;  pred:       ENTRY (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (mem/f/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -4 [0xfffffffffffffffc])) [11 pOBInit+0 S4 A32])
        (reg:SI 0 r0 [ pOBInit ])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":341:1 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ pOBInit ])
        (nil)))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 7 2 (set (reg/f:SI 120)
        (mem/f/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -4 [0xfffffffffffffffc])) [11 pOBInit+0 S4 A32])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":342:23 749 {*thumb2_movsi_vfp}
     (nil))
(insn 7 6 8 2 (set (reg:SI 121)
        (const_int 15 [0xf])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":342:23 749 {*thumb2_movsi_vfp}
     (nil))
(insn 8 7 9 2 (set (mem:SI (reg/f:SI 120) [3 pOBInit_9(D)->OptionType+0 S4 A32])
        (reg:SI 121)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":342:23 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 121)
        (expr_list:REG_DEAD (reg/f:SI 120)
            (nil))))
(call_insn 9 8 10 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("FLASH_OB_GetWRP") [flags 0x3]  <function_decl 00000000073fb800 FLASH_OB_GetWRP>) [0 FLASH_OB_GetWRP S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":345:34 291 {*call_value_symbol}
     (nil)
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(insn 10 9 11 2 (set (reg:SI 122)
        (reg:SI 0 r0)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":345:34 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 11 10 12 2 (set (reg:SI 113 [ _1 ])
        (reg:SI 122)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":345:34 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 122)
        (nil)))
(insn 12 11 13 2 (set (reg:SI 114 [ _2 ])
        (reg:SI 113 [ _1 ])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":345:24 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 13 12 14 2 (set (reg/f:SI 123)
        (mem/f/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -4 [0xfffffffffffffffc])) [11 pOBInit+0 S4 A32])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":345:22 749 {*thumb2_movsi_vfp}
     (nil))
(insn 14 13 15 2 (set (mem:SI (plus:SI (reg/f:SI 123)
                (const_int 8 [0x8])) [3 pOBInit_9(D)->WRPSector+0 S4 A32])
        (reg:SI 114 [ _2 ])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":345:22 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 123)
        (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
            (nil))))
(call_insn 15 14 16 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("FLASH_OB_GetRDP") [flags 0x3]  <function_decl 00000000073fb900 FLASH_OB_GetRDP>) [0 FLASH_OB_GetRDP S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":348:33 291 {*call_value_symbol}
     (nil)
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(insn 16 15 17 2 (set (reg:SI 124)
        (reg:SI 0 r0)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":348:33 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 17 16 18 2 (set (reg:SI 115 [ _3 ])
        (reg:SI 124)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":348:33 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 124)
        (nil)))
(insn 18 17 19 2 (set (reg:SI 116 [ _4 ])
        (reg:SI 115 [ _3 ])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":348:23 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (nil)))
(insn 19 18 20 2 (set (reg/f:SI 125)
        (mem/f/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -4 [0xfffffffffffffffc])) [11 pOBInit+0 S4 A32])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":348:21 749 {*thumb2_movsi_vfp}
     (nil))
(insn 20 19 21 2 (set (mem:SI (plus:SI (reg/f:SI 125)
                (const_int 16 [0x10])) [3 pOBInit_9(D)->RDPLevel+0 S4 A32])
        (reg:SI 116 [ _4 ])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":348:21 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 125)
        (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
            (nil))))
(call_insn 21 20 22 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("FLASH_OB_GetUser") [flags 0x3]  <function_decl 00000000073fb700 FLASH_OB_GetUser>) [0 FLASH_OB_GetUser S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":351:34 291 {*call_value_symbol}
     (nil)
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(insn 22 21 23 2 (set (reg:SI 126)
        (reg:SI 0 r0)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":351:34 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 23 22 24 2 (set (reg:SI 117 [ _5 ])
        (reg:SI 126)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":351:34 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 126)
        (nil)))
(insn 24 23 25 2 (set (reg/f:SI 127)
        (mem/f/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -4 [0xfffffffffffffffc])) [11 pOBInit+0 S4 A32])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":351:23 749 {*thumb2_movsi_vfp}
     (nil))
(insn 25 24 26 2 (set (reg:QI 128)
        (subreg/s/v:QI (reg:SI 117 [ _5 ]) 0)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":351:23 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 117 [ _5 ])
        (nil)))
(insn 26 25 27 2 (set (mem:QI (plus:SI (reg/f:SI 127)
                (const_int 24 [0x18])) [0 pOBInit_9(D)->USERConfig+0 S1 A32])
        (reg:QI 128)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":351:23 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:QI 128)
        (expr_list:REG_DEAD (reg/f:SI 127)
            (nil))))
(call_insn 27 26 28 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("FLASH_OB_GetBOR") [flags 0x3]  <function_decl 00000000073fba00 FLASH_OB_GetBOR>) [0 FLASH_OB_GetBOR S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":354:33 291 {*call_value_symbol}
     (nil)
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(insn 28 27 29 2 (set (reg:SI 129)
        (reg:SI 0 r0)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":354:33 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 29 28 30 2 (set (reg:SI 118 [ _6 ])
        (reg:SI 129)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":354:33 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 129)
        (nil)))
(insn 30 29 31 2 (set (reg:SI 119 [ _7 ])
        (reg:SI 118 [ _6 ])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":354:23 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 118 [ _6 ])
        (nil)))
(insn 31 30 32 2 (set (reg/f:SI 130)
        (mem/f/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -4 [0xfffffffffffffffc])) [11 pOBInit+0 S4 A32])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":354:21 749 {*thumb2_movsi_vfp}
     (nil))
(insn 32 31 35 2 (set (mem:SI (plus:SI (reg/f:SI 130)
                (const_int 20 [0x14])) [3 pOBInit_9(D)->BORLevel+0 S4 A32])
        (reg:SI 119 [ _7 ])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":354:21 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 130)
        (expr_list:REG_DEAD (reg:SI 119 [ _7 ])
            (nil))))
;;  succ:       3 [always]  (FALLTHRU) ../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c:355:1
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

;; basic block 3, loop depth 0, maybe hot
;;  prev block 2, next block 1, flags: (RTL)
;;  pred:       2 [always]  (FALLTHRU) ../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c:355:1
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
(note 35 32 36 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 36 35 0 3 (const_int 0 [0]) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":355:1 313 {nop}
     (nil))
;;  succ:       EXIT [always]  (FALLTHRU)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]


;; Function HAL_FLASHEx_AdvOBProgram (HAL_FLASHEx_AdvOBProgram, funcdef_no=138, decl_uid=7314, cgraph_uid=143, symbol_order=142)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 7 n_edges 8 count 7 (    1)
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6
;; 2 succs { 3 6 }
;; 3 succs { 4 5 }
;; 4 succs { 6 }
;; 5 succs { 6 }
;; 6 succs { 1 }
Building IRA IR
verify found no changes in insn with uid = 24.
verify found no changes in insn with uid = 36.
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs

    r131: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a2 (r131,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r130: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a3 (r130,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r129: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a6 (r129,l0) best LO_REGS, allocno LO_REGS
    r128: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a7 (r128,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r127: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a8 (r127,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r126: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a11 (r126,l0) best LO_REGS, allocno LO_REGS
    r125: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a13 (r125,l0) best LO_REGS, allocno LO_REGS
    r124: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a16 (r124,l0) best LO_REGS, allocno LO_REGS
    r123: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a17 (r123,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r122: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a18 (r122,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r121: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a0 (r121,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r120: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a1 (r120,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r119: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a4 (r119,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r118: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a5 (r118,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a9 (r117,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a10 (r116,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a12 (r115,l0) best LO_REGS, allocno LO_REGS
    r114: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a14 (r114,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a15 (r113,l0) best LO_REGS, allocno LO_REGS

  a0(r121,l0) costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  a1(r120,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  a2(r131,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:11000
  a3(r130,l0) costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 MEM:11000
  a4(r119,l0) costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  a5(r118,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  a6(r129,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a7(r128,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:11000
  a8(r127,l0) costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 MEM:11000
  a9(r117,l0) costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  a10(r116,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  a11(r126,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a12(r115,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a13(r125,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a14(r114,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a15(r113,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a16(r124,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a17(r123,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:11000
  a18(r122,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:6000

   Insn 50(l0): point = 0
   Insn 49(l0): point = 2
   Insn 45(l0): point = 4
   Insn 42(l0): point = 6
   Insn 39(l0): point = 9
   Insn 38(l0): point = 11
   Insn 37(l0): point = 13
   Insn 36(l0): point = 15
   Insn 35(l0): point = 17
   Insn 34(l0): point = 19
   Insn 33(l0): point = 21
   Insn 32(l0): point = 23
   Insn 52(l0): point = 26
   Insn 27(l0): point = 28
   Insn 26(l0): point = 30
   Insn 25(l0): point = 32
   Insn 24(l0): point = 34
   Insn 23(l0): point = 36
   Insn 22(l0): point = 38
   Insn 21(l0): point = 40
   Insn 20(l0): point = 42
   Insn 18(l0): point = 45
   Insn 17(l0): point = 47
   Insn 16(l0): point = 49
   Insn 15(l0): point = 51
   Insn 13(l0): point = 54
   Insn 12(l0): point = 56
   Insn 11(l0): point = 58
   Insn 10(l0): point = 60
   Insn 9(l0): point = 62
   Insn 8(l0): point = 64
   Insn 7(l0): point = 66
   Insn 6(l0): point = 68
   Insn 2(l0): point = 70
 a0(r121): [3..4]
 a1(r120): [5..6]
 a2(r131): [10..11]
 a3(r130): [12..13]
 a4(r119): [18..19]
 a5(r118): [20..21]
 a6(r129): [22..23]
 a7(r128): [29..30]
 a8(r127): [31..32]
 a9(r117): [37..38]
 a10(r116): [39..40]
 a11(r126): [41..42]
 a12(r115): [48..49]
 a13(r125): [50..51]
 a14(r114): [57..58]
 a15(r113): [59..60]
 a16(r124): [61..62]
 a17(r123): [65..66]
 a18(r122): [67..68]
Compressing live ranges: from 73 to 38 - 52%
Ranges after the compression:
 a0(r121): [0..1]
 a1(r120): [2..3]
 a2(r131): [4..5]
 a3(r130): [6..7]
 a4(r119): [8..9]
 a5(r118): [10..11]
 a6(r129): [12..13]
 a7(r128): [14..15]
 a8(r127): [16..17]
 a9(r117): [18..19]
 a10(r116): [20..21]
 a11(r126): [22..23]
 a12(r115): [24..25]
 a13(r125): [26..27]
 a14(r114): [28..29]
 a15(r113): [30..31]
 a16(r124): [32..33]
 a17(r123): [34..35]
 a18(r122): [36..37]
  regions=1, blocks=7, points=38
    allocnos=19 (big 0), copies=0, conflicts=0, ranges=19
Disposition:
   15:r113 l0     3   14:r114 l0     3   12:r115 l0     3   10:r116 l0     3
    9:r117 l0     3    5:r118 l0     3    4:r119 l0     3    1:r120 l0     3
    0:r121 l0     3   18:r122 l0     3   17:r123 l0     3   16:r124 l0     3
   13:r125 l0     3   11:r126 l0     3    8:r127 l0     3    7:r128 l0     3
    6:r129 l0     3    3:r130 l0     3    2:r131 l0     3
+++Costs: overall 10000, reg 10000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_FLASHEx_AdvOBProgram

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 7 [r7] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={6d,7u} r1={3d} r2={3d} r3={3d} r7={1d,6u} r12={4d} r13={1d,8u} r14={3d} r15={2d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={4d,2u} r101={2d} r102={1d,15u} r103={1d,5u} r104={2d} r105={2d} r106={2d} r113={1d,1u} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,1u} r123={1d,1u} r124={1d,1u} r125={1d,1u} r126={1d,1u} r127={1d,1u} r128={1d,1u} r129={1d,1u} r130={1d,1u} r131={1d,1u} 
;;    total ref usage 273{211d,62u,0e} in 34{32 regular + 2 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, maybe hot
;;  prev block 0, next block 3, flags: (RTL)
;;  pred:       ENTRY (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 113 114 122 123 124
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (mem/f/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -12 [0xfffffffffffffff4])) [12 pAdvOBInit+0 S4 A32])
        (reg:SI 0 r0 [ pAdvOBInit ])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":370:1 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ pAdvOBInit ])
        (nil)))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 7 2 (set (reg:SI 122)
        (const_int 1 [0x1])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":371:21 749 {*thumb2_movsi_vfp}
     (nil))
(insn 7 6 8 2 (set (reg:QI 123)
        (subreg:QI (reg:SI 122) 0)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":371:21 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 122)
        (nil)))
(insn 8 7 9 2 (set (mem/c:QI (plus:SI (reg/f:SI 102 sfp)
                (const_int -1 [0xffffffffffffffff])) [0 status+0 S1 A8])
        (reg:QI 123)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":371:21 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:QI 123)
        (nil)))
(insn 9 8 10 2 (set (reg/f:SI 124)
        (mem/f/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -12 [0xfffffffffffffff4])) [12 pAdvOBInit+0 S4 A32])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":377:19 749 {*thumb2_movsi_vfp}
     (nil))
(insn 10 9 11 2 (set (reg:SI 113 [ _1 ])
        (mem:SI (reg/f:SI 124) [3 pAdvOBInit_12(D)->OptionType+0 S4 A32])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":377:19 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 124)
        (nil)))
(insn 11 10 12 2 (set (reg:SI 114 [ _2 ])
        (and:SI (reg:SI 113 [ _1 ])
            (const_int 1 [0x1]))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":377:33 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 12 11 13 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 114 [ _2 ])
            (const_int 0 [0]))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":377:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(jump_insn 13 12 14 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 40)
            (pc))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":377:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (nil))
 -> 40)
;;  succ:       3 (FALLTHRU)
;;              6
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

;; basic block 3, loop depth 0, maybe hot
;;  prev block 2, next block 4, flags: (RTL)
;;  pred:       2 (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 115 125
(note 14 13 15 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 15 14 16 3 (set (reg/f:SI 125)
        (mem/f/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -12 [0xfffffffffffffff4])) [12 pAdvOBInit+0 S4 A32])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":381:20 749 {*thumb2_movsi_vfp}
     (nil))
(insn 16 15 17 3 (set (reg:SI 115 [ _3 ])
        (mem:SI (plus:SI (reg/f:SI 125)
                (const_int 4 [0x4])) [3 pAdvOBInit_12(D)->PCROPState+0 S4 A32])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":381:20 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 125)
        (nil)))
(insn 17 16 18 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 115 [ _3 ])
            (const_int 1 [0x1]))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":381:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (nil)))
(jump_insn 18 17 19 3 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 30)
            (pc))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":381:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (nil))
 -> 30)
;;  succ:       4 (FALLTHRU)
;;              5
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

;; basic block 4, loop depth 0, maybe hot
;;  prev block 3, next block 5, flags: (RTL)
;;  pred:       3 (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 116 117 126 127 128
(note 19 18 20 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 20 19 21 4 (set (reg/f:SI 126)
        (mem/f/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -12 [0xfffffffffffffff4])) [12 pAdvOBInit+0 S4 A32])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":387:47 749 {*thumb2_movsi_vfp}
     (nil))
(insn 21 20 22 4 (set (reg:SI 116 [ _4 ])
        (zero_extend:SI (mem:HI (plus:SI (reg/f:SI 126)
                    (const_int 8 [0x8])) [1 pAdvOBInit_12(D)->Sectors+0 S2 A32]))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":387:47 1028 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg/f:SI 126)
        (nil)))
(insn 22 21 23 4 (set (reg:SI 117 [ _5 ])
        (reg:SI 116 [ _4 ])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":387:16 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
        (nil)))
(insn 23 22 24 4 (set (reg:SI 0 r0)
        (reg:SI 117 [ _5 ])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":387:16 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 117 [ _5 ])
        (nil)))
(call_insn 24 23 25 4 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("FLASH_OB_EnablePCROP") [flags 0x3]  <function_decl 00000000073fbb00 FLASH_OB_EnablePCROP>) [0 FLASH_OB_EnablePCROP S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":387:16 291 {*call_value_symbol}
     (nil)
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(insn 25 24 26 4 (set (reg:SI 127)
        (reg:SI 0 r0)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":387:16 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 26 25 27 4 (set (reg:QI 128)
        (subreg/s/v:QI (reg:SI 127) 0)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":387:16 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 127)
        (nil)))
(insn 27 26 52 4 (set (mem/c:QI (plus:SI (reg/f:SI 102 sfp)
                (const_int -1 [0xffffffffffffffff])) [0 status+0 S1 A8])
        (reg:QI 128)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":387:16 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:QI 128)
        (nil)))
(jump_insn 52 27 53 4 (set (pc)
        (label_ref 40)) 284 {*arm_jump}
     (nil)
 -> 40)
;;  succ:       6 [always] 
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

(barrier 53 52 30)
;; basic block 5, loop depth 0, maybe hot
;;  prev block 4, next block 6, flags: (RTL)
;;  pred:       3
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 118 119 129 130 131
(code_label 30 53 31 5 31 (nil) [1 uses])
(note 31 30 32 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 32 31 33 5 (set (reg/f:SI 129)
        (mem/f/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -12 [0xfffffffffffffff4])) [12 pAdvOBInit+0 S4 A32])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":399:48 749 {*thumb2_movsi_vfp}
     (nil))
(insn 33 32 34 5 (set (reg:SI 118 [ _6 ])
        (zero_extend:SI (mem:HI (plus:SI (reg/f:SI 129)
                    (const_int 8 [0x8])) [1 pAdvOBInit_12(D)->Sectors+0 S2 A32]))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":399:48 1028 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg/f:SI 129)
        (nil)))
(insn 34 33 35 5 (set (reg:SI 119 [ _7 ])
        (reg:SI 118 [ _6 ])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":399:16 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 118 [ _6 ])
        (nil)))
(insn 35 34 36 5 (set (reg:SI 0 r0)
        (reg:SI 119 [ _7 ])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":399:16 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 119 [ _7 ])
        (nil)))
(call_insn 36 35 37 5 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("FLASH_OB_DisablePCROP") [flags 0x3]  <function_decl 00000000073fbc00 FLASH_OB_DisablePCROP>) [0 FLASH_OB_DisablePCROP S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":399:16 291 {*call_value_symbol}
     (nil)
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(insn 37 36 38 5 (set (reg:SI 130)
        (reg:SI 0 r0)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":399:16 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 38 37 39 5 (set (reg:QI 131)
        (subreg/s/v:QI (reg:SI 130) 0)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":399:16 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 130)
        (nil)))
(insn 39 38 40 5 (set (mem/c:QI (plus:SI (reg/f:SI 102 sfp)
                (const_int -1 [0xffffffffffffffff])) [0 status+0 S1 A8])
        (reg:QI 131)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":399:16 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:QI 131)
        (nil)))
;;  succ:       6 (FALLTHRU)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

;; basic block 6, loop depth 0, maybe hot
;;  prev block 5, next block 1, flags: (RTL)
;;  pred:       2
;;              5 (FALLTHRU)
;;              4 [always] 
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 120 121
(code_label 40 39 41 6 30 (nil) [2 uses])
(note 41 40 42 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 42 41 45 6 (set (reg:SI 120 [ _17 ])
        (zero_extend:SI (mem/c:QI (plus:SI (reg/f:SI 102 sfp)
                    (const_int -1 [0xffffffffffffffff])) [0 status+0 S1 A8]))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":415:10 1029 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 45 42 49 6 (set (reg:SI 121 [ <retval> ])
        (reg:SI 120 [ _17 ])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":415:10 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 120 [ _17 ])
        (nil)))
(insn 49 45 50 6 (set (reg/i:SI 0 r0)
        (reg:SI 121 [ <retval> ])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":416:1 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 121 [ <retval> ])
        (nil)))
(insn 50 49 0 6 (use (reg/i:SI 0 r0)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":416:1 -1
     (nil))
;;  succ:       EXIT [always]  (FALLTHRU)
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]


;; Function HAL_FLASHEx_AdvOBGetConfig (HAL_FLASHEx_AdvOBGetConfig, funcdef_no=139, decl_uid=7316, cgraph_uid=144, symbol_order=143)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 4 n_edges 3 count 4 (    1)
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3
;; 2 succs { 3 }
;; 3 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs

    r117: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a1 (r117,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a0 (r116,l0) best LO_REGS, allocno LO_REGS
    r115: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a3 (r115,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a2 (r114,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a4 (r113,l0) best LO_REGS, allocno LO_REGS

  a0(r116,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a1(r117,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  a2(r114,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  a3(r115,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  a4(r113,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:29000 VFP_LO_REGS:29000 ALL_REGS:29000 MEM:15000

   Insn 15(l0): point = 0
   Insn 11(l0): point = 3
   Insn 10(l0): point = 5
   Insn 9(l0): point = 7
   Insn 8(l0): point = 9
   Insn 7(l0): point = 11
   Insn 6(l0): point = 13
   Insn 2(l0): point = 15
 a0(r116): [4..7]
 a1(r117): [4..5]
 a2(r114): [6..9]
 a3(r115): [10..11]
 a4(r113): [12..13]
Compressing live ranges: from 18 to 8 - 44%
Ranges after the compression:
 a0(r116): [0..3]
 a1(r117): [0..1]
 a2(r114): [2..3]
 a3(r115): [4..5]
 a4(r113): [6..7]
  regions=1, blocks=4, points=8
    allocnos=5 (big 0), copies=0, conflicts=0, ranges=5
Disposition:
    4:r113 l0     3    2:r114 l0     2    3:r115 l0     3    0:r116 l0     3
    1:r117 l0     2
+++Costs: overall 0, reg 0, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_FLASHEx_AdvOBGetConfig

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 7 [r7]
;;  ref usage 	r0={1d,1u} r1={1d} r2={1d} r3={1d} r7={1d,3u} r13={1d,3u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,5u} r103={1d,2u} r113={1d,1u} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} 
;;    total ref usage 49{30d,19u,0e} in 8{8 regular + 0 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, maybe hot
;;  prev block 0, next block 3, flags: (RTL)
;;  pred:       ENTRY (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 113 114 115 116 117
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (mem/f/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -4 [0xfffffffffffffffc])) [12 pAdvOBInit+0 S4 A32])
        (reg:SI 0 r0 [ pAdvOBInit ])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":426:1 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ pAdvOBInit ])
        (nil)))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 7 2 (set (reg/f:SI 113 [ _1 ])
        (const_int 1073888278 [0x40023c16])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":431:26 749 {*thumb2_movsi_vfp}
     (nil))
(insn 7 6 8 2 (set (reg:HI 115)
        (mem/v:HI (reg/f:SI 113 [ _1 ]) [1 *_1+0 S2 A16])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":431:26 739 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 113 [ _1 ])
        (nil)))
(insn 8 7 9 2 (set (reg:SI 114 [ _2 ])
        (zero_extend:SI (reg:HI 115))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":431:26 1028 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:HI 115)
        (nil)))
(insn 9 8 10 2 (set (reg/f:SI 116)
        (mem/f/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -4 [0xfffffffffffffffc])) [12 pAdvOBInit+0 S4 A32])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":431:23 749 {*thumb2_movsi_vfp}
     (nil))
(insn 10 9 11 2 (set (reg:HI 117)
        (subreg/s/v:HI (reg:SI 114 [ _2 ]) 0)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":431:23 739 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(insn 11 10 14 2 (set (mem:HI (plus:SI (reg/f:SI 116)
                (const_int 8 [0x8])) [1 pAdvOBInit_4(D)->Sectors+0 S2 A32])
        (reg:HI 117)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":431:23 739 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:HI 117)
        (expr_list:REG_DEAD (reg/f:SI 116)
            (nil))))
;;  succ:       3 [always]  (FALLTHRU) ../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c:443:1
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

;; basic block 3, loop depth 0, maybe hot
;;  prev block 2, next block 1, flags: (RTL)
;;  pred:       2 [always]  (FALLTHRU) ../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c:443:1
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
(note 14 11 15 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 15 14 0 3 (const_int 0 [0]) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":443:1 313 {nop}
     (nil))
;;  succ:       EXIT [always]  (FALLTHRU)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]


;; Function HAL_FLASHEx_OB_SelectPCROP (HAL_FLASHEx_OB_SelectPCROP, funcdef_no=140, decl_uid=7318, cgraph_uid=145, symbol_order=144)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs

    r124: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a3 (r124,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r123: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a5 (r123,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r122: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a6 (r122,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r121: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a7 (r121,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r120: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a8 (r120,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r119: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a10 (r119,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r118: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a0 (r118,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a1 (r117,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a4 (r116,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a2 (r115,l0) best LO_REGS, allocno LO_REGS
    r114: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a9 (r114,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a11 (r113,l0) best LO_REGS, allocno LO_REGS

  a0(r118,l0) costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  a1(r117,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:24000 VFP_LO_REGS:24000 ALL_REGS:24000 MEM:6000
  a2(r115,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:29000 VFP_LO_REGS:29000 ALL_REGS:29000 MEM:15000
  a3(r124,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:11000
  a4(r116,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:11000
  a5(r123,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:11000
  a6(r122,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:20000
  a7(r121,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:11000
  a8(r120,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:11000
  a9(r114,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a10(r119,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:11000
  a11(r113,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:29000 VFP_LO_REGS:29000 ALL_REGS:29000 MEM:15000

   Insn 25(l0): point = 0
   Insn 24(l0): point = 2
   Insn 20(l0): point = 4
   Insn 17(l0): point = 6
   Insn 16(l0): point = 8
   Insn 15(l0): point = 10
   Insn 14(l0): point = 12
   Insn 13(l0): point = 14
   Insn 12(l0): point = 16
   Insn 11(l0): point = 18
   Insn 10(l0): point = 20
   Insn 9(l0): point = 22
   Insn 8(l0): point = 24
   Insn 7(l0): point = 26
   Insn 6(l0): point = 28
   Insn 5(l0): point = 30
 a0(r118): [3..4]
 a1(r117): [5..6]
 a2(r115): [9..18]
 a3(r124): [9..10]
 a4(r116): [11..12]
 a5(r123): [13..14]
 a6(r122): [15..16]
 a7(r121): [21..22]
 a8(r120): [23..24]
 a9(r114): [25..26]
 a10(r119): [27..28]
 a11(r113): [29..30]
Compressing live ranges: from 33 to 22 - 66%
Ranges after the compression:
 a0(r118): [0..1]
 a1(r117): [2..3]
 a2(r115): [4..11]
 a3(r124): [4..5]
 a4(r116): [6..7]
 a5(r123): [8..9]
 a6(r122): [10..11]
 a7(r121): [12..13]
 a8(r120): [14..15]
 a9(r114): [16..17]
 a10(r119): [18..19]
 a11(r113): [20..21]
  regions=1, blocks=3, points=22
    allocnos=12 (big 0), copies=0, conflicts=0, ranges=12
Disposition:
   11:r113 l0     3    9:r114 l0     3    2:r115 l0     2    4:r116 l0     3
    1:r117 l0     3    0:r118 l0     3   10:r119 l0     3    8:r120 l0     3
    7:r121 l0     3    6:r122 l0     3    5:r123 l0     3    3:r124 l0     3
+++Costs: overall 2000, reg 2000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_FLASHEx_OB_SelectPCROP

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 7 [r7]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,4u} r103={1d,1u} r113={1d,1u} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,1u} r123={1d,1u} r124={1d,1u} 
;;    total ref usage 61{38d,23u,0e} in 16{16 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, maybe hot
;;  prev block 0, next block 1, flags: (RTL)
;;  pred:       ENTRY (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 113 114 115 116 117 118 119 120 121 122 123 124
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(insn 5 2 6 2 (set (reg/f:SI 113 [ _1 ])
        (const_int 1073888279 [0x40023c17])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":462:64 749 {*thumb2_movsi_vfp}
     (nil))
(insn 6 5 7 2 (set (reg:QI 119)
        (mem/v:QI (reg/f:SI 113 [ _1 ]) [0 *_1+0 S1 A8])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":462:64 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg/f:SI 113 [ _1 ])
        (nil)))
(insn 7 6 8 2 (set (reg:SI 114 [ _2 ])
        (zero_extend:SI (reg:QI 119))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":462:64 1029 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:QI 119)
        (nil)))
(insn 8 7 9 2 (set (reg:SI 120)
        (and:SI (reg:SI 114 [ _2 ])
            (const_int 127 [0x7f]))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":462:13 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(insn 9 8 10 2 (set (reg:QI 121)
        (subreg:QI (reg:SI 120) 0)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":462:13 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 120)
        (nil)))
(insn 10 9 11 2 (set (mem/c:QI (plus:SI (reg/f:SI 102 sfp)
                (const_int -1 [0xffffffffffffffff])) [0 optiontmp+0 S1 A8])
        (reg:QI 121)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":462:13 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:QI 121)
        (nil)))
(insn 11 10 12 2 (set (reg/f:SI 115 [ _3 ])
        (const_int 1073888279 [0x40023c17])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":465:3 749 {*thumb2_movsi_vfp}
     (nil))
(insn 12 11 13 2 (set (reg:QI 122)
        (mem/c:QI (plus:SI (reg/f:SI 102 sfp)
                (const_int -1 [0xffffffffffffffff])) [0 optiontmp+0 S1 A8])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":465:42 263 {*arm_movqi_insn}
     (nil))
(insn 13 12 14 2 (set (reg:SI 123)
        (ior:SI (subreg:SI (reg:QI 122) 0)
            (const_int -128 [0xffffffffffffff80]))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":465:42 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:QI 122)
        (nil)))
(insn 14 13 15 2 (set (reg:SI 116 [ _4 ])
        (zero_extend:SI (subreg:QI (reg:SI 123) 0))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":465:42 1029 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 123)
        (nil)))
(insn 15 14 16 2 (set (reg:QI 124)
        (subreg/s/v:QI (reg:SI 116 [ _4 ]) 0)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":465:40 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
        (nil)))
(insn 16 15 17 2 (set (mem/v:QI (reg/f:SI 115 [ _3 ]) [0 *_3+0 S1 A8])
        (reg:QI 124)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":465:40 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:QI 124)
        (expr_list:REG_DEAD (reg/f:SI 115 [ _3 ])
            (nil))))
(insn 17 16 20 2 (set (reg:SI 117 [ _8 ])
        (const_int 0 [0])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":467:10 749 {*thumb2_movsi_vfp}
     (nil))
(insn 20 17 24 2 (set (reg:SI 118 [ <retval> ])
        (reg:SI 117 [ _8 ])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":467:10 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 117 [ _8 ])
        (nil)))
(insn 24 20 25 2 (set (reg/i:SI 0 r0)
        (reg:SI 118 [ <retval> ])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":468:1 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 118 [ <retval> ])
        (nil)))
(insn 25 24 0 2 (use (reg/i:SI 0 r0)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":468:1 -1
     (nil))
;;  succ:       EXIT [always]  (FALLTHRU)
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]


;; Function HAL_FLASHEx_OB_DeSelectPCROP (HAL_FLASHEx_OB_DeSelectPCROP, funcdef_no=141, decl_uid=7320, cgraph_uid=146, symbol_order=145)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs

    r121: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a3 (r121,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r120: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a4 (r120,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r119: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a5 (r119,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r118: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a7 (r118,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a0 (r117,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a1 (r116,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a2 (r115,l0) best LO_REGS, allocno LO_REGS
    r114: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a6 (r114,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a8 (r113,l0) best LO_REGS, allocno LO_REGS

  a0(r117,l0) costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  a1(r116,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:24000 VFP_LO_REGS:24000 ALL_REGS:24000 MEM:6000
  a2(r115,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:29000 VFP_LO_REGS:29000 ALL_REGS:29000 MEM:15000
  a3(r121,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:20000
  a4(r120,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:11000
  a5(r119,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:11000
  a6(r114,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a7(r118,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:11000
  a8(r113,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:29000 VFP_LO_REGS:29000 ALL_REGS:29000 MEM:15000

   Insn 22(l0): point = 0
   Insn 21(l0): point = 2
   Insn 17(l0): point = 4
   Insn 14(l0): point = 6
   Insn 13(l0): point = 8
   Insn 12(l0): point = 10
   Insn 11(l0): point = 12
   Insn 10(l0): point = 14
   Insn 9(l0): point = 16
   Insn 8(l0): point = 18
   Insn 7(l0): point = 20
   Insn 6(l0): point = 22
   Insn 5(l0): point = 24
 a0(r117): [3..4]
 a1(r116): [5..6]
 a2(r115): [9..12]
 a3(r121): [9..10]
 a4(r120): [15..16]
 a5(r119): [17..18]
 a6(r114): [19..20]
 a7(r118): [21..22]
 a8(r113): [23..24]
Compressing live ranges: from 27 to 16 - 59%
Ranges after the compression:
 a0(r117): [0..1]
 a1(r116): [2..3]
 a2(r115): [4..5]
 a3(r121): [4..5]
 a4(r120): [6..7]
 a5(r119): [8..9]
 a6(r114): [10..11]
 a7(r118): [12..13]
 a8(r113): [14..15]
  regions=1, blocks=3, points=16
    allocnos=9 (big 0), copies=0, conflicts=0, ranges=9
Disposition:
    8:r113 l0     3    6:r114 l0     3    2:r115 l0     2    1:r116 l0     3
    0:r117 l0     3    7:r118 l0     3    5:r119 l0     3    4:r120 l0     3
    3:r121 l0     3
+++Costs: overall 2000, reg 2000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


HAL_FLASHEx_OB_DeSelectPCROP

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 7 [r7]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,4u} r103={1d,1u} r113={1d,1u} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} 
;;    total ref usage 55{35d,20u,0e} in 13{13 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, maybe hot
;;  prev block 0, next block 1, flags: (RTL)
;;  pred:       ENTRY (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 113 114 115 116 117 118 119 120 121
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(insn 5 2 6 2 (set (reg/f:SI 113 [ _1 ])
        (const_int 1073888279 [0x40023c17])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":487:64 749 {*thumb2_movsi_vfp}
     (nil))
(insn 6 5 7 2 (set (reg:QI 118)
        (mem/v:QI (reg/f:SI 113 [ _1 ]) [0 *_1+0 S1 A8])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":487:64 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg/f:SI 113 [ _1 ])
        (nil)))
(insn 7 6 8 2 (set (reg:SI 114 [ _2 ])
        (zero_extend:SI (reg:QI 118))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":487:64 1029 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:QI 118)
        (nil)))
(insn 8 7 9 2 (set (reg:SI 119)
        (and:SI (reg:SI 114 [ _2 ])
            (const_int 127 [0x7f]))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":487:13 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(insn 9 8 10 2 (set (reg:QI 120)
        (subreg:QI (reg:SI 119) 0)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":487:13 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 119)
        (nil)))
(insn 10 9 11 2 (set (mem/c:QI (plus:SI (reg/f:SI 102 sfp)
                (const_int -1 [0xffffffffffffffff])) [0 optiontmp+0 S1 A8])
        (reg:QI 120)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":487:13 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:QI 120)
        (nil)))
(insn 11 10 12 2 (set (reg/f:SI 115 [ _3 ])
        (const_int 1073888279 [0x40023c17])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":490:3 749 {*thumb2_movsi_vfp}
     (nil))
(insn 12 11 13 2 (set (reg:QI 121)
        (mem/c:QI (plus:SI (reg/f:SI 102 sfp)
                (const_int -1 [0xffffffffffffffff])) [0 optiontmp+0 S1 A8])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":490:40 263 {*arm_movqi_insn}
     (nil))
(insn 13 12 14 2 (set (mem/v:QI (reg/f:SI 115 [ _3 ]) [0 *_3+0 S1 A8])
        (reg:QI 121)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":490:40 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:QI 121)
        (expr_list:REG_DEAD (reg/f:SI 115 [ _3 ])
            (nil))))
(insn 14 13 17 2 (set (reg:SI 116 [ _7 ])
        (const_int 0 [0])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":492:10 749 {*thumb2_movsi_vfp}
     (nil))
(insn 17 14 21 2 (set (reg:SI 117 [ <retval> ])
        (reg:SI 116 [ _7 ])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":492:10 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 116 [ _7 ])
        (nil)))
(insn 21 17 22 2 (set (reg/i:SI 0 r0)
        (reg:SI 117 [ <retval> ])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":493:1 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 117 [ <retval> ])
        (nil)))
(insn 22 21 0 2 (use (reg/i:SI 0 r0)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":493:1 -1
     (nil))
;;  succ:       EXIT [always]  (FALLTHRU)
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]


;; Function FLASH_MassErase (FLASH_MassErase, funcdef_no=142, decl_uid=7899, cgraph_uid=147, symbol_order=146)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 4 n_edges 3 count 4 (    1)
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3
;; 2 succs { 3 }
;; 3 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs

    r129: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a15 (r129,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r128: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a16 (r128,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r127: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a1 (r127,l0) best LO_REGS, allocno LO_REGS
    r126: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a0 (r126,l0) best LO_REGS, allocno LO_REGS
    r125: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a2 (r125,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r124: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a3 (r124,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r123: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a5 (r123,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r122: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a4 (r122,l0) best LO_REGS, allocno LO_REGS
    r121: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a6 (r121,l0) best LO_REGS, allocno LO_REGS
    r120: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a8 (r120,l0) best LO_REGS, allocno LO_REGS
    r119: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a7 (r119,l0) best LO_REGS, allocno LO_REGS
    r118: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a9 (r118,l0) best LO_REGS, allocno LO_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a10 (r117,l0) best LO_REGS, allocno LO_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a12 (r116,l0) best LO_REGS, allocno LO_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a11 (r115,l0) best LO_REGS, allocno LO_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a13 (r114,l0) best LO_REGS, allocno LO_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a14 (r113,l0) best LO_REGS, allocno LO_REGS

  a0(r126,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:29000 VFP_LO_REGS:29000 ALL_REGS:29000 MEM:15000
  a1(r127,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a2(r125,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a3(r124,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a4(r122,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a5(r123,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a6(r121,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:29000 VFP_LO_REGS:29000 ALL_REGS:29000 MEM:15000
  a7(r119,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:29000 VFP_LO_REGS:29000 ALL_REGS:29000 MEM:15000
  a8(r120,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a9(r118,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a10(r117,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:29000 VFP_LO_REGS:29000 ALL_REGS:29000 MEM:15000
  a11(r115,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:29000 VFP_LO_REGS:29000 ALL_REGS:29000 MEM:15000
  a12(r116,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a13(r114,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a14(r113,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:29000 VFP_LO_REGS:29000 ALL_REGS:29000 MEM:15000
  a15(r129,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:11000
  a16(r128,l0) costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 MEM:11000

   Insn 30(l0): point = 0
   Insn 26(l0): point = 3
   Insn 25(l0): point = 5
   Insn 24(l0): point = 7
   Insn 23(l0): point = 9
   Insn 22(l0): point = 11
   Insn 21(l0): point = 13
   Insn 20(l0): point = 15
   Insn 19(l0): point = 17
   Insn 18(l0): point = 19
   Insn 17(l0): point = 21
   Insn 16(l0): point = 23
   Insn 15(l0): point = 25
   Insn 14(l0): point = 27
   Insn 13(l0): point = 29
   Insn 12(l0): point = 31
   Insn 11(l0): point = 33
   Insn 10(l0): point = 35
   Insn 9(l0): point = 37
   Insn 4(l0): point = 39
   Insn 3(l0): point = 41
   Insn 5(l0): point = 43
   Insn 2(l0): point = 45
 a0(r126): [4..7]
 a1(r127): [4..5]
 a2(r125): [6..9]
 a3(r124): [10..11]
 a4(r122): [10..15]
 a5(r123): [12..13]
 a6(r121): [16..17]
 a7(r119): [20..23]
 a8(r120): [20..21]
 a9(r118): [22..25]
 a10(r117): [26..27]
 a11(r115): [30..33]
 a12(r116): [30..31]
 a13(r114): [32..35]
 a14(r113): [36..37]
 a15(r129): [40..41]
 a16(r128): [42..45]
Compressing live ranges: from 48 to 26 - 54%
Ranges after the compression:
 a0(r126): [0..3]
 a1(r127): [0..1]
 a2(r125): [2..3]
 a3(r124): [4..5]
 a4(r122): [4..7]
 a5(r123): [6..7]
 a6(r121): [8..9]
 a7(r119): [10..13]
 a8(r120): [10..11]
 a9(r118): [12..13]
 a10(r117): [14..15]
 a11(r115): [16..19]
 a12(r116): [16..17]
 a13(r114): [18..19]
 a14(r113): [20..21]
 a15(r129): [22..23]
 a16(r128): [24..25]
  regions=1, blocks=4, points=26
    allocnos=17 (big 0), copies=0, conflicts=0, ranges=17
Disposition:
   14:r113 l0     3   13:r114 l0     3   11:r115 l0     2   12:r116 l0     3
   10:r117 l0     3    9:r118 l0     3    7:r119 l0     2    8:r120 l0     3
    6:r121 l0     3    4:r122 l0     2    5:r123 l0     3    3:r124 l0     3
    2:r125 l0     3    0:r126 l0     2    1:r127 l0     3   16:r128 l0     3
   15:r129 l0     3
+++Costs: overall 2000, reg 2000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


FLASH_MassErase

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 7 [r7]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d} r3={1d} r7={1d,3u} r13={1d,3u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,6u} r103={1d,2u} r113={1d,1u} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,1u} r123={1d,1u} r124={1d,1u} r125={1d,1u} r126={1d,1u} r127={1d,1u} r128={1d,1u} r129={1d,1u} 
;;    total ref usage 75{42d,33u,0e} in 23{23 regular + 0 call} insns.
(note 1 0 7 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, maybe hot
;;  prev block 0, next block 3, flags: (RTL)
;;  pred:       ENTRY (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 5 2 (set (reg:SI 128)
        (reg:SI 0 r0 [ VoltageRange ])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":949:1 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ VoltageRange ])
        (nil)))
(insn 5 2 3 2 (set (mem/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -8 [0xfffffffffffffff8])) [3 Banks+0 S4 A32])
        (reg:SI 1 r1 [ Banks ])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":949:1 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ Banks ])
        (nil)))
(insn 3 5 4 2 (set (reg:QI 129)
        (subreg:QI (reg:SI 128) 0)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":949:1 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 128)
        (nil)))
(insn 4 3 6 2 (set (mem/c:QI (plus:SI (reg/f:SI 102 sfp)
                (const_int -1 [0xffffffffffffffff])) [0 VoltageRange+0 S1 A8])
        (reg:QI 129)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":949:1 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:QI 129)
        (nil)))
(note 6 4 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (reg/f:SI 113 [ _1 ])
        (const_int 1073888256 [0x40023c00])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":955:3 749 {*thumb2_movsi_vfp}
     (nil))
(insn 10 9 11 2 (set (reg:SI 114 [ _2 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 16 [0x10])) [3 _1->CR+0 S4 A32])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":955:3 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 113 [ _1 ])
        (nil)))
(insn 11 10 12 2 (set (reg/f:SI 115 [ _3 ])
        (const_int 1073888256 [0x40023c00])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":955:3 749 {*thumb2_movsi_vfp}
     (nil))
(insn 12 11 13 2 (set (reg:SI 116 [ _4 ])
        (and:SI (reg:SI 114 [ _2 ])
            (const_int -769 [0xfffffffffffffcff]))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":955:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(insn 13 12 14 2 (set (mem/v:SI (plus:SI (reg/f:SI 115 [ _3 ])
                (const_int 16 [0x10])) [3 _3->CR+0 S4 A32])
        (reg:SI 116 [ _4 ])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":955:3 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
        (expr_list:REG_DEAD (reg/f:SI 115 [ _3 ])
            (nil))))
(insn 14 13 15 2 (set (reg/f:SI 117 [ _5 ])
        (const_int 1073888256 [0x40023c00])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":956:8 749 {*thumb2_movsi_vfp}
     (nil))
(insn 15 14 16 2 (set (reg:SI 118 [ _6 ])
        (mem/v:SI (plus:SI (reg/f:SI 117 [ _5 ])
                (const_int 16 [0x10])) [3 _5->CR+0 S4 A32])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":956:8 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 117 [ _5 ])
        (nil)))
(insn 16 15 17 2 (set (reg/f:SI 119 [ _7 ])
        (const_int 1073888256 [0x40023c00])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":956:8 749 {*thumb2_movsi_vfp}
     (nil))
(insn 17 16 18 2 (set (reg:SI 120 [ _8 ])
        (ior:SI (reg:SI 118 [ _6 ])
            (const_int 4 [0x4]))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":956:13 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 118 [ _6 ])
        (nil)))
(insn 18 17 19 2 (set (mem/v:SI (plus:SI (reg/f:SI 119 [ _7 ])
                (const_int 16 [0x10])) [3 _7->CR+0 S4 A32])
        (reg:SI 120 [ _8 ])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":956:13 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 120 [ _8 ])
        (expr_list:REG_DEAD (reg/f:SI 119 [ _7 ])
            (nil))))
(insn 19 18 20 2 (set (reg/f:SI 121 [ _9 ])
        (const_int 1073888256 [0x40023c00])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":957:8 749 {*thumb2_movsi_vfp}
     (nil))
(insn 20 19 21 2 (set (reg:SI 122 [ _10 ])
        (mem/v:SI (plus:SI (reg/f:SI 121 [ _9 ])
                (const_int 16 [0x10])) [3 _9->CR+0 S4 A32])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":957:8 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 121 [ _9 ])
        (nil)))
(insn 21 20 22 2 (set (reg:SI 123 [ _11 ])
        (zero_extend:SI (mem/c:QI (plus:SI (reg/f:SI 102 sfp)
                    (const_int -1 [0xffffffffffffffff])) [0 VoltageRange+0 S1 A8]))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":957:33 1029 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 22 21 23 2 (set (reg:SI 124 [ _12 ])
        (ashift:SI (reg:SI 123 [ _11 ])
            (const_int 8 [0x8]))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":957:56 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 123 [ _11 ])
        (nil)))
(insn 23 22 24 2 (set (reg:SI 125 [ _13 ])
        (ior:SI (reg:SI 122 [ _10 ])
            (reg:SI 124 [ _12 ]))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":957:13 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 124 [ _12 ])
        (expr_list:REG_DEAD (reg:SI 122 [ _10 ])
            (nil))))
(insn 24 23 25 2 (set (reg/f:SI 126 [ _14 ])
        (const_int 1073888256 [0x40023c00])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":957:8 749 {*thumb2_movsi_vfp}
     (nil))
(insn 25 24 26 2 (set (reg:SI 127 [ _15 ])
        (ior:SI (reg:SI 125 [ _13 ])
            (const_int 65536 [0x10000]))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":957:13 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 125 [ _13 ])
        (nil)))
(insn 26 25 29 2 (set (mem/v:SI (plus:SI (reg/f:SI 126 [ _14 ])
                (const_int 16 [0x10])) [3 _14->CR+0 S4 A32])
        (reg:SI 127 [ _15 ])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":957:13 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 127 [ _15 ])
        (expr_list:REG_DEAD (reg/f:SI 126 [ _14 ])
            (nil))))
;;  succ:       3 [always]  (FALLTHRU) ../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c:958:1
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

;; basic block 3, loop depth 0, maybe hot
;;  prev block 2, next block 1, flags: (RTL)
;;  pred:       2 [always]  (FALLTHRU) ../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c:958:1
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
(note 29 26 30 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 30 29 0 3 (const_int 0 [0]) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":958:1 313 {nop}
     (nil))
;;  succ:       EXIT [always]  (FALLTHRU)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]


;; Function FLASH_Erase_Sector (FLASH_Erase_Sector, funcdef_no=143, decl_uid=7323, cgraph_uid=148, symbol_order=147)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 11 n_edges 13 count 11 (    1)
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7 8 9 10
;; 2 succs { 3 4 }
;; 3 succs { 9 }
;; 4 succs { 5 6 }
;; 5 succs { 9 }
;; 6 succs { 7 8 }
;; 7 succs { 9 }
;; 8 succs { 9 }
;; 9 succs { 10 }
;; 10 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs

    r146: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a9 (r146,l0) best LO_REGS, allocno LO_REGS
    r145: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a17 (r145,l0) best LO_REGS, allocno LO_REGS
    r144: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a24 (r144,l0) best LO_REGS, allocno LO_REGS
    r143: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a25 (r143,l0) best LO_REGS, allocno LO_REGS
    r142: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a26 (r142,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r141: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a27 (r141,l0) best LO_REGS, allocno LO_REGS
    r140: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a28 (r140,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r139: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a29 (r139,l0) best LO_REGS, allocno LO_REGS
    r138: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a30 (r138,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r137: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a31 (r137,l0) best LO_REGS, allocno LO_REGS
    r136: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a32 (r136,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r135: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a33 (r135,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r134: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a1 (r134,l0) best LO_REGS, allocno LO_REGS
    r133: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a0 (r133,l0) best LO_REGS, allocno LO_REGS
    r132: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a2 (r132,l0) best LO_REGS, allocno LO_REGS
    r131: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a3 (r131,l0) best LO_REGS, allocno LO_REGS
    r130: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a5 (r130,l0) best LO_REGS, allocno LO_REGS
    r129: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a4 (r129,l0) best LO_REGS, allocno LO_REGS
    r128: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a6 (r128,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r127: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a7 (r127,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r126: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a8 (r126,l0) best LO_REGS, allocno LO_REGS
    r125: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a10 (r125,l0) best LO_REGS, allocno LO_REGS
    r124: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a12 (r124,l0) best LO_REGS, allocno LO_REGS
    r123: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a11 (r123,l0) best LO_REGS, allocno LO_REGS
    r122: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a13 (r122,l0) best LO_REGS, allocno LO_REGS
    r121: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a14 (r121,l0) best LO_REGS, allocno LO_REGS
    r120: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a16 (r120,l0) best LO_REGS, allocno LO_REGS
    r119: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a15 (r119,l0) best LO_REGS, allocno LO_REGS
    r118: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a18 (r118,l0) best LO_REGS, allocno LO_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a19 (r117,l0) best LO_REGS, allocno LO_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a21 (r116,l0) best LO_REGS, allocno LO_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a20 (r115,l0) best LO_REGS, allocno LO_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a22 (r114,l0) best LO_REGS, allocno LO_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a23 (r113,l0) best LO_REGS, allocno LO_REGS

  a0(r133,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:29000 VFP_LO_REGS:29000 ALL_REGS:29000 MEM:15000
  a1(r134,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a2(r132,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a3(r131,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:29000 VFP_LO_REGS:29000 ALL_REGS:29000 MEM:15000
  a4(r129,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:29000 VFP_LO_REGS:29000 ALL_REGS:29000 MEM:15000
  a5(r130,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a6(r128,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a7(r127,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a8(r126,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a9(r146,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a10(r125,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:29000 VFP_LO_REGS:29000 ALL_REGS:29000 MEM:15000
  a11(r123,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:29000 VFP_LO_REGS:29000 ALL_REGS:29000 MEM:15000
  a12(r124,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a13(r122,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a14(r121,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:29000 VFP_LO_REGS:29000 ALL_REGS:29000 MEM:15000
  a15(r119,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:29000 VFP_LO_REGS:29000 ALL_REGS:29000 MEM:15000
  a16(r120,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a17(r145,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a18(r118,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a19(r117,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:29000 VFP_LO_REGS:29000 ALL_REGS:29000 MEM:15000
  a20(r115,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:29000 VFP_LO_REGS:29000 ALL_REGS:29000 MEM:15000
  a21(r116,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a22(r114,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a23(r113,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:29000 VFP_LO_REGS:29000 ALL_REGS:29000 MEM:15000
  a24(r144,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:29000 VFP_LO_REGS:29000 ALL_REGS:29000 MEM:15000
  a25(r143,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:29000 VFP_LO_REGS:29000 ALL_REGS:29000 MEM:15000
  a26(r142,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a27(r141,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:29000 VFP_LO_REGS:29000 ALL_REGS:29000 MEM:15000
  a28(r140,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a29(r139,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:29000 VFP_LO_REGS:29000 ALL_REGS:29000 MEM:15000
  a30(r138,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a31(r137,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:29000 VFP_LO_REGS:29000 ALL_REGS:29000 MEM:15000
  a32(r136,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:11000
  a33(r135,l0) costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 MEM:11000

   Insn 83(l0): point = 0
   Insn 73(l0): point = 3
   Insn 72(l0): point = 5
   Insn 71(l0): point = 7
   Insn 70(l0): point = 9
   Insn 69(l0): point = 11
   Insn 68(l0): point = 13
   Insn 67(l0): point = 15
   Insn 66(l0): point = 17
   Insn 65(l0): point = 19
   Insn 64(l0): point = 21
   Insn 63(l0): point = 23
   Insn 62(l0): point = 25
   Insn 61(l0): point = 27
   Insn 60(l0): point = 29
   Insn 59(l0): point = 31
   Insn 58(l0): point = 33
   Insn 57(l0): point = 35
   Insn 56(l0): point = 37
   Insn 55(l0): point = 39
   Insn 54(l0): point = 41
   Insn 53(l0): point = 43
   Insn 52(l0): point = 45
   Insn 51(l0): point = 47
   Insn 50(l0): point = 49
   Insn 49(l0): point = 51
   Insn 48(l0): point = 53
   Insn 47(l0): point = 55
   Insn 46(l0): point = 57
   Insn 45(l0): point = 59
   Insn 42(l0): point = 62
   Insn 41(l0): point = 64
   Insn 80(l0): point = 67
   Insn 36(l0): point = 69
   Insn 35(l0): point = 71
   Insn 33(l0): point = 74
   Insn 32(l0): point = 76
   Insn 31(l0): point = 78
   Insn 78(l0): point = 81
   Insn 26(l0): point = 83
   Insn 25(l0): point = 85
   Insn 23(l0): point = 88
   Insn 22(l0): point = 90
   Insn 21(l0): point = 92
   Insn 76(l0): point = 95
   Insn 16(l0): point = 97
   Insn 15(l0): point = 99
   Insn 13(l0): point = 102
   Insn 12(l0): point = 104
   Insn 11(l0): point = 106
   Insn 10(l0): point = 108
   Insn 9(l0): point = 110
   Insn 5(l0): point = 112
   Insn 4(l0): point = 114
   Insn 3(l0): point = 116
   Insn 2(l0): point = 118
 a0(r133): [4..7]
 a1(r134): [4..5]
 a2(r132): [6..9]
 a3(r131): [10..11]
 a4(r129): [14..17]
 a5(r130): [14..15]
 a6(r128): [16..19]
 a7(r127): [20..21]
 a8(r126): [20..25]
 a9(r146): [22..23]
 a10(r125): [26..27]
 a11(r123): [30..33]
 a12(r124): [30..31]
 a13(r122): [32..35]
 a14(r121): [36..37]
 a15(r119): [40..45]
 a16(r120): [40..41]
 a17(r145): [42..43]
 a18(r118): [42..47]
 a19(r117): [48..49]
 a20(r115): [52..55]
 a21(r116): [52..53]
 a22(r114): [54..57]
 a23(r113): [58..59]
 a24(r144): [63..64]
 a25(r143): [70..71]
 a26(r142): [77..78]
 a27(r141): [84..85]
 a28(r140): [91..92]
 a29(r139): [98..99]
 a30(r138): [105..106]
 a31(r137): [109..110]
 a32(r136): [113..114]
 a33(r135): [115..116]
Compressing live ranges: from 121 to 54 - 44%
Ranges after the compression:
 a0(r133): [0..3]
 a1(r134): [0..1]
 a2(r132): [2..3]
 a3(r131): [4..5]
 a4(r129): [6..9]
 a5(r130): [6..7]
 a6(r128): [8..9]
 a7(r127): [10..11]
 a8(r126): [10..13]
 a9(r146): [12..13]
 a10(r125): [14..15]
 a11(r123): [16..19]
 a12(r124): [16..17]
 a13(r122): [18..19]
 a14(r121): [20..21]
 a15(r119): [22..25]
 a16(r120): [22..23]
 a17(r145): [24..25]
 a18(r118): [24..25]
 a19(r117): [26..27]
 a20(r115): [28..31]
 a21(r116): [28..29]
 a22(r114): [30..31]
 a23(r113): [32..33]
 a24(r144): [34..35]
 a25(r143): [36..37]
 a26(r142): [38..39]
 a27(r141): [40..41]
 a28(r140): [42..43]
 a29(r139): [44..45]
 a30(r138): [46..47]
 a31(r137): [48..49]
 a32(r136): [50..51]
 a33(r135): [52..53]
  regions=1, blocks=11, points=54
    allocnos=34 (big 0), copies=0, conflicts=0, ranges=34
Disposition:
   23:r113 l0     3   22:r114 l0     3   20:r115 l0     2   21:r116 l0     3
   19:r117 l0     3   18:r118 l0     2   15:r119 l0     1   16:r120 l0     3
   14:r121 l0     3   13:r122 l0     3   11:r123 l0     2   12:r124 l0     3
   10:r125 l0     3    8:r126 l0     2    7:r127 l0     3    6:r128 l0     3
    4:r129 l0     2    5:r130 l0     3    3:r131 l0     3    2:r132 l0     3
    0:r133 l0     2    1:r134 l0     3   33:r135 l0     3   32:r136 l0     3
   31:r137 l0     3   30:r138 l0     3   29:r139 l0     3   28:r140 l0     3
   27:r141 l0     3   26:r142 l0     3   25:r143 l0     3   24:r144 l0     3
   17:r145 l0     3    9:r146 l0     3
+++Costs: overall 2000, reg 2000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


FLASH_Erase_Sector

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 7 [r7] 100 [cc]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d} r3={1d} r7={1d,10u} r13={1d,10u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={3d,3u} r102={1d,22u} r103={1d,9u} r113={1d,1u} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,1u} r123={1d,1u} r124={1d,1u} r125={1d,1u} r126={1d,1u} r127={1d,1u} r128={1d,1u} r129={1d,1u} r130={1d,1u} r131={1d,1u} r132={1d,1u} r133={1d,1u} r134={1d,1u} r135={1d,1u} r136={1d,1u} r137={1d,1u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r144={1d,1u} r145={1d,1u} r146={1d,1u} 
;;    total ref usage 152{62d,90u,0e} in 56{56 regular + 0 call} insns.
(note 1 0 7 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, maybe hot
;;  prev block 0, next block 3, flags: (RTL)
;;  pred:       ENTRY (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 135 136 137 138
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (mem/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -12 [0xfffffffffffffff4])) [3 Sector+0 S4 A32])
        (reg:SI 0 r0 [ Sector ])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":978:1 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ Sector ])
        (nil)))
(insn 3 2 4 2 (set (reg:SI 135)
        (reg:SI 1 r1 [ VoltageRange ])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":978:1 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ VoltageRange ])
        (nil)))
(insn 4 3 5 2 (set (reg:QI 136)
        (subreg:QI (reg:SI 135) 0)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":978:1 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 135)
        (nil)))
(insn 5 4 6 2 (set (mem/c:QI (plus:SI (reg/f:SI 102 sfp)
                (const_int -13 [0xfffffffffffffff3])) [0 VoltageRange+0 S1 A8])
        (reg:QI 136)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":978:1 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:QI 136)
        (nil)))
(note 6 5 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 6 10 2 (set (reg:SI 137)
        (const_int 0 [0])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":979:12 749 {*thumb2_movsi_vfp}
     (nil))
(insn 10 9 11 2 (set (mem/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -4 [0xfffffffffffffffc])) [3 tmp_psize+0 S4 A32])
        (reg:SI 137)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":979:12 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 137)
        (nil)))
(insn 11 10 12 2 (set (reg:SI 138)
        (zero_extend:SI (mem/c:QI (plus:SI (reg/f:SI 102 sfp)
                    (const_int -13 [0xfffffffffffffff3])) [0 VoltageRange+0 S1 A8]))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":985:6 1029 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 12 11 13 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 138)
            (const_int 0 [0]))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":985:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 138)
        (nil)))
(jump_insn 13 12 14 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 19)
            (pc))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":985:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (nil))
 -> 19)
;;  succ:       3 (FALLTHRU)
;;              4
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

;; basic block 3, loop depth 0, maybe hot
;;  prev block 2, next block 4, flags: (RTL)
;;  pred:       2 (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 139
(note 14 13 15 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 15 14 16 3 (set (reg:SI 139)
        (const_int 0 [0])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":987:15 749 {*thumb2_movsi_vfp}
     (nil))
(insn 16 15 76 3 (set (mem/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -4 [0xfffffffffffffffc])) [3 tmp_psize+0 S4 A32])
        (reg:SI 139)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":987:15 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 139)
        (nil)))
(jump_insn 76 16 77 3 (set (pc)
        (label_ref 43)) 284 {*arm_jump}
     (nil)
 -> 43)
;;  succ:       9 [always] 
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

(barrier 77 76 19)
;; basic block 4, loop depth 0, maybe hot
;;  prev block 3, next block 5, flags: (RTL)
;;  pred:       2
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 140
(code_label 19 77 20 4 48 (nil) [1 uses])
(note 20 19 21 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 21 20 22 4 (set (reg:SI 140)
        (zero_extend:SI (mem/c:QI (plus:SI (reg/f:SI 102 sfp)
                    (const_int -13 [0xfffffffffffffff3])) [0 VoltageRange+0 S1 A8]))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":989:11 1029 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 22 21 23 4 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 140)
            (const_int 1 [0x1]))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":989:11 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 140)
        (nil)))
(jump_insn 23 22 24 4 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 29)
            (pc))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":989:11 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (nil))
 -> 29)
;;  succ:       5 (FALLTHRU)
;;              6
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

;; basic block 5, loop depth 0, maybe hot
;;  prev block 4, next block 6, flags: (RTL)
;;  pred:       4 (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 141
(note 24 23 25 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 25 24 26 5 (set (reg:SI 141)
        (const_int 256 [0x100])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":991:15 749 {*thumb2_movsi_vfp}
     (nil))
(insn 26 25 78 5 (set (mem/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -4 [0xfffffffffffffffc])) [3 tmp_psize+0 S4 A32])
        (reg:SI 141)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":991:15 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 141)
        (nil)))
(jump_insn 78 26 79 5 (set (pc)
        (label_ref 43)) 284 {*arm_jump}
     (nil)
 -> 43)
;;  succ:       9 [always] 
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

(barrier 79 78 29)
;; basic block 6, loop depth 0, maybe hot
;;  prev block 5, next block 7, flags: (RTL)
;;  pred:       4
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 142
(code_label 29 79 30 6 50 (nil) [1 uses])
(note 30 29 31 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 31 30 32 6 (set (reg:SI 142)
        (zero_extend:SI (mem/c:QI (plus:SI (reg/f:SI 102 sfp)
                    (const_int -13 [0xfffffffffffffff3])) [0 VoltageRange+0 S1 A8]))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":993:11 1029 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 32 31 33 6 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 142)
            (const_int 2 [0x2]))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":993:11 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 142)
        (nil)))
(jump_insn 33 32 34 6 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 39)
            (pc))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":993:11 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (nil))
 -> 39)
;;  succ:       7 (FALLTHRU)
;;              8
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

;; basic block 7, loop depth 0, maybe hot
;;  prev block 6, next block 8, flags: (RTL)
;;  pred:       6 (FALLTHRU)
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 143
(note 34 33 35 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 35 34 36 7 (set (reg:SI 143)
        (const_int 512 [0x200])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":995:15 749 {*thumb2_movsi_vfp}
     (nil))
(insn 36 35 80 7 (set (mem/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -4 [0xfffffffffffffffc])) [3 tmp_psize+0 S4 A32])
        (reg:SI 143)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":995:15 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 143)
        (nil)))
(jump_insn 80 36 81 7 (set (pc)
        (label_ref 43)) 284 {*arm_jump}
     (nil)
 -> 43)
;;  succ:       9 [always] 
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

(barrier 81 80 39)
;; basic block 8, loop depth 0, maybe hot
;;  prev block 7, next block 9, flags: (RTL)
;;  pred:       6
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 144
(code_label 39 81 40 8 51 (nil) [1 uses])
(note 40 39 41 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 41 40 42 8 (set (reg:SI 144)
        (const_int 768 [0x300])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":999:15 749 {*thumb2_movsi_vfp}
     (nil))
(insn 42 41 43 8 (set (mem/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -4 [0xfffffffffffffffc])) [3 tmp_psize+0 S4 A32])
        (reg:SI 144)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":999:15 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 144)
        (nil)))
;;  succ:       9 (FALLTHRU)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

;; basic block 9, loop depth 0, maybe hot
;;  prev block 8, next block 10, flags: (RTL)
;;  pred:       8 (FALLTHRU)
;;              3 [always] 
;;              5 [always] 
;;              7 [always] 
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 145 146
(code_label 43 42 44 9 49 (nil) [3 uses])
(note 44 43 45 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 45 44 46 9 (set (reg/f:SI 113 [ _1 ])
        (const_int 1073888256 [0x40023c00])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1003:3 749 {*thumb2_movsi_vfp}
     (nil))
(insn 46 45 47 9 (set (reg:SI 114 [ _2 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 16 [0x10])) [3 _1->CR+0 S4 A32])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1003:3 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 113 [ _1 ])
        (nil)))
(insn 47 46 48 9 (set (reg/f:SI 115 [ _3 ])
        (const_int 1073888256 [0x40023c00])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1003:3 749 {*thumb2_movsi_vfp}
     (nil))
(insn 48 47 49 9 (set (reg:SI 116 [ _4 ])
        (and:SI (reg:SI 114 [ _2 ])
            (const_int -769 [0xfffffffffffffcff]))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1003:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(insn 49 48 50 9 (set (mem/v:SI (plus:SI (reg/f:SI 115 [ _3 ])
                (const_int 16 [0x10])) [3 _3->CR+0 S4 A32])
        (reg:SI 116 [ _4 ])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1003:3 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
        (expr_list:REG_DEAD (reg/f:SI 115 [ _3 ])
            (nil))))
(insn 50 49 51 9 (set (reg/f:SI 117 [ _5 ])
        (const_int 1073888256 [0x40023c00])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1004:8 749 {*thumb2_movsi_vfp}
     (nil))
(insn 51 50 52 9 (set (reg:SI 118 [ _6 ])
        (mem/v:SI (plus:SI (reg/f:SI 117 [ _5 ])
                (const_int 16 [0x10])) [3 _5->CR+0 S4 A32])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1004:8 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 117 [ _5 ])
        (nil)))
(insn 52 51 53 9 (set (reg/f:SI 119 [ _7 ])
        (const_int 1073888256 [0x40023c00])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1004:8 749 {*thumb2_movsi_vfp}
     (nil))
(insn 53 52 54 9 (set (reg:SI 145)
        (mem/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -4 [0xfffffffffffffffc])) [3 tmp_psize+0 S4 A32])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1004:13 749 {*thumb2_movsi_vfp}
     (nil))
(insn 54 53 55 9 (set (reg:SI 120 [ _8 ])
        (ior:SI (reg:SI 118 [ _6 ])
            (reg:SI 145))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1004:13 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 145)
        (expr_list:REG_DEAD (reg:SI 118 [ _6 ])
            (nil))))
(insn 55 54 56 9 (set (mem/v:SI (plus:SI (reg/f:SI 119 [ _7 ])
                (const_int 16 [0x10])) [3 _7->CR+0 S4 A32])
        (reg:SI 120 [ _8 ])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1004:13 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 120 [ _8 ])
        (expr_list:REG_DEAD (reg/f:SI 119 [ _7 ])
            (nil))))
(insn 56 55 57 9 (set (reg/f:SI 121 [ _9 ])
        (const_int 1073888256 [0x40023c00])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1005:3 749 {*thumb2_movsi_vfp}
     (nil))
(insn 57 56 58 9 (set (reg:SI 122 [ _10 ])
        (mem/v:SI (plus:SI (reg/f:SI 121 [ _9 ])
                (const_int 16 [0x10])) [3 _9->CR+0 S4 A32])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1005:3 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 121 [ _9 ])
        (nil)))
(insn 58 57 59 9 (set (reg/f:SI 123 [ _11 ])
        (const_int 1073888256 [0x40023c00])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1005:3 749 {*thumb2_movsi_vfp}
     (nil))
(insn 59 58 60 9 (set (reg:SI 124 [ _12 ])
        (and:SI (reg:SI 122 [ _10 ])
            (const_int -249 [0xffffffffffffff07]))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1005:3 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 122 [ _10 ])
        (nil)))
(insn 60 59 61 9 (set (mem/v:SI (plus:SI (reg/f:SI 123 [ _11 ])
                (const_int 16 [0x10])) [3 _11->CR+0 S4 A32])
        (reg:SI 124 [ _12 ])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1005:3 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 124 [ _12 ])
        (expr_list:REG_DEAD (reg/f:SI 123 [ _11 ])
            (nil))))
(insn 61 60 62 9 (set (reg/f:SI 125 [ _13 ])
        (const_int 1073888256 [0x40023c00])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1006:8 749 {*thumb2_movsi_vfp}
     (nil))
(insn 62 61 63 9 (set (reg:SI 126 [ _14 ])
        (mem/v:SI (plus:SI (reg/f:SI 125 [ _13 ])
                (const_int 16 [0x10])) [3 _13->CR+0 S4 A32])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1006:8 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 125 [ _13 ])
        (nil)))
(insn 63 62 64 9 (set (reg:SI 146)
        (mem/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -12 [0xfffffffffffffff4])) [3 Sector+0 S4 A32])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1006:39 749 {*thumb2_movsi_vfp}
     (nil))
(insn 64 63 65 9 (set (reg:SI 127 [ _15 ])
        (ashift:SI (reg:SI 146)
            (const_int 3 [0x3]))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1006:39 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 146)
        (nil)))
(insn 65 64 66 9 (set (reg:SI 128 [ _16 ])
        (ior:SI (reg:SI 126 [ _14 ])
            (reg:SI 127 [ _15 ]))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1006:13 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 127 [ _15 ])
        (expr_list:REG_DEAD (reg:SI 126 [ _14 ])
            (nil))))
(insn 66 65 67 9 (set (reg/f:SI 129 [ _17 ])
        (const_int 1073888256 [0x40023c00])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1006:8 749 {*thumb2_movsi_vfp}
     (nil))
(insn 67 66 68 9 (set (reg:SI 130 [ _18 ])
        (ior:SI (reg:SI 128 [ _16 ])
            (const_int 2 [0x2]))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1006:13 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 128 [ _16 ])
        (nil)))
(insn 68 67 69 9 (set (mem/v:SI (plus:SI (reg/f:SI 129 [ _17 ])
                (const_int 16 [0x10])) [3 _17->CR+0 S4 A32])
        (reg:SI 130 [ _18 ])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1006:13 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 130 [ _18 ])
        (expr_list:REG_DEAD (reg/f:SI 129 [ _17 ])
            (nil))))
(insn 69 68 70 9 (set (reg/f:SI 131 [ _19 ])
        (const_int 1073888256 [0x40023c00])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1007:8 749 {*thumb2_movsi_vfp}
     (nil))
(insn 70 69 71 9 (set (reg:SI 132 [ _20 ])
        (mem/v:SI (plus:SI (reg/f:SI 131 [ _19 ])
                (const_int 16 [0x10])) [3 _19->CR+0 S4 A32])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1007:8 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 131 [ _19 ])
        (nil)))
(insn 71 70 72 9 (set (reg/f:SI 133 [ _21 ])
        (const_int 1073888256 [0x40023c00])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1007:8 749 {*thumb2_movsi_vfp}
     (nil))
(insn 72 71 73 9 (set (reg:SI 134 [ _22 ])
        (ior:SI (reg:SI 132 [ _20 ])
            (const_int 65536 [0x10000]))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1007:13 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 132 [ _20 ])
        (nil)))
(insn 73 72 82 9 (set (mem/v:SI (plus:SI (reg/f:SI 133 [ _21 ])
                (const_int 16 [0x10])) [3 _21->CR+0 S4 A32])
        (reg:SI 134 [ _22 ])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1007:13 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 134 [ _22 ])
        (expr_list:REG_DEAD (reg/f:SI 133 [ _21 ])
            (nil))))
;;  succ:       10 [always]  (FALLTHRU) ../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c:1008:1
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

;; basic block 10, loop depth 0, maybe hot
;;  prev block 9, next block 1, flags: (RTL)
;;  pred:       9 [always]  (FALLTHRU) ../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c:1008:1
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
(note 82 73 83 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 83 82 0 10 (const_int 0 [0]) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1008:1 313 {nop}
     (nil))
;;  succ:       EXIT [always]  (FALLTHRU)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]


;; Function FLASH_OB_EnableWRP (FLASH_OB_EnableWRP, funcdef_no=144, decl_uid=7902, cgraph_uid=149, symbol_order=148)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 5 n_edges 5 count 5 (    1)
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4
;; 2 succs { 3 4 }
;; 3 succs { 4 }
;; 4 succs { 1 }
Building IRA IR
verify found no changes in insn with uid = 11.
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs

    r130: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a3 (r130,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r129: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a5 (r129,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r128: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a8 (r128,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r127: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a10 (r127,l0) best LO_REGS, allocno LO_REGS
    r126: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a11 (r126,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r125: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a13 (r125,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r124: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a14 (r124,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r123: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a15 (r123,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r122: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a16 (r122,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r121: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a17 (r121,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r120: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a0 (r120,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r119: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a1 (r119,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r118: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a4 (r118,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a2 (r117,l0) best LO_REGS, allocno LO_REGS
    r116: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a6 (r116,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a9 (r115,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a7 (r114,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a12 (r113,l0) best LO_REGS, allocno LO_REGS

  a0(r120,l0) costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  a1(r119,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  a2(r117,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:29000 VFP_LO_REGS:29000 ALL_REGS:29000 MEM:15000
  a3(r130,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  a4(r118,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  a5(r129,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  a6(r116,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a7(r114,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a8(r128,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  a9(r115,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a10(r127,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  a11(r126,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  a12(r113,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:29000 VFP_LO_REGS:29000 ALL_REGS:29000 MEM:15000
  a13(r125,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a14(r124,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:11000
  a15(r123,l0) costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 MEM:11000
  a16(r122,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:11000
  a17(r121,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:6000

   Insn 41(l0): point = 0
   Insn 40(l0): point = 2
   Insn 36(l0): point = 4
   Insn 33(l0): point = 6
   Insn 30(l0): point = 9
   Insn 29(l0): point = 11
   Insn 28(l0): point = 13
   Insn 27(l0): point = 15
   Insn 26(l0): point = 17
   Insn 25(l0): point = 19
   Insn 24(l0): point = 21
   Insn 23(l0): point = 23
   Insn 22(l0): point = 25
   Insn 21(l0): point = 27
   Insn 20(l0): point = 29
   Insn 19(l0): point = 31
   Insn 17(l0): point = 34
   Insn 16(l0): point = 36
   Insn 15(l0): point = 38
   Insn 14(l0): point = 40
   Insn 13(l0): point = 42
   Insn 12(l0): point = 44
   Insn 11(l0): point = 46
   Insn 10(l0): point = 48
   Insn 9(l0): point = 50
   Insn 8(l0): point = 52
   Insn 7(l0): point = 54
   Insn 3(l0): point = 56
   Insn 2(l0): point = 58
 a0(r120): [3..4]
 a1(r119): [5..6]
 a2(r117): [10..17]
 a3(r130): [10..11]
 a4(r118): [12..13]
 a5(r129): [14..15]
 a6(r116): [16..19]
 a7(r114): [16..27]
 a8(r128): [20..21]
 a9(r115): [22..23]
 a10(r127): [24..25]
 a11(r126): [28..29]
 a12(r113): [30..31]
 a13(r125): [37..38]
 a14(r124): [41..42]
 a15(r123): [43..44]
 a16(r122): [51..52]
 a17(r121): [53..54]
Compressing live ranges: from 61 to 32 - 52%
Ranges after the compression:
 a0(r120): [0..1]
 a1(r119): [2..3]
 a2(r117): [4..11]
 a3(r130): [4..5]
 a4(r118): [6..7]
 a5(r129): [8..9]
 a6(r116): [10..11]
 a7(r114): [10..17]
 a8(r128): [12..13]
 a9(r115): [14..15]
 a10(r127): [16..17]
 a11(r126): [18..19]
 a12(r113): [20..21]
 a13(r125): [22..23]
 a14(r124): [24..25]
 a15(r123): [26..27]
 a16(r122): [28..29]
 a17(r121): [30..31]
  regions=1, blocks=5, points=32
    allocnos=18 (big 0), copies=0, conflicts=0, ranges=18
Disposition:
   12:r113 l0     3    7:r114 l0     2    9:r115 l0     3    6:r116 l0     3
    2:r117 l0     1    4:r118 l0     3    1:r119 l0     3    0:r120 l0     3
   17:r121 l0     3   16:r122 l0     3   15:r123 l0     3   14:r124 l0     3
   13:r125 l0     3   11:r126 l0     3   10:r127 l0     3    8:r128 l0     3
    5:r129 l0     3    3:r130 l0     3
+++Costs: overall 4000, reg 4000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


FLASH_OB_EnableWRP

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 7 [r7] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={4d,5u} r1={2d,1u} r2={2d} r3={2d} r7={1d,4u} r12={2d} r13={1d,5u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={2d,1u} r101={1d} r102={1d,11u} r103={1d,3u} r104={1d} r105={1d} r106={1d} r113={1d,1u} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,1u} r123={1d,1u} r124={1d,1u} r125={1d,1u} r126={1d,1u} r127={1d,1u} r128={1d,1u} r129={1d,1u} r130={1d,1u} 
;;    total ref usage 175{127d,48u,0e} in 29{28 regular + 1 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, maybe hot
;;  prev block 0, next block 3, flags: (RTL)
;;  pred:       ENTRY (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 121 122 123 124 125
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (mem/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -12 [0xfffffffffffffff4])) [3 WRPSector+0 S4 A32])
        (reg:SI 0 r0 [ WRPSector ])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1028:1 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ WRPSector ])
        (nil)))
(insn 3 2 4 2 (set (mem/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -16 [0xfffffffffffffff0])) [3 Banks+0 S4 A32])
        (reg:SI 1 r1 [ Banks ])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1028:1 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ Banks ])
        (nil)))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(insn 7 4 8 2 (set (reg:SI 121)
        (const_int 0 [0])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1029:21 749 {*thumb2_movsi_vfp}
     (nil))
(insn 8 7 9 2 (set (reg:QI 122)
        (subreg:QI (reg:SI 121) 0)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1029:21 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 121)
        (nil)))
(insn 9 8 10 2 (set (mem/c:QI (plus:SI (reg/f:SI 102 sfp)
                (const_int -1 [0xffffffffffffffff])) [0 status+0 S1 A8])
        (reg:QI 122)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1029:21 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:QI 122)
        (nil)))
(insn 10 9 11 2 (set (reg:SI 0 r0)
        (const_int 50000 [0xc350])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1036:12 749 {*thumb2_movsi_vfp}
     (nil))
(call_insn 11 10 12 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("FLASH_WaitForLastOperation") [flags 0x41]  <function_decl 0000000007360200 FLASH_WaitForLastOperation>) [0 FLASH_WaitForLastOperation S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1036:12 291 {*call_value_symbol}
     (nil)
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(insn 12 11 13 2 (set (reg:SI 123)
        (reg:SI 0 r0)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1036:12 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 13 12 14 2 (set (reg:QI 124)
        (subreg/s/v:QI (reg:SI 123) 0)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1036:12 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 123)
        (nil)))
(insn 14 13 15 2 (set (mem/c:QI (plus:SI (reg/f:SI 102 sfp)
                (const_int -1 [0xffffffffffffffff])) [0 status+0 S1 A8])
        (reg:QI 124)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1036:12 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:QI 124)
        (nil)))
(insn 15 14 16 2 (set (reg:SI 125)
        (zero_extend:SI (mem/c:QI (plus:SI (reg/f:SI 102 sfp)
                    (const_int -1 [0xffffffffffffffff])) [0 status+0 S1 A8]))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1038:6 1029 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 16 15 17 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 125)
            (const_int 0 [0]))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1038:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 125)
        (nil)))
(jump_insn 17 16 18 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 31)
            (pc))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1038:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (nil))
 -> 31)
;;  succ:       3 (FALLTHRU)
;;              4
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

;; basic block 3, loop depth 0, maybe hot
;;  prev block 2, next block 4, flags: (RTL)
;;  pred:       2 (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 113 114 115 116 117 118 126 127 128 129 130
(note 18 17 19 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 19 18 20 3 (set (reg/f:SI 113 [ _1 ])
        (const_int 1073888278 [0x40023c16])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1040:5 749 {*thumb2_movsi_vfp}
     (nil))
(insn 20 19 21 3 (set (reg:HI 126)
        (mem/v:HI (reg/f:SI 113 [ _1 ]) [1 *_1+0 S2 A16])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1040:5 739 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 113 [ _1 ])
        (nil)))
(insn 21 20 22 3 (set (reg:SI 114 [ _2 ])
        (zero_extend:SI (reg:HI 126))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1040:5 1028 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:HI 126)
        (nil)))
(insn 22 21 23 3 (set (reg:SI 127)
        (mem/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -12 [0xfffffffffffffff4])) [3 WRPSector+0 S4 A32])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1040:43 749 {*thumb2_movsi_vfp}
     (nil))
(insn 23 22 24 3 (set (reg:SI 115 [ _3 ])
        (zero_extend:SI (subreg:HI (reg:SI 127) 0))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1040:43 1028 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:SI 127)
        (nil)))
(insn 24 23 25 3 (set (reg:SI 128)
        (not:SI (reg:SI 115 [ _3 ]))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1040:43 169 {*arm_one_cmplsi2}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (nil)))
(insn 25 24 26 3 (set (reg:SI 116 [ _4 ])
        (zero_extend:SI (subreg:HI (reg:SI 128) 0))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1040:43 1028 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:SI 128)
        (nil)))
(insn 26 25 27 3 (set (reg/f:SI 117 [ _5 ])
        (const_int 1073888278 [0x40023c16])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1040:5 749 {*thumb2_movsi_vfp}
     (nil))
(insn 27 26 28 3 (set (reg:SI 129)
        (and:SI (reg:SI 114 [ _2 ])
            (reg:SI 116 [ _4 ]))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1040:43 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
        (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
            (nil))))
(insn 28 27 29 3 (set (reg:SI 118 [ _6 ])
        (zero_extend:SI (subreg:HI (reg:SI 129) 0))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1040:43 1028 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:SI 129)
        (nil)))
(insn 29 28 30 3 (set (reg:HI 130)
        (subreg/s/v:HI (reg:SI 118 [ _6 ]) 0)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1040:43 739 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 118 [ _6 ])
        (nil)))
(insn 30 29 31 3 (set (mem/v:HI (reg/f:SI 117 [ _5 ]) [1 *_5+0 S2 A16])
        (reg:HI 130)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1040:43 739 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:HI 130)
        (expr_list:REG_DEAD (reg/f:SI 117 [ _5 ])
            (nil))))
;;  succ:       4 (FALLTHRU)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

;; basic block 4, loop depth 0, maybe hot
;;  prev block 3, next block 1, flags: (RTL)
;;  pred:       2
;;              3 (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 119 120
(code_label 31 30 32 4 55 (nil) [1 uses])
(note 32 31 33 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 33 32 36 4 (set (reg:SI 119 [ _14 ])
        (zero_extend:SI (mem/c:QI (plus:SI (reg/f:SI 102 sfp)
                    (const_int -1 [0xffffffffffffffff])) [0 status+0 S1 A8]))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1043:10 1029 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 36 33 40 4 (set (reg:SI 120 [ <retval> ])
        (reg:SI 119 [ _14 ])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1043:10 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 119 [ _14 ])
        (nil)))
(insn 40 36 41 4 (set (reg/i:SI 0 r0)
        (reg:SI 120 [ <retval> ])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1044:1 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 120 [ <retval> ])
        (nil)))
(insn 41 40 0 4 (use (reg/i:SI 0 r0)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1044:1 -1
     (nil))
;;  succ:       EXIT [always]  (FALLTHRU)
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]


;; Function FLASH_OB_DisableWRP (FLASH_OB_DisableWRP, funcdef_no=145, decl_uid=7905, cgraph_uid=150, symbol_order=149)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 5 n_edges 5 count 5 (    1)
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4
;; 2 succs { 3 4 }
;; 3 succs { 4 }
;; 4 succs { 1 }
Building IRA IR
verify found no changes in insn with uid = 11.
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs

    r128: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a3 (r128,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r127: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a5 (r127,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r126: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a8 (r126,l0) best LO_REGS, allocno LO_REGS
    r125: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a9 (r125,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r124: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a11 (r124,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r123: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a12 (r123,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r122: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a13 (r122,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r121: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a14 (r121,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r120: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a15 (r120,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r119: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a0 (r119,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r118: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a1 (r118,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a4 (r117,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a2 (r116,l0) best LO_REGS, allocno LO_REGS
    r115: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a6 (r115,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a7 (r114,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a10 (r113,l0) best LO_REGS, allocno LO_REGS

  a0(r119,l0) costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  a1(r118,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  a2(r116,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:29000 VFP_LO_REGS:29000 ALL_REGS:29000 MEM:15000
  a3(r128,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  a4(r117,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  a5(r127,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  a6(r115,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a7(r114,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a8(r126,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  a9(r125,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  a10(r113,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:29000 VFP_LO_REGS:29000 ALL_REGS:29000 MEM:15000
  a11(r124,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a12(r123,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:11000
  a13(r122,l0) costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 MEM:11000
  a14(r121,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:11000
  a15(r120,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:6000

   Insn 39(l0): point = 0
   Insn 38(l0): point = 2
   Insn 34(l0): point = 4
   Insn 31(l0): point = 6
   Insn 28(l0): point = 9
   Insn 27(l0): point = 11
   Insn 26(l0): point = 13
   Insn 25(l0): point = 15
   Insn 24(l0): point = 17
   Insn 23(l0): point = 19
   Insn 22(l0): point = 21
   Insn 21(l0): point = 23
   Insn 20(l0): point = 25
   Insn 19(l0): point = 27
   Insn 17(l0): point = 30
   Insn 16(l0): point = 32
   Insn 15(l0): point = 34
   Insn 14(l0): point = 36
   Insn 13(l0): point = 38
   Insn 12(l0): point = 40
   Insn 11(l0): point = 42
   Insn 10(l0): point = 44
   Insn 9(l0): point = 46
   Insn 8(l0): point = 48
   Insn 7(l0): point = 50
   Insn 3(l0): point = 52
   Insn 2(l0): point = 54
 a0(r119): [3..4]
 a1(r118): [5..6]
 a2(r116): [10..17]
 a3(r128): [10..11]
 a4(r117): [12..13]
 a5(r127): [14..15]
 a6(r115): [16..19]
 a7(r114): [16..23]
 a8(r126): [20..21]
 a9(r125): [24..25]
 a10(r113): [26..27]
 a11(r124): [33..34]
 a12(r123): [37..38]
 a13(r122): [39..40]
 a14(r121): [47..48]
 a15(r120): [49..50]
Compressing live ranges: from 57 to 28 - 49%
Ranges after the compression:
 a0(r119): [0..1]
 a1(r118): [2..3]
 a2(r116): [4..11]
 a3(r128): [4..5]
 a4(r117): [6..7]
 a5(r127): [8..9]
 a6(r115): [10..11]
 a7(r114): [10..13]
 a8(r126): [12..13]
 a9(r125): [14..15]
 a10(r113): [16..17]
 a11(r124): [18..19]
 a12(r123): [20..21]
 a13(r122): [22..23]
 a14(r121): [24..25]
 a15(r120): [26..27]
  regions=1, blocks=5, points=28
    allocnos=16 (big 0), copies=0, conflicts=0, ranges=16
Disposition:
   10:r113 l0     3    7:r114 l0     2    6:r115 l0     3    2:r116 l0     1
    4:r117 l0     3    1:r118 l0     3    0:r119 l0     3   15:r120 l0     3
   14:r121 l0     3   13:r122 l0     3   12:r123 l0     3   11:r124 l0     3
    9:r125 l0     3    8:r126 l0     3    5:r127 l0     3    3:r128 l0     3
+++Costs: overall 4000, reg 4000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


FLASH_OB_DisableWRP

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 7 [r7] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={4d,5u} r1={2d,1u} r2={2d} r3={2d} r7={1d,4u} r12={2d} r13={1d,5u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={2d,1u} r101={1d} r102={1d,11u} r103={1d,3u} r104={1d} r105={1d} r106={1d} r113={1d,1u} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,1u} r123={1d,1u} r124={1d,1u} r125={1d,1u} r126={1d,1u} r127={1d,1u} r128={1d,1u} 
;;    total ref usage 171{125d,46u,0e} in 27{26 regular + 1 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, maybe hot
;;  prev block 0, next block 3, flags: (RTL)
;;  pred:       ENTRY (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 120 121 122 123 124
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (mem/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -12 [0xfffffffffffffff4])) [3 WRPSector+0 S4 A32])
        (reg:SI 0 r0 [ WRPSector ])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1064:1 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ WRPSector ])
        (nil)))
(insn 3 2 4 2 (set (mem/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -16 [0xfffffffffffffff0])) [3 Banks+0 S4 A32])
        (reg:SI 1 r1 [ Banks ])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1064:1 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ Banks ])
        (nil)))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(insn 7 4 8 2 (set (reg:SI 120)
        (const_int 0 [0])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1065:21 749 {*thumb2_movsi_vfp}
     (nil))
(insn 8 7 9 2 (set (reg:QI 121)
        (subreg:QI (reg:SI 120) 0)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1065:21 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 120)
        (nil)))
(insn 9 8 10 2 (set (mem/c:QI (plus:SI (reg/f:SI 102 sfp)
                (const_int -1 [0xffffffffffffffff])) [0 status+0 S1 A8])
        (reg:QI 121)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1065:21 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:QI 121)
        (nil)))
(insn 10 9 11 2 (set (reg:SI 0 r0)
        (const_int 50000 [0xc350])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1072:12 749 {*thumb2_movsi_vfp}
     (nil))
(call_insn 11 10 12 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("FLASH_WaitForLastOperation") [flags 0x41]  <function_decl 0000000007360200 FLASH_WaitForLastOperation>) [0 FLASH_WaitForLastOperation S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1072:12 291 {*call_value_symbol}
     (nil)
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(insn 12 11 13 2 (set (reg:SI 122)
        (reg:SI 0 r0)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1072:12 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 13 12 14 2 (set (reg:QI 123)
        (subreg/s/v:QI (reg:SI 122) 0)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1072:12 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 122)
        (nil)))
(insn 14 13 15 2 (set (mem/c:QI (plus:SI (reg/f:SI 102 sfp)
                (const_int -1 [0xffffffffffffffff])) [0 status+0 S1 A8])
        (reg:QI 123)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1072:12 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:QI 123)
        (nil)))
(insn 15 14 16 2 (set (reg:SI 124)
        (zero_extend:SI (mem/c:QI (plus:SI (reg/f:SI 102 sfp)
                    (const_int -1 [0xffffffffffffffff])) [0 status+0 S1 A8]))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1074:6 1029 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 16 15 17 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 124)
            (const_int 0 [0]))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1074:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 124)
        (nil)))
(jump_insn 17 16 18 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 29)
            (pc))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1074:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (nil))
 -> 29)
;;  succ:       3 (FALLTHRU)
;;              4
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

;; basic block 3, loop depth 0, maybe hot
;;  prev block 2, next block 4, flags: (RTL)
;;  pred:       2 (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 113 114 115 116 117 125 126 127 128
(note 18 17 19 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 19 18 20 3 (set (reg/f:SI 113 [ _1 ])
        (const_int 1073888278 [0x40023c16])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1076:5 749 {*thumb2_movsi_vfp}
     (nil))
(insn 20 19 21 3 (set (reg:HI 125)
        (mem/v:HI (reg/f:SI 113 [ _1 ]) [1 *_1+0 S2 A16])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1076:5 739 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 113 [ _1 ])
        (nil)))
(insn 21 20 22 3 (set (reg:SI 114 [ _2 ])
        (zero_extend:SI (reg:HI 125))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1076:5 1028 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:HI 125)
        (nil)))
(insn 22 21 23 3 (set (reg:SI 126)
        (mem/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -12 [0xfffffffffffffff4])) [3 WRPSector+0 S4 A32])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1076:46 749 {*thumb2_movsi_vfp}
     (nil))
(insn 23 22 24 3 (set (reg:SI 115 [ _3 ])
        (zero_extend:SI (subreg:HI (reg:SI 126) 0))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1076:46 1028 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:SI 126)
        (nil)))
(insn 24 23 25 3 (set (reg/f:SI 116 [ _4 ])
        (const_int 1073888278 [0x40023c16])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1076:5 749 {*thumb2_movsi_vfp}
     (nil))
(insn 25 24 26 3 (set (reg:SI 127)
        (ior:SI (reg:SI 114 [ _2 ])
            (reg:SI 115 [ _3 ]))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1076:43 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
            (nil))))
(insn 26 25 27 3 (set (reg:SI 117 [ _5 ])
        (zero_extend:SI (subreg:HI (reg:SI 127) 0))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1076:43 1028 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:SI 127)
        (nil)))
(insn 27 26 28 3 (set (reg:HI 128)
        (subreg/s/v:HI (reg:SI 117 [ _5 ]) 0)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1076:43 739 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 117 [ _5 ])
        (nil)))
(insn 28 27 29 3 (set (mem/v:HI (reg/f:SI 116 [ _4 ]) [1 *_4+0 S2 A16])
        (reg:HI 128)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1076:43 739 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:HI 128)
        (expr_list:REG_DEAD (reg/f:SI 116 [ _4 ])
            (nil))))
;;  succ:       4 (FALLTHRU)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

;; basic block 4, loop depth 0, maybe hot
;;  prev block 3, next block 1, flags: (RTL)
;;  pred:       2
;;              3 (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 118 119
(code_label 29 28 30 4 60 (nil) [1 uses])
(note 30 29 31 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 31 30 34 4 (set (reg:SI 118 [ _13 ])
        (zero_extend:SI (mem/c:QI (plus:SI (reg/f:SI 102 sfp)
                    (const_int -1 [0xffffffffffffffff])) [0 status+0 S1 A8]))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1079:10 1029 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 34 31 38 4 (set (reg:SI 119 [ <retval> ])
        (reg:SI 118 [ _13 ])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1079:10 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 118 [ _13 ])
        (nil)))
(insn 38 34 39 4 (set (reg/i:SI 0 r0)
        (reg:SI 119 [ <retval> ])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1080:1 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 119 [ <retval> ])
        (nil)))
(insn 39 38 0 4 (use (reg/i:SI 0 r0)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1080:1 -1
     (nil))
;;  succ:       EXIT [always]  (FALLTHRU)
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]


;; Function FLASH_OB_EnablePCROP (FLASH_OB_EnablePCROP, funcdef_no=146, decl_uid=7923, cgraph_uid=151, symbol_order=150)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 5 n_edges 5 count 5 (    1)
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4
;; 2 succs { 3 4 }
;; 3 succs { 4 }
;; 4 succs { 1 }
Building IRA IR
verify found no changes in insn with uid = 10.
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs

    r128: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a3 (r128,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r127: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a5 (r127,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r126: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a8 (r126,l0) best LO_REGS, allocno LO_REGS
    r125: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a9 (r125,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r124: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a11 (r124,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r123: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a12 (r123,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r122: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a13 (r122,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r121: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a14 (r121,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r120: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a15 (r120,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r119: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a0 (r119,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r118: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a1 (r118,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a4 (r117,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a2 (r116,l0) best LO_REGS, allocno LO_REGS
    r115: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a6 (r115,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a7 (r114,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a10 (r113,l0) best LO_REGS, allocno LO_REGS

  a0(r119,l0) costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  a1(r118,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  a2(r116,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:29000 VFP_LO_REGS:29000 ALL_REGS:29000 MEM:15000
  a3(r128,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  a4(r117,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  a5(r127,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  a6(r115,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a7(r114,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a8(r126,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  a9(r125,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  a10(r113,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:29000 VFP_LO_REGS:29000 ALL_REGS:29000 MEM:15000
  a11(r124,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a12(r123,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:11000
  a13(r122,l0) costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 MEM:11000
  a14(r121,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:11000
  a15(r120,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:6000

   Insn 38(l0): point = 0
   Insn 37(l0): point = 2
   Insn 33(l0): point = 4
   Insn 30(l0): point = 6
   Insn 27(l0): point = 9
   Insn 26(l0): point = 11
   Insn 25(l0): point = 13
   Insn 24(l0): point = 15
   Insn 23(l0): point = 17
   Insn 22(l0): point = 19
   Insn 21(l0): point = 21
   Insn 20(l0): point = 23
   Insn 19(l0): point = 25
   Insn 18(l0): point = 27
   Insn 16(l0): point = 30
   Insn 15(l0): point = 32
   Insn 14(l0): point = 34
   Insn 13(l0): point = 36
   Insn 12(l0): point = 38
   Insn 11(l0): point = 40
   Insn 10(l0): point = 42
   Insn 9(l0): point = 44
   Insn 8(l0): point = 46
   Insn 7(l0): point = 48
   Insn 6(l0): point = 50
   Insn 2(l0): point = 52
 a0(r119): [3..4]
 a1(r118): [5..6]
 a2(r116): [10..17]
 a3(r128): [10..11]
 a4(r117): [12..13]
 a5(r127): [14..15]
 a6(r115): [16..19]
 a7(r114): [16..23]
 a8(r126): [20..21]
 a9(r125): [24..25]
 a10(r113): [26..27]
 a11(r124): [33..34]
 a12(r123): [37..38]
 a13(r122): [39..40]
 a14(r121): [47..48]
 a15(r120): [49..50]
Compressing live ranges: from 55 to 28 - 50%
Ranges after the compression:
 a0(r119): [0..1]
 a1(r118): [2..3]
 a2(r116): [4..11]
 a3(r128): [4..5]
 a4(r117): [6..7]
 a5(r127): [8..9]
 a6(r115): [10..11]
 a7(r114): [10..13]
 a8(r126): [12..13]
 a9(r125): [14..15]
 a10(r113): [16..17]
 a11(r124): [18..19]
 a12(r123): [20..21]
 a13(r122): [22..23]
 a14(r121): [24..25]
 a15(r120): [26..27]
  regions=1, blocks=5, points=28
    allocnos=16 (big 0), copies=0, conflicts=0, ranges=16
Disposition:
   10:r113 l0     3    7:r114 l0     2    6:r115 l0     3    2:r116 l0     1
    4:r117 l0     3    1:r118 l0     3    0:r119 l0     3   15:r120 l0     3
   14:r121 l0     3   13:r122 l0     3   12:r123 l0     3   11:r124 l0     3
    9:r125 l0     3    8:r126 l0     3    5:r127 l0     3    3:r128 l0     3
+++Costs: overall 4000, reg 4000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


FLASH_OB_EnablePCROP

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 7 [r7] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={4d,5u} r1={2d} r2={2d} r3={2d} r7={1d,4u} r12={2d} r13={1d,5u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={2d,1u} r101={1d} r102={1d,10u} r103={1d,3u} r104={1d} r105={1d} r106={1d} r113={1d,1u} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,1u} r123={1d,1u} r124={1d,1u} r125={1d,1u} r126={1d,1u} r127={1d,1u} r128={1d,1u} 
;;    total ref usage 169{125d,44u,0e} in 26{25 regular + 1 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, maybe hot
;;  prev block 0, next block 3, flags: (RTL)
;;  pred:       ENTRY (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 120 121 122 123 124
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (mem/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -12 [0xfffffffffffffff4])) [3 Sector+0 S4 A32])
        (reg:SI 0 r0 [ Sector ])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1097:1 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ Sector ])
        (nil)))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 7 2 (set (reg:SI 120)
        (const_int 0 [0])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1098:21 749 {*thumb2_movsi_vfp}
     (nil))
(insn 7 6 8 2 (set (reg:QI 121)
        (subreg:QI (reg:SI 120) 0)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1098:21 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 120)
        (nil)))
(insn 8 7 9 2 (set (mem/c:QI (plus:SI (reg/f:SI 102 sfp)
                (const_int -1 [0xffffffffffffffff])) [0 status+0 S1 A8])
        (reg:QI 121)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1098:21 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:QI 121)
        (nil)))
(insn 9 8 10 2 (set (reg:SI 0 r0)
        (const_int 50000 [0xc350])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1104:12 749 {*thumb2_movsi_vfp}
     (nil))
(call_insn 10 9 11 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("FLASH_WaitForLastOperation") [flags 0x41]  <function_decl 0000000007360200 FLASH_WaitForLastOperation>) [0 FLASH_WaitForLastOperation S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1104:12 291 {*call_value_symbol}
     (nil)
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(insn 11 10 12 2 (set (reg:SI 122)
        (reg:SI 0 r0)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1104:12 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 12 11 13 2 (set (reg:QI 123)
        (subreg/s/v:QI (reg:SI 122) 0)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1104:12 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 122)
        (nil)))
(insn 13 12 14 2 (set (mem/c:QI (plus:SI (reg/f:SI 102 sfp)
                (const_int -1 [0xffffffffffffffff])) [0 status+0 S1 A8])
        (reg:QI 123)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1104:12 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:QI 123)
        (nil)))
(insn 14 13 15 2 (set (reg:SI 124)
        (zero_extend:SI (mem/c:QI (plus:SI (reg/f:SI 102 sfp)
                    (const_int -1 [0xffffffffffffffff])) [0 status+0 S1 A8]))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1106:6 1029 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 15 14 16 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 124)
            (const_int 0 [0]))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1106:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 124)
        (nil)))
(jump_insn 16 15 17 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 28)
            (pc))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1106:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (nil))
 -> 28)
;;  succ:       3 (FALLTHRU)
;;              4
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

;; basic block 3, loop depth 0, maybe hot
;;  prev block 2, next block 4, flags: (RTL)
;;  pred:       2 (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 113 114 115 116 117 125 126 127 128
(note 17 16 18 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 18 17 19 3 (set (reg/f:SI 113 [ _1 ])
        (const_int 1073888278 [0x40023c16])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1108:5 749 {*thumb2_movsi_vfp}
     (nil))
(insn 19 18 20 3 (set (reg:HI 125)
        (mem/v:HI (reg/f:SI 113 [ _1 ]) [1 *_1+0 S2 A16])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1108:5 739 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 113 [ _1 ])
        (nil)))
(insn 20 19 21 3 (set (reg:SI 114 [ _2 ])
        (zero_extend:SI (reg:HI 125))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1108:5 1028 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:HI 125)
        (nil)))
(insn 21 20 22 3 (set (reg:SI 126)
        (mem/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -12 [0xfffffffffffffff4])) [3 Sector+0 S4 A32])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1108:46 749 {*thumb2_movsi_vfp}
     (nil))
(insn 22 21 23 3 (set (reg:SI 115 [ _3 ])
        (zero_extend:SI (subreg:HI (reg:SI 126) 0))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1108:46 1028 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:SI 126)
        (nil)))
(insn 23 22 24 3 (set (reg/f:SI 116 [ _4 ])
        (const_int 1073888278 [0x40023c16])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1108:5 749 {*thumb2_movsi_vfp}
     (nil))
(insn 24 23 25 3 (set (reg:SI 127)
        (ior:SI (reg:SI 114 [ _2 ])
            (reg:SI 115 [ _3 ]))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1108:43 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
            (nil))))
(insn 25 24 26 3 (set (reg:SI 117 [ _5 ])
        (zero_extend:SI (subreg:HI (reg:SI 127) 0))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1108:43 1028 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:SI 127)
        (nil)))
(insn 26 25 27 3 (set (reg:HI 128)
        (subreg/s/v:HI (reg:SI 117 [ _5 ]) 0)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1108:43 739 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 117 [ _5 ])
        (nil)))
(insn 27 26 28 3 (set (mem/v:HI (reg/f:SI 116 [ _4 ]) [1 *_4+0 S2 A16])
        (reg:HI 128)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1108:43 739 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:HI 128)
        (expr_list:REG_DEAD (reg/f:SI 116 [ _4 ])
            (nil))))
;;  succ:       4 (FALLTHRU)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

;; basic block 4, loop depth 0, maybe hot
;;  prev block 3, next block 1, flags: (RTL)
;;  pred:       2
;;              3 (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 118 119
(code_label 28 27 29 4 65 (nil) [1 uses])
(note 29 28 30 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 30 29 33 4 (set (reg:SI 118 [ _13 ])
        (zero_extend:SI (mem/c:QI (plus:SI (reg/f:SI 102 sfp)
                    (const_int -1 [0xffffffffffffffff])) [0 status+0 S1 A8]))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1111:10 1029 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 33 30 37 4 (set (reg:SI 119 [ <retval> ])
        (reg:SI 118 [ _13 ])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1111:10 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 118 [ _13 ])
        (nil)))
(insn 37 33 38 4 (set (reg/i:SI 0 r0)
        (reg:SI 119 [ <retval> ])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1112:1 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 119 [ <retval> ])
        (nil)))
(insn 38 37 0 4 (use (reg/i:SI 0 r0)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1112:1 -1
     (nil))
;;  succ:       EXIT [always]  (FALLTHRU)
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]


;; Function FLASH_OB_DisablePCROP (FLASH_OB_DisablePCROP, funcdef_no=147, decl_uid=7925, cgraph_uid=152, symbol_order=151)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 5 n_edges 5 count 5 (    1)
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4
;; 2 succs { 3 4 }
;; 3 succs { 4 }
;; 4 succs { 1 }
Building IRA IR
verify found no changes in insn with uid = 10.
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs

    r130: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a3 (r130,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r129: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a5 (r129,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r128: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a8 (r128,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r127: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a10 (r127,l0) best LO_REGS, allocno LO_REGS
    r126: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a11 (r126,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r125: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a13 (r125,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r124: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a14 (r124,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r123: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a15 (r123,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r122: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a16 (r122,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r121: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a17 (r121,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r120: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a0 (r120,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r119: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a1 (r119,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r118: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a4 (r118,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a2 (r117,l0) best LO_REGS, allocno LO_REGS
    r116: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a6 (r116,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a9 (r115,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a7 (r114,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a12 (r113,l0) best LO_REGS, allocno LO_REGS

  a0(r120,l0) costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  a1(r119,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  a2(r117,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:29000 VFP_LO_REGS:29000 ALL_REGS:29000 MEM:15000
  a3(r130,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  a4(r118,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  a5(r129,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  a6(r116,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a7(r114,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a8(r128,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  a9(r115,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a10(r127,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  a11(r126,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  a12(r113,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:29000 VFP_LO_REGS:29000 ALL_REGS:29000 MEM:15000
  a13(r125,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a14(r124,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:11000
  a15(r123,l0) costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 MEM:11000
  a16(r122,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:11000
  a17(r121,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:6000

   Insn 40(l0): point = 0
   Insn 39(l0): point = 2
   Insn 35(l0): point = 4
   Insn 32(l0): point = 6
   Insn 29(l0): point = 9
   Insn 28(l0): point = 11
   Insn 27(l0): point = 13
   Insn 26(l0): point = 15
   Insn 25(l0): point = 17
   Insn 24(l0): point = 19
   Insn 23(l0): point = 21
   Insn 22(l0): point = 23
   Insn 21(l0): point = 25
   Insn 20(l0): point = 27
   Insn 19(l0): point = 29
   Insn 18(l0): point = 31
   Insn 16(l0): point = 34
   Insn 15(l0): point = 36
   Insn 14(l0): point = 38
   Insn 13(l0): point = 40
   Insn 12(l0): point = 42
   Insn 11(l0): point = 44
   Insn 10(l0): point = 46
   Insn 9(l0): point = 48
   Insn 8(l0): point = 50
   Insn 7(l0): point = 52
   Insn 6(l0): point = 54
   Insn 2(l0): point = 56
 a0(r120): [3..4]
 a1(r119): [5..6]
 a2(r117): [10..17]
 a3(r130): [10..11]
 a4(r118): [12..13]
 a5(r129): [14..15]
 a6(r116): [16..19]
 a7(r114): [16..27]
 a8(r128): [20..21]
 a9(r115): [22..23]
 a10(r127): [24..25]
 a11(r126): [28..29]
 a12(r113): [30..31]
 a13(r125): [37..38]
 a14(r124): [41..42]
 a15(r123): [43..44]
 a16(r122): [51..52]
 a17(r121): [53..54]
Compressing live ranges: from 59 to 32 - 54%
Ranges after the compression:
 a0(r120): [0..1]
 a1(r119): [2..3]
 a2(r117): [4..11]
 a3(r130): [4..5]
 a4(r118): [6..7]
 a5(r129): [8..9]
 a6(r116): [10..11]
 a7(r114): [10..17]
 a8(r128): [12..13]
 a9(r115): [14..15]
 a10(r127): [16..17]
 a11(r126): [18..19]
 a12(r113): [20..21]
 a13(r125): [22..23]
 a14(r124): [24..25]
 a15(r123): [26..27]
 a16(r122): [28..29]
 a17(r121): [30..31]
  regions=1, blocks=5, points=32
    allocnos=18 (big 0), copies=0, conflicts=0, ranges=18
Disposition:
   12:r113 l0     3    7:r114 l0     2    9:r115 l0     3    6:r116 l0     3
    2:r117 l0     1    4:r118 l0     3    1:r119 l0     3    0:r120 l0     3
   17:r121 l0     3   16:r122 l0     3   15:r123 l0     3   14:r124 l0     3
   13:r125 l0     3   11:r126 l0     3   10:r127 l0     3    8:r128 l0     3
    5:r129 l0     3    3:r130 l0     3
+++Costs: overall 4000, reg 4000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


FLASH_OB_DisablePCROP

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 7 [r7] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={4d,5u} r1={2d} r2={2d} r3={2d} r7={1d,4u} r12={2d} r13={1d,5u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={2d,1u} r101={1d} r102={1d,10u} r103={1d,3u} r104={1d} r105={1d} r106={1d} r113={1d,1u} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,1u} r123={1d,1u} r124={1d,1u} r125={1d,1u} r126={1d,1u} r127={1d,1u} r128={1d,1u} r129={1d,1u} r130={1d,1u} 
;;    total ref usage 173{127d,46u,0e} in 28{27 regular + 1 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, maybe hot
;;  prev block 0, next block 3, flags: (RTL)
;;  pred:       ENTRY (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 121 122 123 124 125
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (mem/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -12 [0xfffffffffffffff4])) [3 Sector+0 S4 A32])
        (reg:SI 0 r0 [ Sector ])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1125:1 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ Sector ])
        (nil)))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 7 2 (set (reg:SI 121)
        (const_int 0 [0])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1126:21 749 {*thumb2_movsi_vfp}
     (nil))
(insn 7 6 8 2 (set (reg:QI 122)
        (subreg:QI (reg:SI 121) 0)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1126:21 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 121)
        (nil)))
(insn 8 7 9 2 (set (mem/c:QI (plus:SI (reg/f:SI 102 sfp)
                (const_int -1 [0xffffffffffffffff])) [0 status+0 S1 A8])
        (reg:QI 122)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1126:21 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:QI 122)
        (nil)))
(insn 9 8 10 2 (set (reg:SI 0 r0)
        (const_int 50000 [0xc350])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1132:12 749 {*thumb2_movsi_vfp}
     (nil))
(call_insn 10 9 11 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("FLASH_WaitForLastOperation") [flags 0x41]  <function_decl 0000000007360200 FLASH_WaitForLastOperation>) [0 FLASH_WaitForLastOperation S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1132:12 291 {*call_value_symbol}
     (nil)
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(insn 11 10 12 2 (set (reg:SI 123)
        (reg:SI 0 r0)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1132:12 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 12 11 13 2 (set (reg:QI 124)
        (subreg/s/v:QI (reg:SI 123) 0)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1132:12 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 123)
        (nil)))
(insn 13 12 14 2 (set (mem/c:QI (plus:SI (reg/f:SI 102 sfp)
                (const_int -1 [0xffffffffffffffff])) [0 status+0 S1 A8])
        (reg:QI 124)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1132:12 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:QI 124)
        (nil)))
(insn 14 13 15 2 (set (reg:SI 125)
        (zero_extend:SI (mem/c:QI (plus:SI (reg/f:SI 102 sfp)
                    (const_int -1 [0xffffffffffffffff])) [0 status+0 S1 A8]))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1134:6 1029 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 15 14 16 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 125)
            (const_int 0 [0]))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1134:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 125)
        (nil)))
(jump_insn 16 15 17 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 30)
            (pc))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1134:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (nil))
 -> 30)
;;  succ:       3 (FALLTHRU)
;;              4
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

;; basic block 3, loop depth 0, maybe hot
;;  prev block 2, next block 4, flags: (RTL)
;;  pred:       2 (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 113 114 115 116 117 118 126 127 128 129 130
(note 17 16 18 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 18 17 19 3 (set (reg/f:SI 113 [ _1 ])
        (const_int 1073888278 [0x40023c16])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1136:5 749 {*thumb2_movsi_vfp}
     (nil))
(insn 19 18 20 3 (set (reg:HI 126)
        (mem/v:HI (reg/f:SI 113 [ _1 ]) [1 *_1+0 S2 A16])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1136:5 739 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 113 [ _1 ])
        (nil)))
(insn 20 19 21 3 (set (reg:SI 114 [ _2 ])
        (zero_extend:SI (reg:HI 126))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1136:5 1028 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:HI 126)
        (nil)))
(insn 21 20 22 3 (set (reg:SI 127)
        (mem/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -12 [0xfffffffffffffff4])) [3 Sector+0 S4 A32])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1136:43 749 {*thumb2_movsi_vfp}
     (nil))
(insn 22 21 23 3 (set (reg:SI 115 [ _3 ])
        (zero_extend:SI (subreg:HI (reg:SI 127) 0))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1136:43 1028 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:SI 127)
        (nil)))
(insn 23 22 24 3 (set (reg:SI 128)
        (not:SI (reg:SI 115 [ _3 ]))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1136:43 169 {*arm_one_cmplsi2}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (nil)))
(insn 24 23 25 3 (set (reg:SI 116 [ _4 ])
        (zero_extend:SI (subreg:HI (reg:SI 128) 0))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1136:43 1028 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:SI 128)
        (nil)))
(insn 25 24 26 3 (set (reg/f:SI 117 [ _5 ])
        (const_int 1073888278 [0x40023c16])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1136:5 749 {*thumb2_movsi_vfp}
     (nil))
(insn 26 25 27 3 (set (reg:SI 129)
        (and:SI (reg:SI 114 [ _2 ])
            (reg:SI 116 [ _4 ]))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1136:43 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
        (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
            (nil))))
(insn 27 26 28 3 (set (reg:SI 118 [ _6 ])
        (zero_extend:SI (subreg:HI (reg:SI 129) 0))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1136:43 1028 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:SI 129)
        (nil)))
(insn 28 27 29 3 (set (reg:HI 130)
        (subreg/s/v:HI (reg:SI 118 [ _6 ]) 0)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1136:43 739 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 118 [ _6 ])
        (nil)))
(insn 29 28 30 3 (set (mem/v:HI (reg/f:SI 117 [ _5 ]) [1 *_5+0 S2 A16])
        (reg:HI 130)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1136:43 739 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:HI 130)
        (expr_list:REG_DEAD (reg/f:SI 117 [ _5 ])
            (nil))))
;;  succ:       4 (FALLTHRU)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

;; basic block 4, loop depth 0, maybe hot
;;  prev block 3, next block 1, flags: (RTL)
;;  pred:       2
;;              3 (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 119 120
(code_label 30 29 31 4 70 (nil) [1 uses])
(note 31 30 32 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 32 31 35 4 (set (reg:SI 119 [ _14 ])
        (zero_extend:SI (mem/c:QI (plus:SI (reg/f:SI 102 sfp)
                    (const_int -1 [0xffffffffffffffff])) [0 status+0 S1 A8]))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1139:10 1029 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 35 32 39 4 (set (reg:SI 120 [ <retval> ])
        (reg:SI 119 [ _14 ])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1139:10 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 119 [ _14 ])
        (nil)))
(insn 39 35 40 4 (set (reg/i:SI 0 r0)
        (reg:SI 120 [ <retval> ])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1141:1 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 120 [ <retval> ])
        (nil)))
(insn 40 39 0 4 (use (reg/i:SI 0 r0)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1141:1 -1
     (nil))
;;  succ:       EXIT [always]  (FALLTHRU)
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]


;; Function FLASH_OB_RDP_LevelConfig (FLASH_OB_RDP_LevelConfig, funcdef_no=148, decl_uid=7907, cgraph_uid=153, symbol_order=152)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 5 n_edges 5 count 5 (    1)
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4
;; 2 succs { 3 4 }
;; 3 succs { 4 }
;; 4 succs { 1 }
Building IRA IR
verify found no changes in insn with uid = 12.
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs

    r123: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a3 (r123,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r122: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a4 (r122,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r121: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a5 (r121,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r120: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a6 (r120,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r119: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a7 (r119,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r118: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a8 (r118,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a9 (r117,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a10 (r116,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a0 (r115,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a1 (r114,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a2 (r113,l0) best LO_REGS, allocno LO_REGS

  a0(r115,l0) costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  a1(r114,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  a2(r113,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:29000 VFP_LO_REGS:29000 ALL_REGS:29000 MEM:15000
  a3(r123,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:20000
  a4(r122,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a5(r121,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:11000
  a6(r120,l0) costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 MEM:11000
  a7(r119,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:11000
  a8(r118,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:6000
  a9(r117,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:11000
  a10(r116,l0) costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 MEM:11000

   Insn 33(l0): point = 0
   Insn 32(l0): point = 2
   Insn 28(l0): point = 4
   Insn 25(l0): point = 6
   Insn 22(l0): point = 9
   Insn 21(l0): point = 11
   Insn 20(l0): point = 13
   Insn 18(l0): point = 16
   Insn 17(l0): point = 18
   Insn 16(l0): point = 20
   Insn 15(l0): point = 22
   Insn 14(l0): point = 24
   Insn 13(l0): point = 26
   Insn 12(l0): point = 28
   Insn 11(l0): point = 30
   Insn 10(l0): point = 32
   Insn 9(l0): point = 34
   Insn 8(l0): point = 36
   Insn 4(l0): point = 38
   Insn 3(l0): point = 40
   Insn 2(l0): point = 42
 a0(r115): [3..4]
 a1(r114): [5..6]
 a2(r113): [10..13]
 a3(r123): [10..11]
 a4(r122): [19..20]
 a5(r121): [23..24]
 a6(r120): [25..26]
 a7(r119): [33..34]
 a8(r118): [35..36]
 a9(r117): [39..40]
 a10(r116): [41..42]
Compressing live ranges: from 45 to 20 - 44%
Ranges after the compression:
 a0(r115): [0..1]
 a1(r114): [2..3]
 a2(r113): [4..5]
 a3(r123): [4..5]
 a4(r122): [6..7]
 a5(r121): [8..9]
 a6(r120): [10..11]
 a7(r119): [12..13]
 a8(r118): [14..15]
 a9(r117): [16..17]
 a10(r116): [18..19]
  regions=1, blocks=5, points=20
    allocnos=11 (big 0), copies=0, conflicts=0, ranges=11
Disposition:
    2:r113 l0     2    1:r114 l0     3    0:r115 l0     3   10:r116 l0     3
    9:r117 l0     3    8:r118 l0     3    7:r119 l0     3    6:r120 l0     3
    5:r121 l0     3    4:r122 l0     3    3:r123 l0     3
+++Costs: overall 6000, reg 6000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


FLASH_OB_RDP_LevelConfig

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 7 [r7] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={4d,5u} r1={2d} r2={2d} r3={2d} r7={1d,4u} r12={2d} r13={1d,5u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={2d,1u} r101={1d} r102={1d,10u} r103={1d,3u} r104={1d} r105={1d} r106={1d} r113={1d,1u} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,1u} r123={1d,1u} 
;;    total ref usage 159{120d,39u,0e} in 21{20 regular + 1 call} insns.
(note 1 0 6 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, maybe hot
;;  prev block 0, next block 3, flags: (RTL)
;;  pred:       ENTRY (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 116 117 118 119 120 121 122
(note 6 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 6 3 2 (set (reg:SI 116)
        (reg:SI 0 r0 [ Level ])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1158:1 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ Level ])
        (nil)))
(insn 3 2 4 2 (set (reg:QI 117)
        (subreg:QI (reg:SI 116) 0)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1158:1 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 116)
        (nil)))
(insn 4 3 5 2 (set (mem/c:QI (plus:SI (reg/f:SI 102 sfp)
                (const_int -9 [0xfffffffffffffff7])) [0 Level+0 S1 A8])
        (reg:QI 117)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1158:1 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:QI 117)
        (nil)))
(note 5 4 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 5 9 2 (set (reg:SI 118)
        (const_int 0 [0])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1159:21 749 {*thumb2_movsi_vfp}
     (nil))
(insn 9 8 10 2 (set (reg:QI 119)
        (subreg:QI (reg:SI 118) 0)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1159:21 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 118)
        (nil)))
(insn 10 9 11 2 (set (mem/c:QI (plus:SI (reg/f:SI 102 sfp)
                (const_int -1 [0xffffffffffffffff])) [0 status+0 S1 A8])
        (reg:QI 119)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1159:21 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:QI 119)
        (nil)))
(insn 11 10 12 2 (set (reg:SI 0 r0)
        (const_int 50000 [0xc350])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1165:12 749 {*thumb2_movsi_vfp}
     (nil))
(call_insn 12 11 13 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("FLASH_WaitForLastOperation") [flags 0x41]  <function_decl 0000000007360200 FLASH_WaitForLastOperation>) [0 FLASH_WaitForLastOperation S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1165:12 291 {*call_value_symbol}
     (nil)
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(insn 13 12 14 2 (set (reg:SI 120)
        (reg:SI 0 r0)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1165:12 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 14 13 15 2 (set (reg:QI 121)
        (subreg/s/v:QI (reg:SI 120) 0)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1165:12 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 120)
        (nil)))
(insn 15 14 16 2 (set (mem/c:QI (plus:SI (reg/f:SI 102 sfp)
                (const_int -1 [0xffffffffffffffff])) [0 status+0 S1 A8])
        (reg:QI 121)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1165:12 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:QI 121)
        (nil)))
(insn 16 15 17 2 (set (reg:SI 122)
        (zero_extend:SI (mem/c:QI (plus:SI (reg/f:SI 102 sfp)
                    (const_int -1 [0xffffffffffffffff])) [0 status+0 S1 A8]))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1167:6 1029 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 17 16 18 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 122)
            (const_int 0 [0]))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1167:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 122)
        (nil)))
(jump_insn 18 17 19 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 23)
            (pc))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1167:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (nil))
 -> 23)
;;  succ:       3 (FALLTHRU)
;;              4
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

;; basic block 3, loop depth 0, maybe hot
;;  prev block 2, next block 4, flags: (RTL)
;;  pred:       2 (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 113 123
(note 19 18 20 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 20 19 21 3 (set (reg/f:SI 113 [ _1 ])
        (const_int 1073888277 [0x40023c15])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1169:5 749 {*thumb2_movsi_vfp}
     (nil))
(insn 21 20 22 3 (set (reg:QI 123)
        (mem/c:QI (plus:SI (reg/f:SI 102 sfp)
                (const_int -9 [0xfffffffffffffff7])) [0 Level+0 S1 A8])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1169:42 263 {*arm_movqi_insn}
     (nil))
(insn 22 21 23 3 (set (mem/v:QI (reg/f:SI 113 [ _1 ]) [0 *_1+0 S1 A8])
        (reg:QI 123)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1169:42 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:QI 123)
        (expr_list:REG_DEAD (reg/f:SI 113 [ _1 ])
            (nil))))
;;  succ:       4 (FALLTHRU)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

;; basic block 4, loop depth 0, maybe hot
;;  prev block 3, next block 1, flags: (RTL)
;;  pred:       2
;;              3 (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 114 115
(code_label 23 22 24 4 75 (nil) [1 uses])
(note 24 23 25 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 25 24 28 4 (set (reg:SI 114 [ _9 ])
        (zero_extend:SI (mem/c:QI (plus:SI (reg/f:SI 102 sfp)
                    (const_int -1 [0xffffffffffffffff])) [0 status+0 S1 A8]))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1172:10 1029 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 28 25 32 4 (set (reg:SI 115 [ <retval> ])
        (reg:SI 114 [ _9 ])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1172:10 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 114 [ _9 ])
        (nil)))
(insn 32 28 33 4 (set (reg/i:SI 0 r0)
        (reg:SI 115 [ <retval> ])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1173:1 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 115 [ <retval> ])
        (nil)))
(insn 33 32 0 4 (use (reg/i:SI 0 r0)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1173:1 -1
     (nil))
;;  succ:       EXIT [always]  (FALLTHRU)
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]


;; Function FLASH_OB_UserConfig (FLASH_OB_UserConfig, funcdef_no=149, decl_uid=7911, cgraph_uid=154, symbol_order=153)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 5 n_edges 5 count 5 (    1)
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4
;; 2 succs { 3 4 }
;; 3 succs { 4 }
;; 4 succs { 1 }
Building IRA IR
verify found no changes in insn with uid = 18.
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs

    r142: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a3 (r142,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r141: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a5 (r141,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r140: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a6 (r140,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r139: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a8 (r139,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r138: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a9 (r138,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r137: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a11 (r137,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r136: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a12 (r136,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r135: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a13 (r135,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r134: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a14 (r134,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r133: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a15 (r133,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r132: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a17 (r132,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r131: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a19 (r131,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r130: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a20 (r130,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r129: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a21 (r129,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r128: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a22 (r128,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r127: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a23 (r127,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r126: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a24 (r126,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r125: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a25 (r125,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r124: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a26 (r124,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r123: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a27 (r123,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r122: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a28 (r122,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r121: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a29 (r121,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r120: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a0 (r120,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r119: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a1 (r119,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r118: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a4 (r118,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a2 (r117,l0) best LO_REGS, allocno LO_REGS
    r116: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a7 (r116,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a10 (r115,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a16 (r114,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a18 (r113,l0) best LO_REGS, allocno LO_REGS

  a0(r120,l0) costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  a1(r119,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  a2(r117,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:29000 VFP_LO_REGS:29000 ALL_REGS:29000 MEM:15000
  a3(r142,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:11000
  a4(r118,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:11000
  a5(r141,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:11000
  a6(r140,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:20000
  a7(r116,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a8(r139,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:11000
  a9(r138,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:20000
  a10(r115,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a11(r137,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:11000
  a12(r136,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:20000
  a13(r135,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:20000
  a14(r134,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:11000
  a15(r133,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:11000
  a16(r114,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a17(r132,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:11000
  a18(r113,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:29000 VFP_LO_REGS:29000 ALL_REGS:29000 MEM:15000
  a19(r131,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a20(r130,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:11000
  a21(r129,l0) costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 MEM:11000
  a22(r128,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:11000
  a23(r127,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:6000
  a24(r126,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:11000
  a25(r125,l0) costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 MEM:11000
  a26(r124,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:11000
  a27(r123,l0) costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 MEM:11000
  a28(r122,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:11000
  a29(r121,l0) costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 MEM:11000

   Insn 55(l0): point = 0
   Insn 54(l0): point = 2
   Insn 50(l0): point = 4
   Insn 47(l0): point = 6
   Insn 44(l0): point = 9
   Insn 43(l0): point = 11
   Insn 42(l0): point = 13
   Insn 41(l0): point = 15
   Insn 40(l0): point = 17
   Insn 39(l0): point = 19
   Insn 38(l0): point = 21
   Insn 37(l0): point = 23
   Insn 36(l0): point = 25
   Insn 35(l0): point = 27
   Insn 34(l0): point = 29
   Insn 33(l0): point = 31
   Insn 32(l0): point = 33
   Insn 31(l0): point = 35
   Insn 30(l0): point = 37
   Insn 29(l0): point = 39
   Insn 28(l0): point = 41
   Insn 27(l0): point = 43
   Insn 26(l0): point = 45
   Insn 24(l0): point = 48
   Insn 23(l0): point = 50
   Insn 22(l0): point = 52
   Insn 21(l0): point = 54
   Insn 20(l0): point = 56
   Insn 19(l0): point = 58
   Insn 18(l0): point = 60
   Insn 17(l0): point = 62
   Insn 16(l0): point = 64
   Insn 15(l0): point = 66
   Insn 14(l0): point = 68
   Insn 10(l0): point = 70
   Insn 9(l0): point = 72
   Insn 7(l0): point = 74
   Insn 6(l0): point = 76
   Insn 4(l0): point = 78
   Insn 3(l0): point = 80
   Insn 8(l0): point = 82
   Insn 5(l0): point = 84
   Insn 2(l0): point = 86
 a0(r120): [3..4]
 a1(r119): [5..6]
 a2(r117): [10..19]
 a3(r142): [10..11]
 a4(r118): [12..13]
 a5(r141): [14..15]
 a6(r140): [16..17]
 a7(r116): [16..21]
 a8(r139): [22..23]
 a9(r138): [24..25]
 a10(r115): [24..27]
 a11(r137): [28..29]
 a12(r136): [30..31]
 a13(r135): [30..33]
 a14(r134): [36..37]
 a15(r133): [38..39]
 a16(r114): [40..41]
 a17(r132): [42..43]
 a18(r113): [44..45]
 a19(r131): [51..52]
 a20(r130): [55..56]
 a21(r129): [57..58]
 a22(r128): [65..66]
 a23(r127): [67..68]
 a24(r126): [71..72]
 a25(r125): [73..82]
 a26(r124): [75..76]
 a27(r123): [77..84]
 a28(r122): [79..80]
 a29(r121): [81..86]
Compressing live ranges: from 89 to 48 - 53%
Ranges after the compression:
 a0(r120): [0..1]
 a1(r119): [2..3]
 a2(r117): [4..11]
 a3(r142): [4..5]
 a4(r118): [6..7]
 a5(r141): [8..9]
 a6(r140): [10..11]
 a7(r116): [10..11]
 a8(r139): [12..13]
 a9(r138): [14..15]
 a10(r115): [14..15]
 a11(r137): [16..17]
 a12(r136): [18..19]
 a13(r135): [18..19]
 a14(r134): [20..21]
 a15(r133): [22..23]
 a16(r114): [24..25]
 a17(r132): [26..27]
 a18(r113): [28..29]
 a19(r131): [30..31]
 a20(r130): [32..33]
 a21(r129): [34..35]
 a22(r128): [36..37]
 a23(r127): [38..39]
 a24(r126): [40..41]
 a25(r125): [42..47]
 a26(r124): [42..43]
 a27(r123): [44..47]
 a28(r122): [44..45]
 a29(r121): [46..47]
  regions=1, blocks=5, points=48
    allocnos=30 (big 0), copies=0, conflicts=0, ranges=30
Disposition:
   18:r113 l0     3   16:r114 l0     3   10:r115 l0     2    7:r116 l0     2
    2:r117 l0     1    4:r118 l0     3    1:r119 l0     3    0:r120 l0     3
   29:r121 l0     3   28:r122 l0     3   27:r123 l0     1   26:r124 l0     3
   25:r125 l0     2   24:r126 l0     3   23:r127 l0     3   22:r128 l0     3
   21:r129 l0     3   20:r130 l0     3   19:r131 l0     3   17:r132 l0     3
   15:r133 l0     3   14:r134 l0     3   13:r135 l0     2   12:r136 l0     3
   11:r137 l0     3    9:r138 l0     3    8:r139 l0     3    6:r140 l0     3
    5:r141 l0     3    3:r142 l0     3
+++Costs: overall 10000, reg 10000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


FLASH_OB_UserConfig

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={4d,5u} r1={2d,1u} r2={2d,1u} r3={2d} r7={1d,4u} r12={2d} r13={1d,5u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={2d,1u} r101={1d} r102={1d,16u} r103={1d,3u} r104={1d} r105={1d} r106={1d} r113={1d,1u} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,1u} r123={1d,1u} r124={1d,1u} r125={1d,1u} r126={1d,1u} r127={1d,1u} r128={1d,1u} r129={1d,1u} r130={1d,1u} r131={1d,1u} r132={1d,1u} r133={1d,1u} r134={1d,1u} r135={1d,1u} r136={1d,1u} r137={1d,1u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} 
;;    total ref usage 205{139d,66u,0e} in 43{42 regular + 1 call} insns.
(note 1 0 12 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, maybe hot
;;  prev block 0, next block 3, flags: (RTL)
;;  pred:       ENTRY (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 121 122 123 124 125 126 127 128 129 130 131
(note 12 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 12 5 2 (set (reg:SI 121)
        (reg:SI 0 r0 [ Iwdg ])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1192:1 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ Iwdg ])
        (nil)))
(insn 5 2 8 2 (set (reg:SI 123)
        (reg:SI 1 r1 [ Stop ])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1192:1 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ Stop ])
        (nil)))
(insn 8 5 3 2 (set (reg:SI 125)
        (reg:SI 2 r2 [ Stdby ])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1192:1 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [ Stdby ])
        (nil)))
(insn 3 8 4 2 (set (reg:QI 122)
        (subreg:QI (reg:SI 121) 0)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1192:1 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 121)
        (nil)))
(insn 4 3 6 2 (set (mem/c:QI (plus:SI (reg/f:SI 102 sfp)
                (const_int -9 [0xfffffffffffffff7])) [0 Iwdg+0 S1 A8])
        (reg:QI 122)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1192:1 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:QI 122)
        (nil)))
(insn 6 4 7 2 (set (reg:QI 124)
        (subreg:QI (reg:SI 123) 0)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1192:1 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 123)
        (nil)))
(insn 7 6 9 2 (set (mem/c:QI (plus:SI (reg/f:SI 102 sfp)
                (const_int -10 [0xfffffffffffffff6])) [0 Stop+0 S1 A8])
        (reg:QI 124)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1192:1 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:QI 124)
        (nil)))
(insn 9 7 10 2 (set (reg:QI 126)
        (subreg:QI (reg:SI 125) 0)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1192:1 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 125)
        (nil)))
(insn 10 9 11 2 (set (mem/c:QI (plus:SI (reg/f:SI 102 sfp)
                (const_int -11 [0xfffffffffffffff5])) [0 Stdby+0 S1 A8])
        (reg:QI 126)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1192:1 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:QI 126)
        (nil)))
(note 11 10 14 2 NOTE_INSN_FUNCTION_BEG)
(insn 14 11 15 2 (set (reg:SI 127)
        (const_int 0 [0])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1194:21 749 {*thumb2_movsi_vfp}
     (nil))
(insn 15 14 16 2 (set (reg:QI 128)
        (subreg:QI (reg:SI 127) 0)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1194:21 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 127)
        (nil)))
(insn 16 15 17 2 (set (mem/c:QI (plus:SI (reg/f:SI 102 sfp)
                (const_int -1 [0xffffffffffffffff])) [0 status+0 S1 A8])
        (reg:QI 128)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1194:21 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:QI 128)
        (nil)))
(insn 17 16 18 2 (set (reg:SI 0 r0)
        (const_int 50000 [0xc350])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1202:12 749 {*thumb2_movsi_vfp}
     (nil))
(call_insn 18 17 19 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("FLASH_WaitForLastOperation") [flags 0x41]  <function_decl 0000000007360200 FLASH_WaitForLastOperation>) [0 FLASH_WaitForLastOperation S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1202:12 291 {*call_value_symbol}
     (nil)
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(insn 19 18 20 2 (set (reg:SI 129)
        (reg:SI 0 r0)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1202:12 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 20 19 21 2 (set (reg:QI 130)
        (subreg/s/v:QI (reg:SI 129) 0)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1202:12 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 129)
        (nil)))
(insn 21 20 22 2 (set (mem/c:QI (plus:SI (reg/f:SI 102 sfp)
                (const_int -1 [0xffffffffffffffff])) [0 status+0 S1 A8])
        (reg:QI 130)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1202:12 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:QI 130)
        (nil)))
(insn 22 21 23 2 (set (reg:SI 131)
        (zero_extend:SI (mem/c:QI (plus:SI (reg/f:SI 102 sfp)
                    (const_int -1 [0xffffffffffffffff])) [0 status+0 S1 A8]))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1204:6 1029 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 23 22 24 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 131)
            (const_int 0 [0]))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1204:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 131)
        (nil)))
(jump_insn 24 23 25 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 45)
            (pc))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1204:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (nil))
 -> 45)
;;  succ:       3 (FALLTHRU)
;;              4
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

;; basic block 3, loop depth 0, maybe hot
;;  prev block 2, next block 4, flags: (RTL)
;;  pred:       2 (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 113 114 115 116 117 118 132 133 134 135 136 137 138 139 140 141 142
(note 25 24 26 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 26 25 27 3 (set (reg/f:SI 113 [ _1 ])
        (const_int 1073888276 [0x40023c14])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1207:66 749 {*thumb2_movsi_vfp}
     (nil))
(insn 27 26 28 3 (set (reg:QI 132)
        (mem/v:QI (reg/f:SI 113 [ _1 ]) [0 *_1+0 S1 A8])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1207:66 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg/f:SI 113 [ _1 ])
        (nil)))
(insn 28 27 29 3 (set (reg:SI 114 [ _2 ])
        (zero_extend:SI (reg:QI 132))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1207:66 1029 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:QI 132)
        (nil)))
(insn 29 28 30 3 (set (reg:SI 133)
        (and:SI (reg:SI 114 [ _2 ])
            (const_int 31 [0x1f]))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1207:15 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(insn 30 29 31 3 (set (reg:QI 134)
        (subreg:QI (reg:SI 133) 0)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1207:15 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 133)
        (nil)))
(insn 31 30 32 3 (set (mem/c:QI (plus:SI (reg/f:SI 102 sfp)
                (const_int -2 [0xfffffffffffffffe])) [0 optiontmp+0 S1 A16])
        (reg:QI 134)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1207:15 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:QI 134)
        (nil)))
(insn 32 31 33 3 (set (reg:QI 135)
        (mem/c:QI (plus:SI (reg/f:SI 102 sfp)
                (const_int -10 [0xfffffffffffffff6])) [0 Stop+0 S1 A8])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1210:69 263 {*arm_movqi_insn}
     (nil))
(insn 33 32 34 3 (set (reg:QI 136)
        (mem/c:QI (plus:SI (reg/f:SI 102 sfp)
                (const_int -2 [0xfffffffffffffffe])) [0 optiontmp+0 S1 A16])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1210:69 263 {*arm_movqi_insn}
     (nil))
(insn 34 33 35 3 (set (reg:SI 137)
        (ior:SI (subreg:SI (reg:QI 135) 0)
            (subreg:SI (reg:QI 136) 0))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1210:69 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:QI 136)
        (expr_list:REG_DEAD (reg:QI 135)
            (nil))))
(insn 35 34 36 3 (set (reg:SI 115 [ _3 ])
        (zero_extend:SI (subreg:QI (reg:SI 137) 0))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1210:69 1029 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 137)
        (nil)))
(insn 36 35 37 3 (set (reg:QI 138)
        (mem/c:QI (plus:SI (reg/f:SI 102 sfp)
                (const_int -11 [0xfffffffffffffff5])) [0 Stdby+0 S1 A8])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1210:51 263 {*arm_movqi_insn}
     (nil))
(insn 37 36 38 3 (set (reg:SI 139)
        (ior:SI (reg:SI 115 [ _3 ])
            (subreg:SI (reg:QI 138) 0))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1210:51 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:QI 138)
        (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
            (nil))))
(insn 38 37 39 3 (set (reg:SI 116 [ _4 ])
        (zero_extend:SI (subreg:QI (reg:SI 139) 0))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1210:51 1029 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 139)
        (nil)))
(insn 39 38 40 3 (set (reg/f:SI 117 [ _5 ])
        (const_int 1073888276 [0x40023c14])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1210:5 749 {*thumb2_movsi_vfp}
     (nil))
(insn 40 39 41 3 (set (reg:QI 140)
        (mem/c:QI (plus:SI (reg/f:SI 102 sfp)
                (const_int -9 [0xfffffffffffffff7])) [0 Iwdg+0 S1 A8])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1210:42 263 {*arm_movqi_insn}
     (nil))
(insn 41 40 42 3 (set (reg:SI 141)
        (ior:SI (reg:SI 116 [ _4 ])
            (subreg:SI (reg:QI 140) 0))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1210:42 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:QI 140)
        (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
            (nil))))
(insn 42 41 43 3 (set (reg:SI 118 [ _6 ])
        (zero_extend:SI (subreg:QI (reg:SI 141) 0))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1210:42 1029 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 141)
        (nil)))
(insn 43 42 44 3 (set (reg:QI 142)
        (subreg/s/v:QI (reg:SI 118 [ _6 ]) 0)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1210:42 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 118 [ _6 ])
        (nil)))
(insn 44 43 45 3 (set (mem/v:QI (reg/f:SI 117 [ _5 ]) [0 *_5+0 S1 A8])
        (reg:QI 142)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1210:42 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:QI 142)
        (expr_list:REG_DEAD (reg/f:SI 117 [ _5 ])
            (nil))))
;;  succ:       4 (FALLTHRU)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

;; basic block 4, loop depth 0, maybe hot
;;  prev block 3, next block 1, flags: (RTL)
;;  pred:       2
;;              3 (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 119 120
(code_label 45 44 46 4 80 (nil) [1 uses])
(note 46 45 47 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 47 46 50 4 (set (reg:SI 119 [ _17 ])
        (zero_extend:SI (mem/c:QI (plus:SI (reg/f:SI 102 sfp)
                    (const_int -1 [0xffffffffffffffff])) [0 status+0 S1 A8]))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1213:10 1029 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 50 47 54 4 (set (reg:SI 120 [ <retval> ])
        (reg:SI 119 [ _17 ])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1213:10 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 119 [ _17 ])
        (nil)))
(insn 54 50 55 4 (set (reg/i:SI 0 r0)
        (reg:SI 120 [ <retval> ])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1214:1 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 120 [ <retval> ])
        (nil)))
(insn 55 54 0 4 (use (reg/i:SI 0 r0)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1214:1 -1
     (nil))
;;  succ:       EXIT [always]  (FALLTHRU)
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]


;; Function FLASH_OB_BOR_LevelConfig (FLASH_OB_BOR_LevelConfig, funcdef_no=150, decl_uid=7913, cgraph_uid=155, symbol_order=154)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs

    r131: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a3 (r131,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r130: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a5 (r130,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r129: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a6 (r129,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r128: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a8 (r128,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r127: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a11 (r127,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r126: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a13 (r126,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r125: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a15 (r125,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r124: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a17 (r124,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r123: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a18 (r123,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r122: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a0 (r122,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r121: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a1 (r121,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r120: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a4 (r120,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r119: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a2 (r119,l0) best LO_REGS, allocno LO_REGS
    r118: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a7 (r118,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a9 (r117,l0) best LO_REGS, allocno LO_REGS
    r116: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a12 (r116,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a10 (r115,l0) best LO_REGS, allocno LO_REGS
    r114: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a14 (r114,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a16 (r113,l0) best LO_REGS, allocno LO_REGS

  a0(r122,l0) costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  a1(r121,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:24000 VFP_LO_REGS:24000 ALL_REGS:24000 MEM:6000
  a2(r119,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:29000 VFP_LO_REGS:29000 ALL_REGS:29000 MEM:15000
  a3(r131,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:11000
  a4(r120,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:11000
  a5(r130,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:11000
  a6(r129,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:20000
  a7(r118,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a8(r128,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:11000
  a9(r117,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:29000 VFP_LO_REGS:29000 ALL_REGS:29000 MEM:15000
  a10(r115,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:29000 VFP_LO_REGS:29000 ALL_REGS:29000 MEM:15000
  a11(r127,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:11000
  a12(r116,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:11000
  a13(r126,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:11000
  a14(r114,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a15(r125,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:11000
  a16(r113,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:29000 VFP_LO_REGS:29000 ALL_REGS:29000 MEM:15000
  a17(r124,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:11000
  a18(r123,l0) costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 MEM:11000

   Insn 33(l0): point = 0
   Insn 32(l0): point = 2
   Insn 28(l0): point = 4
   Insn 25(l0): point = 6
   Insn 24(l0): point = 8
   Insn 23(l0): point = 10
   Insn 22(l0): point = 12
   Insn 21(l0): point = 14
   Insn 20(l0): point = 16
   Insn 19(l0): point = 18
   Insn 18(l0): point = 20
   Insn 17(l0): point = 22
   Insn 16(l0): point = 24
   Insn 15(l0): point = 26
   Insn 14(l0): point = 28
   Insn 13(l0): point = 30
   Insn 12(l0): point = 32
   Insn 11(l0): point = 34
   Insn 10(l0): point = 36
   Insn 9(l0): point = 38
   Insn 8(l0): point = 40
   Insn 4(l0): point = 42
   Insn 3(l0): point = 44
   Insn 2(l0): point = 46
 a0(r122): [3..4]
 a1(r121): [5..6]
 a2(r119): [9..18]
 a3(r131): [9..10]
 a4(r120): [11..12]
 a5(r130): [13..14]
 a6(r129): [15..16]
 a7(r118): [15..20]
 a8(r128): [21..22]
 a9(r117): [23..24]
 a10(r115): [27..34]
 a11(r127): [27..28]
 a12(r116): [29..30]
 a13(r126): [31..32]
 a14(r114): [33..36]
 a15(r125): [37..38]
 a16(r113): [39..40]
 a17(r124): [43..44]
 a18(r123): [45..46]
Compressing live ranges: from 49 to 32 - 65%
Ranges after the compression:
 a0(r122): [0..1]
 a1(r121): [2..3]
 a2(r119): [4..11]
 a3(r131): [4..5]
 a4(r120): [6..7]
 a5(r130): [8..9]
 a6(r129): [10..11]
 a7(r118): [10..11]
 a8(r128): [12..13]
 a9(r117): [14..15]
 a10(r115): [16..23]
 a11(r127): [16..17]
 a12(r116): [18..19]
 a13(r126): [20..21]
 a14(r114): [22..23]
 a15(r125): [24..25]
 a16(r113): [26..27]
 a17(r124): [28..29]
 a18(r123): [30..31]
  regions=1, blocks=3, points=32
    allocnos=19 (big 0), copies=0, conflicts=0, ranges=19
Disposition:
   16:r113 l0     3   14:r114 l0     3   10:r115 l0     2   12:r116 l0     3
    9:r117 l0     3    7:r118 l0     2    2:r119 l0     1    4:r120 l0     3
    1:r121 l0     3    0:r122 l0     3   18:r123 l0     3   17:r124 l0     3
   15:r125 l0     3   13:r126 l0     3   11:r127 l0     3    8:r128 l0     3
    6:r129 l0     3    5:r130 l0     3    3:r131 l0     3
+++Costs: overall 4000, reg 4000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


FLASH_OB_BOR_LevelConfig

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 7 [r7]
;;  ref usage 	r0={2d,3u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,4u} r103={1d,1u} r113={1d,1u} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,1u} r123={1d,1u} r124={1d,1u} r125={1d,1u} r126={1d,1u} r127={1d,1u} r128={1d,1u} r129={1d,1u} r130={1d,1u} r131={1d,1u} 
;;    total ref usage 76{45d,31u,0e} in 24{24 regular + 0 call} insns.
(note 1 0 6 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, maybe hot
;;  prev block 0, next block 1, flags: (RTL)
;;  pred:       ENTRY (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131
(note 6 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 6 3 2 (set (reg:SI 123)
        (reg:SI 0 r0 [ Level ])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1227:1 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ Level ])
        (nil)))
(insn 3 2 4 2 (set (reg:QI 124)
        (subreg:QI (reg:SI 123) 0)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1227:1 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 123)
        (nil)))
(insn 4 3 5 2 (set (mem/c:QI (plus:SI (reg/f:SI 102 sfp)
                (const_int -1 [0xffffffffffffffff])) [0 Level+0 S1 A8])
        (reg:QI 124)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1227:1 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:QI 124)
        (nil)))
(note 5 4 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 5 9 2 (set (reg/f:SI 113 [ _1 ])
        (const_int 1073888276 [0x40023c14])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1232:3 749 {*thumb2_movsi_vfp}
     (nil))
(insn 9 8 10 2 (set (reg:QI 125)
        (mem/v:QI (reg/f:SI 113 [ _1 ]) [0 *_1+0 S1 A8])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1232:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg/f:SI 113 [ _1 ])
        (nil)))
(insn 10 9 11 2 (set (reg:SI 114 [ _2 ])
        (zero_extend:SI (reg:QI 125))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1232:3 1029 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:QI 125)
        (nil)))
(insn 11 10 12 2 (set (reg/f:SI 115 [ _3 ])
        (const_int 1073888276 [0x40023c14])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1232:3 749 {*thumb2_movsi_vfp}
     (nil))
(insn 12 11 13 2 (set (reg:SI 126)
        (and:SI (reg:SI 114 [ _2 ])
            (const_int -13 [0xfffffffffffffff3]))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1232:40 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(insn 13 12 14 2 (set (reg:SI 116 [ _4 ])
        (zero_extend:SI (subreg:QI (reg:SI 126) 0))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1232:40 1029 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 126)
        (nil)))
(insn 14 13 15 2 (set (reg:QI 127)
        (subreg/s/v:QI (reg:SI 116 [ _4 ]) 0)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1232:40 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
        (nil)))
(insn 15 14 16 2 (set (mem/v:QI (reg/f:SI 115 [ _3 ]) [0 *_3+0 S1 A8])
        (reg:QI 127)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1232:40 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:QI 127)
        (expr_list:REG_DEAD (reg/f:SI 115 [ _3 ])
            (nil))))
(insn 16 15 17 2 (set (reg/f:SI 117 [ _5 ])
        (const_int 1073888276 [0x40023c14])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1233:3 749 {*thumb2_movsi_vfp}
     (nil))
(insn 17 16 18 2 (set (reg:QI 128)
        (mem/v:QI (reg/f:SI 117 [ _5 ]) [0 *_5+0 S1 A8])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1233:3 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg/f:SI 117 [ _5 ])
        (nil)))
(insn 18 17 19 2 (set (reg:SI 118 [ _6 ])
        (zero_extend:SI (reg:QI 128))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1233:3 1029 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:QI 128)
        (nil)))
(insn 19 18 20 2 (set (reg/f:SI 119 [ _7 ])
        (const_int 1073888276 [0x40023c14])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1233:3 749 {*thumb2_movsi_vfp}
     (nil))
(insn 20 19 21 2 (set (reg:QI 129)
        (mem/c:QI (plus:SI (reg/f:SI 102 sfp)
                (const_int -1 [0xffffffffffffffff])) [0 Level+0 S1 A8])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1233:40 263 {*arm_movqi_insn}
     (nil))
(insn 21 20 22 2 (set (reg:SI 130)
        (ior:SI (reg:SI 118 [ _6 ])
            (subreg:SI (reg:QI 129) 0))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1233:40 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:QI 129)
        (expr_list:REG_DEAD (reg:SI 118 [ _6 ])
            (nil))))
(insn 22 21 23 2 (set (reg:SI 120 [ _8 ])
        (zero_extend:SI (subreg:QI (reg:SI 130) 0))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1233:40 1029 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 130)
        (nil)))
(insn 23 22 24 2 (set (reg:QI 131)
        (subreg/s/v:QI (reg:SI 120 [ _8 ]) 0)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1233:40 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 120 [ _8 ])
        (nil)))
(insn 24 23 25 2 (set (mem/v:QI (reg/f:SI 119 [ _7 ]) [0 *_7+0 S1 A8])
        (reg:QI 131)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1233:40 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:QI 131)
        (expr_list:REG_DEAD (reg/f:SI 119 [ _7 ])
            (nil))))
(insn 25 24 28 2 (set (reg:SI 121 [ _13 ])
        (const_int 0 [0])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1235:10 749 {*thumb2_movsi_vfp}
     (nil))
(insn 28 25 32 2 (set (reg:SI 122 [ <retval> ])
        (reg:SI 121 [ _13 ])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1235:10 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 121 [ _13 ])
        (nil)))
(insn 32 28 33 2 (set (reg/i:SI 0 r0)
        (reg:SI 122 [ <retval> ])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1237:1 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 122 [ <retval> ])
        (nil)))
(insn 33 32 0 2 (use (reg/i:SI 0 r0)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1237:1 -1
     (nil))
;;  succ:       EXIT [always]  (FALLTHRU)
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]


;; Function FLASH_OB_GetUser (FLASH_OB_GetUser, funcdef_no=151, decl_uid=7915, cgraph_uid=156, symbol_order=155)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs

    r118: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a2 (r118,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a0 (r117,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a1 (r116,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a3 (r115,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a4 (r114,l0) best LO_REGS, allocno LO_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a5 (r113,l0) best LO_REGS, allocno LO_REGS

  a0(r117,l0) costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  a1(r116,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  a2(r118,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:11000
  a3(r115,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a4(r114,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 MEM:11000
  a5(r113,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:29000 VFP_LO_REGS:29000 ALL_REGS:29000 MEM:15000

   Insn 17(l0): point = 0
   Insn 16(l0): point = 2
   Insn 12(l0): point = 4
   Insn 9(l0): point = 6
   Insn 8(l0): point = 8
   Insn 7(l0): point = 10
   Insn 6(l0): point = 12
   Insn 5(l0): point = 14
 a0(r117): [3..4]
 a1(r116): [5..6]
 a2(r118): [7..8]
 a3(r115): [9..10]
 a4(r114): [11..12]
 a5(r113): [13..14]
Compressing live ranges: from 17 to 12 - 70%
Ranges after the compression:
 a0(r117): [0..1]
 a1(r116): [2..3]
 a2(r118): [4..5]
 a3(r115): [6..7]
 a4(r114): [8..9]
 a5(r113): [10..11]
  regions=1, blocks=3, points=12
    allocnos=6 (big 0), copies=0, conflicts=0, ranges=6
Disposition:
    5:r113 l0     3    4:r114 l0     3    3:r115 l0     3    1:r116 l0     3
    0:r117 l0     3    2:r118 l0     3
+++Costs: overall 2000, reg 2000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


FLASH_OB_GetUser

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 7 [r7]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,1u} 
;;    total ref usage 47{32d,15u,0e} in 8{8 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, maybe hot
;;  prev block 0, next block 1, flags: (RTL)
;;  pred:       ENTRY (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 113 114 115 116 117 118
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(insn 5 2 6 2 (set (reg/f:SI 113 [ _1 ])
        (const_int 1073888256 [0x40023c00])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1247:26 749 {*thumb2_movsi_vfp}
     (nil))
(insn 6 5 7 2 (set (reg:SI 114 [ _2 ])
        (mem/v:SI (plus:SI (reg/f:SI 113 [ _1 ])
                (const_int 20 [0x14])) [3 _1->OPTCR+0 S4 A32])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1247:26 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 113 [ _1 ])
        (nil)))
(insn 7 6 8 2 (set (reg:SI 115 [ _3 ])
        (zero_extend:SI (subreg:QI (reg:SI 114 [ _2 ]) 0))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1247:11 1029 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(insn 8 7 9 2 (set (reg:SI 118)
        (and:SI (reg:SI 115 [ _3 ])
            (const_int -32 [0xffffffffffffffe0]))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1247:11 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (nil)))
(insn 9 8 12 2 (set (reg:SI 116 [ _5 ])
        (zero_extend:SI (subreg:QI (reg:SI 118) 0))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1247:11 1029 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 118)
        (nil)))
(insn 12 9 16 2 (set (reg:SI 117 [ <retval> ])
        (reg:SI 116 [ _5 ])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1247:11 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 116 [ _5 ])
        (nil)))
(insn 16 12 17 2 (set (reg/i:SI 0 r0)
        (reg:SI 117 [ <retval> ])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1248:1 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 117 [ <retval> ])
        (nil)))
(insn 17 16 0 2 (use (reg/i:SI 0 r0)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1248:1 -1
     (nil))
;;  succ:       EXIT [always]  (FALLTHRU)
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]


;; Function FLASH_OB_GetWRP (FLASH_OB_GetWRP, funcdef_no=152, decl_uid=7917, cgraph_uid=157, symbol_order=156)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs

    r116: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a2 (r116,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a0 (r115,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a1 (r114,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a3 (r113,l0) best LO_REGS, allocno LO_REGS

  a0(r115,l0) costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  a1(r114,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  a2(r116,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  a3(r113,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:29000 VFP_LO_REGS:29000 ALL_REGS:29000 MEM:15000

   Insn 15(l0): point = 0
   Insn 14(l0): point = 2
   Insn 10(l0): point = 4
   Insn 7(l0): point = 6
   Insn 6(l0): point = 8
   Insn 5(l0): point = 10
 a0(r115): [3..4]
 a1(r114): [5..6]
 a2(r116): [7..8]
 a3(r113): [9..10]
Compressing live ranges: from 13 to 8 - 61%
Ranges after the compression:
 a0(r115): [0..1]
 a1(r114): [2..3]
 a2(r116): [4..5]
 a3(r113): [6..7]
  regions=1, blocks=3, points=8
    allocnos=4 (big 0), copies=0, conflicts=0, ranges=4
Disposition:
    3:r113 l0     3    1:r114 l0     3    0:r115 l0     3    2:r116 l0     3
+++Costs: overall 2000, reg 2000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


FLASH_OB_GetWRP

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 7 [r7]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r114={1d,1u} r115={1d,1u} r116={1d,1u} 
;;    total ref usage 43{30d,13u,0e} in 6{6 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, maybe hot
;;  prev block 0, next block 1, flags: (RTL)
;;  pred:       ENTRY (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 113 114 115 116
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(insn 5 2 6 2 (set (reg/f:SI 113 [ _1 ])
        (const_int 1073888278 [0x40023c16])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1257:11 749 {*thumb2_movsi_vfp}
     (nil))
(insn 6 5 7 2 (set (reg:HI 116)
        (mem/v:HI (reg/f:SI 113 [ _1 ]) [1 *_1+0 S2 A16])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1257:11 739 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 113 [ _1 ])
        (nil)))
(insn 7 6 10 2 (set (reg:SI 114 [ _3 ])
        (zero_extend:SI (reg:HI 116))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1257:11 1028 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:HI 116)
        (nil)))
(insn 10 7 14 2 (set (reg:SI 115 [ <retval> ])
        (reg:SI 114 [ _3 ])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1257:11 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 114 [ _3 ])
        (nil)))
(insn 14 10 15 2 (set (reg/i:SI 0 r0)
        (reg:SI 115 [ <retval> ])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1258:1 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 115 [ <retval> ])
        (nil)))
(insn 15 14 0 2 (use (reg/i:SI 0 r0)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1258:1 -1
     (nil))
;;  succ:       EXIT [always]  (FALLTHRU)
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]


;; Function FLASH_OB_GetRDP (FLASH_OB_GetRDP, funcdef_no=153, decl_uid=7919, cgraph_uid=158, symbol_order=157)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 8 n_edges 9 count 8 (    1)
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 6 7
;; 2 succs { 3 4 }
;; 3 succs { 7 }
;; 4 succs { 5 6 }
;; 5 succs { 7 }
;; 6 succs { 7 }
;; 7 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs

    r128: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a2 (r128,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r127: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a3 (r127,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r126: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a4 (r126,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r125: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a5 (r125,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r124: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a7 (r124,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r123: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a9 (r123,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r122: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a10 (r122,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r121: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a12 (r121,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r120: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a14 (r120,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r119: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a15 (r119,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r118: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a0 (r118,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a1 (r117,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a6 (r116,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a8 (r115,l0) best LO_REGS, allocno LO_REGS
    r114: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a11 (r114,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a13 (r113,l0) best LO_REGS, allocno LO_REGS

  a0(r118,l0) costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  a1(r117,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  a2(r128,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:11000
  a3(r127,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:6000
  a4(r126,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:11000
  a5(r125,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:6000
  a6(r116,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a7(r124,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:11000
  a8(r115,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:29000 VFP_LO_REGS:29000 ALL_REGS:29000 MEM:15000
  a9(r123,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:11000
  a10(r122,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:6000
  a11(r114,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a12(r121,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:11000
  a13(r113,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:29000 VFP_LO_REGS:29000 ALL_REGS:29000 MEM:15000
  a14(r120,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:11000
  a15(r119,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:6000

   Insn 47(l0): point = 0
   Insn 46(l0): point = 2
   Insn 42(l0): point = 4
   Insn 39(l0): point = 6
   Insn 36(l0): point = 9
   Insn 35(l0): point = 11
   Insn 34(l0): point = 13
   Insn 51(l0): point = 16
   Insn 29(l0): point = 18
   Insn 28(l0): point = 20
   Insn 27(l0): point = 22
   Insn 25(l0): point = 25
   Insn 24(l0): point = 27
   Insn 23(l0): point = 29
   Insn 22(l0): point = 31
   Insn 21(l0): point = 33
   Insn 49(l0): point = 36
   Insn 16(l0): point = 38
   Insn 15(l0): point = 40
   Insn 14(l0): point = 42
   Insn 12(l0): point = 45
   Insn 11(l0): point = 47
   Insn 10(l0): point = 49
   Insn 9(l0): point = 51
   Insn 8(l0): point = 53
   Insn 7(l0): point = 55
   Insn 6(l0): point = 57
   Insn 5(l0): point = 59
 a0(r118): [3..4]
 a1(r117): [5..6]
 a2(r128): [10..11]
 a3(r127): [12..13]
 a4(r126): [19..20]
 a5(r125): [21..22]
 a6(r116): [28..29]
 a7(r124): [30..31]
 a8(r115): [32..33]
 a9(r123): [39..40]
 a10(r122): [41..42]
 a11(r114): [48..49]
 a12(r121): [50..51]
 a13(r113): [52..53]
 a14(r120): [56..57]
 a15(r119): [58..59]
Compressing live ranges: from 62 to 32 - 51%
Ranges after the compression:
 a0(r118): [0..1]
 a1(r117): [2..3]
 a2(r128): [4..5]
 a3(r127): [6..7]
 a4(r126): [8..9]
 a5(r125): [10..11]
 a6(r116): [12..13]
 a7(r124): [14..15]
 a8(r115): [16..17]
 a9(r123): [18..19]
 a10(r122): [20..21]
 a11(r114): [22..23]
 a12(r121): [24..25]
 a13(r113): [26..27]
 a14(r120): [28..29]
 a15(r119): [30..31]
  regions=1, blocks=8, points=32
    allocnos=16 (big 0), copies=0, conflicts=0, ranges=16
Disposition:
   13:r113 l0     3   11:r114 l0     3    8:r115 l0     3    6:r116 l0     3
    1:r117 l0     3    0:r118 l0     3   15:r119 l0     3   14:r120 l0     3
   12:r121 l0     3   10:r122 l0     3    9:r123 l0     3    7:r124 l0     3
    5:r125 l0     3    4:r126 l0     3    3:r127 l0     3    2:r128 l0     3
+++Costs: overall 2000, reg 2000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


FLASH_OB_GetRDP

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 7 [r7] 100 [cc]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r3={1d} r7={1d,7u} r13={1d,7u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={2d,2u} r102={1d,12u} r103={1d,6u} r113={1d,1u} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,1u} r123={1d,1u} r124={1d,1u} r125={1d,1u} r126={1d,1u} r127={1d,1u} r128={1d,1u} 
;;    total ref usage 96{44d,52u,0e} in 28{28 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, maybe hot
;;  prev block 0, next block 3, flags: (RTL)
;;  pred:       ENTRY (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 113 114 119 120 121
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(insn 5 2 6 2 (set (reg:SI 119)
        (const_int 170 [0xaa])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1270:11 749 {*thumb2_movsi_vfp}
     (nil))
(insn 6 5 7 2 (set (reg:QI 120)
        (subreg:QI (reg:SI 119) 0)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1270:11 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 119)
        (nil)))
(insn 7 6 8 2 (set (mem/c:QI (plus:SI (reg/f:SI 102 sfp)
                (const_int -1 [0xffffffffffffffff])) [0 readstatus+0 S1 A8])
        (reg:QI 120)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1270:11 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:QI 120)
        (nil)))
(insn 8 7 9 2 (set (reg/f:SI 113 [ _1 ])
        (const_int 1073888277 [0x40023c15])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1272:7 749 {*thumb2_movsi_vfp}
     (nil))
(insn 9 8 10 2 (set (reg:QI 121)
        (mem/v:QI (reg/f:SI 113 [ _1 ]) [0 *_1+0 S1 A8])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1272:7 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg/f:SI 113 [ _1 ])
        (nil)))
(insn 10 9 11 2 (set (reg:SI 114 [ _2 ])
        (zero_extend:SI (reg:QI 121))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1272:7 1029 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:QI 121)
        (nil)))
(insn 11 10 12 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 114 [ _2 ])
            (const_int 204 [0xcc]))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1272:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(jump_insn 12 11 13 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 19)
            (pc))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1272:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (nil))
 -> 19)
;;  succ:       3 (FALLTHRU)
;;              4
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

;; basic block 3, loop depth 0, maybe hot
;;  prev block 2, next block 4, flags: (RTL)
;;  pred:       2 (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 122 123
(note 13 12 14 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 14 13 15 3 (set (reg:SI 122)
        (const_int 204 [0xcc])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1274:16 749 {*thumb2_movsi_vfp}
     (nil))
(insn 15 14 16 3 (set (reg:QI 123)
        (subreg:QI (reg:SI 122) 0)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1274:16 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 122)
        (nil)))
(insn 16 15 49 3 (set (mem/c:QI (plus:SI (reg/f:SI 102 sfp)
                (const_int -1 [0xffffffffffffffff])) [0 readstatus+0 S1 A8])
        (reg:QI 123)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1274:16 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:QI 123)
        (nil)))
(jump_insn 49 16 50 3 (set (pc)
        (label_ref 37)) 284 {*arm_jump}
     (nil)
 -> 37)
;;  succ:       7 [always] 
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

(barrier 50 49 19)
;; basic block 4, loop depth 0, maybe hot
;;  prev block 3, next block 5, flags: (RTL)
;;  pred:       2
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 115 116 124
(code_label 19 50 20 4 97 (nil) [1 uses])
(note 20 19 21 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 21 20 22 4 (set (reg/f:SI 115 [ _3 ])
        (const_int 1073888277 [0x40023c15])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1276:12 749 {*thumb2_movsi_vfp}
     (nil))
(insn 22 21 23 4 (set (reg:QI 124)
        (mem/v:QI (reg/f:SI 115 [ _3 ]) [0 *_3+0 S1 A8])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1276:12 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg/f:SI 115 [ _3 ])
        (nil)))
(insn 23 22 24 4 (set (reg:SI 116 [ _4 ])
        (zero_extend:SI (reg:QI 124))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1276:12 1029 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:QI 124)
        (nil)))
(insn 24 23 25 4 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 116 [ _4 ])
            (const_int 170 [0xaa]))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1276:11 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
        (nil)))
(jump_insn 25 24 26 4 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 32)
            (pc))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1276:11 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (nil))
 -> 32)
;;  succ:       5 (FALLTHRU)
;;              6
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

;; basic block 5, loop depth 0, maybe hot
;;  prev block 4, next block 6, flags: (RTL)
;;  pred:       4 (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 125 126
(note 26 25 27 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 27 26 28 5 (set (reg:SI 125)
        (const_int 170 [0xaa])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1278:16 749 {*thumb2_movsi_vfp}
     (nil))
(insn 28 27 29 5 (set (reg:QI 126)
        (subreg:QI (reg:SI 125) 0)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1278:16 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 125)
        (nil)))
(insn 29 28 51 5 (set (mem/c:QI (plus:SI (reg/f:SI 102 sfp)
                (const_int -1 [0xffffffffffffffff])) [0 readstatus+0 S1 A8])
        (reg:QI 126)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1278:16 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:QI 126)
        (nil)))
(jump_insn 51 29 52 5 (set (pc)
        (label_ref 37)) 284 {*arm_jump}
     (nil)
 -> 37)
;;  succ:       7 [always] 
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

(barrier 52 51 32)
;; basic block 6, loop depth 0, maybe hot
;;  prev block 5, next block 7, flags: (RTL)
;;  pred:       4
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 127 128
(code_label 32 52 33 6 99 (nil) [1 uses])
(note 33 32 34 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 34 33 35 6 (set (reg:SI 127)
        (const_int 85 [0x55])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1282:16 749 {*thumb2_movsi_vfp}
     (nil))
(insn 35 34 36 6 (set (reg:QI 128)
        (subreg:QI (reg:SI 127) 0)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1282:16 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 127)
        (nil)))
(insn 36 35 37 6 (set (mem/c:QI (plus:SI (reg/f:SI 102 sfp)
                (const_int -1 [0xffffffffffffffff])) [0 readstatus+0 S1 A8])
        (reg:QI 128)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1282:16 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:QI 128)
        (nil)))
;;  succ:       7 (FALLTHRU)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

;; basic block 7, loop depth 0, maybe hot
;;  prev block 6, next block 1, flags: (RTL)
;;  pred:       6 (FALLTHRU)
;;              3 [always] 
;;              5 [always] 
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 117 118
(code_label 37 36 38 7 98 (nil) [2 uses])
(note 38 37 39 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 39 38 42 7 (set (reg:SI 117 [ _11 ])
        (zero_extend:SI (mem/c:QI (plus:SI (reg/f:SI 102 sfp)
                    (const_int -1 [0xffffffffffffffff])) [0 readstatus+0 S1 A8]))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1285:10 1029 {thumb2_zero_extendqisi2_v6}
     (nil))
(insn 42 39 46 7 (set (reg:SI 118 [ <retval> ])
        (reg:SI 117 [ _11 ])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1285:10 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 117 [ _11 ])
        (nil)))
(insn 46 42 47 7 (set (reg/i:SI 0 r0)
        (reg:SI 118 [ <retval> ])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1286:1 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 118 [ <retval> ])
        (nil)))
(insn 47 46 0 7 (use (reg/i:SI 0 r0)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1286:1 -1
     (nil))
;;  succ:       EXIT [always]  (FALLTHRU)
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]


;; Function FLASH_OB_GetBOR (FLASH_OB_GetBOR, funcdef_no=154, decl_uid=7921, cgraph_uid=159, symbol_order=158)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2
;; 2 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs

    r118: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a2 (r118,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r117: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a4 (r117,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r116: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a0 (r116,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r115: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a1 (r115,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a3 (r114,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a5 (r113,l0) best LO_REGS, allocno LO_REGS

  a0(r116,l0) costs: LO_REGS:2000 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  a1(r115,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:25000 VFP_LO_REGS:25000 ALL_REGS:25000 MEM:11000
  a2(r118,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:11000
  a3(r114,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a4(r117,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 MEM:11000
  a5(r113,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:29000 VFP_LO_REGS:29000 ALL_REGS:29000 MEM:15000

   Insn 17(l0): point = 0
   Insn 16(l0): point = 2
   Insn 12(l0): point = 4
   Insn 9(l0): point = 6
   Insn 8(l0): point = 8
   Insn 7(l0): point = 10
   Insn 6(l0): point = 12
   Insn 5(l0): point = 14
 a0(r116): [3..4]
 a1(r115): [5..6]
 a2(r118): [7..8]
 a3(r114): [9..10]
 a4(r117): [11..12]
 a5(r113): [13..14]
Compressing live ranges: from 17 to 12 - 70%
Ranges after the compression:
 a0(r116): [0..1]
 a1(r115): [2..3]
 a2(r118): [4..5]
 a3(r114): [6..7]
 a4(r117): [8..9]
 a5(r113): [10..11]
  regions=1, blocks=3, points=12
    allocnos=6 (big 0), copies=0, conflicts=0, ranges=6
Disposition:
    5:r113 l0     3    3:r114 l0     3    1:r115 l0     3    0:r116 l0     3
    4:r117 l0     3    2:r118 l0     3
+++Costs: overall 2000, reg 2000, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


FLASH_OB_GetBOR

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 7 [r7]
;;  ref usage 	r0={2d,2u} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r113={1d,1u} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,1u} 
;;    total ref usage 47{32d,15u,0e} in 8{8 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, maybe hot
;;  prev block 0, next block 1, flags: (RTL)
;;  pred:       ENTRY (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 113 114 115 116 117 118
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(insn 5 2 6 2 (set (reg/f:SI 113 [ _1 ])
        (const_int 1073888276 [0x40023c14])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1299:10 749 {*thumb2_movsi_vfp}
     (nil))
(insn 6 5 7 2 (set (reg:QI 117)
        (mem/v:QI (reg/f:SI 113 [ _1 ]) [0 *_1+0 S1 A8])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1299:10 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg/f:SI 113 [ _1 ])
        (nil)))
(insn 7 6 8 2 (set (reg:SI 114 [ _2 ])
        (zero_extend:SI (reg:QI 117))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1299:10 1029 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:QI 117)
        (nil)))
(insn 8 7 9 2 (set (reg:SI 118)
        (and:SI (reg:SI 114 [ _2 ])
            (const_int 12 [0xc]))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1299:10 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(insn 9 8 12 2 (set (reg:SI 115 [ _4 ])
        (zero_extend:SI (subreg:QI (reg:SI 118) 0))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1299:10 1029 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 118)
        (nil)))
(insn 12 9 16 2 (set (reg:SI 116 [ <retval> ])
        (reg:SI 115 [ _4 ])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1299:10 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 115 [ _4 ])
        (nil)))
(insn 16 12 17 2 (set (reg/i:SI 0 r0)
        (reg:SI 116 [ <retval> ])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1300:1 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 116 [ <retval> ])
        (nil)))
(insn 17 16 0 2 (use (reg/i:SI 0 r0)) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1300:1 -1
     (nil))
;;  succ:       EXIT [always]  (FALLTHRU)
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]


;; Function FLASH_FlushCaches (FLASH_FlushCaches, funcdef_no=155, decl_uid=7325, cgraph_uid=160, symbol_order=159)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 8 n_edges 9 count 8 (    1)
;; 1 loops found
;;
;; Loop 0
;;  header 0, latch 1
;;  depth 0, outer -1
;;  nodes: 0 1 2 3 4 5 7 6
;; 2 succs { 3 4 }
;; 3 succs { 4 }
;; 4 succs { 5 7 }
;; 5 succs { 7 }
;; 7 succs { 6 }
;; 6 succs { 1 }
Building IRA IR
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called

Pass 0 for finding pseudo/allocno costs

    r150: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a1 (r150,l0) best LO_REGS, allocno LO_REGS
    r149: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a0 (r149,l0) best LO_REGS, allocno LO_REGS
    r148: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a2 (r148,l0) best LO_REGS, allocno LO_REGS
    r147: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a3 (r147,l0) best LO_REGS, allocno LO_REGS
    r146: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a5 (r146,l0) best LO_REGS, allocno LO_REGS
    r145: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a4 (r145,l0) best LO_REGS, allocno LO_REGS
    r144: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a6 (r144,l0) best LO_REGS, allocno LO_REGS
    r143: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a7 (r143,l0) best LO_REGS, allocno LO_REGS
    r142: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a9 (r142,l0) best LO_REGS, allocno LO_REGS
    r141: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a8 (r141,l0) best LO_REGS, allocno LO_REGS
    r140: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a10 (r140,l0) best LO_REGS, allocno LO_REGS
    r139: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a11 (r139,l0) best LO_REGS, allocno LO_REGS
    r138: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a13 (r138,l0) best LO_REGS, allocno LO_REGS
    r137: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a12 (r137,l0) best LO_REGS, allocno LO_REGS
    r136: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a14 (r136,l0) best LO_REGS, allocno LO_REGS
    r135: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a15 (r135,l0) best LO_REGS, allocno LO_REGS
    r134: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a16 (r134,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r133: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a17 (r133,l0) best LO_REGS, allocno LO_REGS
    r132: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a18 (r132,l0) best LO_REGS, allocno LO_REGS
    r131: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a20 (r131,l0) best LO_REGS, allocno LO_REGS
    r130: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a19 (r130,l0) best LO_REGS, allocno LO_REGS
    r129: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a21 (r129,l0) best LO_REGS, allocno LO_REGS
    r128: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a22 (r128,l0) best LO_REGS, allocno LO_REGS
    r127: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a24 (r127,l0) best LO_REGS, allocno LO_REGS
    r126: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a23 (r126,l0) best LO_REGS, allocno LO_REGS
    r125: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a25 (r125,l0) best LO_REGS, allocno LO_REGS
    r124: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a26 (r124,l0) best LO_REGS, allocno LO_REGS
    r123: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a28 (r123,l0) best LO_REGS, allocno LO_REGS
    r122: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a27 (r122,l0) best LO_REGS, allocno LO_REGS
    r121: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a29 (r121,l0) best LO_REGS, allocno LO_REGS
    r120: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a30 (r120,l0) best LO_REGS, allocno LO_REGS
    r119: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a32 (r119,l0) best LO_REGS, allocno LO_REGS
    r118: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a31 (r118,l0) best LO_REGS, allocno LO_REGS
    r117: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a33 (r117,l0) best LO_REGS, allocno LO_REGS
    r116: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a34 (r116,l0) best LO_REGS, allocno LO_REGS
    r115: preferred GENERAL_REGS, alternative NO_REGS, allocno GENERAL_REGS
    a35 (r115,l0) best GENERAL_REGS, allocno GENERAL_REGS
    r114: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a36 (r114,l0) best LO_REGS, allocno LO_REGS
    r113: preferred LO_REGS, alternative GENERAL_REGS, allocno LO_REGS
    a37 (r113,l0) best LO_REGS, allocno LO_REGS

  a0(r149,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:29000 VFP_LO_REGS:29000 ALL_REGS:29000 MEM:15000
  a1(r150,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a2(r148,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a3(r147,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:29000 VFP_LO_REGS:29000 ALL_REGS:29000 MEM:15000
  a4(r145,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:29000 VFP_LO_REGS:29000 ALL_REGS:29000 MEM:15000
  a5(r146,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a6(r144,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a7(r143,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:29000 VFP_LO_REGS:29000 ALL_REGS:29000 MEM:15000
  a8(r141,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:29000 VFP_LO_REGS:29000 ALL_REGS:29000 MEM:15000
  a9(r142,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a10(r140,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a11(r139,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:29000 VFP_LO_REGS:29000 ALL_REGS:29000 MEM:15000
  a12(r137,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:29000 VFP_LO_REGS:29000 ALL_REGS:29000 MEM:15000
  a13(r138,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a14(r136,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a15(r135,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:29000 VFP_LO_REGS:29000 ALL_REGS:29000 MEM:15000
  a16(r134,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a17(r133,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a18(r132,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:29000 VFP_LO_REGS:29000 ALL_REGS:29000 MEM:15000
  a19(r130,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:29000 VFP_LO_REGS:29000 ALL_REGS:29000 MEM:15000
  a20(r131,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a21(r129,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a22(r128,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:29000 VFP_LO_REGS:29000 ALL_REGS:29000 MEM:15000
  a23(r126,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:29000 VFP_LO_REGS:29000 ALL_REGS:29000 MEM:15000
  a24(r127,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a25(r125,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a26(r124,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:29000 VFP_LO_REGS:29000 ALL_REGS:29000 MEM:15000
  a27(r122,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:29000 VFP_LO_REGS:29000 ALL_REGS:29000 MEM:15000
  a28(r123,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a29(r121,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a30(r120,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:29000 VFP_LO_REGS:29000 ALL_REGS:29000 MEM:15000
  a31(r118,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:29000 VFP_LO_REGS:29000 ALL_REGS:29000 MEM:15000
  a32(r119,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a33(r117,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a34(r116,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:29000 VFP_LO_REGS:29000 ALL_REGS:29000 MEM:15000
  a35(r115,l0) costs: LO_REGS:0 HI_REGS:0 CALLER_SAVE_REGS:0 EVEN_REG:0 GENERAL_REGS:0 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a36(r114,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:30000 VFP_LO_REGS:30000 ALL_REGS:30000 MEM:20000
  a37(r113,l0) costs: LO_REGS:0 HI_REGS:2000 CALLER_SAVE_REGS:2000 EVEN_REG:2000 GENERAL_REGS:2000 VFP_D0_D7_REGS:29000 VFP_LO_REGS:29000 ALL_REGS:29000 MEM:15000

   Insn 67(l0): point = 1
   Insn 58(l0): point = 4
   Insn 57(l0): point = 6
   Insn 56(l0): point = 8
   Insn 55(l0): point = 10
   Insn 54(l0): point = 12
   Insn 53(l0): point = 14
   Insn 52(l0): point = 16
   Insn 51(l0): point = 18
   Insn 50(l0): point = 20
   Insn 49(l0): point = 22
   Insn 48(l0): point = 24
   Insn 47(l0): point = 26
   Insn 46(l0): point = 28
   Insn 45(l0): point = 30
   Insn 44(l0): point = 32
   Insn 43(l0): point = 34
   Insn 42(l0): point = 36
   Insn 41(l0): point = 38
   Insn 40(l0): point = 40
   Insn 39(l0): point = 42
   Insn 37(l0): point = 45
   Insn 36(l0): point = 47
   Insn 35(l0): point = 49
   Insn 34(l0): point = 51
   Insn 33(l0): point = 53
   Insn 30(l0): point = 56
   Insn 29(l0): point = 58
   Insn 28(l0): point = 60
   Insn 27(l0): point = 62
   Insn 26(l0): point = 64
   Insn 25(l0): point = 66
   Insn 24(l0): point = 68
   Insn 23(l0): point = 70
   Insn 22(l0): point = 72
   Insn 21(l0): point = 74
   Insn 20(l0): point = 76
   Insn 19(l0): point = 78
   Insn 18(l0): point = 80
   Insn 17(l0): point = 82
   Insn 16(l0): point = 84
   Insn 15(l0): point = 86
   Insn 14(l0): point = 88
   Insn 13(l0): point = 90
   Insn 12(l0): point = 92
   Insn 11(l0): point = 94
   Insn 9(l0): point = 97
   Insn 8(l0): point = 99
   Insn 7(l0): point = 101
   Insn 6(l0): point = 103
   Insn 5(l0): point = 105
 a0(r149): [5..8]
 a1(r150): [5..6]
 a2(r148): [7..10]
 a3(r147): [11..12]
 a4(r145): [15..18]
 a5(r146): [15..16]
 a6(r144): [17..20]
 a7(r143): [21..22]
 a8(r141): [25..28]
 a9(r142): [25..26]
 a10(r140): [27..30]
 a11(r139): [31..32]
 a12(r137): [35..38]
 a13(r138): [35..36]
 a14(r136): [37..40]
 a15(r135): [41..42]
 a16(r134): [48..49]
 a17(r133): [50..51]
 a18(r132): [52..53]
 a19(r130): [57..60]
 a20(r131): [57..58]
 a21(r129): [59..62]
 a22(r128): [63..64]
 a23(r126): [67..70]
 a24(r127): [67..68]
 a25(r125): [69..72]
 a26(r124): [73..74]
 a27(r122): [77..80]
 a28(r123): [77..78]
 a29(r121): [79..82]
 a30(r120): [83..84]
 a31(r118): [87..90]
 a32(r119): [87..88]
 a33(r117): [89..92]
 a34(r116): [93..94]
 a35(r115): [100..101]
 a36(r114): [102..103]
 a37(r113): [104..105]
Compressing live ranges: from 108 to 60 - 55%
Ranges after the compression:
 a0(r149): [0..3]
 a1(r150): [0..1]
 a2(r148): [2..3]
 a3(r147): [4..5]
 a4(r145): [6..9]
 a5(r146): [6..7]
 a6(r144): [8..9]
 a7(r143): [10..11]
 a8(r141): [12..15]
 a9(r142): [12..13]
 a10(r140): [14..15]
 a11(r139): [16..17]
 a12(r137): [18..21]
 a13(r138): [18..19]
 a14(r136): [20..21]
 a15(r135): [22..23]
 a16(r134): [24..25]
 a17(r133): [26..27]
 a18(r132): [28..29]
 a19(r130): [30..33]
 a20(r131): [30..31]
 a21(r129): [32..33]
 a22(r128): [34..35]
 a23(r126): [36..39]
 a24(r127): [36..37]
 a25(r125): [38..39]
 a26(r124): [40..41]
 a27(r122): [42..45]
 a28(r123): [42..43]
 a29(r121): [44..45]
 a30(r120): [46..47]
 a31(r118): [48..51]
 a32(r119): [48..49]
 a33(r117): [50..51]
 a34(r116): [52..53]
 a35(r115): [54..55]
 a36(r114): [56..57]
 a37(r113): [58..59]
  regions=1, blocks=8, points=60
    allocnos=38 (big 0), copies=0, conflicts=0, ranges=38
Disposition:
   37:r113 l0     3   36:r114 l0     3   35:r115 l0     3   34:r116 l0     3
   33:r117 l0     3   31:r118 l0     2   32:r119 l0     3   30:r120 l0     3
   29:r121 l0     3   27:r122 l0     2   28:r123 l0     3   26:r124 l0     3
   25:r125 l0     3   23:r126 l0     2   24:r127 l0     3   22:r128 l0     3
   21:r129 l0     3   19:r130 l0     2   20:r131 l0     3   18:r132 l0     3
   17:r133 l0     3   16:r134 l0     3   15:r135 l0     3   14:r136 l0     3
   12:r137 l0     2   13:r138 l0     3   11:r139 l0     3   10:r140 l0     3
    8:r141 l0     2    9:r142 l0     3    7:r143 l0     3    6:r144 l0     3
    4:r145 l0     2    5:r146 l0     3    3:r147 l0     3    2:r148 l0     3
    0:r149 l0     2    1:r150 l0     3
+++Costs: overall 0, reg 0, mem 0, ld 0, st 0, move 0
+++       move loops 0, new jumps 0


FLASH_FlushCaches

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 7 [r7] 100 [cc]
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,7u} r13={1d,7u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={2d,2u} r102={1d,7u} r103={1d,6u} r113={1d,1u} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} r122={1d,1u} r123={1d,1u} r124={1d,1u} r125={1d,1u} r126={1d,1u} r127={1d,1u} r128={1d,1u} r129={1d,1u} r130={1d,1u} r131={1d,1u} r132={1d,1u} r133={1d,1u} r134={1d,1u} r135={1d,1u} r136={1d,1u} r137={1d,1u} r138={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,1u} r144={1d,1u} r145={1d,1u} r146={1d,1u} r147={1d,1u} r148={1d,1u} r149={1d,1u} r150={1d,1u} 
;;    total ref usage 132{65d,67u,0e} in 51{51 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, maybe hot
;;  prev block 0, next block 3, flags: (RTL)
;;  pred:       ENTRY (FALLTHRU)
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 113 114 115
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(insn 5 2 6 2 (set (reg/f:SI 113 [ _1 ])
        (const_int 1073888256 [0x40023c00])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1309:7 749 {*thumb2_movsi_vfp}
     (nil))
(insn 6 5 7 2 (set (reg:SI 114 [ _2 ])
        (mem/v:SI (reg/f:SI 113 [ _1 ]) [3 _1->ACR+0 S4 A32])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1309:7 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 113 [ _1 ])
        (nil)))
(insn 7 6 8 2 (set (reg:SI 115 [ _3 ])
        (and:SI (reg:SI 114 [ _2 ])
            (const_int 512 [0x200]))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1309:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(insn 8 7 9 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 115 [ _3 ])
            (const_int 0 [0]))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1309:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (nil)))
(jump_insn 9 8 10 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 31)
            (pc))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1309:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (nil))
 -> 31)
;;  succ:       3 (FALLTHRU)
;;              4
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

;; basic block 3, loop depth 0, maybe hot
;;  prev block 2, next block 4, flags: (RTL)
;;  pred:       2 (FALLTHRU)
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131
(note 10 9 11 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 11 10 12 3 (set (reg/f:SI 116 [ _4 ])
        (const_int 1073888256 [0x40023c00])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1312:5 749 {*thumb2_movsi_vfp}
     (nil))
(insn 12 11 13 3 (set (reg:SI 117 [ _5 ])
        (mem/v:SI (reg/f:SI 116 [ _4 ]) [3 _4->ACR+0 S4 A32])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1312:5 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 116 [ _4 ])
        (nil)))
(insn 13 12 14 3 (set (reg/f:SI 118 [ _6 ])
        (const_int 1073888256 [0x40023c00])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1312:5 749 {*thumb2_movsi_vfp}
     (nil))
(insn 14 13 15 3 (set (reg:SI 119 [ _7 ])
        (and:SI (reg:SI 117 [ _5 ])
            (const_int -513 [0xfffffffffffffdff]))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1312:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 117 [ _5 ])
        (nil)))
(insn 15 14 16 3 (set (mem/v:SI (reg/f:SI 118 [ _6 ]) [3 _6->ACR+0 S4 A32])
        (reg:SI 119 [ _7 ])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1312:5 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 119 [ _7 ])
        (expr_list:REG_DEAD (reg/f:SI 118 [ _6 ])
            (nil))))
(insn 16 15 17 3 (set (reg/f:SI 120 [ _8 ])
        (const_int 1073888256 [0x40023c00])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1314:5 749 {*thumb2_movsi_vfp}
     (nil))
(insn 17 16 18 3 (set (reg:SI 121 [ _9 ])
        (mem/v:SI (reg/f:SI 120 [ _8 ]) [3 _8->ACR+0 S4 A32])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1314:5 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 120 [ _8 ])
        (nil)))
(insn 18 17 19 3 (set (reg/f:SI 122 [ _10 ])
        (const_int 1073888256 [0x40023c00])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1314:5 749 {*thumb2_movsi_vfp}
     (nil))
(insn 19 18 20 3 (set (reg:SI 123 [ _11 ])
        (ior:SI (reg:SI 121 [ _9 ])
            (const_int 2048 [0x800]))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1314:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 121 [ _9 ])
        (nil)))
(insn 20 19 21 3 (set (mem/v:SI (reg/f:SI 122 [ _10 ]) [3 _10->ACR+0 S4 A32])
        (reg:SI 123 [ _11 ])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1314:5 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 123 [ _11 ])
        (expr_list:REG_DEAD (reg/f:SI 122 [ _10 ])
            (nil))))
(insn 21 20 22 3 (set (reg/f:SI 124 [ _12 ])
        (const_int 1073888256 [0x40023c00])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1314:5 749 {*thumb2_movsi_vfp}
     (nil))
(insn 22 21 23 3 (set (reg:SI 125 [ _13 ])
        (mem/v:SI (reg/f:SI 124 [ _12 ]) [3 _12->ACR+0 S4 A32])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1314:5 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 124 [ _12 ])
        (nil)))
(insn 23 22 24 3 (set (reg/f:SI 126 [ _14 ])
        (const_int 1073888256 [0x40023c00])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1314:5 749 {*thumb2_movsi_vfp}
     (nil))
(insn 24 23 25 3 (set (reg:SI 127 [ _15 ])
        (and:SI (reg:SI 125 [ _13 ])
            (const_int -2049 [0xfffffffffffff7ff]))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1314:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 125 [ _13 ])
        (nil)))
(insn 25 24 26 3 (set (mem/v:SI (reg/f:SI 126 [ _14 ]) [3 _14->ACR+0 S4 A32])
        (reg:SI 127 [ _15 ])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1314:5 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 127 [ _15 ])
        (expr_list:REG_DEAD (reg/f:SI 126 [ _14 ])
            (nil))))
(insn 26 25 27 3 (set (reg/f:SI 128 [ _16 ])
        (const_int 1073888256 [0x40023c00])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1316:5 749 {*thumb2_movsi_vfp}
     (nil))
(insn 27 26 28 3 (set (reg:SI 129 [ _17 ])
        (mem/v:SI (reg/f:SI 128 [ _16 ]) [3 _16->ACR+0 S4 A32])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1316:5 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 128 [ _16 ])
        (nil)))
(insn 28 27 29 3 (set (reg/f:SI 130 [ _18 ])
        (const_int 1073888256 [0x40023c00])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1316:5 749 {*thumb2_movsi_vfp}
     (nil))
(insn 29 28 30 3 (set (reg:SI 131 [ _19 ])
        (ior:SI (reg:SI 129 [ _17 ])
            (const_int 512 [0x200]))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1316:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 129 [ _17 ])
        (nil)))
(insn 30 29 31 3 (set (mem/v:SI (reg/f:SI 130 [ _18 ]) [3 _18->ACR+0 S4 A32])
        (reg:SI 131 [ _19 ])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1316:5 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 131 [ _19 ])
        (expr_list:REG_DEAD (reg/f:SI 130 [ _18 ])
            (nil))))
;;  succ:       4 (FALLTHRU)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

;; basic block 4, loop depth 0, maybe hot
;;  prev block 3, next block 5, flags: (RTL)
;;  pred:       2
;;              3 (FALLTHRU)
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 132 133 134
(code_label 31 30 32 4 108 (nil) [1 uses])
(note 32 31 33 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 33 32 34 4 (set (reg/f:SI 132 [ _20 ])
        (const_int 1073888256 [0x40023c00])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1320:7 749 {*thumb2_movsi_vfp}
     (nil))
(insn 34 33 35 4 (set (reg:SI 133 [ _21 ])
        (mem/v:SI (reg/f:SI 132 [ _20 ]) [3 _20->ACR+0 S4 A32])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1320:7 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 132 [ _20 ])
        (nil)))
(insn 35 34 36 4 (set (reg:SI 134 [ _22 ])
        (and:SI (reg:SI 133 [ _21 ])
            (const_int 1024 [0x400]))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1320:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 133 [ _21 ])
        (nil)))
(insn 36 35 37 4 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 134 [ _22 ])
            (const_int 0 [0]))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1320:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 134 [ _22 ])
        (nil)))
(jump_insn 37 36 38 4 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 66)
            (pc))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1320:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (nil))
 -> 66)
;;  succ:       5 (FALLTHRU)
;;              7 ../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c:1329:1
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

;; basic block 5, loop depth 0, maybe hot
;;  prev block 4, next block 7, flags: (RTL)
;;  pred:       4 (FALLTHRU)
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150
(note 38 37 39 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 39 38 40 5 (set (reg/f:SI 135 [ _23 ])
        (const_int 1073888256 [0x40023c00])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1323:5 749 {*thumb2_movsi_vfp}
     (nil))
(insn 40 39 41 5 (set (reg:SI 136 [ _24 ])
        (mem/v:SI (reg/f:SI 135 [ _23 ]) [3 _23->ACR+0 S4 A32])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1323:5 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 135 [ _23 ])
        (nil)))
(insn 41 40 42 5 (set (reg/f:SI 137 [ _25 ])
        (const_int 1073888256 [0x40023c00])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1323:5 749 {*thumb2_movsi_vfp}
     (nil))
(insn 42 41 43 5 (set (reg:SI 138 [ _26 ])
        (and:SI (reg:SI 136 [ _24 ])
            (const_int -1025 [0xfffffffffffffbff]))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1323:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 136 [ _24 ])
        (nil)))
(insn 43 42 44 5 (set (mem/v:SI (reg/f:SI 137 [ _25 ]) [3 _25->ACR+0 S4 A32])
        (reg:SI 138 [ _26 ])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1323:5 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 138 [ _26 ])
        (expr_list:REG_DEAD (reg/f:SI 137 [ _25 ])
            (nil))))
(insn 44 43 45 5 (set (reg/f:SI 139 [ _27 ])
        (const_int 1073888256 [0x40023c00])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1325:5 749 {*thumb2_movsi_vfp}
     (nil))
(insn 45 44 46 5 (set (reg:SI 140 [ _28 ])
        (mem/v:SI (reg/f:SI 139 [ _27 ]) [3 _27->ACR+0 S4 A32])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1325:5 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 139 [ _27 ])
        (nil)))
(insn 46 45 47 5 (set (reg/f:SI 141 [ _29 ])
        (const_int 1073888256 [0x40023c00])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1325:5 749 {*thumb2_movsi_vfp}
     (nil))
(insn 47 46 48 5 (set (reg:SI 142 [ _30 ])
        (ior:SI (reg:SI 140 [ _28 ])
            (const_int 4096 [0x1000]))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1325:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 140 [ _28 ])
        (nil)))
(insn 48 47 49 5 (set (mem/v:SI (reg/f:SI 141 [ _29 ]) [3 _29->ACR+0 S4 A32])
        (reg:SI 142 [ _30 ])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1325:5 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 142 [ _30 ])
        (expr_list:REG_DEAD (reg/f:SI 141 [ _29 ])
            (nil))))
(insn 49 48 50 5 (set (reg/f:SI 143 [ _31 ])
        (const_int 1073888256 [0x40023c00])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1325:5 749 {*thumb2_movsi_vfp}
     (nil))
(insn 50 49 51 5 (set (reg:SI 144 [ _32 ])
        (mem/v:SI (reg/f:SI 143 [ _31 ]) [3 _31->ACR+0 S4 A32])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1325:5 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 143 [ _31 ])
        (nil)))
(insn 51 50 52 5 (set (reg/f:SI 145 [ _33 ])
        (const_int 1073888256 [0x40023c00])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1325:5 749 {*thumb2_movsi_vfp}
     (nil))
(insn 52 51 53 5 (set (reg:SI 146 [ _34 ])
        (and:SI (reg:SI 144 [ _32 ])
            (const_int -4097 [0xffffffffffffefff]))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1325:5 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 144 [ _32 ])
        (nil)))
(insn 53 52 54 5 (set (mem/v:SI (reg/f:SI 145 [ _33 ]) [3 _33->ACR+0 S4 A32])
        (reg:SI 146 [ _34 ])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1325:5 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 146 [ _34 ])
        (expr_list:REG_DEAD (reg/f:SI 145 [ _33 ])
            (nil))))
(insn 54 53 55 5 (set (reg/f:SI 147 [ _35 ])
        (const_int 1073888256 [0x40023c00])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1327:5 749 {*thumb2_movsi_vfp}
     (nil))
(insn 55 54 56 5 (set (reg:SI 148 [ _36 ])
        (mem/v:SI (reg/f:SI 147 [ _35 ]) [3 _35->ACR+0 S4 A32])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1327:5 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 147 [ _35 ])
        (nil)))
(insn 56 55 57 5 (set (reg/f:SI 149 [ _37 ])
        (const_int 1073888256 [0x40023c00])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1327:5 749 {*thumb2_movsi_vfp}
     (nil))
(insn 57 56 58 5 (set (reg:SI 150 [ _38 ])
        (ior:SI (reg:SI 148 [ _36 ])
            (const_int 1024 [0x400]))) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1327:5 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 148 [ _36 ])
        (nil)))
(insn 58 57 66 5 (set (mem/v:SI (reg/f:SI 149 [ _37 ]) [3 _37->ACR+0 S4 A32])
        (reg:SI 150 [ _38 ])) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1327:5 749 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 150 [ _38 ])
        (expr_list:REG_DEAD (reg/f:SI 149 [ _37 ])
            (nil))))
;;  succ:       7 [always]  (FALLTHRU) ../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c:1329:1
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

;; basic block 7, loop depth 0, maybe hot
;;  prev block 5, next block 6, flags: (RTL)
;;  pred:       4 ../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c:1329:1
;;              5 [always]  (FALLTHRU) ../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c:1329:1
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
(code_label 66 58 65 7 110 (nil) [1 uses])
(note 65 66 67 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 67 65 61 7 (const_int 0 [0]) "../Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c":1329:1 313 {nop}
     (nil))
;;  succ:       6 [always]  (FALLTHRU)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

;; basic block 6, loop depth 0, maybe hot
;;  prev block 7, next block 1, flags: (RTL)
;;  pred:       7 [always]  (FALLTHRU)
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
(code_label 61 67 62 6 107 (nil) [0 uses])
(note 62 61 0 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
;;  succ:       EXIT [always]  (FALLTHRU)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]

