
---------- Begin Simulation Statistics ----------
simSeconds                                   0.010841                       # Number of seconds simulated (Second)
simTicks                                  10840831500                       # Number of ticks simulated (Tick)
finalTick                                 11779580500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    125.57                       # Real time elapsed on the host (Second)
hostTickRate                                 86335081                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     802536                       # Number of bytes of host memory used (Byte)
simInsts                                     27246366                       # Number of instructions simulated (Count)
simOps                                       41958143                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   216986                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     334149                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                           500                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                         21681663                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        56000725                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                        1                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       51740414                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                   1831                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined             16804846                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined          24947309                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.numIssuedDist::samples            21608466                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               2.394451                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.772564                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                   5060815     23.42%     23.42% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   1876644      8.68%     32.11% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   4228267     19.57%     51.67% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   3819575     17.68%     69.35% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   3939395     18.23%     87.58% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   1911689      8.85%     96.43% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    772081      3.57%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 6                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              21608466                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      1      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                    61      0.07%      0.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                  74057     80.62%     80.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                 17746     19.32%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass           50      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      31026330     59.97%     59.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult       225177      0.44%     60.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv           105      0.00%     60.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd           31      0.00%     60.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     60.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     60.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     60.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     60.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     60.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     60.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     60.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     60.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     60.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu           62      0.00%     60.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     60.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt          120      0.00%     60.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc          337      0.00%     60.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     60.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     60.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     60.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     60.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     60.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     60.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     60.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     60.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     60.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     60.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     60.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     60.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     60.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     60.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     60.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     60.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     60.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     60.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     60.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     60.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     60.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     60.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     60.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     60.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     60.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     60.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     60.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     60.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     60.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead     16972401     32.80%     93.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      3515741      6.79%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead           60      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       51740414                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         2.386367                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                               91865                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.001775                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                125181527                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                72805364                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        50052912                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                      1464                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                      736                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses              701                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    51831466                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                          763                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numInsts                          50934615                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                      16557357                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                    805800                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                           19991963                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        3369929                       # Number of branches executed (Count)
system.cpu.numStoreInsts                      3434606                       # Number of stores executed (Count)
system.cpu.numRate                           2.349202                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                            1068                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           73197                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    25467459                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      39195877                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.851348                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.851348                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               1.174608                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          1.174608                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   61440590                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                  41221184                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                        1251                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                        581                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                    12375428                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                   16354086                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                  27477558                       # number of misc regfile reads (Count)
system.cpu.MemDepUnit__0.insertedLoads       17870783                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       4073893                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads      4340817                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores       688398                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                 4931680                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           3698333                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect            430188                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              3338958                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                 3338919                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999988                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                  180082                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                302                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups             185                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                158                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses               27                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            6                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.loop_predictor.correct      1362358                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu.branchPred.loop_predictor.wrong       764748                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu.branchPred.tage.longestMatchProviderCorrect      1586153                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu.branchPred.tage.altMatchProviderCorrect       100479                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect         2905                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu.branchPred.tage.bimodalProviderCorrect        11384                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu.branchPred.tage.longestMatchProviderWrong       341299                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu.branchPred.tage.altMatchProviderWrong        66111                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong         2538                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu.branchPred.tage.bimodalProviderWrong          861                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu.branchPred.tage.altMatchProviderWouldHaveHit       110110                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu.branchPred.tage.longestMatchProviderWouldHaveHit        39214                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::1        92683                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::2       143196                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::3       577252                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::4       820642                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::5       246374                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::6        42095                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::7         7542                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::8        13845                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::9        13670                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::10        10986                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::11         7833                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::12       117924                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.altMatchProvider::0       196517                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::1       131308                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::2       660213                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::3       764832                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::4       199053                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::5        37496                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::6         6905                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::7          656                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::8         2686                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::9         7754                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::10        55907                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::11        30715                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::12            0                       # TAGE provider for alt match (Count)
system.cpu.commit.commitSquashedInsts        16804395                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls               1                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts            430139                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     19259366                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     2.035159                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.171535                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0         6731707     34.95%     34.95% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         3637554     18.89%     53.84% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         2333262     12.11%     65.96% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3         2123950     11.03%     76.98% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          884910      4.59%     81.58% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          307589      1.60%     83.17% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6         3240394     16.83%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            6                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     19259366                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             25467459                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               39195877                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                    14857744                       # Number of memory references committed (Count)
system.cpu.commit.loads                      11958887                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    2923534                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                        690                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    39195306                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                141796                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass           45      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     24112368     61.52%     61.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult       225075      0.57%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv          105      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd           30      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu           60      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt          120      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc          330      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead     11958827     30.51%     92.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      2898857      7.40%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead           60      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     39195877                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       3240394                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data       13743293                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          13743293                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      13743293                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         13743293                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data        86199                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total           86199                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data        86199                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total          86199                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data    897053000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total    897053000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data    897053000                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total    897053000                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     13829492                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      13829492                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     13829492                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     13829492                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.006233                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.006233                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.006233                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.006233                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 10406.768060                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 10406.768060                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 10406.768060                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 10406.768060                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs          335                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs           32                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      10.468750                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks        29288                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total             29288                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data        56628                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total         56628                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data        56628                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total        56628                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data        29571                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total        29571                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data        29571                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total        29571                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data    406839000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total    406839000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data    406839000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total    406839000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.002138                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.002138                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.002138                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.002138                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 13758.039972                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 13758.039972                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 13758.039972                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 13758.039972                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                  29571                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data     10851245                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        10851245                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data        79390                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total         79390                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data    757165000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total    757165000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data     10930635                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     10930635                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.007263                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.007263                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data  9537.284293                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total  9537.284293                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data        56608                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total        56608                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data        22782                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total        22782                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data    273938500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total    273938500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.002084                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.002084                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 12024.339391                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 12024.339391                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      2892048                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        2892048                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data         6809                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total         6809                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data    139888000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total    139888000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      2898857                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      2898857                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.002349                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.002349                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 20544.573359                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 20544.573359                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data           20                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total           20                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data         6789                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total         6789                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data    132900500                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total    132900500                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.002342                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.002342                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 19575.858006                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 19575.858006                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  11779580500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                   64                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             13728075                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs              29571                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs             464.241148                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick            11402000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data           64                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024           64                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           36                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1           25                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2            3                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           27688555                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          27688555                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  11779580500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                  3710903                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles               6884073                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                   6801462                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               3781373                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                 430655                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              2770931                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                    49                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               60433663                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                   129                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles            4661119                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       44941485                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     4931680                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            3519159                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      16516643                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                  861408                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.cacheLines                   4443892                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                 71366                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           21608466                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              3.176608                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.670360                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                  7467199     34.56%     34.56% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                   584709      2.71%     37.26% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                  1445198      6.69%     43.95% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                  1924703      8.91%     52.86% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                   364497      1.69%     54.54% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                   998526      4.62%     59.17% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                  8823634     40.83%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                6                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             21608466                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.227459                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        2.072788                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst        4442570                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           4442570                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       4442570                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          4442570                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         1322                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            1322                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         1322                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           1322                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     59109000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     59109000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     59109000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     59109000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      4443892                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       4443892                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      4443892                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      4443892                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000297                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000297                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000297                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000297                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 44711.800303                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 44711.800303                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 44711.800303                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 44711.800303                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrHits::cpu.inst           74                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total            74                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst           74                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total           74                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst         1248                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         1248                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         1248                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         1248                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     55178000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     55178000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     55178000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     55178000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000281                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000281                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000281                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000281                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 44213.141026                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 44213.141026                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 44213.141026                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 44213.141026                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                   1249                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      4442570                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         4442570                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         1322                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          1322                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     59109000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     59109000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      4443892                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      4443892                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000297                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000297                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 44711.800303                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 44711.800303                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst           74                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total           74                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         1248                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         1248                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     55178000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     55178000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000281                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000281                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 44213.141026                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 44213.141026                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  11779580500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse                   64                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs              4142612                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               1249                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs            3316.742994                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick             7008000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst           64                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024           64                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           40                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4           22                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses            8889033                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses           8889033                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  11779580500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                    430655                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                    1924600                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                     1724                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               56000726                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                  134                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                 17870783                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 4073893                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                     1                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                      1389                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                        0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents            531                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect         272196                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect       201955                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts               474151                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 50408650                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                50053613                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  41545462                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  50183283                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        2.308569                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.827875                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                     5626599                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                 5911894                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                50575                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                 531                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                1175037                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                     32                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           11958887                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              2.954116                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             1.522035                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9               11906494     99.56%     99.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                16005      0.13%     99.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                36166      0.30%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                  122      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                   10      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                   17      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                   46      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                   25      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              190                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total             11958887                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                16557234                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                 3434606                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  11779580500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                 4443892                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  11779580500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  11779580500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                 430655                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  5405634                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 2107569                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   8694504                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               4970104                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               58780466                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                   494                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                3718869                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                   1352                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                   5389                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands           100810360                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                   197213381                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 72861345                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                      1271                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              66331070                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                 34479290                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                  13936959                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         72019049                       # The number of ROB reads (Count)
system.cpu.rob.writes                       114359985                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 25467459                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   39195877                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    15                       # Number of system calls (Count)
system.l2bus.transDist::ReadResp                24031                       # Transaction distribution (Count)
system.l2bus.transDist::WritebackDirty          30488                       # Transaction distribution (Count)
system.l2bus.transDist::CleanEvict               2257                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExReq                6789                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExResp               6789                       # Transaction distribution (Count)
system.l2bus.transDist::ReadSharedReq           24031                       # Transaction distribution (Count)
system.l2bus.pktCount_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port         3747                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port        88713                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount::total                    92460                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktSize_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port        79936                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port      3766976                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize::total                   3846912                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.snoops                              1925                       # Total snoops (Count)
system.l2bus.snoopTraffic                       76800                       # Total snoop traffic (Byte)
system.l2bus.snoopFanout::samples               32745                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::mean               0.013681                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::stdev              0.116167                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::0                     32297     98.63%     98.63% # Request fanout histogram (Count)
system.l2bus.snoopFanout::1                       448      1.37%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::2                         0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::max_value                 1                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::total                 32745                       # Request fanout histogram (Count)
system.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED  11779580500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2bus.reqLayer0.occupancy             60108000                       # Layer occupancy (ticks) (Tick)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer0.occupancy             1873500                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer1.occupancy            44356500                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.snoop_filter.totRequests           61640                       # Total number of requests made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleRequests        30818                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiRequests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2bus.snoop_filter.totSnoops               448                       # Total number of snoops made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleSnoops          448                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2cache.demandHits::cpu.inst               605                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::cpu.data             28295                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::total                28900                       # number of demand (read+write) hits (Count)
system.l2cache.overallHits::cpu.inst              605                       # number of overall hits (Count)
system.l2cache.overallHits::cpu.data            28295                       # number of overall hits (Count)
system.l2cache.overallHits::total               28900                       # number of overall hits (Count)
system.l2cache.demandMisses::cpu.inst             644                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu.data            1276                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::total               1920                       # number of demand (read+write) misses (Count)
system.l2cache.overallMisses::cpu.inst            644                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu.data           1276                       # number of overall misses (Count)
system.l2cache.overallMisses::total              1920                       # number of overall misses (Count)
system.l2cache.demandMissLatency::cpu.inst     46899500                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu.data     64978000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::total     111877500                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.inst     46899500                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.data     64978000                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::total    111877500                       # number of overall miss ticks (Tick)
system.l2cache.demandAccesses::cpu.inst          1249                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu.data         29571                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::total            30820                       # number of demand (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.inst         1249                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.data        29571                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::total           30820                       # number of overall (read+write) accesses (Count)
system.l2cache.demandMissRate::cpu.inst      0.515612                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu.data      0.043150                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::total         0.062297                       # miss rate for demand accesses (Ratio)
system.l2cache.overallMissRate::cpu.inst     0.515612                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu.data     0.043150                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::total        0.062297                       # miss rate for overall accesses (Ratio)
system.l2cache.demandAvgMissLatency::cpu.inst 72825.310559                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::cpu.data 50923.197492                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::total 58269.531250                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.inst 72825.310559                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.data 50923.197492                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::total 58269.531250                       # average overall miss latency ((Tick/Count))
system.l2cache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l2cache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.writebacks::writebacks            1200                       # number of writebacks (Count)
system.l2cache.writebacks::total                 1200                       # number of writebacks (Count)
system.l2cache.demandMshrMisses::cpu.inst          644                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu.data         1276                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::total           1920                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.inst          644                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.data         1276                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::total          1920                       # number of overall MSHR misses (Count)
system.l2cache.demandMshrMissLatency::cpu.inst     40459500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu.data     52218000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::total     92677500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.inst     40459500                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.data     52218000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::total     92677500                       # number of overall MSHR miss ticks (Tick)
system.l2cache.demandMshrMissRate::cpu.inst     0.515612                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu.data     0.043150                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::total     0.062297                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.inst     0.515612                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.data     0.043150                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::total     0.062297                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.demandAvgMshrMissLatency::cpu.inst 62825.310559                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::cpu.data 40923.197492                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::total 48269.531250                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.inst 62825.310559                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.data 40923.197492                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::total 48269.531250                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.replacements                      1925                       # number of replacements (Count)
system.l2cache.CleanEvict.mshrMisses::writebacks          437                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMisses::total          437                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.ReadExReq.hits::cpu.data          5516                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.hits::total             5516                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.misses::cpu.data         1273                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.misses::total           1273                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.missLatency::cpu.data     64765500                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.missLatency::total     64765500                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.accesses::cpu.data         6789                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.accesses::total         6789                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.missRate::cpu.data     0.187509                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.missRate::total     0.187509                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMissLatency::cpu.data 50876.276512                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMissLatency::total 50876.276512                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.mshrMisses::cpu.data         1273                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMisses::total         1273                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMissLatency::cpu.data     52035500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissLatency::total     52035500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissRate::cpu.data     0.187509                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.mshrMissRate::total     0.187509                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMshrMissLatency::cpu.data 40876.276512                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMshrMissLatency::total 40876.276512                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.hits::cpu.inst          605                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::cpu.data        22779                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::total        23384                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.misses::cpu.inst          644                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::cpu.data            3                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::total          647                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.missLatency::cpu.inst     46899500                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::cpu.data       212500                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::total     47112000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.accesses::cpu.inst         1249                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::cpu.data        22782                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::total        24031                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.missRate::cpu.inst     0.515612                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::cpu.data     0.000132                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::total     0.026924                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMissLatency::cpu.inst 72825.310559                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::cpu.data 70833.333333                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::total 72816.074189                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.mshrMisses::cpu.inst          644                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu.data            3                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::total          647                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.inst     40459500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.data       182500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::total     40642000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.inst     0.515612                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.data     0.000132                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::total     0.026924                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.inst 62825.310559                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.data 60833.333333                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::total 62816.074189                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.WritebackDirty.hits::writebacks        29288                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.hits::total        29288                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.accesses::writebacks        29288                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.accesses::total        29288                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED  11779580500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.tags.tagsInUse                     512                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.totalRefs                   16106                       # Total number of references to valid blocks. (Count)
system.l2cache.tags.sampledRefs                  1925                       # Sample count of references to valid blocks. (Count)
system.l2cache.tags.avgRefs                  8.366753                       # Average number of references to valid blocks. ((Count/Count))
system.l2cache.tags.warmupTick               31852500                       # The tick when the warmup percentage was hit. (Tick)
system.l2cache.tags.occupancies::writebacks     4.000290                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.inst   114.221477                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.data   393.778233                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.avgOccs::writebacks      0.007813                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.inst        0.223089                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.data        0.769098                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::total                  1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.l2cache.tags.ageTaskId_1024::0              36                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::2              55                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::3               4                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::4             417                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache.tags.tagAccesses                495029                       # Number of tag accesses (Count)
system.l2cache.tags.dataAccesses               495029                       # Number of data accesses (Count)
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  11779580500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples      1195.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples       644.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples       558.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.002965622500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds           69                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds           69                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState                6363                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState               1133                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                        1920                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                       1200                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                      1920                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                     1200                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                    718                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     5                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      23.35                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                  1920                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                 1200                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                    1179                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                      22                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                     48                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                     48                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                     68                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                     69                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                     70                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                     69                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                     69                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                     68                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                     68                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                     68                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                     68                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                     68                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                     68                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                     70                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                     69                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                     69                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                     69                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                     69                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples           69                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      17.463768                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     14.525966                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     11.371507                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-3               2      2.90%      2.90% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::4-7               5      7.25%     10.14% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::8-11             21     30.43%     40.58% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::12-15             9     13.04%     53.62% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::16-19             8     11.59%     65.22% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::20-23             8     11.59%     76.81% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::24-27             5      7.25%     84.06% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::28-31             1      1.45%     85.51% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::32-35             5      7.25%     92.75% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::36-39             3      4.35%     97.10% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::40-43             1      1.45%     98.55% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::68-71             1      1.45%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total            69                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples           69                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      17.405797                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     17.379795                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.944315                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16               21     30.43%     30.43% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18               47     68.12%     98.55% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19                1      1.45%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total            69                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                   45952                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                  122880                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys                76800                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              11334923.89398359                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              7084327.43373975                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   10840777500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                    3474608.17                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst        41216                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data        35712                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks        76864                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 3801922.389440330211                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 3294212.256688981783                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 7090231.039934528992                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst          644                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data         1276                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks         1200                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst     17476750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data     13984500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 252057169750                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     27137.81                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     10959.64                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks 210047641.46                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst        41216                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data        81664                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total         122880                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        41216                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        41216                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks        76800                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total        76800                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst          644                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data         1276                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total            1920                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks         1200                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total           1200                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst        3801922                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data        7533002                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total          11334924                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst      3801922                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       3801922                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks      7084327                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total          7084327                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks      7084327                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst       3801922                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data       7533002                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total         18419251                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                 1202                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                1201                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0          154                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2           15                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4            1                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5           66                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6           94                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7          135                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8          252                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9          291                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10          134                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11           30                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15           30                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0           42                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1            3                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8          232                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9          500                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10          420                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11            2                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15            2                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat                 8923750                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat               6010000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat           31461250                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                 7424.08                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           26174.08                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits                 928                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits               1078                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            77.20                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           89.76                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples          398                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   386.412060                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   262.817505                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   317.953106                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127           76     19.10%     19.10% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255           83     20.85%     39.95% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383           59     14.82%     54.77% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511           64     16.08%     70.85% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639           36      9.05%     79.90% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767           15      3.77%     83.67% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895            6      1.51%     85.18% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023            6      1.51%     86.68% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151           53     13.32%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total          398                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead                 76928                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten              76864                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW                7.096135                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW                7.090231                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    0.11                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                0.06                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.06                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               83.48                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  11779580500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy          956760                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy          489555                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy        3584280                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy        292320                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 855578880.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy    251867040                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy   3952330560                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy    5065099395                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   467.224253                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  10272759000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    361920000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    210188500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy         2056320                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy         1073985                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy        5533500                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy       6227460                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 855578880.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy    411747480                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy   3817728960                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy    5099946585                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   470.438691                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   9921222750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    361920000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    561814000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  11779580500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                 647                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty          1200                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict               713                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               1273                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              1273                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq            647                       # Transaction distribution (Count)
system.membus.pktCount_system.l2cache.mem_side_port::system.mem_ctrls.port         5753                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2cache.mem_side_port::total         5753                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                    5753                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2cache.mem_side_port::system.mem_ctrls.port       199680                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2cache.mem_side_port::total       199680                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                   199680                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples               1920                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                     1920    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                 1920                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  11779580500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy             4316500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy            5036250                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests           3833                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests         1913                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.010846                       # Number of seconds simulated (Second)
simTicks                                  10845750500                       # Number of ticks simulated (Tick)
finalTick                                 11784499500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    125.61                       # Real time elapsed on the host (Second)
hostTickRate                                 86344638                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     803872                       # Number of bytes of host memory used (Byte)
simInsts                                     27247195                       # Number of instructions simulated (Count)
simOps                                       41959815                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   216919                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     334048                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                           500                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                         21691501                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        56004041                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                        7                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       51743243                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                   1833                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined             16806467                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined          24949927                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                   6                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            21613130                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               2.394065                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.772677                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                   5064433     23.43%     23.43% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   1876959      8.68%     32.12% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   4228484     19.56%     51.68% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   3819762     17.67%     69.35% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   3939570     18.23%     87.58% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   1911782      8.85%     96.43% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    772140      3.57%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 6                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              21613130                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      1      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                    61      0.07%      0.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                  74060     80.61%     80.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                 17747     19.32%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass          106      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      31028447     59.97%     59.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult       225177      0.44%     60.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv           112      0.00%     60.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd           31      0.00%     60.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     60.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     60.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     60.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     60.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     60.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     60.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     60.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     60.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     60.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu           62      0.00%     60.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     60.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt          120      0.00%     60.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc          337      0.00%     60.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     60.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     60.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     60.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     60.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     60.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     60.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     60.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     60.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     60.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     60.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     60.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     60.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     60.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     60.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     60.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     60.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     60.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     60.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     60.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     60.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     60.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     60.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     60.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     60.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     60.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     60.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     60.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     60.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     60.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead     16972837     32.80%     93.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      3515954      6.80%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead           60      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       51743243                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         2.385416                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                               91869                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.001775                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                125191856                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                72810309                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        50055552                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                      1464                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                      736                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses              701                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    51834243                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                          763                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numInsts                          50937365                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                      16557776                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                    805880                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                           19992583                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        3370223                       # Number of branches executed (Count)
system.cpu.numStoreInsts                      3434807                       # Number of stores executed (Count)
system.cpu.numRate                           2.348264                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                            1128                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           78371                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    25468288                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      39197549                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.851706                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.851706                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               1.174114                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          1.174114                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   61443678                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                  41223129                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                        1251                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                        581                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                    12376785                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                   16354841                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                  27478847                       # number of misc regfile reads (Count)
system.cpu.MemDepUnit__0.insertedLoads       17871299                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       4074145                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads      4340821                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores       688403                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                 4932286                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           3698803                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect            430291                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              3339148                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                 3339066                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999975                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                  180127                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                303                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups             218                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                158                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses               60                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted           16                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.loop_predictor.correct      1362461                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
system.cpu.branchPred.loop_predictor.wrong       764799                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
system.cpu.branchPred.tage.longestMatchProviderCorrect      1586156                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
system.cpu.branchPred.tage.altMatchProviderCorrect       100479                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect         2908                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
system.cpu.branchPred.tage.bimodalProviderCorrect        11483                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
system.cpu.branchPred.tage.longestMatchProviderWrong       341300                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
system.cpu.branchPred.tage.altMatchProviderWrong        66111                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong         2539                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
system.cpu.branchPred.tage.bimodalProviderWrong          908                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
system.cpu.branchPred.tage.altMatchProviderWouldHaveHit       110110                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
system.cpu.branchPred.tage.longestMatchProviderWouldHaveHit        39215                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
system.cpu.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::1        92687                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::2       143196                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::3       577252                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::4       820642                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::5       246374                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::6        42095                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::7         7542                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::8        13845                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::9        13670                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::10        10986                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::11         7833                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.longestMatchProvider::12       117924                       # TAGE provider for longest match (Count)
system.cpu.branchPred.tage.altMatchProvider::0       196521                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::1       131308                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::2       660213                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::3       764832                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::4       199053                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::5        37496                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::6         6905                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::7          656                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::8         2686                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::9         7754                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::10        55907                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::11        30715                       # TAGE provider for alt match (Count)
system.cpu.branchPred.tage.altMatchProvider::12            0                       # TAGE provider for alt match (Count)
system.cpu.commit.commitSquashedInsts        16805986                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls               1                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts            430239                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     19263741                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     2.034784                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.171503                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0         6735503     34.96%     34.96% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         3637740     18.88%     53.85% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         2333351     12.11%     65.96% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3         2124065     11.03%     76.99% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          884982      4.59%     81.58% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          307616      1.60%     83.18% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6         3240484     16.82%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            6                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     19263741                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             25468288                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               39197549                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                    14858144                       # Number of memory references committed (Count)
system.cpu.commit.loads                      11959129                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    2923738                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                        690                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    39196951                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                141814                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass           53      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     24113625     61.52%     61.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult       225075      0.57%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv          112      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd           30      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu           60      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt          120      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc          330      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead     11959069     30.51%     92.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      2899015      7.40%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead           60      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     39197549                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       3240484                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data       13743748                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          13743748                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      13743748                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         13743748                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data        86277                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total           86277                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data        86277                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total          86277                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data    902632000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total    902632000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data    902632000                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total    902632000                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     13830025                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      13830025                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     13830025                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     13830025                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.006238                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.006238                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.006238                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.006238                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 10462.023483                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 10462.023483                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 10462.023483                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 10462.023483                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs         1014                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs           44                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      23.045455                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks        29325                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total             29325                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data        56646                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total         56646                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data        56646                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total        56646                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data        29631                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total        29631                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data        29631                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total        29631                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data    411527500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total    411527500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data    411527500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total    411527500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.002143                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.002143                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.002143                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.002143                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 13888.410786                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 13888.410786                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 13888.410786                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 13888.410786                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                  29631                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data     10851547                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        10851547                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data        79463                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total         79463                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data    762222500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total    762222500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data     10931010                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     10931010                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.007270                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.007270                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data  9592.168682                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total  9592.168682                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data        56626                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total        56626                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data        22837                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total        22837                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data    278110500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total    278110500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.002089                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.002089                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 12178.066296                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 12178.066296                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      2892201                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        2892201                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data         6814                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total         6814                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data    140409500                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total    140409500                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      2899015                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      2899015                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.002350                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.002350                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 20606.031699                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 20606.031699                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data           20                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total           20                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data         6794                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total         6794                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data    133417000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total    133417000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.002344                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.002344                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 19637.474242                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 19637.474242                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  11784499500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                   64                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             13845142                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs              29695                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs             466.244890                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick            11402000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data           64                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024           64                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           54                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1            6                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2            4                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           27689681                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          27689681                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  11784499500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                  3712762                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles               6886018                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                   6802117                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               3781473                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                 430760                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              2771068                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                    85                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               60437538                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                   242                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles            4662925                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       44943801                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     4932286                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            3519351                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      16519091                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                  861684                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                   31                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles           241                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.cacheLines                   4444180                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                 71405                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           21613130                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              3.176143                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.670453                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                  7470979     34.57%     34.57% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                   584753      2.71%     37.27% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                  1445218      6.69%     43.96% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                  1924732      8.91%     52.86% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                   364537      1.69%     54.55% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                   998605      4.62%     59.17% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                  8824306     40.83%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                6                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             21613130                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.227383                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        2.071954                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst        4442773                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           4442773                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       4442773                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          4442773                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         1407                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            1407                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         1407                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           1407                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     64948500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     64948500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     64948500                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     64948500                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      4444180                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       4444180                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      4444180                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      4444180                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000317                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000317                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000317                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000317                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 46160.980810                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 46160.980810                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 46160.980810                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 46160.980810                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrHits::cpu.inst           96                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total            96                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst           96                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total           96                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst         1311                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         1311                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         1311                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         1311                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     59667500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     59667500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     59667500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     59667500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000295                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000295                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000295                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000295                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 45512.967201                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 45512.967201                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 45512.967201                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 45512.967201                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                   1311                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      4442773                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         4442773                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         1407                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          1407                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     64948500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     64948500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      4444180                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      4444180                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000317                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000317                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 46160.980810                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 46160.980810                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst           96                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total           96                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         1311                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         1311                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     59667500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     59667500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000295                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000295                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 45512.967201                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 45512.967201                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  11784499500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse                   64                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs              4444232                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               1375                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs            3232.168727                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick             7008000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst           64                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024           64                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           60                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4            3                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses            8889671                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses           8889671                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  11784499500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                    430760                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                    1926118                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                     1740                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               56004048                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                  163                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                 17871299                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 4074145                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                     3                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                      1399                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                        0                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents            533                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect         272209                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect       202050                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts               474259                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 50411358                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                50056253                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  41547259                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  50185964                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        2.307644                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.827866                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                     5626620                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                 5912171                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                50576                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                 533                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                1175131                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                     39                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           11959129                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              2.954809                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             1.602187                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9               11906689     99.56%     99.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                16005      0.13%     99.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                36179      0.30%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                  122      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                   10      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                   17      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                   46      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                   25      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                  9      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                  5      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                  3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                  2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                  9      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows                5      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              798                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total             11959129                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                16557648                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                 3434807                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                        16                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                         1                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  11784499500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                 4444215                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                        39                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  11784499500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  11784499500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                 430760                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  5407585                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 2109347                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   8695143                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               4970295                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               58784122                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                   501                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                3719016                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                   1352                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                   5389                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands           100816116                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                   197225167                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 72865778                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                      1271                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              66333664                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                 34482394                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                  13937414                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         72026558                       # The number of ROB reads (Count)
system.cpu.rob.writes                       114366866                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 25468288                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   39197549                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    16                       # Number of system calls (Count)
system.l2bus.transDist::ReadResp                24148                       # Transaction distribution (Count)
system.l2bus.transDist::WritebackDirty          30590                       # Transaction distribution (Count)
system.l2bus.transDist::CleanEvict               2384                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExReq                6794                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExResp               6794                       # Transaction distribution (Count)
system.l2bus.transDist::ReadSharedReq           24149                       # Transaction distribution (Count)
system.l2bus.pktCount_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port         3934                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port        88893                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount::total                    92827                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktSize_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port        83904                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port      3773184                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize::total                   3857088                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.snoops                              2032                       # Total snoops (Count)
system.l2bus.snoopTraffic                       80960                       # Total snoop traffic (Byte)
system.l2bus.snoopFanout::samples               32975                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::mean               0.013950                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::stdev              0.117285                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::0                     32515     98.61%     98.61% # Request fanout histogram (Count)
system.l2bus.snoopFanout::1                       460      1.39%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::2                         0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::max_value                 1                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::total                 32975                       # Request fanout histogram (Count)
system.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED  11784499500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2bus.reqLayer0.occupancy             60267500                       # Layer occupancy (ticks) (Tick)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer0.occupancy             1966500                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer1.occupancy            44446500                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.snoop_filter.totRequests           61885                       # Total number of requests made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleRequests        30940                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiRequests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2bus.snoop_filter.totSnoops               460                       # Total number of snoops made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleSnoops          460                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2cache.demandHits::cpu.inst               608                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::cpu.data             28309                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::total                28917                       # number of demand (read+write) hits (Count)
system.l2cache.overallHits::cpu.inst              608                       # number of overall hits (Count)
system.l2cache.overallHits::cpu.data            28309                       # number of overall hits (Count)
system.l2cache.overallHits::total               28917                       # number of overall hits (Count)
system.l2cache.demandMisses::cpu.inst             704                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu.data            1322                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::total               2026                       # number of demand (read+write) misses (Count)
system.l2cache.overallMisses::cpu.inst            704                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu.data           1322                       # number of overall misses (Count)
system.l2cache.overallMisses::total              2026                       # number of overall misses (Count)
system.l2cache.demandMissLatency::cpu.inst     51264500                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu.data     69426000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::total     120690500                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.inst     51264500                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.data     69426000                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::total    120690500                       # number of overall miss ticks (Tick)
system.l2cache.demandAccesses::cpu.inst          1312                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu.data         29631                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::total            30943                       # number of demand (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.inst         1312                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.data        29631                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::total           30943                       # number of overall (read+write) accesses (Count)
system.l2cache.demandMissRate::cpu.inst      0.536585                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu.data      0.044615                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::total         0.065475                       # miss rate for demand accesses (Ratio)
system.l2cache.overallMissRate::cpu.inst     0.536585                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu.data     0.044615                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::total        0.065475                       # miss rate for overall accesses (Ratio)
system.l2cache.demandAvgMissLatency::cpu.inst 72818.892045                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::cpu.data 52515.885023                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::total 59570.829220                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.inst 72818.892045                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.data 52515.885023                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::total 59570.829220                       # average overall miss latency ((Tick/Count))
system.l2cache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l2cache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.writebacks::writebacks            1265                       # number of writebacks (Count)
system.l2cache.writebacks::total                 1265                       # number of writebacks (Count)
system.l2cache.demandMshrMisses::cpu.inst          704                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu.data         1322                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::total           2026                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.inst          704                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.data         1322                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::total          2026                       # number of overall MSHR misses (Count)
system.l2cache.demandMshrMissLatency::cpu.inst     44234500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu.data     56206000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::total    100440500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.inst     44234500                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.data     56206000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::total    100440500                       # number of overall MSHR miss ticks (Tick)
system.l2cache.demandMshrMissRate::cpu.inst     0.536585                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu.data     0.044615                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::total     0.065475                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.inst     0.536585                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.data     0.044615                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::total     0.065475                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.demandAvgMshrMissLatency::cpu.inst 62833.096591                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::cpu.data 42515.885023                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::total 49575.765054                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.inst 62833.096591                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.data 42515.885023                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::total 49575.765054                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.replacements                      2032                       # number of replacements (Count)
system.l2cache.CleanEvict.mshrMisses::writebacks          451                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMisses::total          451                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.ReadExReq.hits::cpu.data          5518                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.hits::total             5518                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.misses::cpu.data         1276                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.misses::total           1276                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.missLatency::cpu.data     65253500                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.missLatency::total     65253500                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.accesses::cpu.data         6794                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.accesses::total         6794                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.missRate::cpu.data     0.187813                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.missRate::total     0.187813                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMissLatency::cpu.data 51139.106583                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMissLatency::total 51139.106583                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.mshrMisses::cpu.data         1276                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMisses::total         1276                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMissLatency::cpu.data     52493500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissLatency::total     52493500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissRate::cpu.data     0.187813                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.mshrMissRate::total     0.187813                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMshrMissLatency::cpu.data 41139.106583                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMshrMissLatency::total 41139.106583                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.hits::cpu.inst          608                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::cpu.data        22791                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::total        23399                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.misses::cpu.inst          704                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::cpu.data           46                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::total          750                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.missLatency::cpu.inst     51264500                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::cpu.data      4172500                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::total     55437000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.accesses::cpu.inst         1312                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::cpu.data        22837                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::total        24149                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.missRate::cpu.inst     0.536585                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::cpu.data     0.002014                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::total     0.031057                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMissLatency::cpu.inst 72818.892045                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::cpu.data 90706.521739                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::total        73916                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.mshrMisses::cpu.inst          704                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu.data           46                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::total          750                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.inst     44234500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.data      3712500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::total     47947000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.inst     0.536585                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.data     0.002014                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::total     0.031057                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.inst 62833.096591                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.data 80706.521739                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::total 63929.333333                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.WritebackDirty.hits::writebacks        29325                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.hits::total        29325                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.accesses::writebacks        29325                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.accesses::total        29325                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED  11784499500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.tags.tagsInUse                     512                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.totalRefs                   66642                       # Total number of references to valid blocks. (Count)
system.l2cache.tags.sampledRefs                  2544                       # Sample count of references to valid blocks. (Count)
system.l2cache.tags.avgRefs                 26.195755                       # Average number of references to valid blocks. ((Count/Count))
system.l2cache.tags.warmupTick               31852500                       # The tick when the warmup percentage was hit. (Tick)
system.l2cache.tags.occupancies::writebacks     4.000608                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.inst   114.235318                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.data   393.764074                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.avgOccs::writebacks      0.007814                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.inst        0.223116                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.data        0.769070                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::total                  1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.l2cache.tags.ageTaskId_1024::0             142                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::2              23                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::3               3                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::4             344                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache.tags.tagAccesses                497096                       # Number of tag accesses (Count)
system.l2cache.tags.dataAccesses               497096                       # Number of data accesses (Count)
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  11784499500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples      1260.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples       704.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples       604.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.002965622500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds           73                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds           73                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState                6629                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState               1195                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                        2026                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                       1265                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                      2026                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                     1265                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                    718                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     5                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      23.35                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                  2026                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                 1265                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                    1238                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                      53                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                      13                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                       3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                     49                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                     49                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                     70                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                     72                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                     73                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                     72                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                     71                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                     77                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                     72                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                     73                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                     72                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                     72                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                     72                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                     74                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                     73                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                     73                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                     73                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                     73                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples           73                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      17.972603                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     14.953695                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     11.489092                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-3               2      2.74%      2.74% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::4-7               5      6.85%      9.59% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::8-11             21     28.77%     38.36% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::12-15            10     13.70%     52.05% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::16-19             8     10.96%     63.01% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::20-23             9     12.33%     75.34% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::24-27             5      6.85%     82.19% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::28-31             1      1.37%     83.56% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::32-35             6      8.22%     91.78% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::36-39             4      5.48%     97.26% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::40-43             1      1.37%     98.63% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::68-71             1      1.37%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total            73                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples           73                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      17.356164                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     17.329135                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.962778                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16               24     32.88%     32.88% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18               48     65.75%     98.63% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19                1      1.37%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total            73                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                   45952                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                  129664                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys                80960                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              11955281.47176168                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              7464674.75902198                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   10845752500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                    3295579.61                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst        45056                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data        38656                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks        81088                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 4154253.778933970723                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 3564160.912608122453                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 7476476.616348495707                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst          704                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data         1322                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks         1265                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst     19163750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data     16321750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 252185374750                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     27221.24                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     12346.26                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks 199356027.47                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst        44992                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data        84608                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total         129600                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        44992                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        44992                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks        80960                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total        80960                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst          703                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data         1322                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total            2025                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks         1265                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total           1265                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst        4148353                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data        7801028                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total          11949381                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst      4148353                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       4148353                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks      7464675                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total          7464675                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks      7464675                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst       4148353                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data       7801028                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total         19414055                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                 1308                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                1267                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0          159                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1           10                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2           15                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3            8                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4            1                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5           86                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6           94                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7          146                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8          252                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9          291                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10          135                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11           31                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12           27                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13            3                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14            3                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15           47                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0           42                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1            3                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8          262                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9          532                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10          423                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11            2                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15            3                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat                10960500                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat               6540000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat           35485500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                 8379.59                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           27129.59                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits                1013                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits               1139                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            77.45                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           89.90                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples          423                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   385.966903                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   262.201887                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   318.184049                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127           82     19.39%     19.39% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255           86     20.33%     39.72% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383           64     15.13%     54.85% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511           69     16.31%     71.16% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639           38      8.98%     80.14% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767           15      3.55%     83.69% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895            6      1.42%     85.11% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023            6      1.42%     86.52% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151           57     13.48%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total          423                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead                 83712                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten              81088                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW                7.718415                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW                7.476477                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    0.12                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                0.06                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.06                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               83.57                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  11784499500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy         1049580                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy          538890                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy        3969840                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy        292320                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 856193520.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy    254097450                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy   3952341120                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy    5068482720                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   467.324296                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  10272759000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    362180000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    214847500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy         2149140                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy         1119525                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy        5904780                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy       6571980                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 856193520.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy    413977890                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy   3817739520                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy    5103656355                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   470.567376                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   9921222750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    362180000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    566473000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  11784499500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                 749                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty          1265                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict               758                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               1276                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              1276                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq            750                       # Transaction distribution (Count)
system.membus.pktCount_system.l2cache.mem_side_port::system.mem_ctrls.port         6074                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2cache.mem_side_port::total         6074                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                    6074                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2cache.mem_side_port::system.mem_ctrls.port       210560                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2cache.mem_side_port::total       210560                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                   210560                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples               2026                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                     2026    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                 2026                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  11784499500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy             4554500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy            5320750                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests           4049                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests         2023                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
