Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Oct 12 07:46:44 2019
| Host         : DESKTOP-FGTB7AJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_zynqberry_timing_summary_routed.rpt -pb top_zynqberry_timing_summary_routed.pb -rpx top_zynqberry_timing_summary_routed.rpx -warn_on_violation
| Design       : top_zynqberry
| Device       : 7z010-clg225
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.247        0.000                      0                  544        0.122        0.000                      0                  544        0.540        0.000                       0                   281  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
csi_clk               {0.000 3.125}        6.250           160.000         
ps_clk[0]             {0.000 31.250}       62.500          16.000          
  clk_out1_clk_wiz_0  {0.000 6.739}        13.477          74.200          
  clk_out2_clk_wiz_0  {0.000 1.348}        2.695           371.000         
  clkfbout_clk_wiz_0  {0.000 31.250}       62.500          16.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ps_clk[0]                                                                                                                                                              21.250        0.000                       0                     1  
  clk_out1_clk_wiz_0        7.247        0.000                      0                  544        0.122        0.000                      0                  544        5.759        0.000                       0                   267  
  clk_out2_clk_wiz_0                                                                                                                                                    0.540        0.000                       0                    10  
  clkfbout_clk_wiz_0                                                                                                                                                   37.500        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ps_clk[0]
  To Clock:  ps_clk[0]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       21.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ps_clk[0]
Waveform(ns):       { 0.000 31.250 }
Period(ns):         62.500
Sources:            { ps_clk[0] }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         62.500      61.251     MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       62.500      37.500     MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        31.250      21.250     MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        31.250      21.250     MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        31.250      21.250     MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        31.250      21.250     MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        7.247ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.759ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.247ns  (required time - arrival time)
  Source:                 h_cnt_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Destination:            v_cnt_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.477ns  (clk_out1_clk_wiz_0 rise@13.477ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.439ns  (logic 1.014ns (18.643%)  route 4.425ns (81.357%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 12.114 - 13.477 ) 
    Source Clock Delay      (SCD):    -0.717ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L12                                               0.000     0.000 r  ps_clk[0] (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    L12                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.250 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.490    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.389 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=265, routed)         1.672    -0.717    clk_out1
    SLICE_X34Y9          FDRE                                         r  h_cnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y9          FDRE (Prop_fdre_C_Q)         0.518    -0.199 r  h_cnt_reg[26]/Q
                         net (fo=4, routed)           1.026     0.827    h_cnt_reg[26]
    SLICE_X35Y8          LUT6 (Prop_lut6_I2_O)        0.124     0.951 r  h_cnt[0]_i_7/O
                         net (fo=2, routed)           0.587     1.538    h_cnt[0]_i_7_n_0
    SLICE_X35Y9          LUT6 (Prop_lut6_I5_O)        0.124     1.662 r  h_cnt[0]_i_3/O
                         net (fo=2, routed)           1.249     2.911    h_cnt[0]_i_3_n_0
    SLICE_X35Y4          LUT6 (Prop_lut6_I0_O)        0.124     3.035 r  h_cnt[0]_i_1/O
                         net (fo=65, routed)          0.515     3.550    h_cnt[0]_i_1_n_0
    SLICE_X33Y6          LUT6 (Prop_lut6_I4_O)        0.124     3.674 r  v_cnt[0]_i_1/O
                         net (fo=32, routed)          1.048     4.722    v_cnt
    SLICE_X32Y10         FDRE                                         r  v_cnt_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.477    13.477 r  
    L12                                               0.000    13.477 r  ps_clk[0] (IN)
                         net (fo=0)                   0.000    13.477    u_clk_wiz_0/inst/clk_in1
    L12                  IBUF (Prop_ibuf_I_O)         1.405    14.882 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.044    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     8.925 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.524    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.615 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=265, routed)         1.498    12.114    clk_out1
    SLICE_X32Y10         FDRE                                         r  v_cnt_reg[24]/C
                         clock pessimism              0.588    12.701    
                         clock uncertainty           -0.208    12.493    
    SLICE_X32Y10         FDRE (Setup_fdre_C_R)       -0.524    11.969    v_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         11.969    
                         arrival time                          -4.722    
  -------------------------------------------------------------------
                         slack                                  7.247    

Slack (MET) :             7.247ns  (required time - arrival time)
  Source:                 h_cnt_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Destination:            v_cnt_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.477ns  (clk_out1_clk_wiz_0 rise@13.477ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.439ns  (logic 1.014ns (18.643%)  route 4.425ns (81.357%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 12.114 - 13.477 ) 
    Source Clock Delay      (SCD):    -0.717ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L12                                               0.000     0.000 r  ps_clk[0] (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    L12                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.250 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.490    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.389 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=265, routed)         1.672    -0.717    clk_out1
    SLICE_X34Y9          FDRE                                         r  h_cnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y9          FDRE (Prop_fdre_C_Q)         0.518    -0.199 r  h_cnt_reg[26]/Q
                         net (fo=4, routed)           1.026     0.827    h_cnt_reg[26]
    SLICE_X35Y8          LUT6 (Prop_lut6_I2_O)        0.124     0.951 r  h_cnt[0]_i_7/O
                         net (fo=2, routed)           0.587     1.538    h_cnt[0]_i_7_n_0
    SLICE_X35Y9          LUT6 (Prop_lut6_I5_O)        0.124     1.662 r  h_cnt[0]_i_3/O
                         net (fo=2, routed)           1.249     2.911    h_cnt[0]_i_3_n_0
    SLICE_X35Y4          LUT6 (Prop_lut6_I0_O)        0.124     3.035 r  h_cnt[0]_i_1/O
                         net (fo=65, routed)          0.515     3.550    h_cnt[0]_i_1_n_0
    SLICE_X33Y6          LUT6 (Prop_lut6_I4_O)        0.124     3.674 r  v_cnt[0]_i_1/O
                         net (fo=32, routed)          1.048     4.722    v_cnt
    SLICE_X32Y10         FDRE                                         r  v_cnt_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.477    13.477 r  
    L12                                               0.000    13.477 r  ps_clk[0] (IN)
                         net (fo=0)                   0.000    13.477    u_clk_wiz_0/inst/clk_in1
    L12                  IBUF (Prop_ibuf_I_O)         1.405    14.882 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.044    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     8.925 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.524    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.615 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=265, routed)         1.498    12.114    clk_out1
    SLICE_X32Y10         FDRE                                         r  v_cnt_reg[25]/C
                         clock pessimism              0.588    12.701    
                         clock uncertainty           -0.208    12.493    
    SLICE_X32Y10         FDRE (Setup_fdre_C_R)       -0.524    11.969    v_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         11.969    
                         arrival time                          -4.722    
  -------------------------------------------------------------------
                         slack                                  7.247    

Slack (MET) :             7.247ns  (required time - arrival time)
  Source:                 h_cnt_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Destination:            v_cnt_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.477ns  (clk_out1_clk_wiz_0 rise@13.477ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.439ns  (logic 1.014ns (18.643%)  route 4.425ns (81.357%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 12.114 - 13.477 ) 
    Source Clock Delay      (SCD):    -0.717ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L12                                               0.000     0.000 r  ps_clk[0] (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    L12                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.250 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.490    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.389 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=265, routed)         1.672    -0.717    clk_out1
    SLICE_X34Y9          FDRE                                         r  h_cnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y9          FDRE (Prop_fdre_C_Q)         0.518    -0.199 r  h_cnt_reg[26]/Q
                         net (fo=4, routed)           1.026     0.827    h_cnt_reg[26]
    SLICE_X35Y8          LUT6 (Prop_lut6_I2_O)        0.124     0.951 r  h_cnt[0]_i_7/O
                         net (fo=2, routed)           0.587     1.538    h_cnt[0]_i_7_n_0
    SLICE_X35Y9          LUT6 (Prop_lut6_I5_O)        0.124     1.662 r  h_cnt[0]_i_3/O
                         net (fo=2, routed)           1.249     2.911    h_cnt[0]_i_3_n_0
    SLICE_X35Y4          LUT6 (Prop_lut6_I0_O)        0.124     3.035 r  h_cnt[0]_i_1/O
                         net (fo=65, routed)          0.515     3.550    h_cnt[0]_i_1_n_0
    SLICE_X33Y6          LUT6 (Prop_lut6_I4_O)        0.124     3.674 r  v_cnt[0]_i_1/O
                         net (fo=32, routed)          1.048     4.722    v_cnt
    SLICE_X32Y10         FDRE                                         r  v_cnt_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.477    13.477 r  
    L12                                               0.000    13.477 r  ps_clk[0] (IN)
                         net (fo=0)                   0.000    13.477    u_clk_wiz_0/inst/clk_in1
    L12                  IBUF (Prop_ibuf_I_O)         1.405    14.882 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.044    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     8.925 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.524    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.615 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=265, routed)         1.498    12.114    clk_out1
    SLICE_X32Y10         FDRE                                         r  v_cnt_reg[26]/C
                         clock pessimism              0.588    12.701    
                         clock uncertainty           -0.208    12.493    
    SLICE_X32Y10         FDRE (Setup_fdre_C_R)       -0.524    11.969    v_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         11.969    
                         arrival time                          -4.722    
  -------------------------------------------------------------------
                         slack                                  7.247    

Slack (MET) :             7.247ns  (required time - arrival time)
  Source:                 h_cnt_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Destination:            v_cnt_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.477ns  (clk_out1_clk_wiz_0 rise@13.477ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.439ns  (logic 1.014ns (18.643%)  route 4.425ns (81.357%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 12.114 - 13.477 ) 
    Source Clock Delay      (SCD):    -0.717ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L12                                               0.000     0.000 r  ps_clk[0] (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    L12                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.250 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.490    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.389 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=265, routed)         1.672    -0.717    clk_out1
    SLICE_X34Y9          FDRE                                         r  h_cnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y9          FDRE (Prop_fdre_C_Q)         0.518    -0.199 r  h_cnt_reg[26]/Q
                         net (fo=4, routed)           1.026     0.827    h_cnt_reg[26]
    SLICE_X35Y8          LUT6 (Prop_lut6_I2_O)        0.124     0.951 r  h_cnt[0]_i_7/O
                         net (fo=2, routed)           0.587     1.538    h_cnt[0]_i_7_n_0
    SLICE_X35Y9          LUT6 (Prop_lut6_I5_O)        0.124     1.662 r  h_cnt[0]_i_3/O
                         net (fo=2, routed)           1.249     2.911    h_cnt[0]_i_3_n_0
    SLICE_X35Y4          LUT6 (Prop_lut6_I0_O)        0.124     3.035 r  h_cnt[0]_i_1/O
                         net (fo=65, routed)          0.515     3.550    h_cnt[0]_i_1_n_0
    SLICE_X33Y6          LUT6 (Prop_lut6_I4_O)        0.124     3.674 r  v_cnt[0]_i_1/O
                         net (fo=32, routed)          1.048     4.722    v_cnt
    SLICE_X32Y10         FDRE                                         r  v_cnt_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.477    13.477 r  
    L12                                               0.000    13.477 r  ps_clk[0] (IN)
                         net (fo=0)                   0.000    13.477    u_clk_wiz_0/inst/clk_in1
    L12                  IBUF (Prop_ibuf_I_O)         1.405    14.882 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.044    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     8.925 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.524    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.615 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=265, routed)         1.498    12.114    clk_out1
    SLICE_X32Y10         FDRE                                         r  v_cnt_reg[27]/C
                         clock pessimism              0.588    12.701    
                         clock uncertainty           -0.208    12.493    
    SLICE_X32Y10         FDRE (Setup_fdre_C_R)       -0.524    11.969    v_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         11.969    
                         arrival time                          -4.722    
  -------------------------------------------------------------------
                         slack                                  7.247    

Slack (MET) :             7.385ns  (required time - arrival time)
  Source:                 h_cnt_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Destination:            v_cnt_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.477ns  (clk_out1_clk_wiz_0 rise@13.477ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.301ns  (logic 1.014ns (19.130%)  route 4.287ns (80.870%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 12.114 - 13.477 ) 
    Source Clock Delay      (SCD):    -0.717ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L12                                               0.000     0.000 r  ps_clk[0] (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    L12                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.250 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.490    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.389 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=265, routed)         1.672    -0.717    clk_out1
    SLICE_X34Y9          FDRE                                         r  h_cnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y9          FDRE (Prop_fdre_C_Q)         0.518    -0.199 r  h_cnt_reg[26]/Q
                         net (fo=4, routed)           1.026     0.827    h_cnt_reg[26]
    SLICE_X35Y8          LUT6 (Prop_lut6_I2_O)        0.124     0.951 r  h_cnt[0]_i_7/O
                         net (fo=2, routed)           0.587     1.538    h_cnt[0]_i_7_n_0
    SLICE_X35Y9          LUT6 (Prop_lut6_I5_O)        0.124     1.662 r  h_cnt[0]_i_3/O
                         net (fo=2, routed)           1.249     2.911    h_cnt[0]_i_3_n_0
    SLICE_X35Y4          LUT6 (Prop_lut6_I0_O)        0.124     3.035 r  h_cnt[0]_i_1/O
                         net (fo=65, routed)          0.515     3.550    h_cnt[0]_i_1_n_0
    SLICE_X33Y6          LUT6 (Prop_lut6_I4_O)        0.124     3.674 r  v_cnt[0]_i_1/O
                         net (fo=32, routed)          0.910     4.584    v_cnt
    SLICE_X32Y9          FDRE                                         r  v_cnt_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.477    13.477 r  
    L12                                               0.000    13.477 r  ps_clk[0] (IN)
                         net (fo=0)                   0.000    13.477    u_clk_wiz_0/inst/clk_in1
    L12                  IBUF (Prop_ibuf_I_O)         1.405    14.882 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.044    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     8.925 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.524    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.615 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=265, routed)         1.498    12.114    clk_out1
    SLICE_X32Y9          FDRE                                         r  v_cnt_reg[20]/C
                         clock pessimism              0.588    12.701    
                         clock uncertainty           -0.208    12.493    
    SLICE_X32Y9          FDRE (Setup_fdre_C_R)       -0.524    11.969    v_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         11.969    
                         arrival time                          -4.584    
  -------------------------------------------------------------------
                         slack                                  7.385    

Slack (MET) :             7.385ns  (required time - arrival time)
  Source:                 h_cnt_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Destination:            v_cnt_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.477ns  (clk_out1_clk_wiz_0 rise@13.477ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.301ns  (logic 1.014ns (19.130%)  route 4.287ns (80.870%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 12.114 - 13.477 ) 
    Source Clock Delay      (SCD):    -0.717ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L12                                               0.000     0.000 r  ps_clk[0] (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    L12                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.250 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.490    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.389 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=265, routed)         1.672    -0.717    clk_out1
    SLICE_X34Y9          FDRE                                         r  h_cnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y9          FDRE (Prop_fdre_C_Q)         0.518    -0.199 r  h_cnt_reg[26]/Q
                         net (fo=4, routed)           1.026     0.827    h_cnt_reg[26]
    SLICE_X35Y8          LUT6 (Prop_lut6_I2_O)        0.124     0.951 r  h_cnt[0]_i_7/O
                         net (fo=2, routed)           0.587     1.538    h_cnt[0]_i_7_n_0
    SLICE_X35Y9          LUT6 (Prop_lut6_I5_O)        0.124     1.662 r  h_cnt[0]_i_3/O
                         net (fo=2, routed)           1.249     2.911    h_cnt[0]_i_3_n_0
    SLICE_X35Y4          LUT6 (Prop_lut6_I0_O)        0.124     3.035 r  h_cnt[0]_i_1/O
                         net (fo=65, routed)          0.515     3.550    h_cnt[0]_i_1_n_0
    SLICE_X33Y6          LUT6 (Prop_lut6_I4_O)        0.124     3.674 r  v_cnt[0]_i_1/O
                         net (fo=32, routed)          0.910     4.584    v_cnt
    SLICE_X32Y9          FDRE                                         r  v_cnt_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.477    13.477 r  
    L12                                               0.000    13.477 r  ps_clk[0] (IN)
                         net (fo=0)                   0.000    13.477    u_clk_wiz_0/inst/clk_in1
    L12                  IBUF (Prop_ibuf_I_O)         1.405    14.882 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.044    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     8.925 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.524    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.615 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=265, routed)         1.498    12.114    clk_out1
    SLICE_X32Y9          FDRE                                         r  v_cnt_reg[21]/C
                         clock pessimism              0.588    12.701    
                         clock uncertainty           -0.208    12.493    
    SLICE_X32Y9          FDRE (Setup_fdre_C_R)       -0.524    11.969    v_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         11.969    
                         arrival time                          -4.584    
  -------------------------------------------------------------------
                         slack                                  7.385    

Slack (MET) :             7.385ns  (required time - arrival time)
  Source:                 h_cnt_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Destination:            v_cnt_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.477ns  (clk_out1_clk_wiz_0 rise@13.477ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.301ns  (logic 1.014ns (19.130%)  route 4.287ns (80.870%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 12.114 - 13.477 ) 
    Source Clock Delay      (SCD):    -0.717ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L12                                               0.000     0.000 r  ps_clk[0] (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    L12                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.250 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.490    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.389 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=265, routed)         1.672    -0.717    clk_out1
    SLICE_X34Y9          FDRE                                         r  h_cnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y9          FDRE (Prop_fdre_C_Q)         0.518    -0.199 r  h_cnt_reg[26]/Q
                         net (fo=4, routed)           1.026     0.827    h_cnt_reg[26]
    SLICE_X35Y8          LUT6 (Prop_lut6_I2_O)        0.124     0.951 r  h_cnt[0]_i_7/O
                         net (fo=2, routed)           0.587     1.538    h_cnt[0]_i_7_n_0
    SLICE_X35Y9          LUT6 (Prop_lut6_I5_O)        0.124     1.662 r  h_cnt[0]_i_3/O
                         net (fo=2, routed)           1.249     2.911    h_cnt[0]_i_3_n_0
    SLICE_X35Y4          LUT6 (Prop_lut6_I0_O)        0.124     3.035 r  h_cnt[0]_i_1/O
                         net (fo=65, routed)          0.515     3.550    h_cnt[0]_i_1_n_0
    SLICE_X33Y6          LUT6 (Prop_lut6_I4_O)        0.124     3.674 r  v_cnt[0]_i_1/O
                         net (fo=32, routed)          0.910     4.584    v_cnt
    SLICE_X32Y9          FDRE                                         r  v_cnt_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.477    13.477 r  
    L12                                               0.000    13.477 r  ps_clk[0] (IN)
                         net (fo=0)                   0.000    13.477    u_clk_wiz_0/inst/clk_in1
    L12                  IBUF (Prop_ibuf_I_O)         1.405    14.882 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.044    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     8.925 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.524    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.615 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=265, routed)         1.498    12.114    clk_out1
    SLICE_X32Y9          FDRE                                         r  v_cnt_reg[22]/C
                         clock pessimism              0.588    12.701    
                         clock uncertainty           -0.208    12.493    
    SLICE_X32Y9          FDRE (Setup_fdre_C_R)       -0.524    11.969    v_cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         11.969    
                         arrival time                          -4.584    
  -------------------------------------------------------------------
                         slack                                  7.385    

Slack (MET) :             7.385ns  (required time - arrival time)
  Source:                 h_cnt_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Destination:            v_cnt_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.477ns  (clk_out1_clk_wiz_0 rise@13.477ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.301ns  (logic 1.014ns (19.130%)  route 4.287ns (80.870%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.363ns = ( 12.114 - 13.477 ) 
    Source Clock Delay      (SCD):    -0.717ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L12                                               0.000     0.000 r  ps_clk[0] (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    L12                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.250 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.490    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.389 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=265, routed)         1.672    -0.717    clk_out1
    SLICE_X34Y9          FDRE                                         r  h_cnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y9          FDRE (Prop_fdre_C_Q)         0.518    -0.199 r  h_cnt_reg[26]/Q
                         net (fo=4, routed)           1.026     0.827    h_cnt_reg[26]
    SLICE_X35Y8          LUT6 (Prop_lut6_I2_O)        0.124     0.951 r  h_cnt[0]_i_7/O
                         net (fo=2, routed)           0.587     1.538    h_cnt[0]_i_7_n_0
    SLICE_X35Y9          LUT6 (Prop_lut6_I5_O)        0.124     1.662 r  h_cnt[0]_i_3/O
                         net (fo=2, routed)           1.249     2.911    h_cnt[0]_i_3_n_0
    SLICE_X35Y4          LUT6 (Prop_lut6_I0_O)        0.124     3.035 r  h_cnt[0]_i_1/O
                         net (fo=65, routed)          0.515     3.550    h_cnt[0]_i_1_n_0
    SLICE_X33Y6          LUT6 (Prop_lut6_I4_O)        0.124     3.674 r  v_cnt[0]_i_1/O
                         net (fo=32, routed)          0.910     4.584    v_cnt
    SLICE_X32Y9          FDRE                                         r  v_cnt_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.477    13.477 r  
    L12                                               0.000    13.477 r  ps_clk[0] (IN)
                         net (fo=0)                   0.000    13.477    u_clk_wiz_0/inst/clk_in1
    L12                  IBUF (Prop_ibuf_I_O)         1.405    14.882 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.044    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     8.925 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.524    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.615 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=265, routed)         1.498    12.114    clk_out1
    SLICE_X32Y9          FDRE                                         r  v_cnt_reg[23]/C
                         clock pessimism              0.588    12.701    
                         clock uncertainty           -0.208    12.493    
    SLICE_X32Y9          FDRE (Setup_fdre_C_R)       -0.524    11.969    v_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         11.969    
                         arrival time                          -4.584    
  -------------------------------------------------------------------
                         slack                                  7.385    

Slack (MET) :             7.483ns  (required time - arrival time)
  Source:                 h_cnt_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Destination:            v_cnt_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.477ns  (clk_out1_clk_wiz_0 rise@13.477ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.202ns  (logic 1.014ns (19.494%)  route 4.188ns (80.506%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 12.113 - 13.477 ) 
    Source Clock Delay      (SCD):    -0.717ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L12                                               0.000     0.000 r  ps_clk[0] (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    L12                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.250 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.490    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.389 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=265, routed)         1.672    -0.717    clk_out1
    SLICE_X34Y9          FDRE                                         r  h_cnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y9          FDRE (Prop_fdre_C_Q)         0.518    -0.199 r  h_cnt_reg[26]/Q
                         net (fo=4, routed)           1.026     0.827    h_cnt_reg[26]
    SLICE_X35Y8          LUT6 (Prop_lut6_I2_O)        0.124     0.951 r  h_cnt[0]_i_7/O
                         net (fo=2, routed)           0.587     1.538    h_cnt[0]_i_7_n_0
    SLICE_X35Y9          LUT6 (Prop_lut6_I5_O)        0.124     1.662 r  h_cnt[0]_i_3/O
                         net (fo=2, routed)           1.249     2.911    h_cnt[0]_i_3_n_0
    SLICE_X35Y4          LUT6 (Prop_lut6_I0_O)        0.124     3.035 r  h_cnt[0]_i_1/O
                         net (fo=65, routed)          0.515     3.550    h_cnt[0]_i_1_n_0
    SLICE_X33Y6          LUT6 (Prop_lut6_I4_O)        0.124     3.674 r  v_cnt[0]_i_1/O
                         net (fo=32, routed)          0.811     4.485    v_cnt
    SLICE_X32Y11         FDRE                                         r  v_cnt_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.477    13.477 r  
    L12                                               0.000    13.477 r  ps_clk[0] (IN)
                         net (fo=0)                   0.000    13.477    u_clk_wiz_0/inst/clk_in1
    L12                  IBUF (Prop_ibuf_I_O)         1.405    14.882 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.044    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     8.925 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.524    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.615 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=265, routed)         1.497    12.113    clk_out1
    SLICE_X32Y11         FDRE                                         r  v_cnt_reg[28]/C
                         clock pessimism              0.588    12.700    
                         clock uncertainty           -0.208    12.492    
    SLICE_X32Y11         FDRE (Setup_fdre_C_R)       -0.524    11.968    v_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         11.968    
                         arrival time                          -4.485    
  -------------------------------------------------------------------
                         slack                                  7.483    

Slack (MET) :             7.483ns  (required time - arrival time)
  Source:                 h_cnt_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Destination:            v_cnt_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.477ns  (clk_out1_clk_wiz_0 rise@13.477ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.202ns  (logic 1.014ns (19.494%)  route 4.188ns (80.506%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 12.113 - 13.477 ) 
    Source Clock Delay      (SCD):    -0.717ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.411ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L12                                               0.000     0.000 r  ps_clk[0] (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    L12                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.250 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.490    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.389 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=265, routed)         1.672    -0.717    clk_out1
    SLICE_X34Y9          FDRE                                         r  h_cnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y9          FDRE (Prop_fdre_C_Q)         0.518    -0.199 r  h_cnt_reg[26]/Q
                         net (fo=4, routed)           1.026     0.827    h_cnt_reg[26]
    SLICE_X35Y8          LUT6 (Prop_lut6_I2_O)        0.124     0.951 r  h_cnt[0]_i_7/O
                         net (fo=2, routed)           0.587     1.538    h_cnt[0]_i_7_n_0
    SLICE_X35Y9          LUT6 (Prop_lut6_I5_O)        0.124     1.662 r  h_cnt[0]_i_3/O
                         net (fo=2, routed)           1.249     2.911    h_cnt[0]_i_3_n_0
    SLICE_X35Y4          LUT6 (Prop_lut6_I0_O)        0.124     3.035 r  h_cnt[0]_i_1/O
                         net (fo=65, routed)          0.515     3.550    h_cnt[0]_i_1_n_0
    SLICE_X33Y6          LUT6 (Prop_lut6_I4_O)        0.124     3.674 r  v_cnt[0]_i_1/O
                         net (fo=32, routed)          0.811     4.485    v_cnt
    SLICE_X32Y11         FDRE                                         r  v_cnt_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.477    13.477 r  
    L12                                               0.000    13.477 r  ps_clk[0] (IN)
                         net (fo=0)                   0.000    13.477    u_clk_wiz_0/inst/clk_in1
    L12                  IBUF (Prop_ibuf_I_O)         1.405    14.882 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.044    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     8.925 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.524    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.615 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=265, routed)         1.497    12.113    clk_out1
    SLICE_X32Y11         FDRE                                         r  v_cnt_reg[29]/C
                         clock pessimism              0.588    12.700    
                         clock uncertainty           -0.208    12.492    
    SLICE_X32Y11         FDRE (Setup_fdre_C_R)       -0.524    11.968    v_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         11.968    
                         arrival time                          -4.485    
  -------------------------------------------------------------------
                         slack                                  7.483    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_rgb2dvi/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Destination:            u_rgb2dvi/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L12                                               0.000     0.000 r  ps_clk[0] (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    L12                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.588 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.106    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.080 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=265, routed)         0.589    -0.492    u_rgb2dvi/LockLostReset/SyncAsyncx/clk_out1
    SLICE_X43Y12         FDPE                                         r  u_rgb2dvi/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y12         FDPE (Prop_fdpe_C_Q)         0.141    -0.351 r  u_rgb2dvi/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.295    u_rgb2dvi/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X43Y12         FDPE                                         r  u_rgb2dvi/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L12                                               0.000     0.000 r  ps_clk[0] (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    L12                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.139 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.611    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.582 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=265, routed)         0.857    -0.725    u_rgb2dvi/LockLostReset/SyncAsyncx/clk_out1
    SLICE_X43Y12         FDPE                                         r  u_rgb2dvi/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism              0.233    -0.492    
    SLICE_X43Y12         FDPE (Hold_fdpe_C_D)         0.075    -0.417    u_rgb2dvi/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 u_rgb2dvi/DataEncoders[0].DataEncoder/pVde_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Destination:            u_rgb2dvi/DataEncoders[0].DataEncoder/pVde_2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.873%)  route 0.126ns (47.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L12                                               0.000     0.000 r  ps_clk[0] (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    L12                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.588 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.106    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.080 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=265, routed)         0.590    -0.491    u_rgb2dvi/DataEncoders[0].DataEncoder/clk_out1
    SLICE_X36Y3          FDRE                                         r  u_rgb2dvi/DataEncoders[0].DataEncoder/pVde_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.350 r  u_rgb2dvi/DataEncoders[0].DataEncoder/pVde_1_reg/Q
                         net (fo=1, routed)           0.126    -0.224    u_rgb2dvi/DataEncoders[0].DataEncoder/pVde_1
    SLICE_X40Y3          FDRE                                         r  u_rgb2dvi/DataEncoders[0].DataEncoder/pVde_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L12                                               0.000     0.000 r  ps_clk[0] (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    L12                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.139 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.611    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.582 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=265, routed)         0.861    -0.721    u_rgb2dvi/DataEncoders[0].DataEncoder/clk_out1
    SLICE_X40Y3          FDRE                                         r  u_rgb2dvi/DataEncoders[0].DataEncoder/pVde_2_reg/C
                         clock pessimism              0.268    -0.453    
    SLICE_X40Y3          FDRE (Hold_fdre_C_D)         0.075    -0.378    u_rgb2dvi/DataEncoders[0].DataEncoder/pVde_2_reg
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 u_rgb2dvi/DataEncoders[2].DataEncoder/n1q_m_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Destination:            u_rgb2dvi/DataEncoders[2].DataEncoder/cnt_t_3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.521%)  route 0.112ns (37.479%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L12                                               0.000     0.000 r  ps_clk[0] (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    L12                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.588 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.106    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.080 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=265, routed)         0.586    -0.495    u_rgb2dvi/DataEncoders[2].DataEncoder/clk_out1
    SLICE_X39Y13         FDRE                                         r  u_rgb2dvi/DataEncoders[2].DataEncoder/n1q_m_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  u_rgb2dvi/DataEncoders[2].DataEncoder/n1q_m_2_reg[1]/Q
                         net (fo=11, routed)          0.112    -0.242    u_rgb2dvi/DataEncoders[2].DataEncoder/n1q_m_2_reg_n_0_[1]
    SLICE_X38Y13         LUT6 (Prop_lut6_I0_O)        0.045    -0.197 r  u_rgb2dvi/DataEncoders[2].DataEncoder/cnt_t_3[1]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.197    u_rgb2dvi/DataEncoders[2].DataEncoder/cnt_t_2[1]
    SLICE_X38Y13         FDRE                                         r  u_rgb2dvi/DataEncoders[2].DataEncoder/cnt_t_3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L12                                               0.000     0.000 r  ps_clk[0] (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    L12                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.139 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.611    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.582 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=265, routed)         0.854    -0.728    u_rgb2dvi/DataEncoders[2].DataEncoder/clk_out1
    SLICE_X38Y13         FDRE                                         r  u_rgb2dvi/DataEncoders[2].DataEncoder/cnt_t_3_reg[1]/C
                         clock pessimism              0.246    -0.482    
    SLICE_X38Y13         FDRE (Hold_fdre_C_D)         0.120    -0.362    u_rgb2dvi/DataEncoders[2].DataEncoder/cnt_t_3_reg[1]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 u_rgb2dvi/DataEncoders[0].DataEncoder/pDataOut_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Destination:            u_rgb2dvi/DataEncoders[0].DataEncoder/n1q_m_2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.003%)  route 0.146ns (43.997%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L12                                               0.000     0.000 r  ps_clk[0] (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    L12                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.588 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.106    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.080 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=265, routed)         0.591    -0.490    u_rgb2dvi/DataEncoders[0].DataEncoder/clk_out1
    SLICE_X40Y7          FDRE                                         r  u_rgb2dvi/DataEncoders[0].DataEncoder/pDataOut_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.349 r  u_rgb2dvi/DataEncoders[0].DataEncoder/pDataOut_1_reg[1]/Q
                         net (fo=10, routed)          0.146    -0.203    u_rgb2dvi/DataEncoders[0].DataEncoder/pDataOut_1_reg_n_0_[1]
    SLICE_X42Y6          LUT6 (Prop_lut6_I4_O)        0.045    -0.158 r  u_rgb2dvi/DataEncoders[0].DataEncoder/n1q_m_2[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.158    u_rgb2dvi/DataEncoders[0].DataEncoder/n1q_m_1[3]
    SLICE_X42Y6          FDRE                                         r  u_rgb2dvi/DataEncoders[0].DataEncoder/n1q_m_2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L12                                               0.000     0.000 r  ps_clk[0] (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    L12                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.139 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.611    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.582 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=265, routed)         0.861    -0.721    u_rgb2dvi/DataEncoders[0].DataEncoder/clk_out1
    SLICE_X42Y6          FDRE                                         r  u_rgb2dvi/DataEncoders[0].DataEncoder/n1q_m_2_reg[3]/C
                         clock pessimism              0.248    -0.473    
    SLICE_X42Y6          FDRE (Hold_fdre_C_D)         0.120    -0.353    u_rgb2dvi/DataEncoders[0].DataEncoder/n1q_m_2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 u_rgb2dvi/DataEncoders[1].DataEncoder/q_m_2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Destination:            u_rgb2dvi/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.190ns (59.103%)  route 0.131ns (40.897%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L12                                               0.000     0.000 r  ps_clk[0] (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    L12                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.588 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.106    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.080 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=265, routed)         0.593    -0.488    u_rgb2dvi/DataEncoders[1].DataEncoder/clk_out1
    SLICE_X40Y2          FDRE                                         r  u_rgb2dvi/DataEncoders[1].DataEncoder/q_m_2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.347 r  u_rgb2dvi/DataEncoders[1].DataEncoder/q_m_2_reg[8]/Q
                         net (fo=12, routed)          0.131    -0.215    u_rgb2dvi/DataEncoders[1].DataEncoder/p_0_in
    SLICE_X41Y2          LUT4 (Prop_lut4_I2_O)        0.049    -0.166 r  u_rgb2dvi/DataEncoders[1].DataEncoder/pDataOutRaw[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.166    u_rgb2dvi/DataEncoders[1].DataEncoder/pDataOutRaw[5]_i_1__0_n_0
    SLICE_X41Y2          FDRE                                         r  u_rgb2dvi/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L12                                               0.000     0.000 r  ps_clk[0] (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    L12                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.139 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.611    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.582 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=265, routed)         0.862    -0.720    u_rgb2dvi/DataEncoders[1].DataEncoder/clk_out1
    SLICE_X41Y2          FDRE                                         r  u_rgb2dvi/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/C
                         clock pessimism              0.245    -0.475    
    SLICE_X41Y2          FDRE (Hold_fdre_C_D)         0.107    -0.368    u_rgb2dvi/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 u_rgb2dvi/DataEncoders[0].DataEncoder/q_m_2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Destination:            u_rgb2dvi/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.143%)  route 0.158ns (45.857%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L12                                               0.000     0.000 r  ps_clk[0] (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    L12                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.588 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.106    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.080 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=265, routed)         0.591    -0.490    u_rgb2dvi/DataEncoders[0].DataEncoder/clk_out1
    SLICE_X41Y7          FDRE                                         r  u_rgb2dvi/DataEncoders[0].DataEncoder/q_m_2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.349 r  u_rgb2dvi/DataEncoders[0].DataEncoder/q_m_2_reg[6]/Q
                         net (fo=1, routed)           0.158    -0.191    u_rgb2dvi/DataEncoders[0].DataEncoder/q_m_2_reg_n_0_[6]
    SLICE_X42Y4          LUT6 (Prop_lut6_I3_O)        0.045    -0.146 r  u_rgb2dvi/DataEncoders[0].DataEncoder/pDataOutRaw[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.146    u_rgb2dvi/DataEncoders[0].DataEncoder/q_out_20_in[6]
    SLICE_X42Y4          FDSE                                         r  u_rgb2dvi/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L12                                               0.000     0.000 r  ps_clk[0] (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    L12                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.139 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.611    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.582 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=265, routed)         0.861    -0.721    u_rgb2dvi/DataEncoders[0].DataEncoder/clk_out1
    SLICE_X42Y4          FDSE                                         r  u_rgb2dvi/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/C
                         clock pessimism              0.248    -0.473    
    SLICE_X42Y4          FDSE (Hold_fdse_C_D)         0.121    -0.352    u_rgb2dvi/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 u_rgb2dvi/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Destination:            u_rgb2dvi/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.128ns (17.096%)  route 0.621ns (82.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L12                                               0.000     0.000 r  ps_clk[0] (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    L12                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.588 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.106    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.080 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=265, routed)         0.589    -0.492    u_rgb2dvi/LockLostReset/SyncAsyncx/clk_out1
    SLICE_X43Y12         FDPE                                         r  u_rgb2dvi/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y12         FDPE (Prop_fdpe_C_Q)         0.128    -0.364 r  u_rgb2dvi/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.621     0.257    u_rgb2dvi/ClockSerializer/aRst
    OLOGIC_X0Y10         OSERDESE2                                    r  u_rgb2dvi/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L12                                               0.000     0.000 r  ps_clk[0] (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    L12                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.139 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.611    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.582 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=265, routed)         0.854    -0.728    u_rgb2dvi/ClockSerializer/clk_out1
    OLOGIC_X0Y10         OSERDESE2                                    r  u_rgb2dvi/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.268    -0.460    
    OLOGIC_X0Y10         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.505     0.045    u_rgb2dvi/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.045    
                         arrival time                           0.257    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 u_rgb2dvi/DataEncoders[1].DataEncoder/q_m_2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Destination:            u_rgb2dvi/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.588%)  route 0.131ns (41.412%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L12                                               0.000     0.000 r  ps_clk[0] (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    L12                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.588 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.106    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.080 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=265, routed)         0.593    -0.488    u_rgb2dvi/DataEncoders[1].DataEncoder/clk_out1
    SLICE_X40Y2          FDRE                                         r  u_rgb2dvi/DataEncoders[1].DataEncoder/q_m_2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.347 r  u_rgb2dvi/DataEncoders[1].DataEncoder/q_m_2_reg[8]/Q
                         net (fo=12, routed)          0.131    -0.215    u_rgb2dvi/DataEncoders[1].DataEncoder/p_0_in
    SLICE_X41Y2          LUT4 (Prop_lut4_I2_O)        0.045    -0.170 r  u_rgb2dvi/DataEncoders[1].DataEncoder/pDataOutRaw[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.170    u_rgb2dvi/DataEncoders[1].DataEncoder/pDataOutRaw[3]_i_1__0_n_0
    SLICE_X41Y2          FDRE                                         r  u_rgb2dvi/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L12                                               0.000     0.000 r  ps_clk[0] (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    L12                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.139 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.611    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.582 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=265, routed)         0.862    -0.720    u_rgb2dvi/DataEncoders[1].DataEncoder/clk_out1
    SLICE_X41Y2          FDRE                                         r  u_rgb2dvi/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/C
                         clock pessimism              0.245    -0.475    
    SLICE_X41Y2          FDRE (Hold_fdre_C_D)         0.092    -0.383    u_rgb2dvi/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 u_rgb2dvi/DataEncoders[1].DataEncoder/n1d_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Destination:            u_rgb2dvi/DataEncoders[1].DataEncoder/q_m_2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.080%)  route 0.158ns (45.920%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L12                                               0.000     0.000 r  ps_clk[0] (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    L12                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.588 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.106    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.080 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=265, routed)         0.592    -0.489    u_rgb2dvi/DataEncoders[1].DataEncoder/clk_out1
    SLICE_X40Y3          FDRE                                         r  u_rgb2dvi/DataEncoders[1].DataEncoder/n1d_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.348 r  u_rgb2dvi/DataEncoders[1].DataEncoder/n1d_1_reg[1]/Q
                         net (fo=2, routed)           0.158    -0.190    u_rgb2dvi/DataEncoders[1].DataEncoder/n1d_1_reg_n_0_[1]
    SLICE_X39Y2          LUT6 (Prop_lut6_I4_O)        0.045    -0.145 r  u_rgb2dvi/DataEncoders[1].DataEncoder/q_m_2[1]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.145    u_rgb2dvi/DataEncoders[1].DataEncoder/q_m_2[1]_i_1__1_n_0
    SLICE_X39Y2          FDRE                                         r  u_rgb2dvi/DataEncoders[1].DataEncoder/q_m_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L12                                               0.000     0.000 r  ps_clk[0] (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    L12                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.139 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.611    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.582 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=265, routed)         0.860    -0.722    u_rgb2dvi/DataEncoders[1].DataEncoder/clk_out1
    SLICE_X39Y2          FDRE                                         r  u_rgb2dvi/DataEncoders[1].DataEncoder/q_m_2_reg[1]/C
                         clock pessimism              0.268    -0.454    
    SLICE_X39Y2          FDRE (Hold_fdre_C_D)         0.092    -0.362    u_rgb2dvi/DataEncoders[1].DataEncoder/q_m_2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 data_reg[12]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Destination:            u_rgb2dvi/DataEncoders[0].DataEncoder/pDataOut_1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.164ns (52.971%)  route 0.146ns (47.029%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L12                                               0.000     0.000 r  ps_clk[0] (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    L12                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.588 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.106    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.080 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=265, routed)         0.589    -0.492    clk_out1
    SLICE_X38Y7          FDSE                                         r  data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y7          FDSE (Prop_fdse_C_Q)         0.164    -0.328 r  data_reg[12]/Q
                         net (fo=8, routed)           0.146    -0.182    u_rgb2dvi/DataEncoders[0].DataEncoder/Q[4]
    SLICE_X42Y7          FDRE                                         r  u_rgb2dvi/DataEncoders[0].DataEncoder/pDataOut_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L12                                               0.000     0.000 r  ps_clk[0] (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    L12                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.139 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.611    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.582 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=265, routed)         0.860    -0.722    u_rgb2dvi/DataEncoders[0].DataEncoder/clk_out1
    SLICE_X42Y7          FDRE                                         r  u_rgb2dvi/DataEncoders[0].DataEncoder/pDataOut_1_reg[4]/C
                         clock pessimism              0.268    -0.454    
    SLICE_X42Y7          FDRE (Hold_fdre_C_D)         0.052    -0.402    u_rgb2dvi/DataEncoders[0].DataEncoder/pDataOut_1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.220    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 6.739 }
Period(ns):         13.477
Sources:            { u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         13.477      11.322     BUFGCTRL_X0Y0    u_clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.477      11.810     OLOGIC_X0Y10     u_rgb2dvi/ClockSerializer/SerializerMaster/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.477      11.810     OLOGIC_X0Y9      u_rgb2dvi/ClockSerializer/SerializerSlave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.477      11.810     OLOGIC_X0Y4      u_rgb2dvi/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.477      11.810     OLOGIC_X0Y3      u_rgb2dvi/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.477      11.810     OLOGIC_X0Y2      u_rgb2dvi/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.477      11.810     OLOGIC_X0Y1      u_rgb2dvi/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.477      11.810     OLOGIC_X0Y18     u_rgb2dvi/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.477      11.810     OLOGIC_X0Y17     u_rgb2dvi/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         13.477      12.228     MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.477      199.883    MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.739       5.759      SLICE_X38Y4      u_rgb2dvi/DataEncoders[0].DataEncoder/pC0_1_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.739       5.759      SLICE_X38Y4      u_rgb2dvi/DataEncoders[0].DataEncoder/pC1_1_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.739       5.759      SLICE_X38Y4      u_rgb2dvi/DataEncoders[0].DataEncoder/pC0_1_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.739       5.759      SLICE_X38Y4      u_rgb2dvi/DataEncoders[0].DataEncoder/pC1_1_reg_srl2/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.739       6.239      SLICE_X34Y9      h_cnt_reg[24]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.739       6.239      SLICE_X34Y9      h_cnt_reg[25]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.739       6.239      SLICE_X34Y9      h_cnt_reg[26]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.739       6.239      SLICE_X34Y9      h_cnt_reg[27]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.739       6.239      SLICE_X34Y10     h_cnt_reg[28]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.739       6.239      SLICE_X40Y17     u_Led_Chika/count_reg[20]/C
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.739       5.759      SLICE_X38Y4      u_rgb2dvi/DataEncoders[0].DataEncoder/pC0_1_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.739       5.759      SLICE_X38Y4      u_rgb2dvi/DataEncoders[0].DataEncoder/pC1_1_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.739       5.759      SLICE_X38Y4      u_rgb2dvi/DataEncoders[0].DataEncoder/pC0_1_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.739       5.759      SLICE_X38Y4      u_rgb2dvi/DataEncoders[0].DataEncoder/pC1_1_reg_srl2/CLK
High Pulse Width  Fast    FDSE/C              n/a            0.500         6.739       6.239      SLICE_X39Y7      data_reg[18]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         6.739       6.239      SLICE_X39Y7      data_reg[19]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         6.739       6.239      SLICE_X37Y7      data_reg[1]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         6.739       6.239      SLICE_X39Y7      data_reg[20]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         6.739       6.239      SLICE_X39Y7      data_reg[21]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         6.739       6.239      SLICE_X39Y7      data_reg[22]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.540ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 1.348 }
Period(ns):         2.695
Sources:            { u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         2.695       0.540      BUFGCTRL_X0Y1    u_clk_wiz_0/inst/clkout2_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.695       1.028      OLOGIC_X0Y10     u_rgb2dvi/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.695       1.028      OLOGIC_X0Y9      u_rgb2dvi/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.695       1.028      OLOGIC_X0Y4      u_rgb2dvi/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.695       1.028      OLOGIC_X0Y3      u_rgb2dvi/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.695       1.028      OLOGIC_X0Y2      u_rgb2dvi/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.695       1.028      OLOGIC_X0Y1      u_rgb2dvi/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.695       1.028      OLOGIC_X0Y18     u_rgb2dvi/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.695       1.028      OLOGIC_X0Y17     u_rgb2dvi/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         2.695       1.446      MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.695       210.665    MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 31.250 }
Period(ns):         62.500
Sources:            { u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         62.500      60.345     BUFGCTRL_X0Y2    u_clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         62.500      61.251     MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         62.500      61.251     MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       62.500      37.500     MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       62.500      150.860    MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



