module module_0 (
    output id_1,
    input [id_1 : id_1] id_2,
    input logic id_3,
    input logic id_4,
    output logic id_5,
    output id_6,
    input id_7
);
  logic id_8 = id_7 ? id_5 : (1);
endmodule
