{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1648154042690 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1648154042690 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 24 17:34:02 2022 " "Processing started: Thu Mar 24 17:34:02 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1648154042690 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648154042690 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off atividade_5 -c atividade_5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off atividade_5 -c atividade_5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648154042690 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1648154042958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorGenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorGenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "registradorGenerico.vhd" "" { Text "/home/leviosa/Documents/Insper/descomp/atividades/atividade_5/registradorGenerico.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648154052433 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "registradorGenerico.vhd" "" { Text "/home/leviosa/Documents/Insper/descomp/atividades/atividade_5/registradorGenerico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648154052433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648154052433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULASomaSub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ULASomaSub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULASomaSub-comportamento " "Found design unit 1: ULASomaSub-comportamento" {  } { { "ULASomaSub.vhd" "" { Text "/home/leviosa/Documents/Insper/descomp/atividades/atividade_5/ULASomaSub.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648154052433 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULASomaSub " "Found entity 1: ULASomaSub" {  } { { "ULASomaSub.vhd" "" { Text "/home/leviosa/Documents/Insper/descomp/atividades/atividade_5/ULASomaSub.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648154052433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648154052433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somaUm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somaUm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somaUm-comportamento " "Found design unit 1: somaUm-comportamento" {  } { { "somaUm.vhd" "" { Text "/home/leviosa/Documents/Insper/descomp/atividades/atividade_5/somaUm.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648154052434 ""} { "Info" "ISGN_ENTITY_NAME" "1 somaUm " "Found entity 1: somaUm" {  } { { "somaUm.vhd" "" { Text "/home/leviosa/Documents/Insper/descomp/atividades/atividade_5/somaUm.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648154052434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648154052434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxGenerico2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxGenerico2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1-comportamento " "Found design unit 1: muxGenerico2x1-comportamento" {  } { { "muxGenerico2x1.vhd" "" { Text "/home/leviosa/Documents/Insper/descomp/atividades/atividade_5/muxGenerico2x1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648154052434 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1 " "Found entity 1: muxGenerico2x1" {  } { { "muxGenerico2x1.vhd" "" { Text "/home/leviosa/Documents/Insper/descomp/atividades/atividade_5/muxGenerico2x1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648154052434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648154052434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriaRAM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriaRAM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaRAM-rtl " "Found design unit 1: memoriaRAM-rtl" {  } { { "memoriaRAM.vhd" "" { Text "/home/leviosa/Documents/Insper/descomp/atividades/atividade_5/memoriaRAM.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648154052435 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaRAM " "Found entity 1: memoriaRAM" {  } { { "memoriaRAM.vhd" "" { Text "/home/leviosa/Documents/Insper/descomp/atividades/atividade_5/memoriaRAM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648154052435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648154052435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaROM-assincrona " "Found design unit 1: memoriaROM-assincrona" {  } { { "memoria.vhd" "" { Text "/home/leviosa/Documents/Insper/descomp/atividades/atividade_5/memoria.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648154052435 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaROM " "Found entity 1: memoriaROM" {  } { { "memoria.vhd" "" { Text "/home/leviosa/Documents/Insper/descomp/atividades/atividade_5/memoria.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648154052435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648154052435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edgeDetector.vhd 3 1 " "Found 3 design units, including 1 entities, in source file edgeDetector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edgeDetector-bordaSubida " "Found design unit 1: edgeDetector-bordaSubida" {  } { { "edgeDetector.vhd" "" { Text "/home/leviosa/Documents/Insper/descomp/atividades/atividade_5/edgeDetector.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648154052436 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 edgeDetector-bordaDescida " "Found design unit 2: edgeDetector-bordaDescida" {  } { { "edgeDetector.vhd" "" { Text "/home/leviosa/Documents/Insper/descomp/atividades/atividade_5/edgeDetector.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648154052436 ""} { "Info" "ISGN_ENTITY_NAME" "1 edgeDetector " "Found entity 1: edgeDetector" {  } { { "edgeDetector.vhd" "" { Text "/home/leviosa/Documents/Insper/descomp/atividades/atividade_5/edgeDetector.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648154052436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648154052436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-comportamento " "Found design unit 1: decoder-comportamento" {  } { { "decoder.vhd" "" { Text "/home/leviosa/Documents/Insper/descomp/atividades/atividade_5/decoder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648154052437 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.vhd" "" { Text "/home/leviosa/Documents/Insper/descomp/atividades/atividade_5/decoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648154052437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648154052437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dataFlow.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dataFlow.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dataFlow-arquitetura " "Found design unit 1: dataFlow-arquitetura" {  } { { "dataFlow.vhd" "" { Text "/home/leviosa/Documents/Insper/descomp/atividades/atividade_5/dataFlow.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648154052437 ""} { "Info" "ISGN_ENTITY_NAME" "1 dataFlow " "Found entity 1: dataFlow" {  } { { "dataFlow.vhd" "" { Text "/home/leviosa/Documents/Insper/descomp/atividades/atividade_5/dataFlow.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648154052437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648154052437 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "dataFlow " "Elaborating entity \"dataFlow\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1648154052489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 muxGenerico2x1:MUX1 " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"muxGenerico2x1:MUX1\"" {  } { { "dataFlow.vhd" "MUX1" { Text "/home/leviosa/Documents/Insper/descomp/atividades/atividade_5/dataFlow.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648154052505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico registradorGenerico:REGA " "Elaborating entity \"registradorGenerico\" for hierarchy \"registradorGenerico:REGA\"" {  } { { "dataFlow.vhd" "REGA" { Text "/home/leviosa/Documents/Insper/descomp/atividades/atividade_5/dataFlow.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648154052506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico registradorGenerico:PC " "Elaborating entity \"registradorGenerico\" for hierarchy \"registradorGenerico:PC\"" {  } { { "dataFlow.vhd" "PC" { Text "/home/leviosa/Documents/Insper/descomp/atividades/atividade_5/dataFlow.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648154052511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somaUm somaUm:incPC " "Elaborating entity \"somaUm\" for hierarchy \"somaUm:incPC\"" {  } { { "dataFlow.vhd" "incPC" { Text "/home/leviosa/Documents/Insper/descomp/atividades/atividade_5/dataFlow.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648154052515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 muxGenerico2x1:MUX_JMP " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"muxGenerico2x1:MUX_JMP\"" {  } { { "dataFlow.vhd" "MUX_JMP" { Text "/home/leviosa/Documents/Insper/descomp/atividades/atividade_5/dataFlow.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648154052515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULASomaSub ULASomaSub:ULA1 " "Elaborating entity \"ULASomaSub\" for hierarchy \"ULASomaSub:ULA1\"" {  } { { "dataFlow.vhd" "ULA1" { Text "/home/leviosa/Documents/Insper/descomp/atividades/atividade_5/dataFlow.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648154052516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaROM memoriaROM:ROM1 " "Elaborating entity \"memoriaROM\" for hierarchy \"memoriaROM:ROM1\"" {  } { { "dataFlow.vhd" "ROM1" { Text "/home/leviosa/Documents/Insper/descomp/atividades/atividade_5/dataFlow.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648154052517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:DECODER " "Elaborating entity \"decoder\" for hierarchy \"decoder:DECODER\"" {  } { { "dataFlow.vhd" "DECODER" { Text "/home/leviosa/Documents/Insper/descomp/atividades/atividade_5/dataFlow.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648154052517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaRAM memoriaRAM:RAM " "Elaborating entity \"memoriaRAM\" for hierarchy \"memoriaRAM:RAM\"" {  } { { "dataFlow.vhd" "RAM" { Text "/home/leviosa/Documents/Insper/descomp/atividades/atividade_5/dataFlow.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648154052518 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "memoriaRAM:RAM\|ram " "RAM logic \"memoriaRAM:RAM\|ram\" is uninferred due to asynchronous read logic" {  } { { "memoriaRAM.vhd" "ram" { Text "/home/leviosa/Documents/Insper/descomp/atividades/atividade_5/memoriaRAM.vhd" 28 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1648154052817 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1648154052817 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:RAM\|dado_out\[0\] " "Converted tri-state buffer \"memoriaRAM:RAM\|dado_out\[0\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "/home/leviosa/Documents/Insper/descomp/atividades/atividade_5/memoriaRAM.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1648154052826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:RAM\|dado_out\[1\] " "Converted tri-state buffer \"memoriaRAM:RAM\|dado_out\[1\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "/home/leviosa/Documents/Insper/descomp/atividades/atividade_5/memoriaRAM.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1648154052826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:RAM\|dado_out\[2\] " "Converted tri-state buffer \"memoriaRAM:RAM\|dado_out\[2\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "/home/leviosa/Documents/Insper/descomp/atividades/atividade_5/memoriaRAM.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1648154052826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:RAM\|dado_out\[3\] " "Converted tri-state buffer \"memoriaRAM:RAM\|dado_out\[3\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "/home/leviosa/Documents/Insper/descomp/atividades/atividade_5/memoriaRAM.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1648154052826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:RAM\|dado_out\[4\] " "Converted tri-state buffer \"memoriaRAM:RAM\|dado_out\[4\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "/home/leviosa/Documents/Insper/descomp/atividades/atividade_5/memoriaRAM.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1648154052826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:RAM\|dado_out\[5\] " "Converted tri-state buffer \"memoriaRAM:RAM\|dado_out\[5\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "/home/leviosa/Documents/Insper/descomp/atividades/atividade_5/memoriaRAM.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1648154052826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:RAM\|dado_out\[6\] " "Converted tri-state buffer \"memoriaRAM:RAM\|dado_out\[6\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "/home/leviosa/Documents/Insper/descomp/atividades/atividade_5/memoriaRAM.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1648154052826 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:RAM\|dado_out\[7\] " "Converted tri-state buffer \"memoriaRAM:RAM\|dado_out\[7\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "/home/leviosa/Documents/Insper/descomp/atividades/atividade_5/memoriaRAM.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1648154052826 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1648154052826 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "RESULTADO_ULA\[0\] GND " "Pin \"RESULTADO_ULA\[0\]\" is stuck at GND" {  } { { "dataFlow.vhd" "" { Text "/home/leviosa/Documents/Insper/descomp/atividades/atividade_5/dataFlow.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648154053060 "|dataFlow|RESULTADO_ULA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RESULTADO_ULA\[1\] GND " "Pin \"RESULTADO_ULA\[1\]\" is stuck at GND" {  } { { "dataFlow.vhd" "" { Text "/home/leviosa/Documents/Insper/descomp/atividades/atividade_5/dataFlow.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648154053060 "|dataFlow|RESULTADO_ULA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RESULTADO_ULA\[2\] GND " "Pin \"RESULTADO_ULA\[2\]\" is stuck at GND" {  } { { "dataFlow.vhd" "" { Text "/home/leviosa/Documents/Insper/descomp/atividades/atividade_5/dataFlow.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648154053060 "|dataFlow|RESULTADO_ULA[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RESULTADO_ULA\[3\] GND " "Pin \"RESULTADO_ULA\[3\]\" is stuck at GND" {  } { { "dataFlow.vhd" "" { Text "/home/leviosa/Documents/Insper/descomp/atividades/atividade_5/dataFlow.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648154053060 "|dataFlow|RESULTADO_ULA[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RESULTADO_ULA\[4\] GND " "Pin \"RESULTADO_ULA\[4\]\" is stuck at GND" {  } { { "dataFlow.vhd" "" { Text "/home/leviosa/Documents/Insper/descomp/atividades/atividade_5/dataFlow.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648154053060 "|dataFlow|RESULTADO_ULA[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RESULTADO_ULA\[5\] GND " "Pin \"RESULTADO_ULA\[5\]\" is stuck at GND" {  } { { "dataFlow.vhd" "" { Text "/home/leviosa/Documents/Insper/descomp/atividades/atividade_5/dataFlow.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648154053060 "|dataFlow|RESULTADO_ULA[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RESULTADO_ULA\[6\] GND " "Pin \"RESULTADO_ULA\[6\]\" is stuck at GND" {  } { { "dataFlow.vhd" "" { Text "/home/leviosa/Documents/Insper/descomp/atividades/atividade_5/dataFlow.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648154053060 "|dataFlow|RESULTADO_ULA[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RESULTADO_ULA\[7\] GND " "Pin \"RESULTADO_ULA\[7\]\" is stuck at GND" {  } { { "dataFlow.vhd" "" { Text "/home/leviosa/Documents/Insper/descomp/atividades/atividade_5/dataFlow.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1648154053060 "|dataFlow|RESULTADO_ULA[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1648154053060 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1648154053143 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1648154053431 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648154053431 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "14 " "Design contains 14 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "dataFlow.vhd" "" { Text "/home/leviosa/Documents/Insper/descomp/atividades/atividade_5/dataFlow.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648154053469 "|dataFlow|CLOCK_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "dataFlow.vhd" "" { Text "/home/leviosa/Documents/Insper/descomp/atividades/atividade_5/dataFlow.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648154053469 "|dataFlow|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "dataFlow.vhd" "" { Text "/home/leviosa/Documents/Insper/descomp/atividades/atividade_5/dataFlow.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648154053469 "|dataFlow|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "dataFlow.vhd" "" { Text "/home/leviosa/Documents/Insper/descomp/atividades/atividade_5/dataFlow.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648154053469 "|dataFlow|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "dataFlow.vhd" "" { Text "/home/leviosa/Documents/Insper/descomp/atividades/atividade_5/dataFlow.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648154053469 "|dataFlow|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "dataFlow.vhd" "" { Text "/home/leviosa/Documents/Insper/descomp/atividades/atividade_5/dataFlow.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648154053469 "|dataFlow|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "dataFlow.vhd" "" { Text "/home/leviosa/Documents/Insper/descomp/atividades/atividade_5/dataFlow.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648154053469 "|dataFlow|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "dataFlow.vhd" "" { Text "/home/leviosa/Documents/Insper/descomp/atividades/atividade_5/dataFlow.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648154053469 "|dataFlow|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "dataFlow.vhd" "" { Text "/home/leviosa/Documents/Insper/descomp/atividades/atividade_5/dataFlow.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648154053469 "|dataFlow|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "dataFlow.vhd" "" { Text "/home/leviosa/Documents/Insper/descomp/atividades/atividade_5/dataFlow.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648154053469 "|dataFlow|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "dataFlow.vhd" "" { Text "/home/leviosa/Documents/Insper/descomp/atividades/atividade_5/dataFlow.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648154053469 "|dataFlow|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "dataFlow.vhd" "" { Text "/home/leviosa/Documents/Insper/descomp/atividades/atividade_5/dataFlow.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648154053469 "|dataFlow|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "dataFlow.vhd" "" { Text "/home/leviosa/Documents/Insper/descomp/atividades/atividade_5/dataFlow.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648154053469 "|dataFlow|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "dataFlow.vhd" "" { Text "/home/leviosa/Documents/Insper/descomp/atividades/atividade_5/dataFlow.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1648154053469 "|dataFlow|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1648154053469 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "49 " "Implemented 49 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1648154053470 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1648154053470 ""} { "Info" "ICUT_CUT_TM_LCELLS" "17 " "Implemented 17 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1648154053470 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1648154053470 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "474 " "Peak virtual memory: 474 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1648154053482 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 24 17:34:13 2022 " "Processing ended: Thu Mar 24 17:34:13 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1648154053482 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1648154053482 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1648154053482 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1648154053482 ""}
