INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/UG3-HeadWornUnit-V2-Firmware/rhs/rhs.ip_user_files/bd/rhs_axi_tb/ip/rhs_axi_tb_axi_vip_0_0/sim/rhs_axi_tb_axi_vip_0_0_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs_axi_tb_axi_vip_0_0_pkg.sv" into library xil_defaultlib
WARNING: [VRFC 10-8896] design element 'rhs_axi_tb_axi_vip_0_0_pkg' is previously defined; ignoring this definition [C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs_axi_tb_axi_vip_0_0_pkg.sv:5]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs_axi_tb_wrapper_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rhs_axi_tb_wrapper_tb
