// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _dense_HH_
#define _dense_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "cnn_fadd_32ns_32ncud.h"
#include "cnn_fmul_32ns_32ndEe.h"
#include "cnn_fdiv_32ns_32nPgM.h"
#include "cnn_fexp_32ns_32nQgW.h"
#include "dense_dense_weights.h"
#include "dense_dense_array.h"

namespace ap_rtl {

struct dense : public sc_module {
    // Port declarations 13
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<4> > prediction_address0;
    sc_out< sc_logic > prediction_ce0;
    sc_out< sc_logic > prediction_we0;
    sc_out< sc_lv<32> > prediction_d0;
    sc_out< sc_lv<11> > flat_array_address0;
    sc_out< sc_logic > flat_array_ce0;
    sc_in< sc_lv<32> > flat_array_q0;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_lv<32> > ap_var_for_const1;


    // Module declarations
    dense(sc_module_name name);
    SC_HAS_PROCESS(dense);

    ~dense();

    sc_trace_file* mVcdFile;

    dense_dense_weights* dense_weights_U;
    dense_dense_array* dense_array_U;
    cnn_fadd_32ns_32ncud<1,4,32,32,32>* cnn_fadd_32ns_32ncud_U67;
    cnn_fmul_32ns_32ndEe<1,3,32,32,32>* cnn_fmul_32ns_32ndEe_U68;
    cnn_fdiv_32ns_32nPgM<1,10,32,32,32>* cnn_fdiv_32ns_32nPgM_U69;
    cnn_fexp_32ns_32nQgW<1,8,32,32,32>* cnn_fexp_32ns_32nQgW_U70;
    sc_signal< sc_lv<57> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<14> > dense_weights_address0;
    sc_signal< sc_logic > dense_weights_ce0;
    sc_signal< sc_lv<32> > dense_weights_q0;
    sc_signal< sc_lv<14> > indvar_flatten_reg_228;
    sc_signal< sc_lv<4> > d_0_reg_239;
    sc_signal< sc_lv<32> > w_sum_1_reg_250;
    sc_signal< sc_lv<11> > f_0_reg_262;
    sc_signal< sc_lv<4> > j_0_i_reg_273;
    sc_signal< sc_lv<32> > grp_fu_284_p2;
    sc_signal< sc_lv<32> > reg_304;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_state5_pp0_stage3_iter0;
    sc_signal< bool > ap_block_state10_pp0_stage3_iter1;
    sc_signal< bool > ap_block_pp0_stage3_11001;
    sc_signal< sc_lv<1> > icmp_ln29_reg_463;
    sc_signal< sc_lv<1> > icmp_ln29_reg_463_pp0_iter1_reg;
    sc_signal< sc_logic > ap_CS_fsm_state24;
    sc_signal< sc_logic > ap_CS_fsm_state28;
    sc_signal< sc_logic > ap_CS_fsm_state32;
    sc_signal< sc_logic > ap_CS_fsm_state36;
    sc_signal< sc_logic > ap_CS_fsm_state40;
    sc_signal< sc_logic > ap_CS_fsm_state44;
    sc_signal< sc_logic > ap_CS_fsm_state48;
    sc_signal< sc_logic > ap_CS_fsm_state52;
    sc_signal< sc_logic > ap_CS_fsm_state56;
    sc_signal< sc_logic > ap_CS_fsm_state60;
    sc_signal< sc_lv<32> > dense_array_q0;
    sc_signal< sc_logic > ap_CS_fsm_state13;
    sc_signal< bool > ap_block_state61_pp1_stage0_iter0;
    sc_signal< bool > ap_block_state62_pp1_stage0_iter1;
    sc_signal< bool > ap_block_state63_pp1_stage0_iter2;
    sc_signal< bool > ap_block_state64_pp1_stage0_iter3;
    sc_signal< bool > ap_block_state65_pp1_stage0_iter4;
    sc_signal< bool > ap_block_state66_pp1_stage0_iter5;
    sc_signal< bool > ap_block_state67_pp1_stage0_iter6;
    sc_signal< bool > ap_block_state68_pp1_stage0_iter7;
    sc_signal< bool > ap_block_state69_pp1_stage0_iter8;
    sc_signal< bool > ap_block_state70_pp1_stage0_iter9;
    sc_signal< bool > ap_block_state71_pp1_stage0_iter10;
    sc_signal< bool > ap_block_state72_pp1_stage0_iter11;
    sc_signal< bool > ap_block_state73_pp1_stage0_iter12;
    sc_signal< bool > ap_block_state74_pp1_stage0_iter13;
    sc_signal< bool > ap_block_state75_pp1_stage0_iter14;
    sc_signal< bool > ap_block_state76_pp1_stage0_iter15;
    sc_signal< bool > ap_block_state77_pp1_stage0_iter16;
    sc_signal< bool > ap_block_state78_pp1_stage0_iter17;
    sc_signal< bool > ap_block_state79_pp1_stage0_iter18;
    sc_signal< bool > ap_block_pp1_stage0_11001;
    sc_signal< sc_logic > ap_CS_fsm_state21;
    sc_signal< sc_logic > ap_CS_fsm_state29;
    sc_signal< sc_logic > ap_CS_fsm_state37;
    sc_signal< sc_logic > ap_CS_fsm_state45;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter1;
    sc_signal< sc_lv<1> > icmp_ln16_reg_574;
    sc_signal< sc_logic > ap_CS_fsm_state17;
    sc_signal< sc_logic > ap_CS_fsm_state25;
    sc_signal< sc_logic > ap_CS_fsm_state33;
    sc_signal< sc_logic > ap_CS_fsm_state41;
    sc_signal< sc_logic > ap_CS_fsm_state49;
    sc_signal< sc_lv<32> > grp_fu_298_p2;
    sc_signal< sc_lv<32> > reg_322;
    sc_signal< sc_logic > ap_CS_fsm_state20;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter8;
    sc_signal< sc_lv<1> > icmp_ln16_reg_574_pp1_iter7_reg;
    sc_signal< sc_lv<1> > icmp_ln29_fu_329_p2;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<14> > add_ln29_fu_335_p2;
    sc_signal< sc_lv<14> > add_ln29_reg_467;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<11> > select_ln39_fu_353_p3;
    sc_signal< sc_lv<11> > select_ln39_reg_472;
    sc_signal< sc_lv<4> > select_ln39_1_fu_361_p3;
    sc_signal< sc_lv<4> > select_ln39_1_reg_479;
    sc_signal< sc_lv<4> > select_ln39_1_reg_479_pp0_iter1_reg;
    sc_signal< sc_lv<32> > dense_weights_load_reg_495;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< bool > ap_block_state3_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state8_pp0_stage1_iter1;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<32> > flat_array_load_reg_500;
    sc_signal< sc_lv<32> > select_ln35_fu_424_p3;
    sc_signal< sc_lv<32> > select_ln35_reg_505;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage4;
    sc_signal< bool > ap_block_state6_pp0_stage4_iter0;
    sc_signal< bool > ap_block_state11_pp0_stage4_iter1;
    sc_signal< bool > ap_block_pp0_stage4_11001;
    sc_signal< sc_lv<32> > grp_fu_289_p2;
    sc_signal< sc_lv<32> > tmp_reg_510;
    sc_signal< sc_lv<1> > icmp_ln41_fu_432_p2;
    sc_signal< sc_lv<1> > icmp_ln41_reg_515;
    sc_signal< sc_lv<11> > f_fu_437_p2;
    sc_signal< sc_lv<11> > f_reg_519;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_logic > ap_CS_fsm_state16;
    sc_signal< sc_lv<1> > icmp_ln16_fu_446_p2;
    sc_signal< sc_lv<1> > icmp_ln16_reg_574_pp1_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln16_reg_574_pp1_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln16_reg_574_pp1_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln16_reg_574_pp1_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln16_reg_574_pp1_iter5_reg;
    sc_signal< sc_lv<1> > icmp_ln16_reg_574_pp1_iter6_reg;
    sc_signal< sc_lv<1> > icmp_ln16_reg_574_pp1_iter8_reg;
    sc_signal< sc_lv<1> > icmp_ln16_reg_574_pp1_iter9_reg;
    sc_signal< sc_lv<1> > icmp_ln16_reg_574_pp1_iter10_reg;
    sc_signal< sc_lv<1> > icmp_ln16_reg_574_pp1_iter11_reg;
    sc_signal< sc_lv<1> > icmp_ln16_reg_574_pp1_iter12_reg;
    sc_signal< sc_lv<1> > icmp_ln16_reg_574_pp1_iter13_reg;
    sc_signal< sc_lv<1> > icmp_ln16_reg_574_pp1_iter14_reg;
    sc_signal< sc_lv<1> > icmp_ln16_reg_574_pp1_iter15_reg;
    sc_signal< sc_lv<1> > icmp_ln16_reg_574_pp1_iter16_reg;
    sc_signal< sc_lv<1> > icmp_ln16_reg_574_pp1_iter17_reg;
    sc_signal< sc_lv<4> > j_fu_452_p2;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter0;
    sc_signal< sc_lv<64> > zext_ln18_fu_458_p1;
    sc_signal< sc_lv<64> > zext_ln18_reg_583;
    sc_signal< sc_lv<64> > zext_ln18_reg_583_pp1_iter1_reg;
    sc_signal< sc_lv<64> > zext_ln18_reg_583_pp1_iter2_reg;
    sc_signal< sc_lv<64> > zext_ln18_reg_583_pp1_iter3_reg;
    sc_signal< sc_lv<64> > zext_ln18_reg_583_pp1_iter4_reg;
    sc_signal< sc_lv<64> > zext_ln18_reg_583_pp1_iter5_reg;
    sc_signal< sc_lv<64> > zext_ln18_reg_583_pp1_iter6_reg;
    sc_signal< sc_lv<64> > zext_ln18_reg_583_pp1_iter7_reg;
    sc_signal< sc_lv<64> > zext_ln18_reg_583_pp1_iter8_reg;
    sc_signal< sc_lv<64> > zext_ln18_reg_583_pp1_iter9_reg;
    sc_signal< sc_lv<64> > zext_ln18_reg_583_pp1_iter10_reg;
    sc_signal< sc_lv<64> > zext_ln18_reg_583_pp1_iter11_reg;
    sc_signal< sc_lv<64> > zext_ln18_reg_583_pp1_iter12_reg;
    sc_signal< sc_lv<64> > zext_ln18_reg_583_pp1_iter13_reg;
    sc_signal< sc_lv<64> > zext_ln18_reg_583_pp1_iter14_reg;
    sc_signal< sc_lv<64> > zext_ln18_reg_583_pp1_iter15_reg;
    sc_signal< sc_lv<64> > zext_ln18_reg_583_pp1_iter16_reg;
    sc_signal< sc_lv<64> > zext_ln18_reg_583_pp1_iter17_reg;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< bool > ap_block_pp0_stage4_subdone;
    sc_signal< bool > ap_block_pp1_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp1_exit_iter0_state61;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter7;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter9;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter10;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter11;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter12;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter13;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter14;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter15;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter16;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter17;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter18;
    sc_signal< sc_lv<4> > dense_array_address0;
    sc_signal< sc_logic > dense_array_ce0;
    sc_signal< sc_logic > dense_array_we0;
    sc_signal< sc_lv<14> > ap_phi_mux_indvar_flatten_phi_fu_232_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<4> > ap_phi_mux_d_0_phi_fu_243_p4;
    sc_signal< sc_lv<32> > ap_phi_mux_w_sum_1_phi_fu_254_p4;
    sc_signal< bool > ap_block_pp0_stage4;
    sc_signal< sc_lv<11> > ap_phi_mux_f_0_phi_fu_266_p4;
    sc_signal< sc_lv<64> > zext_ln39_8_fu_414_p1;
    sc_signal< sc_lv<64> > zext_ln39_3_fu_373_p1;
    sc_signal< sc_lv<64> > zext_ln39_fu_442_p1;
    sc_signal< bool > ap_block_pp1_stage0;
    sc_signal< sc_lv<32> > grp_fu_293_p2;
    sc_signal< sc_lv<32> > grp_fu_284_p0;
    sc_signal< sc_lv<32> > grp_fu_284_p1;
    sc_signal< sc_logic > ap_CS_fsm_state53;
    sc_signal< sc_logic > ap_CS_fsm_state57;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage2;
    sc_signal< bool > ap_block_pp0_stage2;
    sc_signal< sc_lv<1> > icmp_ln33_fu_347_p2;
    sc_signal< sc_lv<4> > d_fu_341_p2;
    sc_signal< sc_lv<14> > tmp_s_fu_378_p3;
    sc_signal< sc_lv<12> > tmp_2_fu_390_p3;
    sc_signal< sc_lv<15> > zext_ln39_7_fu_398_p1;
    sc_signal< sc_lv<15> > zext_ln39_6_fu_386_p1;
    sc_signal< sc_lv<15> > add_ln39_fu_402_p2;
    sc_signal< sc_lv<15> > zext_ln34_fu_369_p1;
    sc_signal< sc_lv<15> > add_ln39_4_fu_408_p2;
    sc_signal< sc_lv<1> > icmp_ln35_fu_419_p2;
    sc_signal< sc_logic > ap_CS_fsm_state80;
    sc_signal< sc_lv<57> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< bool > ap_block_state4_pp0_stage2_iter0;
    sc_signal< bool > ap_block_state9_pp0_stage2_iter1;
    sc_signal< bool > ap_block_pp0_stage2_subdone;
    sc_signal< bool > ap_block_pp0_stage3_subdone;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_logic > ap_idle_pp1;
    sc_signal< sc_logic > ap_enable_pp1;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<57> ap_ST_fsm_state1;
    static const sc_lv<57> ap_ST_fsm_pp0_stage0;
    static const sc_lv<57> ap_ST_fsm_pp0_stage1;
    static const sc_lv<57> ap_ST_fsm_pp0_stage2;
    static const sc_lv<57> ap_ST_fsm_pp0_stage3;
    static const sc_lv<57> ap_ST_fsm_pp0_stage4;
    static const sc_lv<57> ap_ST_fsm_state12;
    static const sc_lv<57> ap_ST_fsm_state13;
    static const sc_lv<57> ap_ST_fsm_state14;
    static const sc_lv<57> ap_ST_fsm_state15;
    static const sc_lv<57> ap_ST_fsm_state16;
    static const sc_lv<57> ap_ST_fsm_state17;
    static const sc_lv<57> ap_ST_fsm_state18;
    static const sc_lv<57> ap_ST_fsm_state19;
    static const sc_lv<57> ap_ST_fsm_state20;
    static const sc_lv<57> ap_ST_fsm_state21;
    static const sc_lv<57> ap_ST_fsm_state22;
    static const sc_lv<57> ap_ST_fsm_state23;
    static const sc_lv<57> ap_ST_fsm_state24;
    static const sc_lv<57> ap_ST_fsm_state25;
    static const sc_lv<57> ap_ST_fsm_state26;
    static const sc_lv<57> ap_ST_fsm_state27;
    static const sc_lv<57> ap_ST_fsm_state28;
    static const sc_lv<57> ap_ST_fsm_state29;
    static const sc_lv<57> ap_ST_fsm_state30;
    static const sc_lv<57> ap_ST_fsm_state31;
    static const sc_lv<57> ap_ST_fsm_state32;
    static const sc_lv<57> ap_ST_fsm_state33;
    static const sc_lv<57> ap_ST_fsm_state34;
    static const sc_lv<57> ap_ST_fsm_state35;
    static const sc_lv<57> ap_ST_fsm_state36;
    static const sc_lv<57> ap_ST_fsm_state37;
    static const sc_lv<57> ap_ST_fsm_state38;
    static const sc_lv<57> ap_ST_fsm_state39;
    static const sc_lv<57> ap_ST_fsm_state40;
    static const sc_lv<57> ap_ST_fsm_state41;
    static const sc_lv<57> ap_ST_fsm_state42;
    static const sc_lv<57> ap_ST_fsm_state43;
    static const sc_lv<57> ap_ST_fsm_state44;
    static const sc_lv<57> ap_ST_fsm_state45;
    static const sc_lv<57> ap_ST_fsm_state46;
    static const sc_lv<57> ap_ST_fsm_state47;
    static const sc_lv<57> ap_ST_fsm_state48;
    static const sc_lv<57> ap_ST_fsm_state49;
    static const sc_lv<57> ap_ST_fsm_state50;
    static const sc_lv<57> ap_ST_fsm_state51;
    static const sc_lv<57> ap_ST_fsm_state52;
    static const sc_lv<57> ap_ST_fsm_state53;
    static const sc_lv<57> ap_ST_fsm_state54;
    static const sc_lv<57> ap_ST_fsm_state55;
    static const sc_lv<57> ap_ST_fsm_state56;
    static const sc_lv<57> ap_ST_fsm_state57;
    static const sc_lv<57> ap_ST_fsm_state58;
    static const sc_lv<57> ap_ST_fsm_state59;
    static const sc_lv<57> ap_ST_fsm_state60;
    static const sc_lv<57> ap_ST_fsm_pp1_stage0;
    static const sc_lv<57> ap_ST_fsm_state80;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_4;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<32> ap_const_lv32_16;
    static const sc_lv<32> ap_const_lv32_1A;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<32> ap_const_lv32_22;
    static const sc_lv<32> ap_const_lv32_26;
    static const sc_lv<32> ap_const_lv32_2A;
    static const sc_lv<32> ap_const_lv32_2E;
    static const sc_lv<32> ap_const_lv32_32;
    static const sc_lv<32> ap_const_lv32_36;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<32> ap_const_lv32_27;
    static const sc_lv<32> ap_const_lv32_37;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<32> ap_const_lv32_1B;
    static const sc_lv<32> ap_const_lv32_23;
    static const sc_lv<32> ap_const_lv32_2B;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<14> ap_const_lv14_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<11> ap_const_lv11_0;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<64> ap_const_lv64_1;
    static const sc_lv<64> ap_const_lv64_2;
    static const sc_lv<64> ap_const_lv64_3;
    static const sc_lv<64> ap_const_lv64_4;
    static const sc_lv<64> ap_const_lv64_5;
    static const sc_lv<64> ap_const_lv64_6;
    static const sc_lv<64> ap_const_lv64_7;
    static const sc_lv<64> ap_const_lv64_8;
    static const sc_lv<64> ap_const_lv64_9;
    static const sc_lv<32> ap_const_lv32_2F;
    static const sc_lv<32> ap_const_lv32_33;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<14> ap_const_lv14_3E80;
    static const sc_lv<14> ap_const_lv14_1;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<11> ap_const_lv11_640;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<11> ap_const_lv11_63F;
    static const sc_lv<11> ap_const_lv11_1;
    static const sc_lv<4> ap_const_lv4_A;
    static const sc_lv<32> ap_const_lv32_38;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_clk_no_reset_();
    void thread_add_ln29_fu_335_p2();
    void thread_add_ln39_4_fu_408_p2();
    void thread_add_ln39_fu_402_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_pp0_stage4();
    void thread_ap_CS_fsm_pp1_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state13();
    void thread_ap_CS_fsm_state16();
    void thread_ap_CS_fsm_state17();
    void thread_ap_CS_fsm_state20();
    void thread_ap_CS_fsm_state21();
    void thread_ap_CS_fsm_state24();
    void thread_ap_CS_fsm_state25();
    void thread_ap_CS_fsm_state28();
    void thread_ap_CS_fsm_state29();
    void thread_ap_CS_fsm_state32();
    void thread_ap_CS_fsm_state33();
    void thread_ap_CS_fsm_state36();
    void thread_ap_CS_fsm_state37();
    void thread_ap_CS_fsm_state40();
    void thread_ap_CS_fsm_state41();
    void thread_ap_CS_fsm_state44();
    void thread_ap_CS_fsm_state45();
    void thread_ap_CS_fsm_state48();
    void thread_ap_CS_fsm_state49();
    void thread_ap_CS_fsm_state52();
    void thread_ap_CS_fsm_state53();
    void thread_ap_CS_fsm_state56();
    void thread_ap_CS_fsm_state57();
    void thread_ap_CS_fsm_state60();
    void thread_ap_CS_fsm_state80();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp0_stage2();
    void thread_ap_block_pp0_stage2_subdone();
    void thread_ap_block_pp0_stage3_11001();
    void thread_ap_block_pp0_stage3_subdone();
    void thread_ap_block_pp0_stage4();
    void thread_ap_block_pp0_stage4_11001();
    void thread_ap_block_pp0_stage4_subdone();
    void thread_ap_block_pp1_stage0();
    void thread_ap_block_pp1_stage0_11001();
    void thread_ap_block_pp1_stage0_subdone();
    void thread_ap_block_state10_pp0_stage3_iter1();
    void thread_ap_block_state11_pp0_stage4_iter1();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage1_iter0();
    void thread_ap_block_state4_pp0_stage2_iter0();
    void thread_ap_block_state5_pp0_stage3_iter0();
    void thread_ap_block_state61_pp1_stage0_iter0();
    void thread_ap_block_state62_pp1_stage0_iter1();
    void thread_ap_block_state63_pp1_stage0_iter2();
    void thread_ap_block_state64_pp1_stage0_iter3();
    void thread_ap_block_state65_pp1_stage0_iter4();
    void thread_ap_block_state66_pp1_stage0_iter5();
    void thread_ap_block_state67_pp1_stage0_iter6();
    void thread_ap_block_state68_pp1_stage0_iter7();
    void thread_ap_block_state69_pp1_stage0_iter8();
    void thread_ap_block_state6_pp0_stage4_iter0();
    void thread_ap_block_state70_pp1_stage0_iter9();
    void thread_ap_block_state71_pp1_stage0_iter10();
    void thread_ap_block_state72_pp1_stage0_iter11();
    void thread_ap_block_state73_pp1_stage0_iter12();
    void thread_ap_block_state74_pp1_stage0_iter13();
    void thread_ap_block_state75_pp1_stage0_iter14();
    void thread_ap_block_state76_pp1_stage0_iter15();
    void thread_ap_block_state77_pp1_stage0_iter16();
    void thread_ap_block_state78_pp1_stage0_iter17();
    void thread_ap_block_state79_pp1_stage0_iter18();
    void thread_ap_block_state7_pp0_stage0_iter1();
    void thread_ap_block_state8_pp0_stage1_iter1();
    void thread_ap_block_state9_pp0_stage2_iter1();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_condition_pp1_exit_iter0_state61();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_pp1();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp1();
    void thread_ap_phi_mux_d_0_phi_fu_243_p4();
    void thread_ap_phi_mux_f_0_phi_fu_266_p4();
    void thread_ap_phi_mux_indvar_flatten_phi_fu_232_p4();
    void thread_ap_phi_mux_w_sum_1_phi_fu_254_p4();
    void thread_ap_ready();
    void thread_d_fu_341_p2();
    void thread_dense_array_address0();
    void thread_dense_array_ce0();
    void thread_dense_array_we0();
    void thread_dense_weights_address0();
    void thread_dense_weights_ce0();
    void thread_f_fu_437_p2();
    void thread_flat_array_address0();
    void thread_flat_array_ce0();
    void thread_grp_fu_284_p0();
    void thread_grp_fu_284_p1();
    void thread_icmp_ln16_fu_446_p2();
    void thread_icmp_ln29_fu_329_p2();
    void thread_icmp_ln33_fu_347_p2();
    void thread_icmp_ln35_fu_419_p2();
    void thread_icmp_ln41_fu_432_p2();
    void thread_j_fu_452_p2();
    void thread_prediction_address0();
    void thread_prediction_ce0();
    void thread_prediction_d0();
    void thread_prediction_we0();
    void thread_select_ln35_fu_424_p3();
    void thread_select_ln39_1_fu_361_p3();
    void thread_select_ln39_fu_353_p3();
    void thread_tmp_2_fu_390_p3();
    void thread_tmp_s_fu_378_p3();
    void thread_zext_ln18_fu_458_p1();
    void thread_zext_ln34_fu_369_p1();
    void thread_zext_ln39_3_fu_373_p1();
    void thread_zext_ln39_6_fu_386_p1();
    void thread_zext_ln39_7_fu_398_p1();
    void thread_zext_ln39_8_fu_414_p1();
    void thread_zext_ln39_fu_442_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
