#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Oct 28 13:07:54 2019
# Process ID: 10408
# Current directory: C:/training/7_series_IO_resources/completed/verilog/ioserdes.runs/synth_1
# Command line: vivado.exe -log ioserdes.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ioserdes.tcl
# Log file: C:/training/7_series_IO_resources/completed/verilog/ioserdes.runs/synth_1/ioserdes.vds
# Journal file: C:/training/7_series_IO_resources/completed/verilog/ioserdes.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source ioserdes.tcl -notrace
Command: synth_design -top ioserdes -part xc7k70tfbg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Device 21-403] Loading part xc7k70tfbg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16928 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 805.492 ; gain = 178.285
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ioserdes' [C:/training/7_series_IO_resources/completed/verilog/ioserdes.srcs/sources_1/imports/verilog/ioserdes.v:24]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:32856]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (1#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:32856]
INFO: [Synth 8-6157] synthesizing module 'output_interface' [C:/training/7_series_IO_resources/completed/verilog/ioserdes.runs/synth_1/.Xil/Vivado-10408-BLT-WKS-1909-11/realtime/output_interface_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'output_interface' (2#1) [C:/training/7_series_IO_resources/completed/verilog/ioserdes.runs/synth_1/.Xil/Vivado-10408-BLT-WKS-1909-11/realtime/output_interface_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'input_interface' [C:/training/7_series_IO_resources/completed/verilog/ioserdes.runs/synth_1/.Xil/Vivado-10408-BLT-WKS-1909-11/realtime/input_interface_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'input_interface' (3#1) [C:/training/7_series_IO_resources/completed/verilog/ioserdes.runs/synth_1/.Xil/Vivado-10408-BLT-WKS-1909-11/realtime/input_interface_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'output_clock' [C:/training/7_series_IO_resources/completed/verilog/ioserdes.runs/synth_1/.Xil/Vivado-10408-BLT-WKS-1909-11/realtime/output_clock_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'output_clock' (4#1) [C:/training/7_series_IO_resources/completed/verilog/ioserdes.runs/synth_1/.Xil/Vivado-10408-BLT-WKS-1909-11/realtime/output_clock_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'OBUF' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:45998]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OBUF' (5#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:45998]
INFO: [Synth 8-6157] synthesizing module 'tx_pll' [C:/training/7_series_IO_resources/completed/verilog/ioserdes.runs/synth_1/.Xil/Vivado-10408-BLT-WKS-1909-11/realtime/tx_pll_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'tx_pll' (6#1) [C:/training/7_series_IO_resources/completed/verilog/ioserdes.runs/synth_1/.Xil/Vivado-10408-BLT-WKS-1909-11/realtime/tx_pll_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'BUFIO' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1336]
INFO: [Synth 8-6155] done synthesizing module 'BUFIO' (7#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1336]
INFO: [Synth 8-6157] synthesizing module 'BUFR' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1402]
	Parameter BUFR_DIVIDE bound to: 7 - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-6155] done synthesizing module 'BUFR' (8#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1402]
WARNING: [Synth 8-3848] Net idelayctrl_rdy_pin in module/entity ioserdes does not have driver. [C:/training/7_series_IO_resources/completed/verilog/ioserdes.srcs/sources_1/imports/verilog/ioserdes.v:38]
INFO: [Synth 8-6155] done synthesizing module 'ioserdes' (9#1) [C:/training/7_series_IO_resources/completed/verilog/ioserdes.srcs/sources_1/imports/verilog/ioserdes.v:24]
WARNING: [Synth 8-3331] design ioserdes has unconnected port idelayctrl_rdy_pin
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 869.676 ; gain = 242.469
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 869.676 ; gain = 242.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 869.676 ; gain = 242.469
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/training/7_series_IO_resources/completed/verilog/ioserdes.srcs/sources_1/ip/output_interface/output_interface/output_interface_in_context.xdc] for cell 'output_interface_i0'
Finished Parsing XDC File [c:/training/7_series_IO_resources/completed/verilog/ioserdes.srcs/sources_1/ip/output_interface/output_interface/output_interface_in_context.xdc] for cell 'output_interface_i0'
Parsing XDC File [c:/training/7_series_IO_resources/completed/verilog/ioserdes.srcs/sources_1/ip/tx_pll/tx_pll/tx_pll_in_context.xdc] for cell 'tx_pll_i0'
Finished Parsing XDC File [c:/training/7_series_IO_resources/completed/verilog/ioserdes.srcs/sources_1/ip/tx_pll/tx_pll/tx_pll_in_context.xdc] for cell 'tx_pll_i0'
Parsing XDC File [c:/training/7_series_IO_resources/completed/verilog/ioserdes.srcs/sources_1/ip/input_interface/input_interface/input_interface_in_context.xdc] for cell 'input_interface_i0'
Finished Parsing XDC File [c:/training/7_series_IO_resources/completed/verilog/ioserdes.srcs/sources_1/ip/input_interface/input_interface/input_interface_in_context.xdc] for cell 'input_interface_i0'
Parsing XDC File [c:/training/7_series_IO_resources/completed/verilog/ioserdes.srcs/sources_1/ip/output_clock/output_clock/output_clock_in_context.xdc] for cell 'output_clock_i0'
Finished Parsing XDC File [c:/training/7_series_IO_resources/completed/verilog/ioserdes.srcs/sources_1/ip/output_clock/output_clock/output_clock_in_context.xdc] for cell 'output_clock_i0'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 967.625 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Timing 38-2] Deriving generated clocks
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 979.797 ; gain = 12.172
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'output_clock_i0' at clock pin 'clk_in' is different from the actual clock period '1.429', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'output_interface_i0' at clock pin 'clk_in' is different from the actual clock period '1.429', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 979.797 ; gain = 352.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 979.797 ; gain = 352.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for data_out_n_pin. (constraint file  c:/training/7_series_IO_resources/completed/verilog/ioserdes.srcs/sources_1/ip/output_interface/output_interface/output_interface_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for data_out_n_pin. (constraint file  c:/training/7_series_IO_resources/completed/verilog/ioserdes.srcs/sources_1/ip/output_interface/output_interface/output_interface_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for data_out_p_pin. (constraint file  c:/training/7_series_IO_resources/completed/verilog/ioserdes.srcs/sources_1/ip/output_interface/output_interface/output_interface_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for data_out_p_pin. (constraint file  c:/training/7_series_IO_resources/completed/verilog/ioserdes.srcs/sources_1/ip/output_interface/output_interface/output_interface_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for clk_tx_pin. (constraint file  c:/training/7_series_IO_resources/completed/verilog/ioserdes.srcs/sources_1/ip/tx_pll/tx_pll/tx_pll_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_tx_pin. (constraint file  c:/training/7_series_IO_resources/completed/verilog/ioserdes.srcs/sources_1/ip/tx_pll/tx_pll/tx_pll_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for clk_in_n_pin. (constraint file  c:/training/7_series_IO_resources/completed/verilog/ioserdes.srcs/sources_1/ip/input_interface/input_interface/input_interface_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_in_n_pin. (constraint file  c:/training/7_series_IO_resources/completed/verilog/ioserdes.srcs/sources_1/ip/input_interface/input_interface/input_interface_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for clk_in_p_pin. (constraint file  c:/training/7_series_IO_resources/completed/verilog/ioserdes.srcs/sources_1/ip/input_interface/input_interface/input_interface_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_in_p_pin. (constraint file  c:/training/7_series_IO_resources/completed/verilog/ioserdes.srcs/sources_1/ip/input_interface/input_interface/input_interface_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for data_in_n_pin. (constraint file  c:/training/7_series_IO_resources/completed/verilog/ioserdes.srcs/sources_1/ip/input_interface/input_interface/input_interface_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for data_in_n_pin. (constraint file  c:/training/7_series_IO_resources/completed/verilog/ioserdes.srcs/sources_1/ip/input_interface/input_interface/input_interface_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for data_in_p_pin. (constraint file  c:/training/7_series_IO_resources/completed/verilog/ioserdes.srcs/sources_1/ip/input_interface/input_interface/input_interface_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for data_in_p_pin. (constraint file  c:/training/7_series_IO_resources/completed/verilog/ioserdes.srcs/sources_1/ip/input_interface/input_interface/input_interface_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for clk_out_n_pin. (constraint file  c:/training/7_series_IO_resources/completed/verilog/ioserdes.srcs/sources_1/ip/output_clock/output_clock/output_clock_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_out_n_pin. (constraint file  c:/training/7_series_IO_resources/completed/verilog/ioserdes.srcs/sources_1/ip/output_clock/output_clock/output_clock_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for clk_out_p_pin. (constraint file  c:/training/7_series_IO_resources/completed/verilog/ioserdes.srcs/sources_1/ip/output_clock/output_clock/output_clock_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_out_p_pin. (constraint file  c:/training/7_series_IO_resources/completed/verilog/ioserdes.srcs/sources_1/ip/output_clock/output_clock/output_clock_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for output_interface_i0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for tx_pll_i0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for input_interface_i0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for output_clock_i0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 979.797 ; gain = 352.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 979.797 ; gain = 352.590
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ioserdes 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design ioserdes has unconnected port idelayctrl_rdy_pin
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 979.797 ; gain = 352.590
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'tx_pll_i0/clk_out1' to pin 'tx_pll_i0/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'tx_pll_i0/clk_out2' to pin 'tx_pll_i0/bbstub_clk_out2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'input_interface_i0/clk_div_out' to pin 'input_interface_i0/bbstub_clk_div_out/O'
INFO: [Synth 8-5819] Moved 3 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 979.797 ; gain = 352.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 979.797 ; gain = 352.590
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 979.797 ; gain = 352.590
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 979.797 ; gain = 352.590
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 979.797 ; gain = 352.590
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 979.797 ; gain = 352.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 979.797 ; gain = 352.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 979.797 ; gain = 352.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 979.797 ; gain = 352.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------+----------+
|      |BlackBox name    |Instances |
+------+-----------------+----------+
|1     |output_interface |         1|
|2     |input_interface  |         1|
|3     |output_clock     |         1|
|4     |tx_pll           |         1|
+------+-----------------+----------+

Report Cell Usage: 
+------+-----------------+------+
|      |Cell             |Count |
+------+-----------------+------+
|1     |input_interface  |     1|
|2     |output_clock     |     1|
|3     |output_interface |     1|
|4     |tx_pll           |     1|
|5     |BUFIO            |     1|
|6     |BUFR             |     1|
|7     |CARRY4           |    10|
|8     |LUT1             |     1|
|9     |LUT4             |     1|
|10    |LUT6             |     4|
|11    |FDCE             |    14|
|12    |FDRE             |    15|
|13    |IBUF             |     4|
|14    |OBUF             |     1|
|15    |OBUFT            |     1|
+------+-----------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    75|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 979.797 ; gain = 352.590
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 979.797 ; gain = 242.469
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 979.797 ; gain = 352.590
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 991.430 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
36 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 991.430 ; gain = 605.395
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 991.430 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/training/7_series_IO_resources/completed/verilog/ioserdes.runs/synth_1/ioserdes.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Mon Oct 28 13:08:24 2019...
