<module name="BB2D" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="AQHICLOCKCONTROL" acronym="AQHICLOCKCONTROL" offset="0x0" width="32" description="Clock control register.">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MULTI_PIPE_USE_SINGLE_AXI" width="4" begin="27" end="24" resetval="0x0" description="Force all the transactions to go to one AXI" range="" rwaccess="RW"/>
    <bitfield id="MULTI_PIPE_REG_SELECT" width="4" begin="23" end="20" resetval="0x0" description="Determines which HI/MC to use while reading registers" range="" rwaccess="RW"/>
    <bitfield id="ISOLATE_GPU" width="1" begin="19" end="19" resetval="0" description="Isolate GPU bit" range="" rwaccess="RW"/>
    <bitfield id="IDLE_VG" width="1" begin="18" end="18" resetval="1" description="VG pipe is idle" range="" rwaccess="R"/>
    <bitfield id="IDLE2_D" width="1" begin="17" end="17" resetval="1" description="2D pipe is idle" range="" rwaccess="R"/>
    <bitfield id="IDLE3_D" width="1" begin="16" end="16" resetval="1" description="3D pipe is idle" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SOFT_RESET" width="1" begin="12" end="12" resetval="0" description="Soft resets the subsystem" range="" rwaccess="RW"/>
    <bitfield id="DISABLE_DEBUG_REGISTERS" width="1" begin="11" end="11" resetval="0" description="Disable debug registers. If this bit is 1, debug registers are clock gated" range="" rwaccess="RW"/>
    <bitfield id="DISABLE_RAM_CLOCK_GATING" width="1" begin="10" end="10" resetval="0" description="Disables clock gating for RAMs" range="" rwaccess="RW"/>
    <bitfield id="FSCALE_CMD_LOAD" width="1" begin="9" end="9" resetval="0" description="" range="" rwaccess="RW"/>
    <bitfield id="FSCALE_VAL" width="7" begin="8" end="2" resetval="0x40" description="" range="" rwaccess="RW"/>
    <bitfield id="CLK2D_DIS" width="1" begin="1" end="1" resetval="0" description="Disable 2D clock" range="" rwaccess="RW"/>
    <bitfield id="CLK3D_DIS" width="1" begin="0" end="0" resetval="0" description="Disable 3D clock" range="" rwaccess="RW"/>
  </register>
  <register id="AQHIIDLE" acronym="AQHIIDLE" offset="0x4" width="32" description="Idle status register.">
    <bitfield id="AXI_LP" width="1" begin="31" end="31" resetval="0" description="AXI is in low power mode" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="19" begin="30" end="12" resetval="0x7 FFFF" description="Unused bits reserved for future expansion" range="" rwaccess="R"/>
    <bitfield id="IDLE_TS" width="1" begin="11" end="11" resetval="1" description="TS is idle" range="" rwaccess="R"/>
    <bitfield id="IDLE_FP" width="1" begin="10" end="10" resetval="1" description="FP is idle" range="" rwaccess="R"/>
    <bitfield id="IDLE_IM" width="1" begin="9" end="9" resetval="1" description="IM is idle" range="" rwaccess="R"/>
    <bitfield id="IDLE_VG" width="1" begin="8" end="8" resetval="1" description="VG is idle" range="" rwaccess="R"/>
    <bitfield id="IDLE_TX" width="1" begin="7" end="7" resetval="1" description="TX is idle" range="" rwaccess="R"/>
    <bitfield id="IDLE_RA" width="1" begin="6" end="6" resetval="1" description="RA is idle" range="" rwaccess="R"/>
    <bitfield id="IDLE_SE" width="1" begin="5" end="5" resetval="1" description="SE is idle" range="" rwaccess="R"/>
    <bitfield id="IDLE_PA" width="1" begin="4" end="4" resetval="1" description="PA is idle" range="" rwaccess="R"/>
    <bitfield id="IDLE_SH" width="1" begin="3" end="3" resetval="1" description="SH is idle" range="" rwaccess="R"/>
    <bitfield id="IDLE_PE" width="1" begin="2" end="2" resetval="1" description="PE is idle" range="" rwaccess="R"/>
    <bitfield id="IDLE_DE" width="1" begin="1" end="1" resetval="1" description="DE is idle" range="" rwaccess="R"/>
    <bitfield id="IDLE_FE" width="1" begin="0" end="0" resetval="1" description="FE is idle" range="" rwaccess="R"/>
  </register>
  <register id="AQAXICONFIG" acronym="AQAXICONFIG" offset="0x8" width="32" description="AXI config">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="ARCACHE" width="4" begin="15" end="12" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="AWCACHE" width="4" begin="11" end="8" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="ARID" width="4" begin="7" end="4" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="AWID" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="RW"/>
  </register>
  <register id="AQAXISTATUS" acronym="AQAXISTATUS" offset="0xC" width="32" description="AXI status">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x00 0000" description="" range="" rwaccess="R"/>
    <bitfield id="DET_RD_ERR" width="1" begin="9" end="9" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="DET_WR_ERR" width="1" begin="8" end="8" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="RD_ERR_ID" width="4" begin="7" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="WR_ERR_ID" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="AQINTRACKNOWLEDGE" acronym="AQINTRACKNOWLEDGE" offset="0x10" width="32" description="Interrupt acknowledge register. Each bit represents a corresponding event being triggered. Reading from this register clears the outstanding interrupt.">
    <bitfield id="INTR_VEC" width="32" begin="31" end="0" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
  </register>
  <register id="AQINTRENBL" acronym="AQINTRENBL" offset="0x14" width="32" description="Interrupt enable register. Each bit enables a corresponding event.">
    <bitfield id="INTR_ENBL_VEC" width="32" begin="31" end="0" resetval="0x0000 0000" description="" range="" rwaccess="RW"/>
  </register>
  <register id="AQIDENT" acronym="AQIDENT" offset="0x18" width="32" description="Identification register.">
    <bitfield id="FAMILY" width="8" begin="31" end="24" resetval="0x14" description="Family value 0x1: GC500 0x2: GC520 0x3: GC530 0x4: GC400 0x5: GC450 0x8: GC600 0x9: GC700 0xA: GC350 0xB: GC380 0xC: GC800 0x10: GC1000 0x14: GC2000" range="" rwaccess="R"/>
    <bitfield id="PRODUCT" width="8" begin="23" end="16" resetval="0x01" description="Product value" range="" rwaccess="R"/>
    <bitfield id="REVISION" width="4" begin="15" end="12" resetval="0x0" description="Revision value" range="" rwaccess="R"/>
    <bitfield id="TECHNOLOGY" width="4" begin="11" end="8" resetval="0x0" description="Technology value" range="" rwaccess="R"/>
    <bitfield id="CUSTOMER" width="8" begin="7" end="0" resetval="0x00" description="Customer value" range="" rwaccess="R"/>
  </register>
  <register id="GCFEATURES" acronym="GCFEATURES" offset="0x1C" width="32" description="Shows which features are enabled in current subsystem implementation. 0 : NONE 1 : AVAILABLE">
    <bitfield id="FE20_BIT_INDEX" width="1" begin="31" end="31" resetval="1" description="Supports 20 bit index." range="" rwaccess="R"/>
    <bitfield id="RS_YUV_TARGET" width="1" begin="30" end="30" resetval="1" description="Supports resolveing into YUV target." range="" rwaccess="R"/>
    <bitfield id="BYTE_WRITE_3D" width="1" begin="29" end="29" resetval="1" description="3D PE has byte write capability." range="" rwaccess="R"/>
    <bitfield id="FE20" width="1" begin="28" end="28" resetval="0" description="FE 2.0 is present." range="" rwaccess="R"/>
    <bitfield id="VGTS" width="1" begin="27" end="27" resetval="0" description="VG tesselator is present." range="" rwaccess="R"/>
    <bitfield id="PIPE_VG" width="1" begin="26" end="26" resetval="0" description="VG pipe is present." range="" rwaccess="R"/>
    <bitfield id="MEM32_BIT_SUPPORT" width="1" begin="25" end="25" resetval="0" description="32 bit memory address support." range="" rwaccess="R"/>
    <bitfield id="YUY2_RENDER_TARGET" width="1" begin="24" end="24" resetval="0" description="YUY2 support in PE and YUY2 to RGB conversion in resolve." range="" rwaccess="R"/>
    <bitfield id="HALF_TX_CACHE" width="1" begin="23" end="23" resetval="0" description="TX cache is half." range="" rwaccess="R"/>
    <bitfield id="HALF_PE_CACHE" width="1" begin="22" end="22" resetval="0" description="PE cache is half." range="" rwaccess="R"/>
    <bitfield id="YUY2_AVERAGING" width="1" begin="21" end="21" resetval="1" description="YUY2 averaging support in resolve." range="" rwaccess="R"/>
    <bitfield id="NO_SCALER" width="1" begin="20" end="20" resetval="0" description="No 2D scaler." range="" rwaccess="R"/>
    <bitfield id="BYTE_WRITE_2D" width="1" begin="19" end="19" resetval="1" description="Supports byte write in 2D." range="" rwaccess="R"/>
    <bitfield id="BUFFER_INTERLEAVING" width="1" begin="18" end="18" resetval="1" description="Supports interleaving depth and color buffers." range="" rwaccess="R"/>
    <bitfield id="NO422_TEXTURE" width="1" begin="17" end="17" resetval="0" description="No 422 texture input format." range="" rwaccess="R"/>
    <bitfield id="NO_EZ" width="1" begin="16" end="16" resetval="0" description="No early-Z." range="" rwaccess="R"/>
    <bitfield id="MIN_AREA" width="1" begin="15" end="15" resetval="1" description="Configured to have minimum area." range="" rwaccess="R"/>
    <bitfield id="MODULE_CG" width="1" begin="14" end="14" resetval="1" description="Second level clock gating is available." range="" rwaccess="R"/>
    <bitfield id="YUV420_TILER" width="1" begin="13" end="13" resetval="1" description="YUV 4:2:0 tiler is available." range="" rwaccess="R"/>
    <bitfield id="HIGH_DYNAMIC_RANGE" width="1" begin="12" end="12" resetval="1" description="Shows if there is HDR support." range="" rwaccess="R"/>
    <bitfield id="FAST_SCALER" width="1" begin="11" end="11" resetval="1" description="Shows if there is HD scaler." range="" rwaccess="R"/>
    <bitfield id="ETC1_TEXTURE_COMPRESSION" width="1" begin="10" end="10" resetval="1" description="ETC1 texture compression." range="" rwaccess="R"/>
    <bitfield id="PIPE_2D" width="1" begin="9" end="9" resetval="1" description="Shows if there is 2D engine." range="" rwaccess="R"/>
    <bitfield id="DC" width="1" begin="8" end="8" resetval="0" description="Shows if there is a display controller." range="" rwaccess="R"/>
    <bitfield id="MSAA" width="1" begin="7" end="7" resetval="1" description="MSAA support." range="" rwaccess="R"/>
    <bitfield id="YUV420_FILTER" width="1" begin="6" end="6" resetval="1" description="YUV 4:2:0 support in filter blit." range="" rwaccess="R"/>
    <bitfield id="ZCOMPRESSION" width="1" begin="5" end="5" resetval="0" description="Depth and color compression." range="" rwaccess="R"/>
    <bitfield id="DEBUG_MODE" width="1" begin="4" end="4" resetval="0" description="Debug registers." range="" rwaccess="R"/>
    <bitfield id="DXT_TEXTURE_COMPRESSION" width="1" begin="3" end="3" resetval="1" description="DXT texture compression." range="" rwaccess="R"/>
    <bitfield id="PIPE_3D" width="1" begin="2" end="2" resetval="0" description="3D pipe." range="" rwaccess="R"/>
    <bitfield id="SPECIAL_ANTI_ALIASING" width="1" begin="1" end="1" resetval="1" description="Full-screen anti-aliasing." range="" rwaccess="R"/>
    <bitfield id="FAST_CLEAR" width="1" begin="0" end="0" resetval="0" description="Fast clear." range="" rwaccess="R"/>
  </register>
  <register id="GCCHIPID" acronym="GCCHIPID" offset="0x20" width="32" description="Shows the ID for the subsystem in BCD.">
    <bitfield id="ID" width="32" begin="31" end="0" resetval="0x0000 0320" description="Subsystem ID in BCD" range="" rwaccess="R"/>
  </register>
  <register id="GCCHIPREV" acronym="GCCHIPREV" offset="0x24" width="32" description="Shows the revision for the subsystem in BCD.">
    <bitfield id="REV" width="32" begin="31" end="0" resetval="0x0000 5301" description="Revision in BCD" range="" rwaccess="R"/>
  </register>
  <register id="GCCHIPDATE" acronym="GCCHIPDATE" offset="0x28" width="32" description="Shows the release date for the subsystem.">
    <bitfield id="DATE" width="32" begin="31" end="0" resetval="0x2011 1103" description="Release date" range="" rwaccess="R"/>
  </register>
  <register id="GCCHIPTIME" acronym="GCCHIPTIME" offset="0x2C" width="32" description="Shows the release time for the subsystem.">
    <bitfield id="TIME" width="32" begin="31" end="0" resetval="0x0014 0300" description="Release time" range="" rwaccess="R"/>
  </register>
  <register id="GCCHIPCUSTOMER" acronym="GCCHIPCUSTOMER" offset="0x30" width="32" description="Shows the customer and group for the subsystem.">
    <bitfield id="COMPANY" width="16" begin="31" end="16" resetval="0x0000" description="Company" range="" rwaccess="R"/>
    <bitfield id="GROUP" width="16" begin="15" end="0" resetval="0x0000" description="Group" range="" rwaccess="R"/>
  </register>
  <register id="GCMINORFEATURES0" acronym="GCMINORFEATURES0" offset="0x34" width="32" description="Shows which minor features are enabled in the subsytem. 0 : NONE 1 : AVAILABLE">
    <bitfield id="ENHANCE_VR" width="1" begin="31" end="31" resetval="1" description="Enhance VR and add a mode to walk 16 pixels in 16-bit mode in vertical pass to improve cache hit rate when rotating 90/270." range="" rwaccess="R"/>
    <bitfield id="CORRECT_STENCIL" width="1" begin="30" end="30" resetval="1" description="Correct stencil behavior in depth only." range="" rwaccess="R"/>
    <bitfield id="A8_TARGET_SUPPORT" width="1" begin="29" end="29" resetval="0" description="2D engine supports A8 target." range="" rwaccess="R"/>
    <bitfield id="NEW_TEXTURE" width="1" begin="28" end="28" resetval="0" description="New texture unit is available." range="" rwaccess="R"/>
    <bitfield id="HIERARCHICAL_Z" width="1" begin="27" end="27" resetval="1" description="Hierarchiccal Z is supported." range="" rwaccess="R"/>
    <bitfield id="BYPASS_IN_MSAA" width="1" begin="26" end="26" resetval="0" description="Shader supports bypass mode when MSAA is enabled." range="" rwaccess="R"/>
    <bitfield id="VAA" width="1" begin="25" end="25" resetval="0" description="VAA is available or not." range="" rwaccess="R"/>
    <bitfield id="BUG_FIXES0" width="1" begin="24" end="24" resetval="1" description="" range="" rwaccess="R"/>
    <bitfield id="SHADER_MSAA_SIDEBAND" width="1" begin="23" end="23" resetval="0" description="Put the MSAA data into sideband fifo." range="" rwaccess="R"/>
    <bitfield id="MC_20" width="1" begin="22" end="22" resetval="0" description="New style MC with separate paths for color and depth." range="" rwaccess="R"/>
    <bitfield id="DEFAULT_REG0" width="1" begin="21" end="21" resetval="1" description="Unavailable registers will return 0." range="" rwaccess="R"/>
    <bitfield id="EXTRA_SHADER_INSTRUCTIONS1" width="1" begin="20" end="20" resetval="1" description="Sqrt, sin, cos instructions are available." range="" rwaccess="R"/>
    <bitfield id="SHADER_GETS_W" width="1" begin="19" end="19" resetval="1" description="W is sent to SH from RA." range="" rwaccess="R"/>
    <bitfield id="VG_21" width="1" begin="18" end="18" resetval="0" description="Minor updates to VG pipe (Event generation from VG, TS, PE). Tiled image support." range="" rwaccess="R"/>
    <bitfield id="VG_FILTER" width="1" begin="17" end="17" resetval="0" description="VG filter is available." range="" rwaccess="R"/>
    <bitfield id="EXTRA_SHADER_INSTRUCTIONS0" width="1" begin="16" end="16" resetval="1" description="Floor, ceil, and sign instructions are available." range="" rwaccess="R"/>
    <bitfield id="COMPRESSION_FIFO_FIXED" width="1" begin="15" end="15" resetval="1" description="If this bit is not set, the FIFO counter should be set to 50. Else, the default should remain." range="" rwaccess="R"/>
    <bitfield id="TS_EXTENDED_COMMANDS" width="1" begin="14" end="14" resetval="0" description="New commands added to the tessellator." range="" rwaccess="R"/>
    <bitfield id="VG_20" width="1" begin="13" end="13" resetval="0" description="Major updates to VG pipe (TS buffer tiling. State masking.)." range="" rwaccess="R"/>
    <bitfield id="SUPER_TILED_32X32" width="1" begin="12" end="12" resetval="1" description="32 &#215; 32 super tile is available." range="" rwaccess="R"/>
    <bitfield id="SEPARATE_TILE_STATUS_WHEN_INTERLEAVED" width="1" begin="11" end="11" resetval="1" description="Use 2 separate tile status buffers in interleaved mode." range="" rwaccess="R"/>
    <bitfield id="TILE_STATUS_2BITS" width="1" begin="10" end="10" resetval="1" description="2 bits are used instead of 4 bits for tile status." range="" rwaccess="R"/>
    <bitfield id="RENDER_8K" width="1" begin="9" end="9" resetval="1" description="Supports 8K render target." range="" rwaccess="R"/>
    <bitfield id="CORRECT_AUTO_DISABLE" width="1" begin="8" end="8" resetval="0" description="Reserved." range="" rwaccess="R"/>
    <bitfield id="PE20_2D" width="1" begin="7" end="7" resetval="1" description="2D PE 2.0 is present." range="" rwaccess="R"/>
    <bitfield id="FAST_CLEAR_FLUSH" width="1" begin="6" end="6" resetval="1" description="Proper flush is done in fast clear cache." range="" rwaccess="R"/>
    <bitfield id="SPECIAL_MSAA_LOD" width="1" begin="5" end="5" resetval="1" description="Special LOD calculation when MSAA is on." range="" rwaccess="R"/>
    <bitfield id="CORRECT_TEXTURE_CONVERTER" width="1" begin="4" end="4" resetval="1" description="Driver hack is not needed." range="" rwaccess="R"/>
    <bitfield id="TEXTURE8_K" width="1" begin="3" end="3" resetval="1" description="Supports 8K &#215; 8K textures." range="" rwaccess="R"/>
    <bitfield id="ENDIANNESS_CONFIG" width="1" begin="2" end="2" resetval="1" description="Configurable endianness support." range="" rwaccess="R"/>
    <bitfield id="DUAL_RETURN_BUS" width="1" begin="1" end="1" resetval="1" description="Dual Return Bus from HI to clients." range="" rwaccess="R"/>
    <bitfield id="FLIP_Y" width="1" begin="0" end="0" resetval="1" description="Y flipping capability is added to resolve." range="" rwaccess="R"/>
  </register>
  <register id="GCRESETMEMCOUNTERS" acronym="GCRESETMEMCOUNTERS" offset="0x3C" width="32" description="Writing 1 will reset the counters and stop counting. Write 0 to start counting again.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x649C CF7F" description="" range="" rwaccess="W"/>
    <bitfield id="RESET" width="1" begin="0" end="0" resetval="1" description="1: reset the counters and stop counting 0: start counting" range="" rwaccess="W"/>
  </register>
  <register id="GCTOTALREADS" acronym="GCTOTALREADS" offset="0x40" width="32" description="Total reads in terms of 64 bits.">
    <bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0000 0000" description="Total reads in terms of 64 bits" range="" rwaccess="R"/>
  </register>
  <register id="GCTOTALWRITES" acronym="GCTOTALWRITES" offset="0x44" width="32" description="Total writes in terms of 64 bits.">
    <bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0000 0000" description="Total writes in terms of 64 bits" range="" rwaccess="R"/>
  </register>
  <register id="GCCHIPSPECS" acronym="GCCHIPSPECS" offset="0x48" width="32" description="Specs for the subsystem.">
    <bitfield id="VERTEX_OUTPUT_BUFFER_SIZE" width="4" begin="31" end="28" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="NUM_PIXEL_PIPES" width="3" begin="27" end="25" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="NUM_SHADER_CORES" width="5" begin="24" end="20" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="19" end="17" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VERTEX_CACHE_SIZE" width="5" begin="16" end="12" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="THREAD_COUNT" width="4" begin="11" end="8" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="TEMP_REGISTERS" width="4" begin="7" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="STREAMS" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="GCTOTALWRITEBURSTS" acronym="GCTOTALWRITEBURSTS" offset="0x4C" width="32" description="Total write data count in terms of 64 bits.">
    <bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0000 0000" description="Total write data count in terms of 64 bits" range="" rwaccess="R"/>
  </register>
  <register id="GCTOTALWRITEREQS" acronym="GCTOTALWRITEREQS" offset="0x50" width="32" description="Total write request count.">
    <bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0000 0000" description="Total write request count" range="" rwaccess="R"/>
  </register>
  <register id="GCTOTALWRITELASTS" acronym="GCTOTALWRITELASTS" offset="0x54" width="32" description="Total WLAST count. This is used to match with">
    <bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0000 0000" description="Total WLAST count" range="" rwaccess="R"/>
  </register>
  <register id="GCTOTALREADBURSTS" acronym="GCTOTALREADBURSTS" offset="0x58" width="32" description="Total read data count in terms of 64 bits.">
    <bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0000 0000" description="Total read data count in terms of 64 bits" range="" rwaccess="R"/>
  </register>
  <register id="GCTOTALREADREQS" acronym="GCTOTALREADREQS" offset="0x5C" width="32" description="Total read request count.">
    <bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0000 0000" description="Total read request count" range="" rwaccess="R"/>
  </register>
  <register id="GCTOTALREADLASTS" acronym="GCTOTALREADLASTS" offset="0x60" width="32" description="Total RLAST count. This is used to match with">
    <bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0000 0000" description="Total RLAST count" range="" rwaccess="R"/>
  </register>
  <register id="GCGPOUT0" acronym="GCGPOUT0" offset="0x64" width="32" description="General purpose output register.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="GCHOLD" width="1" begin="0" end="0" resetval="0" description="1 : Low power mode" range="" rwaccess="RW"/>
  </register>
  <register id="GCAXICONTROL" acronym="GCAXICONTROL" offset="0x70" width="32" description="Special handling on AXI Bus">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="WR_FULL_BURST_MODE" width="1" begin="0" end="0" resetval="0" description="0: NO_BURST_RESET_VALUE 1: BURST_RESET_VALUE" range="" rwaccess="RW"/>
  </register>
  <register id="GCMINORFEATURES1" acronym="GCMINORFEATURES1" offset="0x74" width="32" description="Shows which features are enabled in the subsystem. 0 : NONE 1 : AVAILABLE">
    <bitfield id="FC_FLUSH_STALL" width="1" begin="31" end="31" resetval="1" description="" range="" rwaccess="R"/>
    <bitfield id="BUG_FIXES6" width="1" begin="30" end="30" resetval="1" description="" range="" rwaccess="R"/>
    <bitfield id="WIDE_LINE" width="1" begin="29" end="29" resetval="1" description="" range="" rwaccess="R"/>
    <bitfield id="MMU" width="1" begin="28" end="28" resetval="1" description="" range="" rwaccess="R"/>
    <bitfield id="OK_TO_GATE_AXI_CLOCK" width="1" begin="27" end="27" resetval="1" description="" range="" rwaccess="R"/>
    <bitfield id="RESOLVE_OFFSET" width="1" begin="26" end="26" resetval="1" description="" range="" rwaccess="R"/>
    <bitfield id="NEGATIVE_LOG_FIX" width="1" begin="25" end="25" resetval="1" description="" range="" rwaccess="R"/>
    <bitfield id="CORRECT_OVERFLOW_VG" width="1" begin="24" end="24" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="HALTI0" width="1" begin="23" end="23" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="LINEAR_TEXTURE_SUPPORT" width="1" begin="22" end="22" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="NON_POWER_OF_TWO" width="1" begin="21" end="21" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="TEXTURE_HORIZONTAL_ALIGNMENT_SELECT" width="1" begin="20" end="20" resetval="1" description="" range="" rwaccess="R"/>
    <bitfield id="NEW_FLOATING_POINT_ARITHMETIC" width="1" begin="19" end="19" resetval="1" description="" range="" rwaccess="R"/>
    <bitfield id="NEW_2D" width="1" begin="18" end="18" resetval="1" description="" range="" rwaccess="R"/>
    <bitfield id="BUG_FIXES5" width="1" begin="17" end="17" resetval="1" description="" range="" rwaccess="R"/>
    <bitfield id="DITHER_AND_FILTER_PLUS_ALPHA_2D" width="1" begin="16" end="16" resetval="1" description="Dither and filter+alpha available." range="" rwaccess="R"/>
    <bitfield id="CORRECT_MIN_MAX_DEPTH" width="1" begin="15" end="15" resetval="1" description="EEZ and HZ are correct." range="" rwaccess="R"/>
    <bitfield id="EXTENDED_PIXEL_FORMAT" width="1" begin="14" end="14" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="TWO_STENCIL_REFERENCE" width="1" begin="13" end="13" resetval="1" description="" range="" rwaccess="R"/>
    <bitfield id="PIXEL_DITHER" width="1" begin="12" end="12" resetval="1" description="" range="" rwaccess="R"/>
    <bitfield id="HALF_FLOAT_PIPE" width="1" begin="11" end="11" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="L2_WINDOWING" width="1" begin="10" end="10" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="BUG_FIXES4" width="1" begin="9" end="9" resetval="1" description="" range="" rwaccess="R"/>
    <bitfield id="AUTO_RESTART_TS" width="1" begin="8" end="8" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="CORRECT_AUTO_DISABLE" width="1" begin="7" end="7" resetval="1" description="" range="" rwaccess="R"/>
    <bitfield id="BUG_FIXES3" width="1" begin="6" end="6" resetval="1" description="" range="" rwaccess="R"/>
    <bitfield id="TEXTURE_STRIDE" width="1" begin="5" end="5" resetval="0" description="Texture has stride and memory addressing." range="" rwaccess="R"/>
    <bitfield id="BUG_FIXES2" width="1" begin="4" end="4" resetval="1" description="" range="" rwaccess="R"/>
    <bitfield id="BUG_FIXES1" width="1" begin="3" end="3" resetval="1" description="" range="" rwaccess="R"/>
    <bitfield id="VG_DOUBLE_BUFFER" width="1" begin="2" end="2" resetval="0" description="Double buffering support for VG (second TS--&amp;amp;gt;VG semaphore is present)." range="" rwaccess="R"/>
    <bitfield id="V2_COMPRESSION" width="1" begin="1" end="1" resetval="1" description="V2 compression." range="" rwaccess="R"/>
    <bitfield id="RSUV_SWIZZLE" width="1" begin="0" end="0" resetval="1" description="Resolve UV swizzle." range="" rwaccess="R"/>
  </register>
  <register id="GCTOTALCYCLES" acronym="GCTOTALCYCLES" offset="0x78" width="32" description="Total cycles. This register is a free running counter. It can be reset by writing 0 to it.">
    <bitfield id="CYCLES" width="32" begin="31" end="0" resetval="0x0000 1DE2" description="Total cycles" range="" rwaccess="RW"/>
  </register>
  <register id="GCTOTALIDLECYCLES" acronym="GCTOTALIDLECYCLES" offset="0x7C" width="32" description="Total cycles where the GPU is idle. It is reset when register is written to. It looks at all the blocks but FE when determining the subsystem is idle.">
    <bitfield id="CYCLES" width="32" begin="31" end="0" resetval="0x0000 1E08" description="Total cycles where the GPU is idle" range="" rwaccess="RW"/>
  </register>
  <register id="GCCHIPSPECS2" acronym="GCCHIPSPECS2" offset="0x80" width="32" description="Specs for the subsystem">
    <bitfield id="NUMBER_OF_CONSTANTS" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="INSTRUCTION_COUNT" width="8" begin="15" end="8" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="BUFFER_SIZE" width="8" begin="7" end="0" resetval="0x00" description="" range="" rwaccess="R"/>
  </register>
  <register id="GCMINORFEATURES2" acronym="GCMINORFEATURES2" offset="0x84" width="32" description="Shows which features are enabled in the subsystem 0 : NONE 1 : AVAILABLE">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="NO_INDEX_PATTERN" width="1" begin="28" end="28" resetval="1" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="27" end="27" resetval="1" description="" range="" rwaccess="R"/>
    <bitfield id="NOT_USED" width="1" begin="26" end="26" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="MIXED_STREAMS" width="1" begin="25" end="25" resetval="1" description="" range="" rwaccess="R"/>
    <bitfield id="INTERLEAVER" width="1" begin="24" end="24" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="FLUSH_FIXED_2D" width="1" begin="23" end="23" resetval="1" description="" range="" rwaccess="R"/>
    <bitfield id="YUV_CONVERSION" width="1" begin="22" end="22" resetval="1" description="" range="" rwaccess="R"/>
    <bitfield id="MULTI_SOURCE_BLT" width="1" begin="21" end="21" resetval="1" description="" range="" rwaccess="R"/>
    <bitfield id="YUV_STANDARD" width="1" begin="20" end="20" resetval="1" description="" range="" rwaccess="R"/>
    <bitfield id="TILE_FILLER" width="1" begin="19" end="19" resetval="1" description="" range="" rwaccess="R"/>
    <bitfield id="THREAD_WALKER_IN_PS" width="1" begin="18" end="18" resetval="1" description="" range="" rwaccess="R"/>
    <bitfield id="ONE_PASS_2D_FILTER" width="1" begin="17" end="17" resetval="1" description="" range="" rwaccess="R"/>
    <bitfield id="FULL_DIRECT_FB" width="1" begin="16" end="16" resetval="1" description="" range="" rwaccess="R"/>
    <bitfield id="TX_FILTER" width="1" begin="15" end="15" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="DYNAMIC_FREQUENCY_SCALING" width="1" begin="14" end="14" resetval="1" description="" range="" rwaccess="R"/>
    <bitfield id="TX_YUV_ASSEMBLER" width="1" begin="13" end="13" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="RGB888" width="1" begin="12" end="12" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="HALTI1" width="1" begin="11" end="11" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="S1S8" width="1" begin="10" end="10" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="END_EVENT" width="1" begin="9" end="9" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="PE_SWIZZLE" width="1" begin="8" end="8" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="CORRECT_AUTO_DISABLE_COUNT_WIDTH" width="1" begin="7" end="7" resetval="1" description="" range="" rwaccess="R"/>
    <bitfield id="COMPOSITION" width="1" begin="6" end="6" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="RECT_PRIMITIVE" width="1" begin="5" end="5" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="LINEAR_PE" width="1" begin="4" end="4" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="SUPER_TILED_TEXTURE" width="1" begin="3" end="3" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="SEAMLESS_CUBE_MAP" width="1" begin="2" end="2" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="LOGIC_OP" width="1" begin="1" end="1" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="LINE_LOOP" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="R"/>
  </register>
  <register id="GCMODULEPOWERCONTROLS" acronym="GCMODULEPOWERCONTROLS" offset="0x100" width="32" description="Control register for module level power controls.">
    <bitfield id="TURN_OFF_COUNTER" width="16" begin="31" end="16" resetval="0x0014" description="Counter value for clock gating the module if the module is idle for this amount of clock cycles" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="TURN_ON_COUNTER" width="4" begin="7" end="4" resetval="0x2" description="Number of clock cycles to wait after turning on the clock" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="DISABLE_STARVE_MODULE_CLOCK_GATING" width="1" begin="2" end="2" resetval="0" description="Disables module level clock gating for starve/idle condition" range="" rwaccess="RW"/>
    <bitfield id="DISABLE_STALL_MODULE_CLOCK_GATING" width="1" begin="1" end="1" resetval="0" description="Disables module level clock gating for stall condition" range="" rwaccess="RW"/>
    <bitfield id="ENABLE_MODULE_CLOCK_GATING" width="1" begin="0" end="0" resetval="0" description="Enables module level clock gating" range="" rwaccess="RW"/>
  </register>
  <register id="GCMODULEPOWERMODULECONTROL" acronym="GCMODULEPOWERMODULECONTROL" offset="0x104" width="32" description="Module level control registers.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x00 0000" description="" range="" rwaccess="R"/>
    <bitfield id="DISABLE_MODULE_CLOCK_GATING_TX" width="1" begin="7" end="7" resetval="0" description="Disables module level clock gating for starve/idle condition" range="" rwaccess="RW"/>
    <bitfield id="DISABLE_MODULE_CLOCK_GATING_RA" width="1" begin="6" end="6" resetval="0" description="Disables module level clock gating for stall condition" range="" rwaccess="RW"/>
    <bitfield id="DISABLE_MODULE_CLOCK_GATING_SE" width="1" begin="5" end="5" resetval="0" description="Enables module level clock gating" range="" rwaccess="RW"/>
    <bitfield id="DISABLE_MODULE_CLOCK_GATING_PA" width="1" begin="4" end="4" resetval="0" description="Counter value for clock gating the module if the module is idle for this amount of clock cycles" range="" rwaccess="RW"/>
    <bitfield id="DISABLE_MODULE_CLOCK_GATING_SH" width="1" begin="3" end="3" resetval="0" description="Number of clock cycles to wait after turning on the clock" range="" rwaccess="RW"/>
    <bitfield id="DISABLE_MODULE_CLOCK_GATING_PE" width="1" begin="2" end="2" resetval="0" description="Disables module level clock gating for starve/idle condition" range="" rwaccess="RW"/>
    <bitfield id="DISABLE_MODULE_CLOCK_GATING_DE" width="1" begin="1" end="1" resetval="0" description="Disables module level clock gating for stall condition" range="" rwaccess="RW"/>
    <bitfield id="DISABLE_MODULE_CLOCK_GATING_FE" width="1" begin="0" end="0" resetval="0" description="Enables module level clock gating" range="" rwaccess="RW"/>
  </register>
  <register id="GCMODULEPOWERMODULESTATUS" acronym="GCMODULEPOWERMODULESTATUS" offset="0x108" width="32" description="Module level control status">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x00 0000" description="" range="" rwaccess="R"/>
    <bitfield id="MODULE_CLOCK_GATED_TX" width="1" begin="7" end="7" resetval="0" description="Module level clock gating is ON for TX" range="" rwaccess="R"/>
    <bitfield id="MODULE_CLOCK_GATED_RA" width="1" begin="6" end="6" resetval="0" description="Module level clock gating is ON for RA" range="" rwaccess="R"/>
    <bitfield id="MODULE_CLOCK_GATED_SE" width="1" begin="5" end="5" resetval="0" description="Module level clock gating is ON for SE" range="" rwaccess="R"/>
    <bitfield id="MODULE_CLOCK_GATED_PA" width="1" begin="4" end="4" resetval="0" description="Module level clock gating is ON for PA" range="" rwaccess="R"/>
    <bitfield id="MODULE_CLOCK_GATED_SH" width="1" begin="3" end="3" resetval="0" description="Module level clock gating is ON for SH" range="" rwaccess="R"/>
    <bitfield id="MODULE_CLOCK_GATED_PE" width="1" begin="2" end="2" resetval="0" description="Module level clock gating is ON for PE" range="" rwaccess="R"/>
    <bitfield id="MODULE_CLOCK_GATED_DE" width="1" begin="1" end="1" resetval="0" description="Module level clock gating is ON for DE" range="" rwaccess="R"/>
    <bitfield id="MODULE_CLOCK_GATED_FE" width="1" begin="0" end="0" resetval="0" description="Module level clock gating is ON for FE" range="" rwaccess="R"/>
  </register>
  <register id="GCREGMMUSTATUS" acronym="GCREGMMUSTATUS" offset="0x188" width="32" description="Status register that holds which MMU generated an exception">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0 0000" description="NOT USED" range="" rwaccess="R"/>
    <bitfield id="EXCEPTION3" width="2" begin="13" end="12" resetval="0x0" description="MMU 3 caused an exception and theGCREGMMUEXCEPTION3 register holds the offending address. 0x1: SLAVE_NOT_PRESENT 0x2: PAGE_NOT_PRESENT 0x3: WRITE_VIOLATION" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="11" end="10" resetval="0x0" description="NOT USED" range="" rwaccess="R"/>
    <bitfield id="EXCEPTION2" width="2" begin="9" end="8" resetval="0x0" description="MMU 2 caused an exception and theGCREGMMUEXCEPTION2 register holds the offending address. 0x1: SLAVE_NOT_PRESENT 0x2: PAGE_NOT_PRESENT 0x3: WRITE_VIOLATION" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="NOT USED" range="" rwaccess="R"/>
    <bitfield id="EXCEPTION1" width="2" begin="5" end="4" resetval="0x0" description="MMU 1 caused an exception and theGCREGMMUEXCEPTION1 register holds the offending address. 0x1: SLAVE_NOT_PRESENT 0x2: PAGE_NOT_PRESENT 0x3: WRITE_VIOLATION" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="3" end="2" resetval="0x0" description="NOT USED" range="" rwaccess="R"/>
    <bitfield id="EXCEPTION0" width="2" begin="1" end="0" resetval="0x0" description="MMU 0 caused an exception and theGCREGMMUEXCEPTION0 holds the offending address: 0x1: SLAVE_NOT_PRESENT 0x2: PAGE_NOT_PRESENT 0x3: WRITE_VIOLATION" range="" rwaccess="R"/>
  </register>
  <register id="GCREGMMUCONTROL" acronym="GCREGMMUCONTROL" offset="0x18C" width="32" description="Control register that enables the MMU (one time shot).">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="NOT USED" range="" rwaccess="W"/>
    <bitfield id="ENABLE" width="1" begin="0" end="0" resetval="0" description="Enable the MMU. For security reasons, once the MMU is enabled it cannot be disabled until reset." range="" rwaccess="W"/>
  </register>
  <register id="GCREGMMUEXCEPTION0" acronym="GCREGMMUEXCEPTION0" offset="0x190" width="32" description="Holds the original address that generated an exception">
    <bitfield id="ADDRESS" width="32" begin="31" end="0" resetval="0x0000 0000" description="The original address that generated an exception" range="" rwaccess="RW"/>
  </register>
  <register id="GCREGMMUEXCEPTION1" acronym="GCREGMMUEXCEPTION1" offset="0x194" width="32" description="Holds the original address that generated an exception">
    <bitfield id="ADDRESS" width="32" begin="31" end="0" resetval="0x0000 0000" description="The original address that generated an exception" range="" rwaccess="RW"/>
  </register>
  <register id="GCREGMMUEXCEPTION2" acronym="GCREGMMUEXCEPTION2" offset="0x198" width="32" description="Holds the original address that generated an exception">
    <bitfield id="ADDRESS" width="32" begin="31" end="0" resetval="0x0000 0000" description="The original address that generated an exception" range="" rwaccess="RW"/>
  </register>
  <register id="GCREGMMUEXCEPTION3" acronym="GCREGMMUEXCEPTION3" offset="0x19C" width="32" description="Holds the original address that generated an exception">
    <bitfield id="ADDRESS" width="32" begin="31" end="0" resetval="0x0000 0000" description="The original address that generated an exception" range="" rwaccess="RW"/>
  </register>
  <register id="AQMEMORYDEBUG" acronym="AQMEMORYDEBUG" offset="0x414" width="32" description="">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DONT_STALL_WRITES_TO_SAME_ADDRESS" width="1" begin="30" end="30" resetval="0" description="" range="" rwaccess="RW"/>
    <bitfield id="ZCOMP_LIMIT" width="6" begin="29" end="24" resetval="0x3C" description="" range="" rwaccess="RW"/>
    <bitfield id="DISABLE_WRITE_DATA_SPEEDUP" width="1" begin="23" end="23" resetval="0" description="" range="" rwaccess="RW"/>
    <bitfield id="DISABLE_STALL_READS" width="1" begin="22" end="22" resetval="0" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="21" end="20" resetval="0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="LIMIT_CONTROL" width="1" begin="19" end="19" resetval="0" description="Limit control 0: REQUESTS 1: DATA" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="18" end="18" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="INTERLEAVE_BUFFER_LOW_LATENCY_MODE" width="1" begin="17" end="17" resetval="0" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="16" end="15" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DISABLE_MINI_MMU_CACHE" width="1" begin="14" end="14" resetval="0" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="13" end="8" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MAX_OUTSTANDING_READS" width="8" begin="7" end="0" resetval="0x00" description="Limits the total number of outstanding read requests." range="" rwaccess="RW"/>
  </register>
  <register id="AQREGISTERTIMINGCONTROL" acronym="AQREGISTERTIMINGCONTROL" offset="0x42C" width="32" description="">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0x000" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="LIGHT_SLEEP" width="1" begin="22" end="22" resetval="0" description="Light sleep" range="" rwaccess="RW"/>
    <bitfield id="DEEP_SLEEP" width="1" begin="21" end="21" resetval="0" description="Deep sleep" range="" rwaccess="RW"/>
    <bitfield id="POWER_DOWN" width="1" begin="20" end="20" resetval="0" description="Powerdown memory" range="" rwaccess="RW"/>
    <bitfield id="FAST_WTC" width="2" begin="19" end="18" resetval="0x0" description="WTC for fast RAMs" range="" rwaccess="RW"/>
    <bitfield id="FAST_RTC" width="2" begin="17" end="16" resetval="0x3" description="RTC for fast RAMs" range="" rwaccess="RW"/>
    <bitfield id="FOR_RF2P" width="8" begin="15" end="8" resetval="0x00" description="" range="" rwaccess="RW"/>
    <bitfield id="FOR_RF1P" width="8" begin="7" end="0" resetval="0x00" description="" range="" rwaccess="RW"/>
  </register>
  <register id="GCDISPLAYPRIORITY" acronym="GCDISPLAYPRIORITY" offset="0x434" width="32" description="Controls the priority of the display controller requests. This works like a PWM. One register gives the period, and the other gives the ON time. When PWM is ON, display requests are accepted if both display and the other request is valid. If it is OFF, the other request will be accepted. If only one request is valid, it takes the bus regardless of the PWM bit.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="HIGH" width="8" begin="15" end="8" resetval="0x01" description="'Duty cycle'" range="" rwaccess="RW"/>
    <bitfield id="PERIOD" width="8" begin="7" end="0" resetval="0x02" description="Period" range="" rwaccess="RW"/>
  </register>
  <register id="GCDBGCYCLECOUNTER" acronym="GCDBGCYCLECOUNTER" offset="0x438" width="32" description="Increments every cycle.">
    <bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0000 1C5E" description="Increments every cycle" range="" rwaccess="RW"/>
  </register>
  <register id="GCOUTSTANDINGREADS0" acronym="GCOUTSTANDINGREADS0" offset="0x43C" width="32" description="Number of outstanding reads per client in multiples of 8 bytes.">
    <bitfield id="MMU" width="8" begin="31" end="24" resetval="0x00" description="Number of outstanding MMU reads in multiples of 8 bytes" range="" rwaccess="R"/>
    <bitfield id="FE" width="8" begin="23" end="16" resetval="0x00" description="Number of outstanding FE reads in multiples of 8 bytes" range="" rwaccess="R"/>
    <bitfield id="PEZ" width="8" begin="15" end="8" resetval="0x00" description="Number of outstanding PEZ reads in multiples of 8 bytes" range="" rwaccess="R"/>
    <bitfield id="PEC" width="8" begin="7" end="0" resetval="0x00" description="Number of outstanding PEC reads in multiples of 8 bytes" range="" rwaccess="R"/>
  </register>
  <register id="GCOUTSTANDINGREADS1" acronym="GCOUTSTANDINGREADS1" offset="0x440" width="32" description="Number of outstanding reads per client in multiples of 8 bytes.">
    <bitfield id="TOTAL" width="8" begin="31" end="24" resetval="0x00" description="This field keeps the value of total read requests or total requested data (in 64 bits) depending on the value ofAQMEMORYDEBUG[19] LIMIT_CONTROL register field." range="" rwaccess="R"/>
    <bitfield id="FC" width="8" begin="23" end="16" resetval="0x00" description="Number of outstanding FC reads in multiples of 8 bytes" range="" rwaccess="R"/>
    <bitfield id="TX" width="8" begin="15" end="8" resetval="0x00" description="Number of outstanding TX reads in multiples of 8 bytes" range="" rwaccess="R"/>
    <bitfield id="RA" width="8" begin="7" end="0" resetval="0x00" description="Number of outstanding RA reads in multiples of 8 bytes" range="" rwaccess="R"/>
  </register>
  <register id="GCOUTSTANDINGWRITES" acronym="GCOUTSTANDINGWRITES" offset="0x444" width="32" description="Number of outstanding writes per client.">
    <bitfield id="TOTAL" width="8" begin="31" end="24" resetval="0x00" description="This field keeps the value of total write requests or total requested data (in 64 bits) depending on the value ofAQMEMORYDEBUG[19] LIMIT_CONTROL register field." range="" rwaccess="R"/>
    <bitfield id="FC" width="8" begin="23" end="16" resetval="0x00" description="Number of outstanding FC writes in multiples of 8 bytes" range="" rwaccess="R"/>
    <bitfield id="PEZ" width="8" begin="15" end="8" resetval="0x00" description="Number of outstanding PEZ writes in multiples of 8 bytes" range="" rwaccess="R"/>
    <bitfield id="PEC" width="8" begin="7" end="0" resetval="0x00" description="Number of outstanding PEC writes in multiples of 8 bytes" range="" rwaccess="R"/>
  </register>
  <register id="GCDEBUGSIGNALSRA" acronym="GCDEBUGSIGNALSRA" offset="0x448" width="32" description="32 bit debug signal from RA.">
    <bitfield id="SIGNAL" width="32" begin="31" end="0" resetval="0x0000 0000" description="Signals according toGCDEBUGCONTROL1[19:16] RA: 0x0: Valid pixel count. 0x1: Total quad count (after EEZ). 0x2: Valid quad count (after EZ and EEZ). 0x3: Total primitive count. 0x4: Various signals from input stage. See GC320 spec for details. 0x5: Various signals from input stage. See GC320 spec for details. 0x6: Various signals from render pipe. See GC320 spec for details. 0x7: Various signals from render cache. See GC320 spec for details. 0x8: Various signals from raster engine. See GC320 spec for details. 0x9: Cache miss count (in the pipeline). 0xA: Cache miss count (in the prefetcher). 0xB: EEZ culled quads. 0xF: Signature = 0x12344321." range="" rwaccess="R"/>
  </register>
  <register id="GCDEBUGSIGNALSTX" acronym="GCDEBUGSIGNALSTX" offset="0x44C" width="32" description="32 bit debug signal from TX.">
    <bitfield id="SIGNAL" width="32" begin="31" end="0" resetval="0x0000 0000" description="Signals according toGCDEBUGCONTROL1[27:24] TX : 0x0: Total bilinear texture requests. 0x1: Total trilinear texture requests. 0x2: Total discarded texture requests. 0x3: Total texture requests. 0x4: Various signals from input stage. See GC320 spec for details. 0x5: Memory read count. 0x6: Memory read count in 8B. 0x7: Cache miss count (in the pipeline). 0x8: Total hitting texels (in pre-fetcher). 0x9: Total missing texels (in pre-fetcher). 0xF: Signature = 0x12211221." range="" rwaccess="R"/>
  </register>
  <register id="GCDEBUGSIGNALSFE" acronym="GCDEBUGSIGNALSFE" offset="0x450" width="32" description="32 bit debug signal from FE.">
    <bitfield id="SIGNAL" width="32" begin="31" end="0" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
  </register>
  <register id="GCDEBUGSIGNALSPE" acronym="GCDEBUGSIGNALSPE" offset="0x454" width="32" description="32 bit debug signal from PE.">
    <bitfield id="SIGNAL" width="32" begin="31" end="0" resetval="0x0000 0000" description="Signals according toGCDEBUGCONTROL0[19:16] PE: 0x0: pixel count killed by color pipe 0x1: pixel count killed by depth pipe 0x2: pixel count drawn by color pipe 0x3: pixel count drawn by depth pipe 0x4: debug signals for 3d_io, 2d_filter, 2d_fsm 0x5: debug signals for cache2d_cntrl 0x6: debug signals for cache2d_tag_alloc 0x7: debug signals for cache3d_c_cntrl, cache3d_c_tag_alloc 0x8: debug signals for cache3d_z_cntrl, cache3d_z_tag_alloc 0x9: debug signals for pref_2d, pref_3d 0xA : debug signals for cmd_state 0xB: 2d pixel count drawn by 2d pipe 0xF: Signature = 0xBABEF00D." range="" rwaccess="R"/>
  </register>
  <register id="GCDEBUGSIGNALSDE" acronym="GCDEBUGSIGNALSDE" offset="0x458" width="32" description="32 bit debug signal from DE.">
    <bitfield id="SIGNAL" width="32" begin="31" end="0" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
  </register>
  <register id="GCDEBUGSIGNALSSH" acronym="GCDEBUGSIGNALSSH" offset="0x45C" width="32" description="32 bit debug signal from SH.">
    <bitfield id="SIGNAL" width="32" begin="31" end="0" resetval="0x0000 0000" description="Signals according toGCDEBUGCONTROL0[27:24] SH. Please refer to GC320 spec for bit position information for all the signals 0x0 : interface signals for debug 0x1 : Instruction Sequencing and vertex input state machine 0x2 : vertex input/output buffer full/empty. Context PC. Physical page valid 0x3 : vertex/pixel, output attribute counts. Some interface signals 0x4 : Shader cycle count, for determining the shader clock 0x5 : Current pixel XY value 0x6 : Last pixels XY value 0x7 : Total pixel instructions executed 0x8 : Total pixels shaded 0x9 : Total vertex instructions executed 0xA : Total vertices shaded 0xB : Total vertex branch instructions 0xC : Total vertex texture instructions 0xD : Total pixel branch instructions 0xE : Total pixel texture instructions 0xF : Reserved signature 0xDEADBEEF" range="" rwaccess="R"/>
  </register>
  <register id="GCDEBUGSIGNALSPA" acronym="GCDEBUGSIGNALSPA" offset="0x460" width="32" description="32 bit debug signal from PA.">
    <bitfield id="SIGNAL" width="32" begin="31" end="0" resetval="0x0000 0000" description="Signals according toGCDEBUGCONTROL1[3:0] PA: 0x0: Various signals from input stage. See GC320 spec for details. 0x1: Various signals from input stage. See GC320 spec for details. 0x2: Various signals from input stage. See GC320 spec for details. 0x3: total vertex count 0x4: input primitive count 0x5: output primitive count 0x6: depth clipped primitive count 0x7: trivial rejected primitive count 0x8: culled primitive count 0xF: Signature = 0x0000AAAA" range="" rwaccess="R"/>
  </register>
  <register id="GCDEBUGSIGNALSSE" acronym="GCDEBUGSIGNALSSE" offset="0x464" width="32" description="32 bit debug signal from SE.">
    <bitfield id="SIGNAL" width="32" begin="31" end="0" resetval="0x0000 0000" description="Signals according toGCDEBUGCONTROL1[11:8] SE: 0x0: culled triangles count. 0x1: culled lines count. 0x2: [31:18] goto signals, [17:8] main state machine state, [7:0] output state machine state. See GC320 spec for details. 0x3: [31:22] unused, [21] early_isTriangle, [20] isTriangle, [19] increment_pc_e0, [18:14] jump_to_signals. See GC320 spec for details. [13:12] max_x_p_e2, [11:10] mid_x_p_e2, [9:8] min_x_p_e2, [7:6] max_y_p_e2, [5:4] mid_y_p_e2. See GC320 spec for details. [3:2] min_y_p_e2, [1:0] min_z_p_e2. See GC320 spec for details. 0x4: area_e2. See GC320 spec for details. 0x5: x0_e2. See GC320 spec for details. 0x6: x1_e2. See GC320 spec for details. 0x7: x2_e2. See GC320 spec for details. 0x8: y0_e2. See GC320 spec for details. 0x9: y1_e2. See GC320 spec for details. 0xA: y2_e2. See GC320 spec for details. 0xB: init_y_e2. See GC320 spec for details. 0xC: init_y_e2. See GC320 spec for details. 0xD: y2_e2. See GC320 spec for details. 0xE: y2_e2. See GC320 spec for details. 0xF: Signature = 0x5E5E5E5E." range="" rwaccess="R"/>
  </register>
  <register id="GCDEBUGSIGNALSMC" acronym="GCDEBUGSIGNALSMC" offset="0x468" width="32" description="32 bit debug signal from MC.">
    <bitfield id="SIGNAL" width="32" begin="31" end="0" resetval="0x0000 0000" description="Signals according toGCDEBUGCONTROL2[3:0] MC: 0x0: Various signals from FC block. See GC320 spec for details. 0x1: Total read req in terms of 8B from pipeline. 0x2: Total read req in terms of 8B sent out from the subsystem. 0x3: Total write req in terms of 8B from pipeline. 0xF: Signature = 0x12345678." range="" rwaccess="R"/>
  </register>
  <register id="GCDEBUGSIGNALSHI" acronym="GCDEBUGSIGNALSHI" offset="0x46C" width="32" description="32 bit debug signal from HI.">
    <bitfield id="SIGNAL" width="32" begin="31" end="0" resetval="0x0000 0000" description="Signals according toGCDEBUGCONTROL2[11:8] HI: 0x0: Number of cycles AXI read request is stalled. 0x1: Number of cycles AXI write request is stalled. 0x2: Number of cycles AXI write data is stalled. 0xF: Signature = 0xAAAAAAAA" range="" rwaccess="R"/>
  </register>
  <register id="GCDEBUGCONTROL0" acronym="GCDEBUGCONTROL0" offset="0x470" width="32" description="">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SH" width="4" begin="27" end="24" resetval="0x0" description="Selects which set of 32 bit data to get from SH. Resets the counters if set to 0xF" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PE" width="4" begin="19" end="16" resetval="0x0" description="Selects which set of 32 bit data to get from PE. Resets the counters if set to 0xF" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DE" width="4" begin="11" end="8" resetval="0x0" description="Selects which set of 32 bit data to get from DE. Resets the counters if set to 0xF" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="FE" width="4" begin="3" end="0" resetval="0x0" description="Selects which set of 32 bit data to get from FE. Resets the counters if set to 0xF" range="" rwaccess="RW"/>
  </register>
  <register id="GCDEBUGCONTROL1" acronym="GCDEBUGCONTROL1" offset="0x474" width="32" description="">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="TX" width="4" begin="27" end="24" resetval="0x0" description="Selects which set of 32 bit data to get from TX. Resets the counters if set to 0xF" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="RA" width="4" begin="19" end="16" resetval="0x0" description="Selects which set of 32 bit data to get from RA. Resets the counters if set to 0xF" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SE" width="4" begin="11" end="8" resetval="0x0" description="Selects which set of 32 bit data to get from SE. Resets the counters if set to 0xF" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PA" width="4" begin="3" end="0" resetval="0x0" description="Selects which set of 32 bit data to get from PA. Resets the counters if set to 0xF" range="" rwaccess="RW"/>
  </register>
  <register id="GCDEBUGCONTROL2" acronym="GCDEBUGCONTROL2" offset="0x478" width="32" description="">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0x0 0000" description="" range="" rwaccess="R"/>
    <bitfield id="HI" width="4" begin="11" end="8" resetval="0x0" description="Selects which set of 32 bit data to get from HI. Resets the counters if set to 0xF" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MC" width="4" begin="3" end="0" resetval="0x0" description="Selects which set of 32 bit data to get from MC. Resets the counters if set to 0xF" range="" rwaccess="RW"/>
  </register>
  <register id="GCDEBUGCONTROL3" acronym="GCDEBUGCONTROL3" offset="0x47C" width="32" description="">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0x0 0000" description="" range="" rwaccess="R"/>
    <bitfield id="PROBE1" width="4" begin="11" end="8" resetval="0x0" description="Selects which module's output will be put in the MSB 32 bits of 64 bit debug signal. 0x0: FE 0x1: DE 0x2: PE 0x3: SH 0x4: PA 0x5: SE 0x6: RA 0x7: TX 0x8: MC" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PROBE0" width="4" begin="3" end="0" resetval="0x0" description="Selects which module's output will be put in the LSB 32 bits of 64 bit debug signal. 0x0: FE 0x1: DE 0x2: PE 0x3: SH 0x4: PA 0x5: SE 0x6: RA 0x7: TX 0x8: MC" range="" rwaccess="RW"/>
  </register>
  <register id="GCBUSCONTROL" acronym="GCBUSCONTROL" offset="0x480" width="32" description="Shows which features are enabled in the subsystem. 0 : NONE 1 : AVAILABLE">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x00 0000" description="" range="" rwaccess="R"/>
    <bitfield id="FCC" width="1" begin="8" end="8" resetval="0" description="Select the return bus for FCC" range="" rwaccess="RW"/>
    <bitfield id="TX" width="1" begin="7" end="7" resetval="1" description="Select the return bus for TX" range="" rwaccess="RW"/>
    <bitfield id="FC" width="1" begin="6" end="6" resetval="0" description="Select the return bus for FC-Depth" range="" rwaccess="RW"/>
    <bitfield id="MMU" width="1" begin="5" end="5" resetval="1" description="Select the return bus for MMU" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="FE" width="1" begin="3" end="3" resetval="1" description="Select the return bus for FE" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="PEZ" width="1" begin="1" end="1" resetval="0" description="Select the return bus for PEZ" range="" rwaccess="RW"/>
    <bitfield id="PEC" width="1" begin="0" end="0" resetval="0" description="Select the return bus for PEC" range="" rwaccess="RW"/>
  </register>
  <register id="GCREGENDIANNESS0" acronym="GCREGENDIANNESS0" offset="0x484" width="32" description="">
    <bitfield id="WORD_SWAP" width="32" begin="31" end="0" resetval="0x0000 0000" description="Flip the words of 32 bit data. 0x12345678 becomes 0x56781234" range="" rwaccess="RW"/>
  </register>
  <register id="GCREGENDIANNESS1" acronym="GCREGENDIANNESS1" offset="0x488" width="32" description="">
    <bitfield id="BYTE_SWAP" width="32" begin="31" end="0" resetval="0x0000 0000" description="Flip the bytes of 16 bit data. 0x12345678 becomes 0x34127856" range="" rwaccess="RW"/>
  </register>
  <register id="GCREGENDIANNESS2" acronym="GCREGENDIANNESS2" offset="0x48C" width="32" description="">
    <bitfield id="BIT_SWAP" width="32" begin="31" end="0" resetval="0x0000 0000" description="Flip the bits of 8 bit data. 0x12345678 becomes 0x84C2A6E1" range="" rwaccess="RW"/>
  </register>
  <register id="GCREGDRAWPRIMITIVESTARTTIMESTAMP" acronym="GCREGDRAWPRIMITIVESTARTTIMESTAMP" offset="0x490" width="32" description="">
    <bitfield id="START_TIME" width="32" begin="31" end="0" resetval="0x0000 0000" description="32-bit timestamp when PE received draw_primitive_start command" range="" rwaccess="R"/>
  </register>
  <register id="GCREGDRAWPRIMITIVEENDTIMESTAMP" acronym="GCREGDRAWPRIMITIVEENDTIMESTAMP" offset="0x494" width="32" description="">
    <bitfield id="END_TIME" width="32" begin="31" end="0" resetval="0x0000 0000" description="32-bit timestamp when PE received draw_primitive_end command" range="" rwaccess="R"/>
  </register>
  <register id="GCREGCONTROL0" acronym="GCREGCONTROL0" offset="0x558" width="32" description="Composition trigger.">
    <bitfield id="MISC1" width="6" begin="31" end="26" resetval="0x00" description="" range="" rwaccess="RW"/>
    <bitfield id="OUTSTANDING_READS_PER_CHANNEL" width="10" begin="25" end="16" resetval="0x080" description="" range="" rwaccess="RW"/>
    <bitfield id="MISC0" width="12" begin="15" end="4" resetval="0x000" description="" range="" rwaccess="RW"/>
    <bitfield id="ENABLE_UNALIGNED_WRITE_MERGE" width="1" begin="3" end="3" resetval="0" description="" range="" rwaccess="RW"/>
    <bitfield id="ENABLE_WRITE_MERGE" width="1" begin="2" end="2" resetval="1" description="" range="" rwaccess="RW"/>
    <bitfield id="ENABLE_UNALIGNED_MERGE" width="1" begin="1" end="1" resetval="0" description="" range="" rwaccess="RW"/>
    <bitfield id="ENABLE_READ_MERGE" width="1" begin="0" end="0" resetval="1" description="" range="" rwaccess="RW"/>
  </register>
  <register id="AQCMDBUFFERADDR" acronym="AQCMDBUFFERADDR" offset="0x654" width="32" description="Base address for the command buffer. The address must be 64-bit aligned and it is always physical. To use addresses above 0x8000_0000, program AQMemoryFE with the appropriate offset. Also, this register cannot be read. To check the value of the current fetch address use.">
    <bitfield id="TYPE" width="1" begin="31" end="31" resetval="0" description="0: SYSTEM 1: VIRTUAL_SYSTEM" range="" rwaccess="W"/>
    <bitfield id="ADDRESS" width="31" begin="30" end="0" resetval="0x0000 0000" description="ADDRESS" range="" rwaccess="W"/>
  </register>
  <register id="AQCMDBUFFERCTRL" acronym="AQCMDBUFFERCTRL" offset="0x658" width="32" description="Command buffer control">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0x000" description="" range="" rwaccess="W"/>
    <bitfield id="ENDIAN_CONTROL" width="2" begin="21" end="20" resetval="0x0" description="Endian control 0: NO_SWAP 1: SWAP_WORD 2: SWAP_DWORD" range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="3" begin="19" end="17" resetval="0x0" description="" range="" rwaccess="W"/>
    <bitfield id="ENABLE" width="1" begin="16" end="16" resetval="0" description="Command buffer 0: DISABLE 1: ENABLE" range="" rwaccess="W"/>
    <bitfield id="PREFETCH" width="16" begin="15" end="0" resetval="0x0000" description="Number of 64-bit words to fetch from the command buffer." range="" rwaccess="W"/>
  </register>
  <register id="AQFESTATUS" acronym="AQFESTATUS" offset="0x65C" width="32" description="FE status">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="COMMAND_DATA" width="1" begin="0" end="0" resetval="0" description="Status of the command parser. 0: Idle 1: Busy" range="" rwaccess="R"/>
  </register>
  <register id="AQFEDEBUGCURCMDADR" acronym="AQFEDEBUGCURCMDADR" offset="0x664" width="32" description="This is the command decoder address. The address is always physical so the MSB should always be 0.">
    <bitfield id="CUR_CMD_ADR" width="29" begin="31" end="3" resetval="0x0000 0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="2" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
</module>
