ModuleName LEA_MergeTo128
LanguageType Veirlog
GridInterval 8
MillimetersIn100RealScaledUnit 25
ZoomOutScale 28
NumberOfHorzPapaers 8
NumberOfVertPapaers 4
Parameters
End
Wires
Wire Name: b0
LV: 127
RV: 0
Width: 128
Edges
Edge X1: 272 ,Y1: 80 ,X2: 288 ,Y2: 80
Edge X1: 272 ,Y1: 80 ,X2: 272 ,Y2: 456
End
Branches
Branch Left: 272 ,Top: 88
BranchStrList
[7:0]
End
Branch Left: 272 ,Top: 112
BranchStrList
[15:8]
End
Branch Left: 272 ,Top: 136
BranchStrList
[23:16]
End
Branch Left: 272 ,Top: 160
BranchStrList
[31:24]
End
Branch Left: 272 ,Top: 184
BranchStrList
[39:32]
End
Branch Left: 272 ,Top: 208
BranchStrList
[47:40]
End
Branch Left: 272 ,Top: 232
BranchStrList
[55:48]
End
Branch Left: 272 ,Top: 256
BranchStrList
[63:56]
End
Branch Left: 272 ,Top: 280
BranchStrList
[71:64]
End
Branch Left: 272 ,Top: 304
BranchStrList
[79:72]
End
Branch Left: 272 ,Top: 328
BranchStrList
[87:80]
End
Branch Left: 272 ,Top: 352
BranchStrList
[95:88]
End
Branch Left: 272 ,Top: 376
BranchStrList
[103:96]
End
Branch Left: 272 ,Top: 400
BranchStrList
[111:104]
End
Branch Left: 272 ,Top: 424
BranchStrList
[119:112]
End
Branch Left: 272 ,Top: 448
BranchStrList
[127:120]
End
End
Wire Name: b1
LV: 7
RV: 0
Width: 8
Edges
Edge X1: 144 ,Y1: 88 ,X2: 272 ,Y2: 88
End
Branches
End
Wire Name: b2
LV: 7
RV: 0
Width: 8
Edges
Edge X1: 144 ,Y1: 112 ,X2: 272 ,Y2: 112
End
Branches
End
Wire Name: b3
LV: 7
RV: 0
Width: 8
Edges
Edge X1: 144 ,Y1: 136 ,X2: 272 ,Y2: 136
End
Branches
End
Wire Name: b4
LV: 7
RV: 0
Width: 8
Edges
Edge X1: 144 ,Y1: 160 ,X2: 272 ,Y2: 160
End
Branches
End
Wire Name: b5
LV: 7
RV: 0
Width: 8
Edges
Edge X1: 144 ,Y1: 184 ,X2: 272 ,Y2: 184
End
Branches
End
Wire Name: b6
LV: 7
RV: 0
Width: 8
Edges
Edge X1: 144 ,Y1: 208 ,X2: 272 ,Y2: 208
End
Branches
End
Wire Name: b7
LV: 7
RV: 0
Width: 8
Edges
Edge X1: 144 ,Y1: 232 ,X2: 272 ,Y2: 232
End
Branches
End
Wire Name: b8
LV: 7
RV: 0
Width: 8
Edges
Edge X1: 144 ,Y1: 256 ,X2: 272 ,Y2: 256
End
Branches
End
Wire Name: b9
LV: 7
RV: 0
Width: 8
Edges
Edge X1: 144 ,Y1: 280 ,X2: 272 ,Y2: 280
End
Branches
End
Wire Name: b10
LV: 7
RV: 0
Width: 8
Edges
Edge X1: 144 ,Y1: 304 ,X2: 272 ,Y2: 304
End
Branches
End
Wire Name: b11
LV: 7
RV: 0
Width: 8
Edges
Edge X1: 144 ,Y1: 328 ,X2: 272 ,Y2: 328
End
Branches
End
Wire Name: b12
LV: 7
RV: 0
Width: 8
Edges
Edge X1: 144 ,Y1: 352 ,X2: 272 ,Y2: 352
End
Branches
End
Wire Name: b13
LV: 7
RV: 0
Width: 8
Edges
Edge X1: 144 ,Y1: 376 ,X2: 272 ,Y2: 376
End
Branches
End
Wire Name: b14
LV: 7
RV: 0
Width: 8
Edges
Edge X1: 144 ,Y1: 400 ,X2: 272 ,Y2: 400
End
Branches
End
Wire Name: b15
LV: 7
RV: 0
Width: 8
Edges
Edge X1: 144 ,Y1: 424 ,X2: 272 ,Y2: 424
End
Branches
End
Wire Name: b16
LV: 7
RV: 0
Width: 8
Edges
Edge X1: 144 ,Y1: 448 ,X2: 272 ,Y2: 448
End
Branches
End
End
Ports
Port Left: 144 Top: 88 ,Orientation: 0
Portname: Din0 ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
7
,Width:
8
,RV:
0
Port Left: 144 Top: 112 ,Orientation: 0
Portname: Din1 ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
7
,Width:
8
,RV:
0
Port Left: 144 Top: 136 ,Orientation: 0
Portname: Din2 ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
7
,Width:
8
,RV:
0
Port Left: 144 Top: 160 ,Orientation: 0
Portname: Din3 ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
7
,Width:
8
,RV:
0
Port Left: 144 Top: 184 ,Orientation: 0
Portname: Din4 ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
7
,Width:
8
,RV:
0
Port Left: 144 Top: 208 ,Orientation: 0
Portname: Din5 ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
7
,Width:
8
,RV:
0
Port Left: 144 Top: 232 ,Orientation: 0
Portname: Din6 ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
7
,Width:
8
,RV:
0
Port Left: 144 Top: 256 ,Orientation: 0
Portname: Din7 ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
7
,Width:
8
,RV:
0
Port Left: 144 Top: 280 ,Orientation: 0
Portname: Din8 ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
7
,Width:
8
,RV:
0
Port Left: 144 Top: 304 ,Orientation: 0
Portname: Din9 ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
7
,Width:
8
,RV:
0
Port Left: 144 Top: 328 ,Orientation: 0
Portname: Din10 ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
7
,Width:
8
,RV:
0
Port Left: 144 Top: 352 ,Orientation: 0
Portname: Din11 ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
7
,Width:
8
,RV:
0
Port Left: 144 Top: 376 ,Orientation: 0
Portname: Din12 ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
7
,Width:
8
,RV:
0
Port Left: 144 Top: 400 ,Orientation: 0
Portname: Din13 ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
7
,Width:
8
,RV:
0
Port Left: 144 Top: 424 ,Orientation: 0
Portname: Din14 ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
7
,Width:
8
,RV:
0
Port Left: 144 Top: 448 ,Orientation: 0
Portname: Din15 ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
7
,Width:
8
,RV:
0
Port Left: 288 Top: 80 ,Orientation: 0
Portname: Dout ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
127
,Width:
128
,RV:
0
End
Symbols
End
Texts
End
Links
End
