# RTL Simulation Variables
sim.inputs:
  input_files:
    - "src/fir.v"
    - "src/EECS151.v"
    - "src/addertree.v"
    - "src/fir_tb.v"
  timescale: "1ns/10ps"
  top_module: "fir"
  tb_name: "fir_tb"
  tb_dut: "dut"
  defines: 
    - "CLOCK_PERIOD=1.00"
