{'q': {'CDeps': [[[], ['reset']]],
       'CLines': [[None, '16:C']],
       'Clocked': True,
       'DDeps': [[]],
       'DLines': ['17:D'],
       'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f9529896910>]}}
