<stg><name>krnl_lstm</name>


<trans_list>

<trans id="41" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="42" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="43" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="44" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="45" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="46" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="8" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:0 %y_h_read = read i32 @_ssdm_op_Read.ap_none.i32, i32 %y_h

]]></Node>
<StgValue><ssdm name="y_h_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:1 %x_read = read i32 @_ssdm_op_Read.ap_none.i32, i32 %x

]]></Node>
<StgValue><ssdm name="x_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="32" op_0_bw="32">
<![CDATA[
.split:2 %y_h_c1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="y_h_c1"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="32" op_0_bw="32">
<![CDATA[
.split:3 %x_c = alloca i32 1

]]></Node>
<StgValue><ssdm name="x_c"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="32" op_0_bw="32">
<![CDATA[
.split:4 %y_h_c = alloca i32 1

]]></Node>
<StgValue><ssdm name="y_h_c"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
.split:25 %call_ln435 = call void @krnl_lstm.entry3, i32 %x_read, i32 %y_h_read, i32 %x_c, i32 %y_h_c1

]]></Node>
<StgValue><ssdm name="call_ln435"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="14" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:26 %call_ln456 = call void @read_input143, i256 %gmem, i32 %x_c, i32 %y_h_c1, i32 %y_h_c, i32 %x_str

]]></Node>
<StgValue><ssdm name="call_ln456"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="15" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
.split:26 %call_ln456 = call void @read_input143, i256 %gmem, i32 %x_c, i32 %y_h_c1, i32 %y_h_c, i32 %x_str

]]></Node>
<StgValue><ssdm name="call_ln456"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="16" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32" op_55_bw="32" op_56_bw="32" op_57_bw="32" op_58_bw="32" op_59_bw="32" op_60_bw="32" op_61_bw="32" op_62_bw="32" op_63_bw="32" op_64_bw="32" op_65_bw="32" op_66_bw="32" op_67_bw="32" op_68_bw="32" op_69_bw="32" op_70_bw="32" op_71_bw="32" op_72_bw="32" op_73_bw="32" op_74_bw="32" op_75_bw="32" op_76_bw="32" op_77_bw="32" op_78_bw="32" op_79_bw="32" op_80_bw="32" op_81_bw="32" op_82_bw="32" op_83_bw="32" op_84_bw="32" op_85_bw="32" op_86_bw="32" op_87_bw="32" op_88_bw="32" op_89_bw="32" op_90_bw="32" op_91_bw="32" op_92_bw="32" op_93_bw="32" op_94_bw="32" op_95_bw="32" op_96_bw="32" op_97_bw="32" op_98_bw="32" op_99_bw="32" op_100_bw="32" op_101_bw="32" op_102_bw="32" op_103_bw="32" op_104_bw="32" op_105_bw="32" op_106_bw="32" op_107_bw="32" op_108_bw="32" op_109_bw="32" op_110_bw="32" op_111_bw="32" op_112_bw="32" op_113_bw="32" op_114_bw="32" op_115_bw="32" op_116_bw="32" op_117_bw="32" op_118_bw="32" op_119_bw="32" op_120_bw="32" op_121_bw="32" op_122_bw="32" op_123_bw="32" op_124_bw="32" op_125_bw="32" op_126_bw="32" op_127_bw="32" op_128_bw="32" op_129_bw="32" op_130_bw="32" op_131_bw="32" op_132_bw="32" op_133_bw="32" op_134_bw="32" op_135_bw="32" op_136_bw="32" op_137_bw="32" op_138_bw="32" op_139_bw="32" op_140_bw="32" op_141_bw="32" op_142_bw="32" op_143_bw="32" op_144_bw="32" op_145_bw="32" op_146_bw="32" op_147_bw="32" op_148_bw="32" op_149_bw="32" op_150_bw="32" op_151_bw="32" op_152_bw="32" op_153_bw="32" op_154_bw="32" op_155_bw="32" op_156_bw="32" op_157_bw="32" op_158_bw="32" op_159_bw="32" op_160_bw="32" op_161_bw="32" op_162_bw="32" op_163_bw="32" op_164_bw="32" op_165_bw="32" op_166_bw="32" op_167_bw="32" op_168_bw="32" op_169_bw="32" op_170_bw="32" op_171_bw="32" op_172_bw="32" op_173_bw="32" op_174_bw="32" op_175_bw="32" op_176_bw="32" op_177_bw="32" op_178_bw="32" op_179_bw="32" op_180_bw="32" op_181_bw="32" op_182_bw="32" op_183_bw="32" op_184_bw="32" op_185_bw="32" op_186_bw="32" op_187_bw="32" op_188_bw="32" op_189_bw="32" op_190_bw="32" op_191_bw="32" op_192_bw="32" op_193_bw="32" op_194_bw="32" op_195_bw="32" op_196_bw="32" op_197_bw="32" op_198_bw="32" op_199_bw="32" op_200_bw="32" op_201_bw="32" op_202_bw="32" op_203_bw="32" op_204_bw="32" op_205_bw="32" op_206_bw="32" op_207_bw="32" op_208_bw="32" op_209_bw="32" op_210_bw="32" op_211_bw="32" op_212_bw="32" op_213_bw="32" op_214_bw="32" op_215_bw="32" op_216_bw="32" op_217_bw="32" op_218_bw="32" op_219_bw="32" op_220_bw="32" op_221_bw="32" op_222_bw="32" op_223_bw="32" op_224_bw="32" op_225_bw="32" op_226_bw="32" op_227_bw="32" op_228_bw="32" op_229_bw="32" op_230_bw="32" op_231_bw="32" op_232_bw="32" op_233_bw="32" op_234_bw="32" op_235_bw="32" op_236_bw="32" op_237_bw="32" op_238_bw="32" op_239_bw="32" op_240_bw="32" op_241_bw="32" op_242_bw="32" op_243_bw="32" op_244_bw="32" op_245_bw="32" op_246_bw="32" op_247_bw="32" op_248_bw="32" op_249_bw="32" op_250_bw="32" op_251_bw="32" op_252_bw="32" op_253_bw="32" op_254_bw="32" op_255_bw="32" op_256_bw="32" op_257_bw="32" op_258_bw="32" op_259_bw="32" op_260_bw="32" op_261_bw="32" op_262_bw="32" op_263_bw="32" op_264_bw="32" op_265_bw="32" op_266_bw="32" op_267_bw="32" op_268_bw="32" op_269_bw="32" op_270_bw="32" op_271_bw="32" op_272_bw="32" op_273_bw="32" op_274_bw="32" op_275_bw="32" op_276_bw="32" op_277_bw="32" op_278_bw="32" op_279_bw="32" op_280_bw="32" op_281_bw="32" op_282_bw="32" op_283_bw="32" op_284_bw="32" op_285_bw="32" op_286_bw="32" op_287_bw="32" op_288_bw="32" op_289_bw="32" op_290_bw="32" op_291_bw="32" op_292_bw="32" op_293_bw="32" op_294_bw="32" op_295_bw="32" op_296_bw="32" op_297_bw="32" op_298_bw="32" op_299_bw="32" op_300_bw="32" op_301_bw="32" op_302_bw="32" op_303_bw="32" op_304_bw="32" op_305_bw="32" op_306_bw="32" op_307_bw="32" op_308_bw="32" op_309_bw="32" op_310_bw="32" op_311_bw="32" op_312_bw="32" op_313_bw="32" op_314_bw="32" op_315_bw="32" op_316_bw="32" op_317_bw="32" op_318_bw="32" op_319_bw="32" op_320_bw="32" op_321_bw="32" op_322_bw="32" op_323_bw="32" op_324_bw="32" op_325_bw="32" op_326_bw="32" op_327_bw="32" op_328_bw="32" op_329_bw="32" op_330_bw="32" op_331_bw="32" op_332_bw="32" op_333_bw="32" op_334_bw="32" op_335_bw="32" op_336_bw="0" op_337_bw="0">
<![CDATA[
.split:27 %call_ln457 = call void @krnl_lstm_str, i32 %W_0, i32 %W_1, i32 %W_2, i32 %W_3, i32 %W_4, i32 %W_5, i32 %W_6, i32 %W_7, i32 %W_8, i32 %W_9, i32 %W_10, i32 %W_11, i32 %W_12, i32 %W_13, i32 %W_14, i32 %W_15, i32 %W_16, i32 %W_17, i32 %W_18, i32 %W_19, i32 %W_20, i32 %W_21, i32 %W_22, i32 %W_23, i32 %W_24, i32 %W_25, i32 %W_26, i32 %W_27, i32 %W_28, i32 %W_29, i32 %W_30, i32 %W_31, i32 %W_32, i32 %W_33, i32 %W_34, i32 %W_35, i32 %W_36, i32 %W_37, i32 %W_38, i32 %W_39, i32 %W_40, i32 %W_41, i32 %W_42, i32 %W_43, i32 %W_44, i32 %W_45, i32 %W_46, i32 %W_47, i32 %W_48, i32 %W_49, i32 %W_50, i32 %W_51, i32 %W_52, i32 %W_53, i32 %W_54, i32 %W_55, i32 %W_56, i32 %W_57, i32 %W_58, i32 %W_59, i32 %W_60, i32 %W_61, i32 %W_62, i32 %W_63, i32 %y_h_str, i32 %x_str, i32 %W_xf, i32 %W_xi, i32 %W_xc, i32 %W_xo, i32 %B_f, i32 %B_i, i32 %B_c, i32 %B_o, i32 %W_hf_0, i32 %W_hf_1, i32 %W_hf_2, i32 %W_hf_3, i32 %W_hf_4, i32 %W_hf_5, i32 %W_hf_6, i32 %W_hf_7, i32 %W_hf_8, i32 %W_hf_9, i32 %W_hf_10, i32 %W_hf_11, i32 %W_hf_12, i32 %W_hf_13, i32 %W_hf_14, i32 %W_hf_15, i32 %W_hf_16, i32 %W_hf_17, i32 %W_hf_18, i32 %W_hf_19, i32 %W_hf_20, i32 %W_hf_21, i32 %W_hf_22, i32 %W_hf_23, i32 %W_hf_24, i32 %W_hf_25, i32 %W_hf_26, i32 %W_hf_27, i32 %W_hf_28, i32 %W_hf_29, i32 %W_hf_30, i32 %W_hf_31, i32 %W_hf_32, i32 %W_hf_33, i32 %W_hf_34, i32 %W_hf_35, i32 %W_hf_36, i32 %W_hf_37, i32 %W_hf_38, i32 %W_hf_39, i32 %W_hf_40, i32 %W_hf_41, i32 %W_hf_42, i32 %W_hf_43, i32 %W_hf_44, i32 %W_hf_45, i32 %W_hf_46, i32 %W_hf_47, i32 %W_hf_48, i32 %W_hf_49, i32 %W_hf_50, i32 %W_hf_51, i32 %W_hf_52, i32 %W_hf_53, i32 %W_hf_54, i32 %W_hf_55, i32 %W_hf_56, i32 %W_hf_57, i32 %W_hf_58, i32 %W_hf_59, i32 %W_hf_60, i32 %W_hf_61, i32 %W_hf_62, i32 %W_hf_63, i32 %sigmoid_lut98, i32 %W_hi_0, i32 %W_hi_1, i32 %W_hi_2, i32 %W_hi_3, i32 %W_hi_4, i32 %W_hi_5, i32 %W_hi_6, i32 %W_hi_7, i32 %W_hi_8, i32 %W_hi_9, i32 %W_hi_10, i32 %W_hi_11, i32 %W_hi_12, i32 %W_hi_13, i32 %W_hi_14, i32 %W_hi_15, i32 %W_hi_16, i32 %W_hi_17, i32 %W_hi_18, i32 %W_hi_19, i32 %W_hi_20, i32 %W_hi_21, i32 %W_hi_22, i32 %W_hi_23, i32 %W_hi_24, i32 %W_hi_25, i32 %W_hi_26, i32 %W_hi_27, i32 %W_hi_28, i32 %W_hi_29, i32 %W_hi_30, i32 %W_hi_31, i32 %W_hi_32, i32 %W_hi_33, i32 %W_hi_34, i32 %W_hi_35, i32 %W_hi_36, i32 %W_hi_37, i32 %W_hi_38, i32 %W_hi_39, i32 %W_hi_40, i32 %W_hi_41, i32 %W_hi_42, i32 %W_hi_43, i32 %W_hi_44, i32 %W_hi_45, i32 %W_hi_46, i32 %W_hi_47, i32 %W_hi_48, i32 %W_hi_49, i32 %W_hi_50, i32 %W_hi_51, i32 %W_hi_52, i32 %W_hi_53, i32 %W_hi_54, i32 %W_hi_55, i32 %W_hi_56, i32 %W_hi_57, i32 %W_hi_58, i32 %W_hi_59, i32 %W_hi_60, i32 %W_hi_61, i32 %W_hi_62, i32 %W_hi_63, i32 %sigmoid_lut, i32 %W_hc_0, i32 %W_hc_1, i32 %W_hc_2, i32 %W_hc_3, i32 %W_hc_4, i32 %W_hc_5, i32 %W_hc_6, i32 %W_hc_7, i32 %W_hc_8, i32 %W_hc_9, i32 %W_hc_10, i32 %W_hc_11, i32 %W_hc_12, i32 %W_hc_13, i32 %W_hc_14, i32 %W_hc_15, i32 %W_hc_16, i32 %W_hc_17, i32 %W_hc_18, i32 %W_hc_19, i32 %W_hc_20, i32 %W_hc_21, i32 %W_hc_22, i32 %W_hc_23, i32 %W_hc_24, i32 %W_hc_25, i32 %W_hc_26, i32 %W_hc_27, i32 %W_hc_28, i32 %W_hc_29, i32 %W_hc_30, i32 %W_hc_31, i32 %W_hc_32, i32 %W_hc_33, i32 %W_hc_34, i32 %W_hc_35, i32 %W_hc_36, i32 %W_hc_37, i32 %W_hc_38, i32 %W_hc_39, i32 %W_hc_40, i32 %W_hc_41, i32 %W_hc_42, i32 %W_hc_43, i32 %W_hc_44, i32 %W_hc_45, i32 %W_hc_46, i32 %W_hc_47, i32 %W_hc_48, i32 %W_hc_49, i32 %W_hc_50, i32 %W_hc_51, i32 %W_hc_52, i32 %W_hc_53, i32 %W_hc_54, i32 %W_hc_55, i32 %W_hc_56, i32 %W_hc_57, i32 %W_hc_58, i32 %W_hc_59, i32 %W_hc_60, i32 %W_hc_61, i32 %W_hc_62, i32 %W_hc_63, i32 %tanh_lut, i32 %W_ho_0, i32 %W_ho_1, i32 %W_ho_2, i32 %W_ho_3, i32 %W_ho_4, i32 %W_ho_5, i32 %W_ho_6, i32 %W_ho_7, i32 %W_ho_8, i32 %W_ho_9, i32 %W_ho_10, i32 %W_ho_11, i32 %W_ho_12, i32 %W_ho_13, i32 %W_ho_14, i32 %W_ho_15, i32 %W_ho_16, i32 %W_ho_17, i32 %W_ho_18, i32 %W_ho_19, i32 %W_ho_20, i32 %W_ho_21, i32 %W_ho_22, i32 %W_ho_23, i32 %W_ho_24, i32 %W_ho_25, i32 %W_ho_26, i32 %W_ho_27, i32 %W_ho_28, i32 %W_ho_29, i32 %W_ho_30, i32 %W_ho_31, i32 %W_ho_32, i32 %W_ho_33, i32 %W_ho_34, i32 %W_ho_35, i32 %W_ho_36, i32 %W_ho_37, i32 %W_ho_38, i32 %W_ho_39, i32 %W_ho_40, i32 %W_ho_41, i32 %W_ho_42, i32 %W_ho_43, i32 %W_ho_44, i32 %W_ho_45, i32 %W_ho_46, i32 %W_ho_47, i32 %W_ho_48, i32 %W_ho_49, i32 %W_ho_50, i32 %W_ho_51, i32 %W_ho_52, i32 %W_ho_53, i32 %W_ho_54, i32 %W_ho_55, i32 %W_ho_56, i32 %W_ho_57, i32 %W_ho_58, i32 %W_ho_59, i32 %W_ho_60, i32 %W_ho_61, i32 %W_ho_62, i32 %W_ho_63, i32 %sigmoid_lut99, i32 %tanh_lut100

]]></Node>
<StgValue><ssdm name="call_ln457"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="17" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32" op_55_bw="32" op_56_bw="32" op_57_bw="32" op_58_bw="32" op_59_bw="32" op_60_bw="32" op_61_bw="32" op_62_bw="32" op_63_bw="32" op_64_bw="32" op_65_bw="32" op_66_bw="32" op_67_bw="32" op_68_bw="32" op_69_bw="32" op_70_bw="32" op_71_bw="32" op_72_bw="32" op_73_bw="32" op_74_bw="32" op_75_bw="32" op_76_bw="32" op_77_bw="32" op_78_bw="32" op_79_bw="32" op_80_bw="32" op_81_bw="32" op_82_bw="32" op_83_bw="32" op_84_bw="32" op_85_bw="32" op_86_bw="32" op_87_bw="32" op_88_bw="32" op_89_bw="32" op_90_bw="32" op_91_bw="32" op_92_bw="32" op_93_bw="32" op_94_bw="32" op_95_bw="32" op_96_bw="32" op_97_bw="32" op_98_bw="32" op_99_bw="32" op_100_bw="32" op_101_bw="32" op_102_bw="32" op_103_bw="32" op_104_bw="32" op_105_bw="32" op_106_bw="32" op_107_bw="32" op_108_bw="32" op_109_bw="32" op_110_bw="32" op_111_bw="32" op_112_bw="32" op_113_bw="32" op_114_bw="32" op_115_bw="32" op_116_bw="32" op_117_bw="32" op_118_bw="32" op_119_bw="32" op_120_bw="32" op_121_bw="32" op_122_bw="32" op_123_bw="32" op_124_bw="32" op_125_bw="32" op_126_bw="32" op_127_bw="32" op_128_bw="32" op_129_bw="32" op_130_bw="32" op_131_bw="32" op_132_bw="32" op_133_bw="32" op_134_bw="32" op_135_bw="32" op_136_bw="32" op_137_bw="32" op_138_bw="32" op_139_bw="32" op_140_bw="32" op_141_bw="32" op_142_bw="32" op_143_bw="32" op_144_bw="32" op_145_bw="32" op_146_bw="32" op_147_bw="32" op_148_bw="32" op_149_bw="32" op_150_bw="32" op_151_bw="32" op_152_bw="32" op_153_bw="32" op_154_bw="32" op_155_bw="32" op_156_bw="32" op_157_bw="32" op_158_bw="32" op_159_bw="32" op_160_bw="32" op_161_bw="32" op_162_bw="32" op_163_bw="32" op_164_bw="32" op_165_bw="32" op_166_bw="32" op_167_bw="32" op_168_bw="32" op_169_bw="32" op_170_bw="32" op_171_bw="32" op_172_bw="32" op_173_bw="32" op_174_bw="32" op_175_bw="32" op_176_bw="32" op_177_bw="32" op_178_bw="32" op_179_bw="32" op_180_bw="32" op_181_bw="32" op_182_bw="32" op_183_bw="32" op_184_bw="32" op_185_bw="32" op_186_bw="32" op_187_bw="32" op_188_bw="32" op_189_bw="32" op_190_bw="32" op_191_bw="32" op_192_bw="32" op_193_bw="32" op_194_bw="32" op_195_bw="32" op_196_bw="32" op_197_bw="32" op_198_bw="32" op_199_bw="32" op_200_bw="32" op_201_bw="32" op_202_bw="32" op_203_bw="32" op_204_bw="32" op_205_bw="32" op_206_bw="32" op_207_bw="32" op_208_bw="32" op_209_bw="32" op_210_bw="32" op_211_bw="32" op_212_bw="32" op_213_bw="32" op_214_bw="32" op_215_bw="32" op_216_bw="32" op_217_bw="32" op_218_bw="32" op_219_bw="32" op_220_bw="32" op_221_bw="32" op_222_bw="32" op_223_bw="32" op_224_bw="32" op_225_bw="32" op_226_bw="32" op_227_bw="32" op_228_bw="32" op_229_bw="32" op_230_bw="32" op_231_bw="32" op_232_bw="32" op_233_bw="32" op_234_bw="32" op_235_bw="32" op_236_bw="32" op_237_bw="32" op_238_bw="32" op_239_bw="32" op_240_bw="32" op_241_bw="32" op_242_bw="32" op_243_bw="32" op_244_bw="32" op_245_bw="32" op_246_bw="32" op_247_bw="32" op_248_bw="32" op_249_bw="32" op_250_bw="32" op_251_bw="32" op_252_bw="32" op_253_bw="32" op_254_bw="32" op_255_bw="32" op_256_bw="32" op_257_bw="32" op_258_bw="32" op_259_bw="32" op_260_bw="32" op_261_bw="32" op_262_bw="32" op_263_bw="32" op_264_bw="32" op_265_bw="32" op_266_bw="32" op_267_bw="32" op_268_bw="32" op_269_bw="32" op_270_bw="32" op_271_bw="32" op_272_bw="32" op_273_bw="32" op_274_bw="32" op_275_bw="32" op_276_bw="32" op_277_bw="32" op_278_bw="32" op_279_bw="32" op_280_bw="32" op_281_bw="32" op_282_bw="32" op_283_bw="32" op_284_bw="32" op_285_bw="32" op_286_bw="32" op_287_bw="32" op_288_bw="32" op_289_bw="32" op_290_bw="32" op_291_bw="32" op_292_bw="32" op_293_bw="32" op_294_bw="32" op_295_bw="32" op_296_bw="32" op_297_bw="32" op_298_bw="32" op_299_bw="32" op_300_bw="32" op_301_bw="32" op_302_bw="32" op_303_bw="32" op_304_bw="32" op_305_bw="32" op_306_bw="32" op_307_bw="32" op_308_bw="32" op_309_bw="32" op_310_bw="32" op_311_bw="32" op_312_bw="32" op_313_bw="32" op_314_bw="32" op_315_bw="32" op_316_bw="32" op_317_bw="32" op_318_bw="32" op_319_bw="32" op_320_bw="32" op_321_bw="32" op_322_bw="32" op_323_bw="32" op_324_bw="32" op_325_bw="32" op_326_bw="32" op_327_bw="32" op_328_bw="32" op_329_bw="32" op_330_bw="32" op_331_bw="32" op_332_bw="32" op_333_bw="32" op_334_bw="32" op_335_bw="32" op_336_bw="0" op_337_bw="0">
<![CDATA[
.split:27 %call_ln457 = call void @krnl_lstm_str, i32 %W_0, i32 %W_1, i32 %W_2, i32 %W_3, i32 %W_4, i32 %W_5, i32 %W_6, i32 %W_7, i32 %W_8, i32 %W_9, i32 %W_10, i32 %W_11, i32 %W_12, i32 %W_13, i32 %W_14, i32 %W_15, i32 %W_16, i32 %W_17, i32 %W_18, i32 %W_19, i32 %W_20, i32 %W_21, i32 %W_22, i32 %W_23, i32 %W_24, i32 %W_25, i32 %W_26, i32 %W_27, i32 %W_28, i32 %W_29, i32 %W_30, i32 %W_31, i32 %W_32, i32 %W_33, i32 %W_34, i32 %W_35, i32 %W_36, i32 %W_37, i32 %W_38, i32 %W_39, i32 %W_40, i32 %W_41, i32 %W_42, i32 %W_43, i32 %W_44, i32 %W_45, i32 %W_46, i32 %W_47, i32 %W_48, i32 %W_49, i32 %W_50, i32 %W_51, i32 %W_52, i32 %W_53, i32 %W_54, i32 %W_55, i32 %W_56, i32 %W_57, i32 %W_58, i32 %W_59, i32 %W_60, i32 %W_61, i32 %W_62, i32 %W_63, i32 %y_h_str, i32 %x_str, i32 %W_xf, i32 %W_xi, i32 %W_xc, i32 %W_xo, i32 %B_f, i32 %B_i, i32 %B_c, i32 %B_o, i32 %W_hf_0, i32 %W_hf_1, i32 %W_hf_2, i32 %W_hf_3, i32 %W_hf_4, i32 %W_hf_5, i32 %W_hf_6, i32 %W_hf_7, i32 %W_hf_8, i32 %W_hf_9, i32 %W_hf_10, i32 %W_hf_11, i32 %W_hf_12, i32 %W_hf_13, i32 %W_hf_14, i32 %W_hf_15, i32 %W_hf_16, i32 %W_hf_17, i32 %W_hf_18, i32 %W_hf_19, i32 %W_hf_20, i32 %W_hf_21, i32 %W_hf_22, i32 %W_hf_23, i32 %W_hf_24, i32 %W_hf_25, i32 %W_hf_26, i32 %W_hf_27, i32 %W_hf_28, i32 %W_hf_29, i32 %W_hf_30, i32 %W_hf_31, i32 %W_hf_32, i32 %W_hf_33, i32 %W_hf_34, i32 %W_hf_35, i32 %W_hf_36, i32 %W_hf_37, i32 %W_hf_38, i32 %W_hf_39, i32 %W_hf_40, i32 %W_hf_41, i32 %W_hf_42, i32 %W_hf_43, i32 %W_hf_44, i32 %W_hf_45, i32 %W_hf_46, i32 %W_hf_47, i32 %W_hf_48, i32 %W_hf_49, i32 %W_hf_50, i32 %W_hf_51, i32 %W_hf_52, i32 %W_hf_53, i32 %W_hf_54, i32 %W_hf_55, i32 %W_hf_56, i32 %W_hf_57, i32 %W_hf_58, i32 %W_hf_59, i32 %W_hf_60, i32 %W_hf_61, i32 %W_hf_62, i32 %W_hf_63, i32 %sigmoid_lut98, i32 %W_hi_0, i32 %W_hi_1, i32 %W_hi_2, i32 %W_hi_3, i32 %W_hi_4, i32 %W_hi_5, i32 %W_hi_6, i32 %W_hi_7, i32 %W_hi_8, i32 %W_hi_9, i32 %W_hi_10, i32 %W_hi_11, i32 %W_hi_12, i32 %W_hi_13, i32 %W_hi_14, i32 %W_hi_15, i32 %W_hi_16, i32 %W_hi_17, i32 %W_hi_18, i32 %W_hi_19, i32 %W_hi_20, i32 %W_hi_21, i32 %W_hi_22, i32 %W_hi_23, i32 %W_hi_24, i32 %W_hi_25, i32 %W_hi_26, i32 %W_hi_27, i32 %W_hi_28, i32 %W_hi_29, i32 %W_hi_30, i32 %W_hi_31, i32 %W_hi_32, i32 %W_hi_33, i32 %W_hi_34, i32 %W_hi_35, i32 %W_hi_36, i32 %W_hi_37, i32 %W_hi_38, i32 %W_hi_39, i32 %W_hi_40, i32 %W_hi_41, i32 %W_hi_42, i32 %W_hi_43, i32 %W_hi_44, i32 %W_hi_45, i32 %W_hi_46, i32 %W_hi_47, i32 %W_hi_48, i32 %W_hi_49, i32 %W_hi_50, i32 %W_hi_51, i32 %W_hi_52, i32 %W_hi_53, i32 %W_hi_54, i32 %W_hi_55, i32 %W_hi_56, i32 %W_hi_57, i32 %W_hi_58, i32 %W_hi_59, i32 %W_hi_60, i32 %W_hi_61, i32 %W_hi_62, i32 %W_hi_63, i32 %sigmoid_lut, i32 %W_hc_0, i32 %W_hc_1, i32 %W_hc_2, i32 %W_hc_3, i32 %W_hc_4, i32 %W_hc_5, i32 %W_hc_6, i32 %W_hc_7, i32 %W_hc_8, i32 %W_hc_9, i32 %W_hc_10, i32 %W_hc_11, i32 %W_hc_12, i32 %W_hc_13, i32 %W_hc_14, i32 %W_hc_15, i32 %W_hc_16, i32 %W_hc_17, i32 %W_hc_18, i32 %W_hc_19, i32 %W_hc_20, i32 %W_hc_21, i32 %W_hc_22, i32 %W_hc_23, i32 %W_hc_24, i32 %W_hc_25, i32 %W_hc_26, i32 %W_hc_27, i32 %W_hc_28, i32 %W_hc_29, i32 %W_hc_30, i32 %W_hc_31, i32 %W_hc_32, i32 %W_hc_33, i32 %W_hc_34, i32 %W_hc_35, i32 %W_hc_36, i32 %W_hc_37, i32 %W_hc_38, i32 %W_hc_39, i32 %W_hc_40, i32 %W_hc_41, i32 %W_hc_42, i32 %W_hc_43, i32 %W_hc_44, i32 %W_hc_45, i32 %W_hc_46, i32 %W_hc_47, i32 %W_hc_48, i32 %W_hc_49, i32 %W_hc_50, i32 %W_hc_51, i32 %W_hc_52, i32 %W_hc_53, i32 %W_hc_54, i32 %W_hc_55, i32 %W_hc_56, i32 %W_hc_57, i32 %W_hc_58, i32 %W_hc_59, i32 %W_hc_60, i32 %W_hc_61, i32 %W_hc_62, i32 %W_hc_63, i32 %tanh_lut, i32 %W_ho_0, i32 %W_ho_1, i32 %W_ho_2, i32 %W_ho_3, i32 %W_ho_4, i32 %W_ho_5, i32 %W_ho_6, i32 %W_ho_7, i32 %W_ho_8, i32 %W_ho_9, i32 %W_ho_10, i32 %W_ho_11, i32 %W_ho_12, i32 %W_ho_13, i32 %W_ho_14, i32 %W_ho_15, i32 %W_ho_16, i32 %W_ho_17, i32 %W_ho_18, i32 %W_ho_19, i32 %W_ho_20, i32 %W_ho_21, i32 %W_ho_22, i32 %W_ho_23, i32 %W_ho_24, i32 %W_ho_25, i32 %W_ho_26, i32 %W_ho_27, i32 %W_ho_28, i32 %W_ho_29, i32 %W_ho_30, i32 %W_ho_31, i32 %W_ho_32, i32 %W_ho_33, i32 %W_ho_34, i32 %W_ho_35, i32 %W_ho_36, i32 %W_ho_37, i32 %W_ho_38, i32 %W_ho_39, i32 %W_ho_40, i32 %W_ho_41, i32 %W_ho_42, i32 %W_ho_43, i32 %W_ho_44, i32 %W_ho_45, i32 %W_ho_46, i32 %W_ho_47, i32 %W_ho_48, i32 %W_ho_49, i32 %W_ho_50, i32 %W_ho_51, i32 %W_ho_52, i32 %W_ho_53, i32 %W_ho_54, i32 %W_ho_55, i32 %W_ho_56, i32 %W_ho_57, i32 %W_ho_58, i32 %W_ho_59, i32 %W_ho_60, i32 %W_ho_61, i32 %W_ho_62, i32 %W_ho_63, i32 %sigmoid_lut99, i32 %tanh_lut100

]]></Node>
<StgValue><ssdm name="call_ln457"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="18" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
.split:28 %call_ln458 = call void @write_output, i256 %gmem, i32 %y_h_c, i32 %y_h_str

]]></Node>
<StgValue><ssdm name="call_ln458"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="19" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.split:5 %specdataflowpipeline_ln0 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_11

]]></Node>
<StgValue><ssdm name="specdataflowpipeline_ln0"/></StgValue>
</operation>

<operation id="20" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:6 %empty = specchannel i32 @_ssdm_op_SpecChannel, void @x_str_str, i32 1, void @p_str, void @p_str, i32 512, i32 512, i32 %x_str, i32 %x_str

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="21" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:7 %empty_197 = specchannel i32 @_ssdm_op_SpecChannel, void @y_h_str_str, i32 1, void @p_str, void @p_str, i32 512, i32 512, i32 %y_h_str, i32 %y_h_str

]]></Node>
<StgValue><ssdm name="empty_197"/></StgValue>
</operation>

<operation id="22" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:8 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_9

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="23" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_0, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="24" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %gmem, void @empty_13, i32 0, i32 0, void @empty_11, i32 64, i32 0, void @empty_2, void @empty_10, void @empty_11, i32 16, i32 16, i32 16, i32 16, void @empty_11, void @empty_11

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="25" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="0" op_0_bw="0" op_1_bw="256">
<![CDATA[
.split:11 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %gmem

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="26" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty_14, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_1, void @empty_8, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="27" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty_12, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="28" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y_h, void @empty_14, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_1, void @empty_6, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="29" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:15 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y_h, void @empty_12, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="30" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_14, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_1, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="31" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:17 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x_str, void @empty_7, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="32" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:18 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y_h_str, void @empty_7, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="33" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:19 %empty_198 = specchannel i32 @_ssdm_op_SpecChannel, void @y_h_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i32 %y_h_c, i32 %y_h_c

]]></Node>
<StgValue><ssdm name="empty_198"/></StgValue>
</operation>

<operation id="34" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:20 %specinterface_ln435 = specinterface void @_ssdm_op_SpecInterface, i32 %y_h_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln435"/></StgValue>
</operation>

<operation id="35" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:21 %empty_199 = specchannel i32 @_ssdm_op_SpecChannel, void @x_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %x_c, i32 %x_c

]]></Node>
<StgValue><ssdm name="empty_199"/></StgValue>
</operation>

<operation id="36" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:22 %specinterface_ln435 = specinterface void @_ssdm_op_SpecInterface, i32 %x_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln435"/></StgValue>
</operation>

<operation id="37" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.split:23 %empty_200 = specchannel i32 @_ssdm_op_SpecChannel, void @y_h_c1_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %y_h_c1, i32 %y_h_c1

]]></Node>
<StgValue><ssdm name="empty_200"/></StgValue>
</operation>

<operation id="38" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.split:24 %specinterface_ln435 = specinterface void @_ssdm_op_SpecInterface, i32 %y_h_c1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str

]]></Node>
<StgValue><ssdm name="specinterface_ln435"/></StgValue>
</operation>

<operation id="39" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
.split:28 %call_ln458 = call void @write_output, i256 %gmem, i32 %y_h_c, i32 %y_h_str

]]></Node>
<StgValue><ssdm name="call_ln458"/></StgValue>
</operation>

<operation id="40" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="0">
<![CDATA[
.split:29 %ret_ln484 = ret

]]></Node>
<StgValue><ssdm name="ret_ln484"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
