Analysis & Synthesis report for NIOS_C
Tue Mar 09 16:29:19 2021
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |DE10_LITE_Golden_Top|core:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|avmm_read_valid_state
 12. State Machine - |DE10_LITE_Golden_Top|core:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|read_state
 13. State Machine - |DE10_LITE_Golden_Top|core:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|erase_state
 14. State Machine - |DE10_LITE_Golden_Top|core:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_state
 15. State Machine - |DE10_LITE_Golden_Top|core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state
 16. State Machine - |DE10_LITE_Golden_Top|core:u0|core_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state
 17. State Machine - |DE10_LITE_Golden_Top|core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state
 18. State Machine - |DE10_LITE_Golden_Top|core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state
 19. State Machine - |DE10_LITE_Golden_Top|core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci|core_nios_cpu_debug_slave_wrapper:the_core_nios_cpu_debug_slave_wrapper|core_nios_cpu_debug_slave_tck:the_core_nios_cpu_debug_slave_tck|DRsize
 20. Registers Protected by Synthesis
 21. Registers Removed During Synthesis
 22. Removed Registers Triggering Further Register Optimizations
 23. General Register Statistics
 24. Inverted Register Statistics
 25. Registers Packed Into Inferred Megafunctions
 26. Multiplexer Restructuring Statistics (Restructuring Performed)
 27. Source assignments for core:u0|core_altpll_0:altpll_0
 28. Source assignments for core:u0|core_altpll_0:altpll_0|core_altpll_0_stdsync_sv6:stdsync2|core_altpll_0_dffpipe_l2c:dffpipe3
 29. Source assignments for core:u0|core_jtag_uart_0:jtag_uart_0|core_jtag_uart_0_scfifo_w:the_core_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram
 30. Source assignments for core:u0|core_jtag_uart_0:jtag_uart_0|core_jtag_uart_0_scfifo_r:the_core_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram
 31. Source assignments for core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer
 32. Source assignments for core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming
 33. Source assignments for core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer
 34. Source assignments for core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer
 35. Source assignments for core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer
 36. Source assignments for core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer
 37. Source assignments for core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer
 38. Source assignments for core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer
 39. Source assignments for core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser
 40. Source assignments for core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer
 41. Source assignments for core:u0|core_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 42. Source assignments for core:u0|core_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 43. Source assignments for core:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0
 44. Source assignments for core:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u
 45. Source assignments for core:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u
 46. Source assignments for core:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u
 47. Source assignments for core:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u
 48. Source assignments for core:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u
 49. Source assignments for core:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u
 50. Source assignments for core:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u
 51. Source assignments for core:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u
 52. Source assignments for core:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u
 53. Source assignments for core:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u
 54. Source assignments for core:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u
 55. Source assignments for core:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u
 56. Source assignments for core:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u
 57. Source assignments for core:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u
 58. Source assignments for core:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u
 59. Source assignments for core:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u
 60. Source assignments for core:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u
 61. Source assignments for core:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u
 62. Source assignments for core:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u
 63. Source assignments for core:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u
 64. Source assignments for core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer
 65. Source assignments for core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer
 66. Source assignments for core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram
 67. Source assignments for core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_v5s1:auto_generated
 68. Source assignments for core:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_std_synchronizer:stdsync_busy
 69. Source assignments for core:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_std_synchronizer:stdsync_busy_clear
 70. Source assignments for core:u0|core_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_v5g1:auto_generated
 71. Source assignments for core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_cmd_demux:cmd_demux
 72. Source assignments for core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 73. Source assignments for core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_rsp_demux:rsp_demux
 74. Source assignments for core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_rsp_demux:rsp_demux_001
 75. Source assignments for core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_rsp_demux_002:rsp_demux_002
 76. Source assignments for core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_rsp_demux_003:rsp_demux_003
 77. Source assignments for core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_rsp_demux_003:rsp_demux_004
 78. Source assignments for core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_rsp_demux_003:rsp_demux_005
 79. Source assignments for core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_rsp_demux_006:rsp_demux_006
 80. Source assignments for core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_rsp_demux_006:rsp_demux_007
 81. Source assignments for core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_rsp_demux_006:rsp_demux_008
 82. Source assignments for core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_rsp_demux:rsp_demux_009
 83. Source assignments for core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_rsp_demux:rsp_demux_010
 84. Source assignments for core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 85. Source assignments for core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 86. Source assignments for core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 87. Source assignments for core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 88. Source assignments for core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 89. Source assignments for core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 90. Source assignments for core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 91. Source assignments for core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 92. Source assignments for core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 93. Source assignments for core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 94. Source assignments for core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 95. Source assignments for core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 96. Source assignments for core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 97. Source assignments for core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 98. Source assignments for core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 99. Source assignments for core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
100. Source assignments for core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
101. Source assignments for core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
102. Source assignments for core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
103. Source assignments for core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
104. Source assignments for core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
105. Source assignments for core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
106. Source assignments for core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
107. Source assignments for core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
108. Source assignments for core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
109. Source assignments for core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
110. Source assignments for core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
111. Source assignments for core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
112. Source assignments for core:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u
113. Source assignments for core:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u
114. Source assignments for core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
115. Source assignments for core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
116. Source assignments for core:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
117. Source assignments for core:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
118. Source assignments for core:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1
119. Source assignments for core:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_req_sync_uq1
120. Source assignments for core:u0|altera_reset_controller:rst_controller_004
121. Source assignments for core:u0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1
122. Source assignments for core:u0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_req_sync_uq1
123. Source assignments for core:u0|core_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_m4g1:auto_generated
124. Parameter Settings for User Entity Instance: core:u0|core_jtag_uart_0:jtag_uart_0|core_jtag_uart_0_scfifo_w:the_core_jtag_uart_0_scfifo_w|scfifo:wfifo
125. Parameter Settings for User Entity Instance: core:u0|core_jtag_uart_0:jtag_uart_0|core_jtag_uart_0_scfifo_r:the_core_jtag_uart_0_scfifo_r|scfifo:rfifo
126. Parameter Settings for User Entity Instance: core:u0|core_master_0:master_0
127. Parameter Settings for User Entity Instance: core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master
128. Parameter Settings for User Entity Instance: core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node
129. Parameter Settings for User Entity Instance: core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component
130. Parameter Settings for User Entity Instance: core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming
131. Parameter Settings for User Entity Instance: core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer
132. Parameter Settings for User Entity Instance: core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming
133. Parameter Settings for User Entity Instance: core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer
134. Parameter Settings for User Entity Instance: core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer
135. Parameter Settings for User Entity Instance: core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer
136. Parameter Settings for User Entity Instance: core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer
137. Parameter Settings for User Entity Instance: core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser
138. Parameter Settings for User Entity Instance: core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer
139. Parameter Settings for User Entity Instance: core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer
140. Parameter Settings for User Entity Instance: core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage
141. Parameter Settings for User Entity Instance: core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser
142. Parameter Settings for User Entity Instance: core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser
143. Parameter Settings for User Entity Instance: core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer
144. Parameter Settings for User Entity Instance: core:u0|core_master_0:master_0|altera_avalon_sc_fifo:fifo
145. Parameter Settings for User Entity Instance: core:u0|core_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p
146. Parameter Settings for User Entity Instance: core:u0|core_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b
147. Parameter Settings for User Entity Instance: core:u0|core_master_0:master_0|altera_avalon_packets_to_master:transacto
148. Parameter Settings for User Entity Instance: core:u0|core_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m
149. Parameter Settings for User Entity Instance: core:u0|core_master_0:master_0|altera_reset_controller:rst_controller
150. Parameter Settings for User Entity Instance: core:u0|core_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
151. Parameter Settings for User Entity Instance: core:u0|core_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
152. Parameter Settings for User Entity Instance: core:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0
153. Parameter Settings for User Entity Instance: core:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo
154. Parameter Settings for User Entity Instance: core:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser
155. Parameter Settings for User Entity Instance: core:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u
156. Parameter Settings for User Entity Instance: core:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u
157. Parameter Settings for User Entity Instance: core:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u
158. Parameter Settings for User Entity Instance: core:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u
159. Parameter Settings for User Entity Instance: core:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser
160. Parameter Settings for User Entity Instance: core:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u
161. Parameter Settings for User Entity Instance: core:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u
162. Parameter Settings for User Entity Instance: core:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u
163. Parameter Settings for User Entity Instance: core:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u
164. Parameter Settings for User Entity Instance: core:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo
165. Parameter Settings for User Entity Instance: core:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser
166. Parameter Settings for User Entity Instance: core:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u
167. Parameter Settings for User Entity Instance: core:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u
168. Parameter Settings for User Entity Instance: core:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u
169. Parameter Settings for User Entity Instance: core:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u
170. Parameter Settings for User Entity Instance: core:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u
171. Parameter Settings for User Entity Instance: core:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u
172. Parameter Settings for User Entity Instance: core:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser
173. Parameter Settings for User Entity Instance: core:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u
174. Parameter Settings for User Entity Instance: core:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u
175. Parameter Settings for User Entity Instance: core:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u
176. Parameter Settings for User Entity Instance: core:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u
177. Parameter Settings for User Entity Instance: core:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u
178. Parameter Settings for User Entity Instance: core:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u
179. Parameter Settings for User Entity Instance: core:u0|core_modular_adc_0:modular_adc_0
180. Parameter Settings for User Entity Instance: core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal
181. Parameter Settings for User Entity Instance: core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm
182. Parameter Settings for User Entity Instance: core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer
183. Parameter Settings for User Entity Instance: core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer
184. Parameter Settings for User Entity Instance: core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component
185. Parameter Settings for User Entity Instance: core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst
186. Parameter Settings for User Entity Instance: core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|chsel_code_converter_sw_to_hw:decoder
187. Parameter Settings for User Entity Instance: core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance
188. Parameter Settings for User Entity Instance: core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_sequencer:sequencer_internal
189. Parameter Settings for User Entity Instance: core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_ctrl:u_seq_ctrl
190. Parameter Settings for User Entity Instance: core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal
191. Parameter Settings for User Entity Instance: core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram
192. Parameter Settings for User Entity Instance: core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component
193. Parameter Settings for User Entity Instance: core:u0|altera_onchip_flash:onchip_flash_0
194. Parameter Settings for User Entity Instance: core:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller
195. Parameter Settings for User Entity Instance: core:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller
196. Parameter Settings for User Entity Instance: core:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_std_synchronizer:stdsync_busy
197. Parameter Settings for User Entity Instance: core:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_std_synchronizer:stdsync_busy_clear
198. Parameter Settings for User Entity Instance: core:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|lpm_shiftreg:ufm_data_shiftreg
199. Parameter Settings for User Entity Instance: core:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_onchip_flash_address_range_check:address_range_checker
200. Parameter Settings for User Entity Instance: core:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_onchip_flash_convert_address:address_convertor
201. Parameter Settings for User Entity Instance: core:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_onchip_flash_a_address_write_protection_check:access_address_write_protection_checker
202. Parameter Settings for User Entity Instance: core:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_onchip_flash_convert_sector:sector_convertor
203. Parameter Settings for User Entity Instance: core:u0|core_onchip_memory2_0:onchip_memory2_0
204. Parameter Settings for User Entity Instance: core:u0|core_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram
205. Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_data_master_translator
206. Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_instruction_master_translator
207. Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator
208. Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator
209. Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_flash_0_csr_translator
210. Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_flash_0_data_translator
211. Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_debug_mem_slave_translator
212. Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator
213. Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:slide_pio_s1_translator
214. Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator
215. Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator
216. Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:modular_adc_0_sample_store_csr_translator
217. Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:modular_adc_0_sequencer_csr_translator
218. Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios_data_master_agent
219. Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios_instruction_master_agent
220. Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent
221. Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
222. Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo
223. Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo
224. Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent
225. Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor
226. Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo
227. Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo
228. Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_flash_0_csr_agent
229. Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_flash_0_csr_agent|altera_merlin_burst_uncompressor:uncompressor
230. Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo
231. Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_flash_0_data_agent
232. Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_flash_0_data_agent|altera_merlin_burst_uncompressor:uncompressor
233. Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo
234. Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_debug_mem_slave_agent
235. Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
236. Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo
237. Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent
238. Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
239. Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo
240. Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:slide_pio_s1_agent
241. Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:slide_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor
242. Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_pio_s1_agent_rsp_fifo
243. Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_pio_s1_agent_rdata_fifo
244. Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent
245. Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
246. Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo
247. Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo
248. Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent
249. Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
250. Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo
251. Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo
252. Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:modular_adc_0_sample_store_csr_agent
253. Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:modular_adc_0_sample_store_csr_agent|altera_merlin_burst_uncompressor:uncompressor
254. Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rsp_fifo
255. Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rdata_fifo
256. Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:modular_adc_0_sequencer_csr_agent
257. Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:modular_adc_0_sequencer_csr_agent|altera_merlin_burst_uncompressor:uncompressor
258. Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rsp_fifo
259. Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rdata_fifo
260. Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_router:router|core_mm_interconnect_0_router_default_decode:the_default_decode
261. Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_router_001:router_001|core_mm_interconnect_0_router_001_default_decode:the_default_decode
262. Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_router_002:router_002|core_mm_interconnect_0_router_002_default_decode:the_default_decode
263. Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_router_002:router_003|core_mm_interconnect_0_router_002_default_decode:the_default_decode
264. Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_router_002:router_004|core_mm_interconnect_0_router_002_default_decode:the_default_decode
265. Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_router_005:router_005|core_mm_interconnect_0_router_005_default_decode:the_default_decode
266. Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_router_005:router_006|core_mm_interconnect_0_router_005_default_decode:the_default_decode
267. Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_router_005:router_007|core_mm_interconnect_0_router_005_default_decode:the_default_decode
268. Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_router_002:router_008|core_mm_interconnect_0_router_002_default_decode:the_default_decode
269. Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_router_002:router_009|core_mm_interconnect_0_router_002_default_decode:the_default_decode
270. Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_router_002:router_010|core_mm_interconnect_0_router_002_default_decode:the_default_decode
271. Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_router_002:router_011|core_mm_interconnect_0_router_002_default_decode:the_default_decode
272. Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_router_002:router_012|core_mm_interconnect_0_router_002_default_decode:the_default_decode
273. Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios_data_master_limiter
274. Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios_instruction_master_limiter
275. Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb
276. Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
277. Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb
278. Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
279. Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_cmd_mux_003:cmd_mux_005|altera_merlin_arbitrator:arb
280. Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_cmd_mux_003:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
281. Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
282. Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
283. Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
284. Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
285. Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser
286. Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer
287. Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
288. Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
289. Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001
290. Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer
291. Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
292. Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
293. Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002
294. Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer
295. Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
296. Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
297. Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003
298. Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer
299. Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
300. Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
301. Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004
302. Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer
303. Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
304. Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
305. Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005
306. Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer
307. Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
308. Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
309. Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006
310. Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer
311. Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
312. Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
313. Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007
314. Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer
315. Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
316. Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
317. Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008
318. Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer
319. Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
320. Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
321. Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009
322. Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer
323. Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
324. Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
325. Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010
326. Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer
327. Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
328. Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
329. Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011
330. Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer
331. Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
332. Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
333. Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012
334. Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer
335. Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
336. Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
337. Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013
338. Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer
339. Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
340. Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
341. Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
342. Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
343. Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
344. Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
345. Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004
346. Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005
347. Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006
348. Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007
349. Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008
350. Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009
351. Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010
352. Parameter Settings for User Entity Instance: core:u0|altera_irq_clock_crosser:irq_synchronizer
353. Parameter Settings for User Entity Instance: core:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync
354. Parameter Settings for User Entity Instance: core:u0|altera_irq_clock_crosser:irq_synchronizer_001
355. Parameter Settings for User Entity Instance: core:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync
356. Parameter Settings for User Entity Instance: core:u0|altera_reset_controller:rst_controller
357. Parameter Settings for User Entity Instance: core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
358. Parameter Settings for User Entity Instance: core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
359. Parameter Settings for User Entity Instance: core:u0|altera_reset_controller:rst_controller_001
360. Parameter Settings for User Entity Instance: core:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
361. Parameter Settings for User Entity Instance: core:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
362. Parameter Settings for User Entity Instance: core:u0|altera_reset_controller:rst_controller_002
363. Parameter Settings for User Entity Instance: core:u0|altera_reset_controller:rst_controller_003
364. Parameter Settings for User Entity Instance: core:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1
365. Parameter Settings for User Entity Instance: core:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_req_sync_uq1
366. Parameter Settings for User Entity Instance: core:u0|altera_reset_controller:rst_controller_004
367. Parameter Settings for User Entity Instance: core:u0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1
368. Parameter Settings for User Entity Instance: core:u0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_req_sync_uq1
369. Parameter Settings for Inferred Entity Instance: core:u0|core_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0
370. scfifo Parameter Settings by Entity Instance
371. altsyncram Parameter Settings by Entity Instance
372. lpm_shiftreg Parameter Settings by Entity Instance
373. Port Connectivity Checks: "core:u0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_req_sync_uq1"
374. Port Connectivity Checks: "core:u0|altera_reset_controller:rst_controller_004"
375. Port Connectivity Checks: "core:u0|altera_reset_controller:rst_controller_003"
376. Port Connectivity Checks: "core:u0|altera_reset_controller:rst_controller_002"
377. Port Connectivity Checks: "core:u0|altera_reset_controller:rst_controller_001"
378. Port Connectivity Checks: "core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
379. Port Connectivity Checks: "core:u0|altera_reset_controller:rst_controller"
380. Port Connectivity Checks: "core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013"
381. Port Connectivity Checks: "core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012"
382. Port Connectivity Checks: "core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011"
383. Port Connectivity Checks: "core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010"
384. Port Connectivity Checks: "core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009"
385. Port Connectivity Checks: "core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008"
386. Port Connectivity Checks: "core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007"
387. Port Connectivity Checks: "core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006"
388. Port Connectivity Checks: "core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005"
389. Port Connectivity Checks: "core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004"
390. Port Connectivity Checks: "core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003"
391. Port Connectivity Checks: "core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002"
392. Port Connectivity Checks: "core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001"
393. Port Connectivity Checks: "core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser"
394. Port Connectivity Checks: "core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
395. Port Connectivity Checks: "core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
396. Port Connectivity Checks: "core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
397. Port Connectivity Checks: "core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_router_005:router_005|core_mm_interconnect_0_router_005_default_decode:the_default_decode"
398. Port Connectivity Checks: "core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_router_002:router_002|core_mm_interconnect_0_router_002_default_decode:the_default_decode"
399. Port Connectivity Checks: "core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_router_001:router_001|core_mm_interconnect_0_router_001_default_decode:the_default_decode"
400. Port Connectivity Checks: "core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_router:router|core_mm_interconnect_0_router_default_decode:the_default_decode"
401. Port Connectivity Checks: "core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rdata_fifo"
402. Port Connectivity Checks: "core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rsp_fifo"
403. Port Connectivity Checks: "core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:modular_adc_0_sequencer_csr_agent"
404. Port Connectivity Checks: "core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rdata_fifo"
405. Port Connectivity Checks: "core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rsp_fifo"
406. Port Connectivity Checks: "core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:modular_adc_0_sample_store_csr_agent"
407. Port Connectivity Checks: "core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo"
408. Port Connectivity Checks: "core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo"
409. Port Connectivity Checks: "core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent"
410. Port Connectivity Checks: "core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo"
411. Port Connectivity Checks: "core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo"
412. Port Connectivity Checks: "core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent"
413. Port Connectivity Checks: "core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_pio_s1_agent_rdata_fifo"
414. Port Connectivity Checks: "core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_pio_s1_agent_rsp_fifo"
415. Port Connectivity Checks: "core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:slide_pio_s1_agent"
416. Port Connectivity Checks: "core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo"
417. Port Connectivity Checks: "core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent"
418. Port Connectivity Checks: "core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo"
419. Port Connectivity Checks: "core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_debug_mem_slave_agent"
420. Port Connectivity Checks: "core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo"
421. Port Connectivity Checks: "core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_flash_0_data_agent"
422. Port Connectivity Checks: "core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo"
423. Port Connectivity Checks: "core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_flash_0_csr_agent"
424. Port Connectivity Checks: "core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo"
425. Port Connectivity Checks: "core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo"
426. Port Connectivity Checks: "core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent"
427. Port Connectivity Checks: "core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo"
428. Port Connectivity Checks: "core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
429. Port Connectivity Checks: "core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent"
430. Port Connectivity Checks: "core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios_instruction_master_agent"
431. Port Connectivity Checks: "core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios_data_master_agent"
432. Port Connectivity Checks: "core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:modular_adc_0_sequencer_csr_translator"
433. Port Connectivity Checks: "core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:modular_adc_0_sample_store_csr_translator"
434. Port Connectivity Checks: "core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator"
435. Port Connectivity Checks: "core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator"
436. Port Connectivity Checks: "core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:slide_pio_s1_translator"
437. Port Connectivity Checks: "core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator"
438. Port Connectivity Checks: "core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_debug_mem_slave_translator"
439. Port Connectivity Checks: "core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_flash_0_data_translator"
440. Port Connectivity Checks: "core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_flash_0_csr_translator"
441. Port Connectivity Checks: "core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator"
442. Port Connectivity Checks: "core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"
443. Port Connectivity Checks: "core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_instruction_master_translator"
444. Port Connectivity Checks: "core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_data_master_translator"
445. Port Connectivity Checks: "core:u0|core_timer_0:timer_0"
446. Port Connectivity Checks: "core:u0|core_slide_pio:slide_pio"
447. Port Connectivity Checks: "core:u0|core_onchip_memory2_0:onchip_memory2_0"
448. Port Connectivity Checks: "core:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block"
449. Port Connectivity Checks: "core:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_onchip_flash_address_range_check:address_range_checker"
450. Port Connectivity Checks: "core:u0|core_nios:nios"
451. Port Connectivity Checks: "core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram"
452. Port Connectivity Checks: "core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_sequencer:sequencer_internal"
453. Port Connectivity Checks: "core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo"
454. Port Connectivity Checks: "core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal"
455. Port Connectivity Checks: "core:u0|core_modular_adc_0:modular_adc_0"
456. Port Connectivity Checks: "core:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo"
457. Port Connectivity Checks: "core:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo"
458. Port Connectivity Checks: "core:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0"
459. Port Connectivity Checks: "core:u0|core_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
460. Port Connectivity Checks: "core:u0|core_master_0:master_0|altera_reset_controller:rst_controller"
461. Port Connectivity Checks: "core:u0|core_master_0:master_0|altera_avalon_sc_fifo:fifo"
462. Port Connectivity Checks: "core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser"
463. Port Connectivity Checks: "core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter"
464. Port Connectivity Checks: "core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover"
465. Port Connectivity Checks: "core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer"
466. Port Connectivity Checks: "core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer"
467. Port Connectivity Checks: "core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer"
468. Port Connectivity Checks: "core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer"
469. Port Connectivity Checks: "core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer"
470. Port Connectivity Checks: "core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component"
471. Port Connectivity Checks: "core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node"
472. Port Connectivity Checks: "core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master"
473. Port Connectivity Checks: "core:u0|core_master_0:master_0"
474. Port Connectivity Checks: "core:u0|core_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:core_jtag_uart_0_alt_jtag_atlantic"
475. Port Connectivity Checks: "core:u0|core_jtag_uart_0:jtag_uart_0"
476. Port Connectivity Checks: "core:u0|core_altpll_0:altpll_0|core_altpll_0_altpll_eem2:sd1"
477. Port Connectivity Checks: "core:u0|core_altpll_0:altpll_0"
478. Port Connectivity Checks: "core:u0"
479. Post-Synthesis Netlist Statistics for Top Partition
480. Post-Synthesis Netlist Statistics for Partition pzdyqx:nabboc
481. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
482. Elapsed Time Per Partition
483. Analysis & Synthesis Messages
484. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Mar 09 16:29:19 2021       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; NIOS_C                                      ;
; Top-level Entity Name              ; DE10_LITE_Golden_Top                        ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 6,549                                       ;
;     Total combinational functions  ; 5,008                                       ;
;     Dedicated logic registers      ; 3,874                                       ;
; Total registers                    ; 3874                                        ;
; Total pins                         ; 185                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 179,520                                     ;
; Embedded Multiplier 9-bit elements ; 6                                           ;
; Total PLLs                         ; 1                                           ;
; UFM blocks                         ; 1                                           ;
; ADC blocks                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                ;
+------------------------------------------------------------------+----------------------+--------------------+
; Option                                                           ; Setting              ; Default Value      ;
+------------------------------------------------------------------+----------------------+--------------------+
; Device                                                           ; 10M50DAF484C6GES     ;                    ;
; Top-level entity name                                            ; DE10_LITE_Golden_Top ; NIOS_C             ;
; Family name                                                      ; MAX 10               ; Cyclone V          ;
; Use smart compilation                                            ; Off                  ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                   ; On                 ;
; Enable compact report table                                      ; Off                  ; Off                ;
; Restructure Multiplexers                                         ; Auto                 ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                  ; Off                ;
; Preserve fewer node names                                        ; On                   ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable               ; Enable             ;
; Verilog Version                                                  ; Verilog_2001         ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993            ; VHDL_1993          ;
; State Machine Processing                                         ; Auto                 ; Auto               ;
; Safe State Machine                                               ; Off                  ; Off                ;
; Extract Verilog State Machines                                   ; On                   ; On                 ;
; Extract VHDL State Machines                                      ; On                   ; On                 ;
; Ignore Verilog initial constructs                                ; Off                  ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000                 ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                  ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                   ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                   ; On                 ;
; Parallel Synthesis                                               ; On                   ; On                 ;
; DSP Block Balancing                                              ; Auto                 ; Auto               ;
; NOT Gate Push-Back                                               ; On                   ; On                 ;
; Power-Up Don't Care                                              ; On                   ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                  ; Off                ;
; Remove Duplicate Registers                                       ; On                   ; On                 ;
; Ignore CARRY Buffers                                             ; Off                  ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                  ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                  ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                  ; Off                ;
; Ignore LCELL Buffers                                             ; Off                  ; Off                ;
; Ignore SOFT Buffers                                              ; On                   ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                  ; Off                ;
; Optimization Technique                                           ; Balanced             ; Balanced           ;
; Carry Chain Length                                               ; 70                   ; 70                 ;
; Auto Carry Chains                                                ; On                   ; On                 ;
; Auto Open-Drain Pins                                             ; On                   ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                  ; Off                ;
; Auto ROM Replacement                                             ; On                   ; On                 ;
; Auto RAM Replacement                                             ; On                   ; On                 ;
; Auto DSP Block Replacement                                       ; On                   ; On                 ;
; Auto Shift Register Replacement                                  ; Auto                 ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto                 ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                   ; On                 ;
; Strict RAM Replacement                                           ; Off                  ; Off                ;
; Allow Synchronous Control Signals                                ; On                   ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                  ; Off                ;
; Auto RAM Block Balancing                                         ; On                   ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                  ; Off                ;
; Auto Resource Sharing                                            ; Off                  ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                  ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                  ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                  ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                   ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                  ; Off                ;
; Timing-Driven Synthesis                                          ; On                   ; On                 ;
; Report Parameter Settings                                        ; On                   ; On                 ;
; Report Source Assignments                                        ; On                   ; On                 ;
; Report Connectivity Checks                                       ; On                   ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                  ; Off                ;
; Synchronization Register Chain Length                            ; 2                    ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation   ; Normal compilation ;
; HDL message level                                                ; Level2               ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                  ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000                 ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000                 ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                  ; 100                ;
; Clock MUX Protection                                             ; On                   ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                  ; Off                ;
; Block Design Naming                                              ; Auto                 ; Auto               ;
; SDC constraint protection                                        ; Off                  ; Off                ;
; Synthesis Effort                                                 ; Auto                 ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                   ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                  ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium               ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto                 ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                   ; On                 ;
+------------------------------------------------------------------+----------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                      ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                                                                                                          ; Library     ;
+---------------------------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; core/synthesis/core.v                                                                 ; yes             ; User Verilog HDL File                        ; C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/core.v                                                                 ; core        ;
; core/synthesis/submodules/altera_reset_controller.v                                   ; yes             ; User Verilog HDL File                        ; C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_reset_controller.v                                   ; core        ;
; core/synthesis/submodules/altera_reset_synchronizer.v                                 ; yes             ; User Verilog HDL File                        ; C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_reset_synchronizer.v                                 ; core        ;
; core/synthesis/submodules/altera_irq_clock_crosser.sv                                 ; yes             ; User SystemVerilog HDL File                  ; C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_irq_clock_crosser.sv                                 ; core        ;
; core/synthesis/submodules/core_irq_mapper.sv                                          ; yes             ; User SystemVerilog HDL File                  ; C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_irq_mapper.sv                                          ; core        ;
; core/synthesis/submodules/core_mm_interconnect_0.v                                    ; yes             ; User Verilog HDL File                        ; C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0.v                                    ; core        ;
; core/synthesis/submodules/core_mm_interconnect_0_avalon_st_adapter.v                  ; yes             ; User Verilog HDL File                        ; C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0_avalon_st_adapter.v                  ; core        ;
; core/synthesis/submodules/core_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File                  ; C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; core        ;
; core/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v                  ; yes             ; User SystemVerilog HDL File                  ; C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v                  ; core        ;
; core/synthesis/submodules/altera_avalon_st_clock_crosser.v                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_avalon_st_clock_crosser.v                            ; core        ;
; core/synthesis/submodules/altera_avalon_st_pipeline_base.v                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_avalon_st_pipeline_base.v                            ; core        ;
; core/synthesis/submodules/altera_std_synchronizer_nocut.v                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_std_synchronizer_nocut.v                             ; core        ;
; core/synthesis/submodules/core_mm_interconnect_0_rsp_mux_001.sv                       ; yes             ; User SystemVerilog HDL File                  ; C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0_rsp_mux_001.sv                       ; core        ;
; core/synthesis/submodules/altera_merlin_arbitrator.sv                                 ; yes             ; User SystemVerilog HDL File                  ; C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_merlin_arbitrator.sv                                 ; core        ;
; core/synthesis/submodules/core_mm_interconnect_0_rsp_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0_rsp_mux.sv                           ; core        ;
; core/synthesis/submodules/core_mm_interconnect_0_rsp_demux_006.sv                     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0_rsp_demux_006.sv                     ; core        ;
; core/synthesis/submodules/core_mm_interconnect_0_rsp_demux_003.sv                     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0_rsp_demux_003.sv                     ; core        ;
; core/synthesis/submodules/core_mm_interconnect_0_rsp_demux_002.sv                     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0_rsp_demux_002.sv                     ; core        ;
; core/synthesis/submodules/core_mm_interconnect_0_rsp_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0_rsp_demux.sv                         ; core        ;
; core/synthesis/submodules/core_mm_interconnect_0_cmd_mux_003.sv                       ; yes             ; User SystemVerilog HDL File                  ; C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0_cmd_mux_003.sv                       ; core        ;
; core/synthesis/submodules/core_mm_interconnect_0_cmd_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0_cmd_mux.sv                           ; core        ;
; core/synthesis/submodules/core_mm_interconnect_0_cmd_demux_001.sv                     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0_cmd_demux_001.sv                     ; core        ;
; core/synthesis/submodules/core_mm_interconnect_0_cmd_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0_cmd_demux.sv                         ; core        ;
; core/synthesis/submodules/altera_merlin_traffic_limiter.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_merlin_traffic_limiter.sv                            ; core        ;
; core/synthesis/submodules/altera_avalon_sc_fifo.v                                     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_avalon_sc_fifo.v                                     ; core        ;
; core/synthesis/submodules/core_mm_interconnect_0_router_005.sv                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0_router_005.sv                        ; core        ;
; core/synthesis/submodules/core_mm_interconnect_0_router_002.sv                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0_router_002.sv                        ; core        ;
; core/synthesis/submodules/core_mm_interconnect_0_router_001.sv                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0_router_001.sv                        ; core        ;
; core/synthesis/submodules/core_mm_interconnect_0_router.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0_router.sv                            ; core        ;
; core/synthesis/submodules/altera_merlin_slave_agent.sv                                ; yes             ; User SystemVerilog HDL File                  ; C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_merlin_slave_agent.sv                                ; core        ;
; core/synthesis/submodules/altera_merlin_burst_uncompressor.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_merlin_burst_uncompressor.sv                         ; core        ;
; core/synthesis/submodules/altera_merlin_master_agent.sv                               ; yes             ; User SystemVerilog HDL File                  ; C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_merlin_master_agent.sv                               ; core        ;
; core/synthesis/submodules/altera_merlin_slave_translator.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_merlin_slave_translator.sv                           ; core        ;
; core/synthesis/submodules/altera_merlin_master_translator.sv                          ; yes             ; User SystemVerilog HDL File                  ; C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_merlin_master_translator.sv                          ; core        ;
; core/synthesis/submodules/core_timer_0.v                                              ; yes             ; User Verilog HDL File                        ; C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_timer_0.v                                              ; core        ;
; core/synthesis/submodules/core_sysid_qsys_0.v                                         ; yes             ; User Verilog HDL File                        ; C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_sysid_qsys_0.v                                         ; core        ;
; core/synthesis/submodules/core_slide_pio.v                                            ; yes             ; User Verilog HDL File                        ; C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_slide_pio.v                                            ; core        ;
; core/synthesis/submodules/core_pio_0.v                                                ; yes             ; User Verilog HDL File                        ; C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_pio_0.v                                                ; core        ;
; core/synthesis/submodules/core_onchip_memory2_0.hex                                   ; yes             ; User Hexadecimal (Intel-Format) File         ; C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_onchip_memory2_0.hex                                   ; core        ;
; core/synthesis/submodules/core_onchip_memory2_0.v                                     ; yes             ; User Verilog HDL File                        ; C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_onchip_memory2_0.v                                     ; core        ;
; core/synthesis/submodules/altera_onchip_flash_util.v                                  ; yes             ; User Verilog HDL File                        ; C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_onchip_flash_util.v                                  ; core        ;
; core/synthesis/submodules/altera_onchip_flash.v                                       ; yes             ; User Verilog HDL File                        ; C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_onchip_flash.v                                       ; core        ;
; core/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v                  ; yes             ; User Verilog HDL File                        ; C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v                  ; core        ;
; core/synthesis/submodules/altera_onchip_flash_avmm_csr_controller.v                   ; yes             ; User Verilog HDL File                        ; C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_onchip_flash_avmm_csr_controller.v                   ; core        ;
; core/synthesis/submodules/rtl/altera_onchip_flash_block.v                             ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/rtl/altera_onchip_flash_block.v                             ; core        ;
; core/synthesis/submodules/core_nios.v                                                 ; yes             ; User Verilog HDL File                        ; C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios.v                                                 ; core        ;
; core/synthesis/submodules/core_nios_cpu.v                                             ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios_cpu.v                                             ; core        ;
; core/synthesis/submodules/core_nios_cpu_debug_slave_sysclk.v                          ; yes             ; User Verilog HDL File                        ; C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios_cpu_debug_slave_sysclk.v                          ; core        ;
; core/synthesis/submodules/core_nios_cpu_debug_slave_tck.v                             ; yes             ; User Verilog HDL File                        ; C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios_cpu_debug_slave_tck.v                             ; core        ;
; core/synthesis/submodules/core_nios_cpu_debug_slave_wrapper.v                         ; yes             ; User Verilog HDL File                        ; C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios_cpu_debug_slave_wrapper.v                         ; core        ;
; core/synthesis/submodules/core_nios_cpu_mult_cell.v                                   ; yes             ; User Verilog HDL File                        ; C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios_cpu_mult_cell.v                                   ; core        ;
; core/synthesis/submodules/core_nios_cpu_test_bench.v                                  ; yes             ; User Verilog HDL File                        ; C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios_cpu_test_bench.v                                  ; core        ;
; core/synthesis/submodules/core_modular_adc_0.v                                        ; yes             ; User Verilog HDL File                        ; C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_modular_adc_0.v                                        ; core        ;
; core/synthesis/submodules/altera_modular_adc_sample_store.v                           ; yes             ; User Verilog HDL File                        ; C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_modular_adc_sample_store.v                           ; core        ;
; core/synthesis/submodules/altera_modular_adc_sample_store_ram.v                       ; yes             ; User Verilog HDL File                        ; C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_modular_adc_sample_store_ram.v                       ; core        ;
; core/synthesis/submodules/altera_modular_adc_sequencer.v                              ; yes             ; User Verilog HDL File                        ; C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_modular_adc_sequencer.v                              ; core        ;
; core/synthesis/submodules/altera_modular_adc_sequencer_csr.v                          ; yes             ; User Verilog HDL File                        ; C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_modular_adc_sequencer_csr.v                          ; core        ;
; core/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v                         ; yes             ; User Verilog HDL File                        ; C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v                         ; core        ;
; core/synthesis/submodules/altera_modular_adc_control.v                                ; yes             ; User Verilog HDL File                        ; C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_modular_adc_control.v                                ; core        ;
; core/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v                      ; yes             ; User Verilog HDL File                        ; C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v                      ; core        ;
; core/synthesis/submodules/altera_modular_adc_control_fsm.v                            ; yes             ; User Verilog HDL File                        ; C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_modular_adc_control_fsm.v                            ; core        ;
; core/synthesis/submodules/chsel_code_converter_sw_to_hw.v                             ; yes             ; User Verilog HDL File                        ; C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/chsel_code_converter_sw_to_hw.v                             ; core        ;
; core/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v                    ; yes             ; User Verilog HDL File                        ; C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v                    ; core        ;
; core/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v                          ; yes             ; User Verilog HDL File                        ; C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v                          ; core        ;
; core/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v                    ; yes             ; User Verilog HDL File                        ; C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v                    ; core        ;
; core/synthesis/submodules/altera_avalon_dc_fifo.v                                     ; yes             ; User Verilog HDL File                        ; C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_avalon_dc_fifo.v                                     ; core        ;
; core/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v                         ; yes             ; User Verilog HDL File                        ; C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v                         ; core        ;
; core/synthesis/submodules/core_master_0.v                                             ; yes             ; User Verilog HDL File                        ; C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_master_0.v                                             ; core        ;
; core/synthesis/submodules/core_master_0_p2b_adapter.sv                                ; yes             ; User SystemVerilog HDL File                  ; C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_master_0_p2b_adapter.sv                                ; core        ;
; core/synthesis/submodules/core_master_0_b2p_adapter.sv                                ; yes             ; User SystemVerilog HDL File                  ; C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_master_0_b2p_adapter.sv                                ; core        ;
; core/synthesis/submodules/altera_avalon_packets_to_master.v                           ; yes             ; User Verilog HDL File                        ; C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_avalon_packets_to_master.v                           ; core        ;
; core/synthesis/submodules/altera_avalon_st_packets_to_bytes.v                         ; yes             ; User Verilog HDL File                        ; C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_avalon_st_packets_to_bytes.v                         ; core        ;
; core/synthesis/submodules/altera_avalon_st_bytes_to_packets.v                         ; yes             ; User Verilog HDL File                        ; C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_avalon_st_bytes_to_packets.v                         ; core        ;
; core/synthesis/submodules/core_master_0_timing_adt.sv                                 ; yes             ; User SystemVerilog HDL File                  ; C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_master_0_timing_adt.sv                                 ; core        ;
; core/synthesis/submodules/altera_avalon_st_jtag_interface.v                           ; yes             ; User Verilog HDL File                        ; C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_avalon_st_jtag_interface.v                           ; core        ;
; core/synthesis/submodules/altera_jtag_dc_streaming.v                                  ; yes             ; User Verilog HDL File                        ; C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_jtag_dc_streaming.v                                  ; core        ;
; core/synthesis/submodules/altera_jtag_sld_node.v                                      ; yes             ; User Verilog HDL File                        ; C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_jtag_sld_node.v                                      ; core        ;
; core/synthesis/submodules/altera_jtag_streaming.v                                     ; yes             ; User Verilog HDL File                        ; C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_jtag_streaming.v                                     ; core        ;
; core/synthesis/submodules/altera_avalon_st_idle_remover.v                             ; yes             ; User Verilog HDL File                        ; C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_avalon_st_idle_remover.v                             ; core        ;
; core/synthesis/submodules/altera_avalon_st_idle_inserter.v                            ; yes             ; User Verilog HDL File                        ; C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_avalon_st_idle_inserter.v                            ; core        ;
; core/synthesis/submodules/core_jtag_uart_0.v                                          ; yes             ; User Verilog HDL File                        ; C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_jtag_uart_0.v                                          ; core        ;
; core/synthesis/submodules/core_altpll_0.v                                             ; yes             ; User Verilog HDL File                        ; C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_altpll_0.v                                             ; core        ;
; DE10_LITE_Golden_Top.v                                                                ; yes             ; User Verilog HDL File                        ; C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v                                                                ;             ;
; scfifo.tdf                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf                                                                                                                                                                     ;             ;
; a_regfifo.inc                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_regfifo.inc                                                                                                                                                                  ;             ;
; a_dpfifo.inc                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                                                                                                                                   ;             ;
; a_i2fifo.inc                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                                                                                                                                   ;             ;
; a_fffifo.inc                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.inc                                                                                                                                                                   ;             ;
; a_f2fifo.inc                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                                                                                                                                   ;             ;
; aglobal181.inc                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                                                                                                                                 ;             ;
; db/scfifo_9621.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/db/scfifo_9621.tdf                                                                    ;             ;
; db/a_dpfifo_bb01.tdf                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/db/a_dpfifo_bb01.tdf                                                                  ;             ;
; db/a_fefifo_7cf.tdf                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/db/a_fefifo_7cf.tdf                                                                   ;             ;
; db/cntr_337.tdf                                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/db/cntr_337.tdf                                                                       ;             ;
; db/altsyncram_dtn1.tdf                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/db/altsyncram_dtn1.tdf                                                                ;             ;
; db/cntr_n2b.tdf                                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/db/cntr_n2b.tdf                                                                       ;             ;
; alt_jtag_atlantic.v                                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                                                                                                                            ;             ;
; sld_jtag_endpoint_adapter.vhd                                                         ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                                                                                                  ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                                                                                              ;             ;
; sld_virtual_jtag_basic.v                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                                                                                                                       ;             ;
; altera_std_synchronizer.v                                                             ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                                                                                                                      ;             ;
; db/scfifo_ds61.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/db/scfifo_ds61.tdf                                                                    ;             ;
; db/a_dpfifo_3o41.tdf                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/db/a_dpfifo_3o41.tdf                                                                  ;             ;
; db/a_fefifo_c6e.tdf                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/db/a_fefifo_c6e.tdf                                                                   ;             ;
; db/altsyncram_rqn1.tdf                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/db/altsyncram_rqn1.tdf                                                                ;             ;
; altsyncram.tdf                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                                                                                                 ;             ;
; stratix_ram_block.inc                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                                                                                          ;             ;
; lpm_mux.inc                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                                                                                                    ;             ;
; lpm_decode.inc                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                                                                                                 ;             ;
; a_rdenreg.inc                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                                                                                                  ;             ;
; altrom.inc                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                                                                                                                                                     ;             ;
; altram.inc                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                                                                                                                                                                     ;             ;
; altdpram.inc                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                                                                                                                                                   ;             ;
; db/altsyncram_v5s1.tdf                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/db/altsyncram_v5s1.tdf                                                                ;             ;
; db/altsyncram_koc1.tdf                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/db/altsyncram_koc1.tdf                                                                ;             ;
; db/altsyncram_5ic1.tdf                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/db/altsyncram_5ic1.tdf                                                                ;             ;
; db/altsyncram_vhc1.tdf                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/db/altsyncram_vhc1.tdf                                                                ;             ;
; db/altsyncram_5tb1.tdf                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/db/altsyncram_5tb1.tdf                                                                ;             ;
; altera_mult_add.tdf                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf                                                                                                                                                            ;             ;
; db/altera_mult_add_bbo2.v                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/db/altera_mult_add_bbo2.v                                                             ;             ;
; altera_mult_add_rtl.v                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v                                                                                                                                                          ;             ;
; db/altsyncram_htb1.tdf                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/db/altsyncram_htb1.tdf                                                                ;             ;
; db/altsyncram_aoe1.tdf                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/db/altsyncram_aoe1.tdf                                                                ;             ;
; db/altsyncram_hec1.tdf                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/db/altsyncram_hec1.tdf                                                                ;             ;
; db/altsyncram_0n61.tdf                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/db/altsyncram_0n61.tdf                                                                ;             ;
; lpm_shiftreg.tdf                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                                                                                                               ;             ;
; lpm_constant.inc                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_constant.inc                                                                                                                                                               ;             ;
; dffeea.inc                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dffeea.inc                                                                                                                                                                     ;             ;
; db/altsyncram_v5g1.tdf                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/db/altsyncram_v5g1.tdf                                                                ;             ;
; altera_std_synchronizer_bundle.v                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v                                                                                                                                               ;             ;
; pzdyqx.vhd                                                                            ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/pzdyqx.vhd                                                                                                                                                                     ;             ;
; sld_hub.vhd                                                                           ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                                                                                                                    ; altera_sld  ;
; db/ip/sldc974bc88/alt_sld_fab.v                                                       ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/db/ip/sldc974bc88/alt_sld_fab.v                                                       ; alt_sld_fab ;
; db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab.v                                ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab.v                                ; alt_sld_fab ;
; db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_ident.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_ident.sv                         ; alt_sld_fab ;
; db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                      ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                      ; alt_sld_fab ;
; db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                    ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                    ; alt_sld_fab ;
; db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                      ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                      ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                                                                                               ;             ;
; sld_rom_sr.vhd                                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                                                                                                 ;             ;
; db/altsyncram_m4g1.tdf                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/db/altsyncram_m4g1.tdf                                                                ;             ;
; lpm_mult.tdf                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf                                                                                                                                                                   ;             ;
; lpm_add_sub.inc                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                                                                                                ;             ;
; multcore.inc                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.inc                                                                                                                                                                   ;             ;
; bypassff.inc                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/bypassff.inc                                                                                                                                                                   ;             ;
; altshift.inc                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift.inc                                                                                                                                                                   ;             ;
; db/mult_9401.tdf                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/db/mult_9401.tdf                                                                      ;             ;
; db/mult_9b01.tdf                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/db/mult_9b01.tdf                                                                      ;             ;
+---------------------------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                 ;
+---------------------------------------------+-------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                         ;
+---------------------------------------------+-------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 6,549                                                                         ;
;                                             ;                                                                               ;
; Total combinational functions               ; 5008                                                                          ;
; Logic element usage by number of LUT inputs ;                                                                               ;
;     -- 4 input functions                    ; 2610                                                                          ;
;     -- 3 input functions                    ; 1416                                                                          ;
;     -- <=2 input functions                  ; 982                                                                           ;
;                                             ;                                                                               ;
; Logic elements by mode                      ;                                                                               ;
;     -- normal mode                          ; 4613                                                                          ;
;     -- arithmetic mode                      ; 395                                                                           ;
;                                             ;                                                                               ;
; Total registers                             ; 3874                                                                          ;
;     -- Dedicated logic registers            ; 3874                                                                          ;
;     -- I/O registers                        ; 0                                                                             ;
;                                             ;                                                                               ;
; I/O pins                                    ; 185                                                                           ;
; Total memory bits                           ; 179520                                                                        ;
; UFM blocks                                  ; 1                                                                             ;
;                                             ;                                                                               ;
; Embedded Multiplier 9-bit elements          ; 6                                                                             ;
;                                             ;                                                                               ;
; Total PLLs                                  ; 1                                                                             ;
;     -- PLLs                                 ; 1                                                                             ;
;                                             ;                                                                               ;
; Maximum fan-out node                        ; core:u0|core_altpll_0:altpll_0|core_altpll_0_altpll_eem2:sd1|wire_pll7_clk[0] ;
; Maximum fan-out                             ; 3697                                                                          ;
; Total fan-out                               ; 35587                                                                         ;
; Average fan-out                             ; 3.69                                                                          ;
+---------------------------------------------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                              ; Entity Name                                          ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+--------------+
; |DE10_LITE_Golden_Top                                                                                                                   ; 5008 (1)            ; 3874 (0)                  ; 179520      ; 1          ; 6            ; 0       ; 3         ; 185  ; 0            ; 0          ; |DE10_LITE_Golden_Top                                                                                                                                                                                                                                                                                                                                            ; DE10_LITE_Golden_Top                                 ; work         ;
;    |core:u0|                                                                                                                            ; 4689 (0)            ; 3701 (0)                  ; 179520      ; 1          ; 6            ; 0       ; 3         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0                                                                                                                                                                                                                                                                                                                                    ; core                                                 ; core         ;
;       |altera_irq_clock_crosser:irq_synchronizer_001|                                                                                   ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|altera_irq_clock_crosser:irq_synchronizer_001                                                                                                                                                                                                                                                                                      ; altera_irq_clock_crosser                             ; core         ;
;          |altera_std_synchronizer_bundle:sync|                                                                                          ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync                                                                                                                                                                                                                                                  ; altera_std_synchronizer_bundle                       ; work         ;
;             |altera_std_synchronizer:sync[0].u|                                                                                         ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u                                                                                                                                                                                                                ; altera_std_synchronizer                              ; work         ;
;       |altera_irq_clock_crosser:irq_synchronizer|                                                                                       ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|altera_irq_clock_crosser:irq_synchronizer                                                                                                                                                                                                                                                                                          ; altera_irq_clock_crosser                             ; core         ;
;          |altera_std_synchronizer_bundle:sync|                                                                                          ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync                                                                                                                                                                                                                                                      ; altera_std_synchronizer_bundle                       ; work         ;
;             |altera_std_synchronizer:sync[0].u|                                                                                         ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u                                                                                                                                                                                                                    ; altera_std_synchronizer                              ; work         ;
;       |altera_onchip_flash:onchip_flash_0|                                                                                              ; 561 (0)             ; 284 (0)                   ; 0           ; 1          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|altera_onchip_flash:onchip_flash_0                                                                                                                                                                                                                                                                                                 ; altera_onchip_flash                                  ; core         ;
;          |altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|                                                                  ; 87 (87)             ; 33 (33)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller                                                                                                                                                                                                                                     ; altera_onchip_flash_avmm_csr_controller              ; core         ;
;          |altera_onchip_flash_avmm_data_controller:avmm_data_controller|                                                                ; 474 (415)           ; 251 (215)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller                                                                                                                                                                                                                                   ; altera_onchip_flash_avmm_data_controller             ; core         ;
;             |altera_onchip_flash_a_address_write_protection_check:access_address_write_protection_checker|                              ; 13 (13)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_onchip_flash_a_address_write_protection_check:access_address_write_protection_checker                                                                                                                                      ; altera_onchip_flash_a_address_write_protection_check ; core         ;
;             |altera_onchip_flash_convert_address:address_convertor|                                                                     ; 10 (10)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_onchip_flash_convert_address:address_convertor                                                                                                                                                                             ; altera_onchip_flash_convert_address                  ; core         ;
;             |altera_onchip_flash_convert_sector:sector_convertor|                                                                       ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_onchip_flash_convert_sector:sector_convertor                                                                                                                                                                               ; altera_onchip_flash_convert_sector                   ; core         ;
;             |altera_std_synchronizer:stdsync_busy_clear|                                                                                ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_std_synchronizer:stdsync_busy_clear                                                                                                                                                                                        ; altera_std_synchronizer                              ; work         ;
;             |altera_std_synchronizer:stdsync_busy|                                                                                      ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_std_synchronizer:stdsync_busy                                                                                                                                                                                              ; altera_std_synchronizer                              ; work         ;
;             |lpm_shiftreg:ufm_data_shiftreg|                                                                                            ; 32 (32)             ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|lpm_shiftreg:ufm_data_shiftreg                                                                                                                                                                                                    ; lpm_shiftreg                                         ; work         ;
;          |altera_onchip_flash_block:altera_onchip_flash_block|                                                                          ; 0 (0)               ; 0 (0)                     ; 0           ; 1          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block                                                                                                                                                                                                                                             ; altera_onchip_flash_block                            ; core         ;
;       |altera_reset_controller:rst_controller_001|                                                                                      ; 1 (1)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                         ; altera_reset_controller                              ; core         ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                              ; altera_reset_synchronizer                            ; core         ;
;       |altera_reset_controller:rst_controller_003|                                                                                      ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|altera_reset_controller:rst_controller_003                                                                                                                                                                                                                                                                                         ; altera_reset_controller                              ; core         ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                              ; altera_reset_synchronizer                            ; core         ;
;       |altera_reset_controller:rst_controller_004|                                                                                      ; 6 (5)               ; 16 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|altera_reset_controller:rst_controller_004                                                                                                                                                                                                                                                                                         ; altera_reset_controller                              ; core         ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 1 (1)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                          ; altera_reset_synchronizer                            ; core         ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                              ; altera_reset_synchronizer                            ; core         ;
;       |core_altpll_0:altpll_0|                                                                                                          ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_altpll_0:altpll_0                                                                                                                                                                                                                                                                                                             ; core_altpll_0                                        ; core         ;
;          |core_altpll_0_altpll_eem2:sd1|                                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_altpll_0:altpll_0|core_altpll_0_altpll_eem2:sd1                                                                                                                                                                                                                                                                               ; core_altpll_0_altpll_eem2                            ; core         ;
;       |core_jtag_uart_0:jtag_uart_0|                                                                                                    ; 143 (37)            ; 113 (13)                  ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                                                                       ; core_jtag_uart_0                                     ; core         ;
;          |alt_jtag_atlantic:core_jtag_uart_0_alt_jtag_atlantic|                                                                         ; 55 (55)             ; 60 (60)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:core_jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                                                                                                  ; alt_jtag_atlantic                                    ; work         ;
;          |core_jtag_uart_0_scfifo_r:the_core_jtag_uart_0_scfifo_r|                                                                      ; 26 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_jtag_uart_0:jtag_uart_0|core_jtag_uart_0_scfifo_r:the_core_jtag_uart_0_scfifo_r                                                                                                                                                                                                                                               ; core_jtag_uart_0_scfifo_r                            ; core         ;
;             |scfifo:rfifo|                                                                                                              ; 26 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_jtag_uart_0:jtag_uart_0|core_jtag_uart_0_scfifo_r:the_core_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                  ; scfifo                                               ; work         ;
;                |scfifo_9621:auto_generated|                                                                                             ; 26 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_jtag_uart_0:jtag_uart_0|core_jtag_uart_0_scfifo_r:the_core_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated                                                                                                                                                                                                       ; scfifo_9621                                          ; work         ;
;                   |a_dpfifo_bb01:dpfifo|                                                                                                ; 26 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_jtag_uart_0:jtag_uart_0|core_jtag_uart_0_scfifo_r:the_core_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo                                                                                                                                                                                  ; a_dpfifo_bb01                                        ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 14 (8)              ; 8 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_jtag_uart_0:jtag_uart_0|core_jtag_uart_0_scfifo_r:the_core_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                          ; a_fefifo_7cf                                         ; work         ;
;                         |cntr_337:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_jtag_uart_0:jtag_uart_0|core_jtag_uart_0_scfifo_r:the_core_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw                                                                                                                                     ; cntr_337                                             ; work         ;
;                      |altsyncram_dtn1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_jtag_uart_0:jtag_uart_0|core_jtag_uart_0_scfifo_r:the_core_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram                                                                                                                                                          ; altsyncram_dtn1                                      ; work         ;
;                      |cntr_n2b:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_jtag_uart_0:jtag_uart_0|core_jtag_uart_0_scfifo_r:the_core_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count                                                                                                                                                            ; cntr_n2b                                             ; work         ;
;                      |cntr_n2b:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_jtag_uart_0:jtag_uart_0|core_jtag_uart_0_scfifo_r:the_core_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr                                                                                                                                                                  ; cntr_n2b                                             ; work         ;
;          |core_jtag_uart_0_scfifo_w:the_core_jtag_uart_0_scfifo_w|                                                                      ; 25 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_jtag_uart_0:jtag_uart_0|core_jtag_uart_0_scfifo_w:the_core_jtag_uart_0_scfifo_w                                                                                                                                                                                                                                               ; core_jtag_uart_0_scfifo_w                            ; core         ;
;             |scfifo:wfifo|                                                                                                              ; 25 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_jtag_uart_0:jtag_uart_0|core_jtag_uart_0_scfifo_w:the_core_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                  ; scfifo                                               ; work         ;
;                |scfifo_9621:auto_generated|                                                                                             ; 25 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_jtag_uart_0:jtag_uart_0|core_jtag_uart_0_scfifo_w:the_core_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated                                                                                                                                                                                                       ; scfifo_9621                                          ; work         ;
;                   |a_dpfifo_bb01:dpfifo|                                                                                                ; 25 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_jtag_uart_0:jtag_uart_0|core_jtag_uart_0_scfifo_w:the_core_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo                                                                                                                                                                                  ; a_dpfifo_bb01                                        ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 13 (7)              ; 8 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_jtag_uart_0:jtag_uart_0|core_jtag_uart_0_scfifo_w:the_core_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                          ; a_fefifo_7cf                                         ; work         ;
;                         |cntr_337:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_jtag_uart_0:jtag_uart_0|core_jtag_uart_0_scfifo_w:the_core_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw                                                                                                                                     ; cntr_337                                             ; work         ;
;                      |altsyncram_dtn1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_jtag_uart_0:jtag_uart_0|core_jtag_uart_0_scfifo_w:the_core_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram                                                                                                                                                          ; altsyncram_dtn1                                      ; work         ;
;                      |cntr_n2b:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_jtag_uart_0:jtag_uart_0|core_jtag_uart_0_scfifo_w:the_core_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count                                                                                                                                                            ; cntr_n2b                                             ; work         ;
;                      |cntr_n2b:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_jtag_uart_0:jtag_uart_0|core_jtag_uart_0_scfifo_w:the_core_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr                                                                                                                                                                  ; cntr_n2b                                             ; work         ;
;       |core_master_0:master_0|                                                                                                          ; 578 (0)             ; 374 (0)                   ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_master_0:master_0                                                                                                                                                                                                                                                                                                             ; core_master_0                                        ; core         ;
;          |altera_avalon_packets_to_master:transacto|                                                                                    ; 150 (0)             ; 56 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_master_0:master_0|altera_avalon_packets_to_master:transacto                                                                                                                                                                                                                                                                   ; altera_avalon_packets_to_master                      ; core         ;
;             |packets_to_master:p2m|                                                                                                     ; 150 (150)           ; 56 (56)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m                                                                                                                                                                                                                                             ; packets_to_master                                    ; core         ;
;          |altera_avalon_sc_fifo:fifo|                                                                                                   ; 31 (31)             ; 24 (24)                   ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_master_0:master_0|altera_avalon_sc_fifo:fifo                                                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                                ; core         ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                             ; altsyncram                                           ; work         ;
;                |altsyncram_m4g1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_m4g1:auto_generated                                                                                                                                                                                                                              ; altsyncram_m4g1                                      ; work         ;
;          |altera_avalon_st_bytes_to_packets:b2p|                                                                                        ; 13 (13)             ; 12 (12)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p                                                                                                                                                                                                                                                                       ; altera_avalon_st_bytes_to_packets                    ; core         ;
;          |altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|                                                             ; 354 (0)             ; 264 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                                                                                                                                                                                                                            ; altera_avalon_st_jtag_interface                      ; core         ;
;             |altera_jtag_dc_streaming:normal.jtag_dc_streaming|                                                                         ; 351 (0)             ; 264 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming                                                                                                                                                                                          ; altera_jtag_dc_streaming                             ; core         ;
;                |altera_avalon_st_clock_crosser:sink_crosser|                                                                            ; 16 (4)              ; 47 (18)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser                                                                                                                                              ; altera_avalon_st_clock_crosser                       ; core         ;
;                   |altera_avalon_st_pipeline_base:output_stage|                                                                         ; 12 (12)             ; 18 (18)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage                                                                                                  ; altera_avalon_st_pipeline_base                       ; core         ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                         ; altera_std_synchronizer_nocut                        ; core         ;
;                   |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                ; 0 (0)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                         ; altera_std_synchronizer_nocut                        ; core         ;
;                |altera_jtag_src_crosser:source_crosser|                                                                                 ; 1 (0)               ; 27 (18)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser                                                                                                                                                   ; altera_jtag_src_crosser                              ; core         ;
;                   |altera_jtag_control_signal_crosser:crosser|                                                                          ; 1 (1)               ; 9 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser                                                                                                        ; altera_jtag_control_signal_crosser                   ; core         ;
;                      |altera_std_synchronizer:synchronizer|                                                                             ; 0 (0)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer                                                                   ; altera_std_synchronizer                              ; work         ;
;                |altera_jtag_streaming:jtag_streaming|                                                                                   ; 334 (320)           ; 187 (168)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming                                                                                                                                                     ; altera_jtag_streaming                                ; core         ;
;                   |altera_avalon_st_idle_inserter:idle_inserter|                                                                        ; 6 (6)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter                                                                                                        ; altera_avalon_st_idle_inserter                       ; core         ;
;                   |altera_avalon_st_idle_remover:idle_remover|                                                                          ; 8 (8)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover                                                                                                          ; altera_avalon_st_idle_remover                        ; core         ;
;                   |altera_std_synchronizer:clock_sense_reset_n_synchronizer|                                                            ; 0 (0)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer                                                                                            ; altera_std_synchronizer                              ; work         ;
;                   |altera_std_synchronizer:clock_sensor_synchronizer|                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer                                                                                                   ; altera_std_synchronizer                              ; work         ;
;                   |altera_std_synchronizer:clock_to_sample_div2_synchronizer|                                                           ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer                                                                                           ; altera_std_synchronizer                              ; work         ;
;                   |altera_std_synchronizer:reset_to_sample_synchronizer|                                                                ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer                                                                                                ; altera_std_synchronizer                              ; work         ;
;                |altera_std_synchronizer:synchronizer|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer                                                                                                                                                     ; altera_std_synchronizer                              ; work         ;
;             |altera_jtag_sld_node:node|                                                                                                 ; 3 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node                                                                                                                                                                                                                  ; altera_jtag_sld_node                                 ; core         ;
;                |sld_virtual_jtag_basic:sld_virtual_jtag_component|                                                                      ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component                                                                                                                                                                ; sld_virtual_jtag_basic                               ; work         ;
;          |altera_avalon_st_packets_to_bytes:p2b|                                                                                        ; 30 (30)             ; 15 (15)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b                                                                                                                                                                                                                                                                       ; altera_avalon_st_packets_to_bytes                    ; core         ;
;          |altera_reset_controller:rst_controller|                                                                                       ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_master_0:master_0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                      ; altera_reset_controller                              ; core         ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                           ; altera_reset_synchronizer                            ; core         ;
;       |core_mm_interconnect_0:mm_interconnect_0|                                                                                        ; 913 (0)             ; 926 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                           ; core_mm_interconnect_0                               ; core         ;
;          |altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|                                                         ; 48 (48)             ; 46 (46)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                                ; core         ;
;          |altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|                                                           ; 9 (9)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                                ; core         ;
;          |altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rdata_fifo|                                                        ; 55 (55)             ; 51 (51)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rdata_fifo                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                                ; core         ;
;          |altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rsp_fifo|                                                          ; 14 (14)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rsp_fifo                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                                ; core         ;
;          |altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rdata_fifo|                                                           ; 12 (12)             ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rdata_fifo                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                                ; core         ;
;          |altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rsp_fifo|                                                             ; 9 (9)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rsp_fifo                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                                ; core         ;
;          |altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|                                                                    ; 10 (10)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                                ; core         ;
;          |altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo|                                                                      ; 4 (4)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                                ; core         ;
;          |altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|                                                                     ; 10 (10)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                                ; core         ;
;          |altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|                                                                     ; 8 (8)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                                ; core         ;
;          |altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|                                                                              ; 24 (24)             ; 22 (22)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                                ; core         ;
;          |altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|                                                                                ; 9 (9)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                                ; core         ;
;          |altera_avalon_sc_fifo:slide_pio_s1_agent_rdata_fifo|                                                                          ; 24 (24)             ; 22 (22)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_pio_s1_agent_rdata_fifo                                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                                ; core         ;
;          |altera_avalon_sc_fifo:slide_pio_s1_agent_rsp_fifo|                                                                            ; 8 (8)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_pio_s1_agent_rsp_fifo                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                                ; core         ;
;          |altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|                                                            ; 10 (10)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                                ; core         ;
;          |altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|                                                              ; 8 (8)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                                ; core         ;
;          |altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|                                                                            ; 36 (36)             ; 34 (34)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                                ; core         ;
;          |altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|                                                                              ; 8 (8)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                                ; core         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                                         ; 4 (0)               ; 16 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                      ; altera_avalon_st_handshake_clock_crosser             ; core         ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)               ; 16 (12)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                             ; altera_avalon_st_clock_crosser                       ; core         ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                        ; altera_std_synchronizer_nocut                        ; core         ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                        ; altera_std_synchronizer_nocut                        ; core         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_002|                                                                         ; 4 (0)               ; 38 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                                                                                                      ; altera_avalon_st_handshake_clock_crosser             ; core         ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)               ; 38 (34)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                             ; altera_avalon_st_clock_crosser                       ; core         ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                        ; altera_std_synchronizer_nocut                        ; core         ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                        ; altera_std_synchronizer_nocut                        ; core         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_003|                                                                         ; 5 (0)               ; 52 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                                                                                                      ; altera_avalon_st_handshake_clock_crosser             ; core         ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 5 (5)               ; 52 (48)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                             ; altera_avalon_st_clock_crosser                       ; core         ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                        ; altera_std_synchronizer_nocut                        ; core         ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                        ; altera_std_synchronizer_nocut                        ; core         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_004|                                                                         ; 3 (0)               ; 38 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004                                                                                                                                                                                                                                      ; altera_avalon_st_handshake_clock_crosser             ; core         ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 3 (3)               ; 38 (34)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                             ; altera_avalon_st_clock_crosser                       ; core         ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                        ; altera_std_synchronizer_nocut                        ; core         ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                        ; altera_std_synchronizer_nocut                        ; core         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_005|                                                                         ; 3 (0)               ; 30 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005                                                                                                                                                                                                                                      ; altera_avalon_st_handshake_clock_crosser             ; core         ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 3 (3)               ; 30 (26)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                             ; altera_avalon_st_clock_crosser                       ; core         ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                        ; altera_std_synchronizer_nocut                        ; core         ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                        ; altera_std_synchronizer_nocut                        ; core         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_006|                                                                         ; 3 (0)               ; 24 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006                                                                                                                                                                                                                                      ; altera_avalon_st_handshake_clock_crosser             ; core         ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 3 (3)               ; 24 (20)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                             ; altera_avalon_st_clock_crosser                       ; core         ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                        ; altera_std_synchronizer_nocut                        ; core         ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                        ; altera_std_synchronizer_nocut                        ; core         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_007|                                                                         ; 4 (0)               ; 52 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007                                                                                                                                                                                                                                      ; altera_avalon_st_handshake_clock_crosser             ; core         ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)               ; 52 (48)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                             ; altera_avalon_st_clock_crosser                       ; core         ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                        ; altera_std_synchronizer_nocut                        ; core         ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                        ; altera_std_synchronizer_nocut                        ; core         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_008|                                                                         ; 4 (0)               ; 36 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008                                                                                                                                                                                                                                      ; altera_avalon_st_handshake_clock_crosser             ; core         ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)               ; 36 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                             ; altera_avalon_st_clock_crosser                       ; core         ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                        ; altera_std_synchronizer_nocut                        ; core         ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                        ; altera_std_synchronizer_nocut                        ; core         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_009|                                                                         ; 4 (0)               ; 28 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009                                                                                                                                                                                                                                      ; altera_avalon_st_handshake_clock_crosser             ; core         ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)               ; 28 (24)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                             ; altera_avalon_st_clock_crosser                       ; core         ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                        ; altera_std_synchronizer_nocut                        ; core         ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                        ; altera_std_synchronizer_nocut                        ; core         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_010|                                                                         ; 4 (0)               ; 40 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010                                                                                                                                                                                                                                      ; altera_avalon_st_handshake_clock_crosser             ; core         ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)               ; 40 (36)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                             ; altera_avalon_st_clock_crosser                       ; core         ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                        ; altera_std_synchronizer_nocut                        ; core         ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                        ; altera_std_synchronizer_nocut                        ; core         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_011|                                                                         ; 4 (0)               ; 28 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011                                                                                                                                                                                                                                      ; altera_avalon_st_handshake_clock_crosser             ; core         ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)               ; 28 (24)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                             ; altera_avalon_st_clock_crosser                       ; core         ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                        ; altera_std_synchronizer_nocut                        ; core         ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                        ; altera_std_synchronizer_nocut                        ; core         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_012|                                                                         ; 4 (0)               ; 40 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012                                                                                                                                                                                                                                      ; altera_avalon_st_handshake_clock_crosser             ; core         ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)               ; 40 (36)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                             ; altera_avalon_st_clock_crosser                       ; core         ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                        ; altera_std_synchronizer_nocut                        ; core         ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                        ; altera_std_synchronizer_nocut                        ; core         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_013|                                                                         ; 4 (0)               ; 16 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013                                                                                                                                                                                                                                      ; altera_avalon_st_handshake_clock_crosser             ; core         ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)               ; 16 (12)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                             ; altera_avalon_st_clock_crosser                       ; core         ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                        ; altera_std_synchronizer_nocut                        ; core         ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                        ; altera_std_synchronizer_nocut                        ; core         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser|                                                                             ; 4 (0)               ; 34 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                          ; altera_avalon_st_handshake_clock_crosser             ; core         ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)               ; 34 (30)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                 ; altera_avalon_st_clock_crosser                       ; core         ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                            ; altera_std_synchronizer_nocut                        ; core         ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                            ; altera_std_synchronizer_nocut                        ; core         ;
;          |altera_merlin_master_agent:nios_data_master_agent|                                                                            ; 5 (5)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios_data_master_agent                                                                                                                                                                                                                                         ; altera_merlin_master_agent                           ; core         ;
;          |altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|                                                                ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent                                                                                                                                                                                                                             ; altera_merlin_slave_agent                            ; core         ;
;          |altera_merlin_slave_agent:modular_adc_0_sample_store_csr_agent|                                                               ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:modular_adc_0_sample_store_csr_agent                                                                                                                                                                                                                            ; altera_merlin_slave_agent                            ; core         ;
;          |altera_merlin_slave_agent:modular_adc_0_sequencer_csr_agent|                                                                  ; 3 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:modular_adc_0_sequencer_csr_agent                                                                                                                                                                                                                               ; altera_merlin_slave_agent                            ; core         ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:modular_adc_0_sequencer_csr_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                 ; altera_merlin_burst_uncompressor                     ; core         ;
;          |altera_merlin_slave_agent:nios_debug_mem_slave_agent|                                                                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_debug_mem_slave_agent                                                                                                                                                                                                                                      ; altera_merlin_slave_agent                            ; core         ;
;          |altera_merlin_slave_agent:onchip_flash_0_data_agent|                                                                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_flash_0_data_agent                                                                                                                                                                                                                                       ; altera_merlin_slave_agent                            ; core         ;
;          |altera_merlin_slave_agent:pio_0_s1_agent|                                                                                     ; 3 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent                                                                                                                                                                                                                                                  ; altera_merlin_slave_agent                            ; core         ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                    ; altera_merlin_burst_uncompressor                     ; core         ;
;          |altera_merlin_slave_agent:slide_pio_s1_agent|                                                                                 ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:slide_pio_s1_agent                                                                                                                                                                                                                                              ; altera_merlin_slave_agent                            ; core         ;
;          |altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|                                                                   ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent                                                                                                                                                                                                                                ; altera_merlin_slave_agent                            ; core         ;
;          |altera_merlin_slave_agent:timer_0_s1_agent|                                                                                   ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent                                                                                                                                                                                                                                                ; altera_merlin_slave_agent                            ; core         ;
;          |altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|                                                      ; 10 (10)             ; 23 (23)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                                                   ; altera_merlin_slave_translator                       ; core         ;
;          |altera_merlin_slave_translator:modular_adc_0_sample_store_csr_translator|                                                     ; 1 (1)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:modular_adc_0_sample_store_csr_translator                                                                                                                                                                                                                  ; altera_merlin_slave_translator                       ; core         ;
;          |altera_merlin_slave_translator:modular_adc_0_sequencer_csr_translator|                                                        ; 2 (2)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:modular_adc_0_sequencer_csr_translator                                                                                                                                                                                                                     ; altera_merlin_slave_translator                       ; core         ;
;          |altera_merlin_slave_translator:nios_debug_mem_slave_translator|                                                               ; 1 (1)               ; 33 (33)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_debug_mem_slave_translator                                                                                                                                                                                                                            ; altera_merlin_slave_translator                       ; core         ;
;          |altera_merlin_slave_translator:onchip_flash_0_csr_translator|                                                                 ; 6 (6)               ; 33 (33)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_flash_0_csr_translator                                                                                                                                                                                                                              ; altera_merlin_slave_translator                       ; core         ;
;          |altera_merlin_slave_translator:onchip_memory2_0_s1_translator|                                                                ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                                             ; altera_merlin_slave_translator                       ; core         ;
;          |altera_merlin_slave_translator:pio_0_s1_translator|                                                                           ; 7 (7)               ; 14 (14)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator                                                                                                                                                                                                                                        ; altera_merlin_slave_translator                       ; core         ;
;          |altera_merlin_slave_translator:slide_pio_s1_translator|                                                                       ; 6 (6)               ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:slide_pio_s1_translator                                                                                                                                                                                                                                    ; altera_merlin_slave_translator                       ; core         ;
;          |altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|                                                         ; 7 (7)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator                                                                                                                                                                                                                      ; altera_merlin_slave_translator                       ; core         ;
;          |altera_merlin_slave_translator:timer_0_s1_translator|                                                                         ; 6 (6)               ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator                                                                                                                                                                                                                                      ; altera_merlin_slave_translator                       ; core         ;
;          |altera_merlin_traffic_limiter:nios_data_master_limiter|                                                                       ; 14 (14)             ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios_data_master_limiter                                                                                                                                                                                                                                    ; altera_merlin_traffic_limiter                        ; core         ;
;          |altera_merlin_traffic_limiter:nios_instruction_master_limiter|                                                                ; 12 (12)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios_instruction_master_limiter                                                                                                                                                                                                                             ; altera_merlin_traffic_limiter                        ; core         ;
;          |core_mm_interconnect_0_cmd_demux:cmd_demux|                                                                                   ; 22 (22)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                ; core_mm_interconnect_0_cmd_demux                     ; core         ;
;          |core_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                           ; 6 (6)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                        ; core_mm_interconnect_0_cmd_demux_001                 ; core         ;
;          |core_mm_interconnect_0_cmd_mux_003:cmd_mux_003|                                                                               ; 24 (20)             ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_cmd_mux_003:cmd_mux_003                                                                                                                                                                                                                                            ; core_mm_interconnect_0_cmd_mux_003                   ; core         ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                               ; altera_merlin_arbitrator                             ; core         ;
;          |core_mm_interconnect_0_cmd_mux_003:cmd_mux_004|                                                                               ; 54 (50)             ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_cmd_mux_003:cmd_mux_004                                                                                                                                                                                                                                            ; core_mm_interconnect_0_cmd_mux_003                   ; core         ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                               ; altera_merlin_arbitrator                             ; core         ;
;          |core_mm_interconnect_0_cmd_mux_003:cmd_mux_005|                                                                               ; 56 (52)             ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_cmd_mux_003:cmd_mux_005                                                                                                                                                                                                                                            ; core_mm_interconnect_0_cmd_mux_003                   ; core         ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_cmd_mux_003:cmd_mux_005|altera_merlin_arbitrator:arb                                                                                                                                                                                                               ; altera_merlin_arbitrator                             ; core         ;
;          |core_mm_interconnect_0_router:router|                                                                                         ; 52 (52)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_router:router                                                                                                                                                                                                                                                      ; core_mm_interconnect_0_router                        ; core         ;
;          |core_mm_interconnect_0_router_001:router_001|                                                                                 ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                              ; core_mm_interconnect_0_router_001                    ; core         ;
;          |core_mm_interconnect_0_rsp_demux_003:rsp_demux_003|                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_rsp_demux_003:rsp_demux_003                                                                                                                                                                                                                                        ; core_mm_interconnect_0_rsp_demux_003                 ; core         ;
;          |core_mm_interconnect_0_rsp_demux_003:rsp_demux_004|                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_rsp_demux_003:rsp_demux_004                                                                                                                                                                                                                                        ; core_mm_interconnect_0_rsp_demux_003                 ; core         ;
;          |core_mm_interconnect_0_rsp_demux_003:rsp_demux_005|                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_rsp_demux_003:rsp_demux_005                                                                                                                                                                                                                                        ; core_mm_interconnect_0_rsp_demux_003                 ; core         ;
;          |core_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                       ; 162 (162)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                    ; core_mm_interconnect_0_rsp_mux                       ; core         ;
;          |core_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                               ; 65 (65)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                            ; core_mm_interconnect_0_rsp_mux_001                   ; core         ;
;       |core_modular_adc_0:modular_adc_0|                                                                                                ; 83 (0)              ; 83 (0)                    ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_modular_adc_0:modular_adc_0                                                                                                                                                                                                                                                                                                   ; core_modular_adc_0                                   ; core         ;
;          |altera_modular_adc_control:control_internal|                                                                                  ; 31 (0)              ; 44 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal                                                                                                                                                                                                                                                       ; altera_modular_adc_control                           ; core         ;
;             |altera_modular_adc_control_fsm:u_control_fsm|                                                                              ; 31 (31)             ; 44 (42)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm                                                                                                                                                                                                          ; altera_modular_adc_control_fsm                       ; core         ;
;                |altera_std_synchronizer:u_eoc_synchronizer|                                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer                                                                                                                                                               ; altera_std_synchronizer                              ; work         ;
;             |fiftyfivenm_adcblock_top_wrapper:adc_inst|                                                                                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst                                                                                                                                                                                                             ; fiftyfivenm_adcblock_top_wrapper                     ; core         ;
;                |fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance|                                                               ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance                                                                                                                                                    ; fiftyfivenm_adcblock_primitive_wrapper               ; core         ;
;          |altera_modular_adc_sample_store:sample_store_internal|                                                                        ; 34 (34)             ; 27 (27)                   ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal                                                                                                                                                                                                                                             ; altera_modular_adc_sample_store                      ; core         ;
;             |altera_modular_adc_sample_store_ram:u_ss_ram|                                                                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram                                                                                                                                                                                                ; altera_modular_adc_sample_store_ram                  ; core         ;
;                |altsyncram:altsyncram_component|                                                                                        ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component                                                                                                                                                                ; altsyncram                                           ; work         ;
;                   |altsyncram_v5s1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_v5s1:auto_generated                                                                                                                                 ; altsyncram_v5s1                                      ; work         ;
;          |altera_modular_adc_sequencer:sequencer_internal|                                                                              ; 18 (0)              ; 12 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_sequencer:sequencer_internal                                                                                                                                                                                                                                                   ; altera_modular_adc_sequencer                         ; core         ;
;             |altera_modular_adc_sequencer_csr:u_seq_csr|                                                                                ; 10 (10)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_csr:u_seq_csr                                                                                                                                                                                                        ; altera_modular_adc_sequencer_csr                     ; core         ;
;             |altera_modular_adc_sequencer_ctrl:u_seq_ctrl|                                                                              ; 8 (8)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_ctrl:u_seq_ctrl                                                                                                                                                                                                      ; altera_modular_adc_sequencer_ctrl                    ; core         ;
;       |core_nios:nios|                                                                                                                  ; 2225 (34)           ; 1713 (39)                 ; 45888       ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_nios:nios                                                                                                                                                                                                                                                                                                                     ; core_nios                                            ; core         ;
;          |core_nios_cpu:cpu|                                                                                                            ; 2191 (1832)         ; 1674 (1277)               ; 45888       ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_nios:nios|core_nios_cpu:cpu                                                                                                                                                                                                                                                                                                   ; core_nios_cpu                                        ; core         ;
;             |core_nios_cpu_bht_module:core_nios_cpu_bht|                                                                                ; 0 (0)               ; 0 (0)                     ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_bht_module:core_nios_cpu_bht                                                                                                                                                                                                                                                        ; core_nios_cpu_bht_module                             ; core         ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_bht_module:core_nios_cpu_bht|altsyncram:the_altsyncram                                                                                                                                                                                                                              ; altsyncram                                           ; work         ;
;                   |altsyncram_vhc1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_bht_module:core_nios_cpu_bht|altsyncram:the_altsyncram|altsyncram_vhc1:auto_generated                                                                                                                                                                                               ; altsyncram_vhc1                                      ; work         ;
;             |core_nios_cpu_dc_data_module:core_nios_cpu_dc_data|                                                                        ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_dc_data_module:core_nios_cpu_dc_data                                                                                                                                                                                                                                                ; core_nios_cpu_dc_data_module                         ; core         ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_dc_data_module:core_nios_cpu_dc_data|altsyncram:the_altsyncram                                                                                                                                                                                                                      ; altsyncram                                           ; work         ;
;                   |altsyncram_aoe1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_dc_data_module:core_nios_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_aoe1:auto_generated                                                                                                                                                                                       ; altsyncram_aoe1                                      ; work         ;
;             |core_nios_cpu_dc_tag_module:core_nios_cpu_dc_tag|                                                                          ; 0 (0)               ; 0 (0)                     ; 896         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_dc_tag_module:core_nios_cpu_dc_tag                                                                                                                                                                                                                                                  ; core_nios_cpu_dc_tag_module                          ; core         ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 896         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_dc_tag_module:core_nios_cpu_dc_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                        ; altsyncram                                           ; work         ;
;                   |altsyncram_htb1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 896         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_dc_tag_module:core_nios_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_htb1:auto_generated                                                                                                                                                                                         ; altsyncram_htb1                                      ; work         ;
;             |core_nios_cpu_dc_victim_module:core_nios_cpu_dc_victim|                                                                    ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_dc_victim_module:core_nios_cpu_dc_victim                                                                                                                                                                                                                                            ; core_nios_cpu_dc_victim_module                       ; core         ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_dc_victim_module:core_nios_cpu_dc_victim|altsyncram:the_altsyncram                                                                                                                                                                                                                  ; altsyncram                                           ; work         ;
;                   |altsyncram_hec1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_dc_victim_module:core_nios_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_hec1:auto_generated                                                                                                                                                                                   ; altsyncram_hec1                                      ; work         ;
;             |core_nios_cpu_ic_data_module:core_nios_cpu_ic_data|                                                                        ; 2 (0)               ; 1 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_ic_data_module:core_nios_cpu_ic_data                                                                                                                                                                                                                                                ; core_nios_cpu_ic_data_module                         ; core         ;
;                |altsyncram:the_altsyncram|                                                                                              ; 2 (0)               ; 1 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_ic_data_module:core_nios_cpu_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                                      ; altsyncram                                           ; work         ;
;                   |altsyncram_koc1:auto_generated|                                                                                      ; 2 (2)               ; 1 (1)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_ic_data_module:core_nios_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_koc1:auto_generated                                                                                                                                                                                       ; altsyncram_koc1                                      ; work         ;
;             |core_nios_cpu_ic_tag_module:core_nios_cpu_ic_tag|                                                                          ; 0 (0)               ; 0 (0)                     ; 1216        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_ic_tag_module:core_nios_cpu_ic_tag                                                                                                                                                                                                                                                  ; core_nios_cpu_ic_tag_module                          ; core         ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1216        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_ic_tag_module:core_nios_cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                        ; altsyncram                                           ; work         ;
;                   |altsyncram_5ic1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1216        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_ic_tag_module:core_nios_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_5ic1:auto_generated                                                                                                                                                                                         ; altsyncram_5ic1                                      ; work         ;
;             |core_nios_cpu_mult_cell:the_core_nios_cpu_mult_cell|                                                                       ; 0 (0)               ; 64 (0)                    ; 0           ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_mult_cell:the_core_nios_cpu_mult_cell                                                                                                                                                                                                                                               ; core_nios_cpu_mult_cell                              ; core         ;
;                |altera_mult_add:the_altmult_add_p1|                                                                                     ; 0 (0)               ; 32 (0)                    ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_mult_cell:the_core_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_p1                                                                                                                                                                                                            ; altera_mult_add                                      ; work         ;
;                   |altera_mult_add_bbo2:auto_generated|                                                                                 ; 0 (0)               ; 32 (0)                    ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_mult_cell:the_core_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated                                                                                                                                                                        ; altera_mult_add_bbo2                                 ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)               ; 32 (0)                    ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_mult_cell:the_core_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                               ; altera_mult_add_rtl                                  ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)               ; 32 (0)                    ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_mult_cell:the_core_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                      ; ama_multiplier_function                              ; work         ;
;                            |ama_register_function:multiplier_register_block_0|                                                          ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_mult_cell:the_core_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                                    ; ama_register_function                                ; work         ;
;                            |lpm_mult:Mult0|                                                                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_mult_cell:the_core_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                                       ; lpm_mult                                             ; work         ;
;                               |mult_9401:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_mult_cell:the_core_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9401:auto_generated                                              ; mult_9401                                            ; work         ;
;                |altera_mult_add:the_altmult_add_p2|                                                                                     ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_mult_cell:the_core_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_p2                                                                                                                                                                                                            ; altera_mult_add                                      ; work         ;
;                   |altera_mult_add_bbo2:auto_generated|                                                                                 ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_mult_cell:the_core_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated                                                                                                                                                                        ; altera_mult_add_bbo2                                 ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_mult_cell:the_core_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                               ; altera_mult_add_rtl                                  ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_mult_cell:the_core_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                      ; ama_multiplier_function                              ; work         ;
;                            |ama_register_function:multiplier_register_block_0|                                                          ; 0 (0)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_mult_cell:the_core_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                                    ; ama_register_function                                ; work         ;
;                            |lpm_mult:Mult0|                                                                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_mult_cell:the_core_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                                       ; lpm_mult                                             ; work         ;
;                               |mult_9b01:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_mult_cell:the_core_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9b01:auto_generated                                              ; mult_9b01                                            ; work         ;
;                |altera_mult_add:the_altmult_add_p3|                                                                                     ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_mult_cell:the_core_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_p3                                                                                                                                                                                                            ; altera_mult_add                                      ; work         ;
;                   |altera_mult_add_bbo2:auto_generated|                                                                                 ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_mult_cell:the_core_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated                                                                                                                                                                        ; altera_mult_add_bbo2                                 ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_mult_cell:the_core_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                               ; altera_mult_add_rtl                                  ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_mult_cell:the_core_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                      ; ama_multiplier_function                              ; work         ;
;                            |ama_register_function:multiplier_register_block_0|                                                          ; 0 (0)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_mult_cell:the_core_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                                    ; ama_register_function                                ; work         ;
;                            |lpm_mult:Mult0|                                                                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_mult_cell:the_core_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                                       ; lpm_mult                                             ; work         ;
;                               |mult_9b01:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_mult_cell:the_core_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9b01:auto_generated                                              ; mult_9b01                                            ; work         ;
;             |core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci|                                                                       ; 357 (35)            ; 332 (80)                  ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci                                                                                                                                                                                                                                               ; core_nios_cpu_nios2_oci                              ; core         ;
;                |core_nios_cpu_debug_slave_wrapper:the_core_nios_cpu_debug_slave_wrapper|                                                ; 92 (0)              ; 96 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci|core_nios_cpu_debug_slave_wrapper:the_core_nios_cpu_debug_slave_wrapper                                                                                                                                                                       ; core_nios_cpu_debug_slave_wrapper                    ; core         ;
;                   |core_nios_cpu_debug_slave_sysclk:the_core_nios_cpu_debug_slave_sysclk|                                               ; 7 (7)               ; 49 (45)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci|core_nios_cpu_debug_slave_wrapper:the_core_nios_cpu_debug_slave_wrapper|core_nios_cpu_debug_slave_sysclk:the_core_nios_cpu_debug_slave_sysclk                                                                                                 ; core_nios_cpu_debug_slave_sysclk                     ; core         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci|core_nios_cpu_debug_slave_wrapper:the_core_nios_cpu_debug_slave_wrapper|core_nios_cpu_debug_slave_sysclk:the_core_nios_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3                                            ; altera_std_synchronizer                              ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci|core_nios_cpu_debug_slave_wrapper:the_core_nios_cpu_debug_slave_wrapper|core_nios_cpu_debug_slave_sysclk:the_core_nios_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4                                            ; altera_std_synchronizer                              ; work         ;
;                   |core_nios_cpu_debug_slave_tck:the_core_nios_cpu_debug_slave_tck|                                                     ; 81 (81)             ; 47 (43)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci|core_nios_cpu_debug_slave_wrapper:the_core_nios_cpu_debug_slave_wrapper|core_nios_cpu_debug_slave_tck:the_core_nios_cpu_debug_slave_tck                                                                                                       ; core_nios_cpu_debug_slave_tck                        ; core         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci|core_nios_cpu_debug_slave_wrapper:the_core_nios_cpu_debug_slave_wrapper|core_nios_cpu_debug_slave_tck:the_core_nios_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1                                                  ; altera_std_synchronizer                              ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci|core_nios_cpu_debug_slave_wrapper:the_core_nios_cpu_debug_slave_wrapper|core_nios_cpu_debug_slave_tck:the_core_nios_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2                                                  ; altera_std_synchronizer                              ; work         ;
;                   |sld_virtual_jtag_basic:core_nios_cpu_debug_slave_phy|                                                                ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci|core_nios_cpu_debug_slave_wrapper:the_core_nios_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:core_nios_cpu_debug_slave_phy                                                                                                                  ; sld_virtual_jtag_basic                               ; work         ;
;                |core_nios_cpu_nios2_avalon_reg:the_core_nios_cpu_nios2_avalon_reg|                                                      ; 9 (9)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci|core_nios_cpu_nios2_avalon_reg:the_core_nios_cpu_nios2_avalon_reg                                                                                                                                                                             ; core_nios_cpu_nios2_avalon_reg                       ; core         ;
;                |core_nios_cpu_nios2_oci_break:the_core_nios_cpu_nios2_oci_break|                                                        ; 63 (63)             ; 87 (87)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci|core_nios_cpu_nios2_oci_break:the_core_nios_cpu_nios2_oci_break                                                                                                                                                                               ; core_nios_cpu_nios2_oci_break                        ; core         ;
;                |core_nios_cpu_nios2_oci_debug:the_core_nios_cpu_nios2_oci_debug|                                                        ; 8 (8)               ; 9 (7)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci|core_nios_cpu_nios2_oci_debug:the_core_nios_cpu_nios2_oci_debug                                                                                                                                                                               ; core_nios_cpu_nios2_oci_debug                        ; core         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci|core_nios_cpu_nios2_oci_debug:the_core_nios_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                           ; altera_std_synchronizer                              ; work         ;
;                |core_nios_cpu_nios2_oci_xbrk:the_core_nios_cpu_nios2_oci_xbrk|                                                          ; 35 (35)             ; 7 (7)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci|core_nios_cpu_nios2_oci_xbrk:the_core_nios_cpu_nios2_oci_xbrk                                                                                                                                                                                 ; core_nios_cpu_nios2_oci_xbrk                         ; core         ;
;                |core_nios_cpu_nios2_ocimem:the_core_nios_cpu_nios2_ocimem|                                                              ; 115 (115)           ; 49 (49)                   ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci|core_nios_cpu_nios2_ocimem:the_core_nios_cpu_nios2_ocimem                                                                                                                                                                                     ; core_nios_cpu_nios2_ocimem                           ; core         ;
;                   |core_nios_cpu_ociram_sp_ram_module:core_nios_cpu_ociram_sp_ram|                                                      ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci|core_nios_cpu_nios2_ocimem:the_core_nios_cpu_nios2_ocimem|core_nios_cpu_ociram_sp_ram_module:core_nios_cpu_ociram_sp_ram                                                                                                                      ; core_nios_cpu_ociram_sp_ram_module                   ; core         ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci|core_nios_cpu_nios2_ocimem:the_core_nios_cpu_nios2_ocimem|core_nios_cpu_ociram_sp_ram_module:core_nios_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                                                            ; altsyncram                                           ; work         ;
;                         |altsyncram_0n61:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci|core_nios_cpu_nios2_ocimem:the_core_nios_cpu_nios2_ocimem|core_nios_cpu_ociram_sp_ram_module:core_nios_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated                                                             ; altsyncram_0n61                                      ; work         ;
;             |core_nios_cpu_register_bank_a_module:core_nios_cpu_register_bank_a|                                                        ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_register_bank_a_module:core_nios_cpu_register_bank_a                                                                                                                                                                                                                                ; core_nios_cpu_register_bank_a_module                 ; core         ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_register_bank_a_module:core_nios_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                      ; altsyncram                                           ; work         ;
;                   |altsyncram_5tb1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_register_bank_a_module:core_nios_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_5tb1:auto_generated                                                                                                                                                                       ; altsyncram_5tb1                                      ; work         ;
;             |core_nios_cpu_register_bank_b_module:core_nios_cpu_register_bank_b|                                                        ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_register_bank_b_module:core_nios_cpu_register_bank_b                                                                                                                                                                                                                                ; core_nios_cpu_register_bank_b_module                 ; core         ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_register_bank_b_module:core_nios_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                      ; altsyncram                                           ; work         ;
;                   |altsyncram_5tb1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_register_bank_b_module:core_nios_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_5tb1:auto_generated                                                                                                                                                                       ; altsyncram_5tb1                                      ; work         ;
;       |core_onchip_memory2_0:onchip_memory2_0|                                                                                          ; 1 (1)               ; 0 (0)                     ; 131072      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                                             ; core_onchip_memory2_0                                ; core         ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 0 (0)               ; 0 (0)                     ; 131072      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                   ; altsyncram                                           ; work         ;
;             |altsyncram_v5g1:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 131072      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_v5g1:auto_generated                                                                                                                                                                                                                                    ; altsyncram_v5g1                                      ; work         ;
;       |core_pio_0:pio_0|                                                                                                                ; 13 (13)             ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_pio_0:pio_0                                                                                                                                                                                                                                                                                                                   ; core_pio_0                                           ; core         ;
;       |core_slide_pio:slide_pio|                                                                                                        ; 33 (33)             ; 50 (50)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_slide_pio:slide_pio                                                                                                                                                                                                                                                                                                           ; core_slide_pio                                       ; core         ;
;       |core_timer_0:timer_0|                                                                                                            ; 132 (132)           ; 120 (120)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|core:u0|core_timer_0:timer_0                                                                                                                                                                                                                                                                                                               ; core_timer_0                                         ; core         ;
;    |pzdyqx:nabboc|                                                                                                                      ; 122 (0)             ; 72 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|pzdyqx:nabboc                                                                                                                                                                                                                                                                                                                              ; pzdyqx                                               ; work         ;
;       |pzdyqx_impl:pzdyqx_impl_inst|                                                                                                    ; 122 (12)            ; 72 (9)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst                                                                                                                                                                                                                                                                                                 ; pzdyqx_impl                                          ; work         ;
;          |GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|                                                                ; 53 (23)             ; 28 (8)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1                                                                                                                                                                                                                                   ; GHVD5181                                             ; work         ;
;             |LQYT7093:MBPH5020|                                                                                                         ; 30 (30)             ; 20 (20)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020                                                                                                                                                                                                                 ; LQYT7093                                             ; work         ;
;          |KIFI3548:TPOO7242|                                                                                                            ; 13 (13)             ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242                                                                                                                                                                                                                                                                               ; KIFI3548                                             ; work         ;
;          |LQYT7093:LRYQ7721|                                                                                                            ; 22 (22)             ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721                                                                                                                                                                                                                                                                               ; LQYT7093                                             ; work         ;
;          |PUDL0439:ESUL0435|                                                                                                            ; 22 (22)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435                                                                                                                                                                                                                                                                               ; PUDL0439                                             ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 196 (1)             ; 101 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                                              ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 195 (0)             ; 101 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input                          ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 195 (0)             ; 101 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                                          ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 195 (2)             ; 101 (8)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab                              ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 193 (0)             ; 93 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric                    ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 193 (147)           ; 93 (64)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                                         ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 28 (28)             ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                                           ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                                       ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------+
; Name                                                                                                                                                                                                                                                                                      ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------+
; core:u0|core_jtag_uart_0:jtag_uart_0|core_jtag_uart_0_scfifo_r:the_core_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ALTSYNCRAM                                                                                              ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                      ;
; core:u0|core_jtag_uart_0:jtag_uart_0|core_jtag_uart_0_scfifo_w:the_core_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ALTSYNCRAM                                                                                              ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                      ;
; core:u0|core_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_m4g1:auto_generated|ALTSYNCRAM                                                                                                                                                                  ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                      ;
; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_v5s1:auto_generated|ALTSYNCRAM                                                                     ; M9K  ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024   ; None                      ;
; core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_bht_module:core_nios_cpu_bht|altsyncram:the_altsyncram|altsyncram_vhc1:auto_generated|ALTSYNCRAM                                                                                                                                   ; AUTO ; Simple Dual Port ; 256          ; 2            ; 256          ; 2            ; 512    ; None                      ;
; core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_dc_data_module:core_nios_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_aoe1:auto_generated|ALTSYNCRAM                                                                                                                           ; AUTO ; Simple Dual Port ; 512          ; 32           ; 512          ; 32           ; 16384  ; None                      ;
; core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_dc_tag_module:core_nios_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_htb1:auto_generated|ALTSYNCRAM                                                                                                                             ; AUTO ; Simple Dual Port ; 64           ; 14           ; 64           ; 14           ; 896    ; None                      ;
; core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_dc_victim_module:core_nios_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_hec1:auto_generated|ALTSYNCRAM                                                                                                                       ; AUTO ; Simple Dual Port ; 8            ; 32           ; 8            ; 32           ; 256    ; None                      ;
; core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_ic_data_module:core_nios_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_koc1:auto_generated|ALTSYNCRAM                                                                                                                           ; AUTO ; Simple Dual Port ; 512          ; 32           ; 512          ; 32           ; 16384  ; None                      ;
; core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_ic_tag_module:core_nios_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_5ic1:auto_generated|ALTSYNCRAM                                                                                                                             ; AUTO ; Simple Dual Port ; 64           ; 19           ; 64           ; 19           ; 1216   ; None                      ;
; core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci|core_nios_cpu_nios2_ocimem:the_core_nios_cpu_nios2_ocimem|core_nios_cpu_ociram_sp_ram_module:core_nios_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192   ; None                      ;
; core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_register_bank_a_module:core_nios_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_5tb1:auto_generated|ALTSYNCRAM                                                                                                           ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                      ;
; core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_register_bank_b_module:core_nios_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_5tb1:auto_generated|ALTSYNCRAM                                                                                                           ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                      ;
; core:u0|core_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_v5g1:auto_generated|ALTSYNCRAM                                                                                                                                                                        ; AUTO ; Single Port      ; 4096         ; 32           ; --           ; --           ; 131072 ; core_onchip_memory2_0.hex ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 3           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 6           ;
; Signed Embedded Multipliers           ; 1           ;
; Unsigned Embedded Multipliers         ; 2           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+------------------------------------------+---------+--------------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name                             ; Version ; Release Date ; License Type  ; Entity Instance                                                                                                                                                                                                                                                                           ; IP Include File ;
+--------+------------------------------------------+---------+--------------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed      ; |DE10_LITE_Golden_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed      ; |DE10_LITE_Golden_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed      ; |DE10_LITE_Golden_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed      ; |DE10_LITE_Golden_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed      ; |DE10_LITE_Golden_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; N/A    ; Qsys                                     ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|core:u0                                                                                                                                                                                                                                                             ; core.qsys       ;
; Altera ; altpll                                   ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|core:u0|core_altpll_0:altpll_0                                                                                                                                                                                                                                      ; core.qsys       ;
; Altera ; altera_irq_mapper                        ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|core:u0|core_irq_mapper:irq_mapper                                                                                                                                                                                                                                  ; core.qsys       ;
; Altera ; altera_irq_clock_crosser                 ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|core:u0|altera_irq_clock_crosser:irq_synchronizer                                                                                                                                                                                                                   ; core.qsys       ;
; Altera ; altera_irq_clock_crosser                 ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|core:u0|altera_irq_clock_crosser:irq_synchronizer_001                                                                                                                                                                                                               ; core.qsys       ;
; Altera ; altera_avalon_jtag_uart                  ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|core:u0|core_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                ; core.qsys       ;
; Altera ; altera_jtag_avalon_master                ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|core:u0|core_master_0:master_0                                                                                                                                                                                                                                      ; core.qsys       ;
; Altera ; altera_avalon_st_bytes_to_packets        ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|core:u0|core_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p                                                                                                                                                                                                ; core.qsys       ;
; Altera ; channel_adapter                          ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|core:u0|core_master_0:master_0|core_master_0_b2p_adapter:b2p_adapter                                                                                                                                                                                                ; core.qsys       ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|core:u0|core_master_0:master_0|altera_avalon_sc_fifo:fifo                                                                                                                                                                                                           ; core.qsys       ;
; Altera ; altera_jtag_dc_streaming                 ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                                                                                                                                                     ; core.qsys       ;
; Altera ; altera_avalon_st_packets_to_bytes        ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|core:u0|core_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b                                                                                                                                                                                                ; core.qsys       ;
; Altera ; channel_adapter                          ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|core:u0|core_master_0:master_0|core_master_0_p2b_adapter:p2b_adapter                                                                                                                                                                                                ; core.qsys       ;
; Altera ; altera_reset_controller                  ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|core:u0|core_master_0:master_0|altera_reset_controller:rst_controller                                                                                                                                                                                               ; core.qsys       ;
; Altera ; timing_adapter                           ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|core:u0|core_master_0:master_0|core_master_0_timing_adt:timing_adt                                                                                                                                                                                                  ; core.qsys       ;
; Altera ; altera_avalon_packets_to_master          ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|core:u0|core_master_0:master_0|altera_avalon_packets_to_master:transacto                                                                                                                                                                                            ; core.qsys       ;
; Altera ; altera_avalon_mm_clock_crossing_bridge   ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|core:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0                                                                                                                                                                                           ; core.qsys       ;
; Altera ; altera_mm_interconnect                   ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                    ; core.qsys       ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                                         ; core.qsys       ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|core_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                ; core.qsys       ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                                                     ; core.qsys       ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|core_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                            ; core.qsys       ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                                                     ; core.qsys       ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|core_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                            ; core.qsys       ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                                                                                     ; core.qsys       ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|core_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                            ; core.qsys       ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004                                                                                                                                                     ; core.qsys       ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004|core_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                            ; core.qsys       ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005                                                                                                                                                     ; core.qsys       ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005|core_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                            ; core.qsys       ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006                                                                                                                                                     ; core.qsys       ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006|core_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                            ; core.qsys       ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007                                                                                                                                                     ; core.qsys       ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007|core_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                            ; core.qsys       ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008                                                                                                                                                     ; core.qsys       ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008|core_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                            ; core.qsys       ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009                                                                                                                                                     ; core.qsys       ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009|core_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                            ; core.qsys       ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010                                                                                                                                                     ; core.qsys       ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010|core_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                            ; core.qsys       ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                         ; core.qsys       ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                 ; core.qsys       ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                             ; core.qsys       ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                         ; core.qsys       ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                                                         ; core.qsys       ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_cmd_mux_003:cmd_mux_003                                                                                                                                                                     ; core.qsys       ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_cmd_mux_003:cmd_mux_004                                                                                                                                                                     ; core.qsys       ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_cmd_mux_003:cmd_mux_005                                                                                                                                                                     ; core.qsys       ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_cmd_mux:cmd_mux_006                                                                                                                                                                         ; core.qsys       ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_cmd_mux:cmd_mux_007                                                                                                                                                                         ; core.qsys       ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_cmd_mux:cmd_mux_008                                                                                                                                                                         ; core.qsys       ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_cmd_mux:cmd_mux_009                                                                                                                                                                         ; core.qsys       ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_cmd_mux:cmd_mux_010                                                                                                                                                                         ; core.qsys       ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                   ; core.qsys       ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                               ; core.qsys       ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                               ; core.qsys       ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                               ; core.qsys       ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004                                                                                                                                                               ; core.qsys       ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005                                                                                                                                                               ; core.qsys       ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006                                                                                                                                                               ; core.qsys       ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007                                                                                                                                                               ; core.qsys       ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008                                                                                                                                                               ; core.qsys       ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009                                                                                                                                                               ; core.qsys       ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010                                                                                                                                                               ; core.qsys       ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011                                                                                                                                                               ; core.qsys       ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012                                                                                                                                                               ; core.qsys       ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013                                                                                                                                                               ; core.qsys       ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent                                                                                                                                                      ; core.qsys       ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo                                                                                                                                               ; core.qsys       ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                 ; core.qsys       ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                            ; core.qsys       ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:modular_adc_0_sample_store_csr_agent                                                                                                                                                     ; core.qsys       ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rdata_fifo                                                                                                                                              ; core.qsys       ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rsp_fifo                                                                                                                                                ; core.qsys       ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:modular_adc_0_sample_store_csr_translator                                                                                                                                           ; core.qsys       ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:modular_adc_0_sequencer_csr_agent                                                                                                                                                        ; core.qsys       ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rdata_fifo                                                                                                                                                 ; core.qsys       ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rsp_fifo                                                                                                                                                   ; core.qsys       ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:modular_adc_0_sequencer_csr_translator                                                                                                                                              ; core.qsys       ;
; Altera ; altera_merlin_master_agent               ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios_data_master_agent                                                                                                                                                                  ; core.qsys       ;
; Altera ; altera_merlin_traffic_limiter            ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios_data_master_limiter                                                                                                                                                             ; core.qsys       ;
; Altera ; altera_merlin_master_translator          ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_data_master_translator                                                                                                                                                        ; core.qsys       ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_debug_mem_slave_agent                                                                                                                                                               ; core.qsys       ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo                                                                                                                                                          ; core.qsys       ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_debug_mem_slave_translator                                                                                                                                                     ; core.qsys       ;
; Altera ; altera_merlin_master_agent               ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios_instruction_master_agent                                                                                                                                                           ; core.qsys       ;
; Altera ; altera_merlin_traffic_limiter            ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios_instruction_master_limiter                                                                                                                                                      ; core.qsys       ;
; Altera ; altera_merlin_master_translator          ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_instruction_master_translator                                                                                                                                                 ; core.qsys       ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_flash_0_csr_agent                                                                                                                                                                 ; core.qsys       ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo                                                                                                                                                            ; core.qsys       ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_flash_0_csr_translator                                                                                                                                                       ; core.qsys       ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_flash_0_data_agent                                                                                                                                                                ; core.qsys       ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo                                                                                                                                                           ; core.qsys       ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_flash_0_data_translator                                                                                                                                                      ; core.qsys       ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent                                                                                                                                                                ; core.qsys       ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                           ; core.qsys       ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                      ; core.qsys       ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent                                                                                                                                                                           ; core.qsys       ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo                                                                                                                                                                    ; core.qsys       ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo                                                                                                                                                                      ; core.qsys       ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator                                                                                                                                                                 ; core.qsys       ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_router:router                                                                                                                                                                               ; core.qsys       ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_router_001:router_001                                                                                                                                                                       ; core.qsys       ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_router_002:router_002                                                                                                                                                                       ; core.qsys       ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_router_002:router_003                                                                                                                                                                       ; core.qsys       ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_router_002:router_004                                                                                                                                                                       ; core.qsys       ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_router_005:router_005                                                                                                                                                                       ; core.qsys       ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_router_005:router_006                                                                                                                                                                       ; core.qsys       ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_router_005:router_007                                                                                                                                                                       ; core.qsys       ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_router_002:router_008                                                                                                                                                                       ; core.qsys       ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_router_002:router_009                                                                                                                                                                       ; core.qsys       ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_router_002:router_010                                                                                                                                                                       ; core.qsys       ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_router_002:router_011                                                                                                                                                                       ; core.qsys       ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_router_002:router_012                                                                                                                                                                       ; core.qsys       ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                         ; core.qsys       ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                                                     ; core.qsys       ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_rsp_demux_002:rsp_demux_002                                                                                                                                                                 ; core.qsys       ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_rsp_demux_003:rsp_demux_003                                                                                                                                                                 ; core.qsys       ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_rsp_demux_003:rsp_demux_004                                                                                                                                                                 ; core.qsys       ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_rsp_demux_003:rsp_demux_005                                                                                                                                                                 ; core.qsys       ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_rsp_demux_006:rsp_demux_006                                                                                                                                                                 ; core.qsys       ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_rsp_demux_006:rsp_demux_007                                                                                                                                                                 ; core.qsys       ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_rsp_demux_006:rsp_demux_008                                                                                                                                                                 ; core.qsys       ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_rsp_demux:rsp_demux_009                                                                                                                                                                     ; core.qsys       ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_rsp_demux:rsp_demux_010                                                                                                                                                                     ; core.qsys       ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                             ; core.qsys       ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                     ; core.qsys       ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:slide_pio_s1_agent                                                                                                                                                                       ; core.qsys       ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_pio_s1_agent_rdata_fifo                                                                                                                                                                ; core.qsys       ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_pio_s1_agent_rsp_fifo                                                                                                                                                                  ; core.qsys       ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:slide_pio_s1_translator                                                                                                                                                             ; core.qsys       ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent                                                                                                                                                         ; core.qsys       ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo                                                                                                                                                  ; core.qsys       ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo                                                                                                                                                    ; core.qsys       ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator                                                                                                                                               ; core.qsys       ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent                                                                                                                                                                         ; core.qsys       ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo                                                                                                                                                                  ; core.qsys       ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo                                                                                                                                                                    ; core.qsys       ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator                                                                                                                                                               ; core.qsys       ;
; Altera ; altera_modular_adc                       ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|core:u0|core_modular_adc_0:modular_adc_0                                                                                                                                                                                                                            ; core.qsys       ;
; Altera ; altera_modular_adc_control               ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal                                                                                                                                                                                ; core.qsys       ;
; Altera ; altera_modular_adc_sample_store          ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal                                                                                                                                                                      ; core.qsys       ;
; Altera ; altera_modular_adc_sequencer             ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_sequencer:sequencer_internal                                                                                                                                                                            ; core.qsys       ;
; Altera ; altera_nios2_gen2                        ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|core:u0|core_nios:nios                                                                                                                                                                                                                                              ; core.qsys       ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_LITE_Golden_Top|core:u0|core_nios:nios|core_nios_cpu:cpu                                                                                                                                                                                                                            ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_LITE_Golden_Top|core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_bht_module:core_nios_cpu_bht                                                                                                                                                                                 ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_LITE_Golden_Top|core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_dc_data_module:core_nios_cpu_dc_data                                                                                                                                                                         ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_LITE_Golden_Top|core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_dc_tag_module:core_nios_cpu_dc_tag                                                                                                                                                                           ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_LITE_Golden_Top|core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_dc_victim_module:core_nios_cpu_dc_victim                                                                                                                                                                     ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_LITE_Golden_Top|core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_ic_data_module:core_nios_cpu_ic_data                                                                                                                                                                         ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_LITE_Golden_Top|core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_ic_tag_module:core_nios_cpu_ic_tag                                                                                                                                                                           ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_LITE_Golden_Top|core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_register_bank_a_module:core_nios_cpu_register_bank_a                                                                                                                                                         ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_LITE_Golden_Top|core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_register_bank_b_module:core_nios_cpu_register_bank_b                                                                                                                                                         ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_LITE_Golden_Top|core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci                                                                                                                                                                        ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_LITE_Golden_Top|core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci|core_nios_cpu_nios2_avalon_reg:the_core_nios_cpu_nios2_avalon_reg                                                                                                      ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_LITE_Golden_Top|core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci|core_nios_cpu_nios2_oci_break:the_core_nios_cpu_nios2_oci_break                                                                                                        ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_LITE_Golden_Top|core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci|core_nios_cpu_nios2_oci_dbrk:the_core_nios_cpu_nios2_oci_dbrk                                                                                                          ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_LITE_Golden_Top|core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci|core_nios_cpu_nios2_oci_debug:the_core_nios_cpu_nios2_oci_debug                                                                                                        ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_LITE_Golden_Top|core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci|core_nios_cpu_nios2_oci_dtrace:the_core_nios_cpu_nios2_oci_dtrace                                                                                                      ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_LITE_Golden_Top|core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci|core_nios_cpu_nios2_oci_dtrace:the_core_nios_cpu_nios2_oci_dtrace|core_nios_cpu_nios2_oci_td_mode:core_nios_cpu_nios2_oci_trc_ctrl_td_mode                             ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_LITE_Golden_Top|core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci|core_nios_cpu_nios2_oci_fifo:the_core_nios_cpu_nios2_oci_fifo                                                                                                          ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_LITE_Golden_Top|core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci|core_nios_cpu_nios2_oci_fifo:the_core_nios_cpu_nios2_oci_fifo|core_nios_cpu_nios2_oci_compute_input_tm_cnt:the_core_nios_cpu_nios2_oci_compute_input_tm_cnt            ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_LITE_Golden_Top|core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci|core_nios_cpu_nios2_oci_fifo:the_core_nios_cpu_nios2_oci_fifo|core_nios_cpu_nios2_oci_fifo_cnt_inc:the_core_nios_cpu_nios2_oci_fifo_cnt_inc                            ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_LITE_Golden_Top|core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci|core_nios_cpu_nios2_oci_fifo:the_core_nios_cpu_nios2_oci_fifo|core_nios_cpu_nios2_oci_fifo_wrptr_inc:the_core_nios_cpu_nios2_oci_fifo_wrptr_inc                        ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_LITE_Golden_Top|core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci|core_nios_cpu_nios2_oci_im:the_core_nios_cpu_nios2_oci_im                                                                                                              ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_LITE_Golden_Top|core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci|core_nios_cpu_nios2_oci_itrace:the_core_nios_cpu_nios2_oci_itrace                                                                                                      ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_LITE_Golden_Top|core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci|core_nios_cpu_nios2_oci_pib:the_core_nios_cpu_nios2_oci_pib                                                                                                            ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_LITE_Golden_Top|core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci|core_nios_cpu_nios2_oci_xbrk:the_core_nios_cpu_nios2_oci_xbrk                                                                                                          ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_LITE_Golden_Top|core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci|core_nios_cpu_nios2_ocimem:the_core_nios_cpu_nios2_ocimem                                                                                                              ;                 ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_LITE_Golden_Top|core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci|core_nios_cpu_nios2_ocimem:the_core_nios_cpu_nios2_ocimem|core_nios_cpu_ociram_sp_ram_module:core_nios_cpu_ociram_sp_ram                                               ;                 ;
; Altera ; altera_onchip_flash                      ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|core:u0|altera_onchip_flash:onchip_flash_0                                                                                                                                                                                                                          ; core.qsys       ;
; Altera ; 6AF7_FFFF                                ; N/A     ; N/A          ; Licensed      ; |DE10_LITE_Golden_Top|core:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block                                                                                                                                                                      ;                 ;
; Altera ; altera_avalon_onchip_memory2             ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|core:u0|core_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                      ; core.qsys       ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|core:u0|core_pio_0:pio_0                                                                                                                                                                                                                                            ; core.qsys       ;
; Altera ; altera_reset_controller                  ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|core:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                      ; core.qsys       ;
; Altera ; altera_reset_controller                  ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|core:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                  ; core.qsys       ;
; Altera ; altera_reset_controller                  ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|core:u0|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                  ; core.qsys       ;
; Altera ; altera_reset_controller                  ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|core:u0|altera_reset_controller:rst_controller_003                                                                                                                                                                                                                  ; core.qsys       ;
; Altera ; altera_reset_controller                  ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|core:u0|altera_reset_controller:rst_controller_004                                                                                                                                                                                                                  ; core.qsys       ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|core:u0|core_slide_pio:slide_pio                                                                                                                                                                                                                                    ; core.qsys       ;
; Altera ; altera_avalon_sysid_qsys                 ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|core:u0|core_sysid_qsys_0:sysid_qsys_0                                                                                                                                                                                                                              ; core.qsys       ;
; Altera ; altera_avalon_timer                      ; 18.1    ; N/A          ; N/A           ; |DE10_LITE_Golden_Top|core:u0|core_timer_0:timer_0                                                                                                                                                                                                                                        ; core.qsys       ;
+--------+------------------------------------------+---------+--------------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
OpenCore Plus Hardware Evaluation feature is turned on for all cores in the design.


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE10_LITE_Golden_Top|core:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|avmm_read_valid_state           ;
+----------------------------------------------+---------------------------------------+----------------------------------------------+------------------------------------------+
; Name                                         ; avmm_read_valid_state.READ_VALID_IDLE ; avmm_read_valid_state.READ_VALID_PRE_READING ; avmm_read_valid_state.READ_VALID_READING ;
+----------------------------------------------+---------------------------------------+----------------------------------------------+------------------------------------------+
; avmm_read_valid_state.READ_VALID_IDLE        ; 0                                     ; 0                                            ; 0                                        ;
; avmm_read_valid_state.READ_VALID_READING     ; 1                                     ; 0                                            ; 1                                        ;
; avmm_read_valid_state.READ_VALID_PRE_READING ; 1                                     ; 1                                            ; 0                                        ;
+----------------------------------------------+---------------------------------------+----------------------------------------------+------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE10_LITE_Golden_Top|core:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|read_state                                                                                                                       ;
+--------------------------------+--------------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+
; Name                           ; read_state.READ_STATE_PULSE_SE ; read_state.READ_STATE_CLEAR ; read_state.READ_STATE_FINAL ; read_state.READ_STATE_READY ; read_state.READ_STATE_DUMMY ; read_state.READ_STATE_SETUP ; read_state.READ_STATE_ADDR ; read_state.READ_STATE_IDLE ;
+--------------------------------+--------------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+
; read_state.READ_STATE_IDLE     ; 0                              ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                          ; 0                          ;
; read_state.READ_STATE_ADDR     ; 0                              ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 1                          ; 1                          ;
; read_state.READ_STATE_SETUP    ; 0                              ; 0                           ; 0                           ; 0                           ; 0                           ; 1                           ; 0                          ; 1                          ;
; read_state.READ_STATE_DUMMY    ; 0                              ; 0                           ; 0                           ; 0                           ; 1                           ; 0                           ; 0                          ; 1                          ;
; read_state.READ_STATE_READY    ; 0                              ; 0                           ; 0                           ; 1                           ; 0                           ; 0                           ; 0                          ; 1                          ;
; read_state.READ_STATE_FINAL    ; 0                              ; 0                           ; 1                           ; 0                           ; 0                           ; 0                           ; 0                          ; 1                          ;
; read_state.READ_STATE_CLEAR    ; 0                              ; 1                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                          ; 1                          ;
; read_state.READ_STATE_PULSE_SE ; 1                              ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                          ; 1                          ;
+--------------------------------+--------------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE10_LITE_Golden_Top|core:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|erase_state                                                                              ;
+-----------------------------------+-------------------------------+-------------------------------+-----------------------------------+-----------------------------------+------------------------------+------------------------------+
; Name                              ; erase_state.ERASE_STATE_ERROR ; erase_state.ERASE_STATE_RESET ; erase_state.ERASE_STATE_WAIT_DONE ; erase_state.ERASE_STATE_WAIT_BUSY ; erase_state.ERASE_STATE_ADDR ; erase_state.ERASE_STATE_IDLE ;
+-----------------------------------+-------------------------------+-------------------------------+-----------------------------------+-----------------------------------+------------------------------+------------------------------+
; erase_state.ERASE_STATE_IDLE      ; 0                             ; 0                             ; 0                                 ; 0                                 ; 0                            ; 0                            ;
; erase_state.ERASE_STATE_ADDR      ; 0                             ; 0                             ; 0                                 ; 0                                 ; 1                            ; 1                            ;
; erase_state.ERASE_STATE_WAIT_BUSY ; 0                             ; 0                             ; 0                                 ; 1                                 ; 0                            ; 1                            ;
; erase_state.ERASE_STATE_WAIT_DONE ; 0                             ; 0                             ; 1                                 ; 0                                 ; 0                            ; 1                            ;
; erase_state.ERASE_STATE_RESET     ; 0                             ; 1                             ; 0                                 ; 0                                 ; 0                            ; 1                            ;
; erase_state.ERASE_STATE_ERROR     ; 1                             ; 0                             ; 0                                 ; 0                                 ; 0                            ; 1                            ;
+-----------------------------------+-------------------------------+-------------------------------+-----------------------------------+-----------------------------------+------------------------------+------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE10_LITE_Golden_Top|core:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_state                                                                                                              ;
+-----------------------------------+-------------------------------+-------------------------------+-----------------------------------+-----------------------------------+-------------------------------+------------------------------+------------------------------+
; Name                              ; write_state.WRITE_STATE_ERROR ; write_state.WRITE_STATE_RESET ; write_state.WRITE_STATE_WAIT_DONE ; write_state.WRITE_STATE_WAIT_BUSY ; write_state.WRITE_STATE_WRITE ; write_state.WRITE_STATE_ADDR ; write_state.WRITE_STATE_IDLE ;
+-----------------------------------+-------------------------------+-------------------------------+-----------------------------------+-----------------------------------+-------------------------------+------------------------------+------------------------------+
; write_state.WRITE_STATE_IDLE      ; 0                             ; 0                             ; 0                                 ; 0                                 ; 0                             ; 0                            ; 0                            ;
; write_state.WRITE_STATE_ADDR      ; 0                             ; 0                             ; 0                                 ; 0                                 ; 0                             ; 1                            ; 1                            ;
; write_state.WRITE_STATE_WRITE     ; 0                             ; 0                             ; 0                                 ; 0                                 ; 1                             ; 0                            ; 1                            ;
; write_state.WRITE_STATE_WAIT_BUSY ; 0                             ; 0                             ; 0                                 ; 1                                 ; 0                             ; 0                            ; 1                            ;
; write_state.WRITE_STATE_WAIT_DONE ; 0                             ; 0                             ; 1                                 ; 0                                 ; 0                             ; 0                            ; 1                            ;
; write_state.WRITE_STATE_RESET     ; 0                             ; 1                             ; 0                                 ; 0                                 ; 0                             ; 0                            ; 1                            ;
; write_state.WRITE_STATE_ERROR     ; 1                             ; 0                             ; 0                                 ; 0                                 ; 0                             ; 0                            ; 1                            ;
+-----------------------------------+-------------------------------+-------------------------------+-----------------------------------+-----------------------------------+-------------------------------+------------------------------+------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE10_LITE_Golden_Top|core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state                                                                                                                                                                                                                                                                                                                                 ;
+---------------------------+------------------+---------------------+-------------------------+---------------------------+----------------------+-------------------------+-------------------------+-------------------------+--------------------+----------------------+-----------------+---------------------+---------------------+-------------------+-----------------+----------------------+---------------------+------------------------+------------------------+-------------------+-----------------+
; Name                      ; ctrl_state.SYNC1 ; ctrl_state.AVRG_CNT ; ctrl_state.PUTRESP_PEND ; ctrl_state.WAIT_PEND_DLY1 ; ctrl_state.WAIT_PEND ; ctrl_state.PUTRESP_DLY3 ; ctrl_state.PUTRESP_DLY2 ; ctrl_state.PUTRESP_DLY1 ; ctrl_state.PUTRESP ; ctrl_state.CONV_DLY1 ; ctrl_state.CONV ; ctrl_state.PRE_CONV ; ctrl_state.GETCMD_W ; ctrl_state.GETCMD ; ctrl_state.WAIT ; ctrl_state.PWRUP_SOC ; ctrl_state.PWRUP_CH ; ctrl_state.PWRDWN_DONE ; ctrl_state.PWRDWN_TSEN ; ctrl_state.PWRDWN ; ctrl_state.IDLE ;
+---------------------------+------------------+---------------------+-------------------------+---------------------------+----------------------+-------------------------+-------------------------+-------------------------+--------------------+----------------------+-----------------+---------------------+---------------------+-------------------+-----------------+----------------------+---------------------+------------------------+------------------------+-------------------+-----------------+
; ctrl_state.IDLE           ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 0               ;
; ctrl_state.PWRDWN         ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 1                 ; 1               ;
; ctrl_state.PWRDWN_TSEN    ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 1                      ; 0                 ; 1               ;
; ctrl_state.PWRDWN_DONE    ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 1                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PWRUP_CH       ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 1                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PWRUP_SOC      ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 1                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.WAIT           ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 1               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.GETCMD         ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 1                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.GETCMD_W       ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 1                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PRE_CONV       ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 1                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.CONV           ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 1               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.CONV_DLY1      ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 1                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PUTRESP        ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 1                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PUTRESP_DLY1   ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 1                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PUTRESP_DLY2   ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 1                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PUTRESP_DLY3   ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 1                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.WAIT_PEND      ; 0                ; 0                   ; 0                       ; 0                         ; 1                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.WAIT_PEND_DLY1 ; 0                ; 0                   ; 0                       ; 1                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PUTRESP_PEND   ; 0                ; 0                   ; 1                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.AVRG_CNT       ; 0                ; 1                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.SYNC1          ; 1                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
+---------------------------+------------------+---------------------+-------------------------+---------------------------+----------------------+-------------------------+-------------------------+-------------------------+--------------------+----------------------+-----------------+---------------------+---------------------+-------------------+-----------------+----------------------+---------------------+------------------------+------------------------+-------------------+-----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE10_LITE_Golden_Top|core:u0|core_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state                                                                                                                                                                                                       ;
+-----------------------+----------------------+-----------------------+----------------------+---------------------+-------------------+---------------------+------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+
; Name                  ; state.READ_SEND_WAIT ; state.READ_SEND_ISSUE ; state.READ_DATA_WAIT ; state.READ_CMD_WAIT ; state.READ_ASSERT ; state.RETURN_PACKET ; state.WRITE_WAIT ; state.GET_WRITE_DATA ; state.GET_ADDR4 ; state.GET_ADDR3 ; state.GET_ADDR2 ; state.GET_ADDR1 ; state.GET_SIZE2 ; state.GET_SIZE1 ; state.GET_EXTRA ; state.0000 ;
+-----------------------+----------------------+-----------------------+----------------------+---------------------+-------------------+---------------------+------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+
; state.0000            ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0          ;
; state.GET_EXTRA       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 1          ;
; state.GET_SIZE1       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 1          ;
; state.GET_SIZE2       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 1          ;
; state.GET_ADDR1       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_ADDR2       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_ADDR3       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_ADDR4       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_WRITE_DATA  ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 1                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.WRITE_WAIT      ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 1                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.RETURN_PACKET   ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 1                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_ASSERT     ; 0                    ; 0                     ; 0                    ; 0                   ; 1                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_CMD_WAIT   ; 0                    ; 0                     ; 0                    ; 1                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_DATA_WAIT  ; 0                    ; 0                     ; 1                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_SEND_ISSUE ; 0                    ; 1                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_SEND_WAIT  ; 1                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
+-----------------------+----------------------+-----------------------+----------------------+---------------------+-------------------+---------------------+------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE10_LITE_Golden_Top|core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state ;
+-------------------------+----------------------+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                    ; read_state.ST_HEADER ; read_state.ST_READ_DATA ; read_state.ST_PADDED                                                                                                                                         ;
+-------------------------+----------------------+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; read_state.ST_HEADER    ; 0                    ; 0                       ; 0                                                                                                                                                            ;
; read_state.ST_PADDED    ; 1                    ; 0                       ; 1                                                                                                                                                            ;
; read_state.ST_READ_DATA ; 1                    ; 1                       ; 0                                                                                                                                                            ;
+-------------------------+----------------------+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE10_LITE_Golden_Top|core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state ;
+---------------------------+---------------------------+-------------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------+
; Name                      ; write_state.ST_WRITE_DATA ; write_state.ST_HEADER_2 ; write_state.ST_HEADER_1 ; write_state.ST_BYPASS                                                                                                        ;
+---------------------------+---------------------------+-------------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------+
; write_state.ST_BYPASS     ; 0                         ; 0                       ; 0                       ; 0                                                                                                                            ;
; write_state.ST_HEADER_1   ; 0                         ; 0                       ; 1                       ; 1                                                                                                                            ;
; write_state.ST_HEADER_2   ; 0                         ; 1                       ; 0                       ; 1                                                                                                                            ;
; write_state.ST_WRITE_DATA ; 1                         ; 0                       ; 0                       ; 1                                                                                                                            ;
+---------------------------+---------------------------+-------------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE10_LITE_Golden_Top|core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci|core_nios_cpu_debug_slave_wrapper:the_core_nios_cpu_debug_slave_wrapper|core_nios_cpu_debug_slave_tck:the_core_nios_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                          ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                   ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                   ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                   ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                   ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                   ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                   ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                           ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                             ; yes                                                              ; yes                                        ;
; core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|dreg[1]                                                     ; yes                                                              ; yes                                        ;
; core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci|core_nios_cpu_debug_slave_wrapper:the_core_nios_cpu_debug_slave_wrapper|core_nios_cpu_debug_slave_tck:the_core_nios_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci|core_nios_cpu_debug_slave_wrapper:the_core_nios_cpu_debug_slave_wrapper|core_nios_cpu_debug_slave_tck:the_core_nios_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; core:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_std_synchronizer:stdsync_busy_clear|dreg[0]                                                                                                                                             ; yes                                                              ; yes                                        ;
; core:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_std_synchronizer:stdsync_busy|dreg[0]                                                                                                                                                   ; yes                                                              ; yes                                        ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                 ; yes                                                              ; yes                                        ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                             ; yes                                                              ; yes                                        ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                             ; yes                                                              ; yes                                        ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                             ; yes                                                              ; yes                                        ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                             ; yes                                                              ; yes                                        ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                             ; yes                                                              ; yes                                        ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                             ; yes                                                              ; yes                                        ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                             ; yes                                                              ; yes                                        ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                             ; yes                                                              ; yes                                        ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                             ; yes                                                              ; yes                                        ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                             ; yes                                                              ; yes                                        ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                             ; yes                                                              ; yes                                        ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                             ; yes                                                              ; yes                                        ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                             ; yes                                                              ; yes                                        ;
; core:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                             ; yes                                                              ; yes                                        ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                              ; yes                                                              ; yes                                        ;
; core:u0|core_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:core_jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; core:u0|core_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:core_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; core:u0|core_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:core_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|dreg[0]                                                     ; yes                                                              ; yes                                        ;
; core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[1]                                                ; yes                                                              ; yes                                        ;
; core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[1]                                              ; yes                                                              ; yes                                        ;
; core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                          ; yes                                                              ; yes                                        ;
; core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci|core_nios_cpu_debug_slave_wrapper:the_core_nios_cpu_debug_slave_wrapper|core_nios_cpu_debug_slave_tck:the_core_nios_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci|core_nios_cpu_debug_slave_wrapper:the_core_nios_cpu_debug_slave_wrapper|core_nios_cpu_debug_slave_tck:the_core_nios_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; core:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_std_synchronizer:stdsync_busy_clear|din_s1                                                                                                                                              ; yes                                                              ; yes                                        ;
; core:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_std_synchronizer:stdsync_busy|din_s1                                                                                                                                                    ; yes                                                              ; yes                                        ;
; core:u0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                  ; yes                                                              ; yes                                        ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                              ; yes                                                              ; yes                                        ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                              ; yes                                                              ; yes                                        ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                              ; yes                                                              ; yes                                        ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                              ; yes                                                              ; yes                                        ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                              ; yes                                                              ; yes                                        ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                              ; yes                                                              ; yes                                        ;
; core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci|core_nios_cpu_nios2_oci_debug:the_core_nios_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                ; yes                                                              ; yes                                        ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                              ; yes                                                              ; yes                                        ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                              ; yes                                                              ; yes                                        ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                              ; yes                                                              ; yes                                        ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                              ; yes                                                              ; yes                                        ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                              ; yes                                                              ; yes                                        ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                              ; yes                                                              ; yes                                        ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                              ; yes                                                              ; yes                                        ;
; core:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                              ; yes                                                              ; yes                                        ;
; core:u0|core_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:core_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; core:u0|core_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:core_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|din_s1                                                      ; yes                                                              ; yes                                        ;
; core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[0]                                                ; yes                                                              ; yes                                        ;
; core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[1]                                                        ; yes                                                              ; yes                                        ;
; core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                              ; yes                                                              ; yes                                        ;
; core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[0]                                                                                                          ; yes                                                              ; yes                                        ;
; core:u0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; core:u0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci|core_nios_cpu_nios2_oci_debug:the_core_nios_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                 ; yes                                                              ; yes                                        ;
; core:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; core:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                             ; yes                                                              ; yes                                        ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                             ; yes                                                              ; yes                                        ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                             ; yes                                                              ; yes                                        ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                             ; yes                                                              ; yes                                        ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                             ; yes                                                              ; yes                                        ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                             ; yes                                                              ; yes                                        ;
; core:u0|core_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:core_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; core:u0|core_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:core_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; core:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|din_s1                                                 ; yes                                                              ; yes                                        ;
; core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[0]                                                        ; yes                                                              ; yes                                        ;
; core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                               ; yes                                                              ; yes                                        ;
; core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|din_s1                                                                                                           ; yes                                                              ; yes                                        ;
; core:u0|core_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                 ; yes                                                              ; yes                                        ;
; core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[6]                                              ; yes                                                              ; yes                                        ;
; core:u0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                 ; yes                                                              ; yes                                        ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                             ; yes                                                              ; yes                                        ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                             ; yes                                                              ; yes                                        ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                             ; yes                                                              ; yes                                        ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                             ; yes                                                              ; yes                                        ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                             ; yes                                                              ; yes                                        ;
; core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci|core_nios_cpu_debug_slave_wrapper:the_core_nios_cpu_debug_slave_wrapper|core_nios_cpu_debug_slave_sysclk:the_core_nios_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci|core_nios_cpu_debug_slave_wrapper:the_core_nios_cpu_debug_slave_wrapper|core_nios_cpu_debug_slave_sysclk:the_core_nios_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; core:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; core:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                              ; yes                                                              ; yes                                        ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                              ; yes                                                              ; yes                                        ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                              ; yes                                                              ; yes                                        ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                              ; yes                                                              ; yes                                        ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                              ; yes                                                              ; yes                                        ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                              ; yes                                                              ; yes                                        ;
; core:u0|core_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:core_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; core:u0|core_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:core_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; core:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|din_s1                                                         ; yes                                                              ; yes                                        ;
; core:u0|core_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                 ; yes                                                              ; yes                                        ;
; core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[5]                                              ; yes                                                              ; yes                                        ;
; core:u0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                  ; yes                                                              ; yes                                        ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                              ; yes                                                              ; yes                                        ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                              ; yes                                                              ; yes                                        ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                              ; yes                                                              ; yes                                        ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                              ; yes                                                              ; yes                                        ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                              ; yes                                                              ; yes                                        ;
; core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci|core_nios_cpu_debug_slave_wrapper:the_core_nios_cpu_debug_slave_wrapper|core_nios_cpu_debug_slave_sysclk:the_core_nios_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci|core_nios_cpu_debug_slave_wrapper:the_core_nios_cpu_debug_slave_wrapper|core_nios_cpu_debug_slave_sysclk:the_core_nios_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; core:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; core:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; core:u0|core_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:core_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; core:u0|core_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:core_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[4]                                              ; yes                                                              ; yes                                        ;
; core:u0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; core:u0|core_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:core_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; core:u0|core_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:core_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[6]                                                 ; yes                                                              ; yes                                        ;
; core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[3]                                              ; yes                                                              ; yes                                        ;
; core:u0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; core:u0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; core:u0|core_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:core_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[5]                                                 ; yes                                                              ; yes                                        ;
; core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[7]                                                                                                    ; yes                                                              ; yes                                        ;
; core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[6]                                                                                                    ; yes                                                              ; yes                                        ;
; core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[5]                                                                                                    ; yes                                                              ; yes                                        ;
; core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[4]                                                                                                    ; yes                                                              ; yes                                        ;
; core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[3]                                                                                                    ; yes                                                              ; yes                                        ;
; core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[2]                                                                                                    ; yes                                                              ; yes                                        ;
; core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[1]                                                                                                    ; yes                                                              ; yes                                        ;
; core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[0]                                                                                                    ; yes                                                              ; yes                                        ;
; core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[2]                                              ; yes                                                              ; yes                                        ;
; core:u0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; core:u0|core_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:core_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[4]                                                 ; yes                                                              ; yes                                        ;
; core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[6]                        ; yes                                                              ; yes                                        ;
; core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[1]                                              ; yes                                                              ; yes                                        ;
; core:u0|core_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:core_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; core:u0|core_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:core_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; core:u0|core_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:core_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; core:u0|core_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:core_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; core:u0|core_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:core_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; core:u0|core_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:core_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; core:u0|core_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:core_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; core:u0|core_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:core_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; core:u0|core_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:core_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; core:u0|core_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:core_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[3]                                                 ; yes                                                              ; yes                                        ;
; core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[5]                        ; yes                                                              ; yes                                        ;
; core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                              ; yes                                                              ; yes                                        ;
; core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[2]                                                 ; yes                                                              ; yes                                        ;
; core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[4]                        ; yes                                                              ; yes                                        ;
; core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                               ; yes                                                              ; yes                                        ;
; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer|dreg[0]                                                                                                                    ; yes                                                              ; yes                                        ;
; core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[1]                                                 ; yes                                                              ; yes                                        ;
; core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[3]                        ; yes                                                              ; yes                                        ;
; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer|din_s1                                                                                                                     ; yes                                                              ; yes                                        ;
; core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[0]                                                 ; yes                                                              ; yes                                        ;
; core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[2]                        ; yes                                                              ; yes                                        ;
; core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|din_s1                                                  ; yes                                                              ; yes                                        ;
; core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[1]                        ; yes                                                              ; yes                                        ;
; core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[0]                        ; yes                                                              ; yes                                        ;
; core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|din_s1                         ; yes                                                              ; yes                                        ;
; Total number of protected registers is 165                                                                                                                                                                                                                                                              ;                                                                  ;                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                  ; Reason for Removal                                                                                                                                                                                                                                          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[59,65,66,68..70,83..86]                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[59,65,66,68..70,83..86]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[59,65,66,68..70,83..86]                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[59,65,66,68..70,83..86]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[59,65,66,68..70,83..86]                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[59,65,66,68..70,83..86]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[59,65,66,68..70,83..86]                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[59,65,66,68..70,83..86]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[59,65,66,68..70,83..86]                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[59,65,66,68..70,83..86]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[59,65,66,68..70,83..86]                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[59,65,66,68..70,83..86]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[59,65,66,68..70,83..86]                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[59,65,66,68..70,83..86]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_cmd_mux_003:cmd_mux_005|locked[0,1]                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_cmd_mux_003:cmd_mux_004|locked[0,1]                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_cmd_mux_003:cmd_mux_003|locked[0,1]                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[10..31]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_chipselect_pre                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_chipselect_pre                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:slide_pio_s1_translator|av_chipselect_pre                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|av_chipselect_pre                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[0,3,7,8,10,11,13,14,19..21,23..28,31]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_slide_pio:slide_pio|readdata[10..31]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal|csr_readdata[1..31]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal|readdata[16..31]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_csr:u_seq_csr|readdata[4..31]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[0..23]                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[8]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_mgmt[0]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_nios:nios|core_nios_cpu:cpu|E_iw_corrupt                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_nios:nios|core_nios_cpu:cpu|A_exc_crst                                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_nios:nios|core_nios_cpu:cpu|A_exc_ext_intr                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_nios:nios|core_nios_cpu:cpu|W_exc_wr_sstatus                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_nios:nios|core_nios_cpu:cpu|W_exc_crst_active                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_nios:nios|core_nios_cpu:cpu|W_cdsr_reg_status[0..31]                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_nios:nios|core_nios_cpu:cpu|E_control_reg_rddata[2..31]                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_nios:nios|core_nios_cpu:cpu|M_control_reg_rddata[23..31]                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_nios:nios|core_nios_cpu:cpu|E_ctrl_br_always_pred_taken                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_nios:nios|core_nios_cpu:cpu|M_ctrl_br_always_pred_taken                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_nios:nios|core_nios_cpu:cpu|E_ctrl_ld_ex                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_nios:nios|core_nios_cpu:cpu|M_ctrl_ld_ex                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_nios:nios|core_nios_cpu:cpu|A_ctrl_ld_ex                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_nios:nios|core_nios_cpu:cpu|E_ctrl_st_ex                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_nios:nios|core_nios_cpu:cpu|M_ctrl_st_ex                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_nios:nios|core_nios_cpu:cpu|A_ctrl_st_ex                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_nios:nios|core_nios_cpu:cpu|E_ctrl_ld_st_ex                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_nios:nios|core_nios_cpu:cpu|M_ctrl_ld_st_ex                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_nios:nios|core_nios_cpu:cpu|A_ctrl_ld_st_ex                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_nios:nios|core_nios_cpu:cpu|E_ctrl_intr_inst                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_nios:nios|core_nios_cpu:cpu|M_ctrl_intr_inst                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci|core_nios_cpu_nios2_oci_im:the_core_nios_cpu_nios2_oci_im|trc_wrap                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci|core_nios_cpu_nios2_oci_im:the_core_nios_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci|core_nios_cpu_nios2_oci_dbrk:the_core_nios_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci|core_nios_cpu_nios2_oci_dbrk:the_core_nios_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci|core_nios_cpu_nios2_oci_dbrk:the_core_nios_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios_instruction_master_limiter|last_dest_id[3]                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                 ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                 ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                 ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                 ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                 ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                 ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                 ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                 ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                 ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                 ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                 ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                 ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                 ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                 ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                 ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                 ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                 ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                 ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                 ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                 ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_pio_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                 ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_pio_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                 ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_pio_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                 ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_pio_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                 ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                 ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                 ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                 ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                 ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                 ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                 ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                 ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                 ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:slide_pio_s1_translator|av_readdata_pre[10..31]                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_altpll_0:altpll_0|prev_reset                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                 ;
; core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0,1]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                 ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                 ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                 ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                 ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                 ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rsp_fifo|mem[2][86]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                 ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rsp_fifo|mem[2][85]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                 ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rsp_fifo|mem[2][84]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                 ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rsp_fifo|mem[2][83]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                 ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                 ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                 ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                 ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                 ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                 ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                 ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                 ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                 ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_pio_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                 ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_pio_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                 ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_pio_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                 ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_pio_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                 ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                 ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                 ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                 ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                 ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                 ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                 ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                 ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                 ;
; core:u0|core_nios:nios|core_nios_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; core:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|avmm_burstcount_input_reg[1..3]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|received_varchannel                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_nios:nios|core_nios_cpu:cpu|W_exception_reg_cause[3,4]                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_nios:nios|core_nios_cpu:cpu|A_mul_s1[16]                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                 ;
; core:u0|core_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[2]                                                                                                                                                                                                                                         ; Merged with core:u0|core_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[1]                                                                                                                                                          ;
; core:u0|core_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[1]                                                                                                                                                                                                                                         ; Merged with core:u0|core_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[3]                                                                                                                                                          ;
; core:u0|core_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[3]                                                                                                                                                                                                                                         ; Merged with core:u0|core_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[4]                                                                                                                                                          ;
; core:u0|core_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[4]                                                                                                                                                                                                                                         ; Merged with core:u0|core_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[5]                                                                                                                                                          ;
; core:u0|core_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[5]                                                                                                                                                                                                                                         ; Merged with core:u0|core_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[6]                                                                                                                                                          ;
; core:u0|core_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[6]                                                                                                                                                                                                                                         ; Merged with core:u0|core_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[7]                                                                                                                                                          ;
; core:u0|core_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[7]                                                                                                                                                                                                                                         ; Merged with core:u0|core_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[0]                                                                                                                                                          ;
; core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci|core_nios_cpu_nios2_avalon_reg:the_core_nios_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                                                                                 ; Merged with core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci|core_nios_cpu_nios2_avalon_reg:the_core_nios_cpu_nios2_avalon_reg|oci_ienable[25]                                                                  ;
; core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci|core_nios_cpu_nios2_avalon_reg:the_core_nios_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                                                                                 ; Merged with core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci|core_nios_cpu_nios2_avalon_reg:the_core_nios_cpu_nios2_avalon_reg|oci_ienable[26]                                                                  ;
; core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci|core_nios_cpu_nios2_avalon_reg:the_core_nios_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                                                                                 ; Merged with core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci|core_nios_cpu_nios2_avalon_reg:the_core_nios_cpu_nios2_avalon_reg|oci_ienable[8]                                                                   ;
; core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci|core_nios_cpu_nios2_avalon_reg:the_core_nios_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                                                                                  ; Merged with core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci|core_nios_cpu_nios2_avalon_reg:the_core_nios_cpu_nios2_avalon_reg|oci_ienable[28]                                                                  ;
; core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci|core_nios_cpu_nios2_avalon_reg:the_core_nios_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                                                                                 ; Merged with core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci|core_nios_cpu_nios2_avalon_reg:the_core_nios_cpu_nios2_avalon_reg|oci_ienable[29]                                                                  ;
; core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci|core_nios_cpu_nios2_avalon_reg:the_core_nios_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                                                                                 ; Merged with core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci|core_nios_cpu_nios2_avalon_reg:the_core_nios_cpu_nios2_avalon_reg|oci_ienable[30]                                                                  ;
; core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci|core_nios_cpu_nios2_avalon_reg:the_core_nios_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                                                                                 ; Merged with core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci|core_nios_cpu_nios2_avalon_reg:the_core_nios_cpu_nios2_avalon_reg|oci_ienable[31]                                                                  ;
; core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci|core_nios_cpu_nios2_avalon_reg:the_core_nios_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                                                                                 ; Merged with core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci|core_nios_cpu_nios2_avalon_reg:the_core_nios_cpu_nios2_avalon_reg|oci_ienable[2]                                                                   ;
; core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci|core_nios_cpu_nios2_avalon_reg:the_core_nios_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                                                                                  ; Merged with core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci|core_nios_cpu_nios2_avalon_reg:the_core_nios_cpu_nios2_avalon_reg|oci_ienable[27]                                                                  ;
; core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci|core_nios_cpu_nios2_avalon_reg:the_core_nios_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                                                                                 ; Merged with core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci|core_nios_cpu_nios2_avalon_reg:the_core_nios_cpu_nios2_avalon_reg|oci_ienable[3]                                                                   ;
; core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci|core_nios_cpu_nios2_avalon_reg:the_core_nios_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                                                                                  ; Merged with core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci|core_nios_cpu_nios2_avalon_reg:the_core_nios_cpu_nios2_avalon_reg|oci_ienable[4]                                                                   ;
; core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci|core_nios_cpu_nios2_avalon_reg:the_core_nios_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                                                                                  ; Merged with core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci|core_nios_cpu_nios2_avalon_reg:the_core_nios_cpu_nios2_avalon_reg|oci_ienable[5]                                                                   ;
; core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci|core_nios_cpu_nios2_avalon_reg:the_core_nios_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                                                                                  ; Merged with core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci|core_nios_cpu_nios2_avalon_reg:the_core_nios_cpu_nios2_avalon_reg|oci_ienable[6]                                                                   ;
; core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci|core_nios_cpu_nios2_avalon_reg:the_core_nios_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                                                                                  ; Merged with core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci|core_nios_cpu_nios2_avalon_reg:the_core_nios_cpu_nios2_avalon_reg|oci_ienable[7]                                                                   ;
; core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci|core_nios_cpu_nios2_avalon_reg:the_core_nios_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                                                                                  ; Merged with core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci|core_nios_cpu_nios2_avalon_reg:the_core_nios_cpu_nios2_avalon_reg|oci_ienable[9]                                                                   ;
; core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci|core_nios_cpu_nios2_avalon_reg:the_core_nios_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                                                                                  ; Merged with core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci|core_nios_cpu_nios2_avalon_reg:the_core_nios_cpu_nios2_avalon_reg|oci_ienable[10]                                                                  ;
; core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci|core_nios_cpu_nios2_avalon_reg:the_core_nios_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                                                                                 ; Merged with core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci|core_nios_cpu_nios2_avalon_reg:the_core_nios_cpu_nios2_avalon_reg|oci_ienable[11]                                                                  ;
; core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci|core_nios_cpu_nios2_avalon_reg:the_core_nios_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                                                                                 ; Merged with core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci|core_nios_cpu_nios2_avalon_reg:the_core_nios_cpu_nios2_avalon_reg|oci_ienable[12]                                                                  ;
; core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci|core_nios_cpu_nios2_avalon_reg:the_core_nios_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                                                                                 ; Merged with core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci|core_nios_cpu_nios2_avalon_reg:the_core_nios_cpu_nios2_avalon_reg|oci_ienable[13]                                                                  ;
; core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci|core_nios_cpu_nios2_avalon_reg:the_core_nios_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                                                                                 ; Merged with core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci|core_nios_cpu_nios2_avalon_reg:the_core_nios_cpu_nios2_avalon_reg|oci_ienable[14]                                                                  ;
; core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci|core_nios_cpu_nios2_avalon_reg:the_core_nios_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                                                                                 ; Merged with core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci|core_nios_cpu_nios2_avalon_reg:the_core_nios_cpu_nios2_avalon_reg|oci_ienable[15]                                                                  ;
; core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci|core_nios_cpu_nios2_avalon_reg:the_core_nios_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                                                                                 ; Merged with core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci|core_nios_cpu_nios2_avalon_reg:the_core_nios_cpu_nios2_avalon_reg|oci_ienable[16]                                                                  ;
; core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci|core_nios_cpu_nios2_avalon_reg:the_core_nios_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                                                                                 ; Merged with core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci|core_nios_cpu_nios2_avalon_reg:the_core_nios_cpu_nios2_avalon_reg|oci_ienable[21]                                                                  ;
; core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci|core_nios_cpu_nios2_avalon_reg:the_core_nios_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                                                                                 ; Merged with core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci|core_nios_cpu_nios2_avalon_reg:the_core_nios_cpu_nios2_avalon_reg|oci_ienable[17]                                                                  ;
; core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci|core_nios_cpu_nios2_avalon_reg:the_core_nios_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                                                                                 ; Merged with core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci|core_nios_cpu_nios2_avalon_reg:the_core_nios_cpu_nios2_avalon_reg|oci_ienable[18]                                                                  ;
; core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci|core_nios_cpu_nios2_avalon_reg:the_core_nios_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                                                                                 ; Merged with core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci|core_nios_cpu_nios2_avalon_reg:the_core_nios_cpu_nios2_avalon_reg|oci_ienable[19]                                                                  ;
; core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci|core_nios_cpu_nios2_avalon_reg:the_core_nios_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                                                                                 ; Merged with core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci|core_nios_cpu_nios2_avalon_reg:the_core_nios_cpu_nios2_avalon_reg|oci_ienable[20]                                                                  ;
; core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci|core_nios_cpu_nios2_avalon_reg:the_core_nios_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                                                                                 ; Merged with core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci|core_nios_cpu_nios2_avalon_reg:the_core_nios_cpu_nios2_avalon_reg|oci_ienable[22]                                                                  ;
; core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci|core_nios_cpu_nios2_avalon_reg:the_core_nios_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                                                                                 ; Merged with core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci|core_nios_cpu_nios2_avalon_reg:the_core_nios_cpu_nios2_avalon_reg|oci_ienable[23]                                                                  ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rdata_fifo|mem[1][25]                                                                                                                                                                                                 ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rdata_fifo|mem[1][31]                                                                                                                  ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rdata_fifo|mem[1][16]                                                                                                                                                                                                 ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rdata_fifo|mem[1][31]                                                                                                                  ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rdata_fifo|mem[1][24]                                                                                                                                                                                                 ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rdata_fifo|mem[1][31]                                                                                                                  ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rdata_fifo|mem[1][17]                                                                                                                                                                                                 ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rdata_fifo|mem[1][31]                                                                                                                  ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rdata_fifo|mem[1][22]                                                                                                                                                                                                 ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rdata_fifo|mem[1][31]                                                                                                                  ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rdata_fifo|mem[1][15]                                                                                                                                                                                                 ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rdata_fifo|mem[1][31]                                                                                                                  ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                 ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rdata_fifo|mem[1][31]                                                                                                                  ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                                 ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rdata_fifo|mem[1][31]                                                                                                                  ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rdata_fifo|mem[1][21]                                                                                                                                                                                                 ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rdata_fifo|mem[1][31]                                                                                                                  ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rdata_fifo|mem[1][28]                                                                                                                                                                                                 ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rdata_fifo|mem[1][31]                                                                                                                  ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rdata_fifo|mem[1][27]                                                                                                                                                                                                 ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rdata_fifo|mem[1][31]                                                                                                                  ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rdata_fifo|mem[1][26]                                                                                                                                                                                                 ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rdata_fifo|mem[1][31]                                                                                                                  ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rdata_fifo|mem[1][23]                                                                                                                                                                                                 ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rdata_fifo|mem[1][31]                                                                                                                  ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rdata_fifo|mem[1][19]                                                                                                                                                                                                 ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rdata_fifo|mem[1][31]                                                                                                                  ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rdata_fifo|mem[1][14]                                                                                                                                                                                                 ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rdata_fifo|mem[1][20]                                                                                                                  ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rdata_fifo|mem[1][13]                                                                                                                                                                                                 ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rdata_fifo|mem[1][20]                                                                                                                  ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rdata_fifo|mem[1][12]                                                                                                                                                                                                 ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rdata_fifo|mem[1][20]                                                                                                                  ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rdata_fifo|mem[1][11]                                                                                                                                                                                                 ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rdata_fifo|mem[1][20]                                                                                                                  ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rdata_fifo|mem[1][10]                                                                                                                                                                                                 ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rdata_fifo|mem[1][20]                                                                                                                  ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rdata_fifo|mem[1][9]                                                                                                                                                                                                  ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rdata_fifo|mem[1][20]                                                                                                                  ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rdata_fifo|mem[1][8]                                                                                                                                                                                                  ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rdata_fifo|mem[1][20]                                                                                                                  ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rdata_fifo|mem[1][7]                                                                                                                                                                                                  ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rdata_fifo|mem[1][20]                                                                                                                  ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rdata_fifo|mem[1][18]                                                                                                                                                                                                 ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rdata_fifo|mem[1][20]                                                                                                                  ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rdata_fifo|mem[1][6]                                                                                                                                                                                                  ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rdata_fifo|mem[1][20]                                                                                                                  ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rdata_fifo|mem[1][5]                                                                                                                                                                                                  ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rdata_fifo|mem[1][20]                                                                                                                  ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rdata_fifo|mem[1][4]                                                                                                                                                                                                  ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rdata_fifo|mem[1][20]                                                                                                                  ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                   ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rsp_fifo|mem[1][70]                                                                                                                    ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                   ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rsp_fifo|mem[1][70]                                                                                                                    ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                   ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rsp_fifo|mem[1][70]                                                                                                                    ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                   ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rsp_fifo|mem[1][70]                                                                                                                    ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                   ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rsp_fifo|mem[1][70]                                                                                                                    ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rdata_fifo|mem[2][29]                                                                                                                                                                                              ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rdata_fifo|mem[2][31]                                                                                                               ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rdata_fifo|mem[2][19]                                                                                                                                                                                              ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rdata_fifo|mem[2][31]                                                                                                               ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rdata_fifo|mem[2][26]                                                                                                                                                                                              ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rdata_fifo|mem[2][31]                                                                                                               ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rdata_fifo|mem[2][25]                                                                                                                                                                                              ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rdata_fifo|mem[2][31]                                                                                                               ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rdata_fifo|mem[2][24]                                                                                                                                                                                              ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rdata_fifo|mem[2][31]                                                                                                               ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rdata_fifo|mem[2][27]                                                                                                                                                                                              ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rdata_fifo|mem[2][31]                                                                                                               ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rdata_fifo|mem[2][22]                                                                                                                                                                                              ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rdata_fifo|mem[2][31]                                                                                                               ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rdata_fifo|mem[2][18]                                                                                                                                                                                              ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rdata_fifo|mem[2][31]                                                                                                               ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rdata_fifo|mem[2][23]                                                                                                                                                                                              ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rdata_fifo|mem[2][31]                                                                                                               ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rdata_fifo|mem[2][17]                                                                                                                                                                                              ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rdata_fifo|mem[2][31]                                                                                                               ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rdata_fifo|mem[2][16]                                                                                                                                                                                              ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rdata_fifo|mem[2][31]                                                                                                               ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rdata_fifo|mem[2][30]                                                                                                                                                                                              ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rdata_fifo|mem[2][31]                                                                                                               ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rdata_fifo|mem[2][20]                                                                                                                                                                                              ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rdata_fifo|mem[2][31]                                                                                                               ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rdata_fifo|mem[2][21]                                                                                                                                                                                              ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rdata_fifo|mem[2][28]                                                                                                               ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rsp_fifo|mem[2][69]                                                                                                                                                                                                ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rsp_fifo|mem[2][70]                                                                                                                 ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rsp_fifo|mem[2][68]                                                                                                                                                                                                ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rsp_fifo|mem[2][70]                                                                                                                 ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rsp_fifo|mem[2][66]                                                                                                                                                                                                ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rsp_fifo|mem[2][70]                                                                                                                 ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rsp_fifo|mem[2][65]                                                                                                                                                                                                ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rsp_fifo|mem[2][70]                                                                                                                 ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rsp_fifo|mem[2][59]                                                                                                                                                                                                ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rsp_fifo|mem[2][70]                                                                                                                 ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                                    ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                     ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][24]                                                                                                                                                                                                                    ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                     ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][22]                                                                                                                                                                                                                    ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                     ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][20]                                                                                                                                                                                                                    ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                     ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][18]                                                                                                                                                                                                                    ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                     ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][10]                                                                                                                                                                                                                    ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                     ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][28]                                                                                                                                                                                                                    ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                     ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][25]                                                                                                                                                                                                                    ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                     ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][21]                                                                                                                                                                                                                    ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                     ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][12]                                                                                                                                                                                                                    ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                     ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][11]                                                                                                                                                                                                                    ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                     ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][23]                                                                                                                                                                                                                    ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                     ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][15]                                                                                                                                                                                                                    ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                     ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][14]                                                                                                                                                                                                                    ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                     ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                                                    ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                     ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][17]                                                                                                                                                                                                                    ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                     ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][13]                                                                                                                                                                                                                    ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                     ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][19]                                                                                                                                                                                                                    ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                     ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][26]                                                                                                                                                                                                                    ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][27]                                                                                                                                     ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][16]                                                                                                                                                                                                                    ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][27]                                                                                                                                     ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                                      ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                       ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                      ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                       ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                      ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                       ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                      ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                       ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                                      ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                       ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[1][26]                                                                                                                                                                                                                  ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                   ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[1][16]                                                                                                                                                                                                                  ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                   ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                                  ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                   ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[1][18]                                                                                                                                                                                                                  ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                   ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[1][25]                                                                                                                                                                                                                  ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                   ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[1][23]                                                                                                                                                                                                                  ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                   ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                                                  ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                   ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[1][27]                                                                                                                                                                                                                  ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                   ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[1][24]                                                                                                                                                                                                                  ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                   ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[1][21]                                                                                                                                                                                                                  ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                   ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[1][17]                                                                                                                                                                                                                  ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                   ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[1][20]                                                                                                                                                                                                                  ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                   ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[1][28]                                                                                                                                                                                                                  ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                   ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[1][19]                                                                                                                                                                                                                  ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[1][22]                                                                                                                                   ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                    ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                     ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                    ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                     ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                    ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                     ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                                    ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                     ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                                    ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                     ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_pio_s1_agent_rdata_fifo|mem[1][25]                                                                                                                                                                                                                ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_pio_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                 ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_pio_s1_agent_rdata_fifo|mem[1][20]                                                                                                                                                                                                                ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_pio_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                 ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_pio_s1_agent_rdata_fifo|mem[1][17]                                                                                                                                                                                                                ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_pio_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                 ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_pio_s1_agent_rdata_fifo|mem[1][10]                                                                                                                                                                                                                ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_pio_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                 ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_pio_s1_agent_rdata_fifo|mem[1][12]                                                                                                                                                                                                                ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_pio_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                 ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_pio_s1_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                                                ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_pio_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                 ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_pio_s1_agent_rdata_fifo|mem[1][13]                                                                                                                                                                                                                ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_pio_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                 ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_pio_s1_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                                ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_pio_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                 ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_pio_s1_agent_rdata_fifo|mem[1][28]                                                                                                                                                                                                                ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_pio_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                 ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_pio_s1_agent_rdata_fifo|mem[1][26]                                                                                                                                                                                                                ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_pio_s1_agent_rdata_fifo|mem[1][27]                                                                                                                                 ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_pio_s1_agent_rdata_fifo|mem[1][24]                                                                                                                                                                                                                ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_pio_s1_agent_rdata_fifo|mem[1][27]                                                                                                                                 ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_pio_s1_agent_rdata_fifo|mem[1][22]                                                                                                                                                                                                                ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_pio_s1_agent_rdata_fifo|mem[1][27]                                                                                                                                 ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_pio_s1_agent_rdata_fifo|mem[1][21]                                                                                                                                                                                                                ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_pio_s1_agent_rdata_fifo|mem[1][27]                                                                                                                                 ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_pio_s1_agent_rdata_fifo|mem[1][19]                                                                                                                                                                                                                ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_pio_s1_agent_rdata_fifo|mem[1][27]                                                                                                                                 ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_pio_s1_agent_rdata_fifo|mem[1][18]                                                                                                                                                                                                                ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_pio_s1_agent_rdata_fifo|mem[1][27]                                                                                                                                 ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_pio_s1_agent_rdata_fifo|mem[1][23]                                                                                                                                                                                                                ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_pio_s1_agent_rdata_fifo|mem[1][27]                                                                                                                                 ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_pio_s1_agent_rdata_fifo|mem[1][15]                                                                                                                                                                                                                ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_pio_s1_agent_rdata_fifo|mem[1][27]                                                                                                                                 ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_pio_s1_agent_rdata_fifo|mem[1][16]                                                                                                                                                                                                                ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_pio_s1_agent_rdata_fifo|mem[1][27]                                                                                                                                 ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_pio_s1_agent_rdata_fifo|mem[1][14]                                                                                                                                                                                                                ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_pio_s1_agent_rdata_fifo|mem[1][27]                                                                                                                                 ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_pio_s1_agent_rdata_fifo|mem[1][11]                                                                                                                                                                                                                ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_pio_s1_agent_rdata_fifo|mem[1][27]                                                                                                                                 ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_pio_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                  ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_pio_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                   ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_pio_s1_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                                  ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_pio_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                   ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_pio_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                  ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_pio_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                   ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_pio_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                                  ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_pio_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                   ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                                           ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][105]                                                                                                                           ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                           ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                            ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                           ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                            ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                           ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                            ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                           ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                            ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                           ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                            ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                           ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                            ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                           ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                            ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                           ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                            ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                                          ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[1][105]                                                                                                                          ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                          ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                           ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                          ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                           ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                          ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                           ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                          ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                           ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                          ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                           ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                          ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                           ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                          ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                           ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                          ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                           ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                                           ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem[1][105]                                                                                                                           ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                           ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem[1][86]                                                                                                                            ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                           ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem[1][86]                                                                                                                            ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                           ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem[1][86]                                                                                                                            ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                           ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem[1][86]                                                                                                                            ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                           ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem[1][86]                                                                                                                            ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                           ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem[1][86]                                                                                                                            ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                           ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem[1][86]                                                                                                                            ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                           ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem[1][86]                                                                                                                            ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                                            ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo|mem[1][105]                                                                                                                            ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                            ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo|mem[1][70]                                                                                                                             ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                            ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo|mem[1][70]                                                                                                                             ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                            ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo|mem[1][70]                                                                                                                             ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                            ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo|mem[1][70]                                                                                                                             ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                            ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo|mem[1][70]                                                                                                                             ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][28]                                                                                                                                                                                                  ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][31]                                                                                                                   ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][21]                                                                                                                                                                                                  ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][31]                                                                                                                   ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][20]                                                                                                                                                                                                  ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][31]                                                                                                                   ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][10]                                                                                                                                                                                                  ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][31]                                                                                                                   ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][8]                                                                                                                                                                                                   ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][31]                                                                                                                   ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][3]                                                                                                                                                                                                   ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][31]                                                                                                                   ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][27]                                                                                                                                                                                                  ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][31]                                                                                                                   ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][25]                                                                                                                                                                                                  ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][31]                                                                                                                   ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][19]                                                                                                                                                                                                  ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][31]                                                                                                                   ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][7]                                                                                                                                                                                                   ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][31]                                                                                                                   ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][0]                                                                                                                                                                                                   ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][31]                                                                                                                   ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][23]                                                                                                                                                                                                  ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][31]                                                                                                                   ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][13]                                                                                                                                                                                                  ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][31]                                                                                                                   ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][11]                                                                                                                                                                                                  ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][31]                                                                                                                   ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][24]                                                                                                                                                                                                  ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][26]                                                                                                                   ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][14]                                                                                                                                                                                                  ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][26]                                                                                                                   ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                    ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][70]                                                                                                                     ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                    ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][70]                                                                                                                     ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                    ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][70]                                                                                                                     ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                    ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][70]                                                                                                                     ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                    ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][70]                                                                                                                     ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                               ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][31]                                                                                                                ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][28]                                                                                                                                                                                               ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][31]                                                                                                                ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][27]                                                                                                                                                                                               ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][31]                                                                                                                ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][26]                                                                                                                                                                                               ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][31]                                                                                                                ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][25]                                                                                                                                                                                               ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][31]                                                                                                                ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][23]                                                                                                                                                                                               ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][31]                                                                                                                ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][11]                                                                                                                                                                                               ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][31]                                                                                                                ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                               ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][31]                                                                                                                ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][24]                                                                                                                                                                                               ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][31]                                                                                                                ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                 ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][70]                                                                                                                  ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                 ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][70]                                                                                                                  ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                 ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][70]                                                                                                                  ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                 ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][70]                                                                                                                  ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[1,6,15..18,22,29]                                                                                                                                                                        ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[30]                                                                                                       ;
; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_ctrl:u_seq_ctrl|cmd_channel[0]                                                                                                                                                                           ; Merged with core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_ctrl:u_seq_ctrl|cmd_valid                                                                                                 ;
; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_ctrl:u_seq_ctrl|cmd_channel[1..3]                                                                                                                                                                        ; Merged with core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_ctrl:u_seq_ctrl|cmd_channel[4]                                                                                            ;
; core:u0|core_nios:nios|core_nios_cpu:cpu|W_badaddr_reg_baddr[0..21]                                                                                                                                                                                                                                                            ; Merged with core:u0|core_nios:nios|core_nios_cpu:cpu|W_badaddr_reg_baddr[22]                                                                                                                                                                                ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rdata_fifo|mem[1][20]                                                                                                                                                                                                 ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rdata_fifo|mem[1][31]                                                                                                                  ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rdata_fifo|mem[2][28]                                                                                                                                                                                              ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rdata_fifo|mem[2][31]                                                                                                               ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][27]                                                                                                                                                                                                                    ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                     ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[1][22]                                                                                                                                                                                                                  ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                   ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_pio_s1_agent_rdata_fifo|mem[1][27]                                                                                                                                                                                                                ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_pio_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                 ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_pio_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                  ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_pio_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                   ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][26]                                                                                                                                                                                                  ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][31]                                                                                                                   ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                                  ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][30]                                                                                                                   ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][18]                                                                                                                                                                                                  ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][30]                                                                                                                   ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][17]                                                                                                                                                                                                  ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][30]                                                                                                                   ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][16]                                                                                                                                                                                                  ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][30]                                                                                                                   ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][15]                                                                                                                                                                                                  ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][30]                                                                                                                   ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][6]                                                                                                                                                                                                   ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][30]                                                                                                                   ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][1]                                                                                                                                                                                                   ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][30]                                                                                                                   ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][22]                                                                                                                                                                                                  ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][30]                                                                                                                   ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                 ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][70]                                                                                                                  ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios_instruction_master_agent|hold_waitrequest                                                                                                                                                                                                     ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios_data_master_agent|hold_waitrequest                                                                                                                             ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_debug_mem_slave_translator|waitrequest_reset_override                                                                                                                                                                                     ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios_data_master_agent|hold_waitrequest                                                                                                                             ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_flash_0_csr_translator|waitrequest_reset_override                                                                                                                                                                                       ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios_data_master_agent|hold_waitrequest                                                                                                                             ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|waitrequest_reset_override                                                                                                                                                                                      ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios_data_master_agent|hold_waitrequest                                                                                                                             ;
; core:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|reset_n_reg2                                                                                                                                                                                                          ; Merged with core:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|reset_n_reg2                                                                                                                             ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                           ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem[0][59]                                                                                                                            ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                           ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem[0][59]                                                                                                                            ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                           ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem[0][59]                                                                                                                            ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                           ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem[0][59]                                                                                                                            ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                           ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem[0][59]                                                                                                                            ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                           ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem[0][59]                                                                                                                            ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                           ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem[0][59]                                                                                                                            ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                           ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem[0][59]                                                                                                                            ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                          ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[0][59]                                                                                                                           ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                          ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[0][59]                                                                                                                           ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                          ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[0][59]                                                                                                                           ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                          ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[0][59]                                                                                                                           ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                          ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[0][59]                                                                                                                           ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                          ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[0][59]                                                                                                                           ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                          ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[0][59]                                                                                                                           ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                          ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[0][59]                                                                                                                           ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                           ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][59]                                                                                                                            ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                           ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][59]                                                                                                                            ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                           ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][59]                                                                                                                            ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                           ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][59]                                                                                                                            ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                           ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][59]                                                                                                                            ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                           ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][59]                                                                                                                            ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                           ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][59]                                                                                                                            ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                           ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][59]                                                                                                                            ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                            ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo|mem[0][59]                                                                                                                             ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                            ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo|mem[0][59]                                                                                                                             ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                            ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo|mem[0][59]                                                                                                                             ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                            ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo|mem[0][59]                                                                                                                             ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                            ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo|mem[0][59]                                                                                                                             ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                                            ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo|mem[0][105]                                                                                                                            ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                                           ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem[0][105]                                                                                                                           ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                                          ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[0][105]                                                                                                                          ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                                           ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][105]                                                                                                                           ;
; core:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|reset_n_reg1                                                                                                                                                                                                          ; Merged with core:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|reset_n_reg1                                                                                                                             ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_flash_0_csr_translator|av_readdata_pre[28,29]                                                                                                                                                                                           ; Merged with core:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|reset_n_reg1                                                                                                                             ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:slide_pio_s1_translator|waitrequest_reset_override                                                                                                                                                                                             ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|waitrequest_reset_override                                                                                                                  ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|waitrequest_reset_override                                                                                                                                                                                               ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|waitrequest_reset_override                                                                                                                  ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                      ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                       ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                      ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                       ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                      ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                       ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                                      ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                       ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                      ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                       ;
; core:u0|core_nios:nios|core_nios_cpu:cpu|D_ctrl_jmp_direct                                                                                                                                                                                                                                                                     ; Merged with core:u0|core_nios:nios|core_nios_cpu:cpu|D_ctrl_a_not_src                                                                                                                                                                                       ;
; core:u0|core_nios:nios|core_nios_cpu:cpu|D_ctrl_b_not_src                                                                                                                                                                                                                                                                      ; Merged with core:u0|core_nios:nios|core_nios_cpu:cpu|D_ctrl_b_is_dst                                                                                                                                                                                        ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                 ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][59]                                                                                                                  ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                 ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][59]                                                                                                                  ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                 ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][59]                                                                                                                  ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                 ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][59]                                                                                                                  ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                 ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][59]                                                                                                                  ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                    ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][59]                                                                                                                     ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                    ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][59]                                                                                                                     ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                    ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][59]                                                                                                                     ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                    ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][59]                                                                                                                     ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                    ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][59]                                                                                                                     ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rsp_fifo|mem[0][59]                                                                                                                 ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rsp_fifo|mem[0][59]                                                                                                                 ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rsp_fifo|mem[0][59]                                                                                                                 ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rsp_fifo|mem[0][59]                                                                                                                 ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rsp_fifo|mem[0][59]                                                                                                                 ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                   ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rsp_fifo|mem[0][59]                                                                                                                    ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                   ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rsp_fifo|mem[0][59]                                                                                                                    ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                   ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rsp_fifo|mem[0][59]                                                                                                                    ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                   ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rsp_fifo|mem[0][59]                                                                                                                    ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                   ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rsp_fifo|mem[0][59]                                                                                                                    ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                                                            ; Merged with core:u0|core_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:core_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                  ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:modular_adc_0_sample_store_csr_translator|waitrequest_reset_override                                                                                                                                                                           ; Merged with core:u0|core_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:core_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                  ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:modular_adc_0_sequencer_csr_translator|waitrequest_reset_override                                                                                                                                                                              ; Merged with core:u0|core_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:core_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                  ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|waitrequest_reset_override                                                                                                                                                                               ; Merged with core:u0|core_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:core_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                  ;
; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|chsel[2,3]                                                                                                                                                                                   ; Merged with core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|chsel[1]                                                                                                      ;
; core:u0|core_nios:nios|core_nios_cpu:cpu|M_control_reg_rddata[5..9,11..22]                                                                                                                                                                                                                                                     ; Merged with core:u0|core_nios:nios|core_nios_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                               ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rsp_fifo|mem[1][59]                                                                                                                 ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rsp_fifo|mem[1][59]                                                                                                                 ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rsp_fifo|mem[1][59]                                                                                                                 ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rsp_fifo|mem[1][59]                                                                                                                 ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rsp_fifo|mem[1][59]                                                                                                                 ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][23]                                                                                                                                                                                               ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                                ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][24]                                                                                                                                                                                               ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                                ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][25]                                                                                                                                                                                               ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                                ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][26]                                                                                                                                                                                               ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                                ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][27]                                                                                                                                                                                               ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                                ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][28]                                                                                                                                                                                               ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                                ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][29]                                                                                                                                                                                               ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                                ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][30]                                                                                                                                                                                               ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                                ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][31]                                                                                                                                                                                               ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                                ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                  ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][0]                                                                                                                    ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                                  ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][0]                                                                                                                    ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][13]                                                                                                                                                                                                  ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][0]                                                                                                                    ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][14]                                                                                                                                                                                                  ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][0]                                                                                                                    ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][19]                                                                                                                                                                                                  ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][0]                                                                                                                    ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][20]                                                                                                                                                                                                  ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][0]                                                                                                                    ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][21]                                                                                                                                                                                                  ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][0]                                                                                                                    ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][23]                                                                                                                                                                                                  ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][0]                                                                                                                    ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][24]                                                                                                                                                                                                  ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][0]                                                                                                                    ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][25]                                                                                                                                                                                                  ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][0]                                                                                                                    ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][26]                                                                                                                                                                                                  ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][0]                                                                                                                    ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][27]                                                                                                                                                                                                  ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][0]                                                                                                                    ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][28]                                                                                                                                                                                                  ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][0]                                                                                                                    ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][31]                                                                                                                                                                                                  ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][0]                                                                                                                    ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][3]                                                                                                                                                                                                   ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][0]                                                                                                                    ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][7]                                                                                                                                                                                                   ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][0]                                                                                                                    ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][8]                                                                                                                                                                                                   ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][0]                                                                                                                    ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_pio_s1_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                                                ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_pio_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                 ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_pio_s1_agent_rdata_fifo|mem[0][12]                                                                                                                                                                                                                ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_pio_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                 ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_pio_s1_agent_rdata_fifo|mem[0][13]                                                                                                                                                                                                                ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_pio_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                 ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_pio_s1_agent_rdata_fifo|mem[0][14]                                                                                                                                                                                                                ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_pio_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                 ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_pio_s1_agent_rdata_fifo|mem[0][15]                                                                                                                                                                                                                ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_pio_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                 ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_pio_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                                ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_pio_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                 ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_pio_s1_agent_rdata_fifo|mem[0][17]                                                                                                                                                                                                                ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_pio_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                 ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_pio_s1_agent_rdata_fifo|mem[0][18]                                                                                                                                                                                                                ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_pio_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                 ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_pio_s1_agent_rdata_fifo|mem[0][19]                                                                                                                                                                                                                ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_pio_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                 ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_pio_s1_agent_rdata_fifo|mem[0][20]                                                                                                                                                                                                                ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_pio_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                 ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_pio_s1_agent_rdata_fifo|mem[0][21]                                                                                                                                                                                                                ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_pio_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                 ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_pio_s1_agent_rdata_fifo|mem[0][22]                                                                                                                                                                                                                ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_pio_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                 ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_pio_s1_agent_rdata_fifo|mem[0][23]                                                                                                                                                                                                                ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_pio_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                 ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_pio_s1_agent_rdata_fifo|mem[0][24]                                                                                                                                                                                                                ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_pio_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                 ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_pio_s1_agent_rdata_fifo|mem[0][25]                                                                                                                                                                                                                ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_pio_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                 ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_pio_s1_agent_rdata_fifo|mem[0][26]                                                                                                                                                                                                                ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_pio_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                 ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_pio_s1_agent_rdata_fifo|mem[0][27]                                                                                                                                                                                                                ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_pio_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                 ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_pio_s1_agent_rdata_fifo|mem[0][28]                                                                                                                                                                                                                ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_pio_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                 ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_pio_s1_agent_rdata_fifo|mem[0][29]                                                                                                                                                                                                                ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_pio_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                 ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_pio_s1_agent_rdata_fifo|mem[0][30]                                                                                                                                                                                                                ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_pio_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                 ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_pio_s1_agent_rdata_fifo|mem[0][31]                                                                                                                                                                                                                ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_pio_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                 ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rdata_fifo|mem[0][17]                                                                                                                                                                                              ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rdata_fifo|mem[0][16]                                                                                                               ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rdata_fifo|mem[0][18]                                                                                                                                                                                              ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rdata_fifo|mem[0][16]                                                                                                               ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rdata_fifo|mem[0][19]                                                                                                                                                                                              ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rdata_fifo|mem[0][16]                                                                                                               ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rdata_fifo|mem[0][20]                                                                                                                                                                                              ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rdata_fifo|mem[0][16]                                                                                                               ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rdata_fifo|mem[0][21]                                                                                                                                                                                              ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rdata_fifo|mem[0][16]                                                                                                               ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rdata_fifo|mem[0][22]                                                                                                                                                                                              ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rdata_fifo|mem[0][16]                                                                                                               ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rdata_fifo|mem[0][23]                                                                                                                                                                                              ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rdata_fifo|mem[0][16]                                                                                                               ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rdata_fifo|mem[0][24]                                                                                                                                                                                              ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rdata_fifo|mem[0][16]                                                                                                               ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rdata_fifo|mem[0][25]                                                                                                                                                                                              ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rdata_fifo|mem[0][16]                                                                                                               ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rdata_fifo|mem[0][26]                                                                                                                                                                                              ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rdata_fifo|mem[0][16]                                                                                                               ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rdata_fifo|mem[0][27]                                                                                                                                                                                              ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rdata_fifo|mem[0][16]                                                                                                               ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rdata_fifo|mem[0][28]                                                                                                                                                                                              ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rdata_fifo|mem[0][16]                                                                                                               ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rdata_fifo|mem[0][29]                                                                                                                                                                                              ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rdata_fifo|mem[0][16]                                                                                                               ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rdata_fifo|mem[0][30]                                                                                                                                                                                              ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rdata_fifo|mem[0][16]                                                                                                               ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rdata_fifo|mem[0][31]                                                                                                                                                                                              ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rdata_fifo|mem[0][16]                                                                                                               ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                                 ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rdata_fifo|mem[0][10]                                                                                                                  ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rdata_fifo|mem[0][12]                                                                                                                                                                                                 ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rdata_fifo|mem[0][10]                                                                                                                  ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rdata_fifo|mem[0][13]                                                                                                                                                                                                 ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rdata_fifo|mem[0][10]                                                                                                                  ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rdata_fifo|mem[0][14]                                                                                                                                                                                                 ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rdata_fifo|mem[0][10]                                                                                                                  ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rdata_fifo|mem[0][15]                                                                                                                                                                                                 ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rdata_fifo|mem[0][10]                                                                                                                  ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                 ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rdata_fifo|mem[0][10]                                                                                                                  ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rdata_fifo|mem[0][17]                                                                                                                                                                                                 ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rdata_fifo|mem[0][10]                                                                                                                  ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rdata_fifo|mem[0][18]                                                                                                                                                                                                 ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rdata_fifo|mem[0][10]                                                                                                                  ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rdata_fifo|mem[0][19]                                                                                                                                                                                                 ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rdata_fifo|mem[0][10]                                                                                                                  ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rdata_fifo|mem[0][20]                                                                                                                                                                                                 ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rdata_fifo|mem[0][10]                                                                                                                  ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rdata_fifo|mem[0][21]                                                                                                                                                                                                 ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rdata_fifo|mem[0][10]                                                                                                                  ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rdata_fifo|mem[0][22]                                                                                                                                                                                                 ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rdata_fifo|mem[0][10]                                                                                                                  ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rdata_fifo|mem[0][23]                                                                                                                                                                                                 ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rdata_fifo|mem[0][10]                                                                                                                  ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rdata_fifo|mem[0][24]                                                                                                                                                                                                 ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rdata_fifo|mem[0][10]                                                                                                                  ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rdata_fifo|mem[0][25]                                                                                                                                                                                                 ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rdata_fifo|mem[0][10]                                                                                                                  ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rdata_fifo|mem[0][26]                                                                                                                                                                                                 ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rdata_fifo|mem[0][10]                                                                                                                  ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rdata_fifo|mem[0][27]                                                                                                                                                                                                 ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rdata_fifo|mem[0][10]                                                                                                                  ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rdata_fifo|mem[0][28]                                                                                                                                                                                                 ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rdata_fifo|mem[0][10]                                                                                                                  ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rdata_fifo|mem[0][29]                                                                                                                                                                                                 ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rdata_fifo|mem[0][10]                                                                                                                  ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rdata_fifo|mem[0][30]                                                                                                                                                                                                 ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rdata_fifo|mem[0][10]                                                                                                                  ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rdata_fifo|mem[0][31]                                                                                                                                                                                                 ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rdata_fifo|mem[0][10]                                                                                                                  ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rdata_fifo|mem[0][4]                                                                                                                                                                                                  ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rdata_fifo|mem[0][10]                                                                                                                  ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rdata_fifo|mem[0][5]                                                                                                                                                                                                  ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rdata_fifo|mem[0][10]                                                                                                                  ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rdata_fifo|mem[0][6]                                                                                                                                                                                                  ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rdata_fifo|mem[0][10]                                                                                                                  ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rdata_fifo|mem[0][7]                                                                                                                                                                                                  ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rdata_fifo|mem[0][10]                                                                                                                  ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rdata_fifo|mem[0][8]                                                                                                                                                                                                  ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rdata_fifo|mem[0][10]                                                                                                                  ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rdata_fifo|mem[0][9]                                                                                                                                                                                                  ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rdata_fifo|mem[0][10]                                                                                                                  ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                  ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][15]                                                                                                                   ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][17]                                                                                                                                                                                                  ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][15]                                                                                                                   ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][18]                                                                                                                                                                                                  ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][15]                                                                                                                   ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][1]                                                                                                                                                                                                   ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][15]                                                                                                                   ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][22]                                                                                                                                                                                                  ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][15]                                                                                                                   ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][29]                                                                                                                                                                                                  ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][15]                                                                                                                   ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][30]                                                                                                                                                                                                  ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][15]                                                                                                                   ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][6]                                                                                                                                                                                                   ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][15]                                                                                                                   ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][2]                                                                                                                                                                                                   ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][12]                                                                                                                   ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][5]                                                                                                                                                                                                   ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][12]                                                                                                                   ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][9]                                                                                                                                                                                                   ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][12]                                                                                                                   ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[2,5,9]                                                                                                                                                                                   ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[12]                                                                                                       ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rdata_fifo|mem[1][17]                                                                                                                                                                                              ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rdata_fifo|mem[1][16]                                                                                                               ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rdata_fifo|mem[1][18]                                                                                                                                                                                              ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rdata_fifo|mem[1][16]                                                                                                               ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rdata_fifo|mem[1][19]                                                                                                                                                                                              ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rdata_fifo|mem[1][16]                                                                                                               ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rdata_fifo|mem[1][20]                                                                                                                                                                                              ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rdata_fifo|mem[1][16]                                                                                                               ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rdata_fifo|mem[1][21]                                                                                                                                                                                              ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rdata_fifo|mem[1][16]                                                                                                               ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rdata_fifo|mem[1][22]                                                                                                                                                                                              ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rdata_fifo|mem[1][16]                                                                                                               ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rdata_fifo|mem[1][23]                                                                                                                                                                                              ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rdata_fifo|mem[1][16]                                                                                                               ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rdata_fifo|mem[1][24]                                                                                                                                                                                              ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rdata_fifo|mem[1][16]                                                                                                               ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rdata_fifo|mem[1][25]                                                                                                                                                                                              ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rdata_fifo|mem[1][16]                                                                                                               ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rdata_fifo|mem[1][26]                                                                                                                                                                                              ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rdata_fifo|mem[1][16]                                                                                                               ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rdata_fifo|mem[1][27]                                                                                                                                                                                              ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rdata_fifo|mem[1][16]                                                                                                               ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rdata_fifo|mem[1][28]                                                                                                                                                                                              ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rdata_fifo|mem[1][16]                                                                                                               ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                              ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rdata_fifo|mem[1][16]                                                                                                               ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                              ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rdata_fifo|mem[1][16]                                                                                                               ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                              ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rdata_fifo|mem[1][16]                                                                                                               ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][2]                                                                                                                                                                                                   ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][12]                                                                                                                   ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][5]                                                                                                                                                                                                   ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][12]                                                                                                                   ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][9]                                                                                                                                                                                                   ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][12]                                                                                                                   ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[0][17]                                                                                                                                                                                                                  ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                   ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[0][18]                                                                                                                                                                                                                  ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                   ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[0][19]                                                                                                                                                                                                                  ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                   ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[0][20]                                                                                                                                                                                                                  ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                   ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[0][21]                                                                                                                                                                                                                  ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                   ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[0][22]                                                                                                                                                                                                                  ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                   ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[0][23]                                                                                                                                                                                                                  ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                   ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[0][24]                                                                                                                                                                                                                  ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                   ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[0][25]                                                                                                                                                                                                                  ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                   ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[0][26]                                                                                                                                                                                                                  ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                   ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[0][27]                                                                                                                                                                                                                  ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                   ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[0][28]                                                                                                                                                                                                                  ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                   ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[0][29]                                                                                                                                                                                                                  ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                   ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[0][30]                                                                                                                                                                                                                  ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                   ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[0][31]                                                                                                                                                                                                                  ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                   ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                                                    ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                     ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][12]                                                                                                                                                                                                                    ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                     ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][13]                                                                                                                                                                                                                    ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                     ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][14]                                                                                                                                                                                                                    ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                     ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][15]                                                                                                                                                                                                                    ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                     ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                                    ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                     ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][17]                                                                                                                                                                                                                    ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                     ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][18]                                                                                                                                                                                                                    ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                     ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][19]                                                                                                                                                                                                                    ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                     ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][20]                                                                                                                                                                                                                    ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                     ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][21]                                                                                                                                                                                                                    ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                     ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][22]                                                                                                                                                                                                                    ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                     ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][23]                                                                                                                                                                                                                    ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                     ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][24]                                                                                                                                                                                                                    ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                     ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][25]                                                                                                                                                                                                                    ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                     ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][26]                                                                                                                                                                                                                    ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                     ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][27]                                                                                                                                                                                                                    ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                     ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][28]                                                                                                                                                                                                                    ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                     ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][29]                                                                                                                                                                                                                    ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                     ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][30]                                                                                                                                                                                                                    ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                     ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][31]                                                                                                                                                                                                                    ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                     ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                    ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                     ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                    ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                     ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                    ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                     ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                                    ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                     ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                    ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                     ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_pio_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                  ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_pio_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                   ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_pio_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                  ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_pio_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                   ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_pio_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                  ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_pio_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                   ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_pio_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                                  ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_pio_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                   ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_pio_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                  ; Merged with core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_pio_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                   ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rdata_fifo|mem[2][31]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rsp_fifo|mem[2][70]                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_pio_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_pio_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_ctrl:u_seq_ctrl|slot_sel[0]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|channel_needs_esc                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[10]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_nios:nios|core_nios_cpu:cpu|W_badaddr_reg_baddr[22]                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_nios:nios|core_nios_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:modular_adc_0_sequencer_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:modular_adc_0_sequencer_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..6]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rdata_fifo|mem[1][16]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..6]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..6]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_pio_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_pio_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:slide_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:slide_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..6]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..6]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..6]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_flash_0_data_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_flash_0_data_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..6]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_flash_0_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_flash_0_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..6]                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..6]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..6]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4..31]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4..31]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10..31]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10..31]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16..31]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16..31]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10..31]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10..31]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0,3,7,8,10,11,13,14,19..21,23..28,31]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0,3,7,8,10,11,13,14,19..21,23..28,31]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11,23..31]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11,23..31]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:modular_adc_0_sample_store_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:modular_adc_0_sample_store_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..6]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16..31]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16..31]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|channel_escaped                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[9]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_ctrl:u_seq_ctrl|cmd_valid                                                                                                                                                                                ; Merged with core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_ctrl:u_seq_ctrl|cmd_eop                                                                                                   ;
; core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci|core_nios_cpu_nios2_oci_dbrk:the_core_nios_cpu_nios2_oci_dbrk|dbrk_break                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|prev_cmd_is_ts                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:rd_ptr_count|counter_reg_bit[0..5]                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:wr_ptr|counter_reg_bit[0..5]                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|cntr_337:count_usedw|counter_reg_bit[0..5] ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[0..17]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|frst_64_ptr_done                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|b_full                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci|core_nios_cpu_nios2_oci_break:the_core_nios_cpu_nios2_oci_break|trigbrktype                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|b_non_empty                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[67]                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                 ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[67]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                 ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[67]                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                 ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[67]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                 ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[67]                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                 ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[67]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                 ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[67]                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                 ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[67]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                 ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[67]                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                 ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[67]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                 ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[67]                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                 ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[67]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                 ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[67]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                 ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[67]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                 ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                 ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rsp_fifo|mem[2][67]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                 ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                 ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                 ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_pio_s1_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                 ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                 ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                 ;
; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_cnt_done                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                 ;
; core:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_seq_read_ardin[20..22]                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_page_addr[21,22]                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo|mem[1][104]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem[1][104]                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[1][104]                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][104]                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo|mem[0][104]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem[0][104]                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[0][104]                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][104]                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_seq_read_ardin[19]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_cmd_mux_003:cmd_mux_003|share_count_zero_flag                                                                                                                                                                                                          ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_cmd_mux_003:cmd_mux_004|share_count_zero_flag                                                                                                                                                                                                          ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_cmd_mux_003:cmd_mux_005|share_count_zero_flag                                                                                                                                                                                                          ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_cmd_mux_003:cmd_mux_003|share_count[0]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_cmd_mux_003:cmd_mux_004|share_count[0]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_cmd_mux_003:cmd_mux_005|share_count[0]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.AVRG_CNT                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                 ;
; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.SYNC1                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                 ;
; core:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|read_state~7                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                 ;
; core:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|read_state~8                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                 ;
; core:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|read_state~9                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                 ;
; core:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|erase_state~6                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; core:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|erase_state~7                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; core:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|erase_state~8                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; core:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_state~5                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; core:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_state~6                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; core:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_state~7                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state~4                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                 ;
; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state~5                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                 ;
; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state~6                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                 ;
; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state~7                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                 ;
; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state~8                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                 ;
; core:u0|core_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~22                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                 ;
; core:u0|core_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~23                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                 ;
; core:u0|core_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~24                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                 ;
; core:u0|core_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~25                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                 ;
; core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state~6                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                 ;
; core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state~7                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                 ;
; core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci|core_nios_cpu_debug_slave_wrapper:the_core_nios_cpu_debug_slave_wrapper|core_nios_cpu_debug_slave_tck:the_core_nios_cpu_debug_slave_tck|DRsize~3                                                                                  ; Lost fanout                                                                                                                                                                                                                                                 ;
; core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci|core_nios_cpu_debug_slave_wrapper:the_core_nios_cpu_debug_slave_wrapper|core_nios_cpu_debug_slave_tck:the_core_nios_cpu_debug_slave_tck|DRsize~4                                                                                  ; Lost fanout                                                                                                                                                                                                                                                 ;
; core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci|core_nios_cpu_debug_slave_wrapper:the_core_nios_cpu_debug_slave_wrapper|core_nios_cpu_debug_slave_tck:the_core_nios_cpu_debug_slave_tck|DRsize~5                                                                                  ; Lost fanout                                                                                                                                                                                                                                                 ;
; core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci|core_nios_cpu_debug_slave_wrapper:the_core_nios_cpu_debug_slave_wrapper|core_nios_cpu_debug_slave_tck:the_core_nios_cpu_debug_slave_tck|DRsize.101                                                                                ; Lost fanout                                                                                                                                                                                                                                                 ;
; core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci|core_nios_cpu_debug_slave_wrapper:the_core_nios_cpu_debug_slave_wrapper|core_nios_cpu_debug_slave_tck:the_core_nios_cpu_debug_slave_tck|DRsize.011                                                                                ; Merged with core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci|core_nios_cpu_debug_slave_wrapper:the_core_nios_cpu_debug_slave_wrapper|core_nios_cpu_debug_slave_tck:the_core_nios_cpu_debug_slave_tck|DRsize.001 ;
; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PUTRESP_DLY1                                                                                                                                                                      ; Merged with core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|cmd_ready                                                                                                     ;
; core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci|core_nios_cpu_debug_slave_wrapper:the_core_nios_cpu_debug_slave_wrapper|core_nios_cpu_debug_slave_tck:the_core_nios_cpu_debug_slave_tck|DRsize.001                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.IDLE                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PWRDWN                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|usr_pwd                                                                                                                                                                                      ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|chsel[1]                                                                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|chsel[0]                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|chsel[4]                                                                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|cmd_fetched                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PWRDWN_TSEN                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|tsen                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PWRDWN_DONE                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PWRUP_CH                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PWRUP_SOC                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|soc                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|conv_dly1_s_flp                                                                                                                                                                              ; Merged with core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PUTRESP                                                                                            ;
; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|int_timer[6,7]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|int_timer[0..5]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                 ;
; core:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|read_ctrl_count[2]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; Total Number of Removed Registers = 1597                                                                                                                                                                                                                                                                                       ;                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                 ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; core:u0|core_altpll_0:altpll_0|prev_reset                                                                                                                                                                                                     ; Stuck at GND              ; core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ; core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|avmm_burstcount_input_reg[1],                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|avmm_burstcount_input_reg[2],                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|avmm_burstcount_input_reg[3],                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|received_varchannel,                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[1][31],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][86],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[1][86],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem[1][86],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo|mem[1][70],                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_ctrl:u_seq_ctrl|slot_sel[0],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|channel_needs_esc,                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:modular_adc_0_sequencer_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                                                                                                                            ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:modular_adc_0_sequencer_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],                                                                                                                                 ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:modular_adc_0_sequencer_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                                                                                                                                 ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:modular_adc_0_sequencer_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                                                                                                                                 ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:modular_adc_0_sequencer_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                 ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:modular_adc_0_sequencer_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                 ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:modular_adc_0_sequencer_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                 ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:modular_adc_0_sequencer_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                                                                 ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rdata_fifo|mem[1][16],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rsp_fifo|mem[1][59],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                                                                                                                                               ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],                                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem[0][16],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                                                                                                                                             ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],                                                                                                                                                  ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                                                                                                                                                  ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                                                                                                                                                  ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                  ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                  ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                  ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                                                                                  ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:slide_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:slide_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:slide_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:slide_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:slide_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:slide_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:slide_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:slide_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][59],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],                                                                                                                                         ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                                                                                                                                         ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                                                                                                                                         ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                         ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                         ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                         ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                                                                         ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[0][59],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                                                                                                                                   ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem[0][59],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_flash_0_data_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_flash_0_data_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],                                                                                                                                         ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_flash_0_data_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                                                                                                                                         ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_flash_0_data_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                                                                                                                                         ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_flash_0_data_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                         ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_flash_0_data_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                         ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_flash_0_data_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                         ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_flash_0_data_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                                                                         ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo|mem[0][59],                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_flash_0_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                                                                                                                                     ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_flash_0_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],                                                                                                                                          ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_flash_0_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                                                                                                                                          ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_flash_0_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                                                                                                                                          ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_flash_0_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                          ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_flash_0_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                          ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_flash_0_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                          ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_flash_0_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                                                                          ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                                                                                                                             ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],                                                                                                                                  ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                                                                                                                                  ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                                                                                                                                  ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                  ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                  ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                  ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                                                                  ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                                                                                                                          ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],                                                                                                                               ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                                                                                                                               ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                                                                                                                               ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                               ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                               ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                               ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                                                               ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31],                                                                                                                                                          ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30],                                                                                                                                                          ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29],                                                                                                                                                          ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28],                                                                                                                                                          ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27],                                                                                                                                                          ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26],                                                                                                                                                          ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25],                                                                                                                                                          ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24],                                                                                                                                                          ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23],                                                                                                                                                          ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22],                                                                                                                                                          ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21],                                                                                                                                                          ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20],                                                                                                                                                          ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19],                                                                                                                                                          ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18],                                                                                                                                                          ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17],                                                                                                                                                          ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16],                                                                                                                                                          ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15],                                                                                                                                                          ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14],                                                                                                                                                          ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13],                                                                                                                                                          ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12],                                                                                                                                                          ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11],                                                                                                                                                          ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10],                                                                                                                                                          ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9],                                                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8],                                                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7],                                                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6],                                                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5],                                                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4],                                                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31],                                                                                                                                                          ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30],                                                                                                                                                          ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29],                                                                                                                                                          ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28],                                                                                                                                                          ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27],                                                                                                                                                          ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26],                                                                                                                                                          ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25],                                                                                                                                                          ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24],                                                                                                                                                          ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23],                                                                                                                                                          ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22],                                                                                                                                                          ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21],                                                                                                                                                          ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20],                                                                                                                                                          ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19],                                                                                                                                                          ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18],                                                                                                                                                          ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17],                                                                                                                                                          ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16],                                                                                                                                                          ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15],                                                                                                                                                          ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14],                                                                                                                                                          ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13],                                                                                                                                                          ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12],                                                                                                                                                          ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11],                                                                                                                                                          ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10],                                                                                                                                                          ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31],                                                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30],                                                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29],                                                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28],                                                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27],                                                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26],                                                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25],                                                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24],                                                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23],                                                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22],                                                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21],                                                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20],                                                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19],                                                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18],                                                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17],                                                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16],                                                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31],                                                                                                                                                          ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30],                                                                                                                                                          ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29],                                                                                                                                                          ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28],                                                                                                                                                          ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27],                                                                                                                                                          ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26],                                                                                                                                                          ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25],                                                                                                                                                          ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24],                                                                                                                                                          ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23],                                                                                                                                                          ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22],                                                                                                                                                          ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21],                                                                                                                                                          ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20],                                                                                                                                                          ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19],                                                                                                                                                          ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18],                                                                                                                                                          ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17],                                                                                                                                                          ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16],                                                                                                                                                          ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31],                                                                                                                                                          ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28],                                                                                                                                                          ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27],                                                                                                                                                          ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26],                                                                                                                                                          ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25],                                                                                                                                                          ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24],                                                                                                                                                          ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23],                                                                                                                                                          ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21],                                                                                                                                                          ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20],                                                                                                                                                          ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19],                                                                                                                                                          ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14],                                                                                                                                                          ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13],                                                                                                                                                          ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11],                                                                                                                                                          ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10],                                                                                                                                                          ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8],                                                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7],                                                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3],                                                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0],                                                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31],                                                                                                                                                          ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30],                                                                                                                                                          ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29],                                                                                                                                                          ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28],                                                                                                                                                          ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27],                                                                                                                                                          ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26],                                                                                                                                                          ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25],                                                                                                                                                          ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24],                                                                                                                                                          ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23],                                                                                                                                                          ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11],                                                                                                                                                          ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:modular_adc_0_sample_store_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                                                                                                                         ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:modular_adc_0_sample_store_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],                                                                                                                              ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:modular_adc_0_sample_store_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                                                                                                                              ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:modular_adc_0_sample_store_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                                                                                                                              ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:modular_adc_0_sample_store_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                              ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:modular_adc_0_sample_store_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                              ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:modular_adc_0_sample_store_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                              ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:modular_adc_0_sample_store_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                                                              ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31],                                                                                                                                                          ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30],                                                                                                                                                          ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29],                                                                                                                                                          ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28],                                                                                                                                                          ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27],                                                                                                                                                          ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26],                                                                                                                                                          ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25],                                                                                                                                                          ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24],                                                                                                                                                          ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23],                                                                                                                                                          ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22],                                                                                                                                                          ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21],                                                                                                                                                          ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20],                                                                                                                                                          ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19],                                                                                                                                                          ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18],                                                                                                                                                          ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17],                                                                                                                                                          ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16],                                                                                                                                                          ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|prev_cmd_is_ts,                                                                                                                                                                            ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:rd_ptr_count|counter_reg_bit[5],                        ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:rd_ptr_count|counter_reg_bit[4],                        ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:rd_ptr_count|counter_reg_bit[3],                        ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:rd_ptr_count|counter_reg_bit[2],                        ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:rd_ptr_count|counter_reg_bit[1],                        ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:rd_ptr_count|counter_reg_bit[0],                        ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:wr_ptr|counter_reg_bit[5],                              ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:wr_ptr|counter_reg_bit[4],                              ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:wr_ptr|counter_reg_bit[3],                              ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:wr_ptr|counter_reg_bit[2],                              ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:wr_ptr|counter_reg_bit[1],                              ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:wr_ptr|counter_reg_bit[0],                              ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|cntr_337:count_usedw|counter_reg_bit[5], ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|cntr_337:count_usedw|counter_reg_bit[4], ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|cntr_337:count_usedw|counter_reg_bit[3], ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|cntr_337:count_usedw|counter_reg_bit[2], ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|cntr_337:count_usedw|counter_reg_bit[1], ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|cntr_337:count_usedw|counter_reg_bit[0], ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[17],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[16],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[15],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[14],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[13],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[12],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[11],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[10],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[9],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[8],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[7],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[6],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[5],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[4],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[3],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[2],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[1],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[0],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|frst_64_ptr_done,                                                                                                                                                                          ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|b_full,                                  ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci|core_nios_cpu_nios2_oci_break:the_core_nios_cpu_nios2_oci_break|trigbrktype,                                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|b_non_empty,                             ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_cnt_done,                                                                                                                                                                             ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_seq_read_ardin[20],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_seq_read_ardin[21],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_seq_read_ardin[22],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_page_addr[21],                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_page_addr[22],                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo|mem[1][104],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem[1][104],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[1][104],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][104],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo|mem[0][104],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem[0][104],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo|mem[0][104],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][104],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_seq_read_ardin[19],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_cmd_mux_003:cmd_mux_003|share_count_zero_flag,                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_cmd_mux_003:cmd_mux_004|share_count_zero_flag,                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_cmd_mux_003:cmd_mux_005|share_count_zero_flag,                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_cmd_mux_003:cmd_mux_003|share_count[0],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_cmd_mux_003:cmd_mux_004|share_count[0],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_cmd_mux_003:cmd_mux_005|share_count[0],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|usr_pwd,                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|chsel[1],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|chsel[0],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|chsel[4],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|cmd_fetched,                                                                                                                                                                               ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|tsen,                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|soc,                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|int_timer[6],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|int_timer[7],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|int_timer[5],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|int_timer[4],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|int_timer[3],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|int_timer[2],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|int_timer[1],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|int_timer[0],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|read_ctrl_count[2]                                                                                                                                                                                                  ;
; core:u0|core_slide_pio:slide_pio|readdata[31]                                                                                                                                                                                                 ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:slide_pio_s1_translator|av_readdata_pre[31],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_pio_s1_agent_rdata_fifo|mem[1][31],                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31],                                                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                                                                                                           ;
; core:u0|core_slide_pio:slide_pio|readdata[10]                                                                                                                                                                                                 ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:slide_pio_s1_translator|av_readdata_pre[10],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_pio_s1_agent_rdata_fifo|mem[0][10],                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10],                                                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                                                                                           ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]                                                                             ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86],                                                                                                                                                          ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rsp_fifo|mem[1][86],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rsp_fifo|mem[2][86]                                                                                                                                                                                              ;
; core:u0|core_slide_pio:slide_pio|readdata[16]                                                                                                                                                                                                 ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:slide_pio_s1_translator|av_readdata_pre[16],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16],                                                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                                                                                                                           ;
; core:u0|core_slide_pio:slide_pio|readdata[30]                                                                                                                                                                                                 ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:slide_pio_s1_translator|av_readdata_pre[30],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30],                                                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                                                                                                                           ;
; core:u0|core_slide_pio:slide_pio|readdata[29]                                                                                                                                                                                                 ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:slide_pio_s1_translator|av_readdata_pre[29],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29],                                                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                                                                                                                           ;
; core:u0|core_slide_pio:slide_pio|readdata[24]                                                                                                                                                                                                 ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:slide_pio_s1_translator|av_readdata_pre[24],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24],                                                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                                                                                                                           ;
; core:u0|core_slide_pio:slide_pio|readdata[28]                                                                                                                                                                                                 ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:slide_pio_s1_translator|av_readdata_pre[28],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28],                                                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                                                                                                                           ;
; core:u0|core_slide_pio:slide_pio|readdata[23]                                                                                                                                                                                                 ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:slide_pio_s1_translator|av_readdata_pre[23],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23],                                                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                                                                                                                           ;
; core:u0|core_slide_pio:slide_pio|readdata[18]                                                                                                                                                                                                 ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:slide_pio_s1_translator|av_readdata_pre[18],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18],                                                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                                                                                                                           ;
; core:u0|core_slide_pio:slide_pio|readdata[27]                                                                                                                                                                                                 ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:slide_pio_s1_translator|av_readdata_pre[27],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27],                                                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                                                                                                                           ;
; core:u0|core_slide_pio:slide_pio|readdata[17]                                                                                                                                                                                                 ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:slide_pio_s1_translator|av_readdata_pre[17],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17],                                                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                                                                                                                           ;
; core:u0|core_slide_pio:slide_pio|readdata[25]                                                                                                                                                                                                 ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:slide_pio_s1_translator|av_readdata_pre[25],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25],                                                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                                                                                                                           ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[85]                                                                             ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[85],                                                                                                                                                          ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rsp_fifo|mem[1][85],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rsp_fifo|mem[2][85]                                                                                                                                                                                              ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[84]                                                                             ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[84],                                                                                                                                                          ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rsp_fifo|mem[1][84],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rsp_fifo|mem[2][84]                                                                                                                                                                                              ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[83]                                                                             ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[83],                                                                                                                                                          ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rsp_fifo|mem[1][83],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rsp_fifo|mem[2][83]                                                                                                                                                                                              ;
; core:u0|core_slide_pio:slide_pio|readdata[22]                                                                                                                                                                                                 ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:slide_pio_s1_translator|av_readdata_pre[22],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22],                                                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                                                                                                                           ;
; core:u0|core_slide_pio:slide_pio|readdata[21]                                                                                                                                                                                                 ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:slide_pio_s1_translator|av_readdata_pre[21],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21],                                                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                                                                                                                           ;
; core:u0|core_slide_pio:slide_pio|readdata[26]                                                                                                                                                                                                 ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:slide_pio_s1_translator|av_readdata_pre[26],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26],                                                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                                                                                                                           ;
; core:u0|core_slide_pio:slide_pio|readdata[20]                                                                                                                                                                                                 ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:slide_pio_s1_translator|av_readdata_pre[20],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20],                                                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                                                                                                                                           ;
; core:u0|core_slide_pio:slide_pio|readdata[19]                                                                                                                                                                                                 ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:slide_pio_s1_translator|av_readdata_pre[19],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19],                                                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                                                                                                                                           ;
; core:u0|core_slide_pio:slide_pio|readdata[15]                                                                                                                                                                                                 ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:slide_pio_s1_translator|av_readdata_pre[15],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15],                                                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                                                                                                           ;
; core:u0|core_slide_pio:slide_pio|readdata[14]                                                                                                                                                                                                 ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:slide_pio_s1_translator|av_readdata_pre[14],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14],                                                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                                                                                                           ;
; core:u0|core_slide_pio:slide_pio|readdata[13]                                                                                                                                                                                                 ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:slide_pio_s1_translator|av_readdata_pre[13],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13],                                                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                                                                                                           ;
; core:u0|core_slide_pio:slide_pio|readdata[12]                                                                                                                                                                                                 ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:slide_pio_s1_translator|av_readdata_pre[12],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12],                                                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                                                                                                           ;
; core:u0|core_slide_pio:slide_pio|readdata[11]                                                                                                                                                                                                 ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:slide_pio_s1_translator|av_readdata_pre[11],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11],                                                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                                                                                           ;
; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal|csr_readdata[31]                                                                                                                               ; Stuck at GND              ; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal|readdata[31],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rdata_fifo|mem[2][31],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]                                                                                                                                                            ;
; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal|csr_readdata[16]                                                                                                                               ; Stuck at GND              ; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal|readdata[16],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rdata_fifo|mem[0][16],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                                                                                                                                            ;
; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PWRDWN                                                                                           ; Stuck at GND              ; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PWRDWN_TSEN,                                                                                                                                                                    ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PWRDWN_DONE,                                                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                           ; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PWRUP_CH                                                                                                                                                                        ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70]                                                                                 ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70],                                                                                                                                                              ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                               ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[11]                                                                                                  ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][11],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                                                                                                                                            ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70]                                                                             ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70],                                                                                                                                                          ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                    ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[59]                                                                             ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[59],                                                                                                                                                          ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_pio_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                                ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[0]                                                                                                      ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[0][0],                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                                                                                                                                             ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[59]                                                                                 ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[59],                                                                                                                                                              ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                               ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[31]                                                                                                                       ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][31],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]                                                                                                                                                            ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[59]                                                                             ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[59],                                                                                                                                                          ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                                    ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70]                                                                             ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70],                                                                                                                                                          ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                  ;
; core:u0|core_nios:nios|core_nios_cpu:cpu|W_cdsr_reg_status[28]                                                                                                                                                                                ; Stuck at GND              ; core:u0|core_nios:nios|core_nios_cpu:cpu|E_control_reg_rddata[28],                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ; core:u0|core_nios:nios|core_nios_cpu:cpu|M_control_reg_rddata[28]                                                                                                                                                                                                                                                            ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[31]                                                                                                  ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][31],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]                                                                                                                                                            ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70]                                                                             ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70],                                                                                                                                                          ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                  ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70]                                                                             ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70],                                                                                                                                                          ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                 ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[59]                                                                             ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[59],                                                                                                                                                          ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                  ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[59]                                                                             ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[59],                                                                                                                                                          ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                                  ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[59]                                                                             ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[59],                                                                                                                                                          ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                 ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70]                                                                             ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70],                                                                                                                                                          ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rsp_fifo|mem[2][70]                                                                                                                                                                                              ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[10]                                                                                                                       ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][10],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                                                                                                                                            ;
; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal|csr_readdata[30]                                                                                                                               ; Stuck at GND              ; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal|readdata[30],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]                                                                                                                                                            ;
; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal|csr_readdata[29]                                                                                                                               ; Stuck at GND              ; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal|readdata[29],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]                                                                                                                                                            ;
; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal|csr_readdata[28]                                                                                                                               ; Stuck at GND              ; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal|readdata[28],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]                                                                                                                                                            ;
; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal|csr_readdata[27]                                                                                                                               ; Stuck at GND              ; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal|readdata[27],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]                                                                                                                                                            ;
; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal|csr_readdata[26]                                                                                                                               ; Stuck at GND              ; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal|readdata[26],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]                                                                                                                                                            ;
; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal|csr_readdata[25]                                                                                                                               ; Stuck at GND              ; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal|readdata[25],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]                                                                                                                                                            ;
; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal|csr_readdata[24]                                                                                                                               ; Stuck at GND              ; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal|readdata[24],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]                                                                                                                                                            ;
; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal|csr_readdata[23]                                                                                                                               ; Stuck at GND              ; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal|readdata[23],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]                                                                                                                                                            ;
; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal|csr_readdata[22]                                                                                                                               ; Stuck at GND              ; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal|readdata[22],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]                                                                                                                                                            ;
; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal|csr_readdata[21]                                                                                                                               ; Stuck at GND              ; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal|readdata[21],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]                                                                                                                                                            ;
; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal|csr_readdata[20]                                                                                                                               ; Stuck at GND              ; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal|readdata[20],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                                                                                                                                            ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[31]                                                                                                     ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo|mem[1][31],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]                                                                                                                                                            ;
; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal|csr_readdata[18]                                                                                                                               ; Stuck at GND              ; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal|readdata[18],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                                                                                                                                            ;
; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal|csr_readdata[17]                                                                                                                               ; Stuck at GND              ; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal|readdata[17],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]                                                                                                                                                            ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70]                                                                             ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70],                                                                                                                                                          ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_pio_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                ;
; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_csr:u_seq_csr|readdata[31]                                                                                              ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rdata_fifo|mem[1][31],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]                                                                                                                                                            ;
; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_csr:u_seq_csr|readdata[10]                                                                                              ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rdata_fifo|mem[0][10],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                                                                                                                                            ;
; core:u0|core_nios:nios|core_nios_cpu:cpu|A_exc_crst                                                                                                                                                                                           ; Stuck at GND              ; core:u0|core_nios:nios|core_nios_cpu:cpu|W_exc_crst_active,                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ; core:u0|core_nios:nios|core_nios_cpu:cpu|W_badaddr_reg_baddr[22]                                                                                                                                                                                                                                                             ;
; core:u0|core_nios:nios|core_nios_cpu:cpu|A_exc_ext_intr                                                                                                                                                                                       ; Stuck at GND              ; core:u0|core_nios:nios|core_nios_cpu:cpu|W_exception_reg_cause[4],                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ; core:u0|core_nios:nios|core_nios_cpu:cpu|W_exception_reg_cause[3]                                                                                                                                                                                                                                                            ;
; core:u0|core_nios:nios|core_nios_cpu:cpu|W_cdsr_reg_status[31]                                                                                                                                                                                ; Stuck at GND              ; core:u0|core_nios:nios|core_nios_cpu:cpu|E_control_reg_rddata[31],                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ; core:u0|core_nios:nios|core_nios_cpu:cpu|M_control_reg_rddata[31]                                                                                                                                                                                                                                                            ;
; core:u0|core_nios:nios|core_nios_cpu:cpu|W_cdsr_reg_status[30]                                                                                                                                                                                ; Stuck at GND              ; core:u0|core_nios:nios|core_nios_cpu:cpu|E_control_reg_rddata[30],                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ; core:u0|core_nios:nios|core_nios_cpu:cpu|M_control_reg_rddata[30]                                                                                                                                                                                                                                                            ;
; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal|csr_readdata[19]                                                                                                                               ; Stuck at GND              ; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal|readdata[19],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                                                                                                                                            ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[59]                                                                             ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[59],                                                                                                                                                          ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                              ;
; core:u0|core_nios:nios|core_nios_cpu:cpu|W_cdsr_reg_status[27]                                                                                                                                                                                ; Stuck at GND              ; core:u0|core_nios:nios|core_nios_cpu:cpu|E_control_reg_rddata[27],                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ; core:u0|core_nios:nios|core_nios_cpu:cpu|M_control_reg_rddata[27]                                                                                                                                                                                                                                                            ;
; core:u0|core_nios:nios|core_nios_cpu:cpu|W_cdsr_reg_status[26]                                                                                                                                                                                ; Stuck at GND              ; core:u0|core_nios:nios|core_nios_cpu:cpu|E_control_reg_rddata[26],                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ; core:u0|core_nios:nios|core_nios_cpu:cpu|M_control_reg_rddata[26]                                                                                                                                                                                                                                                            ;
; core:u0|core_nios:nios|core_nios_cpu:cpu|W_cdsr_reg_status[25]                                                                                                                                                                                ; Stuck at GND              ; core:u0|core_nios:nios|core_nios_cpu:cpu|E_control_reg_rddata[25],                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ; core:u0|core_nios:nios|core_nios_cpu:cpu|M_control_reg_rddata[25]                                                                                                                                                                                                                                                            ;
; core:u0|core_nios:nios|core_nios_cpu:cpu|W_cdsr_reg_status[24]                                                                                                                                                                                ; Stuck at GND              ; core:u0|core_nios:nios|core_nios_cpu:cpu|E_control_reg_rddata[24],                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ; core:u0|core_nios:nios|core_nios_cpu:cpu|M_control_reg_rddata[24]                                                                                                                                                                                                                                                            ;
; core:u0|core_nios:nios|core_nios_cpu:cpu|W_cdsr_reg_status[23]                                                                                                                                                                                ; Stuck at GND              ; core:u0|core_nios:nios|core_nios_cpu:cpu|E_control_reg_rddata[23],                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ; core:u0|core_nios:nios|core_nios_cpu:cpu|M_control_reg_rddata[23]                                                                                                                                                                                                                                                            ;
; core:u0|core_nios:nios|core_nios_cpu:cpu|W_cdsr_reg_status[10]                                                                                                                                                                                ; Stuck at GND              ; core:u0|core_nios:nios|core_nios_cpu:cpu|E_control_reg_rddata[10],                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ; core:u0|core_nios:nios|core_nios_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                                                                                                            ;
; core:u0|core_nios:nios|core_nios_cpu:cpu|E_ctrl_ld_ex                                                                                                                                                                                         ; Stuck at GND              ; core:u0|core_nios:nios|core_nios_cpu:cpu|M_ctrl_ld_ex,                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ; core:u0|core_nios:nios|core_nios_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                                   ;
; core:u0|core_nios:nios|core_nios_cpu:cpu|E_ctrl_st_ex                                                                                                                                                                                         ; Stuck at GND              ; core:u0|core_nios:nios|core_nios_cpu:cpu|M_ctrl_st_ex,                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ; core:u0|core_nios:nios|core_nios_cpu:cpu|A_ctrl_st_ex                                                                                                                                                                                                                                                                        ;
; core:u0|core_nios:nios|core_nios_cpu:cpu|W_cdsr_reg_status[29]                                                                                                                                                                                ; Stuck at GND              ; core:u0|core_nios:nios|core_nios_cpu:cpu|E_control_reg_rddata[29],                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ; core:u0|core_nios:nios|core_nios_cpu:cpu|M_control_reg_rddata[29]                                                                                                                                                                                                                                                            ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[84]                                                                             ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[84]                                                                                                                                                           ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                              ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[69]                                                                                 ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69]                                                                                                                                                               ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                              ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]                                                                                 ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68]                                                                                                                                                               ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                              ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[66]                                                                                 ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                                                                                                                                               ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                              ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65]                                                                                 ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                                                                                                                                               ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                              ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[30]                                                                                                                       ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]                                                                                                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                              ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[29]                                                                                                                       ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]                                                                                                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                              ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[28]                                                                                                                       ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]                                                                                                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                              ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[27]                                                                                                                       ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]                                                                                                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                              ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[26]                                                                                                                       ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]                                                                                                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                              ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[25]                                                                                                                       ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]                                                                                                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                              ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[24]                                                                                                                       ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]                                                                                                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                              ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[23]                                                                                                                       ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]                                                                                                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                              ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[22]                                                                                                                       ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]                                                                                                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                              ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[21]                                                                                                                       ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]                                                                                                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                              ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[20]                                                                                                                       ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                                                                                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                              ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[19]                                                                                                                       ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                                                                                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                              ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[18]                                                                                                                       ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                                                                                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                              ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[17]                                                                                                                       ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]                                                                                                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                              ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[16]                                                                                                                       ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                                                                                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                              ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[15]                                                                                                                       ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                                                                                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                              ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[14]                                                                                                                       ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                                                                                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                              ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[13]                                                                                                                       ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                                                                                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                              ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[12]                                                                                                                       ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                                                                                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                              ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[11]                                                                                                                       ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                                                                                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                              ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[28]                                                                                                     ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]                                                                                                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                              ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[27]                                                                                                     ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]                                                                                                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                              ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[26]                                                                                                     ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]                                                                                                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                              ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[24]                                                                                                     ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]                                                                                                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                              ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[23]                                                                                                     ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]                                                                                                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                              ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[21]                                                                                                     ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]                                                                                                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                              ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[20]                                                                                                     ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                                                                                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                              ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[19]                                                                                                     ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                                                                                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                              ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[14]                                                                                                     ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                                                                                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                              ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[13]                                                                                                     ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                                                                                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                              ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[11]                                                                                                     ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                                                                                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                              ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[10]                                                                                                     ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                                                                                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                              ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[8]                                                                                                      ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                                                                                                                                             ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                              ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[7]                                                                                                      ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                                                                                                                                             ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                              ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[3]                                                                                                      ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                                                                                                                                             ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                              ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[30]                                                                                                  ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]                                                                                                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                              ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[29]                                                                                                  ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]                                                                                                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                              ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[28]                                                                                                  ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]                                                                                                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                              ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[27]                                                                                                  ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]                                                                                                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                              ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[26]                                                                                                  ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]                                                                                                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                              ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[25]                                                                                                  ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]                                                                                                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                              ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[24]                                                                                                  ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]                                                                                                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                              ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[23]                                                                                                  ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]                                                                                                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                              ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]                                                                             ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                                                                                                                                           ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                              ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[85]                                                                             ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[85]                                                                                                                                                           ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                              ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[84]                                                                             ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[84]                                                                                                                                                           ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                              ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[83]                                                                             ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[83]                                                                                                                                                           ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                              ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[69]                                                                             ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69]                                                                                                                                                           ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                              ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]                                                                             ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68]                                                                                                                                                           ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                              ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[66]                                                                             ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                                                                                                                                           ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                              ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65]                                                                             ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                                                                                                                                           ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                              ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[69]                                                                             ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69]                                                                                                                                                           ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                              ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]                                                                             ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68]                                                                                                                                                           ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                              ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[66]                                                                             ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                                                                                                                                           ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                              ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65]                                                                             ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                                                                                                                                           ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                              ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]                                                                             ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                                                                                                                                           ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                              ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[85]                                                                             ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[85]                                                                                                                                                           ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                              ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[84]                                                                             ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[84]                                                                                                                                                           ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                              ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[83]                                                                             ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[83]                                                                                                                                                           ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                              ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[69]                                                                             ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69]                                                                                                                                                           ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                              ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]                                                                             ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68]                                                                                                                                                           ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                              ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[66]                                                                             ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                                                                                                                                           ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                              ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65]                                                                             ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                                                                                                                                           ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                              ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]                                                                             ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                                                                                                                                           ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                              ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[85]                                                                             ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[85]                                                                                                                                                           ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                              ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[83]                                                                             ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[83]                                                                                                                                                           ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                              ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[69]                                                                             ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69]                                                                                                                                                           ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                              ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]                                                                             ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68]                                                                                                                                                           ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                              ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[66]                                                                             ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                                                                                                                                           ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                              ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65]                                                                             ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                                                                                                                                           ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                              ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]                                                                             ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                                                                                                                                           ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                              ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[85]                                                                             ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[85]                                                                                                                                                           ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                              ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[84]                                                                             ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[84]                                                                                                                                                           ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                              ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[83]                                                                             ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[83]                                                                                                                                                           ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                              ;
; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_csr:u_seq_csr|readdata[30]                                                                                              ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]                                                                                                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                              ;
; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_csr:u_seq_csr|readdata[29]                                                                                              ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]                                                                                                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                              ;
; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_csr:u_seq_csr|readdata[28]                                                                                              ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]                                                                                                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                              ;
; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_csr:u_seq_csr|readdata[27]                                                                                              ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]                                                                                                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                              ;
; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_csr:u_seq_csr|readdata[26]                                                                                              ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]                                                                                                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                              ;
; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_csr:u_seq_csr|readdata[25]                                                                                              ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]                                                                                                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                              ;
; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_csr:u_seq_csr|readdata[24]                                                                                              ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]                                                                                                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                              ;
; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_csr:u_seq_csr|readdata[23]                                                                                              ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]                                                                                                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                              ;
; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_csr:u_seq_csr|readdata[22]                                                                                              ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]                                                                                                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                              ;
; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_csr:u_seq_csr|readdata[21]                                                                                              ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]                                                                                                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                              ;
; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_csr:u_seq_csr|readdata[20]                                                                                              ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                                                                                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                              ;
; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_csr:u_seq_csr|readdata[19]                                                                                              ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                                                                                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                              ;
; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_csr:u_seq_csr|readdata[18]                                                                                              ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                                                                                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                              ;
; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_csr:u_seq_csr|readdata[17]                                                                                              ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]                                                                                                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                              ;
; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_csr:u_seq_csr|readdata[16]                                                                                              ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                                                                                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                              ;
; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_csr:u_seq_csr|readdata[15]                                                                                              ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                                                                                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                              ;
; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_csr:u_seq_csr|readdata[14]                                                                                              ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                                                                                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                              ;
; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_csr:u_seq_csr|readdata[13]                                                                                              ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                                                                                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                              ;
; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_csr:u_seq_csr|readdata[12]                                                                                              ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                                                                                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                              ;
; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_csr:u_seq_csr|readdata[11]                                                                                              ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                                                                                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                              ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[69]                                                                             ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69]                                                                                                                                                           ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                              ;
; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_csr:u_seq_csr|readdata[9]                                                                                               ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                                                                                                                                             ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                              ;
; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_csr:u_seq_csr|readdata[8]                                                                                               ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                                                                                                                                             ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                              ;
; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_csr:u_seq_csr|readdata[7]                                                                                               ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                                                                                                                                             ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                              ;
; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_csr:u_seq_csr|readdata[6]                                                                                               ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                                                                                                                                             ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                              ;
; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_csr:u_seq_csr|readdata[5]                                                                                               ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                                                                                                                                             ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                              ;
; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_csr:u_seq_csr|readdata[4]                                                                                               ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                                                                                                                                             ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                              ;
; core:u0|core_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[8]                                                                                                                                                        ; Stuck at GND              ; core:u0|core_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|channel_escaped                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                              ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]                                                                             ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68]                                                                                                                                                           ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                              ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[66]                                                                             ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                                                                                                                                           ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                              ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65]                                                                             ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                                                                                                                                           ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                              ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]                                                                             ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                                                                                                                                           ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                              ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[85]                                                                             ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[85]                                                                                                                                                           ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                              ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[84]                                                                             ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[84]                                                                                                                                                           ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                              ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[83]                                                                             ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[83]                                                                                                                                                           ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                              ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[69]                                                                             ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69]                                                                                                                                                           ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                              ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]                                                                             ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68]                                                                                                                                                           ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                              ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[66]                                                                             ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                                                                                                                                           ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                              ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65]                                                                             ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                                                                                                                                           ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                              ;
; core:u0|core_nios:nios|core_nios_cpu:cpu|W_cdsr_reg_status[22]                                                                                                                                                                                ; Stuck at GND              ; core:u0|core_nios:nios|core_nios_cpu:cpu|E_control_reg_rddata[22]                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                              ;
; core:u0|core_nios:nios|core_nios_cpu:cpu|W_cdsr_reg_status[21]                                                                                                                                                                                ; Stuck at GND              ; core:u0|core_nios:nios|core_nios_cpu:cpu|E_control_reg_rddata[21]                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                              ;
; core:u0|core_nios:nios|core_nios_cpu:cpu|W_cdsr_reg_status[20]                                                                                                                                                                                ; Stuck at GND              ; core:u0|core_nios:nios|core_nios_cpu:cpu|E_control_reg_rddata[20]                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                              ;
; core:u0|core_nios:nios|core_nios_cpu:cpu|W_cdsr_reg_status[19]                                                                                                                                                                                ; Stuck at GND              ; core:u0|core_nios:nios|core_nios_cpu:cpu|E_control_reg_rddata[19]                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                              ;
; core:u0|core_nios:nios|core_nios_cpu:cpu|W_cdsr_reg_status[18]                                                                                                                                                                                ; Stuck at GND              ; core:u0|core_nios:nios|core_nios_cpu:cpu|E_control_reg_rddata[18]                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                              ;
; core:u0|core_nios:nios|core_nios_cpu:cpu|W_cdsr_reg_status[17]                                                                                                                                                                                ; Stuck at GND              ; core:u0|core_nios:nios|core_nios_cpu:cpu|E_control_reg_rddata[17]                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                              ;
; core:u0|core_nios:nios|core_nios_cpu:cpu|W_cdsr_reg_status[16]                                                                                                                                                                                ; Stuck at GND              ; core:u0|core_nios:nios|core_nios_cpu:cpu|E_control_reg_rddata[16]                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                              ;
; core:u0|core_nios:nios|core_nios_cpu:cpu|W_cdsr_reg_status[15]                                                                                                                                                                                ; Stuck at GND              ; core:u0|core_nios:nios|core_nios_cpu:cpu|E_control_reg_rddata[15]                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                              ;
; core:u0|core_nios:nios|core_nios_cpu:cpu|W_cdsr_reg_status[14]                                                                                                                                                                                ; Stuck at GND              ; core:u0|core_nios:nios|core_nios_cpu:cpu|E_control_reg_rddata[14]                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                              ;
; core:u0|core_nios:nios|core_nios_cpu:cpu|W_cdsr_reg_status[13]                                                                                                                                                                                ; Stuck at GND              ; core:u0|core_nios:nios|core_nios_cpu:cpu|E_control_reg_rddata[13]                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                              ;
; core:u0|core_nios:nios|core_nios_cpu:cpu|W_cdsr_reg_status[12]                                                                                                                                                                                ; Stuck at GND              ; core:u0|core_nios:nios|core_nios_cpu:cpu|E_control_reg_rddata[12]                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                              ;
; core:u0|core_nios:nios|core_nios_cpu:cpu|W_cdsr_reg_status[11]                                                                                                                                                                                ; Stuck at GND              ; core:u0|core_nios:nios|core_nios_cpu:cpu|E_control_reg_rddata[11]                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                              ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]                                                                                 ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                                                                                                                                               ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                              ;
; core:u0|core_nios:nios|core_nios_cpu:cpu|W_cdsr_reg_status[9]                                                                                                                                                                                 ; Stuck at GND              ; core:u0|core_nios:nios|core_nios_cpu:cpu|E_control_reg_rddata[9]                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                              ;
; core:u0|core_nios:nios|core_nios_cpu:cpu|W_cdsr_reg_status[8]                                                                                                                                                                                 ; Stuck at GND              ; core:u0|core_nios:nios|core_nios_cpu:cpu|E_control_reg_rddata[8]                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                              ;
; core:u0|core_nios:nios|core_nios_cpu:cpu|W_cdsr_reg_status[7]                                                                                                                                                                                 ; Stuck at GND              ; core:u0|core_nios:nios|core_nios_cpu:cpu|E_control_reg_rddata[7]                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                              ;
; core:u0|core_nios:nios|core_nios_cpu:cpu|W_cdsr_reg_status[6]                                                                                                                                                                                 ; Stuck at GND              ; core:u0|core_nios:nios|core_nios_cpu:cpu|E_control_reg_rddata[6]                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                              ;
; core:u0|core_nios:nios|core_nios_cpu:cpu|W_cdsr_reg_status[5]                                                                                                                                                                                 ; Stuck at GND              ; core:u0|core_nios:nios|core_nios_cpu:cpu|E_control_reg_rddata[5]                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                              ;
; core:u0|core_nios:nios|core_nios_cpu:cpu|W_cdsr_reg_status[4]                                                                                                                                                                                 ; Stuck at GND              ; core:u0|core_nios:nios|core_nios_cpu:cpu|E_control_reg_rddata[4]                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                              ;
; core:u0|core_nios:nios|core_nios_cpu:cpu|W_cdsr_reg_status[3]                                                                                                                                                                                 ; Stuck at GND              ; core:u0|core_nios:nios|core_nios_cpu:cpu|E_control_reg_rddata[3]                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                              ;
; core:u0|core_nios:nios|core_nios_cpu:cpu|W_cdsr_reg_status[2]                                                                                                                                                                                 ; Stuck at GND              ; core:u0|core_nios:nios|core_nios_cpu:cpu|E_control_reg_rddata[2]                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                              ;
; core:u0|core_nios:nios|core_nios_cpu:cpu|E_ctrl_br_always_pred_taken                                                                                                                                                                          ; Stuck at GND              ; core:u0|core_nios:nios|core_nios_cpu:cpu|M_ctrl_br_always_pred_taken                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                              ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[85]                                                                                 ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[85]                                                                                                                                                               ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                              ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[84]                                                                                 ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[84]                                                                                                                                                               ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                              ;
; core:u0|core_nios:nios|core_nios_cpu:cpu|E_ctrl_ld_st_ex                                                                                                                                                                                      ; Stuck at GND              ; core:u0|core_nios:nios|core_nios_cpu:cpu|M_ctrl_ld_st_ex                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                              ;
; core:u0|core_nios:nios|core_nios_cpu:cpu|E_ctrl_intr_inst                                                                                                                                                                                     ; Stuck at GND              ; core:u0|core_nios:nios|core_nios_cpu:cpu|M_ctrl_intr_inst                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                              ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[25]                                                                                                     ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]                                                                                                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                              ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rsp_fifo|mem[0][86]                                                                                                                  ; Lost Fanouts              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                 ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rsp_fifo|mem[0][85]                                                                                                                  ; Lost Fanouts              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                 ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rsp_fifo|mem[0][84]                                                                                                                  ; Lost Fanouts              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                 ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rsp_fifo|mem[0][83]                                                                                                                  ; Lost Fanouts              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                 ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                     ; Lost Fanouts              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                    ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                     ; Lost Fanouts              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                    ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                     ; Lost Fanouts              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                    ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                     ; Lost Fanouts              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                                    ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                   ; Lost Fanouts              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                  ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                   ; Lost Fanouts              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                  ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                   ; Lost Fanouts              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                  ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                   ; Lost Fanouts              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                                  ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_pio_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                 ; Lost Fanouts              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_pio_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_pio_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                 ; Lost Fanouts              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_pio_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_pio_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                 ; Lost Fanouts              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_pio_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_pio_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                 ; Lost Fanouts              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_pio_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                                ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo|mem[0][86]                                                                                                                           ; Lost Fanouts              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                          ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo|mem[0][85]                                                                                                                           ; Lost Fanouts              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                          ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo|mem[0][84]                                                                                                                           ; Lost Fanouts              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                          ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo|mem[0][83]                                                                                                                           ; Lost Fanouts              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                          ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][86]                                                                                                                   ; Lost Fanouts              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                  ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][85]                                                                                                                   ; Lost Fanouts              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                  ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][84]                                                                                                                   ; Lost Fanouts              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                  ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][83]                                                                                                                   ; Lost Fanouts              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                  ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][86]                                                                                                                ; Lost Fanouts              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                               ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][85]                                                                                                                ; Lost Fanouts              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                               ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][84]                                                                                                                ; Lost Fanouts              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                               ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][83]                                                                                                                ; Lost Fanouts              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                               ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[83]                                                                                 ; Stuck at GND              ; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[83]                                                                                                                                                               ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                              ;
; core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[10]                                            ; Stuck at GND              ; core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[9]                                                                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                              ;
; core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci|core_nios_cpu_debug_slave_wrapper:the_core_nios_cpu_debug_slave_wrapper|core_nios_cpu_debug_slave_tck:the_core_nios_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts              ; core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci|core_nios_cpu_debug_slave_wrapper:the_core_nios_cpu_debug_slave_wrapper|core_nios_cpu_debug_slave_tck:the_core_nios_cpu_debug_slave_tck|DRsize.101                                                                              ;
; core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci|core_nios_cpu_nios2_oci_dbrk:the_core_nios_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                   ; Stuck at GND              ; core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci|core_nios_cpu_nios2_oci_dbrk:the_core_nios_cpu_nios2_oci_dbrk|dbrk_break                                                                                                                                                        ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3874  ;
; Number of registers using Synchronous Clear  ; 158   ;
; Number of registers using Synchronous Load   ; 313   ;
; Number of registers using Asynchronous Clear ; 3008  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2426  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; core:u0|core_timer_0:timer_0|internal_counter[15]                                                                                                                                                                                                                                                                               ; 3       ;
; core:u0|core_timer_0:timer_0|internal_counter[12]                                                                                                                                                                                                                                                                               ; 3       ;
; core:u0|core_timer_0:timer_0|internal_counter[11]                                                                                                                                                                                                                                                                               ; 3       ;
; core:u0|core_timer_0:timer_0|internal_counter[10]                                                                                                                                                                                                                                                                               ; 3       ;
; core:u0|core_timer_0:timer_0|internal_counter[5]                                                                                                                                                                                                                                                                                ; 3       ;
; core:u0|core_timer_0:timer_0|internal_counter[4]                                                                                                                                                                                                                                                                                ; 3       ;
; core:u0|core_timer_0:timer_0|internal_counter[3]                                                                                                                                                                                                                                                                                ; 3       ;
; core:u0|core_timer_0:timer_0|internal_counter[2]                                                                                                                                                                                                                                                                                ; 3       ;
; core:u0|core_timer_0:timer_0|internal_counter[1]                                                                                                                                                                                                                                                                                ; 3       ;
; core:u0|core_timer_0:timer_0|internal_counter[0]                                                                                                                                                                                                                                                                                ; 3       ;
; core:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_drshft_neg_reg                                                                                                                                                                                                   ; 1       ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios_data_master_agent|hold_waitrequest                                                                                                                                                                                                             ; 14      ;
; core:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                           ; 434     ;
; core:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_drshft_reg                                                                                                                                                                                                       ; 2       ;
; core:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[20]                                                                                                                                                                                       ; 5       ;
; core:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[21]                                                                                                                                                                                       ; 7       ;
; core:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[22]                                                                                                                                                                                       ; 8       ;
; core:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[18]                                                                                                                                                                                       ; 3       ;
; core:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[17]                                                                                                                                                                                       ; 3       ;
; core:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[13]                                                                                                                                                                                       ; 2       ;
; core:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[15]                                                                                                                                                                                       ; 2       ;
; core:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[14]                                                                                                                                                                                       ; 2       ;
; core:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[16]                                                                                                                                                                                       ; 2       ;
; core:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[19]                                                                                                                                                                                       ; 4       ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                ; 2       ;
; core:u0|core_nios:nios|core_nios_cpu:cpu|M_pipe_flush                                                                                                                                                                                                                                                                           ; 16      ;
; core:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                            ; 1       ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|waitrequest_reset_override                                                                                                                                                                                                  ; 7       ;
; core:u0|core_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:core_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                              ; 11      ;
; core:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_wp_mode[0]                                                                                                                                                                                                           ; 2       ;
; core:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_wp_mode[2]                                                                                                                                                                                                           ; 2       ;
; core:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_wp_mode[3]                                                                                                                                                                                                           ; 2       ;
; core:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_wp_mode[4]                                                                                                                                                                                                           ; 2       ;
; core:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_wp_mode[1]                                                                                                                                                                                                           ; 2       ;
; core:u0|altera_reset_controller:rst_controller_004|r_sync_rst_chain[1]                                                                                                                                                                                                                                                          ; 1       ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                ; 2       ;
; core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_cmd_mux_003:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                ; 2       ;
; core:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[0]                                                                                                                                                                                        ; 2       ;
; core:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[1]                                                                                                                                                                                        ; 2       ;
; core:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[2]                                                                                                                                                                                        ; 2       ;
; core:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[3]                                                                                                                                                                                        ; 2       ;
; core:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[4]                                                                                                                                                                                        ; 2       ;
; core:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[5]                                                                                                                                                                                        ; 2       ;
; core:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[6]                                                                                                                                                                                        ; 2       ;
; core:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[7]                                                                                                                                                                                        ; 2       ;
; core:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[8]                                                                                                                                                                                        ; 2       ;
; core:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[9]                                                                                                                                                                                        ; 2       ;
; core:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[10]                                                                                                                                                                                       ; 2       ;
; core:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[11]                                                                                                                                                                                       ; 2       ;
; core:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[12]                                                                                                                                                                                       ; 2       ;
; core:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                            ; 1       ;
; core:u0|core_jtag_uart_0:jtag_uart_0|t_dav                                                                                                                                                                                                                                                                                      ; 3       ;
; core:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                           ; 455     ;
; core:u0|core_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                        ; 146     ;
; core:u0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                       ; 1       ;
; core:u0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                       ; 4       ;
; core:u0|altera_reset_controller:rst_controller_004|r_sync_rst_chain[2]                                                                                                                                                                                                                                                          ; 2       ;
; core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci|core_nios_cpu_nios2_avalon_reg:the_core_nios_cpu_nios2_avalon_reg|oci_ienable[0]                                                                                                                                                   ; 2       ;
; core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci|core_nios_cpu_nios2_avalon_reg:the_core_nios_cpu_nios2_avalon_reg|oci_ienable[1]                                                                                                                                                   ; 2       ;
; core:u0|core_nios:nios|core_nios_cpu:cpu|M_pipe_flush_waddr[9]                                                                                                                                                                                                                                                                  ; 1       ;
; core:u0|core_nios:nios|core_nios_cpu:cpu|ic_tag_clr_valid_bits                                                                                                                                                                                                                                                                  ; 1       ;
; core:u0|core_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:core_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                                                                                                                                                  ; 3       ;
; core:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                            ; 1       ;
; core:u0|core_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                         ; 1       ;
; core:u0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                       ; 1       ;
; core:u0|altera_reset_controller:rst_controller_004|r_sync_rst_chain[3]                                                                                                                                                                                                                                                          ; 1       ;
; core:u0|core_nios:nios|core_nios_cpu:cpu|A_wr_dst_reg_from_M                                                                                                                                                                                                                                                                    ; 1       ;
; core:u0|core_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:core_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                  ; 12      ;
; core:u0|core_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                                                                                                                                                                                             ; 3       ;
; core:u0|core_nios:nios|core_nios_cpu:cpu|clr_break_line                                                                                                                                                                                                                                                                         ; 8       ;
; core:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                            ; 1       ;
; core:u0|core_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[0]                                                                                                                                                                                                                                          ; 3       ;
; core:u0|core_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                         ; 1       ;
; core:u0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                       ; 1       ;
; core:u0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                           ; 1       ;
; core:u0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                            ; 1       ;
; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal|e_eop                                                                                                                                                                                                                            ; 3       ;
; core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sense_reset_n                                                                                                                      ; 8       ;
; core:u0|core_master_0:master_0|altera_avalon_sc_fifo:fifo|empty                                                                                                                                                                                                                                                                 ; 2       ;
; core:u0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                            ; 1       ;
; core:u0|core_timer_0:timer_0|period_l_register[15]                                                                                                                                                                                                                                                                              ; 2       ;
; core:u0|core_timer_0:timer_0|period_l_register[12]                                                                                                                                                                                                                                                                              ; 2       ;
; core:u0|core_timer_0:timer_0|period_l_register[11]                                                                                                                                                                                                                                                                              ; 2       ;
; core:u0|core_timer_0:timer_0|period_l_register[10]                                                                                                                                                                                                                                                                              ; 2       ;
; core:u0|core_timer_0:timer_0|period_l_register[5]                                                                                                                                                                                                                                                                               ; 2       ;
; core:u0|core_timer_0:timer_0|period_l_register[4]                                                                                                                                                                                                                                                                               ; 2       ;
; core:u0|core_timer_0:timer_0|period_l_register[3]                                                                                                                                                                                                                                                                               ; 2       ;
; core:u0|core_timer_0:timer_0|period_l_register[2]                                                                                                                                                                                                                                                                               ; 2       ;
; core:u0|core_timer_0:timer_0|period_l_register[1]                                                                                                                                                                                                                                                                               ; 2       ;
; core:u0|core_timer_0:timer_0|period_l_register[0]                                                                                                                                                                                                                                                                               ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 92                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                      ;
+--------------------------------------------------------------------------------------+---------------------------------------------------------------------+------+
; Register Name                                                                        ; Megafunction                                                        ; Type ;
+--------------------------------------------------------------------------------------+---------------------------------------------------------------------+------+
; core:u0|core_master_0:master_0|altera_avalon_sc_fifo:fifo|internal_out_payload[0..7] ; core:u0|core_master_0:master_0|altera_avalon_sc_fifo:fifo|mem_rtl_0 ; RAM  ;
+--------------------------------------------------------------------------------------+---------------------------------------------------------------------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|core:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_addr_wire_neg_reg[14]                                                                                                                                                                                                                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|core:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_addr_wire_neg_reg[22]                                                                                                                                                                                                                     ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |DE10_LITE_Golden_Top|core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[5]                                                                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[0]                                                                                                                                                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[3]                                                                                                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[0]                                                                                                                                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]                                                                                                                                          ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]                                                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|core:u0|core_nios:nios|d_byteenable[3]                                                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|core:u0|core_nios:nios|core_nios_cpu:cpu|d_address_tag_field[11]                                                                                                                                                                                                                                                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|int_timer[4]                                                                                                                                                                                                           ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |DE10_LITE_Golden_Top|core:u0|core_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:core_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_flash_0_csr_translator|wait_latency_counter[1]                                                                                                                                                                                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|core:u0|core_nios:nios|core_nios_cpu:cpu|M_st_data[29]                                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|core:u0|core_nios:nios|core_nios_cpu:cpu|M_mem_byte_en[0]                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci|readdata[2]                                                                                                                                                                                                                                                 ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|core:u0|core_nios:nios|core_nios_cpu:cpu|ic_tag_wraddress[0]                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|core:u0|core_nios:nios|core_nios_cpu:cpu|A_slow_inst_result[5]                                                                                                                                                                                                                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|core:u0|core_nios:nios|core_nios_cpu:cpu|M_control_reg_rddata[1]                                                                                                                                                                                                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]                                                                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:slide_pio_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|core:u0|core_nios:nios|core_nios_cpu:cpu|ic_fill_ap_cnt[2]                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|core:u0|core_nios:nios|core_nios_cpu:cpu|ic_fill_ap_offset[0]                                                                                                                                                                                                                                                                                            ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|core:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_page_addr[11]                                                                                                                                                                                                                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[1]                                                                                                                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|core:u0|core_nios:nios|core_nios_cpu:cpu|A_dc_rd_data_cnt[1]                                                                                                                                                                                                                                                                                             ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|core:u0|core_nios:nios|core_nios_cpu:cpu|A_dc_rd_addr_cnt[1]                                                                                                                                                                                                                                                                                             ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|core:u0|core_nios:nios|d_writedata[21]                                                                                                                                                                                                                                                                                                                   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|core:u0|core_nios:nios|core_nios_cpu:cpu|A_dc_wr_data_cnt[1]                                                                                                                                                                                                                                                                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|core:u0|core_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:core_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[7]                                                                                                                                       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |DE10_LITE_Golden_Top|core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[9]                                                                                                                                       ;
; 4:1                ; 17 bits   ; 34 LEs        ; 34 LEs               ; 0 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci|core_nios_cpu_nios2_ocimem:the_core_nios_cpu_nios2_ocimem|MonDReg[7]                                                                                                                                                                                        ;
; 4:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci|core_nios_cpu_nios2_ocimem:the_core_nios_cpu_nios2_ocimem|MonDReg[18]                                                                                                                                                                                       ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |DE10_LITE_Golden_Top|core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci|core_nios_cpu_nios2_oci_break:the_core_nios_cpu_nios2_oci_break|break_readreg[31]                                                                                                                                                                           ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|core:u0|core_nios:nios|core_nios_cpu:cpu|A_inst_result[24]                                                                                                                                                                                                                                                                                               ;
; 4:1                ; 17 bits   ; 34 LEs        ; 34 LEs               ; 0 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|core:u0|core_nios:nios|core_nios_cpu:cpu|A_inst_result[17]                                                                                                                                                                                                                                                                                               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|core:u0|core_nios:nios|core_nios_cpu:cpu|A_inst_result[0]                                                                                                                                                                                                                                                                                                ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|core:u0|core_nios:nios|core_nios_cpu:cpu|A_inst_result[4]                                                                                                                                                                                                                                                                                                ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci|readdata[1]                                                                                                                                                                                                                                                 ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|core:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_page_addr[3]                                                                                                                                                                                                                              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|core:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|csr_status_busy[0]                                                                                                                                                                                                                              ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[3]                                                                                                                           ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[12]                                                                                                                          ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci|core_nios_cpu_debug_slave_wrapper:the_core_nios_cpu_debug_slave_wrapper|core_nios_cpu_debug_slave_tck:the_core_nios_cpu_debug_slave_tck|sr[33]                                                                                                              ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |DE10_LITE_Golden_Top|core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci|core_nios_cpu_debug_slave_wrapper:the_core_nios_cpu_debug_slave_wrapper|core_nios_cpu_debug_slave_tck:the_core_nios_cpu_debug_slave_tck|sr[3]                                                                                                               ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE10_LITE_Golden_Top|core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci|core_nios_cpu_debug_slave_wrapper:the_core_nios_cpu_debug_slave_wrapper|core_nios_cpu_debug_slave_tck:the_core_nios_cpu_debug_slave_tck|sr[30]                                                                                                              ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|core:u0|core_nios:nios|core_nios_cpu:cpu|d_address_offset_field[0]                                                                                                                                                                                                                                                                                       ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|core:u0|core_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:core_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                    ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|core:u0|core_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:core_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                    ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]                                                                                                                                       ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci|core_nios_cpu_nios2_ocimem:the_core_nios_cpu_nios2_ocimem|MonAReg[3]                                                                                                                                                                                        ;
; 5:1                ; 20 bits   ; 60 LEs        ; 40 LEs               ; 20 LEs                 ; Yes        ; |DE10_LITE_Golden_Top|core:u0|core_nios:nios|core_nios_cpu:cpu|A_pipe_flush_waddr[8]                                                                                                                                                                                                                                                                                           ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|core:u0|core_nios:nios|core_nios_cpu:cpu|M_mem_byte_en[2]                                                                                                                                                                                                                                                                                                ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|core:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|read_ctrl_count[1]                                                                                                                                                                                                                              ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|core:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_seq_read_ardin[19]                                                                                                                                                                                                                        ;
; 5:1                ; 17 bits   ; 51 LEs        ; 34 LEs               ; 17 LEs                 ; Yes        ; |DE10_LITE_Golden_Top|core:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_seq_read_ardin[2]                                                                                                                                                                                                                         ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DE10_LITE_Golden_Top|core:u0|core_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[14]                                                                                                                                                                                                                                               ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DE10_LITE_Golden_Top|core:u0|core_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[0]                                                                                                                                                                                                                                                ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|core:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|avmm_burstcount_reg[3]                                                                                                                                                                                                                          ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|core:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_erase_state[1]                                                                                                                                                                                                                                ;
; 7:1                ; 7 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|core:u0|core_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|out_data[0]                                                                                                                                                                                                                                                                         ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|core:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_ardin_align_backup_reg[1]                                                                                                                                                                                                                 ;
; 8:1                ; 21 bits   ; 105 LEs       ; 42 LEs               ; 63 LEs                 ; Yes        ; |DE10_LITE_Golden_Top|core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci|core_nios_cpu_nios2_oci_break:the_core_nios_cpu_nios2_oci_break|break_readreg[18]                                                                                                                                                                           ;
; 7:1                ; 11 bits   ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|core:u0|core_nios:nios|core_nios_cpu:cpu|F_pc[12]                                                                                                                                                                                                                                                                                                        ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[2]                                                                                                                                             ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[3]                                                                                                                                             ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|core:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|data_count[2]                                                                                                                                                                                                                                   ;
; 7:1                ; 23 bits   ; 92 LEs        ; 69 LEs               ; 23 LEs                 ; Yes        ; |DE10_LITE_Golden_Top|core:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|erase_count[8]                                                                                                                                                                                                                                  ;
; 9:1                ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|core:u0|core_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[1]                                                                                                                                                                                                                                           ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|core:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|erase_count[6]                                                                                                                                                                                                                                  ;
; 7:1                ; 11 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |DE10_LITE_Golden_Top|core:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_count[3]                                                                                                                                                                                                                                  ;
; 9:1                ; 3 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|core:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_count[4]                                                                                                                                                                                                                                  ;
; 13:1               ; 7 bits    ; 56 LEs        ; 14 LEs               ; 42 LEs                 ; Yes        ; |DE10_LITE_Golden_Top|core:u0|core_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[1]                                                                                                                                                                                                                                               ;
; 12:1               ; 5 bits    ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |DE10_LITE_Golden_Top|core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                                                                                    ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|core:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_wp_mode[1]                                                                                                                                                                                                                                    ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |DE10_LITE_Golden_Top|core:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[9]                                                                                                                                                                                                                 ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|core:u0|core_nios:nios|core_nios_cpu:cpu|E_src2[3]                                                                                                                                                                                                                                                                                                       ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|core:u0|core_nios:nios|core_nios_cpu:cpu|E_src2[9]                                                                                                                                                                                                                                                                                                       ;
; 5:1                ; 15 bits   ; 45 LEs        ; 45 LEs               ; 0 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|core:u0|core_nios:nios|core_nios_cpu:cpu|E_src2[19]                                                                                                                                                                                                                                                                                                      ;
; 6:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|core:u0|core_nios:nios|core_nios_cpu:cpu|E_src1[5]                                                                                                                                                                                                                                                                                                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_router_001:router_001|src_data[88]                                                                                                                                                                                                                                               ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |DE10_LITE_Golden_Top|core:u0|core_nios:nios|core_nios_cpu:cpu|A_dst_regnum                                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |DE10_LITE_Golden_Top|core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_read_data_length[12]                                                                                                                                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |DE10_LITE_Golden_Top|core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_read_data_length[10]                                                                                                                                      ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |DE10_LITE_Golden_Top|core:u0|core_nios:nios|core_nios_cpu:cpu|E_logic_result[1]                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |DE10_LITE_Golden_Top|core:u0|core_nios:nios|core_nios_cpu:cpu|dc_data_rd_port_addr[6]                                                                                                                                                                                                                                                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE10_LITE_Golden_Top|core:u0|core_nios:nios|core_nios_cpu:cpu|dc_data_wr_port_data[4]                                                                                                                                                                                                                                                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE10_LITE_Golden_Top|core:u0|core_nios:nios|core_nios_cpu:cpu|dc_data_wr_port_data[20]                                                                                                                                                                                                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE10_LITE_Golden_Top|core:u0|core_nios:nios|core_nios_cpu:cpu|dc_data_wr_port_data[14]                                                                                                                                                                                                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE10_LITE_Golden_Top|core:u0|core_nios:nios|core_nios_cpu:cpu|dc_data_wr_port_data[28]                                                                                                                                                                                                                                                                                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |DE10_LITE_Golden_Top|core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_write_data_length[13]                                                                                                                                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |DE10_LITE_Golden_Top|core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_write_data_length[10]                                                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE10_LITE_Golden_Top|core:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|avmm_read_valid_state                                                                                                                                                                                                                           ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |DE10_LITE_Golden_Top|core:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|cur_a_addr[21]                                                                                                                                                                                                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE10_LITE_Golden_Top|core:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|cur_a_addr[11]                                                                                                                                                                                                                                  ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |DE10_LITE_Golden_Top|core:u0|core_nios:nios|core_nios_cpu:cpu|D_dst_regnum[4]                                                                                                                                                                                                                                                                                                 ;
; 6:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |DE10_LITE_Golden_Top|core:u0|core_nios:nios|core_nios_cpu:cpu|D_src2_reg[18]                                                                                                                                                                                                                                                                                                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |DE10_LITE_Golden_Top|core:u0|core_nios:nios|core_nios_cpu:cpu|A_wr_data_unfiltered[15]                                                                                                                                                                                                                                                                                        ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |DE10_LITE_Golden_Top|core:u0|core_nios:nios|core_nios_cpu:cpu|A_wr_data_unfiltered[21]                                                                                                                                                                                                                                                                                        ;
; 7:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; No         ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_router:router|src_data[87]                                                                                                                                                                                                                                                       ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |DE10_LITE_Golden_Top|core:u0|core_nios:nios|core_nios_cpu:cpu|A_wr_data_unfiltered[4]                                                                                                                                                                                                                                                                                         ;
; 7:1                ; 9 bits    ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |DE10_LITE_Golden_Top|core:u0|core_nios:nios|core_nios_cpu:cpu|F_ic_tag_rd_addr_nxt[1]                                                                                                                                                                                                                                                                                         ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |DE10_LITE_Golden_Top|core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state                                                                                                                                                        ;
; 10:1               ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_router:router|src_data[90]                                                                                                                                                                                                                                                       ;
; 11:1               ; 3 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; No         ; |DE10_LITE_Golden_Top|core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_router:router|src_data[88]                                                                                                                                                                                                                                                       ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |DE10_LITE_Golden_Top|core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state                                                                                                                                                       ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |DE10_LITE_Golden_Top|core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state                                                                                                                                                       ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |DE10_LITE_Golden_Top|core:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|erase_state                                                                                                                                                                                                                                     ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; No         ; |DE10_LITE_Golden_Top|core:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|erase_state                                                                                                                                                                                                                                     ;
; 10:1               ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; No         ; |DE10_LITE_Golden_Top|core:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|erase_state                                                                                                                                                                                                                                     ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |DE10_LITE_Golden_Top|core:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_state                                                                                                                                                                                                                                     ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; No         ; |DE10_LITE_Golden_Top|core:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_state                                                                                                                                                                                                                                     ;
; 12:1               ; 3 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; No         ; |DE10_LITE_Golden_Top|core:u0|core_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state                                                                                                                                                                                                                                                     ;
; 13:1               ; 2 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |DE10_LITE_Golden_Top|core:u0|core_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state                                                                                                                                                                                                                                                     ;
; 20:1               ; 4 bits    ; 52 LEs        ; 48 LEs               ; 4 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                           ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1] ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE10_LITE_Golden_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]              ;
; 34:1               ; 4 bits    ; 88 LEs        ; 60 LEs               ; 28 LEs                 ; Yes        ; |DE10_LITE_Golden_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ;
; 44:1               ; 4 bits    ; 116 LEs       ; 84 LEs               ; 32 LEs                 ; Yes        ; |DE10_LITE_Golden_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for core:u0|core_altpll_0:altpll_0 ;
+----------------+-------+------+-----------------------+
; Assignment     ; Value ; From ; To                    ;
+----------------+-------+------+-----------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; pfdena_reg            ;
+----------------+-------+------+-----------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for core:u0|core_altpll_0:altpll_0|core_altpll_0_stdsync_sv6:stdsync2|core_altpll_0_dffpipe_l2c:dffpipe3 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                         ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                          ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for core:u0|core_jtag_uart_0:jtag_uart_0|core_jtag_uart_0_scfifo_w:the_core_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                          ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for core:u0|core_jtag_uart_0:jtag_uart_0|core_jtag_uart_0_scfifo_r:the_core_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                          ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                              ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                         ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming ;
+---------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment    ; Value ; From ; To                                                                                                                                                                             ;
+---------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; GLOBAL_SIGNAL ; OFF   ; -    ; clock_sense_reset_n                                                                                                                                                            ;
+---------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                           ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                              ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                        ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[6]                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[6]                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[5]                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[5]                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[4]                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[4]                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[3]                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[3]                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[2]                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[2]                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                                     ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[1]                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[1]                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[1]                                                                                                                                                                                                                ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                                     ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[6]                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[6]                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[6]                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[5]                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[5]                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[5]                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[4]                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[4]                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[4]                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[3]                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[3]                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[3]                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[2]                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[2]                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[2]                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[1]                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[1]                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[1]                                                                                                                                                                                                                ;
+-----------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                           ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; src_data[7]                                                                                                                                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[6]                                                                                                                                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[5]                                                                                                                                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[4]                                                                                                                                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[3]                                                                                                                                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[2]                                                                                                                                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[1]                                                                                                                                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[0]                                                                                                                                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[0]~reg0                                                                                                                                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[7]~reg0                                                                                                                                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[6]~reg0                                                                                                                                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[5]~reg0                                                                                                                                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[4]~reg0                                                                                                                                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[3]~reg0                                                                                                                                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[2]~reg0                                                                                                                                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[1]~reg0                                                                                                                                                             ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[6]                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[6]                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[5]                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[5]                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[4]                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[4]                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[3]                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[3]                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[2]                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[2]                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                           ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for core:u0|core_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                   ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                               ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for core:u0|core_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                       ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                   ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Source assignments for core:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0 ;
+------------------------------------+-------+------+----------------------------------------------+
; Assignment                         ; Value ; From ; To                                           ;
+------------------------------------+-------+------+----------------------------------------------+
; ALLOW_ANY_RAM_SIZE_FOR_RECOGNITION ; ON    ; -    ; altera_avalon_dc_fifo:cmd_fifo               ;
; ALLOW_ANY_RAM_SIZE_FOR_RECOGNITION ; ON    ; -    ; altera_avalon_dc_fifo:rsp_fifo               ;
+------------------------------------+-------+------+----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for core:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                   ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                               ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for core:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                   ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                               ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for core:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                   ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                               ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for core:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                   ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                               ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for core:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                  ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                              ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for core:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                  ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                              ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for core:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                  ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                              ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for core:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                  ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                              ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for core:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                   ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                               ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for core:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                   ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                               ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for core:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                   ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                               ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for core:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                   ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                               ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for core:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                   ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                               ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for core:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                   ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                               ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for core:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                  ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                              ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for core:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                  ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                              ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for core:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                  ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                              ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for core:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                  ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                              ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for core:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                  ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                              ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for core:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                  ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                              ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                        ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                    ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                    ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_v5s1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for core:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_std_synchronizer:stdsync_busy ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                     ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for core:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_std_synchronizer:stdsync_busy_clear ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                       ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for core:u0|core_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_v5g1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                             ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                        ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                     ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                             ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                    ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_rsp_demux_002:rsp_demux_002 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                        ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                     ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_rsp_demux_003:rsp_demux_003 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                        ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                     ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_rsp_demux_003:rsp_demux_004 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                        ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                     ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_rsp_demux_003:rsp_demux_005 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                        ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                     ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_rsp_demux_006:rsp_demux_006 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                        ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                     ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_rsp_demux_006:rsp_demux_007 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                        ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                     ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_rsp_demux_006:rsp_demux_008 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                        ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                     ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_rsp_demux:rsp_demux_009 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                    ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_rsp_demux:rsp_demux_010 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                    ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                  ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                              ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                  ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                              ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                      ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                      ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                      ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                      ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                      ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                      ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                      ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                      ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                      ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                      ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                      ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                      ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                      ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                      ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                      ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                      ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                      ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                      ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                      ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                      ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                      ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                      ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                      ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                      ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                      ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                      ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for core:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                               ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                          ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for core:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                   ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                              ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                            ;
+-------------------+-------+------+-------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                        ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                        ;
+-------------------+-------+------+-------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                            ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                            ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for core:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                            ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                            ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for core:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for core:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                            ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                            ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for core:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for core:u0|altera_reset_controller:rst_controller_004 ;
+-------------------+-------+------+----------------------------------------+
; Assignment        ; Value ; From ; To                                     ;
+-------------------+-------+------+----------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0] ;
+-------------------+-------+------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for core:u0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                            ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                            ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for core:u0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for core:u0|core_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_m4g1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_jtag_uart_0:jtag_uart_0|core_jtag_uart_0_scfifo_w:the_core_jtag_uart_0_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                           ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                     ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                   ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                   ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                 ;
; lpm_width               ; 8           ; Signed Integer                                                                                                 ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                 ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                 ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                        ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                        ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                        ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                        ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                        ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                        ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                        ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                        ;
; USE_EAB                 ; ON          ; Untyped                                                                                                        ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                        ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                        ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                        ;
; CBXI_PARAMETER          ; scfifo_9621 ; Untyped                                                                                                        ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_jtag_uart_0:jtag_uart_0|core_jtag_uart_0_scfifo_r:the_core_jtag_uart_0_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                           ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                     ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                   ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                   ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                 ;
; lpm_width               ; 8           ; Signed Integer                                                                                                 ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                 ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                 ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                        ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                        ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                        ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                        ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                        ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                        ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                        ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                        ;
; USE_EAB                 ; ON          ; Untyped                                                                                                        ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                        ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                        ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                        ;
; CBXI_PARAMETER          ; scfifo_9621 ; Untyped                                                                                                        ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_master_0:master_0 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; USE_PLI        ; 0     ; Signed Integer                                     ;
; PLI_PORT       ; 50000 ; Signed Integer                                     ;
; FIFO_DEPTHS    ; 2     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                          ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------+
; PURPOSE              ; 1     ; Signed Integer                                                                                                ;
; UPSTREAM_FIFO_SIZE   ; 0     ; Signed Integer                                                                                                ;
; DOWNSTREAM_FIFO_SIZE ; 64    ; Signed Integer                                                                                                ;
; MGMT_CHANNEL_WIDTH   ; -1    ; Signed Integer                                                                                                ;
; EXPORT_JTAG          ; 0     ; Signed Integer                                                                                                ;
; USE_PLI              ; 0     ; Signed Integer                                                                                                ;
; PLI_PORT             ; 50000 ; Signed Integer                                                                                                ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; TCK_FREQ_MHZ   ; 20    ; Signed Integer                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component ;
+-------------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                  ;
+-------------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 110                    ; Signed Integer                                                                                                                                                        ;
; sld_type_id             ; 132                    ; Signed Integer                                                                                                                                                        ;
; sld_version             ; 1                      ; Signed Integer                                                                                                                                                        ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                        ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                ;
; sld_ir_width            ; 3                      ; Signed Integer                                                                                                                                                        ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                        ;
; sld_sim_action          ;                        ; String                                                                                                                                                                ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                        ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                ;
+-------------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                            ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PURPOSE              ; 1     ; Signed Integer                                                                                                                                                  ;
; UPSTREAM_FIFO_SIZE   ; 0     ; Signed Integer                                                                                                                                                  ;
; DOWNSTREAM_FIFO_SIZE ; 64    ; Signed Integer                                                                                                                                                  ;
; MGMT_CHANNEL_WIDTH   ; -1    ; Signed Integer                                                                                                                                                  ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                 ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PURPOSE              ; 1     ; Signed Integer                                                                                                                                                                                       ;
; UPSTREAM_FIFO_SIZE   ; 0     ; Signed Integer                                                                                                                                                                                       ;
; DOWNSTREAM_FIFO_SIZE ; 64    ; Signed Integer                                                                                                                                                                                       ;
; MGMT_CHANNEL_WIDTH   ; -1    ; Signed Integer                                                                                                                                                                                       ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 8     ; Signed Integer                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                                               ;
; BITS_PER_SYMBOL     ; 8     ; Signed Integer                                                                                                                                                                                               ;
; FORWARD_SYNC_DEPTH  ; 3     ; Signed Integer                                                                                                                                                                                               ;
; BACKWARD_SYNC_DEPTH ; 8     ; Signed Integer                                                                                                                                                                                               ;
; USE_OUTPUT_PIPELINE ; 1     ; Signed Integer                                                                                                                                                                                               ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                         ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 8     ; Signed Integer                                                                                                                                                                                                                                                         ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                                                                                                                        ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT ; 1     ; Signed Integer                                                                                                                                                                                                                                              ;
; BITS_PER_SYMBOL  ; 8     ; Signed Integer                                                                                                                                                                                                                                              ;
; PIPELINE_READY   ; 1     ; Signed Integer                                                                                                                                                                                                                                              ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                               ;
; SYNC_DEPTH     ; 8     ; Signed Integer                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNC_DEPTH     ; 8     ; Signed Integer                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_master_0:master_0|altera_avalon_sc_fifo:fifo ;
+---------------------+-------+--------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                           ;
; BITS_PER_SYMBOL     ; 8     ; Signed Integer                                                           ;
; FIFO_DEPTH          ; 64    ; Signed Integer                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                           ;
; USE_PACKETS         ; 0     ; Signed Integer                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                           ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                           ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                           ;
; DATA_WIDTH          ; 8     ; Signed Integer                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                           ;
+---------------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; CHANNEL_WIDTH  ; 8     ; Signed Integer                                                                           ;
; ENCODING       ; 0     ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; CHANNEL_WIDTH  ; 8     ; Signed Integer                                                                           ;
; ENCODING       ; 0     ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_master_0:master_0|altera_avalon_packets_to_master:transacto ;
+-----------------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                  ;
+-----------------------+-------+---------------------------------------------------------------------------------------+
; EXPORT_MASTER_SIGNALS ; 0     ; Signed Integer                                                                        ;
; FIFO_DEPTHS           ; 2     ; Signed Integer                                                                        ;
; FIFO_WIDTHU           ; 1     ; Signed Integer                                                                        ;
; FAST_VER              ; 0     ; Signed Integer                                                                        ;
+-----------------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m ;
+-----------------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                        ;
+-----------------------+-------+-------------------------------------------------------------------------------------------------------------+
; EXPORT_MASTER_SIGNALS ; 0     ; Signed Integer                                                                                              ;
+-----------------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_master_0:master_0|altera_reset_controller:rst_controller ;
+---------------------------+----------+-----------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                        ;
+---------------------------+----------+-----------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                              ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                      ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                              ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                              ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                              ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                              ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                              ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                              ;
+---------------------------+----------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                      ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                           ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0 ;
+---------------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 32    ; Signed Integer                                                                           ;
; SYMBOL_WIDTH        ; 8     ; Signed Integer                                                                           ;
; HDL_ADDR_WIDTH      ; 10    ; Signed Integer                                                                           ;
; BURSTCOUNT_WIDTH    ; 1     ; Signed Integer                                                                           ;
; COMMAND_FIFO_DEPTH  ; 8     ; Signed Integer                                                                           ;
; RESPONSE_FIFO_DEPTH ; 32    ; Signed Integer                                                                           ;
; MASTER_SYNC_DEPTH   ; 2     ; Signed Integer                                                                           ;
; SLAVE_SYNC_DEPTH    ; 2     ; Signed Integer                                                                           ;
; BYTEEN_WIDTH        ; 4     ; Signed Integer                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT          ; 1     ; Signed Integer                                                                                                    ;
; BITS_PER_SYMBOL           ; 50    ; Signed Integer                                                                                                    ;
; FIFO_DEPTH                ; 8     ; Signed Integer                                                                                                    ;
; CHANNEL_WIDTH             ; 0     ; Signed Integer                                                                                                    ;
; ERROR_WIDTH               ; 0     ; Signed Integer                                                                                                    ;
; USE_PACKETS               ; 0     ; Signed Integer                                                                                                    ;
; USE_IN_FILL_LEVEL         ; 0     ; Signed Integer                                                                                                    ;
; USE_OUT_FILL_LEVEL        ; 0     ; Signed Integer                                                                                                    ;
; WR_SYNC_DEPTH             ; 2     ; Signed Integer                                                                                                    ;
; RD_SYNC_DEPTH             ; 2     ; Signed Integer                                                                                                    ;
; STREAM_ALMOST_FULL        ; 0     ; Signed Integer                                                                                                    ;
; STREAM_ALMOST_EMPTY       ; 0     ; Signed Integer                                                                                                    ;
; BACKPRESSURE_DURING_RESET ; 1     ; Signed Integer                                                                                                    ;
; LOOKAHEAD_POINTERS        ; 0     ; Signed Integer                                                                                                    ;
; PIPELINE_POINTERS         ; 0     ; Signed Integer                                                                                                    ;
; USE_SPACE_AVAIL_IF        ; 0     ; Signed Integer                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                               ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                       ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                       ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                       ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                       ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                              ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                      ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                      ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                      ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                      ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT          ; 1     ; Signed Integer                                                                                                    ;
; BITS_PER_SYMBOL           ; 32    ; Signed Integer                                                                                                    ;
; FIFO_DEPTH                ; 32    ; Signed Integer                                                                                                    ;
; CHANNEL_WIDTH             ; 0     ; Signed Integer                                                                                                    ;
; ERROR_WIDTH               ; 0     ; Signed Integer                                                                                                    ;
; USE_PACKETS               ; 0     ; Signed Integer                                                                                                    ;
; USE_IN_FILL_LEVEL         ; 0     ; Signed Integer                                                                                                    ;
; USE_OUT_FILL_LEVEL        ; 0     ; Signed Integer                                                                                                    ;
; WR_SYNC_DEPTH             ; 2     ; Signed Integer                                                                                                    ;
; RD_SYNC_DEPTH             ; 2     ; Signed Integer                                                                                                    ;
; STREAM_ALMOST_FULL        ; 0     ; Signed Integer                                                                                                    ;
; STREAM_ALMOST_EMPTY       ; 0     ; Signed Integer                                                                                                    ;
; BACKPRESSURE_DURING_RESET ; 0     ; Signed Integer                                                                                                    ;
; LOOKAHEAD_POINTERS        ; 0     ; Signed Integer                                                                                                    ;
; PIPELINE_POINTERS         ; 0     ; Signed Integer                                                                                                    ;
; USE_SPACE_AVAIL_IF        ; 1     ; Signed Integer                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                               ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                       ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                       ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                       ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                       ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                       ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                       ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                              ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                      ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                      ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                      ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                      ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                      ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                      ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_modular_adc_0:modular_adc_0 ;
+-----------------------------+-------+-------------------------------------------------+
; Parameter Name              ; Value ; Type                                            ;
+-----------------------------+-------+-------------------------------------------------+
; is_this_first_or_second_adc ; 1     ; Signed Integer                                  ;
+-----------------------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal ;
+---------------------------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name                  ; Value ; Type                                                                                    ;
+---------------------------------+-------+-----------------------------------------------------------------------------------------+
; clkdiv                          ; 2     ; Signed Integer                                                                          ;
; tsclkdiv                        ; 1     ; Signed Integer                                                                          ;
; tsclksel                        ; 1     ; Signed Integer                                                                          ;
; prescalar                       ; 0     ; Signed Integer                                                                          ;
; refsel                          ; 0     ; Signed Integer                                                                          ;
; device_partname_fivechar_prefix ; 10M50 ; String                                                                                  ;
; is_this_first_or_second_adc     ; 1     ; Signed Integer                                                                          ;
; analog_input_pin_mask           ; 1     ; Signed Integer                                                                          ;
; hard_pwd                        ; 0     ; Signed Integer                                                                          ;
; dual_adc_mode                   ; 0     ; Signed Integer                                                                          ;
; enable_usr_sim                  ; 0     ; Signed Integer                                                                          ;
; reference_voltage_sim           ; 49648 ; Signed Integer                                                                          ;
; simfilename_ch0                 ;       ; String                                                                                  ;
; simfilename_ch1                 ;       ; String                                                                                  ;
; simfilename_ch2                 ;       ; String                                                                                  ;
; simfilename_ch3                 ;       ; String                                                                                  ;
; simfilename_ch4                 ;       ; String                                                                                  ;
; simfilename_ch5                 ;       ; String                                                                                  ;
; simfilename_ch6                 ;       ; String                                                                                  ;
; simfilename_ch7                 ;       ; String                                                                                  ;
; simfilename_ch8                 ;       ; String                                                                                  ;
; simfilename_ch9                 ;       ; String                                                                                  ;
; simfilename_ch10                ;       ; String                                                                                  ;
; simfilename_ch11                ;       ; String                                                                                  ;
; simfilename_ch12                ;       ; String                                                                                  ;
; simfilename_ch13                ;       ; String                                                                                  ;
; simfilename_ch14                ;       ; String                                                                                  ;
; simfilename_ch15                ;       ; String                                                                                  ;
; simfilename_ch16                ;       ; String                                                                                  ;
+---------------------------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                     ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; is_this_first_or_second_adc ; 1     ; Signed Integer                                                                                                                           ;
; dual_adc_mode               ; 0     ; Signed Integer                                                                                                                           ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                                                             ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                                                       ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                     ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                   ;
; lpm_width               ; 12          ; Signed Integer                                                                                                                                                                                                   ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                                                                                                   ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                                                                                                   ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                                                                                          ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                                                                                                                          ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                                                                                                          ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                                                                          ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                                                          ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                                                                          ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                                                                          ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                                                                          ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                                                          ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                                                          ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                                                                                                                          ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                                                                          ;
; CBXI_PARAMETER          ; scfifo_ds61 ; Untyped                                                                                                                                                                                                          ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst ;
+---------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value ; Type                                                                                                                              ;
+---------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; clkdiv                          ; 2     ; Signed Integer                                                                                                                    ;
; tsclkdiv                        ; 1     ; Signed Integer                                                                                                                    ;
; tsclksel                        ; 1     ; Signed Integer                                                                                                                    ;
; prescalar                       ; 0     ; Signed Integer                                                                                                                    ;
; refsel                          ; 0     ; Signed Integer                                                                                                                    ;
; device_partname_fivechar_prefix ; 10M50 ; String                                                                                                                            ;
; is_this_first_or_second_adc     ; 1     ; Signed Integer                                                                                                                    ;
; analog_input_pin_mask           ; 1     ; Signed Integer                                                                                                                    ;
; hard_pwd                        ; 0     ; Signed Integer                                                                                                                    ;
; enable_usr_sim                  ; 0     ; Signed Integer                                                                                                                    ;
; reference_voltage_sim           ; 49648 ; Signed Integer                                                                                                                    ;
; simfilename_ch0                 ;       ; String                                                                                                                            ;
; simfilename_ch1                 ;       ; String                                                                                                                            ;
; simfilename_ch2                 ;       ; String                                                                                                                            ;
; simfilename_ch3                 ;       ; String                                                                                                                            ;
; simfilename_ch4                 ;       ; String                                                                                                                            ;
; simfilename_ch5                 ;       ; String                                                                                                                            ;
; simfilename_ch6                 ;       ; String                                                                                                                            ;
; simfilename_ch7                 ;       ; String                                                                                                                            ;
; simfilename_ch8                 ;       ; String                                                                                                                            ;
; simfilename_ch9                 ;       ; String                                                                                                                            ;
; simfilename_ch10                ;       ; String                                                                                                                            ;
; simfilename_ch11                ;       ; String                                                                                                                            ;
; simfilename_ch12                ;       ; String                                                                                                                            ;
; simfilename_ch13                ;       ; String                                                                                                                            ;
; simfilename_ch14                ;       ; String                                                                                                                            ;
; simfilename_ch15                ;       ; String                                                                                                                            ;
; simfilename_ch16                ;       ; String                                                                                                                            ;
+---------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|chsel_code_converter_sw_to_hw:decoder ;
+---------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value ; Type                                                                                                                                                                    ;
+---------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; device_partname_fivechar_prefix ; 10M50 ; String                                                                                                                                                                  ;
; is_this_first_or_second_adc     ; 1     ; Signed Integer                                                                                                                                                          ;
+---------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance ;
+---------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value ; Type                                                                                                                                                                                       ;
+---------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clkdiv                          ; 2     ; Signed Integer                                                                                                                                                                             ;
; tsclkdiv                        ; 1     ; Signed Integer                                                                                                                                                                             ;
; tsclksel                        ; 1     ; Signed Integer                                                                                                                                                                             ;
; prescalar                       ; 0     ; Signed Integer                                                                                                                                                                             ;
; refsel                          ; 0     ; Signed Integer                                                                                                                                                                             ;
; device_partname_fivechar_prefix ; 10M50 ; String                                                                                                                                                                                     ;
; is_this_first_or_second_adc     ; 1     ; Signed Integer                                                                                                                                                                             ;
; analog_input_pin_mask           ; 1     ; Signed Integer                                                                                                                                                                             ;
; hard_pwd                        ; 0     ; Signed Integer                                                                                                                                                                             ;
; enable_usr_sim                  ; 0     ; Signed Integer                                                                                                                                                                             ;
; reference_voltage_sim           ; 49648 ; Signed Integer                                                                                                                                                                             ;
; simfilename_ch0                 ;       ; String                                                                                                                                                                                     ;
; simfilename_ch1                 ;       ; String                                                                                                                                                                                     ;
; simfilename_ch2                 ;       ; String                                                                                                                                                                                     ;
; simfilename_ch3                 ;       ; String                                                                                                                                                                                     ;
; simfilename_ch4                 ;       ; String                                                                                                                                                                                     ;
; simfilename_ch5                 ;       ; String                                                                                                                                                                                     ;
; simfilename_ch6                 ;       ; String                                                                                                                                                                                     ;
; simfilename_ch7                 ;       ; String                                                                                                                                                                                     ;
; simfilename_ch8                 ;       ; String                                                                                                                                                                                     ;
; simfilename_ch9                 ;       ; String                                                                                                                                                                                     ;
; simfilename_ch10                ;       ; String                                                                                                                                                                                     ;
; simfilename_ch11                ;       ; String                                                                                                                                                                                     ;
; simfilename_ch12                ;       ; String                                                                                                                                                                                     ;
; simfilename_ch13                ;       ; String                                                                                                                                                                                     ;
; simfilename_ch14                ;       ; String                                                                                                                                                                                     ;
; simfilename_ch15                ;       ; String                                                                                                                                                                                     ;
; simfilename_ch16                ;       ; String                                                                                                                                                                                     ;
+---------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_sequencer:sequencer_internal ;
+------------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                       ;
+------------------+-------+------------------------------------------------------------------------------------------------------------+
; DUAL_ADC_MODE    ; 0     ; Signed Integer                                                                                             ;
; CSD_LENGTH       ; 1     ; Signed Integer                                                                                             ;
; CSD_SLOT_0       ; 00001 ; Unsigned Binary                                                                                            ;
; CSD_SLOT_1       ; 00000 ; Unsigned Binary                                                                                            ;
; CSD_SLOT_2       ; 00000 ; Unsigned Binary                                                                                            ;
; CSD_SLOT_3       ; 00000 ; Unsigned Binary                                                                                            ;
; CSD_SLOT_4       ; 00000 ; Unsigned Binary                                                                                            ;
; CSD_SLOT_5       ; 00000 ; Unsigned Binary                                                                                            ;
; CSD_SLOT_6       ; 00000 ; Unsigned Binary                                                                                            ;
; CSD_SLOT_7       ; 00000 ; Unsigned Binary                                                                                            ;
; CSD_SLOT_8       ; 00000 ; Unsigned Binary                                                                                            ;
; CSD_SLOT_9       ; 00000 ; Unsigned Binary                                                                                            ;
; CSD_SLOT_10      ; 00000 ; Unsigned Binary                                                                                            ;
; CSD_SLOT_11      ; 00000 ; Unsigned Binary                                                                                            ;
; CSD_SLOT_12      ; 00000 ; Unsigned Binary                                                                                            ;
; CSD_SLOT_13      ; 00000 ; Unsigned Binary                                                                                            ;
; CSD_SLOT_14      ; 00000 ; Unsigned Binary                                                                                            ;
; CSD_SLOT_15      ; 00000 ; Unsigned Binary                                                                                            ;
; CSD_SLOT_16      ; 00000 ; Unsigned Binary                                                                                            ;
; CSD_SLOT_17      ; 00000 ; Unsigned Binary                                                                                            ;
; CSD_SLOT_18      ; 00000 ; Unsigned Binary                                                                                            ;
; CSD_SLOT_19      ; 00000 ; Unsigned Binary                                                                                            ;
; CSD_SLOT_20      ; 00000 ; Unsigned Binary                                                                                            ;
; CSD_SLOT_21      ; 00000 ; Unsigned Binary                                                                                            ;
; CSD_SLOT_22      ; 00000 ; Unsigned Binary                                                                                            ;
; CSD_SLOT_23      ; 00000 ; Unsigned Binary                                                                                            ;
; CSD_SLOT_24      ; 00000 ; Unsigned Binary                                                                                            ;
; CSD_SLOT_25      ; 00000 ; Unsigned Binary                                                                                            ;
; CSD_SLOT_26      ; 00000 ; Unsigned Binary                                                                                            ;
; CSD_SLOT_27      ; 00000 ; Unsigned Binary                                                                                            ;
; CSD_SLOT_28      ; 00000 ; Unsigned Binary                                                                                            ;
; CSD_SLOT_29      ; 00000 ; Unsigned Binary                                                                                            ;
; CSD_SLOT_30      ; 00000 ; Unsigned Binary                                                                                            ;
; CSD_SLOT_31      ; 00000 ; Unsigned Binary                                                                                            ;
; CSD_SLOT_32      ; 00000 ; Unsigned Binary                                                                                            ;
; CSD_SLOT_33      ; 00000 ; Unsigned Binary                                                                                            ;
; CSD_SLOT_34      ; 00000 ; Unsigned Binary                                                                                            ;
; CSD_SLOT_35      ; 00000 ; Unsigned Binary                                                                                            ;
; CSD_SLOT_36      ; 00000 ; Unsigned Binary                                                                                            ;
; CSD_SLOT_37      ; 00000 ; Unsigned Binary                                                                                            ;
; CSD_SLOT_38      ; 00000 ; Unsigned Binary                                                                                            ;
; CSD_SLOT_39      ; 00000 ; Unsigned Binary                                                                                            ;
; CSD_SLOT_40      ; 00000 ; Unsigned Binary                                                                                            ;
; CSD_SLOT_41      ; 00000 ; Unsigned Binary                                                                                            ;
; CSD_SLOT_42      ; 00000 ; Unsigned Binary                                                                                            ;
; CSD_SLOT_43      ; 00000 ; Unsigned Binary                                                                                            ;
; CSD_SLOT_44      ; 00000 ; Unsigned Binary                                                                                            ;
; CSD_SLOT_45      ; 00000 ; Unsigned Binary                                                                                            ;
; CSD_SLOT_46      ; 00000 ; Unsigned Binary                                                                                            ;
; CSD_SLOT_47      ; 00000 ; Unsigned Binary                                                                                            ;
; CSD_SLOT_48      ; 00000 ; Unsigned Binary                                                                                            ;
; CSD_SLOT_49      ; 00000 ; Unsigned Binary                                                                                            ;
; CSD_SLOT_50      ; 00000 ; Unsigned Binary                                                                                            ;
; CSD_SLOT_51      ; 00000 ; Unsigned Binary                                                                                            ;
; CSD_SLOT_52      ; 00000 ; Unsigned Binary                                                                                            ;
; CSD_SLOT_53      ; 00000 ; Unsigned Binary                                                                                            ;
; CSD_SLOT_54      ; 00000 ; Unsigned Binary                                                                                            ;
; CSD_SLOT_55      ; 00000 ; Unsigned Binary                                                                                            ;
; CSD_SLOT_56      ; 00000 ; Unsigned Binary                                                                                            ;
; CSD_SLOT_57      ; 00000 ; Unsigned Binary                                                                                            ;
; CSD_SLOT_58      ; 00000 ; Unsigned Binary                                                                                            ;
; CSD_SLOT_59      ; 00000 ; Unsigned Binary                                                                                            ;
; CSD_SLOT_60      ; 00000 ; Unsigned Binary                                                                                            ;
; CSD_SLOT_61      ; 00000 ; Unsigned Binary                                                                                            ;
; CSD_SLOT_62      ; 00000 ; Unsigned Binary                                                                                            ;
; CSD_SLOT_63      ; 00000 ; Unsigned Binary                                                                                            ;
; CSD_SLOT_0_ADC2  ; 00000 ; Unsigned Binary                                                                                            ;
; CSD_SLOT_1_ADC2  ; 00000 ; Unsigned Binary                                                                                            ;
; CSD_SLOT_2_ADC2  ; 00000 ; Unsigned Binary                                                                                            ;
; CSD_SLOT_3_ADC2  ; 00000 ; Unsigned Binary                                                                                            ;
; CSD_SLOT_4_ADC2  ; 00000 ; Unsigned Binary                                                                                            ;
; CSD_SLOT_5_ADC2  ; 00000 ; Unsigned Binary                                                                                            ;
; CSD_SLOT_6_ADC2  ; 00000 ; Unsigned Binary                                                                                            ;
; CSD_SLOT_7_ADC2  ; 00000 ; Unsigned Binary                                                                                            ;
; CSD_SLOT_8_ADC2  ; 00000 ; Unsigned Binary                                                                                            ;
; CSD_SLOT_9_ADC2  ; 00000 ; Unsigned Binary                                                                                            ;
; CSD_SLOT_10_ADC2 ; 00000 ; Unsigned Binary                                                                                            ;
; CSD_SLOT_11_ADC2 ; 00000 ; Unsigned Binary                                                                                            ;
; CSD_SLOT_12_ADC2 ; 00000 ; Unsigned Binary                                                                                            ;
; CSD_SLOT_13_ADC2 ; 00000 ; Unsigned Binary                                                                                            ;
; CSD_SLOT_14_ADC2 ; 00000 ; Unsigned Binary                                                                                            ;
; CSD_SLOT_15_ADC2 ; 00000 ; Unsigned Binary                                                                                            ;
; CSD_SLOT_16_ADC2 ; 00000 ; Unsigned Binary                                                                                            ;
; CSD_SLOT_17_ADC2 ; 00000 ; Unsigned Binary                                                                                            ;
; CSD_SLOT_18_ADC2 ; 00000 ; Unsigned Binary                                                                                            ;
; CSD_SLOT_19_ADC2 ; 00000 ; Unsigned Binary                                                                                            ;
; CSD_SLOT_20_ADC2 ; 00000 ; Unsigned Binary                                                                                            ;
; CSD_SLOT_21_ADC2 ; 00000 ; Unsigned Binary                                                                                            ;
; CSD_SLOT_22_ADC2 ; 00000 ; Unsigned Binary                                                                                            ;
; CSD_SLOT_23_ADC2 ; 00000 ; Unsigned Binary                                                                                            ;
; CSD_SLOT_24_ADC2 ; 00000 ; Unsigned Binary                                                                                            ;
; CSD_SLOT_25_ADC2 ; 00000 ; Unsigned Binary                                                                                            ;
; CSD_SLOT_26_ADC2 ; 00000 ; Unsigned Binary                                                                                            ;
; CSD_SLOT_27_ADC2 ; 00000 ; Unsigned Binary                                                                                            ;
; CSD_SLOT_28_ADC2 ; 00000 ; Unsigned Binary                                                                                            ;
; CSD_SLOT_29_ADC2 ; 00000 ; Unsigned Binary                                                                                            ;
; CSD_SLOT_30_ADC2 ; 00000 ; Unsigned Binary                                                                                            ;
; CSD_SLOT_31_ADC2 ; 00000 ; Unsigned Binary                                                                                            ;
; CSD_SLOT_32_ADC2 ; 00000 ; Unsigned Binary                                                                                            ;
; CSD_SLOT_33_ADC2 ; 00000 ; Unsigned Binary                                                                                            ;
; CSD_SLOT_34_ADC2 ; 00000 ; Unsigned Binary                                                                                            ;
; CSD_SLOT_35_ADC2 ; 00000 ; Unsigned Binary                                                                                            ;
; CSD_SLOT_36_ADC2 ; 00000 ; Unsigned Binary                                                                                            ;
; CSD_SLOT_37_ADC2 ; 00000 ; Unsigned Binary                                                                                            ;
; CSD_SLOT_38_ADC2 ; 00000 ; Unsigned Binary                                                                                            ;
; CSD_SLOT_39_ADC2 ; 00000 ; Unsigned Binary                                                                                            ;
; CSD_SLOT_40_ADC2 ; 00000 ; Unsigned Binary                                                                                            ;
; CSD_SLOT_41_ADC2 ; 00000 ; Unsigned Binary                                                                                            ;
; CSD_SLOT_42_ADC2 ; 00000 ; Unsigned Binary                                                                                            ;
; CSD_SLOT_43_ADC2 ; 00000 ; Unsigned Binary                                                                                            ;
; CSD_SLOT_44_ADC2 ; 00000 ; Unsigned Binary                                                                                            ;
; CSD_SLOT_45_ADC2 ; 00000 ; Unsigned Binary                                                                                            ;
; CSD_SLOT_46_ADC2 ; 00000 ; Unsigned Binary                                                                                            ;
; CSD_SLOT_47_ADC2 ; 00000 ; Unsigned Binary                                                                                            ;
; CSD_SLOT_48_ADC2 ; 00000 ; Unsigned Binary                                                                                            ;
; CSD_SLOT_49_ADC2 ; 00000 ; Unsigned Binary                                                                                            ;
; CSD_SLOT_50_ADC2 ; 00000 ; Unsigned Binary                                                                                            ;
; CSD_SLOT_51_ADC2 ; 00000 ; Unsigned Binary                                                                                            ;
; CSD_SLOT_52_ADC2 ; 00000 ; Unsigned Binary                                                                                            ;
; CSD_SLOT_53_ADC2 ; 00000 ; Unsigned Binary                                                                                            ;
; CSD_SLOT_54_ADC2 ; 00000 ; Unsigned Binary                                                                                            ;
; CSD_SLOT_55_ADC2 ; 00000 ; Unsigned Binary                                                                                            ;
; CSD_SLOT_56_ADC2 ; 00000 ; Unsigned Binary                                                                                            ;
; CSD_SLOT_57_ADC2 ; 00000 ; Unsigned Binary                                                                                            ;
; CSD_SLOT_58_ADC2 ; 00000 ; Unsigned Binary                                                                                            ;
; CSD_SLOT_59_ADC2 ; 00000 ; Unsigned Binary                                                                                            ;
; CSD_SLOT_60_ADC2 ; 00000 ; Unsigned Binary                                                                                            ;
; CSD_SLOT_61_ADC2 ; 00000 ; Unsigned Binary                                                                                            ;
; CSD_SLOT_62_ADC2 ; 00000 ; Unsigned Binary                                                                                            ;
; CSD_SLOT_63_ADC2 ; 00000 ; Unsigned Binary                                                                                            ;
+------------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_ctrl:u_seq_ctrl ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; CSD_LENGTH     ; 1     ; Signed Integer                                                                                                                                            ;
; CSD_ASIZE      ; 1     ; Signed Integer                                                                                                                                            ;
; CSD_SLOT_0     ; 00001 ; Unsigned Binary                                                                                                                                           ;
; CSD_SLOT_1     ; 00000 ; Unsigned Binary                                                                                                                                           ;
; CSD_SLOT_2     ; 00000 ; Unsigned Binary                                                                                                                                           ;
; CSD_SLOT_3     ; 00000 ; Unsigned Binary                                                                                                                                           ;
; CSD_SLOT_4     ; 00000 ; Unsigned Binary                                                                                                                                           ;
; CSD_SLOT_5     ; 00000 ; Unsigned Binary                                                                                                                                           ;
; CSD_SLOT_6     ; 00000 ; Unsigned Binary                                                                                                                                           ;
; CSD_SLOT_7     ; 00000 ; Unsigned Binary                                                                                                                                           ;
; CSD_SLOT_8     ; 00000 ; Unsigned Binary                                                                                                                                           ;
; CSD_SLOT_9     ; 00000 ; Unsigned Binary                                                                                                                                           ;
; CSD_SLOT_10    ; 00000 ; Unsigned Binary                                                                                                                                           ;
; CSD_SLOT_11    ; 00000 ; Unsigned Binary                                                                                                                                           ;
; CSD_SLOT_12    ; 00000 ; Unsigned Binary                                                                                                                                           ;
; CSD_SLOT_13    ; 00000 ; Unsigned Binary                                                                                                                                           ;
; CSD_SLOT_14    ; 00000 ; Unsigned Binary                                                                                                                                           ;
; CSD_SLOT_15    ; 00000 ; Unsigned Binary                                                                                                                                           ;
; CSD_SLOT_16    ; 00000 ; Unsigned Binary                                                                                                                                           ;
; CSD_SLOT_17    ; 00000 ; Unsigned Binary                                                                                                                                           ;
; CSD_SLOT_18    ; 00000 ; Unsigned Binary                                                                                                                                           ;
; CSD_SLOT_19    ; 00000 ; Unsigned Binary                                                                                                                                           ;
; CSD_SLOT_20    ; 00000 ; Unsigned Binary                                                                                                                                           ;
; CSD_SLOT_21    ; 00000 ; Unsigned Binary                                                                                                                                           ;
; CSD_SLOT_22    ; 00000 ; Unsigned Binary                                                                                                                                           ;
; CSD_SLOT_23    ; 00000 ; Unsigned Binary                                                                                                                                           ;
; CSD_SLOT_24    ; 00000 ; Unsigned Binary                                                                                                                                           ;
; CSD_SLOT_25    ; 00000 ; Unsigned Binary                                                                                                                                           ;
; CSD_SLOT_26    ; 00000 ; Unsigned Binary                                                                                                                                           ;
; CSD_SLOT_27    ; 00000 ; Unsigned Binary                                                                                                                                           ;
; CSD_SLOT_28    ; 00000 ; Unsigned Binary                                                                                                                                           ;
; CSD_SLOT_29    ; 00000 ; Unsigned Binary                                                                                                                                           ;
; CSD_SLOT_30    ; 00000 ; Unsigned Binary                                                                                                                                           ;
; CSD_SLOT_31    ; 00000 ; Unsigned Binary                                                                                                                                           ;
; CSD_SLOT_32    ; 00000 ; Unsigned Binary                                                                                                                                           ;
; CSD_SLOT_33    ; 00000 ; Unsigned Binary                                                                                                                                           ;
; CSD_SLOT_34    ; 00000 ; Unsigned Binary                                                                                                                                           ;
; CSD_SLOT_35    ; 00000 ; Unsigned Binary                                                                                                                                           ;
; CSD_SLOT_36    ; 00000 ; Unsigned Binary                                                                                                                                           ;
; CSD_SLOT_37    ; 00000 ; Unsigned Binary                                                                                                                                           ;
; CSD_SLOT_38    ; 00000 ; Unsigned Binary                                                                                                                                           ;
; CSD_SLOT_39    ; 00000 ; Unsigned Binary                                                                                                                                           ;
; CSD_SLOT_40    ; 00000 ; Unsigned Binary                                                                                                                                           ;
; CSD_SLOT_41    ; 00000 ; Unsigned Binary                                                                                                                                           ;
; CSD_SLOT_42    ; 00000 ; Unsigned Binary                                                                                                                                           ;
; CSD_SLOT_43    ; 00000 ; Unsigned Binary                                                                                                                                           ;
; CSD_SLOT_44    ; 00000 ; Unsigned Binary                                                                                                                                           ;
; CSD_SLOT_45    ; 00000 ; Unsigned Binary                                                                                                                                           ;
; CSD_SLOT_46    ; 00000 ; Unsigned Binary                                                                                                                                           ;
; CSD_SLOT_47    ; 00000 ; Unsigned Binary                                                                                                                                           ;
; CSD_SLOT_48    ; 00000 ; Unsigned Binary                                                                                                                                           ;
; CSD_SLOT_49    ; 00000 ; Unsigned Binary                                                                                                                                           ;
; CSD_SLOT_50    ; 00000 ; Unsigned Binary                                                                                                                                           ;
; CSD_SLOT_51    ; 00000 ; Unsigned Binary                                                                                                                                           ;
; CSD_SLOT_52    ; 00000 ; Unsigned Binary                                                                                                                                           ;
; CSD_SLOT_53    ; 00000 ; Unsigned Binary                                                                                                                                           ;
; CSD_SLOT_54    ; 00000 ; Unsigned Binary                                                                                                                                           ;
; CSD_SLOT_55    ; 00000 ; Unsigned Binary                                                                                                                                           ;
; CSD_SLOT_56    ; 00000 ; Unsigned Binary                                                                                                                                           ;
; CSD_SLOT_57    ; 00000 ; Unsigned Binary                                                                                                                                           ;
; CSD_SLOT_58    ; 00000 ; Unsigned Binary                                                                                                                                           ;
; CSD_SLOT_59    ; 00000 ; Unsigned Binary                                                                                                                                           ;
; CSD_SLOT_60    ; 00000 ; Unsigned Binary                                                                                                                                           ;
; CSD_SLOT_61    ; 00000 ; Unsigned Binary                                                                                                                                           ;
; CSD_SLOT_62    ; 00000 ; Unsigned Binary                                                                                                                                           ;
; CSD_SLOT_63    ; 00000 ; Unsigned Binary                                                                                                                                           ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; DUAL_ADC_MODE  ; 0     ; Signed Integer                                                                                                     ;
; RSP_DATA_WIDTH ; 12    ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 16    ; Signed Integer                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                         ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                      ;
; WIDTH_A                            ; 16                   ; Signed Integer                                                                                                                                               ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                                                                                                                                               ;
; NUMWORDS_A                         ; 64                   ; Signed Integer                                                                                                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                      ;
; WIDTH_B                            ; 16                   ; Signed Integer                                                                                                                                               ;
; WIDTHAD_B                          ; 6                    ; Signed Integer                                                                                                                                               ;
; NUMWORDS_B                         ; 64                   ; Signed Integer                                                                                                                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                      ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                                                                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                      ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_v5s1      ; Untyped                                                                                                                                                      ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|altera_onchip_flash:onchip_flash_0 ;
+-------------------------------------+------------------+--------------------------------+
; Parameter Name                      ; Value            ; Type                           ;
+-------------------------------------+------------------+--------------------------------+
; DEVICE_FAMILY                       ; MAX 10           ; String                         ;
; PART_NAME                           ; 10M50DAF484C6GES ; String                         ;
; IS_DUAL_BOOT                        ; False            ; String                         ;
; IS_ERAM_SKIP                        ; False            ; String                         ;
; IS_COMPRESSED_IMAGE                 ; False            ; String                         ;
; INIT_FILENAME                       ;                  ; String                         ;
; DEVICE_ID                           ; 50               ; String                         ;
; INIT_FILENAME_SIM                   ;                  ; String                         ;
; PARALLEL_MODE                       ; 1                ; Signed Integer                 ;
; READ_AND_WRITE_MODE                 ; 1                ; Signed Integer                 ;
; WRAPPING_BURST_MODE                 ; 0                ; Signed Integer                 ;
; AVMM_CSR_DATA_WIDTH                 ; 32               ; Signed Integer                 ;
; AVMM_DATA_DATA_WIDTH                ; 32               ; Signed Integer                 ;
; AVMM_DATA_ADDR_WIDTH                ; 19               ; Signed Integer                 ;
; AVMM_DATA_BURSTCOUNT_WIDTH          ; 4                ; Signed Integer                 ;
; FLASH_DATA_WIDTH                    ; 32               ; Signed Integer                 ;
; FLASH_ADDR_WIDTH                    ; 23               ; Signed Integer                 ;
; FLASH_SEQ_READ_DATA_COUNT           ; 4                ; Signed Integer                 ;
; FLASH_READ_CYCLE_MAX_INDEX          ; 5                ; Signed Integer                 ;
; FLASH_ADDR_ALIGNMENT_BITS           ; 2                ; Signed Integer                 ;
; FLASH_RESET_CYCLE_MAX_INDEX         ; 20               ; Signed Integer                 ;
; FLASH_BUSY_TIMEOUT_CYCLE_MAX_INDEX  ; 96               ; Signed Integer                 ;
; FLASH_ERASE_TIMEOUT_CYCLE_MAX_INDEX ; 28000000         ; Signed Integer                 ;
; FLASH_WRITE_TIMEOUT_CYCLE_MAX_INDEX ; 24400            ; Signed Integer                 ;
; MIN_VALID_ADDR                      ; 0                ; Signed Integer                 ;
; MAX_VALID_ADDR                      ; 360447           ; Signed Integer                 ;
; MIN_UFM_VALID_ADDR                  ; 0                ; Signed Integer                 ;
; MAX_UFM_VALID_ADDR                  ; 16383            ; Signed Integer                 ;
; SECTOR1_START_ADDR                  ; 0                ; Signed Integer                 ;
; SECTOR1_END_ADDR                    ; 8191             ; Signed Integer                 ;
; SECTOR2_START_ADDR                  ; 8192             ; Signed Integer                 ;
; SECTOR2_END_ADDR                    ; 16383            ; Signed Integer                 ;
; SECTOR3_START_ADDR                  ; 16384            ; Signed Integer                 ;
; SECTOR3_END_ADDR                    ; 114687           ; Signed Integer                 ;
; SECTOR4_START_ADDR                  ; 114688           ; Signed Integer                 ;
; SECTOR4_END_ADDR                    ; 188415           ; Signed Integer                 ;
; SECTOR5_START_ADDR                  ; 188416           ; Signed Integer                 ;
; SECTOR5_END_ADDR                    ; 360447           ; Signed Integer                 ;
; SECTOR_READ_PROTECTION_MODE         ; 0                ; Signed Integer                 ;
; SECTOR1_MAP                         ; 1                ; Signed Integer                 ;
; SECTOR2_MAP                         ; 2                ; Signed Integer                 ;
; SECTOR3_MAP                         ; 3                ; Signed Integer                 ;
; SECTOR4_MAP                         ; 4                ; Signed Integer                 ;
; SECTOR5_MAP                         ; 5                ; Signed Integer                 ;
; ADDR_RANGE1_END_ADDR                ; 360447           ; Signed Integer                 ;
; ADDR_RANGE2_END_ADDR                ; 360447           ; Signed Integer                 ;
; ADDR_RANGE1_OFFSET                  ; 2048             ; Signed Integer                 ;
; ADDR_RANGE2_OFFSET                  ; 0                ; Signed Integer                 ;
; ADDR_RANGE3_OFFSET                  ; 0                ; Signed Integer                 ;
+-------------------------------------+------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; AVMM_CSR_DATA_WIDTH ; 32    ; Signed Integer                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller ;
+-------------------------------------+----------+------------------------------------------------------------------------------------------------------+
; Parameter Name                      ; Value    ; Type                                                                                                 ;
+-------------------------------------+----------+------------------------------------------------------------------------------------------------------+
; READ_AND_WRITE_MODE                 ; 1        ; Signed Integer                                                                                       ;
; WRAPPING_BURST_MODE                 ; 0        ; Signed Integer                                                                                       ;
; DATA_WIDTH                          ; 32       ; Signed Integer                                                                                       ;
; AVMM_DATA_ADDR_WIDTH                ; 19       ; Signed Integer                                                                                       ;
; AVMM_DATA_BURSTCOUNT_WIDTH          ; 4        ; Signed Integer                                                                                       ;
; FLASH_ADDR_WIDTH                    ; 23       ; Signed Integer                                                                                       ;
; FLASH_SEQ_READ_DATA_COUNT           ; 4        ; Signed Integer                                                                                       ;
; FLASH_READ_CYCLE_MAX_INDEX          ; 5        ; Signed Integer                                                                                       ;
; FLASH_ADDR_ALIGNMENT_BITS           ; 2        ; Signed Integer                                                                                       ;
; FLASH_RESET_CYCLE_MAX_INDEX         ; 20       ; Signed Integer                                                                                       ;
; FLASH_BUSY_TIMEOUT_CYCLE_MAX_INDEX  ; 96       ; Signed Integer                                                                                       ;
; FLASH_ERASE_TIMEOUT_CYCLE_MAX_INDEX ; 28000000 ; Signed Integer                                                                                       ;
; FLASH_WRITE_TIMEOUT_CYCLE_MAX_INDEX ; 24400    ; Signed Integer                                                                                       ;
; MIN_VALID_ADDR                      ; 0        ; Signed Integer                                                                                       ;
; MAX_VALID_ADDR                      ; 360447   ; Signed Integer                                                                                       ;
; SECTOR1_START_ADDR                  ; 0        ; Signed Integer                                                                                       ;
; SECTOR1_END_ADDR                    ; 8191     ; Signed Integer                                                                                       ;
; SECTOR2_START_ADDR                  ; 8192     ; Signed Integer                                                                                       ;
; SECTOR2_END_ADDR                    ; 16383    ; Signed Integer                                                                                       ;
; SECTOR3_START_ADDR                  ; 16384    ; Signed Integer                                                                                       ;
; SECTOR3_END_ADDR                    ; 114687   ; Signed Integer                                                                                       ;
; SECTOR4_START_ADDR                  ; 114688   ; Signed Integer                                                                                       ;
; SECTOR4_END_ADDR                    ; 188415   ; Signed Integer                                                                                       ;
; SECTOR5_START_ADDR                  ; 188416   ; Signed Integer                                                                                       ;
; SECTOR5_END_ADDR                    ; 360447   ; Signed Integer                                                                                       ;
; SECTOR_READ_PROTECTION_MODE         ; 0        ; Signed Integer                                                                                       ;
; SECTOR1_MAP                         ; 1        ; Signed Integer                                                                                       ;
; SECTOR2_MAP                         ; 2        ; Signed Integer                                                                                       ;
; SECTOR3_MAP                         ; 3        ; Signed Integer                                                                                       ;
; SECTOR4_MAP                         ; 4        ; Signed Integer                                                                                       ;
; SECTOR5_MAP                         ; 5        ; Signed Integer                                                                                       ;
; ADDR_RANGE1_END_ADDR                ; 360447   ; Signed Integer                                                                                       ;
; ADDR_RANGE2_END_ADDR                ; 360447   ; Signed Integer                                                                                       ;
; ADDR_RANGE1_OFFSET                  ; 2048     ; Signed Integer                                                                                       ;
; ADDR_RANGE2_OFFSET                  ; 0        ; Signed Integer                                                                                       ;
; ADDR_RANGE3_OFFSET                  ; 0        ; Signed Integer                                                                                       ;
+-------------------------------------+----------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_std_synchronizer:stdsync_busy ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_std_synchronizer:stdsync_busy_clear ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|lpm_shiftreg:ufm_data_shiftreg ;
+------------------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value  ; Type                                                                                                                                               ;
+------------------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 32     ; Signed Integer                                                                                                                                     ;
; LPM_DIRECTION          ; LEFT   ; Untyped                                                                                                                                            ;
; LPM_AVALUE             ; UNUSED ; Untyped                                                                                                                                            ;
; LPM_SVALUE             ; UNUSED ; Untyped                                                                                                                                            ;
; DEVICE_FAMILY          ; MAX 10 ; Untyped                                                                                                                                            ;
; AUTO_CARRY_CHAINS      ; ON     ; AUTO_CARRY                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF    ; IGNORE_CARRY                                                                                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON     ; AUTO_CASCADE                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF    ; IGNORE_CASCADE                                                                                                                                     ;
+------------------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_onchip_flash_address_range_check:address_range_checker ;
+------------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value  ; Type                                                                                                                                                                                    ;
+------------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; FLASH_ADDR_WIDTH ; 23     ; Signed Integer                                                                                                                                                                          ;
; MIN_VALID_ADDR   ; 0      ; Signed Integer                                                                                                                                                                          ;
; MAX_VALID_ADDR   ; 360447 ; Signed Integer                                                                                                                                                                          ;
+------------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_onchip_flash_convert_address:address_convertor ;
+----------------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value  ; Type                                                                                                                                                                        ;
+----------------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; FLASH_ADDR_WIDTH     ; 23     ; Signed Integer                                                                                                                                                              ;
; ADDR_RANGE1_END_ADDR ; 360447 ; Signed Integer                                                                                                                                                              ;
; ADDR_RANGE2_END_ADDR ; 360447 ; Signed Integer                                                                                                                                                              ;
; ADDR_RANGE1_OFFSET   ; 2048   ; Signed Integer                                                                                                                                                              ;
; ADDR_RANGE2_OFFSET   ; 0      ; Signed Integer                                                                                                                                                              ;
; ADDR_RANGE3_OFFSET   ; 0      ; Signed Integer                                                                                                                                                              ;
+----------------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_onchip_flash_a_address_write_protection_check:access_address_write_protection_checker ;
+--------------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value  ; Type                                                                                                                                                                                                                 ;
+--------------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; FLASH_ADDR_WIDTH   ; 23     ; Signed Integer                                                                                                                                                                                                       ;
; SECTOR1_START_ADDR ; 0      ; Signed Integer                                                                                                                                                                                                       ;
; SECTOR1_END_ADDR   ; 8191   ; Signed Integer                                                                                                                                                                                                       ;
; SECTOR2_START_ADDR ; 8192   ; Signed Integer                                                                                                                                                                                                       ;
; SECTOR2_END_ADDR   ; 16383  ; Signed Integer                                                                                                                                                                                                       ;
; SECTOR3_START_ADDR ; 16384  ; Signed Integer                                                                                                                                                                                                       ;
; SECTOR3_END_ADDR   ; 114687 ; Signed Integer                                                                                                                                                                                                       ;
; SECTOR4_START_ADDR ; 114688 ; Signed Integer                                                                                                                                                                                                       ;
; SECTOR4_END_ADDR   ; 188415 ; Signed Integer                                                                                                                                                                                                       ;
; SECTOR5_START_ADDR ; 188416 ; Signed Integer                                                                                                                                                                                                       ;
; SECTOR5_END_ADDR   ; 360447 ; Signed Integer                                                                                                                                                                                                       ;
+--------------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_onchip_flash_convert_sector:sector_convertor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SECTOR1_MAP    ; 1     ; Signed Integer                                                                                                                                                                   ;
; SECTOR2_MAP    ; 2     ; Signed Integer                                                                                                                                                                   ;
; SECTOR3_MAP    ; 3     ; Signed Integer                                                                                                                                                                   ;
; SECTOR4_MAP    ; 4     ; Signed Integer                                                                                                                                                                   ;
; SECTOR5_MAP    ; 5     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_onchip_memory2_0:onchip_memory2_0 ;
+----------------+---------------------------+------------------------------------------------+
; Parameter Name ; Value                     ; Type                                           ;
+----------------+---------------------------+------------------------------------------------+
; INIT_FILE      ; core_onchip_memory2_0.hex ; String                                         ;
+----------------+---------------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram ;
+------------------------------------+---------------------------+------------------------------------------------------+
; Parameter Name                     ; Value                     ; Type                                                 ;
+------------------------------------+---------------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                         ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                        ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                       ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                        ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                       ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                         ; Untyped                                              ;
; OPERATION_MODE                     ; SINGLE_PORT               ; Untyped                                              ;
; WIDTH_A                            ; 32                        ; Signed Integer                                       ;
; WIDTHAD_A                          ; 12                        ; Signed Integer                                       ;
; NUMWORDS_A                         ; 4096                      ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED              ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                      ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                      ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                      ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                      ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                      ; Untyped                                              ;
; WIDTH_B                            ; 1                         ; Untyped                                              ;
; WIDTHAD_B                          ; 1                         ; Untyped                                              ;
; NUMWORDS_B                         ; 1                         ; Untyped                                              ;
; INDATA_REG_B                       ; CLOCK1                    ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                    ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1                    ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1                    ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED              ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1                    ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                      ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                      ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                      ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                      ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                      ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                      ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 4                         ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                         ; Untyped                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                      ; Untyped                                              ;
; BYTE_SIZE                          ; 8                         ; Signed Integer                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                 ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE                 ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ      ; Untyped                                              ;
; INIT_FILE                          ; core_onchip_memory2_0.hex ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                    ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 4096                      ; Signed Integer                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                    ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                    ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                    ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN           ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN           ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                     ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                     ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                         ; Untyped                                              ;
; DEVICE_FAMILY                      ; MAX 10                    ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_v5g1           ; Untyped                                              ;
+------------------------------------+---------------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_data_master_translator ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 23    ; Signed Integer                                                                                                      ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                      ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                      ;
; UAV_ADDRESS_W               ; 23    ; Signed Integer                                                                                                      ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                      ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                      ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                      ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                      ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                      ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                      ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                      ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                      ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                      ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                      ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                      ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                      ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                      ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_instruction_master_translator ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                       ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 22    ; Signed Integer                                                                                                             ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                             ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                             ;
; UAV_ADDRESS_W               ; 23    ; Signed Integer                                                                                                             ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                             ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                             ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                             ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                             ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                             ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                             ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                             ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                             ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                             ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                             ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                             ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                             ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                             ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                             ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                             ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                         ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                               ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                               ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                               ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                               ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                               ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                               ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                               ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                               ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                               ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                               ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                               ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                               ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                               ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                               ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                               ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                               ;
; UAV_ADDRESS_W                  ; 23    ; Signed Integer                                                                                                               ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                               ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                               ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                               ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                               ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                               ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                            ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                            ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                            ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                            ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                            ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                            ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                            ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                            ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                            ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                            ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                            ;
; UAV_ADDRESS_W                  ; 23    ; Signed Integer                                                                                                            ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                            ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                            ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_flash_0_csr_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                              ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                    ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                    ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                    ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                    ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                    ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                    ;
; UAV_ADDRESS_W                  ; 23    ; Signed Integer                                                                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_flash_0_data_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                               ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 19    ; Signed Integer                                                                                                     ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_W                ; 4     ; Signed Integer                                                                                                     ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                     ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                     ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                     ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                     ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                     ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                     ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                     ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                     ;
; UAV_ADDRESS_W                  ; 23    ; Signed Integer                                                                                                     ;
; UAV_BURSTCOUNT_W               ; 6     ; Signed Integer                                                                                                     ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                     ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_debug_mem_slave_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                      ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                      ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                      ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                      ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                      ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                      ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                      ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                      ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                      ;
; UAV_ADDRESS_W                  ; 23    ; Signed Integer                                                                                                      ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                      ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                               ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 12    ; Signed Integer                                                                                                     ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                     ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                     ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                     ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                     ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                     ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                     ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                     ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                     ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                     ;
; UAV_ADDRESS_W                  ; 23    ; Signed Integer                                                                                                     ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                     ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                     ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:slide_pio_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                        ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                              ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                              ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                              ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                              ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                              ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                              ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                              ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                              ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                              ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                              ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                              ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                              ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                              ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                              ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                              ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                              ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                              ;
; UAV_ADDRESS_W                  ; 23    ; Signed Integer                                                                                              ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                              ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                              ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                              ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                              ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                              ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                      ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                            ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                            ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                            ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                            ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                            ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                            ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                            ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                            ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                            ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                            ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                            ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                            ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                            ;
; UAV_ADDRESS_W                  ; 23    ; Signed Integer                                                                                            ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                            ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                            ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                    ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                          ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                          ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                          ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                          ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                          ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                          ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                          ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                          ;
; UAV_ADDRESS_W                  ; 23    ; Signed Integer                                                                                          ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                          ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                          ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:modular_adc_0_sample_store_csr_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                          ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 7     ; Signed Integer                                                                                                                ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                ;
; AV_READLATENCY                 ; 2     ; Signed Integer                                                                                                                ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                ;
; UAV_ADDRESS_W                  ; 23    ; Signed Integer                                                                                                                ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:modular_adc_0_sequencer_csr_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                       ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                             ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                             ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                             ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                             ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                             ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                             ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                             ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                             ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                             ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                             ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                             ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                             ;
; UAV_ADDRESS_W                  ; 23    ; Signed Integer                                                                                                             ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                             ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                             ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios_data_master_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 82    ; Signed Integer                                                                                              ;
; PKT_QOS_L                 ; 82    ; Signed Integer                                                                                              ;
; PKT_DATA_SIDEBAND_H       ; 80    ; Signed Integer                                                                                              ;
; PKT_DATA_SIDEBAND_L       ; 80    ; Signed Integer                                                                                              ;
; PKT_ADDR_SIDEBAND_H       ; 79    ; Signed Integer                                                                                              ;
; PKT_ADDR_SIDEBAND_L       ; 79    ; Signed Integer                                                                                              ;
; PKT_CACHE_H               ; 98    ; Signed Integer                                                                                              ;
; PKT_CACHE_L               ; 95    ; Signed Integer                                                                                              ;
; PKT_THREAD_ID_H           ; 91    ; Signed Integer                                                                                              ;
; PKT_THREAD_ID_L           ; 91    ; Signed Integer                                                                                              ;
; PKT_BEGIN_BURST           ; 81    ; Signed Integer                                                                                              ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                              ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                              ;
; PKT_BURSTWRAP_H           ; 73    ; Signed Integer                                                                                              ;
; PKT_BURSTWRAP_L           ; 71    ; Signed Integer                                                                                              ;
; PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                              ;
; PKT_BYTE_CNT_L            ; 65    ; Signed Integer                                                                                              ;
; PKT_ADDR_H                ; 58    ; Signed Integer                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                              ;
; PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                              ;
; PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                              ;
; PKT_BURST_TYPE_H          ; 78    ; Signed Integer                                                                                              ;
; PKT_BURST_TYPE_L          ; 77    ; Signed Integer                                                                                              ;
; PKT_TRANS_EXCLUSIVE       ; 64    ; Signed Integer                                                                                              ;
; PKT_TRANS_LOCK            ; 63    ; Signed Integer                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 59    ; Signed Integer                                                                                              ;
; PKT_TRANS_POSTED          ; 60    ; Signed Integer                                                                                              ;
; PKT_TRANS_WRITE           ; 61    ; Signed Integer                                                                                              ;
; PKT_TRANS_READ            ; 62    ; Signed Integer                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                              ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                              ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                              ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                              ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                              ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                              ;
; ST_CHANNEL_W              ; 11    ; Signed Integer                                                                                              ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                              ;
; ID                        ; 0     ; Signed Integer                                                                                              ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                              ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                              ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                              ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                              ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                              ;
; PKT_BYTE_CNT_W            ; 6     ; Signed Integer                                                                                              ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                              ;
; PKT_ADDR_W                ; 23    ; Signed Integer                                                                                              ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                              ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                              ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                              ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                              ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios_instruction_master_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 82    ; Signed Integer                                                                                                     ;
; PKT_QOS_L                 ; 82    ; Signed Integer                                                                                                     ;
; PKT_DATA_SIDEBAND_H       ; 80    ; Signed Integer                                                                                                     ;
; PKT_DATA_SIDEBAND_L       ; 80    ; Signed Integer                                                                                                     ;
; PKT_ADDR_SIDEBAND_H       ; 79    ; Signed Integer                                                                                                     ;
; PKT_ADDR_SIDEBAND_L       ; 79    ; Signed Integer                                                                                                     ;
; PKT_CACHE_H               ; 98    ; Signed Integer                                                                                                     ;
; PKT_CACHE_L               ; 95    ; Signed Integer                                                                                                     ;
; PKT_THREAD_ID_H           ; 91    ; Signed Integer                                                                                                     ;
; PKT_THREAD_ID_L           ; 91    ; Signed Integer                                                                                                     ;
; PKT_BEGIN_BURST           ; 81    ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_H           ; 73    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_L           ; 71    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_L            ; 65    ; Signed Integer                                                                                                     ;
; PKT_ADDR_H                ; 58    ; Signed Integer                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                                     ;
; PKT_BURST_TYPE_H          ; 78    ; Signed Integer                                                                                                     ;
; PKT_BURST_TYPE_L          ; 77    ; Signed Integer                                                                                                     ;
; PKT_TRANS_EXCLUSIVE       ; 64    ; Signed Integer                                                                                                     ;
; PKT_TRANS_LOCK            ; 63    ; Signed Integer                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 59    ; Signed Integer                                                                                                     ;
; PKT_TRANS_POSTED          ; 60    ; Signed Integer                                                                                                     ;
; PKT_TRANS_WRITE           ; 61    ; Signed Integer                                                                                                     ;
; PKT_TRANS_READ            ; 62    ; Signed Integer                                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                     ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                     ;
; ST_CHANNEL_W              ; 11    ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                     ;
; ID                        ; 1     ; Signed Integer                                                                                                     ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                     ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                     ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                     ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_W            ; 6     ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                     ;
; PKT_ADDR_W                ; 23    ; Signed Integer                                                                                                     ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 81    ; Signed Integer                                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                          ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                          ;
; PKT_ADDR_H                ; 58    ; Signed Integer                                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                          ;
; PKT_TRANS_LOCK            ; 63    ; Signed Integer                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 59    ; Signed Integer                                                                                                          ;
; PKT_TRANS_POSTED          ; 60    ; Signed Integer                                                                                                          ;
; PKT_TRANS_WRITE           ; 61    ; Signed Integer                                                                                                          ;
; PKT_TRANS_READ            ; 62    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_H           ; 73    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_L           ; 71    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_L            ; 65    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                          ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                          ;
; ST_CHANNEL_W              ; 11    ; Signed Integer                                                                                                          ;
; ADDR_W                    ; 23    ; Signed Integer                                                                                                          ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                          ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                          ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                          ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                          ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                          ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                          ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                          ;
; FIFO_DATA_W               ; 105   ; Signed Integer                                                                                                          ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 23    ; Signed Integer                                                                                                                                                                   ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                   ;
; BYTE_CNT_W     ; 6     ; Signed Integer                                                                                                                                                                   ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                   ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                     ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                                     ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                     ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                     ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                     ;
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                       ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                       ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                       ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 81    ; Signed Integer                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                       ;
; PKT_ADDR_H                ; 58    ; Signed Integer                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                       ;
; PKT_TRANS_LOCK            ; 63    ; Signed Integer                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 59    ; Signed Integer                                                                                                       ;
; PKT_TRANS_POSTED          ; 60    ; Signed Integer                                                                                                       ;
; PKT_TRANS_WRITE           ; 61    ; Signed Integer                                                                                                       ;
; PKT_TRANS_READ            ; 62    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_H           ; 73    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_L           ; 71    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_L            ; 65    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                       ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                       ;
; ST_CHANNEL_W              ; 11    ; Signed Integer                                                                                                       ;
; ADDR_W                    ; 23    ; Signed Integer                                                                                                       ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                       ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                       ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                       ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                       ;
; FIFO_DATA_W               ; 105   ; Signed Integer                                                                                                       ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 23    ; Signed Integer                                                                                                                                                                ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                ;
; BYTE_CNT_W     ; 6     ; Signed Integer                                                                                                                                                                ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                  ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                  ;
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                    ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                    ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                    ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                    ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_flash_0_csr_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 81    ; Signed Integer                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                               ;
; PKT_ADDR_H                ; 58    ; Signed Integer                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                               ;
; PKT_TRANS_LOCK            ; 63    ; Signed Integer                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 59    ; Signed Integer                                                                                               ;
; PKT_TRANS_POSTED          ; 60    ; Signed Integer                                                                                               ;
; PKT_TRANS_WRITE           ; 61    ; Signed Integer                                                                                               ;
; PKT_TRANS_READ            ; 62    ; Signed Integer                                                                                               ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                               ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                               ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                               ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_H           ; 73    ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_L           ; 71    ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_L            ; 65    ; Signed Integer                                                                                               ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                               ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                               ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                               ;
; ST_CHANNEL_W              ; 11    ; Signed Integer                                                                                               ;
; ADDR_W                    ; 23    ; Signed Integer                                                                                               ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                               ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                               ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                               ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                               ;
; FIFO_DATA_W               ; 105   ; Signed Integer                                                                                               ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_flash_0_csr_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 23    ; Signed Integer                                                                                                                                                        ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                        ;
; BYTE_CNT_W     ; 6     ; Signed Integer                                                                                                                                                        ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                          ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                          ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                          ;
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_flash_0_data_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 81    ; Signed Integer                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                ;
; PKT_ADDR_H                ; 58    ; Signed Integer                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                ;
; PKT_TRANS_LOCK            ; 63    ; Signed Integer                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 59    ; Signed Integer                                                                                                ;
; PKT_TRANS_POSTED          ; 60    ; Signed Integer                                                                                                ;
; PKT_TRANS_WRITE           ; 61    ; Signed Integer                                                                                                ;
; PKT_TRANS_READ            ; 62    ; Signed Integer                                                                                                ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                                ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_H           ; 73    ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_L           ; 71    ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_L            ; 65    ; Signed Integer                                                                                                ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                ;
; ST_CHANNEL_W              ; 11    ; Signed Integer                                                                                                ;
; ADDR_W                    ; 23    ; Signed Integer                                                                                                ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                ;
; AVS_BURSTCOUNT_W          ; 6     ; Signed Integer                                                                                                ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                ;
; FIFO_DATA_W               ; 105   ; Signed Integer                                                                                                ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_flash_0_data_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 23    ; Signed Integer                                                                                                                                                         ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                         ;
; BYTE_CNT_W     ; 6     ; Signed Integer                                                                                                                                                         ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                           ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                           ;
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_debug_mem_slave_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 81    ; Signed Integer                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                 ;
; PKT_ADDR_H                ; 58    ; Signed Integer                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                 ;
; PKT_TRANS_LOCK            ; 63    ; Signed Integer                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 59    ; Signed Integer                                                                                                 ;
; PKT_TRANS_POSTED          ; 60    ; Signed Integer                                                                                                 ;
; PKT_TRANS_WRITE           ; 61    ; Signed Integer                                                                                                 ;
; PKT_TRANS_READ            ; 62    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_H           ; 73    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_L           ; 71    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_L            ; 65    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                 ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                 ;
; ST_CHANNEL_W              ; 11    ; Signed Integer                                                                                                 ;
; ADDR_W                    ; 23    ; Signed Integer                                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                 ;
; FIFO_DATA_W               ; 105   ; Signed Integer                                                                                                 ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 23    ; Signed Integer                                                                                                                                                          ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                          ;
; BYTE_CNT_W     ; 6     ; Signed Integer                                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                            ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                            ;
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 81    ; Signed Integer                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                ;
; PKT_ADDR_H                ; 58    ; Signed Integer                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                ;
; PKT_TRANS_LOCK            ; 63    ; Signed Integer                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 59    ; Signed Integer                                                                                                ;
; PKT_TRANS_POSTED          ; 60    ; Signed Integer                                                                                                ;
; PKT_TRANS_WRITE           ; 61    ; Signed Integer                                                                                                ;
; PKT_TRANS_READ            ; 62    ; Signed Integer                                                                                                ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                                ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_H           ; 73    ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_L           ; 71    ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_L            ; 65    ; Signed Integer                                                                                                ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                ;
; ST_CHANNEL_W              ; 11    ; Signed Integer                                                                                                ;
; ADDR_W                    ; 23    ; Signed Integer                                                                                                ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                ;
; FIFO_DATA_W               ; 105   ; Signed Integer                                                                                                ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 23    ; Signed Integer                                                                                                                                                         ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                         ;
; BYTE_CNT_W     ; 6     ; Signed Integer                                                                                                                                                         ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                           ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                           ;
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:slide_pio_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 81    ; Signed Integer                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                         ;
; PKT_ADDR_H                ; 58    ; Signed Integer                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                         ;
; PKT_TRANS_LOCK            ; 63    ; Signed Integer                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 59    ; Signed Integer                                                                                         ;
; PKT_TRANS_POSTED          ; 60    ; Signed Integer                                                                                         ;
; PKT_TRANS_WRITE           ; 61    ; Signed Integer                                                                                         ;
; PKT_TRANS_READ            ; 62    ; Signed Integer                                                                                         ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                         ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                         ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                         ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                         ;
; PKT_BURSTWRAP_H           ; 73    ; Signed Integer                                                                                         ;
; PKT_BURSTWRAP_L           ; 71    ; Signed Integer                                                                                         ;
; PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                         ;
; PKT_BYTE_CNT_L            ; 65    ; Signed Integer                                                                                         ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                         ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                         ;
; PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                         ;
; PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                         ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                         ;
; ST_CHANNEL_W              ; 11    ; Signed Integer                                                                                         ;
; ADDR_W                    ; 23    ; Signed Integer                                                                                         ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                         ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                         ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                         ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                         ;
; FIFO_DATA_W               ; 105   ; Signed Integer                                                                                         ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:slide_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 23    ; Signed Integer                                                                                                                                                  ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                  ;
; BYTE_CNT_W     ; 6     ; Signed Integer                                                                                                                                                  ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_pio_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                    ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                    ;
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_pio_s1_agent_rdata_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                      ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                      ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                      ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                      ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                 ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 81    ; Signed Integer                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                       ;
; PKT_ADDR_H                ; 58    ; Signed Integer                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                       ;
; PKT_TRANS_LOCK            ; 63    ; Signed Integer                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 59    ; Signed Integer                                                                                       ;
; PKT_TRANS_POSTED          ; 60    ; Signed Integer                                                                                       ;
; PKT_TRANS_WRITE           ; 61    ; Signed Integer                                                                                       ;
; PKT_TRANS_READ            ; 62    ; Signed Integer                                                                                       ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                       ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                       ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                       ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                       ;
; PKT_BURSTWRAP_H           ; 73    ; Signed Integer                                                                                       ;
; PKT_BURSTWRAP_L           ; 71    ; Signed Integer                                                                                       ;
; PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                       ;
; PKT_BYTE_CNT_L            ; 65    ; Signed Integer                                                                                       ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                       ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                       ;
; PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                       ;
; PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                       ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                       ;
; ST_CHANNEL_W              ; 11    ; Signed Integer                                                                                       ;
; ADDR_W                    ; 23    ; Signed Integer                                                                                       ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                       ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                       ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                       ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                       ;
; FIFO_DATA_W               ; 105   ; Signed Integer                                                                                       ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 23    ; Signed Integer                                                                                                                                                ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                ;
; BYTE_CNT_W     ; 6     ; Signed Integer                                                                                                                                                ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                            ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                  ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                  ;
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                    ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                    ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                    ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                    ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                               ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 81    ; Signed Integer                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                     ;
; PKT_ADDR_H                ; 58    ; Signed Integer                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                     ;
; PKT_TRANS_LOCK            ; 63    ; Signed Integer                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 59    ; Signed Integer                                                                                     ;
; PKT_TRANS_POSTED          ; 60    ; Signed Integer                                                                                     ;
; PKT_TRANS_WRITE           ; 61    ; Signed Integer                                                                                     ;
; PKT_TRANS_READ            ; 62    ; Signed Integer                                                                                     ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                     ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                     ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                     ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                     ;
; PKT_BURSTWRAP_H           ; 73    ; Signed Integer                                                                                     ;
; PKT_BURSTWRAP_L           ; 71    ; Signed Integer                                                                                     ;
; PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                     ;
; PKT_BYTE_CNT_L            ; 65    ; Signed Integer                                                                                     ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                     ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                     ;
; PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                     ;
; PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                     ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                     ;
; ST_CHANNEL_W              ; 11    ; Signed Integer                                                                                     ;
; ADDR_W                    ; 23    ; Signed Integer                                                                                     ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                     ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                     ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                     ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                     ;
; FIFO_DATA_W               ; 105   ; Signed Integer                                                                                     ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                     ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 23    ; Signed Integer                                                                                                                                              ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                              ;
; BYTE_CNT_W     ; 6     ; Signed Integer                                                                                                                                              ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                ;
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                            ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                  ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                  ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                  ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                  ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:modular_adc_0_sample_store_csr_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 81    ; Signed Integer                                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                           ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                           ;
; PKT_ADDR_H                ; 58    ; Signed Integer                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                           ;
; PKT_TRANS_LOCK            ; 63    ; Signed Integer                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 59    ; Signed Integer                                                                                                           ;
; PKT_TRANS_POSTED          ; 60    ; Signed Integer                                                                                                           ;
; PKT_TRANS_WRITE           ; 61    ; Signed Integer                                                                                                           ;
; PKT_TRANS_READ            ; 62    ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_H           ; 73    ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_L           ; 71    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_L            ; 65    ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                           ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                           ;
; ST_CHANNEL_W              ; 11    ; Signed Integer                                                                                                           ;
; ADDR_W                    ; 23    ; Signed Integer                                                                                                           ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                           ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                           ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                           ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                           ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                           ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                           ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                           ;
; FIFO_DATA_W               ; 105   ; Signed Integer                                                                                                           ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:modular_adc_0_sample_store_csr_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 23    ; Signed Integer                                                                                                                                                                    ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                    ;
; BYTE_CNT_W     ; 6     ; Signed Integer                                                                                                                                                                    ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                    ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                      ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                                      ;
; FIFO_DEPTH          ; 3     ; Signed Integer                                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                      ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                      ;
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                      ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rdata_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                        ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                        ;
; FIFO_DEPTH          ; 3     ; Signed Integer                                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                        ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                        ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                        ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:modular_adc_0_sequencer_csr_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 81    ; Signed Integer                                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                        ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                        ;
; PKT_ADDR_H                ; 58    ; Signed Integer                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                        ;
; PKT_TRANS_LOCK            ; 63    ; Signed Integer                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 59    ; Signed Integer                                                                                                        ;
; PKT_TRANS_POSTED          ; 60    ; Signed Integer                                                                                                        ;
; PKT_TRANS_WRITE           ; 61    ; Signed Integer                                                                                                        ;
; PKT_TRANS_READ            ; 62    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_H           ; 73    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_L           ; 71    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_L            ; 65    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                        ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                        ;
; ST_CHANNEL_W              ; 11    ; Signed Integer                                                                                                        ;
; ADDR_W                    ; 23    ; Signed Integer                                                                                                        ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                        ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                        ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                        ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                        ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                        ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                        ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                        ;
; FIFO_DATA_W               ; 105   ; Signed Integer                                                                                                        ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:modular_adc_0_sequencer_csr_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 23    ; Signed Integer                                                                                                                                                                 ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                 ;
; BYTE_CNT_W     ; 6     ; Signed Integer                                                                                                                                                                 ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                   ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                   ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                   ;
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rdata_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                     ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                     ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                     ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                     ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                     ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_router:router|core_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                  ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 3     ; Signed Integer                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                        ;
; DEFAULT_DESTID     ; 5     ; Signed Integer                                                                                                                                                        ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_router_001:router_001|core_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 5     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_router_002:router_002|core_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_router_002:router_003|core_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_router_002:router_004|core_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_router_005:router_005|core_mm_interconnect_0_router_005_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_router_005:router_006|core_mm_interconnect_0_router_005_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_router_005:router_007|core_mm_interconnect_0_router_005_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_router_002:router_008|core_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_router_002:router_009|core_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_router_002:router_010|core_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_router_002:router_011|core_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_router_002:router_012|core_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios_data_master_limiter ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 60    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_L            ; 65    ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                   ;
; PKT_TRANS_WRITE           ; 61    ; Signed Integer                                                                                                   ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                   ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                   ;
; ST_CHANNEL_W              ; 11    ; Signed Integer                                                                                                   ;
; MAX_OUTSTANDING_RESPONSES ; 6     ; Signed Integer                                                                                                   ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                   ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                   ;
; VALID_WIDTH               ; 11    ; Signed Integer                                                                                                   ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                   ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                   ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                   ;
; REORDER                   ; 0     ; Signed Integer                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios_instruction_master_limiter ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 60    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_L            ; 65    ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                          ;
; PKT_TRANS_WRITE           ; 61    ; Signed Integer                                                                                                          ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                          ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                          ;
; ST_CHANNEL_W              ; 11    ; Signed Integer                                                                                                          ;
; MAX_OUTSTANDING_RESPONSES ; 1     ; Signed Integer                                                                                                          ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                          ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                          ;
; VALID_WIDTH               ; 11    ; Signed Integer                                                                                                          ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                          ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                          ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                          ;
; REORDER                   ; 0     ; Signed Integer                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                       ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                             ;
; SCHEME         ; round-robin ; String                                                                                                                                     ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                             ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                       ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                             ;
; SCHEME         ; round-robin ; String                                                                                                                                     ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                             ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_cmd_mux_003:cmd_mux_005|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                       ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                             ;
; SCHEME         ; round-robin ; String                                                                                                                                     ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                             ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_cmd_mux_003:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                    ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 11     ; Signed Integer                                                                                                                          ;
; SCHEME         ; no-arb ; String                                                                                                                                  ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                          ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 22    ; Signed Integer                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                            ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 3      ; Signed Integer                                                                                                                                  ;
; SCHEME         ; no-arb ; String                                                                                                                                          ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                  ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                             ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 104   ; Signed Integer                                                                                                   ;
; BITS_PER_SYMBOL     ; 104   ; Signed Integer                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                   ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                   ;
; CHANNEL_WIDTH       ; 11    ; Signed Integer                                                                                                   ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                   ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                   ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                   ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                   ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                   ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                      ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                            ;
; BITS_PER_SYMBOL     ; 117   ; Signed Integer                                                                                                                                            ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                            ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                            ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                            ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                      ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                      ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 104   ; Signed Integer                                                                                                       ;
; BITS_PER_SYMBOL     ; 104   ; Signed Integer                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                       ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                       ;
; CHANNEL_WIDTH       ; 11    ; Signed Integer                                                                                                       ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                       ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                       ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                       ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                       ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                       ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                ;
; BITS_PER_SYMBOL     ; 117   ; Signed Integer                                                                                                                                                ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 104   ; Signed Integer                                                                                                       ;
; BITS_PER_SYMBOL     ; 104   ; Signed Integer                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                       ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                       ;
; CHANNEL_WIDTH       ; 11    ; Signed Integer                                                                                                       ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                       ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                       ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                       ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                       ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                       ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                ;
; BITS_PER_SYMBOL     ; 117   ; Signed Integer                                                                                                                                                ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 104   ; Signed Integer                                                                                                       ;
; BITS_PER_SYMBOL     ; 104   ; Signed Integer                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                       ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                       ;
; CHANNEL_WIDTH       ; 11    ; Signed Integer                                                                                                       ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                       ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                       ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                       ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                       ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                       ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                ;
; BITS_PER_SYMBOL     ; 117   ; Signed Integer                                                                                                                                                ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 104   ; Signed Integer                                                                                                       ;
; BITS_PER_SYMBOL     ; 104   ; Signed Integer                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                       ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                       ;
; CHANNEL_WIDTH       ; 11    ; Signed Integer                                                                                                       ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                       ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                       ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                       ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                       ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                       ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                ;
; BITS_PER_SYMBOL     ; 117   ; Signed Integer                                                                                                                                                ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 104   ; Signed Integer                                                                                                       ;
; BITS_PER_SYMBOL     ; 104   ; Signed Integer                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                       ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                       ;
; CHANNEL_WIDTH       ; 11    ; Signed Integer                                                                                                       ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                       ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                       ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                       ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                       ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                       ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                ;
; BITS_PER_SYMBOL     ; 117   ; Signed Integer                                                                                                                                                ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 104   ; Signed Integer                                                                                                       ;
; BITS_PER_SYMBOL     ; 104   ; Signed Integer                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                       ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                       ;
; CHANNEL_WIDTH       ; 11    ; Signed Integer                                                                                                       ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                       ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                       ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                       ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                       ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                       ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                ;
; BITS_PER_SYMBOL     ; 117   ; Signed Integer                                                                                                                                                ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 104   ; Signed Integer                                                                                                       ;
; BITS_PER_SYMBOL     ; 104   ; Signed Integer                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                       ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                       ;
; CHANNEL_WIDTH       ; 11    ; Signed Integer                                                                                                       ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                       ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                       ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                       ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                       ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                       ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                ;
; BITS_PER_SYMBOL     ; 117   ; Signed Integer                                                                                                                                                ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 104   ; Signed Integer                                                                                                       ;
; BITS_PER_SYMBOL     ; 104   ; Signed Integer                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                       ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                       ;
; CHANNEL_WIDTH       ; 11    ; Signed Integer                                                                                                       ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                       ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                       ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                       ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                       ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                       ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                ;
; BITS_PER_SYMBOL     ; 117   ; Signed Integer                                                                                                                                                ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 104   ; Signed Integer                                                                                                       ;
; BITS_PER_SYMBOL     ; 104   ; Signed Integer                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                       ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                       ;
; CHANNEL_WIDTH       ; 11    ; Signed Integer                                                                                                       ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                       ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                       ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                       ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                       ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                       ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                ;
; BITS_PER_SYMBOL     ; 117   ; Signed Integer                                                                                                                                                ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 104   ; Signed Integer                                                                                                       ;
; BITS_PER_SYMBOL     ; 104   ; Signed Integer                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                       ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                       ;
; CHANNEL_WIDTH       ; 11    ; Signed Integer                                                                                                       ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                       ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                       ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                       ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                       ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                       ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                ;
; BITS_PER_SYMBOL     ; 117   ; Signed Integer                                                                                                                                                ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 104   ; Signed Integer                                                                                                       ;
; BITS_PER_SYMBOL     ; 104   ; Signed Integer                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                       ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                       ;
; CHANNEL_WIDTH       ; 11    ; Signed Integer                                                                                                       ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                       ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                       ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                       ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                       ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                       ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                ;
; BITS_PER_SYMBOL     ; 117   ; Signed Integer                                                                                                                                                ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 104   ; Signed Integer                                                                                                       ;
; BITS_PER_SYMBOL     ; 104   ; Signed Integer                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                       ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                       ;
; CHANNEL_WIDTH       ; 11    ; Signed Integer                                                                                                       ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                       ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                       ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                       ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                       ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                       ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                ;
; BITS_PER_SYMBOL     ; 117   ; Signed Integer                                                                                                                                                ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 104   ; Signed Integer                                                                                                       ;
; BITS_PER_SYMBOL     ; 104   ; Signed Integer                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                       ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                       ;
; CHANNEL_WIDTH       ; 11    ; Signed Integer                                                                                                       ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                       ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                       ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                       ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                       ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                       ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                ;
; BITS_PER_SYMBOL     ; 117   ; Signed Integer                                                                                                                                                ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                           ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|altera_irq_clock_crosser:irq_synchronizer ;
+--------------------+-------+-------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                              ;
+--------------------+-------+-------------------------------------------------------------------+
; IRQ_WIDTH          ; 1     ; Signed Integer                                                    ;
; SYNCHRONIZER_DEPTH ; 3     ; Signed Integer                                                    ;
+--------------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                            ;
; depth          ; 3     ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|altera_irq_clock_crosser:irq_synchronizer_001 ;
+--------------------+-------+-----------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                  ;
+--------------------+-------+-----------------------------------------------------------------------+
; IRQ_WIDTH          ; 1     ; Signed Integer                                                        ;
; SYNCHRONIZER_DEPTH ; 3     ; Signed Integer                                                        ;
+--------------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                ;
; depth          ; 3     ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|altera_reset_controller:rst_controller ;
+---------------------------+----------+------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                 ;
+---------------------------+----------+------------------------------------------------------+
; NUM_RESET_INPUTS          ; 3        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                       ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                               ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                       ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                       ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                       ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                       ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                       ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                       ;
+---------------------------+----------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                               ;
; DEPTH          ; 2     ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                    ;
; DEPTH          ; 2     ; Signed Integer                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+----------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                     ;
+---------------------------+----------+----------------------------------------------------------+
; NUM_RESET_INPUTS          ; 3        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                           ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                   ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                           ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                           ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                           ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                           ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                           ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                           ;
+---------------------------+----------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                   ;
; DEPTH          ; 2     ; Signed Integer                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                        ;
; DEPTH          ; 2     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|altera_reset_controller:rst_controller_002 ;
+---------------------------+-------+-------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                        ;
+---------------------------+-------+-------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 3     ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN0     ; 0     ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN1     ; 0     ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN2     ; 0     ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN3     ; 0     ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN4     ; 0     ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN5     ; 0     ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN6     ; 0     ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN7     ; 0     ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN8     ; 0     ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN9     ; 0     ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN10    ; 0     ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN11    ; 0     ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN12    ; 0     ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN13    ; 0     ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN14    ; 0     ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN15    ; 0     ; Signed Integer                                              ;
; OUTPUT_RESET_SYNC_EDGES   ; none  ; String                                                      ;
; SYNC_DEPTH                ; 2     ; Signed Integer                                              ;
; RESET_REQUEST_PRESENT     ; 0     ; Signed Integer                                              ;
; RESET_REQ_WAIT_TIME       ; 1     ; Signed Integer                                              ;
; MIN_RST_ASSERTION_TIME    ; 3     ; Signed Integer                                              ;
; RESET_REQ_EARLY_DSRT_TIME ; 1     ; Signed Integer                                              ;
; ADAPT_RESET_REQUEST       ; 0     ; Signed Integer                                              ;
+---------------------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|altera_reset_controller:rst_controller_003 ;
+---------------------------+----------+----------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                     ;
+---------------------------+----------+----------------------------------------------------------+
; NUM_RESET_INPUTS          ; 3        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                           ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                   ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                           ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                           ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                           ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                           ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                           ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                           ;
+---------------------------+----------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                   ;
; DEPTH          ; 2     ; Signed Integer                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                        ;
; DEPTH          ; 2     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|altera_reset_controller:rst_controller_004 ;
+---------------------------+----------+----------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                     ;
+---------------------------+----------+----------------------------------------------------------+
; NUM_RESET_INPUTS          ; 3        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                           ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                   ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                           ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                           ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                           ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                           ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                           ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                           ;
+---------------------------+----------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                   ;
; DEPTH          ; 2     ; Signed Integer                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core:u0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                        ;
; DEPTH          ; 2     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: core:u0|core_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                             ;
; WIDTH_A                            ; 8                    ; Untyped                                                             ;
; WIDTHAD_A                          ; 6                    ; Untyped                                                             ;
; NUMWORDS_A                         ; 64                   ; Untyped                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; WIDTH_B                            ; 8                    ; Untyped                                                             ;
; WIDTHAD_B                          ; 6                    ; Untyped                                                             ;
; NUMWORDS_B                         ; 64                   ; Untyped                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                             ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                             ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                             ;
; CBXI_PARAMETER                     ; altsyncram_m4g1      ; Untyped                                                             ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                                                                                             ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                                                                       ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 3                                                                                                                                                                                                           ;
; Entity Instance            ; core:u0|core_jtag_uart_0:jtag_uart_0|core_jtag_uart_0_scfifo_w:the_core_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                   ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                                                ;
;     -- lpm_width           ; 8                                                                                                                                                                                                           ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                                                                                          ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                                         ;
;     -- USE_EAB             ; ON                                                                                                                                                                                                          ;
; Entity Instance            ; core:u0|core_jtag_uart_0:jtag_uart_0|core_jtag_uart_0_scfifo_r:the_core_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                   ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                                                ;
;     -- lpm_width           ; 8                                                                                                                                                                                                           ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                                                                                          ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                                         ;
;     -- USE_EAB             ; ON                                                                                                                                                                                                          ;
; Entity Instance            ; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                                                ;
;     -- lpm_width           ; 12                                                                                                                                                                                                          ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                                                                                          ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                                         ;
;     -- USE_EAB             ; ON                                                                                                                                                                                                          ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                        ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                       ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 3                                                                                                                                                                           ;
; Entity Instance                           ; core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 16                                                                                                                                                                          ;
;     -- NUMWORDS_A                         ; 64                                                                                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                ;
;     -- WIDTH_B                            ; 16                                                                                                                                                                          ;
;     -- NUMWORDS_B                         ; 64                                                                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                    ;
; Entity Instance                           ; core:u0|core_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                    ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                 ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                          ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                   ;
; Entity Instance                           ; core:u0|core_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0                                                                                              ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 64                                                                                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 64                                                                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                    ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_shiftreg Parameter Settings by Entity Instance                                                                                                                   ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                   ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                                                                                       ;
; Entity Instance            ; core:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|lpm_shiftreg:ufm_data_shiftreg ;
;     -- LPM_WIDTH           ; 32                                                                                                                                      ;
;     -- LPM_DIRECTION       ; LEFT                                                                                                                                    ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core:u0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                         ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                    ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "core:u0|altera_reset_controller:rst_controller_004" ;
+----------------+-------+----------+--------------------------------------------+
; Port           ; Type  ; Severity ; Details                                    ;
+----------------+-------+----------+--------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                               ;
; reset_in3      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                               ;
; reset_in4      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                               ;
; reset_in5      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                               ;
; reset_in6      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                               ;
; reset_in7      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                               ;
; reset_in8      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                               ;
; reset_in9      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                               ;
; reset_in10     ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                               ;
; reset_in11     ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                               ;
; reset_in12     ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                               ;
; reset_in13     ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                               ;
; reset_in14     ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                               ;
; reset_in15     ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                               ;
+----------------+-------+----------+--------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "core:u0|altera_reset_controller:rst_controller_003" ;
+----------------+--------+----------+-------------------------------------------+
; Port           ; Type   ; Severity ; Details                                   ;
+----------------+--------+----------+-------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                    ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                              ;
+----------------+--------+----------+-------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "core:u0|altera_reset_controller:rst_controller_002" ;
+----------------+--------+----------+-------------------------------------------+
; Port           ; Type   ; Severity ; Details                                   ;
+----------------+--------+----------+-------------------------------------------+
; clk            ; Input  ; Info     ; Explicitly unconnected                    ;
; reset_req      ; Output ; Info     ; Explicitly unconnected                    ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                              ;
+----------------+--------+----------+-------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "core:u0|altera_reset_controller:rst_controller_001" ;
+----------------+--------+----------+-------------------------------------------+
; Port           ; Type   ; Severity ; Details                                   ;
+----------------+--------+----------+-------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                    ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                              ;
+----------------+--------+----------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+---------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                     ;
+----------+-------+----------+---------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                ;
+----------+-------+----------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "core:u0|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+---------------------------------------+
; Port           ; Type   ; Severity ; Details                               ;
+----------------+--------+----------+---------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                          ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                          ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                          ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                          ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                          ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                          ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                          ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                          ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                          ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                          ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                          ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                          ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                          ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                          ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                          ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                          ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                          ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                          ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                          ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                          ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                          ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                          ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                          ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                          ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                          ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                          ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                          ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                          ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                          ;
+----------------+--------+----------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                           ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                            ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                            ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                           ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                            ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                            ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                           ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                            ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                            ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                           ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                            ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                            ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                           ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                            ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                            ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                           ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                            ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                            ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                           ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                            ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                            ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                           ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                            ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                            ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                           ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                            ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                            ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                           ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                            ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                            ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                           ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                            ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                            ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                           ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                            ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                            ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                           ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                            ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                            ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                       ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                  ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                        ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                        ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[5..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                             ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                             ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                      ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                         ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; b[21..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                    ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                   ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                              ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_router_005:router_005|core_mm_interconnect_0_router_005_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                          ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_router_002:router_002|core_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                          ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_router_001:router_001|core_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                              ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_router:router|core_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                  ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rdata_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                 ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                            ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                  ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sequencer_csr_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                               ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:modular_adc_0_sequencer_csr_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                       ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                  ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                  ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rdata_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                    ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                               ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                     ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                  ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                   ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:modular_adc_0_sample_store_csr_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                          ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                     ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                     ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                              ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                         ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                               ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                               ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                            ;
+-------------------+--------+----------+------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                             ;
+-------------------+--------+----------+------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                    ;
+-----------------------+-------+----------+----------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                               ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                               ;
+-----------------------+-------+----------+----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                 ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                           ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                 ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                 ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                              ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                               ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                      ;
+-----------------------+-------+----------+------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                 ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                 ;
+-----------------------+-------+----------+------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_pio_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                  ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                   ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                             ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                             ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                   ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                   ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slide_pio_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                 ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:slide_pio_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                        ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                   ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                   ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                       ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                        ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                               ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                          ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                          ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                        ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                         ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios_debug_mem_slave_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                           ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                           ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                       ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                        ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_flash_0_data_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                               ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                          ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                          ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                       ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_flash_0_csr_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                              ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                         ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                         ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rdata_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                           ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                 ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                              ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                               ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                      ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                 ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                 ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                   ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                              ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                    ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                 ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                  ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                         ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                    ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                    ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios_instruction_master_agent" ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                   ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                    ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios_data_master_agent" ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                            ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                             ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:modular_adc_0_sequencer_csr_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                               ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                          ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                          ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:modular_adc_0_sample_store_csr_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                  ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                             ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                             ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                            ;
+------------------------+--------+----------+------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                       ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                       ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                             ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                       ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                             ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                       ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                       ;
+------------------------+--------+----------+------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                              ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                         ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                         ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                               ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                         ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                               ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                         ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                         ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:slide_pio_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                           ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                           ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                 ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                           ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                 ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                           ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                           ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                       ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                        ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                        ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                  ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                  ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_debug_mem_slave_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                        ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                   ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                   ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_flash_0_data_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                       ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                        ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                        ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                  ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                  ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_flash_0_csr_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                      ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                       ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                       ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                 ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                 ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                              ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                         ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                         ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                 ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                            ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                            ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_instruction_master_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                            ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                       ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                       ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                       ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                       ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                             ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                             ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_data_master_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                     ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                      ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                      ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "core:u0|core_timer_0:timer_0" ;
+------+--------+----------+-------------------------------+
; Port ; Type   ; Severity ; Details                       ;
+------+--------+----------+-------------------------------+
; irq  ; Output ; Info     ; Explicitly unconnected        ;
+------+--------+----------+-------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "core:u0|core_slide_pio:slide_pio" ;
+------+--------+----------+-----------------------------------+
; Port ; Type   ; Severity ; Details                           ;
+------+--------+----------+-----------------------------------+
; irq  ; Output ; Info     ; Explicitly unconnected            ;
+------+--------+----------+-----------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "core:u0|core_onchip_memory2_0:onchip_memory2_0" ;
+--------+-------+----------+------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                        ;
+--------+-------+----------+------------------------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                                   ;
+--------+-------+----------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block" ;
+----------+-------+----------+----------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                      ;
+----------+-------+----------+----------------------------------------------------------------------------------------------+
; nosc_ena ; Input ; Info     ; Stuck at GND                                                                                 ;
; par_en   ; Input ; Info     ; Stuck at VCC                                                                                 ;
+----------+-------+----------+----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_onchip_flash_address_range_check:address_range_checker" ;
+-----------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                                                                                                                                       ;
+-----------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address[22..19] ; Input ; Info     ; Stuck at GND                                                                                                                                                  ;
+-----------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "core:u0|core_nios:nios"         ;
+---------------+--------+----------+------------------------+
; Port          ; Type   ; Severity ; Details                ;
+---------------+--------+----------+------------------------+
; dummy_ci_port ; Output ; Info     ; Explicitly unconnected ;
+---------------+--------+----------+------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram" ;
+--------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                                               ;
+--------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; data[15..12] ; Input ; Info     ; Stuck at GND                                                                                                                          ;
+--------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_sequencer:sequencer_internal" ;
+---------------+--------+----------+----------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                          ;
+---------------+--------+----------+----------------------------------------------------------------------------------+
; cmd_ready_2   ; Input  ; Info     ; Stuck at GND                                                                     ;
; cmd_valid_2   ; Output ; Info     ; Explicitly unconnected                                                           ;
; cmd_channel_2 ; Output ; Info     ; Explicitly unconnected                                                           ;
; cmd_sop_2     ; Output ; Info     ; Explicitly unconnected                                                           ;
; cmd_eop_2     ; Output ; Info     ; Explicitly unconnected                                                           ;
+---------------+--------+----------+----------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo" ;
+-------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; empty ; Output ; Info     ; Explicitly unconnected                                                                                                                                                              ;
; full  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                              ;
+-------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal" ;
+------------+--------+----------+---------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                         ;
+------------+--------+----------+---------------------------------------------------------------------------------+
; sync_valid ; Output ; Info     ; Explicitly unconnected                                                          ;
; sync_ready ; Input  ; Info     ; Stuck at GND                                                                    ;
+------------+--------+----------+---------------------------------------------------------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "core:u0|core_modular_adc_0:modular_adc_0" ;
+-----------------------+-------+----------+---------------------------+
; Port                  ; Type  ; Severity ; Details                   ;
+-----------------------+-------+----------+---------------------------+
; adc_pll_locked_export ; Input ; Info     ; Explicitly unconnected    ;
+-----------------------+-------+----------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo"              ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                  ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; in_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; out_ready          ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; in_startofpacket   ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_endofpacket     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_empty           ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_error           ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_channel         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_csr_address     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_csr_read        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_csr_write       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_csr_writedata   ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_csr_address    ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_csr_read       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_csr_write      ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_csr_writedata  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_startofpacket  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; out_endofpacket    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; out_empty          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; out_error          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; out_channel        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; in_csr_readdata    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; out_csr_readdata   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; almost_full_valid  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; almost_full_data   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; almost_empty_valid ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; almost_empty_data  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo"              ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                  ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; in_startofpacket   ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_endofpacket     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_empty           ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_error           ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_channel         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_csr_address     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_csr_read        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_csr_write       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_csr_writedata   ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_csr_address    ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_csr_read       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_csr_write      ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_csr_writedata  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_startofpacket  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; out_endofpacket    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; out_empty          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; out_error          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; out_channel        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; in_csr_readdata    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; out_csr_readdata   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; almost_full_valid  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; almost_full_data   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; almost_empty_valid ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; almost_empty_data  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; space_avail_data   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0" ;
+------------------+--------+----------+----------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                        ;
+------------------+--------+----------+----------------------------------------------------------------+
; s0_waitrequest   ; Output ; Info     ; Explicitly unconnected                                         ;
; s0_readdata      ; Output ; Info     ; Explicitly unconnected                                         ;
; s0_readdatavalid ; Output ; Info     ; Explicitly unconnected                                         ;
; s0_burstcount    ; Input  ; Info     ; Explicitly unconnected                                         ;
; s0_writedata     ; Input  ; Info     ; Explicitly unconnected                                         ;
; s0_address       ; Input  ; Info     ; Explicitly unconnected                                         ;
; s0_write         ; Input  ; Info     ; Explicitly unconnected                                         ;
; s0_read          ; Input  ; Info     ; Explicitly unconnected                                         ;
; s0_byteenable    ; Input  ; Info     ; Explicitly unconnected                                         ;
; s0_debugaccess   ; Input  ; Info     ; Explicitly unconnected                                         ;
; m0_waitrequest   ; Input  ; Info     ; Explicitly unconnected                                         ;
; m0_readdata      ; Input  ; Info     ; Explicitly unconnected                                         ;
; m0_readdatavalid ; Input  ; Info     ; Explicitly unconnected                                         ;
; m0_burstcount    ; Output ; Info     ; Explicitly unconnected                                         ;
; m0_writedata     ; Output ; Info     ; Explicitly unconnected                                         ;
; m0_address       ; Output ; Info     ; Explicitly unconnected                                         ;
; m0_write         ; Output ; Info     ; Explicitly unconnected                                         ;
; m0_read          ; Output ; Info     ; Explicitly unconnected                                         ;
; m0_byteenable    ; Output ; Info     ; Explicitly unconnected                                         ;
; m0_debugaccess   ; Output ; Info     ; Explicitly unconnected                                         ;
+------------------+--------+----------+----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core:u0|core_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                            ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                       ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core:u0|core_master_0:master_0|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+--------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                      ;
+----------------+--------+----------+--------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                                       ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                 ;
+----------------+--------+----------+--------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core:u0|core_master_0:master_0|altera_avalon_sc_fifo:fifo" ;
+-------------------+--------+----------+-----------------------------------------------+
; Port              ; Type   ; Severity ; Details                                       ;
+-------------------+--------+----------+-----------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                        ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                  ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                  ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                        ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                        ;
+-------------------+--------+----------+-----------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser" ;
+----------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                     ;
+----------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sense_pos_edge ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                ;
+----------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                                                                         ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; out_valid ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                          ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                                                                       ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_ready  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                        ;
; out_ready ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                                  ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                           ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; din  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                      ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                         ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                    ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                    ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                               ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                 ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                            ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                  ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; din  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                             ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                                           ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tms             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                          ;
; jtag_state_tlr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                          ;
; jtag_state_rti  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                          ;
; jtag_state_sdrs ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                          ;
; jtag_state_cdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                          ;
; jtag_state_sdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                          ;
; jtag_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                          ;
; jtag_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                          ;
; jtag_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                          ;
; jtag_state_udr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                          ;
; jtag_state_sirs ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                          ;
; jtag_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                          ;
; jtag_state_sir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                          ;
; jtag_state_e1ir ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                          ;
; jtag_state_pir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                          ;
; jtag_state_e2ir ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                          ;
; jtag_state_uir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                          ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node"                                   ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                        ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; ir_out             ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (3 bits) it drives.  Extra input bit(s) "ir_out[2..1]" will be connected to GND. ;
; ir_out             ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; virtual_state_cir  ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; virtual_state_e1dr ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; virtual_state_e2dr ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; virtual_state_pdr  ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; virtual_state_uir  ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master"                    ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                  ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; source_ready    ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; mgmt_valid      ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; mgmt_channel    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; mgmt_data       ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; jtag_tck        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_tms        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_tdi        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_tdo        ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; jtag_ena        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_usr1       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_clr        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_clrn       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_tlr  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_rti  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_sdrs ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_cdr  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_sdr  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_e1dr ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_pdr  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_e2dr ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_udr  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_sirs ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_cir  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_sir  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_e1ir ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_pir  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_e2ir ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_state_uir  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_ir_in      ; Input  ; Info     ; Stuck at GND                                                                                             ;
; jtag_irq        ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; jtag_ir_out     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; debug_reset     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "core:u0|core_master_0:master_0"        ;
+----------------------+--------+----------+------------------------+
; Port                 ; Type   ; Severity ; Details                ;
+----------------------+--------+----------+------------------------+
; master_address       ; Output ; Info     ; Explicitly unconnected ;
; master_readdata      ; Input  ; Info     ; Explicitly unconnected ;
; master_read          ; Output ; Info     ; Explicitly unconnected ;
; master_write         ; Output ; Info     ; Explicitly unconnected ;
; master_writedata     ; Output ; Info     ; Explicitly unconnected ;
; master_waitrequest   ; Input  ; Info     ; Explicitly unconnected ;
; master_readdatavalid ; Input  ; Info     ; Explicitly unconnected ;
; master_byteenable    ; Output ; Info     ; Explicitly unconnected ;
+----------------------+--------+----------+------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core:u0|core_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:core_jtag_uart_0_alt_jtag_atlantic"                                                             ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_rti ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core:u0|core_jtag_uart_0:jtag_uart_0"                                                                             ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "core:u0|core_altpll_0:altpll_0|core_altpll_0_altpll_eem2:sd1" ;
+----------+-------+----------+------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                    ;
+----------+-------+----------+------------------------------------------------------------+
; inclk[1] ; Input ; Info     ; Stuck at GND                                               ;
+----------+-------+----------+------------------------------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "core:u0|core_altpll_0:altpll_0"      ;
+--------------------+--------+----------+------------------------+
; Port               ; Type   ; Severity ; Details                ;
+--------------------+--------+----------+------------------------+
; read               ; Input  ; Info     ; Explicitly unconnected ;
; write              ; Input  ; Info     ; Explicitly unconnected ;
; address            ; Input  ; Info     ; Explicitly unconnected ;
; readdata           ; Output ; Info     ; Explicitly unconnected ;
; writedata          ; Input  ; Info     ; Explicitly unconnected ;
; areset             ; Input  ; Info     ; Explicitly unconnected ;
; locked             ; Output ; Info     ; Explicitly unconnected ;
; scandone           ; Output ; Info     ; Explicitly unconnected ;
; scandataout        ; Output ; Info     ; Explicitly unconnected ;
; c4                 ; Output ; Info     ; Explicitly unconnected ;
; phasedone          ; Output ; Info     ; Explicitly unconnected ;
; phasecounterselect ; Input  ; Info     ; Stuck at GND           ;
; phaseupdown        ; Input  ; Info     ; Stuck at GND           ;
; phasestep          ; Input  ; Info     ; Stuck at GND           ;
; scanclk            ; Input  ; Info     ; Stuck at GND           ;
; scanclkena         ; Input  ; Info     ; Stuck at GND           ;
; scandata           ; Input  ; Info     ; Stuck at GND           ;
; configupdate       ; Input  ; Info     ; Stuck at GND           ;
+--------------------+--------+----------+------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "core:u0"                          ;
+-----------------+--------+----------+------------------------+
; Port            ; Type   ; Severity ; Details                ;
+-----------------+--------+----------+------------------------+
; altpll_0_c1_clk ; Output ; Info     ; Explicitly unconnected ;
+-----------------+--------+----------+------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 254                         ;
; cycloneiii_ff         ; 3701                        ;
;     CLR               ; 1027                        ;
;     CLR SCLR          ; 11                          ;
;     CLR SCLR SLD      ; 5                           ;
;     CLR SLD           ; 37                          ;
;     ENA               ; 424                         ;
;     ENA CLR           ; 1662                        ;
;     ENA CLR SCLR      ; 7                           ;
;     ENA CLR SCLR SLD  ; 57                          ;
;     ENA CLR SLD       ; 140                         ;
;     ENA SCLR          ; 8                           ;
;     ENA SLD           ; 28                          ;
;     SCLR              ; 28                          ;
;     SCLR SLD          ; 11                          ;
;     SLD               ; 21                          ;
;     plain             ; 235                         ;
; cycloneiii_io_obuf    ; 71                          ;
; cycloneiii_lcell_comb ; 4690                        ;
;     arith             ; 382                         ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 270                         ;
;         3 data inputs ; 111                         ;
;     normal            ; 4308                        ;
;         0 data inputs ; 8                           ;
;         1 data inputs ; 79                          ;
;         2 data inputs ; 533                         ;
;         3 data inputs ; 1228                        ;
;         4 data inputs ; 2460                        ;
; cycloneiii_mac_mult   ; 3                           ;
; cycloneiii_mac_out    ; 3                           ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 299                         ;
; fiftyfivenm_adcblock  ; 1                           ;
; fiftyfivenm_unvm      ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 14.00                       ;
; Average LUT depth     ; 3.20                        ;
+-----------------------+-----------------------------+


+---------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition pzdyqx:nabboc ;
+-----------------------+---------------------------------------+
; Type                  ; Count                                 ;
+-----------------------+---------------------------------------+
; boundary_port         ; 15                                    ;
; cycloneiii_ff         ; 72                                    ;
;     CLR               ; 2                                     ;
;     ENA               ; 13                                    ;
;     ENA CLR           ; 11                                    ;
;     ENA CLR SLD       ; 2                                     ;
;     SCLR              ; 18                                    ;
;     plain             ; 26                                    ;
; cycloneiii_lcell_comb ; 122                                   ;
;     arith             ; 4                                     ;
;         2 data inputs ; 4                                     ;
;     normal            ; 118                                   ;
;         1 data inputs ; 24                                    ;
;         2 data inputs ; 18                                    ;
;         3 data inputs ; 22                                    ;
;         4 data inputs ; 54                                    ;
;                       ;                                       ;
; Max LUT depth         ; 14.00                                 ;
; Average LUT depth     ; 3.02                                  ;
+-----------------------+---------------------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; boundary_port         ; 249                                      ;
; cycloneiii_ff         ; 101                                      ;
;     CLR               ; 4                                        ;
;     ENA               ; 16                                       ;
;     ENA CLR           ; 40                                       ;
;     ENA CLR SLD       ; 3                                        ;
;     ENA SCLR          ; 6                                        ;
;     ENA SLD           ; 9                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; cycloneiii_lcell_comb ; 196                                      ;
;     arith             ; 9                                        ;
;         2 data inputs ; 9                                        ;
;     normal            ; 187                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 6                                        ;
;         2 data inputs ; 29                                       ;
;         3 data inputs ; 55                                       ;
;         4 data inputs ; 96                                       ;
;                       ;                                          ;
; Max LUT depth         ; 6.00                                     ;
; Average LUT depth     ; 2.32                                     ;
+-----------------------+------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:25     ;
; sld_hub:auto_hub ; 00:00:02     ;
; pzdyqx:nabboc    ; 00:00:01     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Tue Mar 09 16:26:20 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off NIOS_C -c NIOS_C
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file core/synthesis/core.v
    Info (12023): Found entity 1: core File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/core.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file core/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file core/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file core/synthesis/submodules/altera_irq_clock_crosser.sv
    Info (12023): Found entity 1: altera_irq_clock_crosser File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_irq_clock_crosser.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file core/synthesis/submodules/core_irq_mapper.sv
    Info (12023): Found entity 1: core_irq_mapper File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file core/synthesis/submodules/core_mm_interconnect_0.v
    Info (12023): Found entity 1: core_mm_interconnect_0 File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file core/synthesis/submodules/core_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: core_mm_interconnect_0_avalon_st_adapter File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file core/synthesis/submodules/core_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: core_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file core/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_handshake_clock_crosser File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file core/synthesis/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file core/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file core/synthesis/submodules/altera_std_synchronizer_nocut.v
    Info (12023): Found entity 1: altera_std_synchronizer_nocut File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_std_synchronizer_nocut.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file core/synthesis/submodules/core_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: core_mm_interconnect_0_rsp_mux_001 File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file core/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file core/synthesis/submodules/core_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: core_mm_interconnect_0_rsp_mux File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file core/synthesis/submodules/core_mm_interconnect_0_rsp_demux_006.sv
    Info (12023): Found entity 1: core_mm_interconnect_0_rsp_demux_006 File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0_rsp_demux_006.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file core/synthesis/submodules/core_mm_interconnect_0_rsp_demux_003.sv
    Info (12023): Found entity 1: core_mm_interconnect_0_rsp_demux_003 File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0_rsp_demux_003.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file core/synthesis/submodules/core_mm_interconnect_0_rsp_demux_002.sv
    Info (12023): Found entity 1: core_mm_interconnect_0_rsp_demux_002 File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0_rsp_demux_002.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file core/synthesis/submodules/core_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: core_mm_interconnect_0_rsp_demux File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file core/synthesis/submodules/core_mm_interconnect_0_cmd_mux_003.sv
    Info (12023): Found entity 1: core_mm_interconnect_0_cmd_mux_003 File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0_cmd_mux_003.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file core/synthesis/submodules/core_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: core_mm_interconnect_0_cmd_mux File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file core/synthesis/submodules/core_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: core_mm_interconnect_0_cmd_demux_001 File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file core/synthesis/submodules/core_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: core_mm_interconnect_0_cmd_demux File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file core/synthesis/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 2 design units, including 2 entities, in source file core/synthesis/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file core/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 2 design units, including 2 entities, in source file core/synthesis/submodules/core_mm_interconnect_0_router_005.sv
    Info (12023): Found entity 1: core_mm_interconnect_0_router_005_default_decode File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0_router_005.sv Line: 45
    Info (12023): Found entity 2: core_mm_interconnect_0_router_005 File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0_router_005.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file core/synthesis/submodules/core_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: core_mm_interconnect_0_router_002_default_decode File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: core_mm_interconnect_0_router_002 File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file core/synthesis/submodules/core_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: core_mm_interconnect_0_router_001_default_decode File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: core_mm_interconnect_0_router_001 File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file core/synthesis/submodules/core_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: core_mm_interconnect_0_router_default_decode File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: core_mm_interconnect_0_router File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file core/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file core/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file core/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file core/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file core/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file core/synthesis/submodules/core_timer_0.v
    Info (12023): Found entity 1: core_timer_0 File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_timer_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file core/synthesis/submodules/core_sysid_qsys_0.v
    Info (12023): Found entity 1: core_sysid_qsys_0 File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_sysid_qsys_0.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file core/synthesis/submodules/core_slide_pio.v
    Info (12023): Found entity 1: core_slide_pio File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_slide_pio.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file core/synthesis/submodules/core_pio_0.v
    Info (12023): Found entity 1: core_pio_0 File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_pio_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file core/synthesis/submodules/core_onchip_memory2_0.v
    Info (12023): Found entity 1: core_onchip_memory2_0 File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_onchip_memory2_0.v Line: 21
Info (12021): Found 7 design units, including 7 entities, in source file core/synthesis/submodules/altera_onchip_flash_util.v
    Info (12023): Found entity 1: altera_onchip_flash_address_range_check File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_onchip_flash_util.v Line: 38
    Info (12023): Found entity 2: altera_onchip_flash_address_write_protection_check File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_onchip_flash_util.v Line: 55
    Info (12023): Found entity 3: altera_onchip_flash_s_address_write_protection_check File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_onchip_flash_util.v Line: 109
    Info (12023): Found entity 4: altera_onchip_flash_a_address_write_protection_check File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_onchip_flash_util.v Line: 147
    Info (12023): Found entity 5: altera_onchip_flash_convert_address File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_onchip_flash_util.v Line: 197
    Info (12023): Found entity 6: altera_onchip_flash_convert_sector File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_onchip_flash_util.v Line: 219
    Info (12023): Found entity 7: altera_onchip_flash_counter File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_onchip_flash_util.v Line: 244
Info (12021): Found 1 design units, including 1 entities, in source file core/synthesis/submodules/altera_onchip_flash.v
    Info (12023): Found entity 1: altera_onchip_flash File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_onchip_flash.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file core/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v
    Info (12023): Found entity 1: altera_onchip_flash_avmm_data_controller File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file core/synthesis/submodules/altera_onchip_flash_avmm_csr_controller.v
    Info (12023): Found entity 1: altera_onchip_flash_avmm_csr_controller File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_onchip_flash_avmm_csr_controller.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file core/synthesis/submodules/rtl/altera_onchip_flash_block.v
    Info (12023): Found entity 1: altera_onchip_flash_block File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/rtl/altera_onchip_flash_block.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file core/synthesis/submodules/core_nios.v
    Info (12023): Found entity 1: core_nios File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios.v Line: 9
Info (12021): Found 27 design units, including 27 entities, in source file core/synthesis/submodules/core_nios_cpu.v
    Info (12023): Found entity 1: core_nios_cpu_ic_data_module File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios_cpu.v Line: 21
    Info (12023): Found entity 2: core_nios_cpu_ic_tag_module File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios_cpu.v Line: 89
    Info (12023): Found entity 3: core_nios_cpu_bht_module File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios_cpu.v Line: 158
    Info (12023): Found entity 4: core_nios_cpu_register_bank_a_module File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios_cpu.v Line: 227
    Info (12023): Found entity 5: core_nios_cpu_register_bank_b_module File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios_cpu.v Line: 293
    Info (12023): Found entity 6: core_nios_cpu_dc_tag_module File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios_cpu.v Line: 359
    Info (12023): Found entity 7: core_nios_cpu_dc_data_module File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios_cpu.v Line: 425
    Info (12023): Found entity 8: core_nios_cpu_dc_victim_module File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios_cpu.v Line: 494
    Info (12023): Found entity 9: core_nios_cpu_nios2_oci_debug File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios_cpu.v Line: 562
    Info (12023): Found entity 10: core_nios_cpu_nios2_oci_break File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios_cpu.v Line: 708
    Info (12023): Found entity 11: core_nios_cpu_nios2_oci_xbrk File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios_cpu.v Line: 1029
    Info (12023): Found entity 12: core_nios_cpu_nios2_oci_dbrk File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios_cpu.v Line: 1314
    Info (12023): Found entity 13: core_nios_cpu_nios2_oci_itrace File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios_cpu.v Line: 1503
    Info (12023): Found entity 14: core_nios_cpu_nios2_oci_td_mode File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios_cpu.v Line: 1686
    Info (12023): Found entity 15: core_nios_cpu_nios2_oci_dtrace File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios_cpu.v Line: 1754
    Info (12023): Found entity 16: core_nios_cpu_nios2_oci_compute_input_tm_cnt File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios_cpu.v Line: 1836
    Info (12023): Found entity 17: core_nios_cpu_nios2_oci_fifo_wrptr_inc File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios_cpu.v Line: 1908
    Info (12023): Found entity 18: core_nios_cpu_nios2_oci_fifo_cnt_inc File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios_cpu.v Line: 1951
    Info (12023): Found entity 19: core_nios_cpu_nios2_oci_fifo File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios_cpu.v Line: 1998
    Info (12023): Found entity 20: core_nios_cpu_nios2_oci_pib File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios_cpu.v Line: 2484
    Info (12023): Found entity 21: core_nios_cpu_nios2_oci_im File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios_cpu.v Line: 2507
    Info (12023): Found entity 22: core_nios_cpu_nios2_performance_monitors File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios_cpu.v Line: 2577
    Info (12023): Found entity 23: core_nios_cpu_nios2_avalon_reg File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios_cpu.v Line: 2594
    Info (12023): Found entity 24: core_nios_cpu_ociram_sp_ram_module File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios_cpu.v Line: 2687
    Info (12023): Found entity 25: core_nios_cpu_nios2_ocimem File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios_cpu.v Line: 2752
    Info (12023): Found entity 26: core_nios_cpu_nios2_oci File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios_cpu.v Line: 2933
    Info (12023): Found entity 27: core_nios_cpu File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios_cpu.v Line: 3484
Info (12021): Found 1 design units, including 1 entities, in source file core/synthesis/submodules/core_nios_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: core_nios_cpu_debug_slave_sysclk File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file core/synthesis/submodules/core_nios_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: core_nios_cpu_debug_slave_tck File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file core/synthesis/submodules/core_nios_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: core_nios_cpu_debug_slave_wrapper File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file core/synthesis/submodules/core_nios_cpu_mult_cell.v
    Info (12023): Found entity 1: core_nios_cpu_mult_cell File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios_cpu_mult_cell.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file core/synthesis/submodules/core_nios_cpu_test_bench.v
    Info (12023): Found entity 1: core_nios_cpu_test_bench File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file core/synthesis/submodules/core_modular_adc_0.v
    Info (12023): Found entity 1: core_modular_adc_0 File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_modular_adc_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file core/synthesis/submodules/altera_modular_adc_sample_store.v
    Info (12023): Found entity 1: altera_modular_adc_sample_store File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_modular_adc_sample_store.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file core/synthesis/submodules/altera_modular_adc_sample_store_ram.v
    Info (12023): Found entity 1: altera_modular_adc_sample_store_ram File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_modular_adc_sample_store_ram.v Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file core/synthesis/submodules/altera_modular_adc_sequencer.v
    Info (12023): Found entity 1: altera_modular_adc_sequencer File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_modular_adc_sequencer.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file core/synthesis/submodules/altera_modular_adc_sequencer_csr.v
    Info (12023): Found entity 1: altera_modular_adc_sequencer_csr File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_modular_adc_sequencer_csr.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file core/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v
    Info (12023): Found entity 1: altera_modular_adc_sequencer_ctrl File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file core/synthesis/submodules/altera_modular_adc_control.v
    Info (12023): Found entity 1: altera_modular_adc_control File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_modular_adc_control.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file core/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v
    Info (12023): Found entity 1: altera_modular_adc_control_avrg_fifo File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file core/synthesis/submodules/altera_modular_adc_control_fsm.v
    Info (12023): Found entity 1: altera_modular_adc_control_fsm File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_modular_adc_control_fsm.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file core/synthesis/submodules/chsel_code_converter_sw_to_hw.v
    Info (12023): Found entity 1: chsel_code_converter_sw_to_hw File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/chsel_code_converter_sw_to_hw.v Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file core/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v
    Info (12023): Found entity 1: fiftyfivenm_adcblock_primitive_wrapper File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file core/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v
    Info (12023): Found entity 1: fiftyfivenm_adcblock_top_wrapper File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file core/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v
    Info (12023): Found entity 1: altera_avalon_mm_clock_crossing_bridge File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file core/synthesis/submodules/altera_avalon_dc_fifo.v
    Info (12023): Found entity 1: altera_avalon_dc_fifo File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_avalon_dc_fifo.v Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file core/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v
    Info (12023): Found entity 1: altera_dcfifo_synchronizer_bundle File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file core/synthesis/submodules/core_master_0.v
    Info (12023): Found entity 1: core_master_0 File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_master_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file core/synthesis/submodules/core_master_0_p2b_adapter.sv
    Info (12023): Found entity 1: core_master_0_p2b_adapter File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_master_0_p2b_adapter.sv Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file core/synthesis/submodules/core_master_0_b2p_adapter.sv
    Info (12023): Found entity 1: core_master_0_b2p_adapter File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_master_0_b2p_adapter.sv Line: 55
Info (12021): Found 7 design units, including 7 entities, in source file core/synthesis/submodules/altera_avalon_packets_to_master.v
    Info (12023): Found entity 1: altera_avalon_packets_to_master File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_avalon_packets_to_master.v Line: 22
    Info (12023): Found entity 2: packets_to_fifo File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_avalon_packets_to_master.v Line: 142
    Info (12023): Found entity 3: fifo_buffer_single_clock_fifo File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_avalon_packets_to_master.v Line: 512
    Info (12023): Found entity 4: fifo_buffer_scfifo_with_controls File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_avalon_packets_to_master.v Line: 573
    Info (12023): Found entity 5: fifo_buffer File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_avalon_packets_to_master.v Line: 627
    Info (12023): Found entity 6: fifo_to_packet File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_avalon_packets_to_master.v Line: 697
    Info (12023): Found entity 7: packets_to_master File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_avalon_packets_to_master.v Line: 851
Info (12021): Found 1 design units, including 1 entities, in source file core/synthesis/submodules/altera_avalon_st_packets_to_bytes.v
    Info (12023): Found entity 1: altera_avalon_st_packets_to_bytes File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_avalon_st_packets_to_bytes.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file core/synthesis/submodules/altera_avalon_st_bytes_to_packets.v
    Info (12023): Found entity 1: altera_avalon_st_bytes_to_packets File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_avalon_st_bytes_to_packets.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file core/synthesis/submodules/core_master_0_timing_adt.sv
    Info (12023): Found entity 1: core_master_0_timing_adt File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_master_0_timing_adt.sv Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file core/synthesis/submodules/altera_avalon_st_jtag_interface.v
    Info (12023): Found entity 1: altera_avalon_st_jtag_interface File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_avalon_st_jtag_interface.v Line: 20
Info (12021): Found 3 design units, including 3 entities, in source file core/synthesis/submodules/altera_jtag_dc_streaming.v
    Info (12023): Found entity 1: altera_jtag_control_signal_crosser File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_jtag_dc_streaming.v Line: 30
    Info (12023): Found entity 2: altera_jtag_src_crosser File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_jtag_dc_streaming.v Line: 72
    Info (12023): Found entity 3: altera_jtag_dc_streaming File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_jtag_dc_streaming.v Line: 135
Info (12021): Found 1 design units, including 1 entities, in source file core/synthesis/submodules/altera_jtag_sld_node.v
    Info (12023): Found entity 1: altera_jtag_sld_node File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_jtag_sld_node.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file core/synthesis/submodules/altera_jtag_streaming.v
    Info (12023): Found entity 1: altera_jtag_streaming File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_jtag_streaming.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file core/synthesis/submodules/altera_avalon_st_idle_remover.v
    Info (12023): Found entity 1: altera_avalon_st_idle_remover File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_avalon_st_idle_remover.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file core/synthesis/submodules/altera_avalon_st_idle_inserter.v
    Info (12023): Found entity 1: altera_avalon_st_idle_inserter File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_avalon_st_idle_inserter.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file core/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 5 design units, including 5 entities, in source file core/synthesis/submodules/core_jtag_uart_0.v
    Info (12023): Found entity 1: core_jtag_uart_0_sim_scfifo_w File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_jtag_uart_0.v Line: 21
    Info (12023): Found entity 2: core_jtag_uart_0_scfifo_w File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_jtag_uart_0.v Line: 78
    Info (12023): Found entity 3: core_jtag_uart_0_sim_scfifo_r File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_jtag_uart_0.v Line: 164
    Info (12023): Found entity 4: core_jtag_uart_0_scfifo_r File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_jtag_uart_0.v Line: 243
    Info (12023): Found entity 5: core_jtag_uart_0 File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_jtag_uart_0.v Line: 331
Info (12021): Found 4 design units, including 4 entities, in source file core/synthesis/submodules/core_altpll_0.v
    Info (12023): Found entity 1: core_altpll_0_dffpipe_l2c File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_altpll_0.v Line: 37
    Info (12023): Found entity 2: core_altpll_0_stdsync_sv6 File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_altpll_0.v Line: 98
    Info (12023): Found entity 3: core_altpll_0_altpll_eem2 File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_altpll_0.v Line: 130
    Info (12023): Found entity 4: core_altpll_0 File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_altpll_0.v Line: 225
Info (12021): Found 1 design units, including 1 entities, in source file de10_lite_golden_top.v
    Info (12023): Found entity 1: DE10_LITE_Golden_Top File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 29
Info (12127): Elaborating entity "DE10_LITE_Golden_Top" for the top level hierarchy
Warning (10034): Output port "DRAM_ADDR" at DE10_LITE_Golden_Top.v(46) has no driver File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 46
Warning (10034): Output port "DRAM_BA" at DE10_LITE_Golden_Top.v(47) has no driver File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 47
Warning (10034): Output port "HEX0" at DE10_LITE_Golden_Top.v(61) has no driver File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 61
Warning (10034): Output port "HEX1" at DE10_LITE_Golden_Top.v(64) has no driver File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 64
Warning (10034): Output port "HEX2" at DE10_LITE_Golden_Top.v(67) has no driver File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 67
Warning (10034): Output port "HEX3" at DE10_LITE_Golden_Top.v(70) has no driver File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 70
Warning (10034): Output port "HEX4" at DE10_LITE_Golden_Top.v(73) has no driver File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 73
Warning (10034): Output port "HEX5" at DE10_LITE_Golden_Top.v(76) has no driver File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 76
Warning (10034): Output port "VGA_B" at DE10_LITE_Golden_Top.v(96) has no driver File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 96
Warning (10034): Output port "VGA_G" at DE10_LITE_Golden_Top.v(97) has no driver File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 97
Warning (10034): Output port "VGA_R" at DE10_LITE_Golden_Top.v(99) has no driver File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 99
Warning (10034): Output port "DRAM_CAS_N" at DE10_LITE_Golden_Top.v(48) has no driver File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 48
Warning (10034): Output port "DRAM_CKE" at DE10_LITE_Golden_Top.v(49) has no driver File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 49
Warning (10034): Output port "DRAM_CLK" at DE10_LITE_Golden_Top.v(50) has no driver File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 50
Warning (10034): Output port "DRAM_CS_N" at DE10_LITE_Golden_Top.v(51) has no driver File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 51
Warning (10034): Output port "DRAM_LDQM" at DE10_LITE_Golden_Top.v(53) has no driver File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 53
Warning (10034): Output port "DRAM_RAS_N" at DE10_LITE_Golden_Top.v(54) has no driver File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 54
Warning (10034): Output port "DRAM_UDQM" at DE10_LITE_Golden_Top.v(55) has no driver File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 55
Warning (10034): Output port "DRAM_WE_N" at DE10_LITE_Golden_Top.v(56) has no driver File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 56
Warning (10034): Output port "VGA_HS" at DE10_LITE_Golden_Top.v(98) has no driver File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 98
Warning (10034): Output port "VGA_VS" at DE10_LITE_Golden_Top.v(100) has no driver File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 100
Warning (10034): Output port "GSENSOR_CS_N" at DE10_LITE_Golden_Top.v(105) has no driver File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 105
Warning (10034): Output port "GSENSOR_SCLK" at DE10_LITE_Golden_Top.v(107) has no driver File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 107
Info (12128): Elaborating entity "core" for hierarchy "core:u0" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 164
Info (12128): Elaborating entity "core_altpll_0" for hierarchy "core:u0|core_altpll_0:altpll_0" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/core.v Line: 132
Info (12128): Elaborating entity "core_altpll_0_stdsync_sv6" for hierarchy "core:u0|core_altpll_0:altpll_0|core_altpll_0_stdsync_sv6:stdsync2" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_altpll_0.v Line: 296
Info (12128): Elaborating entity "core_altpll_0_dffpipe_l2c" for hierarchy "core:u0|core_altpll_0:altpll_0|core_altpll_0_stdsync_sv6:stdsync2|core_altpll_0_dffpipe_l2c:dffpipe3" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_altpll_0.v Line: 116
Info (12128): Elaborating entity "core_altpll_0_altpll_eem2" for hierarchy "core:u0|core_altpll_0:altpll_0|core_altpll_0_altpll_eem2:sd1" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_altpll_0.v Line: 302
Info (12128): Elaborating entity "core_jtag_uart_0" for hierarchy "core:u0|core_jtag_uart_0:jtag_uart_0" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/core.v Line: 145
Info (12128): Elaborating entity "core_jtag_uart_0_scfifo_w" for hierarchy "core:u0|core_jtag_uart_0:jtag_uart_0|core_jtag_uart_0_scfifo_w:the_core_jtag_uart_0_scfifo_w" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_jtag_uart_0.v Line: 420
Info (12128): Elaborating entity "scfifo" for hierarchy "core:u0|core_jtag_uart_0:jtag_uart_0|core_jtag_uart_0_scfifo_w:the_core_jtag_uart_0_scfifo_w|scfifo:wfifo" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_jtag_uart_0.v Line: 139
Info (12130): Elaborated megafunction instantiation "core:u0|core_jtag_uart_0:jtag_uart_0|core_jtag_uart_0_scfifo_w:the_core_jtag_uart_0_scfifo_w|scfifo:wfifo" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_jtag_uart_0.v Line: 139
Info (12133): Instantiated megafunction "core:u0|core_jtag_uart_0:jtag_uart_0|core_jtag_uart_0_scfifo_w:the_core_jtag_uart_0_scfifo_w|scfifo:wfifo" with the following parameter: File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_jtag_uart_0.v Line: 139
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf
    Info (12023): Found entity 1: scfifo_9621 File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/db/scfifo_9621.tdf Line: 24
Info (12128): Elaborating entity "scfifo_9621" for hierarchy "core:u0|core_jtag_uart_0:jtag_uart_0|core_jtag_uart_0_scfifo_w:the_core_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf
    Info (12023): Found entity 1: a_dpfifo_bb01 File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/db/a_dpfifo_bb01.tdf Line: 28
Info (12128): Elaborating entity "a_dpfifo_bb01" for hierarchy "core:u0|core_jtag_uart_0:jtag_uart_0|core_jtag_uart_0_scfifo_w:the_core_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/db/scfifo_9621.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/db/a_fefifo_7cf.tdf Line: 24
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "core:u0|core_jtag_uart_0:jtag_uart_0|core_jtag_uart_0_scfifo_w:the_core_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/db/a_dpfifo_bb01.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_337.tdf
    Info (12023): Found entity 1: cntr_337 File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/db/cntr_337.tdf Line: 25
Info (12128): Elaborating entity "cntr_337" for hierarchy "core:u0|core_jtag_uart_0:jtag_uart_0|core_jtag_uart_0_scfifo_w:the_core_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/db/a_fefifo_7cf.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf
    Info (12023): Found entity 1: altsyncram_dtn1 File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/db/altsyncram_dtn1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_dtn1" for hierarchy "core:u0|core_jtag_uart_0:jtag_uart_0|core_jtag_uart_0_scfifo_w:the_core_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/db/a_dpfifo_bb01.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf
    Info (12023): Found entity 1: cntr_n2b File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/db/cntr_n2b.tdf Line: 25
Info (12128): Elaborating entity "cntr_n2b" for hierarchy "core:u0|core_jtag_uart_0:jtag_uart_0|core_jtag_uart_0_scfifo_w:the_core_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/db/a_dpfifo_bb01.tdf Line: 44
Info (12128): Elaborating entity "core_jtag_uart_0_scfifo_r" for hierarchy "core:u0|core_jtag_uart_0:jtag_uart_0|core_jtag_uart_0_scfifo_r:the_core_jtag_uart_0_scfifo_r" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_jtag_uart_0.v Line: 434
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "core:u0|core_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:core_jtag_uart_0_alt_jtag_atlantic" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_jtag_uart_0.v Line: 569
Info (12130): Elaborated megafunction instantiation "core:u0|core_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:core_jtag_uart_0_alt_jtag_atlantic" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_jtag_uart_0.v Line: 569
Info (12133): Instantiated megafunction "core:u0|core_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:core_jtag_uart_0_alt_jtag_atlantic" with the following parameter: File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_jtag_uart_0.v Line: 569
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "core:u0|core_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:core_jtag_uart_0_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 276
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "core:u0|core_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:core_jtag_uart_0_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "core_master_0" for hierarchy "core:u0|core_master_0:master_0" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/core.v Line: 163
Info (12128): Elaborating entity "altera_avalon_st_jtag_interface" for hierarchy "core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_master_0.v Line: 145
Info (12128): Elaborating entity "altera_jtag_sld_node" for hierarchy "core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_avalon_st_jtag_interface.v Line: 101
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_jtag_sld_node.v Line: 105
Info (12130): Elaborated megafunction instantiation "core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_jtag_sld_node.v Line: 105
Info (12133): Instantiated megafunction "core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" with the following parameter: File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_jtag_sld_node.v Line: 105
    Info (12134): Parameter "sld_mfg_id" = "110"
    Info (12134): Parameter "sld_type_id" = "132"
    Info (12134): Parameter "sld_version" = "1"
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "3"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12131): Elaborated megafunction instantiation "core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 414
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "altera_jtag_dc_streaming" for hierarchy "core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_avalon_st_jtag_interface.v Line: 143
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_jtag_dc_streaming.v Line: 197
Info (12130): Elaborated megafunction instantiation "core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_jtag_dc_streaming.v Line: 197
Info (12133): Instantiated megafunction "core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" with the following parameter: File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_jtag_dc_streaming.v Line: 197
    Info (12134): Parameter "depth" = "3"
Info (12128): Elaborating entity "altera_jtag_streaming" for hierarchy "core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_jtag_dc_streaming.v Line: 226
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_jtag_streaming.v Line: 231
Info (12130): Elaborated megafunction instantiation "core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_jtag_streaming.v Line: 231
Info (12133): Instantiated megafunction "core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" with the following parameter: File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_jtag_streaming.v Line: 231
    Info (12134): Parameter "depth" = "8"
Info (12128): Elaborating entity "altera_avalon_st_idle_remover" for hierarchy "core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_jtag_streaming.v Line: 547
Info (12128): Elaborating entity "altera_avalon_st_idle_inserter" for hierarchy "core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_jtag_streaming.v Line: 564
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_jtag_dc_streaming.v Line: 246
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 105
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 112
Info (12128): Elaborating entity "altera_avalon_st_pipeline_base" for hierarchy "core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 129
Info (12128): Elaborating entity "altera_jtag_src_crosser" for hierarchy "core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_jtag_dc_streaming.v Line: 259
Info (12128): Elaborating entity "altera_jtag_control_signal_crosser" for hierarchy "core:u0|core_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_jtag_dc_streaming.v Line: 110
Info (12128): Elaborating entity "core_master_0_timing_adt" for hierarchy "core:u0|core_master_0:master_0|core_master_0_timing_adt:timing_adt" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_master_0.v Line: 155
Warning (10036): Verilog HDL or VHDL warning at core_master_0_timing_adt.sv(82): object "in_ready" assigned a value but never read File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_master_0_timing_adt.sv Line: 82
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "core:u0|core_master_0:master_0|altera_avalon_sc_fifo:fifo" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_master_0.v Line: 196
Info (12128): Elaborating entity "altera_avalon_st_bytes_to_packets" for hierarchy "core:u0|core_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_master_0.v Line: 213
Info (12128): Elaborating entity "altera_avalon_st_packets_to_bytes" for hierarchy "core:u0|core_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_master_0.v Line: 230
Info (12128): Elaborating entity "altera_avalon_packets_to_master" for hierarchy "core:u0|core_master_0:master_0|altera_avalon_packets_to_master:transacto" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_master_0.v Line: 257
Info (12128): Elaborating entity "packets_to_master" for hierarchy "core:u0|core_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_avalon_packets_to_master.v Line: 137
Info (12128): Elaborating entity "core_master_0_b2p_adapter" for hierarchy "core:u0|core_master_0:master_0|core_master_0_b2p_adapter:b2p_adapter" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_master_0.v Line: 273
Warning (10036): Verilog HDL or VHDL warning at core_master_0_b2p_adapter.sv(78): object "out_channel" assigned a value but never read File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_master_0_b2p_adapter.sv Line: 78
Warning (10230): Verilog HDL assignment warning at core_master_0_b2p_adapter.sv(90): truncated value with size 8 to match size of target (1) File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_master_0_b2p_adapter.sv Line: 90
Info (12128): Elaborating entity "core_master_0_p2b_adapter" for hierarchy "core:u0|core_master_0:master_0|core_master_0_p2b_adapter:p2b_adapter" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_master_0.v Line: 289
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "core:u0|core_master_0:master_0|altera_reset_controller:rst_controller" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_master_0.v Line: 352
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "core:u0|core_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "core:u0|core_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "altera_avalon_mm_clock_crossing_bridge" for hierarchy "core:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/core.v Line: 199
Info (12128): Elaborating entity "altera_avalon_dc_fifo" for hierarchy "core:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v Line: 149
Info (12128): Elaborating entity "altera_dcfifo_synchronizer_bundle" for hierarchy "core:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_avalon_dc_fifo.v Line: 373
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "core:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v Line: 33
Info (12128): Elaborating entity "altera_avalon_dc_fifo" for hierarchy "core:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v Line: 282
Info (12128): Elaborating entity "altera_dcfifo_synchronizer_bundle" for hierarchy "core:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_avalon_dc_fifo.v Line: 373
Info (12128): Elaborating entity "core_modular_adc_0" for hierarchy "core:u0|core_modular_adc_0:modular_adc_0" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/core.v Line: 219
Info (12128): Elaborating entity "altera_modular_adc_control" for hierarchy "core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_modular_adc_0.v Line: 104
Info (12128): Elaborating entity "altera_modular_adc_control_fsm" for hierarchy "core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_modular_adc_control.v Line: 108
Warning (10036): Verilog HDL or VHDL warning at altera_modular_adc_control_fsm.v(70): object "sync_ctrl_state_nxt" assigned a value but never read File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_modular_adc_control_fsm.v Line: 70
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_modular_adc_control_fsm.v Line: 156
Info (12130): Elaborated megafunction instantiation "core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_modular_adc_control_fsm.v Line: 156
Info (12133): Instantiated megafunction "core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer" with the following parameter: File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_modular_adc_control_fsm.v Line: 156
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "altera_modular_adc_control_avrg_fifo" for hierarchy "core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_modular_adc_control_fsm.v Line: 955
Info (12128): Elaborating entity "scfifo" for hierarchy "core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v Line: 91
Info (12130): Elaborated megafunction instantiation "core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v Line: 91
Info (12133): Instantiated megafunction "core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component" with the following parameter: File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v Line: 91
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M9K"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "12"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_ds61.tdf
    Info (12023): Found entity 1: scfifo_ds61 File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/db/scfifo_ds61.tdf Line: 24
Info (12128): Elaborating entity "scfifo_ds61" for hierarchy "core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_3o41.tdf
    Info (12023): Found entity 1: a_dpfifo_3o41 File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/db/a_dpfifo_3o41.tdf Line: 28
Info (12128): Elaborating entity "a_dpfifo_3o41" for hierarchy "core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/db/scfifo_ds61.tdf Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_c6e.tdf
    Info (12023): Found entity 1: a_fefifo_c6e File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/db/a_fefifo_c6e.tdf Line: 24
Info (12128): Elaborating entity "a_fefifo_c6e" for hierarchy "core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/db/a_dpfifo_3o41.tdf Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rqn1.tdf
    Info (12023): Found entity 1: altsyncram_rqn1 File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/db/altsyncram_rqn1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_rqn1" for hierarchy "core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/db/a_dpfifo_3o41.tdf Line: 41
Info (12128): Elaborating entity "fiftyfivenm_adcblock_top_wrapper" for hierarchy "core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_modular_adc_control.v Line: 152
Info (12128): Elaborating entity "chsel_code_converter_sw_to_hw" for hierarchy "core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|chsel_code_converter_sw_to_hw:decoder" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v Line: 173
Info (12128): Elaborating entity "fiftyfivenm_adcblock_primitive_wrapper" for hierarchy "core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v Line: 191
Info (12128): Elaborating entity "altera_modular_adc_sequencer" for hierarchy "core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_sequencer:sequencer_internal" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_modular_adc_0.v Line: 255
Info (12128): Elaborating entity "altera_modular_adc_sequencer_csr" for hierarchy "core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_csr:u_seq_csr" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_modular_adc_sequencer.v Line: 214
Info (12128): Elaborating entity "altera_modular_adc_sequencer_ctrl" for hierarchy "core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_ctrl:u_seq_ctrl" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_modular_adc_sequencer.v Line: 304
Info (12128): Elaborating entity "altera_modular_adc_sample_store" for hierarchy "core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_modular_adc_0.v Line: 274
Info (12128): Elaborating entity "altera_modular_adc_sample_store_ram" for hierarchy "core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_modular_adc_sample_store.v Line: 175
Info (12128): Elaborating entity "altsyncram" for hierarchy "core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_modular_adc_sample_store_ram.v Line: 107
Info (12130): Elaborated megafunction instantiation "core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_modular_adc_sample_store_ram.v Line: 107
Info (12133): Instantiated megafunction "core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_modular_adc_sample_store_ram.v Line: 107
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "64"
    Info (12134): Parameter "numwords_b" = "64"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "widthad_b" = "6"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_v5s1.tdf
    Info (12023): Found entity 1: altsyncram_v5s1 File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/db/altsyncram_v5s1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_v5s1" for hierarchy "core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_sample_store:sample_store_internal|altera_modular_adc_sample_store_ram:u_ss_ram|altsyncram:altsyncram_component|altsyncram_v5s1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "core_nios" for hierarchy "core:u0|core_nios:nios" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/core.v Line: 250
Info (12128): Elaborating entity "core_nios_cpu" for hierarchy "core:u0|core_nios:nios|core_nios_cpu:cpu" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios.v Line: 69
Info (12128): Elaborating entity "core_nios_cpu_test_bench" for hierarchy "core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_test_bench:the_core_nios_cpu_test_bench" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios_cpu.v Line: 6037
Info (12128): Elaborating entity "core_nios_cpu_ic_data_module" for hierarchy "core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_ic_data_module:core_nios_cpu_ic_data" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios_cpu.v Line: 7039
Info (12128): Elaborating entity "altsyncram" for hierarchy "core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_ic_data_module:core_nios_cpu_ic_data|altsyncram:the_altsyncram" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios_cpu.v Line: 61
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_koc1.tdf
    Info (12023): Found entity 1: altsyncram_koc1 File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/db/altsyncram_koc1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_koc1" for hierarchy "core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_ic_data_module:core_nios_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_koc1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "core_nios_cpu_ic_tag_module" for hierarchy "core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_ic_tag_module:core_nios_cpu_ic_tag" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios_cpu.v Line: 7105
Info (12128): Elaborating entity "altsyncram" for hierarchy "core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_ic_tag_module:core_nios_cpu_ic_tag|altsyncram:the_altsyncram" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios_cpu.v Line: 129
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5ic1.tdf
    Info (12023): Found entity 1: altsyncram_5ic1 File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/db/altsyncram_5ic1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_5ic1" for hierarchy "core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_ic_tag_module:core_nios_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_5ic1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "core_nios_cpu_bht_module" for hierarchy "core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_bht_module:core_nios_cpu_bht" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios_cpu.v Line: 7303
Info (12128): Elaborating entity "altsyncram" for hierarchy "core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_bht_module:core_nios_cpu_bht|altsyncram:the_altsyncram" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios_cpu.v Line: 198
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vhc1.tdf
    Info (12023): Found entity 1: altsyncram_vhc1 File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/db/altsyncram_vhc1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_vhc1" for hierarchy "core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_bht_module:core_nios_cpu_bht|altsyncram:the_altsyncram|altsyncram_vhc1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "core_nios_cpu_register_bank_a_module" for hierarchy "core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_register_bank_a_module:core_nios_cpu_register_bank_a" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios_cpu.v Line: 8260
Info (12128): Elaborating entity "altsyncram" for hierarchy "core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_register_bank_a_module:core_nios_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios_cpu.v Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5tb1.tdf
    Info (12023): Found entity 1: altsyncram_5tb1 File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/db/altsyncram_5tb1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_5tb1" for hierarchy "core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_register_bank_a_module:core_nios_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_5tb1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "core_nios_cpu_register_bank_b_module" for hierarchy "core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_register_bank_b_module:core_nios_cpu_register_bank_b" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios_cpu.v Line: 8278
Info (12128): Elaborating entity "core_nios_cpu_mult_cell" for hierarchy "core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_mult_cell:the_core_nios_cpu_mult_cell" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios_cpu.v Line: 8863
Info (12128): Elaborating entity "altera_mult_add" for hierarchy "core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_mult_cell:the_core_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_p1" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios_cpu_mult_cell.v Line: 63
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_mult_add_bbo2.v
    Info (12023): Found entity 1: altera_mult_add_bbo2 File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/db/altera_mult_add_bbo2.v Line: 28
Info (12128): Elaborating entity "altera_mult_add_bbo2" for hierarchy "core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_mult_cell:the_core_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf Line: 454
Info (12128): Elaborating entity "altera_mult_add_rtl" for hierarchy "core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_mult_cell:the_core_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/db/altera_mult_add_bbo2.v Line: 116
Info (12128): Elaborating entity "ama_register_function" for hierarchy "core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_mult_cell:the_core_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signa_reg_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 907
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_mult_cell:the_core_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1023
Info (12128): Elaborating entity "ama_register_function" for hierarchy "core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_mult_cell:the_core_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_mult_cell:the_core_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_mult_cell:the_core_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1113
Info (12128): Elaborating entity "ama_register_function" for hierarchy "core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_mult_cell:the_core_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_mult_cell:the_core_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data0_signed_extension_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12128): Elaborating entity "ama_preadder_function" for hierarchy "core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_mult_cell:the_core_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1265
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_mult_cell:the_core_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3264
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_mult_cell:the_core_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_mult_cell:the_core_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12128): Elaborating entity "ama_multiplier_function" for hierarchy "core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_mult_cell:the_core_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1309
Info (12128): Elaborating entity "ama_register_function" for hierarchy "core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_mult_cell:the_core_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3060
Info (12128): Elaborating entity "ama_register_function" for hierarchy "core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_mult_cell:the_core_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_1" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3074
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_mult_cell:the_core_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1350
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_mult_cell:the_core_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_mult_cell:the_core_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12128): Elaborating entity "ama_register_function" for hierarchy "core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_mult_cell:the_core_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1490
Info (12128): Elaborating entity "core_nios_cpu_dc_tag_module" for hierarchy "core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_dc_tag_module:core_nios_cpu_dc_tag" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios_cpu.v Line: 9285
Info (12128): Elaborating entity "altsyncram" for hierarchy "core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_dc_tag_module:core_nios_cpu_dc_tag|altsyncram:the_altsyncram" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios_cpu.v Line: 396
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_htb1.tdf
    Info (12023): Found entity 1: altsyncram_htb1 File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/db/altsyncram_htb1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_htb1" for hierarchy "core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_dc_tag_module:core_nios_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_htb1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "core_nios_cpu_dc_data_module" for hierarchy "core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_dc_data_module:core_nios_cpu_dc_data" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios_cpu.v Line: 9351
Info (12128): Elaborating entity "altsyncram" for hierarchy "core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_dc_data_module:core_nios_cpu_dc_data|altsyncram:the_altsyncram" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios_cpu.v Line: 465
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_aoe1.tdf
    Info (12023): Found entity 1: altsyncram_aoe1 File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/db/altsyncram_aoe1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_aoe1" for hierarchy "core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_dc_data_module:core_nios_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_aoe1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "core_nios_cpu_dc_victim_module" for hierarchy "core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_dc_victim_module:core_nios_cpu_dc_victim" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios_cpu.v Line: 9463
Info (12128): Elaborating entity "altsyncram" for hierarchy "core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_dc_victim_module:core_nios_cpu_dc_victim|altsyncram:the_altsyncram" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios_cpu.v Line: 534
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hec1.tdf
    Info (12023): Found entity 1: altsyncram_hec1 File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/db/altsyncram_hec1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_hec1" for hierarchy "core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_dc_victim_module:core_nios_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_hec1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "core_nios_cpu_nios2_oci" for hierarchy "core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios_cpu.v Line: 10242
Info (12128): Elaborating entity "core_nios_cpu_nios2_oci_debug" for hierarchy "core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci|core_nios_cpu_nios2_oci_debug:the_core_nios_cpu_nios2_oci_debug" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios_cpu.v Line: 3152
Info (12128): Elaborating entity "core_nios_cpu_nios2_oci_break" for hierarchy "core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci|core_nios_cpu_nios2_oci_break:the_core_nios_cpu_nios2_oci_break" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios_cpu.v Line: 3184
Info (12128): Elaborating entity "core_nios_cpu_nios2_oci_xbrk" for hierarchy "core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci|core_nios_cpu_nios2_oci_xbrk:the_core_nios_cpu_nios2_oci_xbrk" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios_cpu.v Line: 3209
Info (12128): Elaborating entity "core_nios_cpu_nios2_oci_dbrk" for hierarchy "core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci|core_nios_cpu_nios2_oci_dbrk:the_core_nios_cpu_nios2_oci_dbrk" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios_cpu.v Line: 3236
Info (12128): Elaborating entity "core_nios_cpu_nios2_oci_itrace" for hierarchy "core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci|core_nios_cpu_nios2_oci_itrace:the_core_nios_cpu_nios2_oci_itrace" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios_cpu.v Line: 3274
Info (12128): Elaborating entity "core_nios_cpu_nios2_oci_dtrace" for hierarchy "core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci|core_nios_cpu_nios2_oci_dtrace:the_core_nios_cpu_nios2_oci_dtrace" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios_cpu.v Line: 3289
Info (12128): Elaborating entity "core_nios_cpu_nios2_oci_td_mode" for hierarchy "core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci|core_nios_cpu_nios2_oci_dtrace:the_core_nios_cpu_nios2_oci_dtrace|core_nios_cpu_nios2_oci_td_mode:core_nios_cpu_nios2_oci_trc_ctrl_td_mode" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios_cpu.v Line: 1804
Info (12128): Elaborating entity "core_nios_cpu_nios2_oci_fifo" for hierarchy "core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci|core_nios_cpu_nios2_oci_fifo:the_core_nios_cpu_nios2_oci_fifo" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios_cpu.v Line: 3304
Info (12128): Elaborating entity "core_nios_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci|core_nios_cpu_nios2_oci_fifo:the_core_nios_cpu_nios2_oci_fifo|core_nios_cpu_nios2_oci_compute_input_tm_cnt:the_core_nios_cpu_nios2_oci_compute_input_tm_cnt" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios_cpu.v Line: 2117
Info (12128): Elaborating entity "core_nios_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci|core_nios_cpu_nios2_oci_fifo:the_core_nios_cpu_nios2_oci_fifo|core_nios_cpu_nios2_oci_fifo_wrptr_inc:the_core_nios_cpu_nios2_oci_fifo_wrptr_inc" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios_cpu.v Line: 2126
Info (12128): Elaborating entity "core_nios_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci|core_nios_cpu_nios2_oci_fifo:the_core_nios_cpu_nios2_oci_fifo|core_nios_cpu_nios2_oci_fifo_cnt_inc:the_core_nios_cpu_nios2_oci_fifo_cnt_inc" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios_cpu.v Line: 2135
Info (12128): Elaborating entity "core_nios_cpu_nios2_oci_pib" for hierarchy "core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci|core_nios_cpu_nios2_oci_pib:the_core_nios_cpu_nios2_oci_pib" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios_cpu.v Line: 3309
Info (12128): Elaborating entity "core_nios_cpu_nios2_oci_im" for hierarchy "core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci|core_nios_cpu_nios2_oci_im:the_core_nios_cpu_nios2_oci_im" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios_cpu.v Line: 3323
Info (12128): Elaborating entity "core_nios_cpu_nios2_avalon_reg" for hierarchy "core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci|core_nios_cpu_nios2_avalon_reg:the_core_nios_cpu_nios2_avalon_reg" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios_cpu.v Line: 3342
Info (12128): Elaborating entity "core_nios_cpu_nios2_ocimem" for hierarchy "core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci|core_nios_cpu_nios2_ocimem:the_core_nios_cpu_nios2_ocimem" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios_cpu.v Line: 3362
Info (12128): Elaborating entity "core_nios_cpu_ociram_sp_ram_module" for hierarchy "core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci|core_nios_cpu_nios2_ocimem:the_core_nios_cpu_nios2_ocimem|core_nios_cpu_ociram_sp_ram_module:core_nios_cpu_ociram_sp_ram" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios_cpu.v Line: 2903
Info (12128): Elaborating entity "altsyncram" for hierarchy "core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci|core_nios_cpu_nios2_ocimem:the_core_nios_cpu_nios2_ocimem|core_nios_cpu_ociram_sp_ram_module:core_nios_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios_cpu.v Line: 2727
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf
    Info (12023): Found entity 1: altsyncram_0n61 File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/db/altsyncram_0n61.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_0n61" for hierarchy "core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci|core_nios_cpu_nios2_ocimem:the_core_nios_cpu_nios2_ocimem|core_nios_cpu_ociram_sp_ram_module:core_nios_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "core_nios_cpu_debug_slave_wrapper" for hierarchy "core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci|core_nios_cpu_debug_slave_wrapper:the_core_nios_cpu_debug_slave_wrapper" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios_cpu.v Line: 3464
Info (12128): Elaborating entity "core_nios_cpu_debug_slave_tck" for hierarchy "core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci|core_nios_cpu_debug_slave_wrapper:the_core_nios_cpu_debug_slave_wrapper|core_nios_cpu_debug_slave_tck:the_core_nios_cpu_debug_slave_tck" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios_cpu_debug_slave_wrapper.v Line: 157
Info (12128): Elaborating entity "core_nios_cpu_debug_slave_sysclk" for hierarchy "core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci|core_nios_cpu_debug_slave_wrapper:the_core_nios_cpu_debug_slave_wrapper|core_nios_cpu_debug_slave_sysclk:the_core_nios_cpu_debug_slave_sysclk" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios_cpu_debug_slave_wrapper.v Line: 177
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci|core_nios_cpu_debug_slave_wrapper:the_core_nios_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:core_nios_cpu_debug_slave_phy" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios_cpu_debug_slave_wrapper.v Line: 207
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci|core_nios_cpu_debug_slave_wrapper:the_core_nios_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:core_nios_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci|core_nios_cpu_debug_slave_wrapper:the_core_nios_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:core_nios_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 414
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_nios2_oci:the_core_nios_cpu_nios2_oci|core_nios_cpu_debug_slave_wrapper:the_core_nios_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:core_nios_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "altera_onchip_flash" for hierarchy "core:u0|altera_onchip_flash:onchip_flash_0" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/core.v Line: 315
Info (12128): Elaborating entity "altera_onchip_flash_avmm_csr_controller" for hierarchy "core:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_onchip_flash.v Line: 203
Info (12128): Elaborating entity "altera_onchip_flash_avmm_data_controller" for hierarchy "core:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_onchip_flash.v Line: 282
Warning (10036): Verilog HDL or VHDL warning at altera_onchip_flash_avmm_data_controller.v(220): object "read_count" assigned a value but never read File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v Line: 220
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "core:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_std_synchronizer:stdsync_busy" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v Line: 571
Info (12130): Elaborated megafunction instantiation "core:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_std_synchronizer:stdsync_busy" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v Line: 571
Info (12133): Instantiated megafunction "core:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_std_synchronizer:stdsync_busy" with the following parameter: File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v Line: 571
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "lpm_shiftreg" for hierarchy "core:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|lpm_shiftreg:ufm_data_shiftreg" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v Line: 1174
Info (12130): Elaborated megafunction instantiation "core:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|lpm_shiftreg:ufm_data_shiftreg" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v Line: 1174
Info (12133): Instantiated megafunction "core:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|lpm_shiftreg:ufm_data_shiftreg" with the following parameter: File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v Line: 1174
    Info (12134): Parameter "lpm_type" = "LPM_SHIFTREG"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_direction" = "LEFT"
Info (12128): Elaborating entity "altera_onchip_flash_address_range_check" for hierarchy "core:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_onchip_flash_address_range_check:address_range_checker" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v Line: 1184
Info (12128): Elaborating entity "altera_onchip_flash_convert_address" for hierarchy "core:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_onchip_flash_convert_address:address_convertor" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v Line: 1195
Info (12128): Elaborating entity "altera_onchip_flash_a_address_write_protection_check" for hierarchy "core:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_onchip_flash_a_address_write_protection_check:access_address_write_protection_checker" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v Line: 1237
Info (12128): Elaborating entity "altera_onchip_flash_s_address_write_protection_check" for hierarchy "core:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_onchip_flash_s_address_write_protection_check:sector_address_write_protection_checker" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v Line: 1247
Info (12128): Elaborating entity "altera_onchip_flash_convert_sector" for hierarchy "core:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_onchip_flash_convert_sector:sector_convertor" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v Line: 1258
Info (12128): Elaborating entity "altera_onchip_flash_block" for hierarchy "core:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_onchip_flash.v Line: 327
Info (12128): Elaborating entity "core_onchip_memory2_0" for hierarchy "core:u0|core_onchip_memory2_0:onchip_memory2_0" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/core.v Line: 329
Info (12128): Elaborating entity "altsyncram" for hierarchy "core:u0|core_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_onchip_memory2_0.v Line: 69
Info (12130): Elaborated megafunction instantiation "core:u0|core_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_onchip_memory2_0.v Line: 69
Info (12133): Instantiated megafunction "core:u0|core_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_onchip_memory2_0.v Line: 69
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "core_onchip_memory2_0.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "4096"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "12"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_v5g1.tdf
    Info (12023): Found entity 1: altsyncram_v5g1 File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/db/altsyncram_v5g1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_v5g1" for hierarchy "core:u0|core_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_v5g1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "core_pio_0" for hierarchy "core:u0|core_pio_0:pio_0" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/core.v Line: 340
Info (12128): Elaborating entity "core_slide_pio" for hierarchy "core:u0|core_slide_pio:slide_pio" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/core.v Line: 352
Info (12128): Elaborating entity "core_sysid_qsys_0" for hierarchy "core:u0|core_sysid_qsys_0:sysid_qsys_0" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/core.v Line: 359
Info (12128): Elaborating entity "core_timer_0" for hierarchy "core:u0|core_timer_0:timer_0" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/core.v Line: 370
Info (12128): Elaborating entity "core_mm_interconnect_0" for hierarchy "core:u0|core_mm_interconnect_0:mm_interconnect_0" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/core.v Line: 455
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_data_master_translator" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0.v Line: 1001
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios_instruction_master_translator" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0.v Line: 1061
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0.v Line: 1125
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0.v Line: 1189
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_flash_0_data_translator" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0.v Line: 1317
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios_debug_mem_slave_translator" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0.v Line: 1381
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0.v Line: 1445
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:slide_pio_s1_translator" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0.v Line: 1509
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0.v Line: 1573
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:modular_adc_0_sample_store_csr_translator" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0.v Line: 1701
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:modular_adc_0_sequencer_csr_translator" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0.v Line: 1765
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios_data_master_agent" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0.v Line: 1846
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios_instruction_master_agent" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0.v Line: 1927
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0.v Line: 2011
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0.v Line: 2052
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0.v Line: 2093
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_flash_0_data_agent" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0.v Line: 2468
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rsp_fifo" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0.v Line: 3382
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rdata_fifo" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0.v Line: 3423
Info (12128): Elaborating entity "core_mm_interconnect_0_router" for hierarchy "core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_router:router" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0.v Line: 3605
Info (12128): Elaborating entity "core_mm_interconnect_0_router_default_decode" for hierarchy "core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_router:router|core_mm_interconnect_0_router_default_decode:the_default_decode" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0_router.sv Line: 194
Info (12128): Elaborating entity "core_mm_interconnect_0_router_001" for hierarchy "core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_router_001:router_001" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0.v Line: 3621
Info (12128): Elaborating entity "core_mm_interconnect_0_router_001_default_decode" for hierarchy "core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_router_001:router_001|core_mm_interconnect_0_router_001_default_decode:the_default_decode" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0_router_001.sv Line: 181
Info (12128): Elaborating entity "core_mm_interconnect_0_router_002" for hierarchy "core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_router_002:router_002" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0.v Line: 3637
Info (12128): Elaborating entity "core_mm_interconnect_0_router_002_default_decode" for hierarchy "core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_router_002:router_002|core_mm_interconnect_0_router_002_default_decode:the_default_decode" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0_router_002.sv Line: 173
Info (12128): Elaborating entity "core_mm_interconnect_0_router_005" for hierarchy "core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_router_005:router_005" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0.v Line: 3685
Info (12128): Elaborating entity "core_mm_interconnect_0_router_005_default_decode" for hierarchy "core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_router_005:router_005|core_mm_interconnect_0_router_005_default_decode:the_default_decode" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0_router_005.sv Line: 178
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios_data_master_limiter" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0.v Line: 3847
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios_instruction_master_limiter" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0.v Line: 3897
Info (12128): Elaborating entity "core_mm_interconnect_0_cmd_demux" for hierarchy "core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_cmd_demux:cmd_demux" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0.v Line: 3974
Info (12128): Elaborating entity "core_mm_interconnect_0_cmd_demux_001" for hierarchy "core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0.v Line: 4003
Info (12128): Elaborating entity "core_mm_interconnect_0_cmd_mux" for hierarchy "core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_cmd_mux:cmd_mux" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0.v Line: 4020
Info (12128): Elaborating entity "core_mm_interconnect_0_cmd_mux_003" for hierarchy "core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_cmd_mux_003:cmd_mux_003" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0.v Line: 4077
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0_cmd_mux_003.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "core_mm_interconnect_0_rsp_demux" for hierarchy "core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_rsp_demux:rsp_demux" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0.v Line: 4225
Info (12128): Elaborating entity "core_mm_interconnect_0_rsp_demux_002" for hierarchy "core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_rsp_demux_002:rsp_demux_002" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0.v Line: 4259
Info (12128): Elaborating entity "core_mm_interconnect_0_rsp_demux_003" for hierarchy "core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_rsp_demux_003:rsp_demux_003" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0.v Line: 4282
Info (12128): Elaborating entity "core_mm_interconnect_0_rsp_demux_006" for hierarchy "core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_rsp_demux_006:rsp_demux_006" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0.v Line: 4345
Info (12128): Elaborating entity "core_mm_interconnect_0_rsp_mux" for hierarchy "core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_rsp_mux:rsp_mux" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0.v Line: 4490
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0_rsp_mux.sv Line: 454
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "core_mm_interconnect_0_rsp_mux_001" for hierarchy "core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0.v Line: 4519
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0_rsp_mux_001.sv Line: 326
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "altera_avalon_st_handshake_clock_crosser" for hierarchy "core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0.v Line: 4553
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "core:u0|core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 149
Info (12128): Elaborating entity "core_mm_interconnect_0_avalon_st_adapter" for hierarchy "core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0.v Line: 5024
Info (12128): Elaborating entity "core_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "core:u0|core_mm_interconnect_0:mm_interconnect_0|core_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|core_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "core_irq_mapper" for hierarchy "core:u0|core_irq_mapper:irq_mapper" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/core.v Line: 463
Info (12128): Elaborating entity "altera_irq_clock_crosser" for hierarchy "core:u0|altera_irq_clock_crosser:irq_synchronizer" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/core.v Line: 474
Info (12128): Elaborating entity "altera_std_synchronizer_bundle" for hierarchy "core:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_irq_clock_crosser.sv Line: 45
Info (12130): Elaborated megafunction instantiation "core:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_irq_clock_crosser.sv Line: 45
Info (12133): Instantiated megafunction "core:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync" with the following parameter: File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_irq_clock_crosser.sv Line: 45
    Info (12134): Parameter "depth" = "3"
    Info (12134): Parameter "width" = "1"
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "core:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v Line: 41
Info (12131): Elaborated megafunction instantiation "core:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u", which is child of megafunction instantiation "core:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v Line: 41
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "core:u0|altera_reset_controller:rst_controller" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/core.v Line: 548
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "core:u0|altera_reset_controller:rst_controller_002" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/core.v Line: 674
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "core:u0|altera_reset_controller:rst_controller_004" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/core.v Line: 800
Warning (12020): Port "jdo" on the entity instantiation of "the_core_nios_cpu_nios2_oci_itrace" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored. File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios_cpu.v Line: 3274
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2021.03.09.16:27:57 Progress: Loading sldc974bc88/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldc974bc88/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/db/ip/sldc974bc88/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 222
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[0]" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/db/altsyncram_rqn1.tdf Line: 39
        Warning (14320): Synthesized away node "core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[1]" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/db/altsyncram_rqn1.tdf Line: 69
        Warning (14320): Synthesized away node "core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[2]" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/db/altsyncram_rqn1.tdf Line: 99
        Warning (14320): Synthesized away node "core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[3]" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/db/altsyncram_rqn1.tdf Line: 129
        Warning (14320): Synthesized away node "core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[4]" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/db/altsyncram_rqn1.tdf Line: 159
        Warning (14320): Synthesized away node "core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[5]" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/db/altsyncram_rqn1.tdf Line: 189
        Warning (14320): Synthesized away node "core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[6]" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/db/altsyncram_rqn1.tdf Line: 219
        Warning (14320): Synthesized away node "core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[7]" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/db/altsyncram_rqn1.tdf Line: 249
        Warning (14320): Synthesized away node "core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[8]" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/db/altsyncram_rqn1.tdf Line: 279
        Warning (14320): Synthesized away node "core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[9]" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/db/altsyncram_rqn1.tdf Line: 309
        Warning (14320): Synthesized away node "core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[10]" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/db/altsyncram_rqn1.tdf Line: 339
        Warning (14320): Synthesized away node "core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[11]" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/db/altsyncram_rqn1.tdf Line: 369
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[0]" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/db/altsyncram_rqn1.tdf Line: 39
        Warning (14320): Synthesized away node "core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[1]" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/db/altsyncram_rqn1.tdf Line: 69
        Warning (14320): Synthesized away node "core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[2]" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/db/altsyncram_rqn1.tdf Line: 99
        Warning (14320): Synthesized away node "core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[3]" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/db/altsyncram_rqn1.tdf Line: 129
        Warning (14320): Synthesized away node "core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[4]" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/db/altsyncram_rqn1.tdf Line: 159
        Warning (14320): Synthesized away node "core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[5]" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/db/altsyncram_rqn1.tdf Line: 189
        Warning (14320): Synthesized away node "core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[6]" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/db/altsyncram_rqn1.tdf Line: 219
        Warning (14320): Synthesized away node "core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[7]" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/db/altsyncram_rqn1.tdf Line: 249
        Warning (14320): Synthesized away node "core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[8]" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/db/altsyncram_rqn1.tdf Line: 279
        Warning (14320): Synthesized away node "core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[9]" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/db/altsyncram_rqn1.tdf Line: 309
        Warning (14320): Synthesized away node "core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[10]" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/db/altsyncram_rqn1.tdf Line: 339
        Warning (14320): Synthesized away node "core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[11]" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/db/altsyncram_rqn1.tdf Line: 369
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "core:u0|core_master_0:master_0|altera_avalon_sc_fifo:fifo|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (278001): Inferred 3 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_mult_cell:the_core_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_mult_cell:the_core_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_mult_cell:the_core_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
Info (12130): Elaborated megafunction instantiation "core:u0|core_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "core:u0|core_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "64"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "6"
    Info (12134): Parameter "NUMWORDS_B" = "64"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_m4g1.tdf
    Info (12023): Found entity 1: altsyncram_m4g1 File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/db/altsyncram_m4g1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_mult_cell:the_core_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
Info (12133): Instantiated megafunction "core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_mult_cell:the_core_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0" with the following parameter: File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
    Info (12134): Parameter "LPM_WIDTHA" = "17"
    Info (12134): Parameter "LPM_WIDTHB" = "17"
    Info (12134): Parameter "LPM_WIDTHP" = "34"
    Info (12134): Parameter "LPM_WIDTHR" = "34"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_9401.tdf
    Info (12023): Found entity 1: mult_9401 File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/db/mult_9401.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_mult_cell:the_core_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
Info (12133): Instantiated megafunction "core:u0|core_nios:nios|core_nios_cpu:cpu|core_nios_cpu_mult_cell:the_core_nios_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0" with the following parameter: File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "32"
    Info (12134): Parameter "LPM_WIDTHR" = "32"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_9b01.tdf
    Info (12023): Found entity 1: mult_9b01 File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/db/mult_9b01.tdf Line: 28
Warning (12188): Intel FPGA IP Evaluation Mode feature is turned on for the following cores
    Warning (12190): "Nios II Processor (6AF7_00A2)" will use the Intel FPGA IP Evaluation Mode feature
Warning (265072): Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature
    Warning (265073): Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor
        Warning (265074): The reset input will be asserted when the evaluation time expires
Warning (265069): Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed
Info (265071): Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation
Warning (12241): 7 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "ARDUINO_RESET_N" has no driver File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 115
    Warning (13040): bidirectional pin "DRAM_DQ[0]" has no driver File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 52
    Warning (13040): bidirectional pin "DRAM_DQ[1]" has no driver File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 52
    Warning (13040): bidirectional pin "DRAM_DQ[2]" has no driver File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 52
    Warning (13040): bidirectional pin "DRAM_DQ[3]" has no driver File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 52
    Warning (13040): bidirectional pin "DRAM_DQ[4]" has no driver File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 52
    Warning (13040): bidirectional pin "DRAM_DQ[5]" has no driver File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 52
    Warning (13040): bidirectional pin "DRAM_DQ[6]" has no driver File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 52
    Warning (13040): bidirectional pin "DRAM_DQ[7]" has no driver File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 52
    Warning (13040): bidirectional pin "DRAM_DQ[8]" has no driver File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 52
    Warning (13040): bidirectional pin "DRAM_DQ[9]" has no driver File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 52
    Warning (13040): bidirectional pin "DRAM_DQ[10]" has no driver File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 52
    Warning (13040): bidirectional pin "DRAM_DQ[11]" has no driver File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 52
    Warning (13040): bidirectional pin "DRAM_DQ[12]" has no driver File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 52
    Warning (13040): bidirectional pin "DRAM_DQ[13]" has no driver File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 52
    Warning (13040): bidirectional pin "DRAM_DQ[14]" has no driver File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 52
    Warning (13040): bidirectional pin "DRAM_DQ[15]" has no driver File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 52
    Warning (13040): bidirectional pin "GSENSOR_SDI" has no driver File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 108
    Warning (13040): bidirectional pin "GSENSOR_SDO" has no driver File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 109
    Warning (13040): bidirectional pin "ARDUINO_IO[0]" has no driver File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 114
    Warning (13040): bidirectional pin "ARDUINO_IO[1]" has no driver File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 114
    Warning (13040): bidirectional pin "ARDUINO_IO[2]" has no driver File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 114
    Warning (13040): bidirectional pin "ARDUINO_IO[3]" has no driver File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 114
    Warning (13040): bidirectional pin "ARDUINO_IO[4]" has no driver File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 114
    Warning (13040): bidirectional pin "ARDUINO_IO[5]" has no driver File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 114
    Warning (13040): bidirectional pin "ARDUINO_IO[6]" has no driver File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 114
    Warning (13040): bidirectional pin "ARDUINO_IO[7]" has no driver File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 114
    Warning (13040): bidirectional pin "ARDUINO_IO[8]" has no driver File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 114
    Warning (13040): bidirectional pin "ARDUINO_IO[9]" has no driver File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 114
    Warning (13040): bidirectional pin "ARDUINO_IO[10]" has no driver File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 114
    Warning (13040): bidirectional pin "ARDUINO_IO[11]" has no driver File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 114
    Warning (13040): bidirectional pin "ARDUINO_IO[12]" has no driver File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 114
    Warning (13040): bidirectional pin "ARDUINO_IO[13]" has no driver File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 114
    Warning (13040): bidirectional pin "ARDUINO_IO[14]" has no driver File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 114
    Warning (13040): bidirectional pin "ARDUINO_IO[15]" has no driver File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 114
    Warning (13040): bidirectional pin "GPIO[0]" has no driver File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[1]" has no driver File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[2]" has no driver File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[3]" has no driver File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[4]" has no driver File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[5]" has no driver File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[6]" has no driver File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[7]" has no driver File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[8]" has no driver File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[9]" has no driver File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[10]" has no driver File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[11]" has no driver File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[12]" has no driver File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[13]" has no driver File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[14]" has no driver File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[15]" has no driver File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[16]" has no driver File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[17]" has no driver File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[18]" has no driver File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[19]" has no driver File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[20]" has no driver File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[21]" has no driver File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[22]" has no driver File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[23]" has no driver File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[24]" has no driver File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[25]" has no driver File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[26]" has no driver File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[27]" has no driver File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[28]" has no driver File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[29]" has no driver File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[30]" has no driver File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[31]" has no driver File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[32]" has no driver File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[33]" has no driver File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[34]" has no driver File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 122
    Warning (13040): bidirectional pin "GPIO[35]" has no driver File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 122
Info (13000): Registers with preset signals will power-up high File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_merlin_master_agent.sv Line: 239
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "DRAM_ADDR[0]" is stuck at GND File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 46
    Warning (13410): Pin "DRAM_ADDR[1]" is stuck at GND File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 46
    Warning (13410): Pin "DRAM_ADDR[2]" is stuck at GND File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 46
    Warning (13410): Pin "DRAM_ADDR[3]" is stuck at GND File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 46
    Warning (13410): Pin "DRAM_ADDR[4]" is stuck at GND File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 46
    Warning (13410): Pin "DRAM_ADDR[5]" is stuck at GND File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 46
    Warning (13410): Pin "DRAM_ADDR[6]" is stuck at GND File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 46
    Warning (13410): Pin "DRAM_ADDR[7]" is stuck at GND File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 46
    Warning (13410): Pin "DRAM_ADDR[8]" is stuck at GND File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 46
    Warning (13410): Pin "DRAM_ADDR[9]" is stuck at GND File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 46
    Warning (13410): Pin "DRAM_ADDR[10]" is stuck at GND File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 46
    Warning (13410): Pin "DRAM_ADDR[11]" is stuck at GND File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 46
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 46
    Warning (13410): Pin "DRAM_BA[0]" is stuck at GND File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 47
    Warning (13410): Pin "DRAM_BA[1]" is stuck at GND File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 47
    Warning (13410): Pin "DRAM_CAS_N" is stuck at GND File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 48
    Warning (13410): Pin "DRAM_CKE" is stuck at GND File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 49
    Warning (13410): Pin "DRAM_CLK" is stuck at GND File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 50
    Warning (13410): Pin "DRAM_CS_N" is stuck at GND File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 51
    Warning (13410): Pin "DRAM_LDQM" is stuck at GND File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 53
    Warning (13410): Pin "DRAM_RAS_N" is stuck at GND File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 54
    Warning (13410): Pin "DRAM_UDQM" is stuck at GND File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 55
    Warning (13410): Pin "DRAM_WE_N" is stuck at GND File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 56
    Warning (13410): Pin "HEX0[0]" is stuck at GND File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 61
    Warning (13410): Pin "HEX0[1]" is stuck at GND File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 61
    Warning (13410): Pin "HEX0[2]" is stuck at GND File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 61
    Warning (13410): Pin "HEX0[3]" is stuck at GND File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 61
    Warning (13410): Pin "HEX0[4]" is stuck at GND File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 61
    Warning (13410): Pin "HEX0[5]" is stuck at GND File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 61
    Warning (13410): Pin "HEX0[6]" is stuck at GND File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 61
    Warning (13410): Pin "HEX0[7]" is stuck at GND File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 61
    Warning (13410): Pin "HEX1[0]" is stuck at GND File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 64
    Warning (13410): Pin "HEX1[1]" is stuck at GND File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 64
    Warning (13410): Pin "HEX1[2]" is stuck at GND File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 64
    Warning (13410): Pin "HEX1[3]" is stuck at GND File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 64
    Warning (13410): Pin "HEX1[4]" is stuck at GND File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 64
    Warning (13410): Pin "HEX1[5]" is stuck at GND File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 64
    Warning (13410): Pin "HEX1[6]" is stuck at GND File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 64
    Warning (13410): Pin "HEX1[7]" is stuck at GND File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 64
    Warning (13410): Pin "HEX2[0]" is stuck at GND File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 67
    Warning (13410): Pin "HEX2[1]" is stuck at GND File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 67
    Warning (13410): Pin "HEX2[2]" is stuck at GND File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 67
    Warning (13410): Pin "HEX2[3]" is stuck at GND File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 67
    Warning (13410): Pin "HEX2[4]" is stuck at GND File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 67
    Warning (13410): Pin "HEX2[5]" is stuck at GND File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 67
    Warning (13410): Pin "HEX2[6]" is stuck at GND File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 67
    Warning (13410): Pin "HEX2[7]" is stuck at GND File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 67
    Warning (13410): Pin "HEX3[0]" is stuck at GND File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 70
    Warning (13410): Pin "HEX3[1]" is stuck at GND File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 70
    Warning (13410): Pin "HEX3[2]" is stuck at GND File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 70
    Warning (13410): Pin "HEX3[3]" is stuck at GND File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 70
    Warning (13410): Pin "HEX3[4]" is stuck at GND File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 70
    Warning (13410): Pin "HEX3[5]" is stuck at GND File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 70
    Warning (13410): Pin "HEX3[6]" is stuck at GND File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 70
    Warning (13410): Pin "HEX3[7]" is stuck at GND File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 70
    Warning (13410): Pin "HEX4[0]" is stuck at GND File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 73
    Warning (13410): Pin "HEX4[1]" is stuck at GND File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 73
    Warning (13410): Pin "HEX4[2]" is stuck at GND File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 73
    Warning (13410): Pin "HEX4[3]" is stuck at GND File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 73
    Warning (13410): Pin "HEX4[4]" is stuck at GND File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 73
    Warning (13410): Pin "HEX4[5]" is stuck at GND File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 73
    Warning (13410): Pin "HEX4[6]" is stuck at GND File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 73
    Warning (13410): Pin "HEX4[7]" is stuck at GND File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 73
    Warning (13410): Pin "HEX5[0]" is stuck at GND File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 76
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 76
    Warning (13410): Pin "HEX5[2]" is stuck at GND File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 76
    Warning (13410): Pin "HEX5[3]" is stuck at GND File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 76
    Warning (13410): Pin "HEX5[4]" is stuck at GND File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 76
    Warning (13410): Pin "HEX5[5]" is stuck at GND File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 76
    Warning (13410): Pin "HEX5[6]" is stuck at GND File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 76
    Warning (13410): Pin "HEX5[7]" is stuck at GND File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 76
    Warning (13410): Pin "VGA_B[0]" is stuck at GND File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 96
    Warning (13410): Pin "VGA_B[1]" is stuck at GND File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 96
    Warning (13410): Pin "VGA_B[2]" is stuck at GND File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 96
    Warning (13410): Pin "VGA_B[3]" is stuck at GND File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 96
    Warning (13410): Pin "VGA_G[0]" is stuck at GND File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 97
    Warning (13410): Pin "VGA_G[1]" is stuck at GND File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 97
    Warning (13410): Pin "VGA_G[2]" is stuck at GND File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 97
    Warning (13410): Pin "VGA_G[3]" is stuck at GND File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 97
    Warning (13410): Pin "VGA_HS" is stuck at GND File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 98
    Warning (13410): Pin "VGA_R[0]" is stuck at GND File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 99
    Warning (13410): Pin "VGA_R[1]" is stuck at GND File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 99
    Warning (13410): Pin "VGA_R[2]" is stuck at GND File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 99
    Warning (13410): Pin "VGA_R[3]" is stuck at GND File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 99
    Warning (13410): Pin "VGA_VS" is stuck at GND File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 100
    Warning (13410): Pin "GSENSOR_CS_N" is stuck at GND File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 105
    Warning (13410): Pin "GSENSOR_SCLK" is stuck at GND File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 107
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 127 registers lost all their fanouts during netlist optimizations.
Info (286031): Timing-Driven Synthesis is running on partition "pzdyqx:nabboc"
Info (13000): Registers with preset signals will power-up high File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd Line: 386
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/output_files/NIOS_C.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (15899): PLL "core:u0|core_altpll_0:altpll_0|core_altpll_0_altpll_eem2:sd1|pll7" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK[1] is not connected File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_altpll_0.v Line: 150
Warning (21074): Design contains 6 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "ADC_CLK_10" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 33
    Warning (15610): No output dependent on input pin "MAX10_CLK2_50" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 41
    Warning (15610): No output dependent on input pin "KEY[0]" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 81
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 81
    Warning (15610): No output dependent on input pin "GSENSOR_INT[1]" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 106
    Warning (15610): No output dependent on input pin "GSENSOR_INT[2]" File: C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v Line: 106
Info (21057): Implemented 7428 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 20 input pins
    Info (21059): Implemented 98 output pins
    Info (21060): Implemented 71 bidirectional pins
    Info (21061): Implemented 6930 logic cells
    Info (21064): Implemented 299 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 6 DSP elements
    Info (21070): Implemented 1 User Flash Memory blocks
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 233 warnings
    Info: Peak virtual memory: 5000 megabytes
    Info: Processing ended: Tue Mar 09 16:29:19 2021
    Info: Elapsed time: 00:02:59
    Info: Total CPU time (on all processors): 00:03:13


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/output_files/NIOS_C.map.smsg.


