# Tiny Tapeout project information
project:
  title:        "Chess"                # Project title
  author:       "Hannah Ravensloft"    # Your name
  discord:      "ravenslofty"          # Your discord username, for communication and automatically assigning you a Tapeout role (optional)
  description:  "chess move generator" # One line description of what your project does
  language:     "SystemVerilog"        # other examples include SystemVerilog, Amaranth, VHDL, etc
  clock_hz:     0                      # Clock frequency in Hz (or 0 if not applicable)

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "3x2"          # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2

  # Your top module name must start with "tt_um_". Make it unique by including your github username:
  top_module:  "tt_um_chess"
  
  # List your project's source files here. Source files must be in ./src and you must list each source file separately, one per line:
  source_files:
    - "arb.sv"
    - "board.sv"
    - "spi_rxtx.sv"
    - "square.sv"
    - "top.sv"

# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
pinout:
  # Inputs
  ui[0]: "Address bit 0"
  ui[1]: "Address bit 1"
  ui[2]: "Address bit 2"
  ui[3]: "Address bit 3"
  ui[4]: "Address bit 4"
  ui[5]: "Address bit 5"
  ui[6]: "Address bit 6"
  ui[7]: "Address bit 7 (valid)"

  # Outputs
  uo[0]: "Square out bit 0"
  uo[1]: "Square out bit 1"
  uo[2]: "Square out bit 2"
  uo[3]: "Square out bit 3"
  uo[4]: "Square out bit 4"
  uo[5]: "Square out bit 5"
  uo[6]: "End iteration bit"
  uo[7]: "Illegal position bit"

  # Bidirectional pins
  uio[0]: "Data in bit 0"
  uio[1]: "Data in bit 1"
  uio[2]: "Data in bit 2"
  uio[3]: "Data in bit 3"
  uio[4]: "Data in bit 4"
  uio[5]: "Data in bit 5"
  uio[6]: "Data in bit 6"
  uio[7]: "Data in bit 7"

# Do not change!
yaml_version: 6
