{
  "module_name": "bnx2_fw.h",
  "hash_id": "c54f37d83fc61f3791e26fa454f9e37beae3a240b4533d2c74058930161c9e31",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ethernet/broadcom/bnx2_fw.h",
  "human_readable_source": " \n\n \nstatic const struct cpu_reg cpu_reg_com = {\n\t.mode = BNX2_COM_CPU_MODE,\n\t.mode_value_halt = BNX2_COM_CPU_MODE_SOFT_HALT,\n\t.mode_value_sstep = BNX2_COM_CPU_MODE_STEP_ENA,\n\t.state = BNX2_COM_CPU_STATE,\n\t.state_value_clear = 0xffffff,\n\t.gpr0 = BNX2_COM_CPU_REG_FILE,\n\t.evmask = BNX2_COM_CPU_EVENT_MASK,\n\t.pc = BNX2_COM_CPU_PROGRAM_COUNTER,\n\t.inst = BNX2_COM_CPU_INSTRUCTION,\n\t.bp = BNX2_COM_CPU_HW_BREAKPOINT,\n\t.spad_base = BNX2_COM_SCRATCH,\n\t.mips_view_base = 0x8000000,\n};\n\n \nstatic const struct cpu_reg cpu_reg_cp = {\n\t.mode = BNX2_CP_CPU_MODE,\n\t.mode_value_halt = BNX2_CP_CPU_MODE_SOFT_HALT,\n\t.mode_value_sstep = BNX2_CP_CPU_MODE_STEP_ENA,\n\t.state = BNX2_CP_CPU_STATE,\n\t.state_value_clear = 0xffffff,\n\t.gpr0 = BNX2_CP_CPU_REG_FILE,\n\t.evmask = BNX2_CP_CPU_EVENT_MASK,\n\t.pc = BNX2_CP_CPU_PROGRAM_COUNTER,\n\t.inst = BNX2_CP_CPU_INSTRUCTION,\n\t.bp = BNX2_CP_CPU_HW_BREAKPOINT,\n\t.spad_base = BNX2_CP_SCRATCH,\n\t.mips_view_base = 0x8000000,\n};\n\n \nstatic const struct cpu_reg cpu_reg_rxp = {\n\t.mode = BNX2_RXP_CPU_MODE,\n\t.mode_value_halt = BNX2_RXP_CPU_MODE_SOFT_HALT,\n\t.mode_value_sstep = BNX2_RXP_CPU_MODE_STEP_ENA,\n\t.state = BNX2_RXP_CPU_STATE,\n\t.state_value_clear = 0xffffff,\n\t.gpr0 = BNX2_RXP_CPU_REG_FILE,\n\t.evmask = BNX2_RXP_CPU_EVENT_MASK,\n\t.pc = BNX2_RXP_CPU_PROGRAM_COUNTER,\n\t.inst = BNX2_RXP_CPU_INSTRUCTION,\n\t.bp = BNX2_RXP_CPU_HW_BREAKPOINT,\n\t.spad_base = BNX2_RXP_SCRATCH,\n\t.mips_view_base = 0x8000000,\n};\n\n \nstatic const struct cpu_reg cpu_reg_tpat = {\n\t.mode = BNX2_TPAT_CPU_MODE,\n\t.mode_value_halt = BNX2_TPAT_CPU_MODE_SOFT_HALT,\n\t.mode_value_sstep = BNX2_TPAT_CPU_MODE_STEP_ENA,\n\t.state = BNX2_TPAT_CPU_STATE,\n\t.state_value_clear = 0xffffff,\n\t.gpr0 = BNX2_TPAT_CPU_REG_FILE,\n\t.evmask = BNX2_TPAT_CPU_EVENT_MASK,\n\t.pc = BNX2_TPAT_CPU_PROGRAM_COUNTER,\n\t.inst = BNX2_TPAT_CPU_INSTRUCTION,\n\t.bp = BNX2_TPAT_CPU_HW_BREAKPOINT,\n\t.spad_base = BNX2_TPAT_SCRATCH,\n\t.mips_view_base = 0x8000000,\n};\n\n \nstatic const struct cpu_reg cpu_reg_txp = {\n\t.mode = BNX2_TXP_CPU_MODE,\n\t.mode_value_halt = BNX2_TXP_CPU_MODE_SOFT_HALT,\n\t.mode_value_sstep = BNX2_TXP_CPU_MODE_STEP_ENA,\n\t.state = BNX2_TXP_CPU_STATE,\n\t.state_value_clear = 0xffffff,\n\t.gpr0 = BNX2_TXP_CPU_REG_FILE,\n\t.evmask = BNX2_TXP_CPU_EVENT_MASK,\n\t.pc = BNX2_TXP_CPU_PROGRAM_COUNTER,\n\t.inst = BNX2_TXP_CPU_INSTRUCTION,\n\t.bp = BNX2_TXP_CPU_HW_BREAKPOINT,\n\t.spad_base = BNX2_TXP_SCRATCH,\n\t.mips_view_base = 0x8000000,\n};\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}