{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1507825132019 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1507825132029 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 12 12:18:51 2017 " "Processing started: Thu Oct 12 12:18:51 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1507825132029 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507825132029 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off registered_ALU -c registered_ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off registered_ALU -c registered_ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507825132029 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1507825132855 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1507825132855 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 registered_ALU.v(7) " "Verilog HDL Declaration information at registered_ALU.v(7): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "../../Lab3/part3/registered_ALU.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Lab3/part3/registered_ALU.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1507825144517 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX4 hex4 registered_ALU.v(7) " "Verilog HDL Declaration information at registered_ALU.v(7): object \"HEX4\" differs only in case from object \"hex4\" in the same scope" {  } { { "../../Lab3/part3/registered_ALU.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Lab3/part3/registered_ALU.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1507825144518 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX5 hex5 registered_ALU.v(7) " "Verilog HDL Declaration information at registered_ALU.v(7): object \"HEX5\" differs only in case from object \"hex5\" in the same scope" {  } { { "../../Lab3/part3/registered_ALU.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Lab3/part3/registered_ALU.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1507825144518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/h/u11/c6/01/gillyuv2/CSC258/Lab3/part3/registered_ALU.v 13 13 " "Found 13 design units, including 13 entities, in source file /h/u11/c6/01/gillyuv2/CSC258/Lab3/part3/registered_ALU.v" { { "Info" "ISGN_ENTITY_NAME" "1 aluregister " "Found entity 1: aluregister" {  } { { "../../Lab3/part3/registered_ALU.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Lab3/part3/registered_ALU.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507825144524 ""} { "Info" "ISGN_ENTITY_NAME" "2 register " "Found entity 2: register" {  } { { "../../Lab3/part3/registered_ALU.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Lab3/part3/registered_ALU.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507825144524 ""} { "Info" "ISGN_ENTITY_NAME" "3 alu_i " "Found entity 3: alu_i" {  } { { "../../Lab3/part3/registered_ALU.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Lab3/part3/registered_ALU.v" 67 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507825144524 ""} { "Info" "ISGN_ENTITY_NAME" "4 ripple_full_adder " "Found entity 4: ripple_full_adder" {  } { { "../../Lab3/part3/registered_ALU.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Lab3/part3/registered_ALU.v" 119 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507825144524 ""} { "Info" "ISGN_ENTITY_NAME" "5 full_adder " "Found entity 5: full_adder" {  } { { "../../Lab3/part3/registered_ALU.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Lab3/part3/registered_ALU.v" 170 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507825144524 ""} { "Info" "ISGN_ENTITY_NAME" "6 hexDisplay " "Found entity 6: hexDisplay" {  } { { "../../Lab3/part3/registered_ALU.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Lab3/part3/registered_ALU.v" 188 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507825144524 ""} { "Info" "ISGN_ENTITY_NAME" "7 segment0 " "Found entity 7: segment0" {  } { { "../../Lab3/part3/registered_ALU.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Lab3/part3/registered_ALU.v" 250 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507825144524 ""} { "Info" "ISGN_ENTITY_NAME" "8 segment1 " "Found entity 8: segment1" {  } { { "../../Lab3/part3/registered_ALU.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Lab3/part3/registered_ALU.v" 259 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507825144524 ""} { "Info" "ISGN_ENTITY_NAME" "9 segment2 " "Found entity 9: segment2" {  } { { "../../Lab3/part3/registered_ALU.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Lab3/part3/registered_ALU.v" 268 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507825144524 ""} { "Info" "ISGN_ENTITY_NAME" "10 segment3 " "Found entity 10: segment3" {  } { { "../../Lab3/part3/registered_ALU.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Lab3/part3/registered_ALU.v" 277 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507825144524 ""} { "Info" "ISGN_ENTITY_NAME" "11 segment4 " "Found entity 11: segment4" {  } { { "../../Lab3/part3/registered_ALU.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Lab3/part3/registered_ALU.v" 286 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507825144524 ""} { "Info" "ISGN_ENTITY_NAME" "12 segment5 " "Found entity 12: segment5" {  } { { "../../Lab3/part3/registered_ALU.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Lab3/part3/registered_ALU.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507825144524 ""} { "Info" "ISGN_ENTITY_NAME" "13 segment6 " "Found entity 13: segment6" {  } { { "../../Lab3/part3/registered_ALU.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Lab3/part3/registered_ALU.v" 304 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507825144524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507825144524 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 aluregister.v(7) " "Verilog HDL Declaration information at aluregister.v(7): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "../../Lab3/part3/aluregister.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Lab3/part3/aluregister.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1507825144531 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX4 hex4 aluregister.v(7) " "Verilog HDL Declaration information at aluregister.v(7): object \"HEX4\" differs only in case from object \"hex4\" in the same scope" {  } { { "../../Lab3/part3/aluregister.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Lab3/part3/aluregister.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1507825144532 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX5 hex5 aluregister.v(7) " "Verilog HDL Declaration information at aluregister.v(7): object \"HEX5\" differs only in case from object \"hex5\" in the same scope" {  } { { "../../Lab3/part3/aluregister.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Lab3/part3/aluregister.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1507825144532 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "aluregister aluregister.v(3) " "Verilog HDL error at aluregister.v(3): module \"aluregister\" cannot be declared more than once" {  } { { "../../Lab3/part3/aluregister.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Lab3/part3/aluregister.v" 3 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1507825144532 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "aluregister registered_ALU.v(3) " "HDL info at registered_ALU.v(3): see declaration for object \"aluregister\"" {  } { { "../../Lab3/part3/registered_ALU.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Lab3/part3/registered_ALU.v" 3 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507825144532 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "register aluregister.v(47) " "Ignored design unit \"register\" at aluregister.v(47) due to previous errors" {  } { { "../../Lab3/part3/aluregister.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Lab3/part3/aluregister.v" 47 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1507825144532 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "alu_i aluregister.v(67) " "Ignored design unit \"alu_i\" at aluregister.v(67) due to previous errors" {  } { { "../../Lab3/part3/aluregister.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Lab3/part3/aluregister.v" 67 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1507825144532 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "ripple_full_adder aluregister.v(119) " "Ignored design unit \"ripple_full_adder\" at aluregister.v(119) due to previous errors" {  } { { "../../Lab3/part3/aluregister.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Lab3/part3/aluregister.v" 119 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1507825144533 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "full_adder aluregister.v(170) " "Ignored design unit \"full_adder\" at aluregister.v(170) due to previous errors" {  } { { "../../Lab3/part3/aluregister.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Lab3/part3/aluregister.v" 170 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1507825144533 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "hexDisplay aluregister.v(188) " "Ignored design unit \"hexDisplay\" at aluregister.v(188) due to previous errors" {  } { { "../../Lab3/part3/aluregister.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Lab3/part3/aluregister.v" 188 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1507825144533 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "segment0 aluregister.v(250) " "Ignored design unit \"segment0\" at aluregister.v(250) due to previous errors" {  } { { "../../Lab3/part3/aluregister.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Lab3/part3/aluregister.v" 250 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1507825144533 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "segment1 aluregister.v(259) " "Ignored design unit \"segment1\" at aluregister.v(259) due to previous errors" {  } { { "../../Lab3/part3/aluregister.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Lab3/part3/aluregister.v" 259 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1507825144533 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "segment2 aluregister.v(268) " "Ignored design unit \"segment2\" at aluregister.v(268) due to previous errors" {  } { { "../../Lab3/part3/aluregister.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Lab3/part3/aluregister.v" 268 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1507825144533 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "segment3 aluregister.v(277) " "Ignored design unit \"segment3\" at aluregister.v(277) due to previous errors" {  } { { "../../Lab3/part3/aluregister.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Lab3/part3/aluregister.v" 277 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1507825144533 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "segment4 aluregister.v(286) " "Ignored design unit \"segment4\" at aluregister.v(286) due to previous errors" {  } { { "../../Lab3/part3/aluregister.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Lab3/part3/aluregister.v" 286 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1507825144534 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "segment5 aluregister.v(295) " "Ignored design unit \"segment5\" at aluregister.v(295) due to previous errors" {  } { { "../../Lab3/part3/aluregister.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Lab3/part3/aluregister.v" 295 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1507825144534 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "segment6 aluregister.v(304) " "Ignored design unit \"segment6\" at aluregister.v(304) due to previous errors" {  } { { "../../Lab3/part3/aluregister.v" "" { Text "/h/u11/c6/01/gillyuv2/CSC258/Lab3/part3/aluregister.v" 304 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1507825144534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/h/u11/c6/01/gillyuv2/CSC258/Lab3/part3/aluregister.v 0 0 " "Found 0 design units, including 0 entities, in source file /h/u11/c6/01/gillyuv2/CSC258/Lab3/part3/aluregister.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507825144535 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/h/u11/c6/01/gillyuv2/CSC258/lab4/part2/aluregister.v /h/u11/c6/01/gillyuv2/CSC258/Lab3/part3/aluregister.v " "File \"/h/u11/c6/01/gillyuv2/CSC258/lab4/part2/aluregister.v\" is a duplicate of already analyzed file \"/h/u11/c6/01/gillyuv2/CSC258/Lab3/part3/aluregister.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1507825144542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aluregister.v 0 0 " "Found 0 design units, including 0 entities, in source file aluregister.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507825144543 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/h/u11/c6/01/gillyuv2/CSC258/lab4/part2/output_files/registered_ALU.map.smsg " "Generated suppressed messages file /h/u11/c6/01/gillyuv2/CSC258/lab4/part2/output_files/registered_ALU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507825144569 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 13 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 13 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "946 " "Peak virtual memory: 946 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1507825144766 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Oct 12 12:19:04 2017 " "Processing ended: Thu Oct 12 12:19:04 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1507825144766 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1507825144766 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1507825144766 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1507825144766 ""}
