$date
	Sun Jun 01 19:11:02 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module add_7_bit_tb $end
$var wire 7 ! sum [6:0] $end
$var wire 1 " carry $end
$var reg 7 # a [6:0] $end
$var reg 7 $ b [6:0] $end
$var integer 32 % i [31:0] $end
$scope module uut $end
$var wire 7 & a [6:0] $end
$var wire 7 ' b [6:0] $end
$var reg 1 " carry $end
$var reg 7 ( sum [6:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 (
b0 '
b0 &
b0 %
b0 $
b0 #
0"
b0 !
$end
#10
b100101 !
b100101 (
b1 %
b1 $
b1 '
b100100 #
b100100 &
#20
b1101100 !
b1101100 (
b10 %
b1100011 $
b1100011 '
b1001 #
b1001 &
#30
b11010 !
b11010 (
b11 %
b1101 $
b1101 '
b1101 #
b1101 &
#40
b1110111 !
b1110111 (
b100 %
b10010 $
b10010 '
b1100101 #
b1100101 &
#50
b1110 !
b1110 (
b101 %
b1101 $
b1101 '
b1 #
b1 &
#60
1"
b110011 !
b110011 (
b110 %
b111101 $
b111101 '
b1110110 #
b1110110 &
#70
0"
b1111001 !
b1111001 (
b111 %
b1100 $
b1100 '
b1101101 #
b1101101 &
#80
1"
b111111 !
b111111 (
b1000 %
b1000110 $
b1000110 '
b1111001 #
b1111001 &
#90
0"
b1101111 !
b1101111 (
b1001 %
b101010 $
b101010 '
b1000101 #
b1000101 &
#100
1"
b1011100 !
b1011100 (
b1010 %
b1110111 $
b1110111 '
b1100101 #
b1100101 &
#110
0"
b100001 !
b100001 (
b1011 %
b1111 $
b1111 '
b10010 #
b10010 &
#120
1"
b1000000 !
b1000000 (
b1100 %
b1001110 $
b1001110 '
b1110010 #
b1110010 &
#130
b101101 !
b101101 (
b1101 %
b1000101 $
b1000101 '
b1101000 #
b1101000 &
#140
b11001 !
b11001 (
b1110 %
b111101 $
b111101 '
b1011100 #
b1011100 &
#150
b10010 !
b10010 (
b1111 %
b1100101 $
b1100101 '
b101101 #
b101101 &
#160
