--
--	Conversion of Platform Control Firmware.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Fri Apr 28 08:59:58 2017
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL \ESP07_UART:Net_9\ : bit;
SIGNAL \ESP07_UART:Net_61\ : bit;
SIGNAL one : bit;
SIGNAL \ESP07_UART:BUART:clock_op\ : bit;
SIGNAL \ESP07_UART:BUART:reset_reg\ : bit;
SIGNAL Net_6 : bit;
SIGNAL \ESP07_UART:BUART:tx_hd_send_break\ : bit;
SIGNAL \ESP07_UART:BUART:HalfDuplexSend\ : bit;
SIGNAL \ESP07_UART:BUART:FinalParityType_1\ : bit;
SIGNAL \ESP07_UART:BUART:FinalParityType_0\ : bit;
SIGNAL \ESP07_UART:BUART:FinalAddrMode_2\ : bit;
SIGNAL \ESP07_UART:BUART:FinalAddrMode_1\ : bit;
SIGNAL \ESP07_UART:BUART:FinalAddrMode_0\ : bit;
SIGNAL \ESP07_UART:BUART:tx_ctrl_mark\ : bit;
SIGNAL \ESP07_UART:BUART:reset_sr\ : bit;
SIGNAL \ESP07_UART:BUART:HalfDuplexSend_last\ : bit;
SIGNAL Net_2 : bit;
SIGNAL \ESP07_UART:BUART:txn\ : bit;
SIGNAL Net_8 : bit;
SIGNAL \ESP07_UART:BUART:tx_interrupt_out\ : bit;
SIGNAL Net_27 : bit;
SIGNAL \ESP07_UART:BUART:rx_interrupt_out\ : bit;
SIGNAL \ESP07_UART:BUART:tx_state_1\ : bit;
SIGNAL \ESP07_UART:BUART:tx_state_0\ : bit;
SIGNAL \ESP07_UART:BUART:tx_bitclk_enable_pre\ : bit;
SIGNAL zero : bit;
SIGNAL \ESP07_UART:BUART:sTX:TxShifter:ce0\ : bit;
ATTRIBUTE port_state_att of \ESP07_UART:BUART:sTX:TxShifter:ce0\:SIGNAL IS 2;
SIGNAL \ESP07_UART:BUART:sTX:TxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \ESP07_UART:BUART:sTX:TxShifter:cl0\:SIGNAL IS 2;
SIGNAL \ESP07_UART:BUART:sTX:TxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \ESP07_UART:BUART:sTX:TxShifter:z0\:SIGNAL IS 2;
SIGNAL \ESP07_UART:BUART:sTX:TxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \ESP07_UART:BUART:sTX:TxShifter:ff0\:SIGNAL IS 2;
SIGNAL \ESP07_UART:BUART:sTX:TxShifter:ce1\ : bit;
ATTRIBUTE port_state_att of \ESP07_UART:BUART:sTX:TxShifter:ce1\:SIGNAL IS 2;
SIGNAL \ESP07_UART:BUART:sTX:TxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \ESP07_UART:BUART:sTX:TxShifter:cl1\:SIGNAL IS 2;
SIGNAL \ESP07_UART:BUART:sTX:TxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \ESP07_UART:BUART:sTX:TxShifter:z1\:SIGNAL IS 2;
SIGNAL \ESP07_UART:BUART:sTX:TxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \ESP07_UART:BUART:sTX:TxShifter:ff1\:SIGNAL IS 2;
SIGNAL \ESP07_UART:BUART:sTX:TxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \ESP07_UART:BUART:sTX:TxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \ESP07_UART:BUART:sTX:TxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \ESP07_UART:BUART:sTX:TxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \ESP07_UART:BUART:sTX:TxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \ESP07_UART:BUART:sTX:TxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \ESP07_UART:BUART:tx_shift_out\ : bit;
SIGNAL \ESP07_UART:BUART:tx_fifo_notfull\ : bit;
SIGNAL \ESP07_UART:BUART:tx_fifo_empty\ : bit;
SIGNAL \ESP07_UART:BUART:sTX:TxShifter:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \ESP07_UART:BUART:sTX:TxShifter:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \ESP07_UART:BUART:sTX:TxShifter:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \ESP07_UART:BUART:sTX:TxShifter:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \ESP07_UART:BUART:sTX:TxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \ESP07_UART:BUART:sTX:TxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \ESP07_UART:BUART:sTX:TxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \ESP07_UART:BUART:sTX:TxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \ESP07_UART:BUART:sTX:TxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \ESP07_UART:BUART:sTX:TxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \ESP07_UART:BUART:sTX:TxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \ESP07_UART:BUART:sTX:TxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \ESP07_UART:BUART:sTX:TxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \ESP07_UART:BUART:sTX:TxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \ESP07_UART:BUART:sTX:TxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \ESP07_UART:BUART:sTX:TxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \ESP07_UART:BUART:sTX:TxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \ESP07_UART:BUART:sTX:TxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \ESP07_UART:BUART:sTX:TxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \ESP07_UART:BUART:sTX:TxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \ESP07_UART:BUART:sTX:TxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \ESP07_UART:BUART:sTX:TxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \ESP07_UART:BUART:sTX:TxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \ESP07_UART:BUART:sTX:TxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \ESP07_UART:BUART:sTX:TxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \ESP07_UART:BUART:sTX:TxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \ESP07_UART:BUART:sTX:TxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \ESP07_UART:BUART:sTX:TxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \ESP07_UART:BUART:sTX:TxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \ESP07_UART:BUART:sTX:TxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \ESP07_UART:BUART:sTX:TxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \ESP07_UART:BUART:sTX:TxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \ESP07_UART:BUART:sTX:TxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \ESP07_UART:BUART:sTX:TxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \ESP07_UART:BUART:sTX:TxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \ESP07_UART:BUART:sTX:TxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \ESP07_UART:BUART:counter_load_not\ : bit;
SIGNAL \ESP07_UART:BUART:tx_state_2\ : bit;
SIGNAL \ESP07_UART:BUART:tx_bitclk_dp\ : bit;
SIGNAL \ESP07_UART:BUART:tx_counter_dp\ : bit;
SIGNAL \ESP07_UART:BUART:sc_out_7\ : bit;
SIGNAL \ESP07_UART:BUART:sc_out_6\ : bit;
SIGNAL \ESP07_UART:BUART:sc_out_5\ : bit;
SIGNAL \ESP07_UART:BUART:sc_out_4\ : bit;
SIGNAL \ESP07_UART:BUART:sc_out_3\ : bit;
SIGNAL \ESP07_UART:BUART:sc_out_2\ : bit;
SIGNAL \ESP07_UART:BUART:sc_out_1\ : bit;
SIGNAL \ESP07_UART:BUART:sc_out_0\ : bit;
SIGNAL \ESP07_UART:BUART:tx_counter_tc\ : bit;
SIGNAL \ESP07_UART:BUART:tx_status_6\ : bit;
SIGNAL \ESP07_UART:BUART:tx_status_5\ : bit;
SIGNAL \ESP07_UART:BUART:tx_status_4\ : bit;
SIGNAL \ESP07_UART:BUART:tx_status_0\ : bit;
SIGNAL \ESP07_UART:BUART:tx_status_1\ : bit;
SIGNAL \ESP07_UART:BUART:tx_status_2\ : bit;
SIGNAL \ESP07_UART:BUART:tx_status_3\ : bit;
SIGNAL Net_4 : bit;
SIGNAL \ESP07_UART:BUART:tx_bitclk\ : bit;
SIGNAL \ESP07_UART:BUART:tx_ctrl_mark_last\ : bit;
SIGNAL \ESP07_UART:BUART:tx_mark\ : bit;
SIGNAL \ESP07_UART:BUART:tx_parity_bit\ : bit;
SIGNAL \ESP07_UART:BUART:rx_addressmatch\ : bit;
SIGNAL \ESP07_UART:BUART:rx_addressmatch1\ : bit;
SIGNAL \ESP07_UART:BUART:rx_addressmatch2\ : bit;
SIGNAL \ESP07_UART:BUART:rx_state_1\ : bit;
SIGNAL \ESP07_UART:BUART:rx_state_0\ : bit;
SIGNAL \ESP07_UART:BUART:rx_bitclk_enable\ : bit;
SIGNAL \ESP07_UART:BUART:rx_postpoll\ : bit;
SIGNAL \ESP07_UART:BUART:rx_load_fifo\ : bit;
SIGNAL \ESP07_UART:BUART:sRX:RxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \ESP07_UART:BUART:sRX:RxShifter:cl0\:SIGNAL IS 2;
SIGNAL \ESP07_UART:BUART:sRX:RxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \ESP07_UART:BUART:sRX:RxShifter:z0\:SIGNAL IS 2;
SIGNAL \ESP07_UART:BUART:sRX:RxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \ESP07_UART:BUART:sRX:RxShifter:ff0\:SIGNAL IS 2;
SIGNAL \ESP07_UART:BUART:sRX:RxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \ESP07_UART:BUART:sRX:RxShifter:cl1\:SIGNAL IS 2;
SIGNAL \ESP07_UART:BUART:sRX:RxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \ESP07_UART:BUART:sRX:RxShifter:z1\:SIGNAL IS 2;
SIGNAL \ESP07_UART:BUART:sRX:RxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \ESP07_UART:BUART:sRX:RxShifter:ff1\:SIGNAL IS 2;
SIGNAL \ESP07_UART:BUART:sRX:RxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \ESP07_UART:BUART:sRX:RxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \ESP07_UART:BUART:sRX:RxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \ESP07_UART:BUART:sRX:RxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \ESP07_UART:BUART:sRX:RxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \ESP07_UART:BUART:sRX:RxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \ESP07_UART:BUART:hd_shift_out\ : bit;
SIGNAL \ESP07_UART:BUART:rx_fifonotempty\ : bit;
SIGNAL \ESP07_UART:BUART:rx_fifofull\ : bit;
SIGNAL \ESP07_UART:BUART:hd_tx_fifo_notfull\ : bit;
SIGNAL \ESP07_UART:BUART:hd_tx_fifo_empty\ : bit;
SIGNAL \ESP07_UART:BUART:sRX:RxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \ESP07_UART:BUART:sRX:RxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \ESP07_UART:BUART:sRX:RxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \ESP07_UART:BUART:sRX:RxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \ESP07_UART:BUART:sRX:RxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \ESP07_UART:BUART:sRX:RxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \ESP07_UART:BUART:sRX:RxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \ESP07_UART:BUART:sRX:RxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \ESP07_UART:BUART:sRX:RxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \ESP07_UART:BUART:sRX:RxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \ESP07_UART:BUART:sRX:RxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \ESP07_UART:BUART:sRX:RxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \ESP07_UART:BUART:sRX:RxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \ESP07_UART:BUART:sRX:RxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \ESP07_UART:BUART:sRX:RxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \ESP07_UART:BUART:sRX:RxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \ESP07_UART:BUART:sRX:RxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \ESP07_UART:BUART:sRX:RxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \ESP07_UART:BUART:sRX:RxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \ESP07_UART:BUART:sRX:RxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \ESP07_UART:BUART:sRX:RxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \ESP07_UART:BUART:sRX:RxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \ESP07_UART:BUART:sRX:RxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \ESP07_UART:BUART:sRX:RxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \ESP07_UART:BUART:sRX:RxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \ESP07_UART:BUART:sRX:RxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \ESP07_UART:BUART:sRX:RxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \ESP07_UART:BUART:sRX:RxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \ESP07_UART:BUART:sRX:RxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \ESP07_UART:BUART:sRX:RxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \ESP07_UART:BUART:sRX:RxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \ESP07_UART:BUART:sRX:RxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \ESP07_UART:BUART:rx_counter_load\ : bit;
SIGNAL \ESP07_UART:BUART:rx_state_3\ : bit;
SIGNAL \ESP07_UART:BUART:rx_state_2\ : bit;
SIGNAL \ESP07_UART:BUART:rx_bitclk_pre\ : bit;
SIGNAL \ESP07_UART:BUART:rx_count_2\ : bit;
SIGNAL \ESP07_UART:BUART:rx_count_1\ : bit;
SIGNAL \ESP07_UART:BUART:rx_count_0\ : bit;
SIGNAL \ESP07_UART:BUART:rx_bitclk_pre16x\ : bit;
SIGNAL \ESP07_UART:BUART:rx_count_6\ : bit;
SIGNAL \ESP07_UART:BUART:rx_count_5\ : bit;
SIGNAL \ESP07_UART:BUART:rx_count_4\ : bit;
SIGNAL \ESP07_UART:BUART:rx_count_3\ : bit;
SIGNAL \ESP07_UART:BUART:rx_count7_tc\ : bit;
SIGNAL \ESP07_UART:BUART:rx_count7_bit8_wire\ : bit;
SIGNAL \ESP07_UART:BUART:rx_bitclk\ : bit;
SIGNAL \ESP07_UART:BUART:rx_state_stop1_reg\ : bit;
SIGNAL \ESP07_UART:BUART:rx_poll_bit1\ : bit;
SIGNAL \ESP07_UART:BUART:rx_poll_bit2\ : bit;
SIGNAL \ESP07_UART:BUART:pollingrange\ : bit;
SIGNAL \ESP07_UART:BUART:pollcount_1\ : bit;
SIGNAL Net_7 : bit;
SIGNAL add_vv_vv_MODGEN_1_1 : bit;
SIGNAL \ESP07_UART:BUART:pollcount_0\ : bit;
SIGNAL add_vv_vv_MODGEN_1_0 : bit;
SIGNAL cmp_vv_vv_MODGEN_2 : bit;
SIGNAL cmp_vv_vv_MODGEN_3 : bit;
SIGNAL \ESP07_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\ : bit;
SIGNAL MODIN1_1 : bit;
SIGNAL \ESP07_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\ : bit;
SIGNAL MODIN1_0 : bit;
SIGNAL \ESP07_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\ : bit;
SIGNAL \ESP07_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\ : bit;
SIGNAL \ESP07_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\ : bit;
SIGNAL \ESP07_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\ : bit;
SIGNAL \ESP07_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \ESP07_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \ESP07_UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \ESP07_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\ : bit;
SIGNAL MODIN2_1 : bit;
SIGNAL \ESP07_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\ : bit;
SIGNAL MODIN2_0 : bit;
SIGNAL \ESP07_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ : bit;
SIGNAL \ESP07_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ : bit;
SIGNAL \ESP07_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\ : bit;
SIGNAL \ESP07_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\ : bit;
SIGNAL \ESP07_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\ : bit;
SIGNAL \ESP07_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\ : bit;
SIGNAL \ESP07_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ : bit;
SIGNAL \ESP07_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ : bit;
SIGNAL \ESP07_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ : bit;
SIGNAL \ESP07_UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\ : bit;
SIGNAL \ESP07_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\ : bit;
SIGNAL MODIN3_1 : bit;
SIGNAL \ESP07_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\ : bit;
SIGNAL MODIN3_0 : bit;
SIGNAL \ESP07_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ : bit;
SIGNAL \ESP07_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ : bit;
SIGNAL \ESP07_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\ : bit;
SIGNAL \ESP07_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\ : bit;
SIGNAL \ESP07_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\ : bit;
SIGNAL \ESP07_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\ : bit;
SIGNAL \ESP07_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ : bit;
SIGNAL \ESP07_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ : bit;
SIGNAL \ESP07_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ : bit;
SIGNAL \ESP07_UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\ : bit;
SIGNAL \ESP07_UART:BUART:rx_status_0\ : bit;
SIGNAL \ESP07_UART:BUART:rx_markspace_status\ : bit;
SIGNAL \ESP07_UART:BUART:rx_status_1\ : bit;
SIGNAL \ESP07_UART:BUART:rx_status_2\ : bit;
SIGNAL \ESP07_UART:BUART:rx_parity_error_status\ : bit;
SIGNAL \ESP07_UART:BUART:rx_status_3\ : bit;
SIGNAL \ESP07_UART:BUART:rx_stop_bit_error\ : bit;
SIGNAL \ESP07_UART:BUART:rx_status_4\ : bit;
SIGNAL \ESP07_UART:BUART:rx_status_5\ : bit;
SIGNAL \ESP07_UART:BUART:rx_status_6\ : bit;
SIGNAL \ESP07_UART:BUART:rx_addr_match_status\ : bit;
SIGNAL Net_3 : bit;
SIGNAL \ESP07_UART:BUART:rx_markspace_pre\ : bit;
SIGNAL \ESP07_UART:BUART:rx_parity_error_pre\ : bit;
SIGNAL \ESP07_UART:BUART:rx_break_status\ : bit;
SIGNAL cmp_vv_vv_MODGEN_4 : bit;
SIGNAL \ESP07_UART:BUART:rx_address_detected\ : bit;
SIGNAL \ESP07_UART:BUART:rx_last\ : bit;
SIGNAL \ESP07_UART:BUART:rx_parity_bit\ : bit;
SIGNAL cmp_vv_vv_MODGEN_5 : bit;
SIGNAL \ESP07_UART:BUART:sRX:MODULE_4:g2:a0:newa_6\ : bit;
SIGNAL \ESP07_UART:BUART:sRX:MODULE_4:g2:a0:newa_5\ : bit;
SIGNAL \ESP07_UART:BUART:sRX:MODULE_4:g2:a0:newa_4\ : bit;
SIGNAL \ESP07_UART:BUART:sRX:MODULE_4:g2:a0:newa_3\ : bit;
SIGNAL MODIN4_6 : bit;
SIGNAL \ESP07_UART:BUART:sRX:MODULE_4:g2:a0:newa_2\ : bit;
SIGNAL MODIN4_5 : bit;
SIGNAL \ESP07_UART:BUART:sRX:MODULE_4:g2:a0:newa_1\ : bit;
SIGNAL MODIN4_4 : bit;
SIGNAL \ESP07_UART:BUART:sRX:MODULE_4:g2:a0:newa_0\ : bit;
SIGNAL MODIN4_3 : bit;
SIGNAL \ESP07_UART:BUART:sRX:MODULE_4:g2:a0:newb_6\ : bit;
SIGNAL \ESP07_UART:BUART:sRX:MODULE_4:g2:a0:newb_5\ : bit;
SIGNAL \ESP07_UART:BUART:sRX:MODULE_4:g2:a0:newb_4\ : bit;
SIGNAL \ESP07_UART:BUART:sRX:MODULE_4:g2:a0:newb_3\ : bit;
SIGNAL \ESP07_UART:BUART:sRX:MODULE_4:g2:a0:newb_2\ : bit;
SIGNAL \ESP07_UART:BUART:sRX:MODULE_4:g2:a0:newb_1\ : bit;
SIGNAL \ESP07_UART:BUART:sRX:MODULE_4:g2:a0:newb_0\ : bit;
SIGNAL \ESP07_UART:BUART:sRX:MODULE_4:g2:a0:dataa_6\ : bit;
SIGNAL \ESP07_UART:BUART:sRX:MODULE_4:g2:a0:dataa_5\ : bit;
SIGNAL \ESP07_UART:BUART:sRX:MODULE_4:g2:a0:dataa_4\ : bit;
SIGNAL \ESP07_UART:BUART:sRX:MODULE_4:g2:a0:dataa_3\ : bit;
SIGNAL \ESP07_UART:BUART:sRX:MODULE_4:g2:a0:dataa_2\ : bit;
SIGNAL \ESP07_UART:BUART:sRX:MODULE_4:g2:a0:dataa_1\ : bit;
SIGNAL \ESP07_UART:BUART:sRX:MODULE_4:g2:a0:dataa_0\ : bit;
SIGNAL \ESP07_UART:BUART:sRX:MODULE_4:g2:a0:datab_6\ : bit;
SIGNAL \ESP07_UART:BUART:sRX:MODULE_4:g2:a0:datab_5\ : bit;
SIGNAL \ESP07_UART:BUART:sRX:MODULE_4:g2:a0:datab_4\ : bit;
SIGNAL \ESP07_UART:BUART:sRX:MODULE_4:g2:a0:datab_3\ : bit;
SIGNAL \ESP07_UART:BUART:sRX:MODULE_4:g2:a0:datab_2\ : bit;
SIGNAL \ESP07_UART:BUART:sRX:MODULE_4:g2:a0:datab_1\ : bit;
SIGNAL \ESP07_UART:BUART:sRX:MODULE_4:g2:a0:datab_0\ : bit;
SIGNAL \ESP07_UART:BUART:sRX:MODULE_4:g2:a0:lta_6\ : bit;
SIGNAL \ESP07_UART:BUART:sRX:MODULE_4:g2:a0:gta_6\ : bit;
SIGNAL \ESP07_UART:BUART:sRX:MODULE_4:g2:a0:lta_5\ : bit;
SIGNAL \ESP07_UART:BUART:sRX:MODULE_4:g2:a0:gta_5\ : bit;
SIGNAL \ESP07_UART:BUART:sRX:MODULE_4:g2:a0:lta_4\ : bit;
SIGNAL \ESP07_UART:BUART:sRX:MODULE_4:g2:a0:gta_4\ : bit;
SIGNAL \ESP07_UART:BUART:sRX:MODULE_4:g2:a0:lta_3\ : bit;
SIGNAL \ESP07_UART:BUART:sRX:MODULE_4:g2:a0:gta_3\ : bit;
SIGNAL \ESP07_UART:BUART:sRX:MODULE_4:g2:a0:lta_2\ : bit;
SIGNAL \ESP07_UART:BUART:sRX:MODULE_4:g2:a0:gta_2\ : bit;
SIGNAL \ESP07_UART:BUART:sRX:MODULE_4:g2:a0:lta_1\ : bit;
SIGNAL \ESP07_UART:BUART:sRX:MODULE_4:g2:a0:gta_1\ : bit;
SIGNAL \ESP07_UART:BUART:sRX:MODULE_4:g2:a0:lta_0\ : bit;
SIGNAL \ESP07_UART:BUART:sRX:MODULE_4:g2:a0:gta_0\ : bit;
SIGNAL \ESP07_UART:BUART:sRX:MODULE_5:g1:a0:newa_0\ : bit;
SIGNAL \ESP07_UART:BUART:sRX:MODULE_5:g1:a0:newb_0\ : bit;
SIGNAL \ESP07_UART:BUART:sRX:MODULE_5:g1:a0:dataa_0\ : bit;
SIGNAL \ESP07_UART:BUART:sRX:MODULE_5:g1:a0:datab_0\ : bit;
SIGNAL \ESP07_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \ESP07_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \ESP07_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \ESP07_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \ESP07_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \ESP07_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \ESP07_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \ESP07_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \ESP07_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \ESP07_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \ESP07_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \ESP07_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \ESP07_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \ESP07_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \ESP07_UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \ESP07_UART:BUART:sRX:MODULE_5:g1:a0:xeq\ : bit;
SIGNAL \ESP07_UART:BUART:sRX:MODULE_5:g1:a0:xneq\ : bit;
SIGNAL \ESP07_UART:BUART:sRX:MODULE_5:g1:a0:xlt\ : bit;
SIGNAL \ESP07_UART:BUART:sRX:MODULE_5:g1:a0:xlte\ : bit;
SIGNAL \ESP07_UART:BUART:sRX:MODULE_5:g1:a0:xgt\ : bit;
SIGNAL \ESP07_UART:BUART:sRX:MODULE_5:g1:a0:xgte\ : bit;
SIGNAL \ESP07_UART:BUART:sRX:MODULE_5:lt\ : bit;
ATTRIBUTE port_state_att of \ESP07_UART:BUART:sRX:MODULE_5:lt\:SIGNAL IS 2;
SIGNAL \ESP07_UART:BUART:sRX:MODULE_5:eq\ : bit;
ATTRIBUTE port_state_att of \ESP07_UART:BUART:sRX:MODULE_5:eq\:SIGNAL IS 2;
SIGNAL \ESP07_UART:BUART:sRX:MODULE_5:gt\ : bit;
ATTRIBUTE port_state_att of \ESP07_UART:BUART:sRX:MODULE_5:gt\:SIGNAL IS 2;
SIGNAL \ESP07_UART:BUART:sRX:MODULE_5:gte\ : bit;
ATTRIBUTE port_state_att of \ESP07_UART:BUART:sRX:MODULE_5:gte\:SIGNAL IS 2;
SIGNAL \ESP07_UART:BUART:sRX:MODULE_5:lte\ : bit;
ATTRIBUTE port_state_att of \ESP07_UART:BUART:sRX:MODULE_5:lte\:SIGNAL IS 2;
SIGNAL tmpOE__ESP07_Rx_net_0 : bit;
SIGNAL tmpIO_0__ESP07_Rx_net_0 : bit;
TERMINAL tmpSIOVREF__ESP07_Rx_net_0 : bit;
SIGNAL tmpINTERRUPT_0__ESP07_Rx_net_0 : bit;
SIGNAL tmpOE__ESP07_Tx_net_0 : bit;
SIGNAL tmpFB_0__ESP07_Tx_net_0 : bit;
SIGNAL tmpIO_0__ESP07_Tx_net_0 : bit;
TERMINAL tmpSIOVREF__ESP07_Tx_net_0 : bit;
SIGNAL tmpINTERRUPT_0__ESP07_Tx_net_0 : bit;
SIGNAL \FT232_UART:Net_9\ : bit;
SIGNAL Net_28 : bit;
SIGNAL \FT232_UART:Net_61\ : bit;
SIGNAL \FT232_UART:BUART:clock_op\ : bit;
SIGNAL \FT232_UART:BUART:reset_reg\ : bit;
SIGNAL Net_19 : bit;
SIGNAL \FT232_UART:BUART:tx_hd_send_break\ : bit;
SIGNAL \FT232_UART:BUART:HalfDuplexSend\ : bit;
SIGNAL \FT232_UART:BUART:FinalParityType_1\ : bit;
SIGNAL \FT232_UART:BUART:FinalParityType_0\ : bit;
SIGNAL \FT232_UART:BUART:FinalAddrMode_2\ : bit;
SIGNAL \FT232_UART:BUART:FinalAddrMode_1\ : bit;
SIGNAL \FT232_UART:BUART:FinalAddrMode_0\ : bit;
SIGNAL \FT232_UART:BUART:tx_ctrl_mark\ : bit;
SIGNAL \FT232_UART:BUART:reset_sr\ : bit;
SIGNAL \FT232_UART:BUART:HalfDuplexSend_last\ : bit;
SIGNAL Net_427 : bit;
SIGNAL \FT232_UART:BUART:txn\ : bit;
SIGNAL Net_21 : bit;
SIGNAL \FT232_UART:BUART:tx_interrupt_out\ : bit;
SIGNAL \FT232_UART:BUART:rx_interrupt_out\ : bit;
SIGNAL \FT232_UART:BUART:tx_state_1\ : bit;
SIGNAL \FT232_UART:BUART:tx_state_0\ : bit;
SIGNAL \FT232_UART:BUART:tx_bitclk_enable_pre\ : bit;
SIGNAL \FT232_UART:BUART:sTX:TxShifter:ce0\ : bit;
ATTRIBUTE port_state_att of \FT232_UART:BUART:sTX:TxShifter:ce0\:SIGNAL IS 2;
SIGNAL \FT232_UART:BUART:sTX:TxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \FT232_UART:BUART:sTX:TxShifter:cl0\:SIGNAL IS 2;
SIGNAL \FT232_UART:BUART:sTX:TxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \FT232_UART:BUART:sTX:TxShifter:z0\:SIGNAL IS 2;
SIGNAL \FT232_UART:BUART:sTX:TxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \FT232_UART:BUART:sTX:TxShifter:ff0\:SIGNAL IS 2;
SIGNAL \FT232_UART:BUART:sTX:TxShifter:ce1\ : bit;
ATTRIBUTE port_state_att of \FT232_UART:BUART:sTX:TxShifter:ce1\:SIGNAL IS 2;
SIGNAL \FT232_UART:BUART:sTX:TxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \FT232_UART:BUART:sTX:TxShifter:cl1\:SIGNAL IS 2;
SIGNAL \FT232_UART:BUART:sTX:TxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \FT232_UART:BUART:sTX:TxShifter:z1\:SIGNAL IS 2;
SIGNAL \FT232_UART:BUART:sTX:TxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \FT232_UART:BUART:sTX:TxShifter:ff1\:SIGNAL IS 2;
SIGNAL \FT232_UART:BUART:sTX:TxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \FT232_UART:BUART:sTX:TxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \FT232_UART:BUART:sTX:TxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \FT232_UART:BUART:sTX:TxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \FT232_UART:BUART:sTX:TxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \FT232_UART:BUART:sTX:TxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \FT232_UART:BUART:tx_shift_out\ : bit;
SIGNAL \FT232_UART:BUART:tx_fifo_notfull\ : bit;
SIGNAL \FT232_UART:BUART:tx_fifo_empty\ : bit;
SIGNAL \FT232_UART:BUART:sTX:TxShifter:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \FT232_UART:BUART:sTX:TxShifter:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \FT232_UART:BUART:sTX:TxShifter:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \FT232_UART:BUART:sTX:TxShifter:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \FT232_UART:BUART:sTX:TxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \FT232_UART:BUART:sTX:TxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \FT232_UART:BUART:sTX:TxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \FT232_UART:BUART:sTX:TxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \FT232_UART:BUART:sTX:TxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \FT232_UART:BUART:sTX:TxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \FT232_UART:BUART:sTX:TxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \FT232_UART:BUART:sTX:TxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \FT232_UART:BUART:sTX:TxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \FT232_UART:BUART:sTX:TxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \FT232_UART:BUART:sTX:TxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \FT232_UART:BUART:sTX:TxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \FT232_UART:BUART:sTX:TxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \FT232_UART:BUART:sTX:TxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \FT232_UART:BUART:sTX:TxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \FT232_UART:BUART:sTX:TxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \FT232_UART:BUART:sTX:TxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \FT232_UART:BUART:sTX:TxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \FT232_UART:BUART:sTX:TxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \FT232_UART:BUART:sTX:TxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \FT232_UART:BUART:sTX:TxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \FT232_UART:BUART:sTX:TxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \FT232_UART:BUART:sTX:TxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \FT232_UART:BUART:sTX:TxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \FT232_UART:BUART:sTX:TxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \FT232_UART:BUART:sTX:TxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \FT232_UART:BUART:sTX:TxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \FT232_UART:BUART:sTX:TxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \FT232_UART:BUART:sTX:TxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \FT232_UART:BUART:sTX:TxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \FT232_UART:BUART:sTX:TxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \FT232_UART:BUART:sTX:TxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \FT232_UART:BUART:counter_load_not\ : bit;
SIGNAL \FT232_UART:BUART:tx_state_2\ : bit;
SIGNAL \FT232_UART:BUART:tx_bitclk_dp\ : bit;
SIGNAL \FT232_UART:BUART:tx_counter_dp\ : bit;
SIGNAL \FT232_UART:BUART:sc_out_7\ : bit;
SIGNAL \FT232_UART:BUART:sc_out_6\ : bit;
SIGNAL \FT232_UART:BUART:sc_out_5\ : bit;
SIGNAL \FT232_UART:BUART:sc_out_4\ : bit;
SIGNAL \FT232_UART:BUART:sc_out_3\ : bit;
SIGNAL \FT232_UART:BUART:sc_out_2\ : bit;
SIGNAL \FT232_UART:BUART:sc_out_1\ : bit;
SIGNAL \FT232_UART:BUART:sc_out_0\ : bit;
SIGNAL \FT232_UART:BUART:tx_counter_tc\ : bit;
SIGNAL \FT232_UART:BUART:tx_status_6\ : bit;
SIGNAL \FT232_UART:BUART:tx_status_5\ : bit;
SIGNAL \FT232_UART:BUART:tx_status_4\ : bit;
SIGNAL \FT232_UART:BUART:tx_status_0\ : bit;
SIGNAL \FT232_UART:BUART:tx_status_1\ : bit;
SIGNAL \FT232_UART:BUART:tx_status_2\ : bit;
SIGNAL \FT232_UART:BUART:tx_status_3\ : bit;
SIGNAL Net_17 : bit;
SIGNAL \FT232_UART:BUART:tx_bitclk\ : bit;
SIGNAL \FT232_UART:BUART:tx_ctrl_mark_last\ : bit;
SIGNAL \FT232_UART:BUART:tx_mark\ : bit;
SIGNAL \FT232_UART:BUART:tx_parity_bit\ : bit;
SIGNAL \FT232_UART:BUART:rx_addressmatch\ : bit;
SIGNAL \FT232_UART:BUART:rx_addressmatch1\ : bit;
SIGNAL \FT232_UART:BUART:rx_addressmatch2\ : bit;
SIGNAL \FT232_UART:BUART:rx_state_1\ : bit;
SIGNAL \FT232_UART:BUART:rx_state_0\ : bit;
SIGNAL \FT232_UART:BUART:rx_bitclk_enable\ : bit;
SIGNAL \FT232_UART:BUART:rx_postpoll\ : bit;
SIGNAL \FT232_UART:BUART:rx_load_fifo\ : bit;
SIGNAL \FT232_UART:BUART:sRX:RxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \FT232_UART:BUART:sRX:RxShifter:cl0\:SIGNAL IS 2;
SIGNAL \FT232_UART:BUART:sRX:RxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \FT232_UART:BUART:sRX:RxShifter:z0\:SIGNAL IS 2;
SIGNAL \FT232_UART:BUART:sRX:RxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \FT232_UART:BUART:sRX:RxShifter:ff0\:SIGNAL IS 2;
SIGNAL \FT232_UART:BUART:sRX:RxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \FT232_UART:BUART:sRX:RxShifter:cl1\:SIGNAL IS 2;
SIGNAL \FT232_UART:BUART:sRX:RxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \FT232_UART:BUART:sRX:RxShifter:z1\:SIGNAL IS 2;
SIGNAL \FT232_UART:BUART:sRX:RxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \FT232_UART:BUART:sRX:RxShifter:ff1\:SIGNAL IS 2;
SIGNAL \FT232_UART:BUART:sRX:RxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \FT232_UART:BUART:sRX:RxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \FT232_UART:BUART:sRX:RxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \FT232_UART:BUART:sRX:RxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \FT232_UART:BUART:sRX:RxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \FT232_UART:BUART:sRX:RxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \FT232_UART:BUART:hd_shift_out\ : bit;
SIGNAL \FT232_UART:BUART:rx_fifonotempty\ : bit;
SIGNAL \FT232_UART:BUART:rx_fifofull\ : bit;
SIGNAL \FT232_UART:BUART:hd_tx_fifo_notfull\ : bit;
SIGNAL \FT232_UART:BUART:hd_tx_fifo_empty\ : bit;
SIGNAL \FT232_UART:BUART:sRX:RxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \FT232_UART:BUART:sRX:RxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \FT232_UART:BUART:sRX:RxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \FT232_UART:BUART:sRX:RxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \FT232_UART:BUART:sRX:RxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \FT232_UART:BUART:sRX:RxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \FT232_UART:BUART:sRX:RxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \FT232_UART:BUART:sRX:RxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \FT232_UART:BUART:sRX:RxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \FT232_UART:BUART:sRX:RxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \FT232_UART:BUART:sRX:RxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \FT232_UART:BUART:sRX:RxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \FT232_UART:BUART:sRX:RxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \FT232_UART:BUART:sRX:RxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \FT232_UART:BUART:sRX:RxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \FT232_UART:BUART:sRX:RxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \FT232_UART:BUART:sRX:RxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \FT232_UART:BUART:sRX:RxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \FT232_UART:BUART:sRX:RxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \FT232_UART:BUART:sRX:RxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \FT232_UART:BUART:sRX:RxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \FT232_UART:BUART:sRX:RxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \FT232_UART:BUART:sRX:RxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \FT232_UART:BUART:sRX:RxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \FT232_UART:BUART:sRX:RxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \FT232_UART:BUART:sRX:RxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \FT232_UART:BUART:sRX:RxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \FT232_UART:BUART:sRX:RxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \FT232_UART:BUART:sRX:RxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \FT232_UART:BUART:sRX:RxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \FT232_UART:BUART:sRX:RxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \FT232_UART:BUART:sRX:RxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \FT232_UART:BUART:rx_counter_load\ : bit;
SIGNAL \FT232_UART:BUART:rx_state_3\ : bit;
SIGNAL \FT232_UART:BUART:rx_state_2\ : bit;
SIGNAL \FT232_UART:BUART:rx_bitclk_pre\ : bit;
SIGNAL \FT232_UART:BUART:rx_count_2\ : bit;
SIGNAL \FT232_UART:BUART:rx_count_1\ : bit;
SIGNAL \FT232_UART:BUART:rx_count_0\ : bit;
SIGNAL \FT232_UART:BUART:rx_bitclk_pre16x\ : bit;
SIGNAL \FT232_UART:BUART:rx_count_6\ : bit;
SIGNAL \FT232_UART:BUART:rx_count_5\ : bit;
SIGNAL \FT232_UART:BUART:rx_count_4\ : bit;
SIGNAL \FT232_UART:BUART:rx_count_3\ : bit;
SIGNAL \FT232_UART:BUART:rx_count7_tc\ : bit;
SIGNAL \FT232_UART:BUART:rx_count7_bit8_wire\ : bit;
SIGNAL \FT232_UART:BUART:rx_bitclk\ : bit;
SIGNAL \FT232_UART:BUART:rx_state_stop1_reg\ : bit;
SIGNAL \FT232_UART:BUART:rx_poll_bit1\ : bit;
SIGNAL \FT232_UART:BUART:rx_poll_bit2\ : bit;
SIGNAL \FT232_UART:BUART:pollingrange\ : bit;
SIGNAL \FT232_UART:BUART:pollcount_1\ : bit;
SIGNAL Net_20 : bit;
SIGNAL add_vv_vv_MODGEN_6_1 : bit;
SIGNAL \FT232_UART:BUART:pollcount_0\ : bit;
SIGNAL add_vv_vv_MODGEN_6_0 : bit;
SIGNAL cmp_vv_vv_MODGEN_7 : bit;
SIGNAL cmp_vv_vv_MODGEN_8 : bit;
SIGNAL \FT232_UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:a_1\ : bit;
SIGNAL MODIN5_1 : bit;
SIGNAL \FT232_UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:a_0\ : bit;
SIGNAL MODIN5_0 : bit;
SIGNAL \FT232_UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:b_1\ : bit;
SIGNAL \FT232_UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:b_0\ : bit;
SIGNAL \FT232_UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_1\ : bit;
SIGNAL \FT232_UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_0\ : bit;
SIGNAL \FT232_UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \FT232_UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \FT232_UART:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \FT232_UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:newa_1\ : bit;
SIGNAL MODIN6_1 : bit;
SIGNAL \FT232_UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:newa_0\ : bit;
SIGNAL MODIN6_0 : bit;
SIGNAL \FT232_UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_1\ : bit;
SIGNAL \FT232_UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_0\ : bit;
SIGNAL \FT232_UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:dataa_1\ : bit;
SIGNAL \FT232_UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:dataa_0\ : bit;
SIGNAL \FT232_UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:datab_1\ : bit;
SIGNAL \FT232_UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:datab_0\ : bit;
SIGNAL \FT232_UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_1\ : bit;
SIGNAL \FT232_UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_1\ : bit;
SIGNAL \FT232_UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\ : bit;
SIGNAL \FT232_UART:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_0\ : bit;
SIGNAL \FT232_UART:BUART:sRX:s23Poll:MODULE_8:g2:a0:newa_1\ : bit;
SIGNAL MODIN7_1 : bit;
SIGNAL \FT232_UART:BUART:sRX:s23Poll:MODULE_8:g2:a0:newa_0\ : bit;
SIGNAL MODIN7_0 : bit;
SIGNAL \FT232_UART:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_1\ : bit;
SIGNAL \FT232_UART:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_0\ : bit;
SIGNAL \FT232_UART:BUART:sRX:s23Poll:MODULE_8:g2:a0:dataa_1\ : bit;
SIGNAL \FT232_UART:BUART:sRX:s23Poll:MODULE_8:g2:a0:dataa_0\ : bit;
SIGNAL \FT232_UART:BUART:sRX:s23Poll:MODULE_8:g2:a0:datab_1\ : bit;
SIGNAL \FT232_UART:BUART:sRX:s23Poll:MODULE_8:g2:a0:datab_0\ : bit;
SIGNAL \FT232_UART:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_1\ : bit;
SIGNAL \FT232_UART:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_1\ : bit;
SIGNAL \FT232_UART:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\ : bit;
SIGNAL \FT232_UART:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_0\ : bit;
SIGNAL \FT232_UART:BUART:rx_status_0\ : bit;
SIGNAL \FT232_UART:BUART:rx_markspace_status\ : bit;
SIGNAL \FT232_UART:BUART:rx_status_1\ : bit;
SIGNAL \FT232_UART:BUART:rx_status_2\ : bit;
SIGNAL \FT232_UART:BUART:rx_parity_error_status\ : bit;
SIGNAL \FT232_UART:BUART:rx_status_3\ : bit;
SIGNAL \FT232_UART:BUART:rx_stop_bit_error\ : bit;
SIGNAL \FT232_UART:BUART:rx_status_4\ : bit;
SIGNAL \FT232_UART:BUART:rx_status_5\ : bit;
SIGNAL \FT232_UART:BUART:rx_status_6\ : bit;
SIGNAL \FT232_UART:BUART:rx_addr_match_status\ : bit;
SIGNAL Net_16 : bit;
SIGNAL \FT232_UART:BUART:rx_markspace_pre\ : bit;
SIGNAL \FT232_UART:BUART:rx_parity_error_pre\ : bit;
SIGNAL \FT232_UART:BUART:rx_break_status\ : bit;
SIGNAL cmp_vv_vv_MODGEN_9 : bit;
SIGNAL \FT232_UART:BUART:rx_address_detected\ : bit;
SIGNAL \FT232_UART:BUART:rx_last\ : bit;
SIGNAL \FT232_UART:BUART:rx_parity_bit\ : bit;
SIGNAL cmp_vv_vv_MODGEN_10 : bit;
SIGNAL \FT232_UART:BUART:sRX:MODULE_9:g2:a0:newa_6\ : bit;
SIGNAL \FT232_UART:BUART:sRX:MODULE_9:g2:a0:newa_5\ : bit;
SIGNAL \FT232_UART:BUART:sRX:MODULE_9:g2:a0:newa_4\ : bit;
SIGNAL \FT232_UART:BUART:sRX:MODULE_9:g2:a0:newa_3\ : bit;
SIGNAL MODIN8_6 : bit;
SIGNAL \FT232_UART:BUART:sRX:MODULE_9:g2:a0:newa_2\ : bit;
SIGNAL MODIN8_5 : bit;
SIGNAL \FT232_UART:BUART:sRX:MODULE_9:g2:a0:newa_1\ : bit;
SIGNAL MODIN8_4 : bit;
SIGNAL \FT232_UART:BUART:sRX:MODULE_9:g2:a0:newa_0\ : bit;
SIGNAL MODIN8_3 : bit;
SIGNAL \FT232_UART:BUART:sRX:MODULE_9:g2:a0:newb_6\ : bit;
SIGNAL \FT232_UART:BUART:sRX:MODULE_9:g2:a0:newb_5\ : bit;
SIGNAL \FT232_UART:BUART:sRX:MODULE_9:g2:a0:newb_4\ : bit;
SIGNAL \FT232_UART:BUART:sRX:MODULE_9:g2:a0:newb_3\ : bit;
SIGNAL \FT232_UART:BUART:sRX:MODULE_9:g2:a0:newb_2\ : bit;
SIGNAL \FT232_UART:BUART:sRX:MODULE_9:g2:a0:newb_1\ : bit;
SIGNAL \FT232_UART:BUART:sRX:MODULE_9:g2:a0:newb_0\ : bit;
SIGNAL \FT232_UART:BUART:sRX:MODULE_9:g2:a0:dataa_6\ : bit;
SIGNAL \FT232_UART:BUART:sRX:MODULE_9:g2:a0:dataa_5\ : bit;
SIGNAL \FT232_UART:BUART:sRX:MODULE_9:g2:a0:dataa_4\ : bit;
SIGNAL \FT232_UART:BUART:sRX:MODULE_9:g2:a0:dataa_3\ : bit;
SIGNAL \FT232_UART:BUART:sRX:MODULE_9:g2:a0:dataa_2\ : bit;
SIGNAL \FT232_UART:BUART:sRX:MODULE_9:g2:a0:dataa_1\ : bit;
SIGNAL \FT232_UART:BUART:sRX:MODULE_9:g2:a0:dataa_0\ : bit;
SIGNAL \FT232_UART:BUART:sRX:MODULE_9:g2:a0:datab_6\ : bit;
SIGNAL \FT232_UART:BUART:sRX:MODULE_9:g2:a0:datab_5\ : bit;
SIGNAL \FT232_UART:BUART:sRX:MODULE_9:g2:a0:datab_4\ : bit;
SIGNAL \FT232_UART:BUART:sRX:MODULE_9:g2:a0:datab_3\ : bit;
SIGNAL \FT232_UART:BUART:sRX:MODULE_9:g2:a0:datab_2\ : bit;
SIGNAL \FT232_UART:BUART:sRX:MODULE_9:g2:a0:datab_1\ : bit;
SIGNAL \FT232_UART:BUART:sRX:MODULE_9:g2:a0:datab_0\ : bit;
SIGNAL \FT232_UART:BUART:sRX:MODULE_9:g2:a0:lta_6\ : bit;
SIGNAL \FT232_UART:BUART:sRX:MODULE_9:g2:a0:gta_6\ : bit;
SIGNAL \FT232_UART:BUART:sRX:MODULE_9:g2:a0:lta_5\ : bit;
SIGNAL \FT232_UART:BUART:sRX:MODULE_9:g2:a0:gta_5\ : bit;
SIGNAL \FT232_UART:BUART:sRX:MODULE_9:g2:a0:lta_4\ : bit;
SIGNAL \FT232_UART:BUART:sRX:MODULE_9:g2:a0:gta_4\ : bit;
SIGNAL \FT232_UART:BUART:sRX:MODULE_9:g2:a0:lta_3\ : bit;
SIGNAL \FT232_UART:BUART:sRX:MODULE_9:g2:a0:gta_3\ : bit;
SIGNAL \FT232_UART:BUART:sRX:MODULE_9:g2:a0:lta_2\ : bit;
SIGNAL \FT232_UART:BUART:sRX:MODULE_9:g2:a0:gta_2\ : bit;
SIGNAL \FT232_UART:BUART:sRX:MODULE_9:g2:a0:lta_1\ : bit;
SIGNAL \FT232_UART:BUART:sRX:MODULE_9:g2:a0:gta_1\ : bit;
SIGNAL \FT232_UART:BUART:sRX:MODULE_9:g2:a0:lta_0\ : bit;
SIGNAL \FT232_UART:BUART:sRX:MODULE_9:g2:a0:gta_0\ : bit;
SIGNAL \FT232_UART:BUART:sRX:MODULE_10:g1:a0:newa_0\ : bit;
SIGNAL \FT232_UART:BUART:sRX:MODULE_10:g1:a0:newb_0\ : bit;
SIGNAL \FT232_UART:BUART:sRX:MODULE_10:g1:a0:dataa_0\ : bit;
SIGNAL \FT232_UART:BUART:sRX:MODULE_10:g1:a0:datab_0\ : bit;
SIGNAL \FT232_UART:BUART:sRX:MODULE_10:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \FT232_UART:BUART:sRX:MODULE_10:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \FT232_UART:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \FT232_UART:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \FT232_UART:BUART:sRX:MODULE_10:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \FT232_UART:BUART:sRX:MODULE_10:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \FT232_UART:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \FT232_UART:BUART:sRX:MODULE_10:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \FT232_UART:BUART:sRX:MODULE_10:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \FT232_UART:BUART:sRX:MODULE_10:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \FT232_UART:BUART:sRX:MODULE_10:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \FT232_UART:BUART:sRX:MODULE_10:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \FT232_UART:BUART:sRX:MODULE_10:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \FT232_UART:BUART:sRX:MODULE_10:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \FT232_UART:BUART:sRX:MODULE_10:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \FT232_UART:BUART:sRX:MODULE_10:g1:a0:xeq\ : bit;
SIGNAL \FT232_UART:BUART:sRX:MODULE_10:g1:a0:xneq\ : bit;
SIGNAL \FT232_UART:BUART:sRX:MODULE_10:g1:a0:xlt\ : bit;
SIGNAL \FT232_UART:BUART:sRX:MODULE_10:g1:a0:xlte\ : bit;
SIGNAL \FT232_UART:BUART:sRX:MODULE_10:g1:a0:xgt\ : bit;
SIGNAL \FT232_UART:BUART:sRX:MODULE_10:g1:a0:xgte\ : bit;
SIGNAL \FT232_UART:BUART:sRX:MODULE_10:lt\ : bit;
ATTRIBUTE port_state_att of \FT232_UART:BUART:sRX:MODULE_10:lt\:SIGNAL IS 2;
SIGNAL \FT232_UART:BUART:sRX:MODULE_10:eq\ : bit;
ATTRIBUTE port_state_att of \FT232_UART:BUART:sRX:MODULE_10:eq\:SIGNAL IS 2;
SIGNAL \FT232_UART:BUART:sRX:MODULE_10:gt\ : bit;
ATTRIBUTE port_state_att of \FT232_UART:BUART:sRX:MODULE_10:gt\:SIGNAL IS 2;
SIGNAL \FT232_UART:BUART:sRX:MODULE_10:gte\ : bit;
ATTRIBUTE port_state_att of \FT232_UART:BUART:sRX:MODULE_10:gte\:SIGNAL IS 2;
SIGNAL \FT232_UART:BUART:sRX:MODULE_10:lte\ : bit;
ATTRIBUTE port_state_att of \FT232_UART:BUART:sRX:MODULE_10:lte\:SIGNAL IS 2;
SIGNAL tmpOE__FT232_Rx_net_0 : bit;
SIGNAL tmpIO_0__FT232_Rx_net_0 : bit;
TERMINAL tmpSIOVREF__FT232_Rx_net_0 : bit;
SIGNAL tmpINTERRUPT_0__FT232_Rx_net_0 : bit;
SIGNAL tmpOE__FT232_Tx_net_0 : bit;
SIGNAL Net_426 : bit;
SIGNAL tmpFB_0__FT232_Tx_net_0 : bit;
SIGNAL tmpIO_0__FT232_Tx_net_0 : bit;
TERMINAL tmpSIOVREF__FT232_Tx_net_0 : bit;
SIGNAL tmpINTERRUPT_0__FT232_Tx_net_0 : bit;
SIGNAL tmpOE__Motor_Left_Front_PWM_net_0 : bit;
SIGNAL Net_1131 : bit;
SIGNAL tmpFB_0__Motor_Left_Front_PWM_net_0 : bit;
SIGNAL tmpIO_0__Motor_Left_Front_PWM_net_0 : bit;
TERMINAL tmpSIOVREF__Motor_Left_Front_PWM_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Motor_Left_Front_PWM_net_0 : bit;
SIGNAL Net_428 : bit;
SIGNAL Net_506 : bit;
SIGNAL \PWM_Left_Front:Net_107\ : bit;
SIGNAL \PWM_Left_Front:Net_113\ : bit;
SIGNAL Net_492 : bit;
SIGNAL \PWM_Left_Front:Net_63\ : bit;
SIGNAL \PWM_Left_Front:Net_57\ : bit;
SIGNAL \PWM_Left_Front:Net_54\ : bit;
SIGNAL Net_1146 : bit;
SIGNAL Net_1143 : bit;
SIGNAL Net_1137 : bit;
SIGNAL \PWM_Left_Front:Net_114\ : bit;
SIGNAL tmpOE__FT232_Detect_net_0 : bit;
SIGNAL tmpIO_0__FT232_Detect_net_0 : bit;
TERMINAL tmpSIOVREF__FT232_Detect_net_0 : bit;
SIGNAL tmpINTERRUPT_0__FT232_Detect_net_0 : bit;
SIGNAL tmpOE__Onboard_LED_net_0 : bit;
SIGNAL tmpFB_0__Onboard_LED_net_0 : bit;
SIGNAL tmpIO_0__Onboard_LED_net_0 : bit;
TERMINAL tmpSIOVREF__Onboard_LED_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Onboard_LED_net_0 : bit;
SIGNAL tmpOE__I2C_SDA_net_0 : bit;
SIGNAL tmpFB_0__I2C_SDA_net_0 : bit;
SIGNAL Net_998 : bit;
TERMINAL tmpSIOVREF__I2C_SDA_net_0 : bit;
SIGNAL tmpINTERRUPT_0__I2C_SDA_net_0 : bit;
SIGNAL tmpOE__I2C_SCL_net_0 : bit;
SIGNAL tmpFB_0__I2C_SCL_net_0 : bit;
SIGNAL Net_1203 : bit;
TERMINAL tmpSIOVREF__I2C_SCL_net_0 : bit;
SIGNAL tmpINTERRUPT_0__I2C_SCL_net_0 : bit;
SIGNAL \I2C:sda_x_wire\ : bit;
SIGNAL \I2C:Net_643_1\ : bit;
SIGNAL \I2C:Net_697\ : bit;
SIGNAL \I2C:bus_clk\ : bit;
SIGNAL \I2C:Net_1109_0\ : bit;
SIGNAL \I2C:Net_1109_1\ : bit;
SIGNAL \I2C:Net_643_0\ : bit;
SIGNAL \I2C:Net_643_2\ : bit;
SIGNAL \I2C:scl_x_wire\ : bit;
SIGNAL \I2C:Net_969\ : bit;
SIGNAL \I2C:Net_968\ : bit;
SIGNAL \I2C:udb_clk\ : bit;
SIGNAL Net_1206 : bit;
SIGNAL \I2C:Net_973\ : bit;
SIGNAL Net_1207 : bit;
SIGNAL \I2C:Net_974\ : bit;
SIGNAL \I2C:scl_yfb\ : bit;
SIGNAL \I2C:sda_yfb\ : bit;
SIGNAL \I2C:tmpOE__Bufoe_scl_net_0\ : bit;
SIGNAL \I2C:tmpOE__Bufoe_sda_net_0\ : bit;
SIGNAL \I2C:timeout_clk\ : bit;
SIGNAL Net_1212 : bit;
SIGNAL \I2C:Net_975\ : bit;
SIGNAL Net_1210 : bit;
SIGNAL Net_1211 : bit;
SIGNAL Net_1239 : bit;
SIGNAL Net_1093 : bit;
SIGNAL Net_1017 : bit;
SIGNAL Net_1122 : bit;
SIGNAL Net_1108 : bit;
SIGNAL \Timer_Channel_Left:Net_260\ : bit;
SIGNAL Net_287 : bit;
SIGNAL \Timer_Channel_Left:Net_55\ : bit;
SIGNAL Net_1238 : bit;
SIGNAL \Timer_Channel_Left:Net_53\ : bit;
SIGNAL \Timer_Channel_Left:TimerUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Timer_Channel_Left:TimerUDB:Clk_Ctl_i\ : bit;
SIGNAL \Timer_Channel_Left:TimerUDB:control_7\ : bit;
SIGNAL \Timer_Channel_Left:TimerUDB:control_6\ : bit;
SIGNAL \Timer_Channel_Left:TimerUDB:control_5\ : bit;
SIGNAL \Timer_Channel_Left:TimerUDB:control_4\ : bit;
SIGNAL \Timer_Channel_Left:TimerUDB:control_3\ : bit;
SIGNAL \Timer_Channel_Left:TimerUDB:control_2\ : bit;
SIGNAL \Timer_Channel_Left:TimerUDB:control_1\ : bit;
SIGNAL \Timer_Channel_Left:TimerUDB:control_0\ : bit;
SIGNAL \Timer_Channel_Left:TimerUDB:ctrl_enable\ : bit;
SIGNAL \Timer_Channel_Left:TimerUDB:ctrl_ten\ : bit;
SIGNAL \Timer_Channel_Left:TimerUDB:ctrl_cmode_1\ : bit;
SIGNAL \Timer_Channel_Left:TimerUDB:ctrl_cmode_0\ : bit;
SIGNAL \Timer_Channel_Left:TimerUDB:ctrl_tmode_1\ : bit;
SIGNAL \Timer_Channel_Left:TimerUDB:ctrl_tmode_0\ : bit;
SIGNAL \Timer_Channel_Left:TimerUDB:ctrl_ic_1\ : bit;
SIGNAL \Timer_Channel_Left:TimerUDB:ctrl_ic_0\ : bit;
SIGNAL \Timer_Channel_Left:TimerUDB:fifo_load_polarized\ : bit;
SIGNAL Net_1114 : bit;
SIGNAL \Timer_Channel_Left:TimerUDB:capture_last\ : bit;
SIGNAL \Timer_Channel_Left:TimerUDB:capt_fifo_load\ : bit;
ATTRIBUTE soft of \Timer_Channel_Left:TimerUDB:capt_fifo_load\:SIGNAL IS '1';
SIGNAL \Timer_Channel_Left:TimerUDB:timer_enable\ : bit;
SIGNAL \Timer_Channel_Left:TimerUDB:run_mode\ : bit;
SIGNAL \Timer_Channel_Left:TimerUDB:hwEnable\ : bit;
SIGNAL \Timer_Channel_Left:TimerUDB:status_tc\ : bit;
SIGNAL \Timer_Channel_Left:TimerUDB:trigger_enable\ : bit;
SIGNAL \Timer_Channel_Left:TimerUDB:per_zero\ : bit;
SIGNAL \Timer_Channel_Left:TimerUDB:tc_i\ : bit;
SIGNAL \Timer_Channel_Left:TimerUDB:tc_reg_i\ : bit;
SIGNAL \Timer_Channel_Left:TimerUDB:hwEnable_reg\ : bit;
SIGNAL \Timer_Channel_Left:TimerUDB:capture_out_reg_i\ : bit;
SIGNAL Net_1237 : bit;
SIGNAL \Timer_Channel_Left:TimerUDB:int_capt_count_1\ : bit;
SIGNAL Net_1110 : bit;
SIGNAL cmp_vv_vv_MODGEN_11 : bit;
SIGNAL add_vv_vv_MODGEN_12_1 : bit;
SIGNAL \Timer_Channel_Left:TimerUDB:int_capt_count_0\ : bit;
SIGNAL add_vv_vv_MODGEN_12_0 : bit;
SIGNAL \Timer_Channel_Left:TimerUDB:capt_int_temp\ : bit;
SIGNAL \Timer_Channel_Left:TimerUDB:capt_fifo_load_int\ : bit;
SIGNAL \Timer_Channel_Left:TimerUDB:sIntCapCount:MODULE_11:g1:a0:newa_1\ : bit;
SIGNAL MODIN9_1 : bit;
SIGNAL \Timer_Channel_Left:TimerUDB:sIntCapCount:MODULE_11:g1:a0:newa_0\ : bit;
SIGNAL MODIN9_0 : bit;
SIGNAL \Timer_Channel_Left:TimerUDB:sIntCapCount:MODULE_11:g1:a0:newb_1\ : bit;
SIGNAL MODIN10_1 : bit;
SIGNAL \Timer_Channel_Left:TimerUDB:sIntCapCount:MODULE_11:g1:a0:newb_0\ : bit;
SIGNAL MODIN10_0 : bit;
SIGNAL \Timer_Channel_Left:TimerUDB:sIntCapCount:MODULE_11:g1:a0:dataa_1\ : bit;
SIGNAL \Timer_Channel_Left:TimerUDB:sIntCapCount:MODULE_11:g1:a0:dataa_0\ : bit;
SIGNAL \Timer_Channel_Left:TimerUDB:sIntCapCount:MODULE_11:g1:a0:datab_1\ : bit;
SIGNAL \Timer_Channel_Left:TimerUDB:sIntCapCount:MODULE_11:g1:a0:datab_0\ : bit;
SIGNAL \Timer_Channel_Left:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:a_1\ : bit;
SIGNAL \Timer_Channel_Left:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \Timer_Channel_Left:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:b_1\ : bit;
SIGNAL \Timer_Channel_Left:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \Timer_Channel_Left:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:xnor_array_1\ : bit;
SIGNAL \Timer_Channel_Left:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \Timer_Channel_Left:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \Timer_Channel_Left:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \Timer_Channel_Left:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:eq_1\ : bit;
SIGNAL \Timer_Channel_Left:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \Timer_Channel_Left:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \Timer_Channel_Left:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \Timer_Channel_Left:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \Timer_Channel_Left:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \Timer_Channel_Left:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \Timer_Channel_Left:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:lt_1\ : bit;
SIGNAL \Timer_Channel_Left:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:gt_1\ : bit;
SIGNAL \Timer_Channel_Left:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \Timer_Channel_Left:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \Timer_Channel_Left:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \Timer_Channel_Left:TimerUDB:sIntCapCount:MODULE_11:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \Timer_Channel_Left:TimerUDB:sIntCapCount:MODULE_11:g1:a0:xeq\ : bit;
SIGNAL \Timer_Channel_Left:TimerUDB:sIntCapCount:MODULE_11:g1:a0:xneq\ : bit;
SIGNAL \Timer_Channel_Left:TimerUDB:sIntCapCount:MODULE_11:g1:a0:xlt\ : bit;
SIGNAL \Timer_Channel_Left:TimerUDB:sIntCapCount:MODULE_11:g1:a0:xlte\ : bit;
SIGNAL \Timer_Channel_Left:TimerUDB:sIntCapCount:MODULE_11:g1:a0:xgt\ : bit;
SIGNAL \Timer_Channel_Left:TimerUDB:sIntCapCount:MODULE_11:g1:a0:xgte\ : bit;
SIGNAL \Timer_Channel_Left:TimerUDB:sIntCapCount:MODULE_11:lt\ : bit;
ATTRIBUTE port_state_att of \Timer_Channel_Left:TimerUDB:sIntCapCount:MODULE_11:lt\:SIGNAL IS 2;
SIGNAL \Timer_Channel_Left:TimerUDB:sIntCapCount:MODULE_11:gt\ : bit;
ATTRIBUTE port_state_att of \Timer_Channel_Left:TimerUDB:sIntCapCount:MODULE_11:gt\:SIGNAL IS 2;
SIGNAL \Timer_Channel_Left:TimerUDB:sIntCapCount:MODULE_11:gte\ : bit;
ATTRIBUTE port_state_att of \Timer_Channel_Left:TimerUDB:sIntCapCount:MODULE_11:gte\:SIGNAL IS 2;
SIGNAL \Timer_Channel_Left:TimerUDB:sIntCapCount:MODULE_11:lte\ : bit;
ATTRIBUTE port_state_att of \Timer_Channel_Left:TimerUDB:sIntCapCount:MODULE_11:lte\:SIGNAL IS 2;
SIGNAL \Timer_Channel_Left:TimerUDB:sIntCapCount:MODULE_11:neq\ : bit;
ATTRIBUTE port_state_att of \Timer_Channel_Left:TimerUDB:sIntCapCount:MODULE_11:neq\:SIGNAL IS 2;
SIGNAL \Timer_Channel_Left:TimerUDB:sIntCapCount:MODULE_12:g2:a0:a_1\ : bit;
SIGNAL MODIN11_1 : bit;
SIGNAL \Timer_Channel_Left:TimerUDB:sIntCapCount:MODULE_12:g2:a0:a_0\ : bit;
SIGNAL MODIN11_0 : bit;
SIGNAL \Timer_Channel_Left:TimerUDB:sIntCapCount:MODULE_12:g2:a0:b_1\ : bit;
SIGNAL \Timer_Channel_Left:TimerUDB:sIntCapCount:MODULE_12:g2:a0:b_0\ : bit;
SIGNAL \Timer_Channel_Left:TimerUDB:sIntCapCount:MODULE_12:g2:a0:s_1\ : bit;
SIGNAL \Timer_Channel_Left:TimerUDB:sIntCapCount:MODULE_12:g2:a0:s_0\ : bit;
SIGNAL \Timer_Channel_Left:TimerUDB:sIntCapCount:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \Timer_Channel_Left:TimerUDB:sIntCapCount:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \Timer_Channel_Left:TimerUDB:sIntCapCount:MODULE_12:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \Timer_Channel_Left:TimerUDB:runmode_enable\ : bit;
SIGNAL \Timer_Channel_Left:TimerUDB:trig_reg\ : bit;
SIGNAL \Timer_Channel_Left:TimerUDB:status_6\ : bit;
SIGNAL \Timer_Channel_Left:TimerUDB:status_5\ : bit;
SIGNAL \Timer_Channel_Left:TimerUDB:status_4\ : bit;
SIGNAL \Timer_Channel_Left:TimerUDB:status_0\ : bit;
SIGNAL \Timer_Channel_Left:TimerUDB:status_1\ : bit;
SIGNAL \Timer_Channel_Left:TimerUDB:status_2\ : bit;
SIGNAL \Timer_Channel_Left:TimerUDB:fifo_full\ : bit;
SIGNAL \Timer_Channel_Left:TimerUDB:status_3\ : bit;
SIGNAL \Timer_Channel_Left:TimerUDB:fifo_nempty\ : bit;
SIGNAL \Timer_Channel_Left:TimerUDB:cs_addr_2\ : bit;
SIGNAL \Timer_Channel_Left:TimerUDB:cs_addr_1\ : bit;
SIGNAL \Timer_Channel_Left:TimerUDB:cs_addr_0\ : bit;
SIGNAL \Timer_Channel_Left:TimerUDB:zeros_3\ : bit;
SIGNAL \Timer_Channel_Left:TimerUDB:zeros_2\ : bit;
SIGNAL \Timer_Channel_Left:TimerUDB:sT16:timerdp:ce0_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Channel_Left:TimerUDB:sT16:timerdp:ce0_0\:SIGNAL IS 2;
SIGNAL \Timer_Channel_Left:TimerUDB:sT16:timerdp:cl0_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Channel_Left:TimerUDB:sT16:timerdp:cl0_0\:SIGNAL IS 2;
SIGNAL \Timer_Channel_Left:TimerUDB:nc0\ : bit;
SIGNAL \Timer_Channel_Left:TimerUDB:sT16:timerdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Channel_Left:TimerUDB:sT16:timerdp:ff0_0\:SIGNAL IS 2;
SIGNAL \Timer_Channel_Left:TimerUDB:sT16:timerdp:ce1_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Channel_Left:TimerUDB:sT16:timerdp:ce1_0\:SIGNAL IS 2;
SIGNAL \Timer_Channel_Left:TimerUDB:sT16:timerdp:cl1_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Channel_Left:TimerUDB:sT16:timerdp:cl1_0\:SIGNAL IS 2;
SIGNAL \Timer_Channel_Left:TimerUDB:sT16:timerdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Channel_Left:TimerUDB:sT16:timerdp:z1_0\:SIGNAL IS 2;
SIGNAL \Timer_Channel_Left:TimerUDB:sT16:timerdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Channel_Left:TimerUDB:sT16:timerdp:ff1_0\:SIGNAL IS 2;
SIGNAL \Timer_Channel_Left:TimerUDB:sT16:timerdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Channel_Left:TimerUDB:sT16:timerdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \Timer_Channel_Left:TimerUDB:sT16:timerdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Channel_Left:TimerUDB:sT16:timerdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \Timer_Channel_Left:TimerUDB:sT16:timerdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Channel_Left:TimerUDB:sT16:timerdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \Timer_Channel_Left:TimerUDB:sT16:timerdp:so_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Channel_Left:TimerUDB:sT16:timerdp:so_0\:SIGNAL IS 2;
SIGNAL \Timer_Channel_Left:TimerUDB:nc3\ : bit;
SIGNAL \Timer_Channel_Left:TimerUDB:nc4\ : bit;
SIGNAL \Timer_Channel_Left:TimerUDB:sT16:timerdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Channel_Left:TimerUDB:sT16:timerdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \Timer_Channel_Left:TimerUDB:sT16:timerdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Channel_Left:TimerUDB:sT16:timerdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \Timer_Channel_Left:TimerUDB:sT16:timerdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Channel_Left:TimerUDB:sT16:timerdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_Channel_Left:TimerUDB:sT16:timerdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Channel_Left:TimerUDB:sT16:timerdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_Channel_Left:TimerUDB:sT16:timerdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Channel_Left:TimerUDB:sT16:timerdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_Channel_Left:TimerUDB:sT16:timerdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Channel_Left:TimerUDB:sT16:timerdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_Channel_Left:TimerUDB:sT16:timerdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Channel_Left:TimerUDB:sT16:timerdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_Channel_Left:TimerUDB:sT16:timerdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Channel_Left:TimerUDB:sT16:timerdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_Channel_Left:TimerUDB:sT16:timerdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Channel_Left:TimerUDB:sT16:timerdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_Channel_Left:TimerUDB:sT16:timerdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Channel_Left:TimerUDB:sT16:timerdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_Channel_Left:TimerUDB:sT16:timerdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Channel_Left:TimerUDB:sT16:timerdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_Channel_Left:TimerUDB:sT16:timerdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Channel_Left:TimerUDB:sT16:timerdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_Channel_Left:TimerUDB:sT16:timerdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Channel_Left:TimerUDB:sT16:timerdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_Channel_Left:TimerUDB:sT16:timerdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Channel_Left:TimerUDB:sT16:timerdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_Channel_Left:TimerUDB:sT16:timerdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Channel_Left:TimerUDB:sT16:timerdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_Channel_Left:TimerUDB:sT16:timerdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Channel_Left:TimerUDB:sT16:timerdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_Channel_Left:TimerUDB:sT16:timerdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Channel_Left:TimerUDB:sT16:timerdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_Channel_Left:TimerUDB:sT16:timerdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Channel_Left:TimerUDB:sT16:timerdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_Channel_Left:TimerUDB:sT16:timerdp:carry\ : bit;
SIGNAL \Timer_Channel_Left:TimerUDB:sT16:timerdp:sh_right\ : bit;
SIGNAL \Timer_Channel_Left:TimerUDB:sT16:timerdp:sh_left\ : bit;
SIGNAL \Timer_Channel_Left:TimerUDB:sT16:timerdp:msb\ : bit;
SIGNAL \Timer_Channel_Left:TimerUDB:sT16:timerdp:cmp_eq_1\ : bit;
SIGNAL \Timer_Channel_Left:TimerUDB:sT16:timerdp:cmp_eq_0\ : bit;
SIGNAL \Timer_Channel_Left:TimerUDB:sT16:timerdp:cmp_lt_1\ : bit;
SIGNAL \Timer_Channel_Left:TimerUDB:sT16:timerdp:cmp_lt_0\ : bit;
SIGNAL \Timer_Channel_Left:TimerUDB:sT16:timerdp:cmp_zero_1\ : bit;
SIGNAL \Timer_Channel_Left:TimerUDB:sT16:timerdp:cmp_zero_0\ : bit;
SIGNAL \Timer_Channel_Left:TimerUDB:sT16:timerdp:cmp_ff_1\ : bit;
SIGNAL \Timer_Channel_Left:TimerUDB:sT16:timerdp:cmp_ff_0\ : bit;
SIGNAL \Timer_Channel_Left:TimerUDB:sT16:timerdp:cap_1\ : bit;
SIGNAL \Timer_Channel_Left:TimerUDB:sT16:timerdp:cap_0\ : bit;
SIGNAL \Timer_Channel_Left:TimerUDB:sT16:timerdp:cfb\ : bit;
SIGNAL \Timer_Channel_Left:TimerUDB:sT16:timerdp:ce0_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Channel_Left:TimerUDB:sT16:timerdp:ce0_1\:SIGNAL IS 2;
SIGNAL \Timer_Channel_Left:TimerUDB:sT16:timerdp:cl0_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Channel_Left:TimerUDB:sT16:timerdp:cl0_1\:SIGNAL IS 2;
SIGNAL \Timer_Channel_Left:TimerUDB:sT16:timerdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Channel_Left:TimerUDB:sT16:timerdp:ff0_1\:SIGNAL IS 2;
SIGNAL \Timer_Channel_Left:TimerUDB:sT16:timerdp:ce1_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Channel_Left:TimerUDB:sT16:timerdp:ce1_1\:SIGNAL IS 2;
SIGNAL \Timer_Channel_Left:TimerUDB:sT16:timerdp:cl1_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Channel_Left:TimerUDB:sT16:timerdp:cl1_1\:SIGNAL IS 2;
SIGNAL \Timer_Channel_Left:TimerUDB:sT16:timerdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Channel_Left:TimerUDB:sT16:timerdp:z1_1\:SIGNAL IS 2;
SIGNAL \Timer_Channel_Left:TimerUDB:sT16:timerdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Channel_Left:TimerUDB:sT16:timerdp:ff1_1\:SIGNAL IS 2;
SIGNAL \Timer_Channel_Left:TimerUDB:sT16:timerdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Channel_Left:TimerUDB:sT16:timerdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \Timer_Channel_Left:TimerUDB:sT16:timerdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Channel_Left:TimerUDB:sT16:timerdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \Timer_Channel_Left:TimerUDB:sT16:timerdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Channel_Left:TimerUDB:sT16:timerdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \Timer_Channel_Left:TimerUDB:sT16:timerdp:so_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Channel_Left:TimerUDB:sT16:timerdp:so_1\:SIGNAL IS 2;
SIGNAL \Timer_Channel_Left:TimerUDB:sT16:timerdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Channel_Left:TimerUDB:sT16:timerdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \Timer_Channel_Left:TimerUDB:sT16:timerdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Channel_Left:TimerUDB:sT16:timerdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \Timer_Channel_Left:TimerUDB:sT16:timerdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Channel_Left:TimerUDB:sT16:timerdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_Channel_Left:TimerUDB:sT16:timerdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Channel_Left:TimerUDB:sT16:timerdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_Channel_Left:TimerUDB:sT16:timerdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Channel_Left:TimerUDB:sT16:timerdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_Channel_Left:TimerUDB:sT16:timerdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Channel_Left:TimerUDB:sT16:timerdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_Channel_Left:TimerUDB:sT16:timerdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Channel_Left:TimerUDB:sT16:timerdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_Channel_Left:TimerUDB:sT16:timerdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Channel_Left:TimerUDB:sT16:timerdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_Channel_Left:TimerUDB:sT16:timerdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Channel_Left:TimerUDB:sT16:timerdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_Channel_Left:TimerUDB:sT16:timerdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Channel_Left:TimerUDB:sT16:timerdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_Channel_Left:TimerUDB:sT16:timerdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Channel_Left:TimerUDB:sT16:timerdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_Channel_Left:TimerUDB:sT16:timerdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Channel_Left:TimerUDB:sT16:timerdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_Channel_Left:TimerUDB:sT16:timerdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Channel_Left:TimerUDB:sT16:timerdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_Channel_Left:TimerUDB:sT16:timerdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Channel_Left:TimerUDB:sT16:timerdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_Channel_Left:TimerUDB:sT16:timerdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Channel_Left:TimerUDB:sT16:timerdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_Channel_Left:TimerUDB:sT16:timerdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Channel_Left:TimerUDB:sT16:timerdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_Channel_Left:TimerUDB:sT16:timerdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Channel_Left:TimerUDB:sT16:timerdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_Channel_Left:TimerUDB:sT16:timerdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Channel_Left:TimerUDB:sT16:timerdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_Channel_Left:Net_102\ : bit;
SIGNAL \Timer_Channel_Left:Net_266\ : bit;
SIGNAL tmpOE__RF_Enable_net_0 : bit;
SIGNAL tmpIO_0__RF_Enable_net_0 : bit;
TERMINAL tmpSIOVREF__RF_Enable_net_0 : bit;
SIGNAL tmpINTERRUPT_0__RF_Enable_net_0 : bit;
SIGNAL Net_1247 : bit;
SIGNAL Net_1097 : bit;
SIGNAL tmpOE__RX_PWM_Left_net_0 : bit;
SIGNAL tmpIO_0__RX_PWM_Left_net_0 : bit;
TERMINAL tmpSIOVREF__RX_PWM_Left_net_0 : bit;
SIGNAL tmpINTERRUPT_0__RX_PWM_Left_net_0 : bit;
SIGNAL tmpOE__RX_PWM_Right_net_0 : bit;
SIGNAL tmpIO_0__RX_PWM_Right_net_0 : bit;
TERMINAL tmpSIOVREF__RX_PWM_Right_net_0 : bit;
SIGNAL tmpINTERRUPT_0__RX_PWM_Right_net_0 : bit;
SIGNAL Net_1030 : bit;
SIGNAL \PWM_Left_Rear:Net_107\ : bit;
SIGNAL \PWM_Left_Rear:Net_113\ : bit;
SIGNAL Net_545 : bit;
SIGNAL \PWM_Left_Rear:Net_63\ : bit;
SIGNAL \PWM_Left_Rear:Net_57\ : bit;
SIGNAL \PWM_Left_Rear:Net_54\ : bit;
SIGNAL Net_556 : bit;
SIGNAL Net_893 : bit;
SIGNAL Net_890 : bit;
SIGNAL Net_552 : bit;
SIGNAL \PWM_Left_Rear:Net_114\ : bit;
SIGNAL \Direction_Right_Rear:clk\ : bit;
SIGNAL \Direction_Right_Rear:rst\ : bit;
SIGNAL Net_996 : bit;
SIGNAL \Direction_Right_Rear:control_out_0\ : bit;
SIGNAL Net_997 : bit;
SIGNAL \Direction_Right_Rear:control_out_1\ : bit;
SIGNAL Net_971 : bit;
SIGNAL \Direction_Right_Rear:control_out_2\ : bit;
SIGNAL Net_972 : bit;
SIGNAL \Direction_Right_Rear:control_out_3\ : bit;
SIGNAL Net_974 : bit;
SIGNAL \Direction_Right_Rear:control_out_4\ : bit;
SIGNAL Net_975 : bit;
SIGNAL \Direction_Right_Rear:control_out_5\ : bit;
SIGNAL Net_976 : bit;
SIGNAL \Direction_Right_Rear:control_out_6\ : bit;
SIGNAL Net_977 : bit;
SIGNAL \Direction_Right_Rear:control_out_7\ : bit;
SIGNAL \Direction_Right_Rear:control_7\ : bit;
SIGNAL \Direction_Right_Rear:control_6\ : bit;
SIGNAL \Direction_Right_Rear:control_5\ : bit;
SIGNAL \Direction_Right_Rear:control_4\ : bit;
SIGNAL \Direction_Right_Rear:control_3\ : bit;
SIGNAL \Direction_Right_Rear:control_2\ : bit;
SIGNAL \Direction_Right_Rear:control_1\ : bit;
SIGNAL \Direction_Right_Rear:control_0\ : bit;
SIGNAL tmpOE__Motor_Left_Rear_PWM_net_0 : bit;
SIGNAL tmpFB_0__Motor_Left_Rear_PWM_net_0 : bit;
SIGNAL tmpIO_0__Motor_Left_Rear_PWM_net_0 : bit;
TERMINAL tmpSIOVREF__Motor_Left_Rear_PWM_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Motor_Left_Rear_PWM_net_0 : bit;
SIGNAL \PWM_Right_Front:Net_107\ : bit;
SIGNAL \PWM_Right_Front:Net_113\ : bit;
SIGNAL Net_571 : bit;
SIGNAL \PWM_Right_Front:Net_63\ : bit;
SIGNAL \PWM_Right_Front:Net_57\ : bit;
SIGNAL \PWM_Right_Front:Net_54\ : bit;
SIGNAL Net_582 : bit;
SIGNAL Net_923 : bit;
SIGNAL Net_920 : bit;
SIGNAL Net_578 : bit;
SIGNAL \PWM_Right_Front:Net_114\ : bit;
SIGNAL \Direction_Left_Rear:clk\ : bit;
SIGNAL \Direction_Left_Rear:rst\ : bit;
SIGNAL Net_992 : bit;
SIGNAL \Direction_Left_Rear:control_out_0\ : bit;
SIGNAL Net_993 : bit;
SIGNAL \Direction_Left_Rear:control_out_1\ : bit;
SIGNAL Net_961 : bit;
SIGNAL \Direction_Left_Rear:control_out_2\ : bit;
SIGNAL Net_962 : bit;
SIGNAL \Direction_Left_Rear:control_out_3\ : bit;
SIGNAL Net_964 : bit;
SIGNAL \Direction_Left_Rear:control_out_4\ : bit;
SIGNAL Net_965 : bit;
SIGNAL \Direction_Left_Rear:control_out_5\ : bit;
SIGNAL Net_966 : bit;
SIGNAL \Direction_Left_Rear:control_out_6\ : bit;
SIGNAL Net_967 : bit;
SIGNAL \Direction_Left_Rear:control_out_7\ : bit;
SIGNAL \Direction_Left_Rear:control_7\ : bit;
SIGNAL \Direction_Left_Rear:control_6\ : bit;
SIGNAL \Direction_Left_Rear:control_5\ : bit;
SIGNAL \Direction_Left_Rear:control_4\ : bit;
SIGNAL \Direction_Left_Rear:control_3\ : bit;
SIGNAL \Direction_Left_Rear:control_2\ : bit;
SIGNAL \Direction_Left_Rear:control_1\ : bit;
SIGNAL \Direction_Left_Rear:control_0\ : bit;
SIGNAL tmpOE__Motor_Right_Front_PWM_net_0 : bit;
SIGNAL tmpFB_0__Motor_Right_Front_PWM_net_0 : bit;
SIGNAL tmpIO_0__Motor_Right_Front_PWM_net_0 : bit;
TERMINAL tmpSIOVREF__Motor_Right_Front_PWM_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Motor_Right_Front_PWM_net_0 : bit;
SIGNAL \PWM_Right_Rear:Net_107\ : bit;
SIGNAL \PWM_Right_Rear:Net_113\ : bit;
SIGNAL Net_608 : bit;
SIGNAL \PWM_Right_Rear:Net_63\ : bit;
SIGNAL \PWM_Right_Rear:Net_57\ : bit;
SIGNAL \PWM_Right_Rear:Net_54\ : bit;
SIGNAL Net_619 : bit;
SIGNAL Net_943 : bit;
SIGNAL Net_940 : bit;
SIGNAL Net_615 : bit;
SIGNAL \PWM_Right_Rear:Net_114\ : bit;
SIGNAL \Direction_Left_Front:clk\ : bit;
SIGNAL \Direction_Left_Front:rst\ : bit;
SIGNAL Net_990 : bit;
SIGNAL \Direction_Left_Front:control_out_0\ : bit;
SIGNAL Net_991 : bit;
SIGNAL \Direction_Left_Front:control_out_1\ : bit;
SIGNAL Net_951 : bit;
SIGNAL \Direction_Left_Front:control_out_2\ : bit;
SIGNAL Net_952 : bit;
SIGNAL \Direction_Left_Front:control_out_3\ : bit;
SIGNAL Net_954 : bit;
SIGNAL \Direction_Left_Front:control_out_4\ : bit;
SIGNAL Net_955 : bit;
SIGNAL \Direction_Left_Front:control_out_5\ : bit;
SIGNAL Net_956 : bit;
SIGNAL \Direction_Left_Front:control_out_6\ : bit;
SIGNAL Net_957 : bit;
SIGNAL \Direction_Left_Front:control_out_7\ : bit;
SIGNAL \Direction_Left_Front:control_7\ : bit;
SIGNAL \Direction_Left_Front:control_6\ : bit;
SIGNAL \Direction_Left_Front:control_5\ : bit;
SIGNAL \Direction_Left_Front:control_4\ : bit;
SIGNAL \Direction_Left_Front:control_3\ : bit;
SIGNAL \Direction_Left_Front:control_2\ : bit;
SIGNAL \Direction_Left_Front:control_1\ : bit;
SIGNAL \Direction_Left_Front:control_0\ : bit;
SIGNAL tmpOE__Motor_Right_Rear_PWM_net_0 : bit;
SIGNAL tmpFB_0__Motor_Right_Rear_PWM_net_0 : bit;
SIGNAL tmpIO_0__Motor_Right_Rear_PWM_net_0 : bit;
TERMINAL tmpSIOVREF__Motor_Right_Rear_PWM_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Motor_Right_Rear_PWM_net_0 : bit;
SIGNAL \Direction_Right_Front:clk\ : bit;
SIGNAL \Direction_Right_Front:rst\ : bit;
SIGNAL Net_994 : bit;
SIGNAL \Direction_Right_Front:control_out_0\ : bit;
SIGNAL Net_995 : bit;
SIGNAL \Direction_Right_Front:control_out_1\ : bit;
SIGNAL Net_981 : bit;
SIGNAL \Direction_Right_Front:control_out_2\ : bit;
SIGNAL Net_982 : bit;
SIGNAL \Direction_Right_Front:control_out_3\ : bit;
SIGNAL Net_984 : bit;
SIGNAL \Direction_Right_Front:control_out_4\ : bit;
SIGNAL Net_985 : bit;
SIGNAL \Direction_Right_Front:control_out_5\ : bit;
SIGNAL Net_986 : bit;
SIGNAL \Direction_Right_Front:control_out_6\ : bit;
SIGNAL Net_987 : bit;
SIGNAL \Direction_Right_Front:control_out_7\ : bit;
SIGNAL \Direction_Right_Front:control_7\ : bit;
SIGNAL \Direction_Right_Front:control_6\ : bit;
SIGNAL \Direction_Right_Front:control_5\ : bit;
SIGNAL \Direction_Right_Front:control_4\ : bit;
SIGNAL \Direction_Right_Front:control_3\ : bit;
SIGNAL \Direction_Right_Front:control_2\ : bit;
SIGNAL \Direction_Right_Front:control_1\ : bit;
SIGNAL \Direction_Right_Front:control_0\ : bit;
SIGNAL tmpOE__Motor_Left_Front_Input1_net_0 : bit;
SIGNAL tmpFB_0__Motor_Left_Front_Input1_net_0 : bit;
SIGNAL tmpIO_0__Motor_Left_Front_Input1_net_0 : bit;
TERMINAL tmpSIOVREF__Motor_Left_Front_Input1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Motor_Left_Front_Input1_net_0 : bit;
SIGNAL tmpOE__Motor_Left_Front_Input2_net_0 : bit;
SIGNAL tmpFB_0__Motor_Left_Front_Input2_net_0 : bit;
SIGNAL tmpIO_0__Motor_Left_Front_Input2_net_0 : bit;
TERMINAL tmpSIOVREF__Motor_Left_Front_Input2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Motor_Left_Front_Input2_net_0 : bit;
SIGNAL tmpOE__Motor_Left_Rear_Input1_net_0 : bit;
SIGNAL tmpFB_0__Motor_Left_Rear_Input1_net_0 : bit;
SIGNAL tmpIO_0__Motor_Left_Rear_Input1_net_0 : bit;
TERMINAL tmpSIOVREF__Motor_Left_Rear_Input1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Motor_Left_Rear_Input1_net_0 : bit;
SIGNAL tmpOE__Motor_Left_Rear_Input2_net_0 : bit;
SIGNAL tmpFB_0__Motor_Left_Rear_Input2_net_0 : bit;
SIGNAL tmpIO_0__Motor_Left_Rear_Input2_net_0 : bit;
TERMINAL tmpSIOVREF__Motor_Left_Rear_Input2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Motor_Left_Rear_Input2_net_0 : bit;
SIGNAL tmpOE__Motor_Right_Front_Input1_net_0 : bit;
SIGNAL tmpFB_0__Motor_Right_Front_Input1_net_0 : bit;
SIGNAL tmpIO_0__Motor_Right_Front_Input1_net_0 : bit;
TERMINAL tmpSIOVREF__Motor_Right_Front_Input1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Motor_Right_Front_Input1_net_0 : bit;
SIGNAL tmpOE__Motor_Right_Front_Input2_net_0 : bit;
SIGNAL tmpFB_0__Motor_Right_Front_Input2_net_0 : bit;
SIGNAL tmpIO_0__Motor_Right_Front_Input2_net_0 : bit;
TERMINAL tmpSIOVREF__Motor_Right_Front_Input2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Motor_Right_Front_Input2_net_0 : bit;
SIGNAL tmpOE__Motor_Right_Rear_Input1_net_0 : bit;
SIGNAL tmpFB_0__Motor_Right_Rear_Input1_net_0 : bit;
SIGNAL tmpIO_0__Motor_Right_Rear_Input1_net_0 : bit;
TERMINAL tmpSIOVREF__Motor_Right_Rear_Input1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Motor_Right_Rear_Input1_net_0 : bit;
SIGNAL tmpOE__Motor_Right_Rear_Input2_net_0 : bit;
SIGNAL tmpFB_0__Motor_Right_Rear_Input2_net_0 : bit;
SIGNAL tmpIO_0__Motor_Right_Rear_Input2_net_0 : bit;
TERMINAL tmpSIOVREF__Motor_Right_Rear_Input2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Motor_Right_Rear_Input2_net_0 : bit;
SIGNAL \Timer_Channel_Right:Net_260\ : bit;
SIGNAL \Timer_Channel_Right:Net_55\ : bit;
SIGNAL Net_1128 : bit;
SIGNAL \Timer_Channel_Right:Net_53\ : bit;
SIGNAL \Timer_Channel_Right:TimerUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Timer_Channel_Right:TimerUDB:Clk_Ctl_i\ : bit;
SIGNAL \Timer_Channel_Right:TimerUDB:control_7\ : bit;
SIGNAL \Timer_Channel_Right:TimerUDB:control_6\ : bit;
SIGNAL \Timer_Channel_Right:TimerUDB:control_5\ : bit;
SIGNAL \Timer_Channel_Right:TimerUDB:control_4\ : bit;
SIGNAL \Timer_Channel_Right:TimerUDB:control_3\ : bit;
SIGNAL \Timer_Channel_Right:TimerUDB:control_2\ : bit;
SIGNAL \Timer_Channel_Right:TimerUDB:control_1\ : bit;
SIGNAL \Timer_Channel_Right:TimerUDB:control_0\ : bit;
SIGNAL \Timer_Channel_Right:TimerUDB:ctrl_enable\ : bit;
SIGNAL \Timer_Channel_Right:TimerUDB:ctrl_ten\ : bit;
SIGNAL \Timer_Channel_Right:TimerUDB:ctrl_cmode_1\ : bit;
SIGNAL \Timer_Channel_Right:TimerUDB:ctrl_cmode_0\ : bit;
SIGNAL \Timer_Channel_Right:TimerUDB:ctrl_tmode_1\ : bit;
SIGNAL \Timer_Channel_Right:TimerUDB:ctrl_tmode_0\ : bit;
SIGNAL \Timer_Channel_Right:TimerUDB:ctrl_ic_1\ : bit;
SIGNAL \Timer_Channel_Right:TimerUDB:ctrl_ic_0\ : bit;
SIGNAL \Timer_Channel_Right:TimerUDB:fifo_load_polarized\ : bit;
SIGNAL Net_1126 : bit;
SIGNAL \Timer_Channel_Right:TimerUDB:capture_last\ : bit;
SIGNAL \Timer_Channel_Right:TimerUDB:capt_fifo_load\ : bit;
ATTRIBUTE soft of \Timer_Channel_Right:TimerUDB:capt_fifo_load\:SIGNAL IS '1';
SIGNAL \Timer_Channel_Right:TimerUDB:timer_enable\ : bit;
SIGNAL \Timer_Channel_Right:TimerUDB:run_mode\ : bit;
SIGNAL \Timer_Channel_Right:TimerUDB:hwEnable\ : bit;
SIGNAL \Timer_Channel_Right:TimerUDB:status_tc\ : bit;
SIGNAL \Timer_Channel_Right:TimerUDB:trigger_enable\ : bit;
SIGNAL \Timer_Channel_Right:TimerUDB:per_zero\ : bit;
SIGNAL \Timer_Channel_Right:TimerUDB:tc_i\ : bit;
SIGNAL \Timer_Channel_Right:TimerUDB:tc_reg_i\ : bit;
SIGNAL \Timer_Channel_Right:TimerUDB:hwEnable_reg\ : bit;
SIGNAL \Timer_Channel_Right:TimerUDB:capture_out_reg_i\ : bit;
SIGNAL Net_1127 : bit;
SIGNAL \Timer_Channel_Right:TimerUDB:int_capt_count_1\ : bit;
SIGNAL \Timer_Channel_Right:TimerUDB:sIntCapCount:cmp_vv_vv_MODGEN_13\ : bit;
SIGNAL \Timer_Channel_Right:TimerUDB:sIntCapCount:add_vv_vv_MODGEN_14_1\ : bit;
SIGNAL \Timer_Channel_Right:TimerUDB:int_capt_count_0\ : bit;
SIGNAL \Timer_Channel_Right:TimerUDB:sIntCapCount:add_vv_vv_MODGEN_14_0\ : bit;
SIGNAL \Timer_Channel_Right:TimerUDB:capt_int_temp\ : bit;
SIGNAL \Timer_Channel_Right:TimerUDB:capt_fifo_load_int\ : bit;
SIGNAL \Timer_Channel_Right:TimerUDB:sIntCapCount:MODULE_13:g1:a0:newa_1\ : bit;
SIGNAL \Timer_Channel_Right:TimerUDB:sIntCapCount:MODIN12_1\ : bit;
SIGNAL \Timer_Channel_Right:TimerUDB:sIntCapCount:MODULE_13:g1:a0:newa_0\ : bit;
SIGNAL \Timer_Channel_Right:TimerUDB:sIntCapCount:MODIN12_0\ : bit;
SIGNAL \Timer_Channel_Right:TimerUDB:sIntCapCount:MODULE_13:g1:a0:newb_1\ : bit;
SIGNAL \Timer_Channel_Right:TimerUDB:sIntCapCount:MODIN13_1\ : bit;
SIGNAL \Timer_Channel_Right:TimerUDB:sIntCapCount:MODULE_13:g1:a0:newb_0\ : bit;
SIGNAL \Timer_Channel_Right:TimerUDB:sIntCapCount:MODIN13_0\ : bit;
SIGNAL \Timer_Channel_Right:TimerUDB:sIntCapCount:MODULE_13:g1:a0:dataa_1\ : bit;
SIGNAL \Timer_Channel_Right:TimerUDB:sIntCapCount:MODULE_13:g1:a0:dataa_0\ : bit;
SIGNAL \Timer_Channel_Right:TimerUDB:sIntCapCount:MODULE_13:g1:a0:datab_1\ : bit;
SIGNAL \Timer_Channel_Right:TimerUDB:sIntCapCount:MODULE_13:g1:a0:datab_0\ : bit;
SIGNAL \Timer_Channel_Right:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:a_1\ : bit;
SIGNAL \Timer_Channel_Right:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \Timer_Channel_Right:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:b_1\ : bit;
SIGNAL \Timer_Channel_Right:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \Timer_Channel_Right:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:xnor_array_1\ : bit;
SIGNAL \Timer_Channel_Right:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \Timer_Channel_Right:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \Timer_Channel_Right:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \Timer_Channel_Right:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:eq_1\ : bit;
SIGNAL \Timer_Channel_Right:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \Timer_Channel_Right:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \Timer_Channel_Right:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \Timer_Channel_Right:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \Timer_Channel_Right:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \Timer_Channel_Right:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \Timer_Channel_Right:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:lt_1\ : bit;
SIGNAL \Timer_Channel_Right:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:gt_1\ : bit;
SIGNAL \Timer_Channel_Right:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \Timer_Channel_Right:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \Timer_Channel_Right:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \Timer_Channel_Right:TimerUDB:sIntCapCount:MODULE_13:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \Timer_Channel_Right:TimerUDB:sIntCapCount:MODULE_13:g1:a0:xeq\ : bit;
SIGNAL \Timer_Channel_Right:TimerUDB:sIntCapCount:MODULE_13:g1:a0:xneq\ : bit;
SIGNAL \Timer_Channel_Right:TimerUDB:sIntCapCount:MODULE_13:g1:a0:xlt\ : bit;
SIGNAL \Timer_Channel_Right:TimerUDB:sIntCapCount:MODULE_13:g1:a0:xlte\ : bit;
SIGNAL \Timer_Channel_Right:TimerUDB:sIntCapCount:MODULE_13:g1:a0:xgt\ : bit;
SIGNAL \Timer_Channel_Right:TimerUDB:sIntCapCount:MODULE_13:g1:a0:xgte\ : bit;
SIGNAL \Timer_Channel_Right:TimerUDB:sIntCapCount:MODULE_13:lt\ : bit;
ATTRIBUTE port_state_att of \Timer_Channel_Right:TimerUDB:sIntCapCount:MODULE_13:lt\:SIGNAL IS 2;
SIGNAL \Timer_Channel_Right:TimerUDB:sIntCapCount:MODULE_13:gt\ : bit;
ATTRIBUTE port_state_att of \Timer_Channel_Right:TimerUDB:sIntCapCount:MODULE_13:gt\:SIGNAL IS 2;
SIGNAL \Timer_Channel_Right:TimerUDB:sIntCapCount:MODULE_13:gte\ : bit;
ATTRIBUTE port_state_att of \Timer_Channel_Right:TimerUDB:sIntCapCount:MODULE_13:gte\:SIGNAL IS 2;
SIGNAL \Timer_Channel_Right:TimerUDB:sIntCapCount:MODULE_13:lte\ : bit;
ATTRIBUTE port_state_att of \Timer_Channel_Right:TimerUDB:sIntCapCount:MODULE_13:lte\:SIGNAL IS 2;
SIGNAL \Timer_Channel_Right:TimerUDB:sIntCapCount:MODULE_13:neq\ : bit;
ATTRIBUTE port_state_att of \Timer_Channel_Right:TimerUDB:sIntCapCount:MODULE_13:neq\:SIGNAL IS 2;
SIGNAL \Timer_Channel_Right:TimerUDB:sIntCapCount:MODULE_14:g2:a0:a_1\ : bit;
SIGNAL \Timer_Channel_Right:TimerUDB:sIntCapCount:MODIN14_1\ : bit;
SIGNAL \Timer_Channel_Right:TimerUDB:sIntCapCount:MODULE_14:g2:a0:a_0\ : bit;
SIGNAL \Timer_Channel_Right:TimerUDB:sIntCapCount:MODIN14_0\ : bit;
SIGNAL \Timer_Channel_Right:TimerUDB:sIntCapCount:MODULE_14:g2:a0:b_1\ : bit;
SIGNAL \Timer_Channel_Right:TimerUDB:sIntCapCount:MODULE_14:g2:a0:b_0\ : bit;
SIGNAL \Timer_Channel_Right:TimerUDB:sIntCapCount:MODULE_14:g2:a0:s_1\ : bit;
SIGNAL \Timer_Channel_Right:TimerUDB:sIntCapCount:MODULE_14:g2:a0:s_0\ : bit;
SIGNAL \Timer_Channel_Right:TimerUDB:sIntCapCount:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \Timer_Channel_Right:TimerUDB:sIntCapCount:MODULE_14:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \Timer_Channel_Right:TimerUDB:sIntCapCount:MODULE_14:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \Timer_Channel_Right:TimerUDB:runmode_enable\ : bit;
SIGNAL \Timer_Channel_Right:TimerUDB:trig_reg\ : bit;
SIGNAL \Timer_Channel_Right:TimerUDB:status_6\ : bit;
SIGNAL \Timer_Channel_Right:TimerUDB:status_5\ : bit;
SIGNAL \Timer_Channel_Right:TimerUDB:status_4\ : bit;
SIGNAL \Timer_Channel_Right:TimerUDB:status_0\ : bit;
SIGNAL \Timer_Channel_Right:TimerUDB:status_1\ : bit;
SIGNAL \Timer_Channel_Right:TimerUDB:status_2\ : bit;
SIGNAL \Timer_Channel_Right:TimerUDB:fifo_full\ : bit;
SIGNAL \Timer_Channel_Right:TimerUDB:status_3\ : bit;
SIGNAL \Timer_Channel_Right:TimerUDB:fifo_nempty\ : bit;
SIGNAL \Timer_Channel_Right:TimerUDB:cs_addr_2\ : bit;
SIGNAL \Timer_Channel_Right:TimerUDB:cs_addr_1\ : bit;
SIGNAL \Timer_Channel_Right:TimerUDB:cs_addr_0\ : bit;
SIGNAL \Timer_Channel_Right:TimerUDB:zeros_3\ : bit;
SIGNAL \Timer_Channel_Right:TimerUDB:zeros_2\ : bit;
SIGNAL \Timer_Channel_Right:TimerUDB:sT16:timerdp:ce0_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Channel_Right:TimerUDB:sT16:timerdp:ce0_0\:SIGNAL IS 2;
SIGNAL \Timer_Channel_Right:TimerUDB:sT16:timerdp:cl0_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Channel_Right:TimerUDB:sT16:timerdp:cl0_0\:SIGNAL IS 2;
SIGNAL \Timer_Channel_Right:TimerUDB:nc0\ : bit;
SIGNAL \Timer_Channel_Right:TimerUDB:sT16:timerdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Channel_Right:TimerUDB:sT16:timerdp:ff0_0\:SIGNAL IS 2;
SIGNAL \Timer_Channel_Right:TimerUDB:sT16:timerdp:ce1_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Channel_Right:TimerUDB:sT16:timerdp:ce1_0\:SIGNAL IS 2;
SIGNAL \Timer_Channel_Right:TimerUDB:sT16:timerdp:cl1_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Channel_Right:TimerUDB:sT16:timerdp:cl1_0\:SIGNAL IS 2;
SIGNAL \Timer_Channel_Right:TimerUDB:sT16:timerdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Channel_Right:TimerUDB:sT16:timerdp:z1_0\:SIGNAL IS 2;
SIGNAL \Timer_Channel_Right:TimerUDB:sT16:timerdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Channel_Right:TimerUDB:sT16:timerdp:ff1_0\:SIGNAL IS 2;
SIGNAL \Timer_Channel_Right:TimerUDB:sT16:timerdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Channel_Right:TimerUDB:sT16:timerdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \Timer_Channel_Right:TimerUDB:sT16:timerdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Channel_Right:TimerUDB:sT16:timerdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \Timer_Channel_Right:TimerUDB:sT16:timerdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Channel_Right:TimerUDB:sT16:timerdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \Timer_Channel_Right:TimerUDB:sT16:timerdp:so_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Channel_Right:TimerUDB:sT16:timerdp:so_0\:SIGNAL IS 2;
SIGNAL \Timer_Channel_Right:TimerUDB:nc3\ : bit;
SIGNAL \Timer_Channel_Right:TimerUDB:nc4\ : bit;
SIGNAL \Timer_Channel_Right:TimerUDB:sT16:timerdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Channel_Right:TimerUDB:sT16:timerdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \Timer_Channel_Right:TimerUDB:sT16:timerdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Channel_Right:TimerUDB:sT16:timerdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \Timer_Channel_Right:TimerUDB:sT16:timerdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Channel_Right:TimerUDB:sT16:timerdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_Channel_Right:TimerUDB:sT16:timerdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Channel_Right:TimerUDB:sT16:timerdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_Channel_Right:TimerUDB:sT16:timerdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Channel_Right:TimerUDB:sT16:timerdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_Channel_Right:TimerUDB:sT16:timerdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Channel_Right:TimerUDB:sT16:timerdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_Channel_Right:TimerUDB:sT16:timerdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Channel_Right:TimerUDB:sT16:timerdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_Channel_Right:TimerUDB:sT16:timerdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Channel_Right:TimerUDB:sT16:timerdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_Channel_Right:TimerUDB:sT16:timerdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Channel_Right:TimerUDB:sT16:timerdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_Channel_Right:TimerUDB:sT16:timerdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Channel_Right:TimerUDB:sT16:timerdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_Channel_Right:TimerUDB:sT16:timerdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Channel_Right:TimerUDB:sT16:timerdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_Channel_Right:TimerUDB:sT16:timerdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Channel_Right:TimerUDB:sT16:timerdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_Channel_Right:TimerUDB:sT16:timerdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Channel_Right:TimerUDB:sT16:timerdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_Channel_Right:TimerUDB:sT16:timerdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Channel_Right:TimerUDB:sT16:timerdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_Channel_Right:TimerUDB:sT16:timerdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Channel_Right:TimerUDB:sT16:timerdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_Channel_Right:TimerUDB:sT16:timerdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Channel_Right:TimerUDB:sT16:timerdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_Channel_Right:TimerUDB:sT16:timerdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Channel_Right:TimerUDB:sT16:timerdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_Channel_Right:TimerUDB:sT16:timerdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer_Channel_Right:TimerUDB:sT16:timerdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Timer_Channel_Right:TimerUDB:sT16:timerdp:carry\ : bit;
SIGNAL \Timer_Channel_Right:TimerUDB:sT16:timerdp:sh_right\ : bit;
SIGNAL \Timer_Channel_Right:TimerUDB:sT16:timerdp:sh_left\ : bit;
SIGNAL \Timer_Channel_Right:TimerUDB:sT16:timerdp:msb\ : bit;
SIGNAL \Timer_Channel_Right:TimerUDB:sT16:timerdp:cmp_eq_1\ : bit;
SIGNAL \Timer_Channel_Right:TimerUDB:sT16:timerdp:cmp_eq_0\ : bit;
SIGNAL \Timer_Channel_Right:TimerUDB:sT16:timerdp:cmp_lt_1\ : bit;
SIGNAL \Timer_Channel_Right:TimerUDB:sT16:timerdp:cmp_lt_0\ : bit;
SIGNAL \Timer_Channel_Right:TimerUDB:sT16:timerdp:cmp_zero_1\ : bit;
SIGNAL \Timer_Channel_Right:TimerUDB:sT16:timerdp:cmp_zero_0\ : bit;
SIGNAL \Timer_Channel_Right:TimerUDB:sT16:timerdp:cmp_ff_1\ : bit;
SIGNAL \Timer_Channel_Right:TimerUDB:sT16:timerdp:cmp_ff_0\ : bit;
SIGNAL \Timer_Channel_Right:TimerUDB:sT16:timerdp:cap_1\ : bit;
SIGNAL \Timer_Channel_Right:TimerUDB:sT16:timerdp:cap_0\ : bit;
SIGNAL \Timer_Channel_Right:TimerUDB:sT16:timerdp:cfb\ : bit;
SIGNAL \Timer_Channel_Right:TimerUDB:sT16:timerdp:ce0_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Channel_Right:TimerUDB:sT16:timerdp:ce0_1\:SIGNAL IS 2;
SIGNAL \Timer_Channel_Right:TimerUDB:sT16:timerdp:cl0_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Channel_Right:TimerUDB:sT16:timerdp:cl0_1\:SIGNAL IS 2;
SIGNAL \Timer_Channel_Right:TimerUDB:sT16:timerdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Channel_Right:TimerUDB:sT16:timerdp:ff0_1\:SIGNAL IS 2;
SIGNAL \Timer_Channel_Right:TimerUDB:sT16:timerdp:ce1_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Channel_Right:TimerUDB:sT16:timerdp:ce1_1\:SIGNAL IS 2;
SIGNAL \Timer_Channel_Right:TimerUDB:sT16:timerdp:cl1_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Channel_Right:TimerUDB:sT16:timerdp:cl1_1\:SIGNAL IS 2;
SIGNAL \Timer_Channel_Right:TimerUDB:sT16:timerdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Channel_Right:TimerUDB:sT16:timerdp:z1_1\:SIGNAL IS 2;
SIGNAL \Timer_Channel_Right:TimerUDB:sT16:timerdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Channel_Right:TimerUDB:sT16:timerdp:ff1_1\:SIGNAL IS 2;
SIGNAL \Timer_Channel_Right:TimerUDB:sT16:timerdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Channel_Right:TimerUDB:sT16:timerdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \Timer_Channel_Right:TimerUDB:sT16:timerdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Channel_Right:TimerUDB:sT16:timerdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \Timer_Channel_Right:TimerUDB:sT16:timerdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Channel_Right:TimerUDB:sT16:timerdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \Timer_Channel_Right:TimerUDB:sT16:timerdp:so_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Channel_Right:TimerUDB:sT16:timerdp:so_1\:SIGNAL IS 2;
SIGNAL \Timer_Channel_Right:TimerUDB:sT16:timerdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Channel_Right:TimerUDB:sT16:timerdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \Timer_Channel_Right:TimerUDB:sT16:timerdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Channel_Right:TimerUDB:sT16:timerdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \Timer_Channel_Right:TimerUDB:sT16:timerdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Channel_Right:TimerUDB:sT16:timerdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_Channel_Right:TimerUDB:sT16:timerdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Channel_Right:TimerUDB:sT16:timerdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_Channel_Right:TimerUDB:sT16:timerdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Channel_Right:TimerUDB:sT16:timerdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_Channel_Right:TimerUDB:sT16:timerdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Channel_Right:TimerUDB:sT16:timerdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_Channel_Right:TimerUDB:sT16:timerdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Channel_Right:TimerUDB:sT16:timerdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_Channel_Right:TimerUDB:sT16:timerdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Channel_Right:TimerUDB:sT16:timerdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_Channel_Right:TimerUDB:sT16:timerdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Channel_Right:TimerUDB:sT16:timerdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_Channel_Right:TimerUDB:sT16:timerdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Channel_Right:TimerUDB:sT16:timerdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_Channel_Right:TimerUDB:sT16:timerdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Channel_Right:TimerUDB:sT16:timerdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_Channel_Right:TimerUDB:sT16:timerdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Channel_Right:TimerUDB:sT16:timerdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_Channel_Right:TimerUDB:sT16:timerdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Channel_Right:TimerUDB:sT16:timerdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_Channel_Right:TimerUDB:sT16:timerdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Channel_Right:TimerUDB:sT16:timerdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_Channel_Right:TimerUDB:sT16:timerdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Channel_Right:TimerUDB:sT16:timerdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_Channel_Right:TimerUDB:sT16:timerdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Channel_Right:TimerUDB:sT16:timerdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_Channel_Right:TimerUDB:sT16:timerdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Channel_Right:TimerUDB:sT16:timerdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_Channel_Right:TimerUDB:sT16:timerdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer_Channel_Right:TimerUDB:sT16:timerdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Timer_Channel_Right:Net_102\ : bit;
SIGNAL \Timer_Channel_Right:Net_266\ : bit;
SIGNAL Net_1157 : bit;
SIGNAL \Decoder_Left:Net_1129\ : bit;
SIGNAL \Decoder_Left:Cnt16:Net_43\ : bit;
SIGNAL \Decoder_Left:Net_1275\ : bit;
SIGNAL \Decoder_Left:Cnt16:Net_49\ : bit;
SIGNAL \Decoder_Left:Cnt16:Net_82\ : bit;
SIGNAL \Decoder_Left:Cnt16:Net_89\ : bit;
SIGNAL \Decoder_Left:Net_1251\ : bit;
SIGNAL \Decoder_Left:Cnt16:Net_95\ : bit;
SIGNAL \Decoder_Left:Cnt16:Net_91\ : bit;
SIGNAL \Decoder_Left:Cnt16:Net_102\ : bit;
SIGNAL Net_1156 : bit;
SIGNAL \Decoder_Left:Cnt16:CounterUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Decoder_Left:Cnt16:CounterUDB:ctrl_cmod_2\ : bit;
SIGNAL \Decoder_Left:Cnt16:CounterUDB:ctrl_cmod_1\ : bit;
SIGNAL \Decoder_Left:Cnt16:CounterUDB:ctrl_cmod_0\ : bit;
SIGNAL \Decoder_Left:Cnt16:CounterUDB:ctrl_capmode_1\ : bit;
SIGNAL \Decoder_Left:Cnt16:CounterUDB:ctrl_capmode_0\ : bit;
SIGNAL \Decoder_Left:Cnt16:CounterUDB:Clk_Ctl_i\ : bit;
SIGNAL \Decoder_Left:Cnt16:CounterUDB:control_7\ : bit;
SIGNAL \Decoder_Left:Cnt16:CounterUDB:control_6\ : bit;
SIGNAL \Decoder_Left:Cnt16:CounterUDB:control_5\ : bit;
SIGNAL \Decoder_Left:Cnt16:CounterUDB:control_4\ : bit;
SIGNAL \Decoder_Left:Cnt16:CounterUDB:control_3\ : bit;
SIGNAL \Decoder_Left:Cnt16:CounterUDB:control_2\ : bit;
SIGNAL \Decoder_Left:Cnt16:CounterUDB:control_1\ : bit;
SIGNAL \Decoder_Left:Cnt16:CounterUDB:control_0\ : bit;
SIGNAL \Decoder_Left:Cnt16:CounterUDB:ctrl_enable\ : bit;
SIGNAL \Decoder_Left:Cnt16:CounterUDB:prevCapture\ : bit;
SIGNAL \Decoder_Left:Cnt16:CounterUDB:capt_rising\ : bit;
SIGNAL \Decoder_Left:Cnt16:CounterUDB:capt_falling\ : bit;
SIGNAL \Decoder_Left:Cnt16:CounterUDB:capt_either_edge\ : bit;
SIGNAL \Decoder_Left:Cnt16:CounterUDB:hwCapture\ : bit;
SIGNAL \Decoder_Left:Cnt16:CounterUDB:reload\ : bit;
SIGNAL \Decoder_Left:Net_1260\ : bit;
SIGNAL \Decoder_Left:Cnt16:CounterUDB:reload_tc\ : bit;
SIGNAL \Decoder_Left:Cnt16:CounterUDB:final_enable\ : bit;
SIGNAL \Decoder_Left:Cnt16:CounterUDB:counter_enable\ : bit;
SIGNAL \Decoder_Left:Cnt16:CounterUDB:status_0\ : bit;
SIGNAL \Decoder_Left:Cnt16:CounterUDB:cmp_out_status\ : bit;
SIGNAL \Decoder_Left:Cnt16:CounterUDB:status_1\ : bit;
SIGNAL \Decoder_Left:Cnt16:CounterUDB:per_zero\ : bit;
SIGNAL \Decoder_Left:Cnt16:CounterUDB:status_2\ : bit;
SIGNAL \Decoder_Left:Cnt16:CounterUDB:overflow_status\ : bit;
SIGNAL \Decoder_Left:Cnt16:CounterUDB:status_3\ : bit;
SIGNAL \Decoder_Left:Cnt16:CounterUDB:underflow_status\ : bit;
SIGNAL \Decoder_Left:Cnt16:CounterUDB:status_4\ : bit;
SIGNAL \Decoder_Left:Cnt16:CounterUDB:status_5\ : bit;
SIGNAL \Decoder_Left:Cnt16:CounterUDB:fifo_full\ : bit;
SIGNAL \Decoder_Left:Cnt16:CounterUDB:status_6\ : bit;
SIGNAL \Decoder_Left:Cnt16:CounterUDB:fifo_nempty\ : bit;
SIGNAL \Decoder_Left:Cnt16:CounterUDB:overflow\ : bit;
SIGNAL \Decoder_Left:Cnt16:CounterUDB:per_FF\ : bit;
SIGNAL \Decoder_Left:Cnt16:CounterUDB:underflow\ : bit;
SIGNAL \Decoder_Left:Cnt16:CounterUDB:overflow_reg_i\ : bit;
SIGNAL \Decoder_Left:Cnt16:CounterUDB:underflow_reg_i\ : bit;
SIGNAL \Decoder_Left:Cnt16:CounterUDB:tc_i\ : bit;
SIGNAL \Decoder_Left:Cnt16:CounterUDB:tc_reg_i\ : bit;
SIGNAL \Decoder_Left:Cnt16:CounterUDB:cmp_out_i\ : bit;
SIGNAL \Decoder_Left:Cnt16:CounterUDB:cmp_equal\ : bit;
SIGNAL \Decoder_Left:Cnt16:CounterUDB:prevCompare\ : bit;
SIGNAL \Decoder_Left:Cnt16:CounterUDB:cmp_out_reg_i\ : bit;
SIGNAL \Decoder_Left:Net_1264\ : bit;
SIGNAL \Decoder_Left:Cnt16:CounterUDB:count_stored_i\ : bit;
SIGNAL \Decoder_Left:Net_1203\ : bit;
SIGNAL \Decoder_Left:Cnt16:CounterUDB:count_enable\ : bit;
SIGNAL \Decoder_Left:Cnt16:CounterUDB:dp_dir\ : bit;
SIGNAL \Decoder_Left:Cnt16:CounterUDB:cs_addr_2\ : bit;
SIGNAL \Decoder_Left:Cnt16:CounterUDB:cs_addr_1\ : bit;
SIGNAL \Decoder_Left:Cnt16:CounterUDB:cs_addr_0\ : bit;
SIGNAL \Decoder_Left:Cnt16:CounterUDB:nc16\ : bit;
SIGNAL \Decoder_Left:Cnt16:CounterUDB:nc17\ : bit;
SIGNAL \Decoder_Left:Cnt16:CounterUDB:nc1\ : bit;
SIGNAL \Decoder_Left:Cnt16:CounterUDB:nc10\ : bit;
SIGNAL \Decoder_Left:Cnt16:CounterUDB:nc2\ : bit;
SIGNAL \Decoder_Left:Cnt16:CounterUDB:nc3\ : bit;
SIGNAL \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:z1_0\:SIGNAL IS 2;
SIGNAL \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:ff1_0\:SIGNAL IS 2;
SIGNAL \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:so_0\ : bit;
ATTRIBUTE port_state_att of \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:so_0\:SIGNAL IS 2;
SIGNAL \Decoder_Left:Cnt16:CounterUDB:nc30\ : bit;
SIGNAL \Decoder_Left:Cnt16:CounterUDB:nc31\ : bit;
SIGNAL \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:carry\ : bit;
SIGNAL \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:sh_right\ : bit;
SIGNAL \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:sh_left\ : bit;
SIGNAL \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:msb\ : bit;
SIGNAL \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_1\ : bit;
SIGNAL \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_0\ : bit;
SIGNAL \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_1\ : bit;
SIGNAL \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_0\ : bit;
SIGNAL \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_1\ : bit;
SIGNAL \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_0\ : bit;
SIGNAL \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_1\ : bit;
SIGNAL \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_0\ : bit;
SIGNAL \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:cap_1\ : bit;
SIGNAL \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:cap_0\ : bit;
SIGNAL \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:cfb\ : bit;
SIGNAL \Decoder_Left:Cnt16:CounterUDB:per_equal\ : bit;
SIGNAL \Decoder_Left:Cnt16:CounterUDB:nc43\ : bit;
SIGNAL \Decoder_Left:Cnt16:CounterUDB:cmp_less\ : bit;
SIGNAL \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:z1_1\:SIGNAL IS 2;
SIGNAL \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:ff1_1\:SIGNAL IS 2;
SIGNAL \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:so_1\ : bit;
ATTRIBUTE port_state_att of \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:so_1\:SIGNAL IS 2;
SIGNAL \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Decoder_Left:Net_1290\ : bit;
SIGNAL \Decoder_Left:bQuadDec:sync_clock\ : bit;
SIGNAL Net_1153 : bit;
SIGNAL \Decoder_Left:bQuadDec:quad_A_delayed_0\ : bit;
SIGNAL \Decoder_Left:bQuadDec:quad_A_delayed_1\ : bit;
SIGNAL \Decoder_Left:bQuadDec:quad_A_delayed_2\ : bit;
SIGNAL \Decoder_Left:bQuadDec:A_j\ : bit;
SIGNAL \Decoder_Left:bQuadDec:A_k\ : bit;
SIGNAL \Decoder_Left:bQuadDec:quad_A_filt\ : bit;
SIGNAL Net_1154 : bit;
SIGNAL \Decoder_Left:bQuadDec:quad_B_delayed_0\ : bit;
SIGNAL \Decoder_Left:bQuadDec:quad_B_delayed_1\ : bit;
SIGNAL \Decoder_Left:bQuadDec:quad_B_delayed_2\ : bit;
SIGNAL \Decoder_Left:bQuadDec:B_j\ : bit;
SIGNAL \Decoder_Left:bQuadDec:B_k\ : bit;
SIGNAL \Decoder_Left:bQuadDec:quad_B_filt\ : bit;
SIGNAL \Decoder_Left:bQuadDec:index_filt\ : bit;
SIGNAL \Decoder_Left:Net_1232\ : bit;
SIGNAL \Decoder_Left:bQuadDec:state_2\ : bit;
SIGNAL \Decoder_Left:bQuadDec:error\ : bit;
SIGNAL \Decoder_Left:bQuadDec:state_3\ : bit;
SIGNAL \Decoder_Left:bQuadDec:state_1\ : bit;
SIGNAL \Decoder_Left:bQuadDec:state_0\ : bit;
SIGNAL \Decoder_Left:bQuadDec:status_0\ : bit;
SIGNAL \Decoder_Left:Net_530\ : bit;
SIGNAL \Decoder_Left:bQuadDec:status_1\ : bit;
SIGNAL \Decoder_Left:Net_611\ : bit;
SIGNAL \Decoder_Left:bQuadDec:status_2\ : bit;
SIGNAL \Decoder_Left:bQuadDec:status_3\ : bit;
SIGNAL \Decoder_Left:bQuadDec:status_4\ : bit;
SIGNAL \Decoder_Left:bQuadDec:status_5\ : bit;
SIGNAL \Decoder_Left:bQuadDec:status_6\ : bit;
SIGNAL \Decoder_Left:Net_1151\ : bit;
SIGNAL \Decoder_Left:Net_1248\ : bit;
SIGNAL \Decoder_Left:Net_1229\ : bit;
SIGNAL \Decoder_Left:Net_1272\ : bit;
SIGNAL \Decoder_Left:Net_1287\ : bit;
SIGNAL Net_1162 : bit;
SIGNAL \Decoder_Right:Net_1129\ : bit;
SIGNAL \Decoder_Right:Cnt16:Net_43\ : bit;
SIGNAL \Decoder_Right:Net_1275\ : bit;
SIGNAL \Decoder_Right:Cnt16:Net_49\ : bit;
SIGNAL \Decoder_Right:Cnt16:Net_82\ : bit;
SIGNAL \Decoder_Right:Cnt16:Net_89\ : bit;
SIGNAL \Decoder_Right:Net_1251\ : bit;
SIGNAL \Decoder_Right:Cnt16:Net_95\ : bit;
SIGNAL \Decoder_Right:Cnt16:Net_91\ : bit;
SIGNAL \Decoder_Right:Cnt16:Net_102\ : bit;
SIGNAL \Decoder_Right:Cnt16:CounterUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Decoder_Right:Cnt16:CounterUDB:ctrl_cmod_2\ : bit;
SIGNAL \Decoder_Right:Cnt16:CounterUDB:ctrl_cmod_1\ : bit;
SIGNAL \Decoder_Right:Cnt16:CounterUDB:ctrl_cmod_0\ : bit;
SIGNAL \Decoder_Right:Cnt16:CounterUDB:ctrl_capmode_1\ : bit;
SIGNAL \Decoder_Right:Cnt16:CounterUDB:ctrl_capmode_0\ : bit;
SIGNAL \Decoder_Right:Cnt16:CounterUDB:Clk_Ctl_i\ : bit;
SIGNAL \Decoder_Right:Cnt16:CounterUDB:control_7\ : bit;
SIGNAL \Decoder_Right:Cnt16:CounterUDB:control_6\ : bit;
SIGNAL \Decoder_Right:Cnt16:CounterUDB:control_5\ : bit;
SIGNAL \Decoder_Right:Cnt16:CounterUDB:control_4\ : bit;
SIGNAL \Decoder_Right:Cnt16:CounterUDB:control_3\ : bit;
SIGNAL \Decoder_Right:Cnt16:CounterUDB:control_2\ : bit;
SIGNAL \Decoder_Right:Cnt16:CounterUDB:control_1\ : bit;
SIGNAL \Decoder_Right:Cnt16:CounterUDB:control_0\ : bit;
SIGNAL \Decoder_Right:Cnt16:CounterUDB:ctrl_enable\ : bit;
SIGNAL \Decoder_Right:Cnt16:CounterUDB:prevCapture\ : bit;
SIGNAL \Decoder_Right:Cnt16:CounterUDB:capt_rising\ : bit;
SIGNAL \Decoder_Right:Cnt16:CounterUDB:capt_falling\ : bit;
SIGNAL \Decoder_Right:Cnt16:CounterUDB:capt_either_edge\ : bit;
SIGNAL \Decoder_Right:Cnt16:CounterUDB:hwCapture\ : bit;
SIGNAL \Decoder_Right:Cnt16:CounterUDB:reload\ : bit;
SIGNAL \Decoder_Right:Net_1260\ : bit;
SIGNAL \Decoder_Right:Cnt16:CounterUDB:reload_tc\ : bit;
SIGNAL \Decoder_Right:Cnt16:CounterUDB:final_enable\ : bit;
SIGNAL \Decoder_Right:Cnt16:CounterUDB:counter_enable\ : bit;
SIGNAL \Decoder_Right:Cnt16:CounterUDB:status_0\ : bit;
SIGNAL \Decoder_Right:Cnt16:CounterUDB:cmp_out_status\ : bit;
SIGNAL \Decoder_Right:Cnt16:CounterUDB:status_1\ : bit;
SIGNAL \Decoder_Right:Cnt16:CounterUDB:per_zero\ : bit;
SIGNAL \Decoder_Right:Cnt16:CounterUDB:status_2\ : bit;
SIGNAL \Decoder_Right:Cnt16:CounterUDB:overflow_status\ : bit;
SIGNAL \Decoder_Right:Cnt16:CounterUDB:status_3\ : bit;
SIGNAL \Decoder_Right:Cnt16:CounterUDB:underflow_status\ : bit;
SIGNAL \Decoder_Right:Cnt16:CounterUDB:status_4\ : bit;
SIGNAL \Decoder_Right:Cnt16:CounterUDB:status_5\ : bit;
SIGNAL \Decoder_Right:Cnt16:CounterUDB:fifo_full\ : bit;
SIGNAL \Decoder_Right:Cnt16:CounterUDB:status_6\ : bit;
SIGNAL \Decoder_Right:Cnt16:CounterUDB:fifo_nempty\ : bit;
SIGNAL \Decoder_Right:Cnt16:CounterUDB:overflow\ : bit;
SIGNAL \Decoder_Right:Cnt16:CounterUDB:per_FF\ : bit;
SIGNAL \Decoder_Right:Cnt16:CounterUDB:underflow\ : bit;
SIGNAL \Decoder_Right:Cnt16:CounterUDB:overflow_reg_i\ : bit;
SIGNAL \Decoder_Right:Cnt16:CounterUDB:underflow_reg_i\ : bit;
SIGNAL \Decoder_Right:Cnt16:CounterUDB:tc_i\ : bit;
SIGNAL \Decoder_Right:Cnt16:CounterUDB:tc_reg_i\ : bit;
SIGNAL \Decoder_Right:Cnt16:CounterUDB:cmp_out_i\ : bit;
SIGNAL \Decoder_Right:Cnt16:CounterUDB:cmp_equal\ : bit;
SIGNAL \Decoder_Right:Cnt16:CounterUDB:prevCompare\ : bit;
SIGNAL \Decoder_Right:Cnt16:CounterUDB:cmp_out_reg_i\ : bit;
SIGNAL \Decoder_Right:Net_1264\ : bit;
SIGNAL \Decoder_Right:Cnt16:CounterUDB:count_stored_i\ : bit;
SIGNAL \Decoder_Right:Net_1203\ : bit;
SIGNAL \Decoder_Right:Cnt16:CounterUDB:count_enable\ : bit;
SIGNAL \Decoder_Right:Cnt16:CounterUDB:dp_dir\ : bit;
SIGNAL \Decoder_Right:Cnt16:CounterUDB:cs_addr_2\ : bit;
SIGNAL \Decoder_Right:Cnt16:CounterUDB:cs_addr_1\ : bit;
SIGNAL \Decoder_Right:Cnt16:CounterUDB:cs_addr_0\ : bit;
SIGNAL \Decoder_Right:Cnt16:CounterUDB:nc16\ : bit;
SIGNAL \Decoder_Right:Cnt16:CounterUDB:nc17\ : bit;
SIGNAL \Decoder_Right:Cnt16:CounterUDB:nc1\ : bit;
SIGNAL \Decoder_Right:Cnt16:CounterUDB:nc10\ : bit;
SIGNAL \Decoder_Right:Cnt16:CounterUDB:nc2\ : bit;
SIGNAL \Decoder_Right:Cnt16:CounterUDB:nc3\ : bit;
SIGNAL \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:z1_0\:SIGNAL IS 2;
SIGNAL \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:ff1_0\:SIGNAL IS 2;
SIGNAL \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:so_0\ : bit;
ATTRIBUTE port_state_att of \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:so_0\:SIGNAL IS 2;
SIGNAL \Decoder_Right:Cnt16:CounterUDB:nc30\ : bit;
SIGNAL \Decoder_Right:Cnt16:CounterUDB:nc31\ : bit;
SIGNAL \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:carry\ : bit;
SIGNAL \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:sh_right\ : bit;
SIGNAL \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:sh_left\ : bit;
SIGNAL \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:msb\ : bit;
SIGNAL \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_1\ : bit;
SIGNAL \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_0\ : bit;
SIGNAL \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_1\ : bit;
SIGNAL \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_0\ : bit;
SIGNAL \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_1\ : bit;
SIGNAL \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_0\ : bit;
SIGNAL \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_1\ : bit;
SIGNAL \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_0\ : bit;
SIGNAL \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:cap_1\ : bit;
SIGNAL \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:cap_0\ : bit;
SIGNAL \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:cfb\ : bit;
SIGNAL \Decoder_Right:Cnt16:CounterUDB:per_equal\ : bit;
SIGNAL \Decoder_Right:Cnt16:CounterUDB:nc43\ : bit;
SIGNAL \Decoder_Right:Cnt16:CounterUDB:cmp_less\ : bit;
SIGNAL \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:z1_1\:SIGNAL IS 2;
SIGNAL \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:ff1_1\:SIGNAL IS 2;
SIGNAL \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:so_1\ : bit;
ATTRIBUTE port_state_att of \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:so_1\:SIGNAL IS 2;
SIGNAL \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Decoder_Right:Net_1290\ : bit;
SIGNAL \Decoder_Right:bQuadDec:sync_clock\ : bit;
SIGNAL Net_1158 : bit;
SIGNAL \Decoder_Right:bQuadDec:quad_A_delayed_0\ : bit;
SIGNAL \Decoder_Right:bQuadDec:quad_A_delayed_1\ : bit;
SIGNAL \Decoder_Right:bQuadDec:quad_A_delayed_2\ : bit;
SIGNAL \Decoder_Right:bQuadDec:A_j\ : bit;
SIGNAL \Decoder_Right:bQuadDec:A_k\ : bit;
SIGNAL \Decoder_Right:bQuadDec:quad_A_filt\ : bit;
SIGNAL Net_1159 : bit;
SIGNAL \Decoder_Right:bQuadDec:quad_B_delayed_0\ : bit;
SIGNAL \Decoder_Right:bQuadDec:quad_B_delayed_1\ : bit;
SIGNAL \Decoder_Right:bQuadDec:quad_B_delayed_2\ : bit;
SIGNAL \Decoder_Right:bQuadDec:B_j\ : bit;
SIGNAL \Decoder_Right:bQuadDec:B_k\ : bit;
SIGNAL \Decoder_Right:bQuadDec:quad_B_filt\ : bit;
SIGNAL \Decoder_Right:bQuadDec:index_filt\ : bit;
SIGNAL \Decoder_Right:Net_1232\ : bit;
SIGNAL \Decoder_Right:bQuadDec:state_2\ : bit;
SIGNAL \Decoder_Right:bQuadDec:error\ : bit;
SIGNAL \Decoder_Right:bQuadDec:state_3\ : bit;
SIGNAL \Decoder_Right:bQuadDec:state_1\ : bit;
SIGNAL \Decoder_Right:bQuadDec:state_0\ : bit;
SIGNAL \Decoder_Right:bQuadDec:status_0\ : bit;
SIGNAL \Decoder_Right:Net_530\ : bit;
SIGNAL \Decoder_Right:bQuadDec:status_1\ : bit;
SIGNAL \Decoder_Right:Net_611\ : bit;
SIGNAL \Decoder_Right:bQuadDec:status_2\ : bit;
SIGNAL \Decoder_Right:bQuadDec:status_3\ : bit;
SIGNAL \Decoder_Right:bQuadDec:status_4\ : bit;
SIGNAL \Decoder_Right:bQuadDec:status_5\ : bit;
SIGNAL \Decoder_Right:bQuadDec:status_6\ : bit;
SIGNAL \Decoder_Right:Net_1151\ : bit;
SIGNAL \Decoder_Right:Net_1248\ : bit;
SIGNAL \Decoder_Right:Net_1229\ : bit;
SIGNAL \Decoder_Right:Net_1272\ : bit;
SIGNAL \Decoder_Right:Net_1287\ : bit;
SIGNAL tmpOE__Decoder_Left_A_net_0 : bit;
SIGNAL tmpIO_0__Decoder_Left_A_net_0 : bit;
TERMINAL tmpSIOVREF__Decoder_Left_A_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Decoder_Left_A_net_0 : bit;
SIGNAL tmpOE__Decoder_Right_A_net_0 : bit;
SIGNAL tmpIO_0__Decoder_Right_A_net_0 : bit;
TERMINAL tmpSIOVREF__Decoder_Right_A_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Decoder_Right_A_net_0 : bit;
SIGNAL tmpOE__Decoder_Left_B_net_0 : bit;
SIGNAL tmpIO_0__Decoder_Left_B_net_0 : bit;
TERMINAL tmpSIOVREF__Decoder_Left_B_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Decoder_Left_B_net_0 : bit;
SIGNAL tmpOE__Decoder_Right_B_net_0 : bit;
SIGNAL tmpIO_0__Decoder_Right_B_net_0 : bit;
TERMINAL tmpSIOVREF__Decoder_Right_B_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Decoder_Right_B_net_0 : bit;
SIGNAL \GPS_UART:Net_9\ : bit;
SIGNAL \GPS_UART:Net_61\ : bit;
SIGNAL \GPS_UART:BUART:clock_op\ : bit;
SIGNAL \GPS_UART:BUART:reset_reg\ : bit;
SIGNAL Net_1222 : bit;
SIGNAL \GPS_UART:BUART:tx_hd_send_break\ : bit;
SIGNAL \GPS_UART:BUART:HalfDuplexSend\ : bit;
SIGNAL \GPS_UART:BUART:FinalParityType_1\ : bit;
SIGNAL \GPS_UART:BUART:FinalParityType_0\ : bit;
SIGNAL \GPS_UART:BUART:FinalAddrMode_2\ : bit;
SIGNAL \GPS_UART:BUART:FinalAddrMode_1\ : bit;
SIGNAL \GPS_UART:BUART:FinalAddrMode_0\ : bit;
SIGNAL \GPS_UART:BUART:tx_ctrl_mark\ : bit;
SIGNAL \GPS_UART:BUART:reset_sr\ : bit;
SIGNAL \GPS_UART:BUART:HalfDuplexSend_last\ : bit;
SIGNAL Net_1218 : bit;
SIGNAL \GPS_UART:BUART:txn\ : bit;
SIGNAL Net_1224 : bit;
SIGNAL \GPS_UART:BUART:tx_interrupt_out\ : bit;
SIGNAL Net_1225 : bit;
SIGNAL \GPS_UART:BUART:rx_interrupt_out\ : bit;
SIGNAL \GPS_UART:BUART:tx_state_1\ : bit;
SIGNAL \GPS_UART:BUART:tx_state_0\ : bit;
SIGNAL \GPS_UART:BUART:tx_bitclk_enable_pre\ : bit;
SIGNAL \GPS_UART:BUART:sTX:TxShifter:ce0\ : bit;
ATTRIBUTE port_state_att of \GPS_UART:BUART:sTX:TxShifter:ce0\:SIGNAL IS 2;
SIGNAL \GPS_UART:BUART:sTX:TxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \GPS_UART:BUART:sTX:TxShifter:cl0\:SIGNAL IS 2;
SIGNAL \GPS_UART:BUART:sTX:TxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \GPS_UART:BUART:sTX:TxShifter:z0\:SIGNAL IS 2;
SIGNAL \GPS_UART:BUART:sTX:TxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \GPS_UART:BUART:sTX:TxShifter:ff0\:SIGNAL IS 2;
SIGNAL \GPS_UART:BUART:sTX:TxShifter:ce1\ : bit;
ATTRIBUTE port_state_att of \GPS_UART:BUART:sTX:TxShifter:ce1\:SIGNAL IS 2;
SIGNAL \GPS_UART:BUART:sTX:TxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \GPS_UART:BUART:sTX:TxShifter:cl1\:SIGNAL IS 2;
SIGNAL \GPS_UART:BUART:sTX:TxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \GPS_UART:BUART:sTX:TxShifter:z1\:SIGNAL IS 2;
SIGNAL \GPS_UART:BUART:sTX:TxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \GPS_UART:BUART:sTX:TxShifter:ff1\:SIGNAL IS 2;
SIGNAL \GPS_UART:BUART:sTX:TxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \GPS_UART:BUART:sTX:TxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \GPS_UART:BUART:sTX:TxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \GPS_UART:BUART:sTX:TxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \GPS_UART:BUART:sTX:TxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \GPS_UART:BUART:sTX:TxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \GPS_UART:BUART:tx_shift_out\ : bit;
SIGNAL \GPS_UART:BUART:tx_fifo_notfull\ : bit;
SIGNAL \GPS_UART:BUART:tx_fifo_empty\ : bit;
SIGNAL \GPS_UART:BUART:sTX:TxShifter:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \GPS_UART:BUART:sTX:TxShifter:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \GPS_UART:BUART:sTX:TxShifter:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \GPS_UART:BUART:sTX:TxShifter:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \GPS_UART:BUART:sTX:TxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \GPS_UART:BUART:sTX:TxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \GPS_UART:BUART:sTX:TxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \GPS_UART:BUART:sTX:TxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \GPS_UART:BUART:sTX:TxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \GPS_UART:BUART:sTX:TxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \GPS_UART:BUART:sTX:TxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \GPS_UART:BUART:sTX:TxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \GPS_UART:BUART:sTX:TxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \GPS_UART:BUART:sTX:TxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \GPS_UART:BUART:sTX:TxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \GPS_UART:BUART:sTX:TxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \GPS_UART:BUART:sTX:TxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \GPS_UART:BUART:sTX:TxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \GPS_UART:BUART:sTX:TxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \GPS_UART:BUART:sTX:TxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \GPS_UART:BUART:sTX:TxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \GPS_UART:BUART:sTX:TxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \GPS_UART:BUART:sTX:TxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \GPS_UART:BUART:sTX:TxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \GPS_UART:BUART:sTX:TxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \GPS_UART:BUART:sTX:TxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \GPS_UART:BUART:sTX:TxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \GPS_UART:BUART:sTX:TxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \GPS_UART:BUART:sTX:TxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \GPS_UART:BUART:sTX:TxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \GPS_UART:BUART:sTX:TxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \GPS_UART:BUART:sTX:TxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \GPS_UART:BUART:sTX:TxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \GPS_UART:BUART:sTX:TxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \GPS_UART:BUART:sTX:TxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \GPS_UART:BUART:sTX:TxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \GPS_UART:BUART:counter_load_not\ : bit;
SIGNAL \GPS_UART:BUART:tx_state_2\ : bit;
SIGNAL \GPS_UART:BUART:tx_bitclk_dp\ : bit;
SIGNAL \GPS_UART:BUART:tx_counter_dp\ : bit;
SIGNAL \GPS_UART:BUART:sc_out_7\ : bit;
SIGNAL \GPS_UART:BUART:sc_out_6\ : bit;
SIGNAL \GPS_UART:BUART:sc_out_5\ : bit;
SIGNAL \GPS_UART:BUART:sc_out_4\ : bit;
SIGNAL \GPS_UART:BUART:sc_out_3\ : bit;
SIGNAL \GPS_UART:BUART:sc_out_2\ : bit;
SIGNAL \GPS_UART:BUART:sc_out_1\ : bit;
SIGNAL \GPS_UART:BUART:sc_out_0\ : bit;
SIGNAL \GPS_UART:BUART:tx_counter_tc\ : bit;
SIGNAL \GPS_UART:BUART:tx_status_6\ : bit;
SIGNAL \GPS_UART:BUART:tx_status_5\ : bit;
SIGNAL \GPS_UART:BUART:tx_status_4\ : bit;
SIGNAL \GPS_UART:BUART:tx_status_0\ : bit;
SIGNAL \GPS_UART:BUART:tx_status_1\ : bit;
SIGNAL \GPS_UART:BUART:tx_status_2\ : bit;
SIGNAL \GPS_UART:BUART:tx_status_3\ : bit;
SIGNAL Net_1220 : bit;
SIGNAL \GPS_UART:BUART:tx_bitclk\ : bit;
SIGNAL \GPS_UART:BUART:tx_ctrl_mark_last\ : bit;
SIGNAL \GPS_UART:BUART:tx_mark\ : bit;
SIGNAL \GPS_UART:BUART:tx_parity_bit\ : bit;
SIGNAL \GPS_UART:BUART:rx_addressmatch\ : bit;
SIGNAL \GPS_UART:BUART:rx_addressmatch1\ : bit;
SIGNAL \GPS_UART:BUART:rx_addressmatch2\ : bit;
SIGNAL \GPS_UART:BUART:rx_state_1\ : bit;
SIGNAL \GPS_UART:BUART:rx_state_0\ : bit;
SIGNAL \GPS_UART:BUART:rx_bitclk_enable\ : bit;
SIGNAL \GPS_UART:BUART:rx_postpoll\ : bit;
SIGNAL \GPS_UART:BUART:rx_load_fifo\ : bit;
SIGNAL \GPS_UART:BUART:sRX:RxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \GPS_UART:BUART:sRX:RxShifter:cl0\:SIGNAL IS 2;
SIGNAL \GPS_UART:BUART:sRX:RxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \GPS_UART:BUART:sRX:RxShifter:z0\:SIGNAL IS 2;
SIGNAL \GPS_UART:BUART:sRX:RxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \GPS_UART:BUART:sRX:RxShifter:ff0\:SIGNAL IS 2;
SIGNAL \GPS_UART:BUART:sRX:RxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \GPS_UART:BUART:sRX:RxShifter:cl1\:SIGNAL IS 2;
SIGNAL \GPS_UART:BUART:sRX:RxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \GPS_UART:BUART:sRX:RxShifter:z1\:SIGNAL IS 2;
SIGNAL \GPS_UART:BUART:sRX:RxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \GPS_UART:BUART:sRX:RxShifter:ff1\:SIGNAL IS 2;
SIGNAL \GPS_UART:BUART:sRX:RxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \GPS_UART:BUART:sRX:RxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \GPS_UART:BUART:sRX:RxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \GPS_UART:BUART:sRX:RxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \GPS_UART:BUART:sRX:RxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \GPS_UART:BUART:sRX:RxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \GPS_UART:BUART:hd_shift_out\ : bit;
SIGNAL \GPS_UART:BUART:rx_fifonotempty\ : bit;
SIGNAL \GPS_UART:BUART:rx_fifofull\ : bit;
SIGNAL \GPS_UART:BUART:hd_tx_fifo_notfull\ : bit;
SIGNAL \GPS_UART:BUART:hd_tx_fifo_empty\ : bit;
SIGNAL \GPS_UART:BUART:sRX:RxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \GPS_UART:BUART:sRX:RxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \GPS_UART:BUART:sRX:RxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \GPS_UART:BUART:sRX:RxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \GPS_UART:BUART:sRX:RxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \GPS_UART:BUART:sRX:RxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \GPS_UART:BUART:sRX:RxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \GPS_UART:BUART:sRX:RxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \GPS_UART:BUART:sRX:RxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \GPS_UART:BUART:sRX:RxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \GPS_UART:BUART:sRX:RxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \GPS_UART:BUART:sRX:RxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \GPS_UART:BUART:sRX:RxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \GPS_UART:BUART:sRX:RxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \GPS_UART:BUART:sRX:RxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \GPS_UART:BUART:sRX:RxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \GPS_UART:BUART:sRX:RxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \GPS_UART:BUART:sRX:RxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \GPS_UART:BUART:sRX:RxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \GPS_UART:BUART:sRX:RxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \GPS_UART:BUART:sRX:RxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \GPS_UART:BUART:sRX:RxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \GPS_UART:BUART:sRX:RxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \GPS_UART:BUART:sRX:RxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \GPS_UART:BUART:sRX:RxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \GPS_UART:BUART:sRX:RxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \GPS_UART:BUART:sRX:RxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \GPS_UART:BUART:sRX:RxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \GPS_UART:BUART:sRX:RxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \GPS_UART:BUART:sRX:RxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \GPS_UART:BUART:sRX:RxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \GPS_UART:BUART:sRX:RxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \GPS_UART:BUART:rx_counter_load\ : bit;
SIGNAL \GPS_UART:BUART:rx_state_3\ : bit;
SIGNAL \GPS_UART:BUART:rx_state_2\ : bit;
SIGNAL \GPS_UART:BUART:rx_bitclk_pre\ : bit;
SIGNAL \GPS_UART:BUART:rx_count_2\ : bit;
SIGNAL \GPS_UART:BUART:rx_count_1\ : bit;
SIGNAL \GPS_UART:BUART:rx_count_0\ : bit;
SIGNAL \GPS_UART:BUART:rx_bitclk_pre16x\ : bit;
SIGNAL \GPS_UART:BUART:rx_count_6\ : bit;
SIGNAL \GPS_UART:BUART:rx_count_5\ : bit;
SIGNAL \GPS_UART:BUART:rx_count_4\ : bit;
SIGNAL \GPS_UART:BUART:rx_count_3\ : bit;
SIGNAL \GPS_UART:BUART:rx_count7_tc\ : bit;
SIGNAL \GPS_UART:BUART:rx_count7_bit8_wire\ : bit;
SIGNAL \GPS_UART:BUART:rx_bitclk\ : bit;
SIGNAL \GPS_UART:BUART:rx_state_stop1_reg\ : bit;
SIGNAL \GPS_UART:BUART:rx_poll_bit1\ : bit;
SIGNAL \GPS_UART:BUART:rx_poll_bit2\ : bit;
SIGNAL \GPS_UART:BUART:pollingrange\ : bit;
SIGNAL \GPS_UART:BUART:pollcount_1\ : bit;
SIGNAL Net_1230 : bit;
SIGNAL \GPS_UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_15_1\ : bit;
SIGNAL \GPS_UART:BUART:pollcount_0\ : bit;
SIGNAL \GPS_UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_15_0\ : bit;
SIGNAL \GPS_UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_16\ : bit;
SIGNAL \GPS_UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_17\ : bit;
SIGNAL \GPS_UART:BUART:sRX:s23Poll:MODULE_15:g2:a0:a_1\ : bit;
SIGNAL \GPS_UART:BUART:sRX:s23Poll:MODIN15_1\ : bit;
SIGNAL \GPS_UART:BUART:sRX:s23Poll:MODULE_15:g2:a0:a_0\ : bit;
SIGNAL \GPS_UART:BUART:sRX:s23Poll:MODIN15_0\ : bit;
SIGNAL \GPS_UART:BUART:sRX:s23Poll:MODULE_15:g2:a0:b_1\ : bit;
SIGNAL \GPS_UART:BUART:sRX:s23Poll:MODULE_15:g2:a0:b_0\ : bit;
SIGNAL \GPS_UART:BUART:sRX:s23Poll:MODULE_15:g2:a0:s_1\ : bit;
SIGNAL \GPS_UART:BUART:sRX:s23Poll:MODULE_15:g2:a0:s_0\ : bit;
SIGNAL \GPS_UART:BUART:sRX:s23Poll:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \GPS_UART:BUART:sRX:s23Poll:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \GPS_UART:BUART:sRX:s23Poll:MODULE_15:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \GPS_UART:BUART:sRX:s23Poll:MODULE_16:g2:a0:newa_1\ : bit;
SIGNAL \GPS_UART:BUART:sRX:s23Poll:MODIN16_1\ : bit;
SIGNAL \GPS_UART:BUART:sRX:s23Poll:MODULE_16:g2:a0:newa_0\ : bit;
SIGNAL \GPS_UART:BUART:sRX:s23Poll:MODIN16_0\ : bit;
SIGNAL \GPS_UART:BUART:sRX:s23Poll:MODULE_16:g2:a0:newb_1\ : bit;
SIGNAL \GPS_UART:BUART:sRX:s23Poll:MODULE_16:g2:a0:newb_0\ : bit;
SIGNAL \GPS_UART:BUART:sRX:s23Poll:MODULE_16:g2:a0:dataa_1\ : bit;
SIGNAL \GPS_UART:BUART:sRX:s23Poll:MODULE_16:g2:a0:dataa_0\ : bit;
SIGNAL \GPS_UART:BUART:sRX:s23Poll:MODULE_16:g2:a0:datab_1\ : bit;
SIGNAL \GPS_UART:BUART:sRX:s23Poll:MODULE_16:g2:a0:datab_0\ : bit;
SIGNAL \GPS_UART:BUART:sRX:s23Poll:MODULE_16:g2:a0:lta_1\ : bit;
SIGNAL \GPS_UART:BUART:sRX:s23Poll:MODULE_16:g2:a0:gta_1\ : bit;
SIGNAL \GPS_UART:BUART:sRX:s23Poll:MODULE_16:g2:a0:lta_0\ : bit;
SIGNAL \GPS_UART:BUART:sRX:s23Poll:MODULE_16:g2:a0:gta_0\ : bit;
SIGNAL \GPS_UART:BUART:sRX:s23Poll:MODULE_17:g2:a0:newa_1\ : bit;
SIGNAL \GPS_UART:BUART:sRX:s23Poll:MODIN17_1\ : bit;
SIGNAL \GPS_UART:BUART:sRX:s23Poll:MODULE_17:g2:a0:newa_0\ : bit;
SIGNAL \GPS_UART:BUART:sRX:s23Poll:MODIN17_0\ : bit;
SIGNAL \GPS_UART:BUART:sRX:s23Poll:MODULE_17:g2:a0:newb_1\ : bit;
SIGNAL \GPS_UART:BUART:sRX:s23Poll:MODULE_17:g2:a0:newb_0\ : bit;
SIGNAL \GPS_UART:BUART:sRX:s23Poll:MODULE_17:g2:a0:dataa_1\ : bit;
SIGNAL \GPS_UART:BUART:sRX:s23Poll:MODULE_17:g2:a0:dataa_0\ : bit;
SIGNAL \GPS_UART:BUART:sRX:s23Poll:MODULE_17:g2:a0:datab_1\ : bit;
SIGNAL \GPS_UART:BUART:sRX:s23Poll:MODULE_17:g2:a0:datab_0\ : bit;
SIGNAL \GPS_UART:BUART:sRX:s23Poll:MODULE_17:g2:a0:lta_1\ : bit;
SIGNAL \GPS_UART:BUART:sRX:s23Poll:MODULE_17:g2:a0:gta_1\ : bit;
SIGNAL \GPS_UART:BUART:sRX:s23Poll:MODULE_17:g2:a0:lta_0\ : bit;
SIGNAL \GPS_UART:BUART:sRX:s23Poll:MODULE_17:g2:a0:gta_0\ : bit;
SIGNAL \GPS_UART:BUART:rx_status_0\ : bit;
SIGNAL \GPS_UART:BUART:rx_markspace_status\ : bit;
SIGNAL \GPS_UART:BUART:rx_status_1\ : bit;
SIGNAL \GPS_UART:BUART:rx_status_2\ : bit;
SIGNAL \GPS_UART:BUART:rx_parity_error_status\ : bit;
SIGNAL \GPS_UART:BUART:rx_status_3\ : bit;
SIGNAL \GPS_UART:BUART:rx_stop_bit_error\ : bit;
SIGNAL \GPS_UART:BUART:rx_status_4\ : bit;
SIGNAL \GPS_UART:BUART:rx_status_5\ : bit;
SIGNAL \GPS_UART:BUART:rx_status_6\ : bit;
SIGNAL \GPS_UART:BUART:rx_addr_match_status\ : bit;
SIGNAL Net_1219 : bit;
SIGNAL \GPS_UART:BUART:rx_markspace_pre\ : bit;
SIGNAL \GPS_UART:BUART:rx_parity_error_pre\ : bit;
SIGNAL \GPS_UART:BUART:rx_break_status\ : bit;
SIGNAL \GPS_UART:BUART:sRX:cmp_vv_vv_MODGEN_18\ : bit;
SIGNAL \GPS_UART:BUART:rx_address_detected\ : bit;
SIGNAL \GPS_UART:BUART:rx_last\ : bit;
SIGNAL \GPS_UART:BUART:rx_parity_bit\ : bit;
SIGNAL \GPS_UART:BUART:sRX:cmp_vv_vv_MODGEN_19\ : bit;
SIGNAL \GPS_UART:BUART:sRX:MODULE_18:g2:a0:newa_6\ : bit;
SIGNAL \GPS_UART:BUART:sRX:MODULE_18:g2:a0:newa_5\ : bit;
SIGNAL \GPS_UART:BUART:sRX:MODULE_18:g2:a0:newa_4\ : bit;
SIGNAL \GPS_UART:BUART:sRX:MODULE_18:g2:a0:newa_3\ : bit;
SIGNAL \GPS_UART:BUART:sRX:MODIN18_6\ : bit;
SIGNAL \GPS_UART:BUART:sRX:MODULE_18:g2:a0:newa_2\ : bit;
SIGNAL \GPS_UART:BUART:sRX:MODIN18_5\ : bit;
SIGNAL \GPS_UART:BUART:sRX:MODULE_18:g2:a0:newa_1\ : bit;
SIGNAL \GPS_UART:BUART:sRX:MODIN18_4\ : bit;
SIGNAL \GPS_UART:BUART:sRX:MODULE_18:g2:a0:newa_0\ : bit;
SIGNAL \GPS_UART:BUART:sRX:MODIN18_3\ : bit;
SIGNAL \GPS_UART:BUART:sRX:MODULE_18:g2:a0:newb_6\ : bit;
SIGNAL \GPS_UART:BUART:sRX:MODULE_18:g2:a0:newb_5\ : bit;
SIGNAL \GPS_UART:BUART:sRX:MODULE_18:g2:a0:newb_4\ : bit;
SIGNAL \GPS_UART:BUART:sRX:MODULE_18:g2:a0:newb_3\ : bit;
SIGNAL \GPS_UART:BUART:sRX:MODULE_18:g2:a0:newb_2\ : bit;
SIGNAL \GPS_UART:BUART:sRX:MODULE_18:g2:a0:newb_1\ : bit;
SIGNAL \GPS_UART:BUART:sRX:MODULE_18:g2:a0:newb_0\ : bit;
SIGNAL \GPS_UART:BUART:sRX:MODULE_18:g2:a0:dataa_6\ : bit;
SIGNAL \GPS_UART:BUART:sRX:MODULE_18:g2:a0:dataa_5\ : bit;
SIGNAL \GPS_UART:BUART:sRX:MODULE_18:g2:a0:dataa_4\ : bit;
SIGNAL \GPS_UART:BUART:sRX:MODULE_18:g2:a0:dataa_3\ : bit;
SIGNAL \GPS_UART:BUART:sRX:MODULE_18:g2:a0:dataa_2\ : bit;
SIGNAL \GPS_UART:BUART:sRX:MODULE_18:g2:a0:dataa_1\ : bit;
SIGNAL \GPS_UART:BUART:sRX:MODULE_18:g2:a0:dataa_0\ : bit;
SIGNAL \GPS_UART:BUART:sRX:MODULE_18:g2:a0:datab_6\ : bit;
SIGNAL \GPS_UART:BUART:sRX:MODULE_18:g2:a0:datab_5\ : bit;
SIGNAL \GPS_UART:BUART:sRX:MODULE_18:g2:a0:datab_4\ : bit;
SIGNAL \GPS_UART:BUART:sRX:MODULE_18:g2:a0:datab_3\ : bit;
SIGNAL \GPS_UART:BUART:sRX:MODULE_18:g2:a0:datab_2\ : bit;
SIGNAL \GPS_UART:BUART:sRX:MODULE_18:g2:a0:datab_1\ : bit;
SIGNAL \GPS_UART:BUART:sRX:MODULE_18:g2:a0:datab_0\ : bit;
SIGNAL \GPS_UART:BUART:sRX:MODULE_18:g2:a0:lta_6\ : bit;
SIGNAL \GPS_UART:BUART:sRX:MODULE_18:g2:a0:gta_6\ : bit;
SIGNAL \GPS_UART:BUART:sRX:MODULE_18:g2:a0:lta_5\ : bit;
SIGNAL \GPS_UART:BUART:sRX:MODULE_18:g2:a0:gta_5\ : bit;
SIGNAL \GPS_UART:BUART:sRX:MODULE_18:g2:a0:lta_4\ : bit;
SIGNAL \GPS_UART:BUART:sRX:MODULE_18:g2:a0:gta_4\ : bit;
SIGNAL \GPS_UART:BUART:sRX:MODULE_18:g2:a0:lta_3\ : bit;
SIGNAL \GPS_UART:BUART:sRX:MODULE_18:g2:a0:gta_3\ : bit;
SIGNAL \GPS_UART:BUART:sRX:MODULE_18:g2:a0:lta_2\ : bit;
SIGNAL \GPS_UART:BUART:sRX:MODULE_18:g2:a0:gta_2\ : bit;
SIGNAL \GPS_UART:BUART:sRX:MODULE_18:g2:a0:lta_1\ : bit;
SIGNAL \GPS_UART:BUART:sRX:MODULE_18:g2:a0:gta_1\ : bit;
SIGNAL \GPS_UART:BUART:sRX:MODULE_18:g2:a0:lta_0\ : bit;
SIGNAL \GPS_UART:BUART:sRX:MODULE_18:g2:a0:gta_0\ : bit;
SIGNAL \GPS_UART:BUART:sRX:MODULE_19:g1:a0:newa_0\ : bit;
SIGNAL \GPS_UART:BUART:sRX:MODULE_19:g1:a0:newb_0\ : bit;
SIGNAL \GPS_UART:BUART:sRX:MODULE_19:g1:a0:dataa_0\ : bit;
SIGNAL \GPS_UART:BUART:sRX:MODULE_19:g1:a0:datab_0\ : bit;
SIGNAL \GPS_UART:BUART:sRX:MODULE_19:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \GPS_UART:BUART:sRX:MODULE_19:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \GPS_UART:BUART:sRX:MODULE_19:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \GPS_UART:BUART:sRX:MODULE_19:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \GPS_UART:BUART:sRX:MODULE_19:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \GPS_UART:BUART:sRX:MODULE_19:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \GPS_UART:BUART:sRX:MODULE_19:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \GPS_UART:BUART:sRX:MODULE_19:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \GPS_UART:BUART:sRX:MODULE_19:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \GPS_UART:BUART:sRX:MODULE_19:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \GPS_UART:BUART:sRX:MODULE_19:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \GPS_UART:BUART:sRX:MODULE_19:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \GPS_UART:BUART:sRX:MODULE_19:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \GPS_UART:BUART:sRX:MODULE_19:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \GPS_UART:BUART:sRX:MODULE_19:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \GPS_UART:BUART:sRX:MODULE_19:g1:a0:xeq\ : bit;
SIGNAL \GPS_UART:BUART:sRX:MODULE_19:g1:a0:xneq\ : bit;
SIGNAL \GPS_UART:BUART:sRX:MODULE_19:g1:a0:xlt\ : bit;
SIGNAL \GPS_UART:BUART:sRX:MODULE_19:g1:a0:xlte\ : bit;
SIGNAL \GPS_UART:BUART:sRX:MODULE_19:g1:a0:xgt\ : bit;
SIGNAL \GPS_UART:BUART:sRX:MODULE_19:g1:a0:xgte\ : bit;
SIGNAL \GPS_UART:BUART:sRX:MODULE_19:lt\ : bit;
ATTRIBUTE port_state_att of \GPS_UART:BUART:sRX:MODULE_19:lt\:SIGNAL IS 2;
SIGNAL \GPS_UART:BUART:sRX:MODULE_19:eq\ : bit;
ATTRIBUTE port_state_att of \GPS_UART:BUART:sRX:MODULE_19:eq\:SIGNAL IS 2;
SIGNAL \GPS_UART:BUART:sRX:MODULE_19:gt\ : bit;
ATTRIBUTE port_state_att of \GPS_UART:BUART:sRX:MODULE_19:gt\:SIGNAL IS 2;
SIGNAL \GPS_UART:BUART:sRX:MODULE_19:gte\ : bit;
ATTRIBUTE port_state_att of \GPS_UART:BUART:sRX:MODULE_19:gte\:SIGNAL IS 2;
SIGNAL \GPS_UART:BUART:sRX:MODULE_19:lte\ : bit;
ATTRIBUTE port_state_att of \GPS_UART:BUART:sRX:MODULE_19:lte\:SIGNAL IS 2;
SIGNAL tmpOE__GPS_Rx_net_0 : bit;
SIGNAL tmpIO_0__GPS_Rx_net_0 : bit;
TERMINAL tmpSIOVREF__GPS_Rx_net_0 : bit;
SIGNAL tmpINTERRUPT_0__GPS_Rx_net_0 : bit;
SIGNAL tmpOE__GPS_Tx_net_0 : bit;
SIGNAL tmpFB_0__GPS_Tx_net_0 : bit;
SIGNAL tmpIO_0__GPS_Tx_net_0 : bit;
TERMINAL tmpSIOVREF__GPS_Tx_net_0 : bit;
SIGNAL tmpINTERRUPT_0__GPS_Tx_net_0 : bit;
SIGNAL Net_1240 : bit;
SIGNAL \Debouncer_Left:op_clk\ : bit;
SIGNAL \Debouncer_Left:DEBOUNCER[0]:d_sync_0\ : bit;
SIGNAL \Debouncer_Left:DEBOUNCER[0]:d_sync_1\ : bit;
SIGNAL Net_1244 : bit;
SIGNAL Net_1242 : bit;
SIGNAL Net_1243 : bit;
SIGNAL \Debouncer_Right:op_clk\ : bit;
SIGNAL \Debouncer_Right:DEBOUNCER[0]:d_sync_0\ : bit;
SIGNAL \Debouncer_Right:DEBOUNCER[0]:d_sync_1\ : bit;
SIGNAL Net_1252 : bit;
SIGNAL Net_1250 : bit;
SIGNAL Net_1251 : bit;
SIGNAL \ESP07_UART:BUART:reset_reg\\D\ : bit;
SIGNAL \ESP07_UART:BUART:txn\\D\ : bit;
SIGNAL \ESP07_UART:BUART:tx_state_1\\D\ : bit;
SIGNAL \ESP07_UART:BUART:tx_state_0\\D\ : bit;
SIGNAL \ESP07_UART:BUART:tx_state_2\\D\ : bit;
SIGNAL Net_4D : bit;
SIGNAL \ESP07_UART:BUART:tx_bitclk\\D\ : bit;
SIGNAL \ESP07_UART:BUART:tx_ctrl_mark_last\\D\ : bit;
SIGNAL \ESP07_UART:BUART:tx_mark\\D\ : bit;
SIGNAL \ESP07_UART:BUART:tx_parity_bit\\D\ : bit;
SIGNAL \ESP07_UART:BUART:rx_state_1\\D\ : bit;
SIGNAL \ESP07_UART:BUART:rx_state_0\\D\ : bit;
SIGNAL \ESP07_UART:BUART:rx_load_fifo\\D\ : bit;
SIGNAL \ESP07_UART:BUART:rx_state_3\\D\ : bit;
SIGNAL \ESP07_UART:BUART:rx_state_2\\D\ : bit;
SIGNAL \ESP07_UART:BUART:rx_bitclk\\D\ : bit;
SIGNAL \ESP07_UART:BUART:rx_state_stop1_reg\\D\ : bit;
SIGNAL \ESP07_UART:BUART:pollcount_1\\D\ : bit;
SIGNAL \ESP07_UART:BUART:pollcount_0\\D\ : bit;
SIGNAL \ESP07_UART:BUART:rx_markspace_status\\D\ : bit;
SIGNAL \ESP07_UART:BUART:rx_parity_error_status\\D\ : bit;
SIGNAL \ESP07_UART:BUART:rx_stop_bit_error\\D\ : bit;
SIGNAL \ESP07_UART:BUART:rx_addr_match_status\\D\ : bit;
SIGNAL \ESP07_UART:BUART:rx_markspace_pre\\D\ : bit;
SIGNAL \ESP07_UART:BUART:rx_parity_error_pre\\D\ : bit;
SIGNAL \ESP07_UART:BUART:rx_break_status\\D\ : bit;
SIGNAL \ESP07_UART:BUART:rx_address_detected\\D\ : bit;
SIGNAL \ESP07_UART:BUART:rx_last\\D\ : bit;
SIGNAL \ESP07_UART:BUART:rx_parity_bit\\D\ : bit;
SIGNAL \FT232_UART:BUART:reset_reg\\D\ : bit;
SIGNAL \FT232_UART:BUART:txn\\D\ : bit;
SIGNAL \FT232_UART:BUART:tx_state_1\\D\ : bit;
SIGNAL \FT232_UART:BUART:tx_state_0\\D\ : bit;
SIGNAL \FT232_UART:BUART:tx_state_2\\D\ : bit;
SIGNAL Net_17D : bit;
SIGNAL \FT232_UART:BUART:tx_bitclk\\D\ : bit;
SIGNAL \FT232_UART:BUART:tx_ctrl_mark_last\\D\ : bit;
SIGNAL \FT232_UART:BUART:tx_mark\\D\ : bit;
SIGNAL \FT232_UART:BUART:tx_parity_bit\\D\ : bit;
SIGNAL \FT232_UART:BUART:rx_state_1\\D\ : bit;
SIGNAL \FT232_UART:BUART:rx_state_0\\D\ : bit;
SIGNAL \FT232_UART:BUART:rx_load_fifo\\D\ : bit;
SIGNAL \FT232_UART:BUART:rx_state_3\\D\ : bit;
SIGNAL \FT232_UART:BUART:rx_state_2\\D\ : bit;
SIGNAL \FT232_UART:BUART:rx_bitclk\\D\ : bit;
SIGNAL \FT232_UART:BUART:rx_state_stop1_reg\\D\ : bit;
SIGNAL \FT232_UART:BUART:pollcount_1\\D\ : bit;
SIGNAL \FT232_UART:BUART:pollcount_0\\D\ : bit;
SIGNAL \FT232_UART:BUART:rx_markspace_status\\D\ : bit;
SIGNAL \FT232_UART:BUART:rx_parity_error_status\\D\ : bit;
SIGNAL \FT232_UART:BUART:rx_stop_bit_error\\D\ : bit;
SIGNAL \FT232_UART:BUART:rx_addr_match_status\\D\ : bit;
SIGNAL \FT232_UART:BUART:rx_markspace_pre\\D\ : bit;
SIGNAL \FT232_UART:BUART:rx_parity_error_pre\\D\ : bit;
SIGNAL \FT232_UART:BUART:rx_break_status\\D\ : bit;
SIGNAL \FT232_UART:BUART:rx_address_detected\\D\ : bit;
SIGNAL \FT232_UART:BUART:rx_last\\D\ : bit;
SIGNAL \FT232_UART:BUART:rx_parity_bit\\D\ : bit;
SIGNAL \Timer_Channel_Left:TimerUDB:capture_last\\D\ : bit;
SIGNAL \Timer_Channel_Left:TimerUDB:tc_reg_i\\D\ : bit;
SIGNAL \Timer_Channel_Left:TimerUDB:hwEnable_reg\\D\ : bit;
SIGNAL \Timer_Channel_Left:TimerUDB:capture_out_reg_i\\D\ : bit;
SIGNAL \Timer_Channel_Left:TimerUDB:int_capt_count_1\\D\ : bit;
SIGNAL \Timer_Channel_Left:TimerUDB:int_capt_count_0\\D\ : bit;
SIGNAL \Timer_Channel_Left:TimerUDB:capt_int_temp\\D\ : bit;
SIGNAL \Timer_Channel_Right:TimerUDB:capture_last\\D\ : bit;
SIGNAL \Timer_Channel_Right:TimerUDB:tc_reg_i\\D\ : bit;
SIGNAL \Timer_Channel_Right:TimerUDB:hwEnable_reg\\D\ : bit;
SIGNAL \Timer_Channel_Right:TimerUDB:capture_out_reg_i\\D\ : bit;
SIGNAL \Timer_Channel_Right:TimerUDB:int_capt_count_1\\D\ : bit;
SIGNAL \Timer_Channel_Right:TimerUDB:int_capt_count_0\\D\ : bit;
SIGNAL \Timer_Channel_Right:TimerUDB:capt_int_temp\\D\ : bit;
SIGNAL \Decoder_Left:Net_1251\\D\ : bit;
SIGNAL \Decoder_Left:Cnt16:CounterUDB:prevCapture\\D\ : bit;
SIGNAL \Decoder_Left:Cnt16:CounterUDB:overflow_reg_i\\D\ : bit;
SIGNAL \Decoder_Left:Cnt16:CounterUDB:underflow_reg_i\\D\ : bit;
SIGNAL \Decoder_Left:Cnt16:CounterUDB:tc_reg_i\\D\ : bit;
SIGNAL \Decoder_Left:Cnt16:CounterUDB:prevCompare\\D\ : bit;
SIGNAL \Decoder_Left:Cnt16:CounterUDB:cmp_out_reg_i\\D\ : bit;
SIGNAL \Decoder_Left:Cnt16:CounterUDB:count_stored_i\\D\ : bit;
SIGNAL \Decoder_Left:Net_1203\\D\ : bit;
SIGNAL \Decoder_Left:bQuadDec:quad_A_filt\\D\ : bit;
SIGNAL \Decoder_Left:bQuadDec:quad_B_filt\\D\ : bit;
SIGNAL \Decoder_Left:bQuadDec:state_2\\D\ : bit;
SIGNAL \Decoder_Left:bQuadDec:state_3\\D\ : bit;
SIGNAL \Decoder_Left:bQuadDec:state_1\\D\ : bit;
SIGNAL \Decoder_Left:bQuadDec:state_0\\D\ : bit;
SIGNAL \Decoder_Right:Net_1251\\D\ : bit;
SIGNAL \Decoder_Right:Cnt16:CounterUDB:prevCapture\\D\ : bit;
SIGNAL \Decoder_Right:Cnt16:CounterUDB:overflow_reg_i\\D\ : bit;
SIGNAL \Decoder_Right:Cnt16:CounterUDB:underflow_reg_i\\D\ : bit;
SIGNAL \Decoder_Right:Cnt16:CounterUDB:tc_reg_i\\D\ : bit;
SIGNAL \Decoder_Right:Cnt16:CounterUDB:prevCompare\\D\ : bit;
SIGNAL \Decoder_Right:Cnt16:CounterUDB:cmp_out_reg_i\\D\ : bit;
SIGNAL \Decoder_Right:Cnt16:CounterUDB:count_stored_i\\D\ : bit;
SIGNAL \Decoder_Right:Net_1203\\D\ : bit;
SIGNAL \Decoder_Right:bQuadDec:quad_A_filt\\D\ : bit;
SIGNAL \Decoder_Right:bQuadDec:quad_B_filt\\D\ : bit;
SIGNAL \Decoder_Right:bQuadDec:state_2\\D\ : bit;
SIGNAL \Decoder_Right:bQuadDec:state_3\\D\ : bit;
SIGNAL \Decoder_Right:bQuadDec:state_1\\D\ : bit;
SIGNAL \Decoder_Right:bQuadDec:state_0\\D\ : bit;
SIGNAL \GPS_UART:BUART:reset_reg\\D\ : bit;
SIGNAL \GPS_UART:BUART:txn\\D\ : bit;
SIGNAL \GPS_UART:BUART:tx_state_1\\D\ : bit;
SIGNAL \GPS_UART:BUART:tx_state_0\\D\ : bit;
SIGNAL \GPS_UART:BUART:tx_state_2\\D\ : bit;
SIGNAL Net_1220D : bit;
SIGNAL \GPS_UART:BUART:tx_bitclk\\D\ : bit;
SIGNAL \GPS_UART:BUART:tx_ctrl_mark_last\\D\ : bit;
SIGNAL \GPS_UART:BUART:tx_mark\\D\ : bit;
SIGNAL \GPS_UART:BUART:tx_parity_bit\\D\ : bit;
SIGNAL \GPS_UART:BUART:rx_state_1\\D\ : bit;
SIGNAL \GPS_UART:BUART:rx_state_0\\D\ : bit;
SIGNAL \GPS_UART:BUART:rx_load_fifo\\D\ : bit;
SIGNAL \GPS_UART:BUART:rx_state_3\\D\ : bit;
SIGNAL \GPS_UART:BUART:rx_state_2\\D\ : bit;
SIGNAL \GPS_UART:BUART:rx_bitclk\\D\ : bit;
SIGNAL \GPS_UART:BUART:rx_state_stop1_reg\\D\ : bit;
SIGNAL \GPS_UART:BUART:pollcount_1\\D\ : bit;
SIGNAL \GPS_UART:BUART:pollcount_0\\D\ : bit;
SIGNAL \GPS_UART:BUART:rx_markspace_status\\D\ : bit;
SIGNAL \GPS_UART:BUART:rx_parity_error_status\\D\ : bit;
SIGNAL \GPS_UART:BUART:rx_stop_bit_error\\D\ : bit;
SIGNAL \GPS_UART:BUART:rx_addr_match_status\\D\ : bit;
SIGNAL \GPS_UART:BUART:rx_markspace_pre\\D\ : bit;
SIGNAL \GPS_UART:BUART:rx_parity_error_pre\\D\ : bit;
SIGNAL \GPS_UART:BUART:rx_break_status\\D\ : bit;
SIGNAL \GPS_UART:BUART:rx_address_detected\\D\ : bit;
SIGNAL \GPS_UART:BUART:rx_last\\D\ : bit;
SIGNAL \GPS_UART:BUART:rx_parity_bit\\D\ : bit;
SIGNAL \Debouncer_Left:DEBOUNCER[0]:d_sync_0\\D\ : bit;
SIGNAL \Debouncer_Left:DEBOUNCER[0]:d_sync_1\\D\ : bit;
SIGNAL Net_1244D : bit;
SIGNAL Net_1242D : bit;
SIGNAL Net_1243D : bit;
SIGNAL \Debouncer_Right:DEBOUNCER[0]:d_sync_0\\D\ : bit;
SIGNAL \Debouncer_Right:DEBOUNCER[0]:d_sync_1\\D\ : bit;
SIGNAL Net_1252D : bit;
SIGNAL Net_1250D : bit;
SIGNAL Net_1251D : bit;
BEGIN

one <=  ('1') ;

Net_2 <= (not \ESP07_UART:BUART:txn\);

\ESP07_UART:BUART:counter_load_not\ <= ((not \ESP07_UART:BUART:tx_bitclk_enable_pre\ and \ESP07_UART:BUART:tx_state_2\)
	OR \ESP07_UART:BUART:tx_state_0\
	OR \ESP07_UART:BUART:tx_state_1\);

\ESP07_UART:BUART:tx_status_0\ <= ((not \ESP07_UART:BUART:tx_state_1\ and not \ESP07_UART:BUART:tx_state_0\ and \ESP07_UART:BUART:tx_bitclk_enable_pre\ and \ESP07_UART:BUART:tx_fifo_empty\ and \ESP07_UART:BUART:tx_state_2\));

\ESP07_UART:BUART:tx_status_2\ <= (not \ESP07_UART:BUART:tx_fifo_notfull\);

\ESP07_UART:BUART:tx_bitclk\\D\ <= ((not \ESP07_UART:BUART:tx_state_2\ and \ESP07_UART:BUART:tx_bitclk_enable_pre\)
	OR (\ESP07_UART:BUART:tx_state_0\ and \ESP07_UART:BUART:tx_bitclk_enable_pre\)
	OR (\ESP07_UART:BUART:tx_state_1\ and \ESP07_UART:BUART:tx_bitclk_enable_pre\));

\ESP07_UART:BUART:tx_mark\\D\ <= ((not \ESP07_UART:BUART:reset_reg\ and \ESP07_UART:BUART:tx_mark\));

\ESP07_UART:BUART:tx_state_2\\D\ <= ((not \ESP07_UART:BUART:reset_reg\ and not \ESP07_UART:BUART:tx_state_2\ and \ESP07_UART:BUART:tx_state_1\ and \ESP07_UART:BUART:tx_counter_dp\ and \ESP07_UART:BUART:tx_bitclk\)
	OR (not \ESP07_UART:BUART:reset_reg\ and not \ESP07_UART:BUART:tx_state_2\ and \ESP07_UART:BUART:tx_state_1\ and \ESP07_UART:BUART:tx_state_0\ and \ESP07_UART:BUART:tx_bitclk\)
	OR (not \ESP07_UART:BUART:reset_reg\ and not \ESP07_UART:BUART:tx_state_1\ and \ESP07_UART:BUART:tx_state_0\ and \ESP07_UART:BUART:tx_state_2\)
	OR (not \ESP07_UART:BUART:reset_reg\ and not \ESP07_UART:BUART:tx_state_0\ and \ESP07_UART:BUART:tx_state_1\ and \ESP07_UART:BUART:tx_state_2\)
	OR (not \ESP07_UART:BUART:reset_reg\ and not \ESP07_UART:BUART:tx_bitclk_enable_pre\ and \ESP07_UART:BUART:tx_state_2\));

\ESP07_UART:BUART:tx_state_1\\D\ <= ((not \ESP07_UART:BUART:reset_reg\ and not \ESP07_UART:BUART:tx_state_1\ and not \ESP07_UART:BUART:tx_state_2\ and \ESP07_UART:BUART:tx_state_0\ and \ESP07_UART:BUART:tx_bitclk\)
	OR (not \ESP07_UART:BUART:reset_reg\ and not \ESP07_UART:BUART:tx_state_2\ and not \ESP07_UART:BUART:tx_bitclk\ and \ESP07_UART:BUART:tx_state_1\)
	OR (not \ESP07_UART:BUART:reset_reg\ and not \ESP07_UART:BUART:tx_bitclk_enable_pre\ and \ESP07_UART:BUART:tx_state_1\ and \ESP07_UART:BUART:tx_state_2\)
	OR (not \ESP07_UART:BUART:reset_reg\ and not \ESP07_UART:BUART:tx_state_0\ and not \ESP07_UART:BUART:tx_counter_dp\ and \ESP07_UART:BUART:tx_state_1\)
	OR (not \ESP07_UART:BUART:reset_reg\ and not \ESP07_UART:BUART:tx_state_0\ and \ESP07_UART:BUART:tx_state_1\ and \ESP07_UART:BUART:tx_state_2\));

\ESP07_UART:BUART:tx_state_0\\D\ <= ((not \ESP07_UART:BUART:reset_reg\ and not \ESP07_UART:BUART:tx_state_1\ and not \ESP07_UART:BUART:tx_fifo_empty\ and \ESP07_UART:BUART:tx_bitclk_enable_pre\ and \ESP07_UART:BUART:tx_state_2\)
	OR (not \ESP07_UART:BUART:reset_reg\ and not \ESP07_UART:BUART:tx_state_1\ and not \ESP07_UART:BUART:tx_state_0\ and not \ESP07_UART:BUART:tx_fifo_empty\ and not \ESP07_UART:BUART:tx_state_2\)
	OR (not \ESP07_UART:BUART:reset_reg\ and not \ESP07_UART:BUART:tx_bitclk_enable_pre\ and \ESP07_UART:BUART:tx_state_0\ and \ESP07_UART:BUART:tx_state_2\)
	OR (not \ESP07_UART:BUART:reset_reg\ and not \ESP07_UART:BUART:tx_state_2\ and not \ESP07_UART:BUART:tx_bitclk\ and \ESP07_UART:BUART:tx_state_0\)
	OR (not \ESP07_UART:BUART:reset_reg\ and not \ESP07_UART:BUART:tx_fifo_empty\ and \ESP07_UART:BUART:tx_state_0\ and \ESP07_UART:BUART:tx_state_2\)
	OR (not \ESP07_UART:BUART:reset_reg\ and not \ESP07_UART:BUART:tx_state_1\ and \ESP07_UART:BUART:tx_state_0\ and \ESP07_UART:BUART:tx_state_2\));

\ESP07_UART:BUART:txn\\D\ <= ((not \ESP07_UART:BUART:reset_reg\ and not \ESP07_UART:BUART:tx_state_0\ and not \ESP07_UART:BUART:tx_shift_out\ and not \ESP07_UART:BUART:tx_state_2\ and not \ESP07_UART:BUART:tx_counter_dp\ and \ESP07_UART:BUART:tx_state_1\ and \ESP07_UART:BUART:tx_bitclk\)
	OR (not \ESP07_UART:BUART:reset_reg\ and not \ESP07_UART:BUART:tx_state_1\ and not \ESP07_UART:BUART:tx_state_2\ and not \ESP07_UART:BUART:tx_bitclk\ and \ESP07_UART:BUART:tx_state_0\)
	OR (not \ESP07_UART:BUART:reset_reg\ and not \ESP07_UART:BUART:tx_state_1\ and not \ESP07_UART:BUART:tx_shift_out\ and not \ESP07_UART:BUART:tx_state_2\ and \ESP07_UART:BUART:tx_state_0\)
	OR (not \ESP07_UART:BUART:reset_reg\ and not \ESP07_UART:BUART:tx_bitclk\ and \ESP07_UART:BUART:txn\ and \ESP07_UART:BUART:tx_state_1\)
	OR (not \ESP07_UART:BUART:reset_reg\ and \ESP07_UART:BUART:txn\ and \ESP07_UART:BUART:tx_state_2\));

\ESP07_UART:BUART:tx_parity_bit\\D\ <= ((not \ESP07_UART:BUART:tx_state_0\ and \ESP07_UART:BUART:txn\ and \ESP07_UART:BUART:tx_parity_bit\)
	OR (not \ESP07_UART:BUART:tx_state_1\ and not \ESP07_UART:BUART:tx_state_0\ and \ESP07_UART:BUART:tx_parity_bit\)
	OR \ESP07_UART:BUART:tx_parity_bit\);

\ESP07_UART:BUART:rx_counter_load\ <= ((not \ESP07_UART:BUART:rx_state_1\ and not \ESP07_UART:BUART:rx_state_0\ and not \ESP07_UART:BUART:rx_state_3\ and not \ESP07_UART:BUART:rx_state_2\));

\ESP07_UART:BUART:rx_bitclk_pre\ <= ((not \ESP07_UART:BUART:rx_count_2\ and not \ESP07_UART:BUART:rx_count_1\ and not \ESP07_UART:BUART:rx_count_0\));

\ESP07_UART:BUART:rx_state_stop1_reg\\D\ <= (not \ESP07_UART:BUART:rx_state_2\
	OR not \ESP07_UART:BUART:rx_state_3\
	OR \ESP07_UART:BUART:rx_state_0\
	OR \ESP07_UART:BUART:rx_state_1\);

\ESP07_UART:BUART:pollcount_1\\D\ <= ((not \ESP07_UART:BUART:reset_reg\ and not \ESP07_UART:BUART:rx_count_2\ and not \ESP07_UART:BUART:rx_count_1\ and not MODIN1_1 and Net_7 and MODIN1_0)
	OR (not \ESP07_UART:BUART:reset_reg\ and not \ESP07_UART:BUART:rx_count_2\ and not \ESP07_UART:BUART:rx_count_1\ and not MODIN1_0 and MODIN1_1)
	OR (not \ESP07_UART:BUART:reset_reg\ and not \ESP07_UART:BUART:rx_count_2\ and not \ESP07_UART:BUART:rx_count_1\ and not Net_7 and MODIN1_1));

\ESP07_UART:BUART:pollcount_0\\D\ <= ((not \ESP07_UART:BUART:reset_reg\ and not \ESP07_UART:BUART:rx_count_2\ and not \ESP07_UART:BUART:rx_count_1\ and not MODIN1_0 and Net_7)
	OR (not \ESP07_UART:BUART:reset_reg\ and not \ESP07_UART:BUART:rx_count_2\ and not \ESP07_UART:BUART:rx_count_1\ and not Net_7 and MODIN1_0));

\ESP07_UART:BUART:rx_postpoll\ <= ((Net_7 and MODIN1_0)
	OR MODIN1_1);

\ESP07_UART:BUART:rx_status_4\ <= ((\ESP07_UART:BUART:rx_load_fifo\ and \ESP07_UART:BUART:rx_fifofull\));

\ESP07_UART:BUART:rx_status_5\ <= ((\ESP07_UART:BUART:rx_fifonotempty\ and \ESP07_UART:BUART:rx_state_stop1_reg\));

\ESP07_UART:BUART:rx_stop_bit_error\\D\ <= ((not \ESP07_UART:BUART:reset_reg\ and not \ESP07_UART:BUART:rx_state_1\ and not \ESP07_UART:BUART:rx_state_0\ and not MODIN1_1 and not MODIN1_0 and \ESP07_UART:BUART:rx_bitclk_enable\ and \ESP07_UART:BUART:rx_state_3\ and \ESP07_UART:BUART:rx_state_2\)
	OR (not \ESP07_UART:BUART:reset_reg\ and not \ESP07_UART:BUART:rx_state_1\ and not \ESP07_UART:BUART:rx_state_0\ and not Net_7 and not MODIN1_1 and \ESP07_UART:BUART:rx_bitclk_enable\ and \ESP07_UART:BUART:rx_state_3\ and \ESP07_UART:BUART:rx_state_2\));

\ESP07_UART:BUART:rx_load_fifo\\D\ <= ((not \ESP07_UART:BUART:reset_reg\ and not \ESP07_UART:BUART:rx_state_1\ and not \ESP07_UART:BUART:rx_state_0\ and not \ESP07_UART:BUART:rx_state_2\ and \ESP07_UART:BUART:rx_bitclk_enable\ and \ESP07_UART:BUART:rx_state_3\)
	OR (not \ESP07_UART:BUART:reset_reg\ and not \ESP07_UART:BUART:rx_state_1\ and not \ESP07_UART:BUART:rx_state_3\ and not \ESP07_UART:BUART:rx_state_2\ and not MODIN4_6 and not MODIN4_4 and \ESP07_UART:BUART:rx_state_0\)
	OR (not \ESP07_UART:BUART:reset_reg\ and not \ESP07_UART:BUART:rx_state_1\ and not \ESP07_UART:BUART:rx_state_3\ and not \ESP07_UART:BUART:rx_state_2\ and not MODIN4_6 and not MODIN4_5 and \ESP07_UART:BUART:rx_state_0\));

\ESP07_UART:BUART:rx_state_3\\D\ <= ((not \ESP07_UART:BUART:reset_reg\ and not \ESP07_UART:BUART:rx_state_1\ and not \ESP07_UART:BUART:rx_state_2\ and not MODIN4_6 and not MODIN4_4 and \ESP07_UART:BUART:rx_state_0\)
	OR (not \ESP07_UART:BUART:reset_reg\ and not \ESP07_UART:BUART:rx_state_1\ and not \ESP07_UART:BUART:rx_state_2\ and not MODIN4_6 and not MODIN4_5 and \ESP07_UART:BUART:rx_state_0\)
	OR (not \ESP07_UART:BUART:reset_reg\ and not \ESP07_UART:BUART:rx_bitclk_enable\ and \ESP07_UART:BUART:rx_state_3\)
	OR (not \ESP07_UART:BUART:reset_reg\ and \ESP07_UART:BUART:rx_state_1\ and \ESP07_UART:BUART:rx_state_3\)
	OR (not \ESP07_UART:BUART:reset_reg\ and not \ESP07_UART:BUART:rx_state_2\ and \ESP07_UART:BUART:rx_state_3\)
	OR (not \ESP07_UART:BUART:reset_reg\ and \ESP07_UART:BUART:rx_state_0\ and \ESP07_UART:BUART:rx_state_3\));

\ESP07_UART:BUART:rx_state_2\\D\ <= ((not \ESP07_UART:BUART:reset_reg\ and not \ESP07_UART:BUART:rx_state_1\ and not \ESP07_UART:BUART:rx_state_0\ and not \ESP07_UART:BUART:rx_state_3\ and not \ESP07_UART:BUART:rx_state_2\ and not Net_7 and \ESP07_UART:BUART:rx_last\)
	OR (not \ESP07_UART:BUART:reset_reg\ and not \ESP07_UART:BUART:rx_state_1\ and not \ESP07_UART:BUART:rx_state_0\ and not \ESP07_UART:BUART:rx_state_2\ and \ESP07_UART:BUART:rx_bitclk_enable\ and \ESP07_UART:BUART:rx_state_3\)
	OR (not \ESP07_UART:BUART:reset_reg\ and not \ESP07_UART:BUART:rx_state_1\ and not \ESP07_UART:BUART:rx_state_3\ and not MODIN4_6 and not MODIN4_4 and \ESP07_UART:BUART:rx_state_0\)
	OR (not \ESP07_UART:BUART:reset_reg\ and not \ESP07_UART:BUART:rx_state_1\ and not \ESP07_UART:BUART:rx_state_3\ and not MODIN4_6 and not MODIN4_5 and \ESP07_UART:BUART:rx_state_0\)
	OR (not \ESP07_UART:BUART:reset_reg\ and not \ESP07_UART:BUART:rx_bitclk_enable\ and \ESP07_UART:BUART:rx_state_2\)
	OR (not \ESP07_UART:BUART:reset_reg\ and \ESP07_UART:BUART:rx_state_1\ and \ESP07_UART:BUART:rx_state_2\)
	OR (not \ESP07_UART:BUART:reset_reg\ and \ESP07_UART:BUART:rx_state_0\ and \ESP07_UART:BUART:rx_state_2\));

\ESP07_UART:BUART:rx_state_1\\D\ <= ((not \ESP07_UART:BUART:reset_reg\ and \ESP07_UART:BUART:rx_state_1\));

\ESP07_UART:BUART:rx_state_0\\D\ <= ((not \ESP07_UART:BUART:reset_reg\ and not \ESP07_UART:BUART:rx_state_1\ and not \ESP07_UART:BUART:rx_state_3\ and not MODIN1_1 and not MODIN1_0 and \ESP07_UART:BUART:rx_bitclk_enable\ and \ESP07_UART:BUART:rx_state_2\)
	OR (not \ESP07_UART:BUART:reset_reg\ and not \ESP07_UART:BUART:rx_state_1\ and not \ESP07_UART:BUART:rx_state_3\ and not Net_7 and not MODIN1_1 and \ESP07_UART:BUART:rx_bitclk_enable\ and \ESP07_UART:BUART:rx_state_2\)
	OR (not \ESP07_UART:BUART:reset_reg\ and \ESP07_UART:BUART:rx_state_0\ and MODIN4_5 and MODIN4_4)
	OR (not \ESP07_UART:BUART:reset_reg\ and \ESP07_UART:BUART:rx_state_0\ and MODIN4_6)
	OR (not \ESP07_UART:BUART:reset_reg\ and \ESP07_UART:BUART:rx_state_0\ and \ESP07_UART:BUART:rx_state_3\)
	OR (not \ESP07_UART:BUART:reset_reg\ and \ESP07_UART:BUART:rx_state_1\ and \ESP07_UART:BUART:rx_state_0\)
	OR (not \ESP07_UART:BUART:reset_reg\ and \ESP07_UART:BUART:rx_state_0\ and \ESP07_UART:BUART:rx_state_2\));

\ESP07_UART:BUART:rx_last\\D\ <= ((not \ESP07_UART:BUART:reset_reg\ and Net_7));

\ESP07_UART:BUART:rx_address_detected\\D\ <= ((not \ESP07_UART:BUART:reset_reg\ and \ESP07_UART:BUART:rx_address_detected\));

\FT232_UART:BUART:counter_load_not\ <= ((not \FT232_UART:BUART:tx_bitclk_enable_pre\ and \FT232_UART:BUART:tx_state_2\)
	OR \FT232_UART:BUART:tx_state_0\
	OR \FT232_UART:BUART:tx_state_1\);

\FT232_UART:BUART:tx_status_0\ <= ((not \FT232_UART:BUART:tx_state_1\ and not \FT232_UART:BUART:tx_state_0\ and \FT232_UART:BUART:tx_bitclk_enable_pre\ and \FT232_UART:BUART:tx_fifo_empty\ and \FT232_UART:BUART:tx_state_2\));

\FT232_UART:BUART:tx_status_2\ <= (not \FT232_UART:BUART:tx_fifo_notfull\);

\FT232_UART:BUART:tx_bitclk\\D\ <= ((not \FT232_UART:BUART:tx_state_2\ and \FT232_UART:BUART:tx_bitclk_enable_pre\)
	OR (\FT232_UART:BUART:tx_state_0\ and \FT232_UART:BUART:tx_bitclk_enable_pre\)
	OR (\FT232_UART:BUART:tx_state_1\ and \FT232_UART:BUART:tx_bitclk_enable_pre\));

\FT232_UART:BUART:tx_mark\\D\ <= ((not \FT232_UART:BUART:reset_reg\ and \FT232_UART:BUART:tx_mark\));

\FT232_UART:BUART:tx_state_2\\D\ <= ((not \FT232_UART:BUART:reset_reg\ and not \FT232_UART:BUART:tx_state_2\ and \FT232_UART:BUART:tx_state_1\ and \FT232_UART:BUART:tx_counter_dp\ and \FT232_UART:BUART:tx_bitclk\)
	OR (not \FT232_UART:BUART:reset_reg\ and not \FT232_UART:BUART:tx_state_2\ and \FT232_UART:BUART:tx_state_1\ and \FT232_UART:BUART:tx_state_0\ and \FT232_UART:BUART:tx_bitclk\)
	OR (not \FT232_UART:BUART:reset_reg\ and not \FT232_UART:BUART:tx_state_1\ and \FT232_UART:BUART:tx_state_0\ and \FT232_UART:BUART:tx_state_2\)
	OR (not \FT232_UART:BUART:reset_reg\ and not \FT232_UART:BUART:tx_state_0\ and \FT232_UART:BUART:tx_state_1\ and \FT232_UART:BUART:tx_state_2\)
	OR (not \FT232_UART:BUART:reset_reg\ and not \FT232_UART:BUART:tx_bitclk_enable_pre\ and \FT232_UART:BUART:tx_state_2\));

\FT232_UART:BUART:tx_state_1\\D\ <= ((not \FT232_UART:BUART:reset_reg\ and not \FT232_UART:BUART:tx_state_1\ and not \FT232_UART:BUART:tx_state_2\ and \FT232_UART:BUART:tx_state_0\ and \FT232_UART:BUART:tx_bitclk\)
	OR (not \FT232_UART:BUART:reset_reg\ and not \FT232_UART:BUART:tx_state_2\ and not \FT232_UART:BUART:tx_bitclk\ and \FT232_UART:BUART:tx_state_1\)
	OR (not \FT232_UART:BUART:reset_reg\ and not \FT232_UART:BUART:tx_bitclk_enable_pre\ and \FT232_UART:BUART:tx_state_1\ and \FT232_UART:BUART:tx_state_2\)
	OR (not \FT232_UART:BUART:reset_reg\ and not \FT232_UART:BUART:tx_state_0\ and not \FT232_UART:BUART:tx_counter_dp\ and \FT232_UART:BUART:tx_state_1\)
	OR (not \FT232_UART:BUART:reset_reg\ and not \FT232_UART:BUART:tx_state_0\ and \FT232_UART:BUART:tx_state_1\ and \FT232_UART:BUART:tx_state_2\));

\FT232_UART:BUART:tx_state_0\\D\ <= ((not \FT232_UART:BUART:reset_reg\ and not \FT232_UART:BUART:tx_state_1\ and not \FT232_UART:BUART:tx_fifo_empty\ and \FT232_UART:BUART:tx_bitclk_enable_pre\ and \FT232_UART:BUART:tx_state_2\)
	OR (not \FT232_UART:BUART:reset_reg\ and not \FT232_UART:BUART:tx_state_1\ and not \FT232_UART:BUART:tx_state_0\ and not \FT232_UART:BUART:tx_fifo_empty\ and not \FT232_UART:BUART:tx_state_2\)
	OR (not \FT232_UART:BUART:reset_reg\ and not \FT232_UART:BUART:tx_bitclk_enable_pre\ and \FT232_UART:BUART:tx_state_0\ and \FT232_UART:BUART:tx_state_2\)
	OR (not \FT232_UART:BUART:reset_reg\ and not \FT232_UART:BUART:tx_state_2\ and not \FT232_UART:BUART:tx_bitclk\ and \FT232_UART:BUART:tx_state_0\)
	OR (not \FT232_UART:BUART:reset_reg\ and not \FT232_UART:BUART:tx_fifo_empty\ and \FT232_UART:BUART:tx_state_0\ and \FT232_UART:BUART:tx_state_2\)
	OR (not \FT232_UART:BUART:reset_reg\ and not \FT232_UART:BUART:tx_state_1\ and \FT232_UART:BUART:tx_state_0\ and \FT232_UART:BUART:tx_state_2\));

\FT232_UART:BUART:txn\\D\ <= ((not \FT232_UART:BUART:reset_reg\ and not \FT232_UART:BUART:tx_state_0\ and not \FT232_UART:BUART:tx_shift_out\ and not \FT232_UART:BUART:tx_state_2\ and not \FT232_UART:BUART:tx_counter_dp\ and \FT232_UART:BUART:tx_state_1\ and \FT232_UART:BUART:tx_bitclk\)
	OR (not \FT232_UART:BUART:reset_reg\ and not \FT232_UART:BUART:tx_state_1\ and not \FT232_UART:BUART:tx_state_2\ and not \FT232_UART:BUART:tx_bitclk\ and \FT232_UART:BUART:tx_state_0\)
	OR (not \FT232_UART:BUART:reset_reg\ and not \FT232_UART:BUART:tx_state_1\ and not \FT232_UART:BUART:tx_shift_out\ and not \FT232_UART:BUART:tx_state_2\ and \FT232_UART:BUART:tx_state_0\)
	OR (not \FT232_UART:BUART:reset_reg\ and not \FT232_UART:BUART:tx_bitclk\ and \FT232_UART:BUART:txn\ and \FT232_UART:BUART:tx_state_1\)
	OR (not \FT232_UART:BUART:reset_reg\ and \FT232_UART:BUART:txn\ and \FT232_UART:BUART:tx_state_2\));

\FT232_UART:BUART:tx_parity_bit\\D\ <= ((not \FT232_UART:BUART:tx_state_0\ and \FT232_UART:BUART:txn\ and \FT232_UART:BUART:tx_parity_bit\)
	OR (not \FT232_UART:BUART:tx_state_1\ and not \FT232_UART:BUART:tx_state_0\ and \FT232_UART:BUART:tx_parity_bit\)
	OR \FT232_UART:BUART:tx_parity_bit\);

\FT232_UART:BUART:rx_counter_load\ <= ((not \FT232_UART:BUART:rx_state_1\ and not \FT232_UART:BUART:rx_state_0\ and not \FT232_UART:BUART:rx_state_3\ and not \FT232_UART:BUART:rx_state_2\));

\FT232_UART:BUART:rx_bitclk_pre\ <= ((not \FT232_UART:BUART:rx_count_2\ and not \FT232_UART:BUART:rx_count_1\ and not \FT232_UART:BUART:rx_count_0\));

\FT232_UART:BUART:rx_state_stop1_reg\\D\ <= (not \FT232_UART:BUART:rx_state_2\
	OR not \FT232_UART:BUART:rx_state_3\
	OR \FT232_UART:BUART:rx_state_0\
	OR \FT232_UART:BUART:rx_state_1\);

\FT232_UART:BUART:pollcount_1\\D\ <= ((not \FT232_UART:BUART:reset_reg\ and not \FT232_UART:BUART:rx_count_2\ and not \FT232_UART:BUART:rx_count_1\ and not MODIN5_1 and Net_20 and MODIN5_0)
	OR (not \FT232_UART:BUART:reset_reg\ and not \FT232_UART:BUART:rx_count_2\ and not \FT232_UART:BUART:rx_count_1\ and not MODIN5_0 and MODIN5_1)
	OR (not \FT232_UART:BUART:reset_reg\ and not \FT232_UART:BUART:rx_count_2\ and not \FT232_UART:BUART:rx_count_1\ and not Net_20 and MODIN5_1));

\FT232_UART:BUART:pollcount_0\\D\ <= ((not \FT232_UART:BUART:reset_reg\ and not \FT232_UART:BUART:rx_count_2\ and not \FT232_UART:BUART:rx_count_1\ and not MODIN5_0 and Net_20)
	OR (not \FT232_UART:BUART:reset_reg\ and not \FT232_UART:BUART:rx_count_2\ and not \FT232_UART:BUART:rx_count_1\ and not Net_20 and MODIN5_0));

\FT232_UART:BUART:rx_postpoll\ <= ((Net_20 and MODIN5_0)
	OR MODIN5_1);

\FT232_UART:BUART:rx_status_4\ <= ((\FT232_UART:BUART:rx_load_fifo\ and \FT232_UART:BUART:rx_fifofull\));

\FT232_UART:BUART:rx_status_5\ <= ((\FT232_UART:BUART:rx_fifonotempty\ and \FT232_UART:BUART:rx_state_stop1_reg\));

\FT232_UART:BUART:rx_stop_bit_error\\D\ <= ((not \FT232_UART:BUART:reset_reg\ and not \FT232_UART:BUART:rx_state_1\ and not \FT232_UART:BUART:rx_state_0\ and not MODIN5_1 and not MODIN5_0 and \FT232_UART:BUART:rx_bitclk_enable\ and \FT232_UART:BUART:rx_state_3\ and \FT232_UART:BUART:rx_state_2\)
	OR (not \FT232_UART:BUART:reset_reg\ and not \FT232_UART:BUART:rx_state_1\ and not \FT232_UART:BUART:rx_state_0\ and not Net_20 and not MODIN5_1 and \FT232_UART:BUART:rx_bitclk_enable\ and \FT232_UART:BUART:rx_state_3\ and \FT232_UART:BUART:rx_state_2\));

\FT232_UART:BUART:rx_load_fifo\\D\ <= ((not \FT232_UART:BUART:reset_reg\ and not \FT232_UART:BUART:rx_state_1\ and not \FT232_UART:BUART:rx_state_0\ and not \FT232_UART:BUART:rx_state_2\ and \FT232_UART:BUART:rx_bitclk_enable\ and \FT232_UART:BUART:rx_state_3\)
	OR (not \FT232_UART:BUART:reset_reg\ and not \FT232_UART:BUART:rx_state_1\ and not \FT232_UART:BUART:rx_state_3\ and not \FT232_UART:BUART:rx_state_2\ and not MODIN8_6 and not MODIN8_4 and \FT232_UART:BUART:rx_state_0\)
	OR (not \FT232_UART:BUART:reset_reg\ and not \FT232_UART:BUART:rx_state_1\ and not \FT232_UART:BUART:rx_state_3\ and not \FT232_UART:BUART:rx_state_2\ and not MODIN8_6 and not MODIN8_5 and \FT232_UART:BUART:rx_state_0\));

\FT232_UART:BUART:rx_state_3\\D\ <= ((not \FT232_UART:BUART:reset_reg\ and not \FT232_UART:BUART:rx_state_1\ and not \FT232_UART:BUART:rx_state_2\ and not MODIN8_6 and not MODIN8_4 and \FT232_UART:BUART:rx_state_0\)
	OR (not \FT232_UART:BUART:reset_reg\ and not \FT232_UART:BUART:rx_state_1\ and not \FT232_UART:BUART:rx_state_2\ and not MODIN8_6 and not MODIN8_5 and \FT232_UART:BUART:rx_state_0\)
	OR (not \FT232_UART:BUART:reset_reg\ and not \FT232_UART:BUART:rx_bitclk_enable\ and \FT232_UART:BUART:rx_state_3\)
	OR (not \FT232_UART:BUART:reset_reg\ and \FT232_UART:BUART:rx_state_1\ and \FT232_UART:BUART:rx_state_3\)
	OR (not \FT232_UART:BUART:reset_reg\ and not \FT232_UART:BUART:rx_state_2\ and \FT232_UART:BUART:rx_state_3\)
	OR (not \FT232_UART:BUART:reset_reg\ and \FT232_UART:BUART:rx_state_0\ and \FT232_UART:BUART:rx_state_3\));

\FT232_UART:BUART:rx_state_2\\D\ <= ((not \FT232_UART:BUART:reset_reg\ and not \FT232_UART:BUART:rx_state_1\ and not \FT232_UART:BUART:rx_state_0\ and not \FT232_UART:BUART:rx_state_3\ and not \FT232_UART:BUART:rx_state_2\ and not Net_20 and \FT232_UART:BUART:rx_last\)
	OR (not \FT232_UART:BUART:reset_reg\ and not \FT232_UART:BUART:rx_state_1\ and not \FT232_UART:BUART:rx_state_0\ and not \FT232_UART:BUART:rx_state_2\ and \FT232_UART:BUART:rx_bitclk_enable\ and \FT232_UART:BUART:rx_state_3\)
	OR (not \FT232_UART:BUART:reset_reg\ and not \FT232_UART:BUART:rx_state_1\ and not \FT232_UART:BUART:rx_state_3\ and not MODIN8_6 and not MODIN8_4 and \FT232_UART:BUART:rx_state_0\)
	OR (not \FT232_UART:BUART:reset_reg\ and not \FT232_UART:BUART:rx_state_1\ and not \FT232_UART:BUART:rx_state_3\ and not MODIN8_6 and not MODIN8_5 and \FT232_UART:BUART:rx_state_0\)
	OR (not \FT232_UART:BUART:reset_reg\ and not \FT232_UART:BUART:rx_bitclk_enable\ and \FT232_UART:BUART:rx_state_2\)
	OR (not \FT232_UART:BUART:reset_reg\ and \FT232_UART:BUART:rx_state_1\ and \FT232_UART:BUART:rx_state_2\)
	OR (not \FT232_UART:BUART:reset_reg\ and \FT232_UART:BUART:rx_state_0\ and \FT232_UART:BUART:rx_state_2\));

\FT232_UART:BUART:rx_state_1\\D\ <= ((not \FT232_UART:BUART:reset_reg\ and \FT232_UART:BUART:rx_state_1\));

\FT232_UART:BUART:rx_state_0\\D\ <= ((not \FT232_UART:BUART:reset_reg\ and not \FT232_UART:BUART:rx_state_1\ and not \FT232_UART:BUART:rx_state_3\ and not MODIN5_1 and not MODIN5_0 and \FT232_UART:BUART:rx_bitclk_enable\ and \FT232_UART:BUART:rx_state_2\)
	OR (not \FT232_UART:BUART:reset_reg\ and not \FT232_UART:BUART:rx_state_1\ and not \FT232_UART:BUART:rx_state_3\ and not Net_20 and not MODIN5_1 and \FT232_UART:BUART:rx_bitclk_enable\ and \FT232_UART:BUART:rx_state_2\)
	OR (not \FT232_UART:BUART:reset_reg\ and \FT232_UART:BUART:rx_state_0\ and MODIN8_5 and MODIN8_4)
	OR (not \FT232_UART:BUART:reset_reg\ and \FT232_UART:BUART:rx_state_0\ and MODIN8_6)
	OR (not \FT232_UART:BUART:reset_reg\ and \FT232_UART:BUART:rx_state_0\ and \FT232_UART:BUART:rx_state_3\)
	OR (not \FT232_UART:BUART:reset_reg\ and \FT232_UART:BUART:rx_state_1\ and \FT232_UART:BUART:rx_state_0\)
	OR (not \FT232_UART:BUART:reset_reg\ and \FT232_UART:BUART:rx_state_0\ and \FT232_UART:BUART:rx_state_2\));

\FT232_UART:BUART:rx_last\\D\ <= ((not \FT232_UART:BUART:reset_reg\ and Net_20));

\FT232_UART:BUART:rx_address_detected\\D\ <= ((not \FT232_UART:BUART:reset_reg\ and \FT232_UART:BUART:rx_address_detected\));

Net_6 <=  ('0') ;

Net_426 <= ((not \FT232_UART:BUART:txn\ and Net_428));

Net_1239 <= ((Net_1093 and Net_1017));

\Timer_Channel_Left:TimerUDB:capt_fifo_load\ <= ((not \Timer_Channel_Left:TimerUDB:capture_last\ and \Timer_Channel_Left:TimerUDB:control_7\ and Net_1114)
	OR (not Net_1114 and \Timer_Channel_Left:TimerUDB:control_7\ and \Timer_Channel_Left:TimerUDB:capture_last\));

\Timer_Channel_Left:TimerUDB:status_tc\ <= ((\Timer_Channel_Left:TimerUDB:control_7\ and \Timer_Channel_Left:TimerUDB:per_zero\));

\Timer_Channel_Left:TimerUDB:int_capt_count_1\\D\ <= ((not MODIN9_1 and not MODIN10_0 and \Timer_Channel_Left:TimerUDB:capt_fifo_load\ and MODIN9_0)
	OR (not MODIN9_1 and \Timer_Channel_Left:TimerUDB:capt_fifo_load\ and MODIN9_0 and MODIN10_1)
	OR (not MODIN9_0 and MODIN9_1 and MODIN10_0)
	OR (not MODIN9_0 and not MODIN10_1 and MODIN9_1)
	OR (not \Timer_Channel_Left:TimerUDB:capt_fifo_load\ and MODIN9_1));

\Timer_Channel_Left:TimerUDB:int_capt_count_0\\D\ <= ((not MODIN9_0 and not MODIN10_1 and \Timer_Channel_Left:TimerUDB:capt_fifo_load\ and MODIN9_1)
	OR (not MODIN9_1 and not MODIN9_0 and \Timer_Channel_Left:TimerUDB:capt_fifo_load\ and MODIN10_1)
	OR (not \Timer_Channel_Left:TimerUDB:capt_fifo_load\ and MODIN9_0)
	OR (not MODIN9_0 and \Timer_Channel_Left:TimerUDB:capt_fifo_load\ and MODIN10_0));

\Timer_Channel_Left:TimerUDB:capt_int_temp\\D\ <= ((not MODIN9_1 and not MODIN9_0 and not MODIN10_1 and not MODIN10_0 and \Timer_Channel_Left:TimerUDB:capt_fifo_load\)
	OR (not MODIN9_0 and not MODIN10_0 and \Timer_Channel_Left:TimerUDB:capt_fifo_load\ and MODIN9_1 and MODIN10_1)
	OR (not MODIN9_1 and not MODIN10_1 and \Timer_Channel_Left:TimerUDB:capt_fifo_load\ and MODIN9_0 and MODIN10_0)
	OR (\Timer_Channel_Left:TimerUDB:capt_fifo_load\ and MODIN9_1 and MODIN9_0 and MODIN10_1 and MODIN10_0));

Net_1247 <= ((Net_1017 and Net_1097));

\Timer_Channel_Right:TimerUDB:capt_fifo_load\ <= ((not \Timer_Channel_Right:TimerUDB:capture_last\ and \Timer_Channel_Right:TimerUDB:control_7\ and Net_1126)
	OR (not Net_1126 and \Timer_Channel_Right:TimerUDB:control_7\ and \Timer_Channel_Right:TimerUDB:capture_last\));

\Timer_Channel_Right:TimerUDB:status_tc\ <= ((\Timer_Channel_Right:TimerUDB:control_7\ and \Timer_Channel_Right:TimerUDB:per_zero\));

\Timer_Channel_Right:TimerUDB:int_capt_count_1\\D\ <= ((not \Timer_Channel_Right:TimerUDB:control_0\ and not \Timer_Channel_Right:TimerUDB:int_capt_count_1\ and \Timer_Channel_Right:TimerUDB:capt_fifo_load\ and \Timer_Channel_Right:TimerUDB:int_capt_count_0\)
	OR (not \Timer_Channel_Right:TimerUDB:int_capt_count_1\ and \Timer_Channel_Right:TimerUDB:control_1\ and \Timer_Channel_Right:TimerUDB:capt_fifo_load\ and \Timer_Channel_Right:TimerUDB:int_capt_count_0\)
	OR (not \Timer_Channel_Right:TimerUDB:int_capt_count_0\ and \Timer_Channel_Right:TimerUDB:control_0\ and \Timer_Channel_Right:TimerUDB:int_capt_count_1\)
	OR (not \Timer_Channel_Right:TimerUDB:control_1\ and not \Timer_Channel_Right:TimerUDB:int_capt_count_0\ and \Timer_Channel_Right:TimerUDB:int_capt_count_1\)
	OR (not \Timer_Channel_Right:TimerUDB:capt_fifo_load\ and \Timer_Channel_Right:TimerUDB:int_capt_count_1\));

\Timer_Channel_Right:TimerUDB:int_capt_count_0\\D\ <= ((not \Timer_Channel_Right:TimerUDB:int_capt_count_1\ and not \Timer_Channel_Right:TimerUDB:int_capt_count_0\ and \Timer_Channel_Right:TimerUDB:control_1\ and \Timer_Channel_Right:TimerUDB:capt_fifo_load\)
	OR (not \Timer_Channel_Right:TimerUDB:control_1\ and not \Timer_Channel_Right:TimerUDB:int_capt_count_0\ and \Timer_Channel_Right:TimerUDB:capt_fifo_load\ and \Timer_Channel_Right:TimerUDB:int_capt_count_1\)
	OR (not \Timer_Channel_Right:TimerUDB:capt_fifo_load\ and \Timer_Channel_Right:TimerUDB:int_capt_count_0\)
	OR (not \Timer_Channel_Right:TimerUDB:int_capt_count_0\ and \Timer_Channel_Right:TimerUDB:control_0\ and \Timer_Channel_Right:TimerUDB:capt_fifo_load\));

\Timer_Channel_Right:TimerUDB:capt_int_temp\\D\ <= ((not \Timer_Channel_Right:TimerUDB:control_1\ and not \Timer_Channel_Right:TimerUDB:control_0\ and not \Timer_Channel_Right:TimerUDB:int_capt_count_1\ and not \Timer_Channel_Right:TimerUDB:int_capt_count_0\ and \Timer_Channel_Right:TimerUDB:capt_fifo_load\)
	OR (not \Timer_Channel_Right:TimerUDB:control_0\ and not \Timer_Channel_Right:TimerUDB:int_capt_count_0\ and \Timer_Channel_Right:TimerUDB:control_1\ and \Timer_Channel_Right:TimerUDB:capt_fifo_load\ and \Timer_Channel_Right:TimerUDB:int_capt_count_1\)
	OR (not \Timer_Channel_Right:TimerUDB:control_1\ and not \Timer_Channel_Right:TimerUDB:int_capt_count_1\ and \Timer_Channel_Right:TimerUDB:control_0\ and \Timer_Channel_Right:TimerUDB:capt_fifo_load\ and \Timer_Channel_Right:TimerUDB:int_capt_count_0\)
	OR (\Timer_Channel_Right:TimerUDB:control_1\ and \Timer_Channel_Right:TimerUDB:control_0\ and \Timer_Channel_Right:TimerUDB:capt_fifo_load\ and \Timer_Channel_Right:TimerUDB:int_capt_count_1\ and \Timer_Channel_Right:TimerUDB:int_capt_count_0\));

\Decoder_Left:Cnt16:CounterUDB:reload\ <= (\Decoder_Left:Cnt16:CounterUDB:overflow\
	OR \Decoder_Left:Cnt16:CounterUDB:status_1\
	OR \Decoder_Left:Net_1260\);

\Decoder_Left:Cnt16:CounterUDB:status_0\ <= ((not \Decoder_Left:Cnt16:CounterUDB:prevCompare\ and \Decoder_Left:Cnt16:CounterUDB:cmp_out_i\));

\Decoder_Left:Cnt16:CounterUDB:status_2\ <= ((not \Decoder_Left:Cnt16:CounterUDB:overflow_reg_i\ and \Decoder_Left:Cnt16:CounterUDB:overflow\));

\Decoder_Left:Cnt16:CounterUDB:status_3\ <= ((not \Decoder_Left:Cnt16:CounterUDB:underflow_reg_i\ and \Decoder_Left:Cnt16:CounterUDB:status_1\));

\Decoder_Left:Cnt16:CounterUDB:count_enable\ <= ((not \Decoder_Left:Cnt16:CounterUDB:count_stored_i\ and \Decoder_Left:Cnt16:CounterUDB:control_7\ and \Decoder_Left:Net_1203\));

\Decoder_Left:Cnt16:CounterUDB:reload_tc\ <= (\Decoder_Left:Cnt16:CounterUDB:status_1\
	OR \Decoder_Left:Cnt16:CounterUDB:overflow\);

\Decoder_Left:bQuadDec:quad_A_filt\\D\ <= ((\Decoder_Left:bQuadDec:quad_A_delayed_0\ and \Decoder_Left:bQuadDec:quad_A_delayed_1\ and \Decoder_Left:bQuadDec:quad_A_delayed_2\)
	OR (\Decoder_Left:bQuadDec:quad_A_delayed_2\ and \Decoder_Left:bQuadDec:quad_A_filt\)
	OR (\Decoder_Left:bQuadDec:quad_A_delayed_1\ and \Decoder_Left:bQuadDec:quad_A_filt\)
	OR (\Decoder_Left:bQuadDec:quad_A_delayed_0\ and \Decoder_Left:bQuadDec:quad_A_filt\));

\Decoder_Left:bQuadDec:quad_B_filt\\D\ <= ((\Decoder_Left:bQuadDec:quad_B_delayed_0\ and \Decoder_Left:bQuadDec:quad_B_delayed_1\ and \Decoder_Left:bQuadDec:quad_B_delayed_2\)
	OR (\Decoder_Left:bQuadDec:quad_B_delayed_2\ and \Decoder_Left:bQuadDec:quad_B_filt\)
	OR (\Decoder_Left:bQuadDec:quad_B_delayed_1\ and \Decoder_Left:bQuadDec:quad_B_filt\)
	OR (\Decoder_Left:bQuadDec:quad_B_delayed_0\ and \Decoder_Left:bQuadDec:quad_B_filt\));

\Decoder_Left:bQuadDec:state_3\\D\ <= ((not \Decoder_Left:Net_1260\ and not \Decoder_Left:bQuadDec:quad_A_filt\ and not \Decoder_Left:bQuadDec:error\ and not \Decoder_Left:bQuadDec:state_0\ and \Decoder_Left:bQuadDec:quad_B_filt\ and \Decoder_Left:bQuadDec:state_1\)
	OR (not \Decoder_Left:Net_1260\ and not \Decoder_Left:bQuadDec:quad_B_filt\ and not \Decoder_Left:bQuadDec:error\ and not \Decoder_Left:bQuadDec:state_1\ and \Decoder_Left:bQuadDec:quad_A_filt\ and \Decoder_Left:bQuadDec:state_0\)
	OR (not \Decoder_Left:Net_1260\ and not \Decoder_Left:bQuadDec:quad_A_filt\ and not \Decoder_Left:bQuadDec:quad_B_filt\ and not \Decoder_Left:bQuadDec:error\ and \Decoder_Left:bQuadDec:state_1\ and \Decoder_Left:bQuadDec:state_0\)
	OR (not \Decoder_Left:bQuadDec:error\ and not \Decoder_Left:bQuadDec:state_1\ and not \Decoder_Left:bQuadDec:state_0\ and \Decoder_Left:bQuadDec:quad_A_filt\ and \Decoder_Left:bQuadDec:quad_B_filt\));

\Decoder_Left:bQuadDec:state_2\\D\ <= ((\Decoder_Left:bQuadDec:error\ and \Decoder_Left:bQuadDec:state_0\)
	OR (\Decoder_Left:Net_1260\ and \Decoder_Left:bQuadDec:state_0\)
	OR (\Decoder_Left:bQuadDec:error\ and \Decoder_Left:bQuadDec:state_1\)
	OR (\Decoder_Left:Net_1260\ and \Decoder_Left:bQuadDec:state_1\)
	OR (\Decoder_Left:Net_1260\ and \Decoder_Left:bQuadDec:error\));

\Decoder_Left:bQuadDec:state_1\\D\ <= ((not \Decoder_Left:bQuadDec:quad_B_filt\ and not \Decoder_Left:bQuadDec:error\ and not \Decoder_Left:bQuadDec:state_1\ and not \Decoder_Left:bQuadDec:state_0\ and \Decoder_Left:bQuadDec:quad_A_filt\)
	OR (not \Decoder_Left:Net_1260\ and not \Decoder_Left:bQuadDec:state_1\ and not \Decoder_Left:bQuadDec:state_0\ and \Decoder_Left:bQuadDec:quad_A_filt\ and \Decoder_Left:bQuadDec:error\)
	OR (not \Decoder_Left:Net_1260\ and not \Decoder_Left:bQuadDec:error\ and \Decoder_Left:bQuadDec:quad_A_filt\ and \Decoder_Left:bQuadDec:quad_B_filt\ and \Decoder_Left:bQuadDec:state_0\)
	OR (not \Decoder_Left:Net_1260\ and not \Decoder_Left:bQuadDec:error\ and \Decoder_Left:bQuadDec:quad_A_filt\ and \Decoder_Left:bQuadDec:state_1\));

\Decoder_Left:bQuadDec:state_0\\D\ <= ((not \Decoder_Left:bQuadDec:quad_A_filt\ and not \Decoder_Left:bQuadDec:error\ and not \Decoder_Left:bQuadDec:state_1\ and not \Decoder_Left:bQuadDec:state_0\ and \Decoder_Left:bQuadDec:quad_B_filt\)
	OR (not \Decoder_Left:Net_1260\ and not \Decoder_Left:bQuadDec:state_1\ and not \Decoder_Left:bQuadDec:state_0\ and \Decoder_Left:bQuadDec:quad_B_filt\ and \Decoder_Left:bQuadDec:error\)
	OR (not \Decoder_Left:Net_1260\ and not \Decoder_Left:bQuadDec:error\ and \Decoder_Left:bQuadDec:quad_A_filt\ and \Decoder_Left:bQuadDec:quad_B_filt\ and \Decoder_Left:bQuadDec:state_1\)
	OR (not \Decoder_Left:Net_1260\ and not \Decoder_Left:bQuadDec:error\ and \Decoder_Left:bQuadDec:quad_B_filt\ and \Decoder_Left:bQuadDec:state_0\));

\Decoder_Left:Net_1251\\D\ <= ((not \Decoder_Left:Net_1260\ and not \Decoder_Left:bQuadDec:quad_B_filt\ and not \Decoder_Left:bQuadDec:error\ and \Decoder_Left:bQuadDec:quad_A_filt\ and \Decoder_Left:bQuadDec:state_1\ and \Decoder_Left:bQuadDec:state_0\)
	OR (not \Decoder_Left:Net_1260\ and not \Decoder_Left:bQuadDec:quad_A_filt\ and not \Decoder_Left:bQuadDec:quad_B_filt\ and not \Decoder_Left:bQuadDec:error\ and not \Decoder_Left:bQuadDec:state_0\ and \Decoder_Left:bQuadDec:state_1\)
	OR (not \Decoder_Left:Net_1260\ and not \Decoder_Left:bQuadDec:error\ and not \Decoder_Left:bQuadDec:state_1\ and \Decoder_Left:bQuadDec:quad_A_filt\ and \Decoder_Left:bQuadDec:quad_B_filt\ and \Decoder_Left:bQuadDec:state_0\)
	OR (not \Decoder_Left:Net_1260\ and not \Decoder_Left:bQuadDec:state_1\ and not \Decoder_Left:bQuadDec:state_0\ and \Decoder_Left:Net_1251\ and \Decoder_Left:bQuadDec:error\)
	OR (not \Decoder_Left:bQuadDec:quad_A_filt\ and not \Decoder_Left:bQuadDec:error\ and not \Decoder_Left:bQuadDec:state_1\ and not \Decoder_Left:bQuadDec:state_0\ and \Decoder_Left:bQuadDec:quad_B_filt\)
	OR (not \Decoder_Left:Net_1260\ and not \Decoder_Left:bQuadDec:error\ and \Decoder_Left:Net_1251\ and \Decoder_Left:bQuadDec:quad_A_filt\ and \Decoder_Left:bQuadDec:state_0\)
	OR (not \Decoder_Left:Net_1260\ and not \Decoder_Left:bQuadDec:quad_B_filt\ and not \Decoder_Left:bQuadDec:error\ and \Decoder_Left:Net_1251\ and \Decoder_Left:bQuadDec:state_1\)
	OR (not \Decoder_Left:bQuadDec:error\ and not \Decoder_Left:bQuadDec:state_1\ and not \Decoder_Left:bQuadDec:state_0\ and \Decoder_Left:Net_1251\ and \Decoder_Left:bQuadDec:quad_B_filt\)
	OR (not \Decoder_Left:bQuadDec:quad_A_filt\ and not \Decoder_Left:bQuadDec:error\ and not \Decoder_Left:bQuadDec:state_1\ and not \Decoder_Left:bQuadDec:state_0\ and \Decoder_Left:Net_1251\)
	OR (not \Decoder_Left:Net_1260\ and not \Decoder_Left:bQuadDec:quad_A_filt\ and not \Decoder_Left:bQuadDec:error\ and not \Decoder_Left:bQuadDec:state_0\ and \Decoder_Left:Net_1251\)
	OR (not \Decoder_Left:Net_1260\ and not \Decoder_Left:bQuadDec:error\ and not \Decoder_Left:bQuadDec:state_1\ and \Decoder_Left:Net_1251\ and \Decoder_Left:bQuadDec:quad_B_filt\));

\Decoder_Left:Net_1203\\D\ <= ((not \Decoder_Left:Net_1260\ and not \Decoder_Left:bQuadDec:quad_A_filt\ and not \Decoder_Left:bQuadDec:quad_B_filt\ and not \Decoder_Left:bQuadDec:error\ and not \Decoder_Left:bQuadDec:state_1\ and \Decoder_Left:bQuadDec:state_0\)
	OR (not \Decoder_Left:Net_1260\ and not \Decoder_Left:bQuadDec:state_1\ and not \Decoder_Left:bQuadDec:state_0\ and \Decoder_Left:Net_1203\ and \Decoder_Left:bQuadDec:error\)
	OR (not \Decoder_Left:bQuadDec:quad_A_filt\ and not \Decoder_Left:bQuadDec:error\ and not \Decoder_Left:bQuadDec:state_1\ and not \Decoder_Left:bQuadDec:state_0\ and \Decoder_Left:bQuadDec:quad_B_filt\));

\Decoder_Left:Net_530\ <= ((not \Decoder_Left:Net_1264\ and \Decoder_Left:Net_1275\ and \Decoder_Left:Net_1251\));

\Decoder_Left:Net_611\ <= ((not \Decoder_Left:Net_1251\ and not \Decoder_Left:Net_1264\ and \Decoder_Left:Net_1275\));

\Decoder_Right:Cnt16:CounterUDB:reload\ <= (\Decoder_Right:Cnt16:CounterUDB:overflow\
	OR \Decoder_Right:Cnt16:CounterUDB:status_1\
	OR \Decoder_Right:Net_1260\);

\Decoder_Right:Cnt16:CounterUDB:status_0\ <= ((not \Decoder_Right:Cnt16:CounterUDB:prevCompare\ and \Decoder_Right:Cnt16:CounterUDB:cmp_out_i\));

\Decoder_Right:Cnt16:CounterUDB:status_2\ <= ((not \Decoder_Right:Cnt16:CounterUDB:overflow_reg_i\ and \Decoder_Right:Cnt16:CounterUDB:overflow\));

\Decoder_Right:Cnt16:CounterUDB:status_3\ <= ((not \Decoder_Right:Cnt16:CounterUDB:underflow_reg_i\ and \Decoder_Right:Cnt16:CounterUDB:status_1\));

\Decoder_Right:Cnt16:CounterUDB:count_enable\ <= ((not \Decoder_Right:Cnt16:CounterUDB:count_stored_i\ and \Decoder_Right:Cnt16:CounterUDB:control_7\ and \Decoder_Right:Net_1203\));

\Decoder_Right:Cnt16:CounterUDB:reload_tc\ <= (\Decoder_Right:Cnt16:CounterUDB:status_1\
	OR \Decoder_Right:Cnt16:CounterUDB:overflow\);

\Decoder_Right:bQuadDec:quad_A_filt\\D\ <= ((\Decoder_Right:bQuadDec:quad_A_delayed_0\ and \Decoder_Right:bQuadDec:quad_A_delayed_1\ and \Decoder_Right:bQuadDec:quad_A_delayed_2\)
	OR (\Decoder_Right:bQuadDec:quad_A_delayed_2\ and \Decoder_Right:bQuadDec:quad_A_filt\)
	OR (\Decoder_Right:bQuadDec:quad_A_delayed_1\ and \Decoder_Right:bQuadDec:quad_A_filt\)
	OR (\Decoder_Right:bQuadDec:quad_A_delayed_0\ and \Decoder_Right:bQuadDec:quad_A_filt\));

\Decoder_Right:bQuadDec:quad_B_filt\\D\ <= ((\Decoder_Right:bQuadDec:quad_B_delayed_0\ and \Decoder_Right:bQuadDec:quad_B_delayed_1\ and \Decoder_Right:bQuadDec:quad_B_delayed_2\)
	OR (\Decoder_Right:bQuadDec:quad_B_delayed_2\ and \Decoder_Right:bQuadDec:quad_B_filt\)
	OR (\Decoder_Right:bQuadDec:quad_B_delayed_1\ and \Decoder_Right:bQuadDec:quad_B_filt\)
	OR (\Decoder_Right:bQuadDec:quad_B_delayed_0\ and \Decoder_Right:bQuadDec:quad_B_filt\));

\Decoder_Right:bQuadDec:state_3\\D\ <= ((not \Decoder_Right:Net_1260\ and not \Decoder_Right:bQuadDec:quad_A_filt\ and not \Decoder_Right:bQuadDec:error\ and not \Decoder_Right:bQuadDec:state_0\ and \Decoder_Right:bQuadDec:quad_B_filt\ and \Decoder_Right:bQuadDec:state_1\)
	OR (not \Decoder_Right:Net_1260\ and not \Decoder_Right:bQuadDec:quad_B_filt\ and not \Decoder_Right:bQuadDec:error\ and not \Decoder_Right:bQuadDec:state_1\ and \Decoder_Right:bQuadDec:quad_A_filt\ and \Decoder_Right:bQuadDec:state_0\)
	OR (not \Decoder_Right:Net_1260\ and not \Decoder_Right:bQuadDec:quad_A_filt\ and not \Decoder_Right:bQuadDec:quad_B_filt\ and not \Decoder_Right:bQuadDec:error\ and \Decoder_Right:bQuadDec:state_1\ and \Decoder_Right:bQuadDec:state_0\)
	OR (not \Decoder_Right:bQuadDec:error\ and not \Decoder_Right:bQuadDec:state_1\ and not \Decoder_Right:bQuadDec:state_0\ and \Decoder_Right:bQuadDec:quad_A_filt\ and \Decoder_Right:bQuadDec:quad_B_filt\));

\Decoder_Right:bQuadDec:state_2\\D\ <= ((\Decoder_Right:bQuadDec:error\ and \Decoder_Right:bQuadDec:state_0\)
	OR (\Decoder_Right:Net_1260\ and \Decoder_Right:bQuadDec:state_0\)
	OR (\Decoder_Right:bQuadDec:error\ and \Decoder_Right:bQuadDec:state_1\)
	OR (\Decoder_Right:Net_1260\ and \Decoder_Right:bQuadDec:state_1\)
	OR (\Decoder_Right:Net_1260\ and \Decoder_Right:bQuadDec:error\));

\Decoder_Right:bQuadDec:state_1\\D\ <= ((not \Decoder_Right:bQuadDec:quad_B_filt\ and not \Decoder_Right:bQuadDec:error\ and not \Decoder_Right:bQuadDec:state_1\ and not \Decoder_Right:bQuadDec:state_0\ and \Decoder_Right:bQuadDec:quad_A_filt\)
	OR (not \Decoder_Right:Net_1260\ and not \Decoder_Right:bQuadDec:state_1\ and not \Decoder_Right:bQuadDec:state_0\ and \Decoder_Right:bQuadDec:quad_A_filt\ and \Decoder_Right:bQuadDec:error\)
	OR (not \Decoder_Right:Net_1260\ and not \Decoder_Right:bQuadDec:error\ and \Decoder_Right:bQuadDec:quad_A_filt\ and \Decoder_Right:bQuadDec:quad_B_filt\ and \Decoder_Right:bQuadDec:state_0\)
	OR (not \Decoder_Right:Net_1260\ and not \Decoder_Right:bQuadDec:error\ and \Decoder_Right:bQuadDec:quad_A_filt\ and \Decoder_Right:bQuadDec:state_1\));

\Decoder_Right:bQuadDec:state_0\\D\ <= ((not \Decoder_Right:bQuadDec:quad_A_filt\ and not \Decoder_Right:bQuadDec:error\ and not \Decoder_Right:bQuadDec:state_1\ and not \Decoder_Right:bQuadDec:state_0\ and \Decoder_Right:bQuadDec:quad_B_filt\)
	OR (not \Decoder_Right:Net_1260\ and not \Decoder_Right:bQuadDec:state_1\ and not \Decoder_Right:bQuadDec:state_0\ and \Decoder_Right:bQuadDec:quad_B_filt\ and \Decoder_Right:bQuadDec:error\)
	OR (not \Decoder_Right:Net_1260\ and not \Decoder_Right:bQuadDec:error\ and \Decoder_Right:bQuadDec:quad_A_filt\ and \Decoder_Right:bQuadDec:quad_B_filt\ and \Decoder_Right:bQuadDec:state_1\)
	OR (not \Decoder_Right:Net_1260\ and not \Decoder_Right:bQuadDec:error\ and \Decoder_Right:bQuadDec:quad_B_filt\ and \Decoder_Right:bQuadDec:state_0\));

\Decoder_Right:Net_1251\\D\ <= ((not \Decoder_Right:Net_1260\ and not \Decoder_Right:bQuadDec:quad_B_filt\ and not \Decoder_Right:bQuadDec:error\ and \Decoder_Right:bQuadDec:quad_A_filt\ and \Decoder_Right:bQuadDec:state_1\ and \Decoder_Right:bQuadDec:state_0\)
	OR (not \Decoder_Right:Net_1260\ and not \Decoder_Right:bQuadDec:quad_A_filt\ and not \Decoder_Right:bQuadDec:quad_B_filt\ and not \Decoder_Right:bQuadDec:error\ and not \Decoder_Right:bQuadDec:state_0\ and \Decoder_Right:bQuadDec:state_1\)
	OR (not \Decoder_Right:Net_1260\ and not \Decoder_Right:bQuadDec:error\ and not \Decoder_Right:bQuadDec:state_1\ and \Decoder_Right:bQuadDec:quad_A_filt\ and \Decoder_Right:bQuadDec:quad_B_filt\ and \Decoder_Right:bQuadDec:state_0\)
	OR (not \Decoder_Right:Net_1260\ and not \Decoder_Right:bQuadDec:state_1\ and not \Decoder_Right:bQuadDec:state_0\ and \Decoder_Right:Net_1251\ and \Decoder_Right:bQuadDec:error\)
	OR (not \Decoder_Right:bQuadDec:quad_A_filt\ and not \Decoder_Right:bQuadDec:error\ and not \Decoder_Right:bQuadDec:state_1\ and not \Decoder_Right:bQuadDec:state_0\ and \Decoder_Right:bQuadDec:quad_B_filt\)
	OR (not \Decoder_Right:Net_1260\ and not \Decoder_Right:bQuadDec:error\ and \Decoder_Right:Net_1251\ and \Decoder_Right:bQuadDec:quad_A_filt\ and \Decoder_Right:bQuadDec:state_0\)
	OR (not \Decoder_Right:Net_1260\ and not \Decoder_Right:bQuadDec:quad_B_filt\ and not \Decoder_Right:bQuadDec:error\ and \Decoder_Right:Net_1251\ and \Decoder_Right:bQuadDec:state_1\)
	OR (not \Decoder_Right:bQuadDec:error\ and not \Decoder_Right:bQuadDec:state_1\ and not \Decoder_Right:bQuadDec:state_0\ and \Decoder_Right:Net_1251\ and \Decoder_Right:bQuadDec:quad_B_filt\)
	OR (not \Decoder_Right:bQuadDec:quad_A_filt\ and not \Decoder_Right:bQuadDec:error\ and not \Decoder_Right:bQuadDec:state_1\ and not \Decoder_Right:bQuadDec:state_0\ and \Decoder_Right:Net_1251\)
	OR (not \Decoder_Right:Net_1260\ and not \Decoder_Right:bQuadDec:quad_A_filt\ and not \Decoder_Right:bQuadDec:error\ and not \Decoder_Right:bQuadDec:state_0\ and \Decoder_Right:Net_1251\)
	OR (not \Decoder_Right:Net_1260\ and not \Decoder_Right:bQuadDec:error\ and not \Decoder_Right:bQuadDec:state_1\ and \Decoder_Right:Net_1251\ and \Decoder_Right:bQuadDec:quad_B_filt\));

\Decoder_Right:Net_1203\\D\ <= ((not \Decoder_Right:Net_1260\ and not \Decoder_Right:bQuadDec:quad_A_filt\ and not \Decoder_Right:bQuadDec:quad_B_filt\ and not \Decoder_Right:bQuadDec:error\ and not \Decoder_Right:bQuadDec:state_1\ and \Decoder_Right:bQuadDec:state_0\)
	OR (not \Decoder_Right:Net_1260\ and not \Decoder_Right:bQuadDec:state_1\ and not \Decoder_Right:bQuadDec:state_0\ and \Decoder_Right:Net_1203\ and \Decoder_Right:bQuadDec:error\)
	OR (not \Decoder_Right:bQuadDec:quad_A_filt\ and not \Decoder_Right:bQuadDec:error\ and not \Decoder_Right:bQuadDec:state_1\ and not \Decoder_Right:bQuadDec:state_0\ and \Decoder_Right:bQuadDec:quad_B_filt\));

\Decoder_Right:Net_530\ <= ((not \Decoder_Right:Net_1264\ and \Decoder_Right:Net_1275\ and \Decoder_Right:Net_1251\));

\Decoder_Right:Net_611\ <= ((not \Decoder_Right:Net_1251\ and not \Decoder_Right:Net_1264\ and \Decoder_Right:Net_1275\));

Net_1218 <= (not \GPS_UART:BUART:txn\);

\GPS_UART:BUART:counter_load_not\ <= ((not \GPS_UART:BUART:tx_bitclk_enable_pre\ and \GPS_UART:BUART:tx_state_2\)
	OR \GPS_UART:BUART:tx_state_0\
	OR \GPS_UART:BUART:tx_state_1\);

\GPS_UART:BUART:tx_status_0\ <= ((not \GPS_UART:BUART:tx_state_1\ and not \GPS_UART:BUART:tx_state_0\ and \GPS_UART:BUART:tx_bitclk_enable_pre\ and \GPS_UART:BUART:tx_fifo_empty\ and \GPS_UART:BUART:tx_state_2\));

\GPS_UART:BUART:tx_status_2\ <= (not \GPS_UART:BUART:tx_fifo_notfull\);

\GPS_UART:BUART:tx_bitclk\\D\ <= ((not \GPS_UART:BUART:tx_state_2\ and \GPS_UART:BUART:tx_bitclk_enable_pre\)
	OR (\GPS_UART:BUART:tx_state_0\ and \GPS_UART:BUART:tx_bitclk_enable_pre\)
	OR (\GPS_UART:BUART:tx_state_1\ and \GPS_UART:BUART:tx_bitclk_enable_pre\));

\GPS_UART:BUART:tx_mark\\D\ <= ((not \GPS_UART:BUART:reset_reg\ and \GPS_UART:BUART:tx_mark\));

\GPS_UART:BUART:tx_state_2\\D\ <= ((not \GPS_UART:BUART:reset_reg\ and not \GPS_UART:BUART:tx_state_2\ and \GPS_UART:BUART:tx_state_1\ and \GPS_UART:BUART:tx_counter_dp\ and \GPS_UART:BUART:tx_bitclk\)
	OR (not \GPS_UART:BUART:reset_reg\ and not \GPS_UART:BUART:tx_state_2\ and \GPS_UART:BUART:tx_state_1\ and \GPS_UART:BUART:tx_state_0\ and \GPS_UART:BUART:tx_bitclk\)
	OR (not \GPS_UART:BUART:reset_reg\ and not \GPS_UART:BUART:tx_state_1\ and \GPS_UART:BUART:tx_state_0\ and \GPS_UART:BUART:tx_state_2\)
	OR (not \GPS_UART:BUART:reset_reg\ and not \GPS_UART:BUART:tx_state_0\ and \GPS_UART:BUART:tx_state_1\ and \GPS_UART:BUART:tx_state_2\)
	OR (not \GPS_UART:BUART:reset_reg\ and not \GPS_UART:BUART:tx_bitclk_enable_pre\ and \GPS_UART:BUART:tx_state_2\));

\GPS_UART:BUART:tx_state_1\\D\ <= ((not \GPS_UART:BUART:reset_reg\ and not \GPS_UART:BUART:tx_state_1\ and not \GPS_UART:BUART:tx_state_2\ and \GPS_UART:BUART:tx_state_0\ and \GPS_UART:BUART:tx_bitclk\)
	OR (not \GPS_UART:BUART:reset_reg\ and not \GPS_UART:BUART:tx_state_2\ and not \GPS_UART:BUART:tx_bitclk\ and \GPS_UART:BUART:tx_state_1\)
	OR (not \GPS_UART:BUART:reset_reg\ and not \GPS_UART:BUART:tx_bitclk_enable_pre\ and \GPS_UART:BUART:tx_state_1\ and \GPS_UART:BUART:tx_state_2\)
	OR (not \GPS_UART:BUART:reset_reg\ and not \GPS_UART:BUART:tx_state_0\ and not \GPS_UART:BUART:tx_counter_dp\ and \GPS_UART:BUART:tx_state_1\)
	OR (not \GPS_UART:BUART:reset_reg\ and not \GPS_UART:BUART:tx_state_0\ and \GPS_UART:BUART:tx_state_1\ and \GPS_UART:BUART:tx_state_2\));

\GPS_UART:BUART:tx_state_0\\D\ <= ((not \GPS_UART:BUART:reset_reg\ and not \GPS_UART:BUART:tx_state_1\ and not \GPS_UART:BUART:tx_fifo_empty\ and \GPS_UART:BUART:tx_bitclk_enable_pre\ and \GPS_UART:BUART:tx_state_2\)
	OR (not \GPS_UART:BUART:reset_reg\ and not \GPS_UART:BUART:tx_state_1\ and not \GPS_UART:BUART:tx_state_0\ and not \GPS_UART:BUART:tx_fifo_empty\ and not \GPS_UART:BUART:tx_state_2\)
	OR (not \GPS_UART:BUART:reset_reg\ and not \GPS_UART:BUART:tx_bitclk_enable_pre\ and \GPS_UART:BUART:tx_state_0\ and \GPS_UART:BUART:tx_state_2\)
	OR (not \GPS_UART:BUART:reset_reg\ and not \GPS_UART:BUART:tx_state_2\ and not \GPS_UART:BUART:tx_bitclk\ and \GPS_UART:BUART:tx_state_0\)
	OR (not \GPS_UART:BUART:reset_reg\ and not \GPS_UART:BUART:tx_fifo_empty\ and \GPS_UART:BUART:tx_state_0\ and \GPS_UART:BUART:tx_state_2\)
	OR (not \GPS_UART:BUART:reset_reg\ and not \GPS_UART:BUART:tx_state_1\ and \GPS_UART:BUART:tx_state_0\ and \GPS_UART:BUART:tx_state_2\));

\GPS_UART:BUART:txn\\D\ <= ((not \GPS_UART:BUART:reset_reg\ and not \GPS_UART:BUART:tx_state_0\ and not \GPS_UART:BUART:tx_shift_out\ and not \GPS_UART:BUART:tx_state_2\ and not \GPS_UART:BUART:tx_counter_dp\ and \GPS_UART:BUART:tx_state_1\ and \GPS_UART:BUART:tx_bitclk\)
	OR (not \GPS_UART:BUART:reset_reg\ and not \GPS_UART:BUART:tx_state_1\ and not \GPS_UART:BUART:tx_state_2\ and not \GPS_UART:BUART:tx_bitclk\ and \GPS_UART:BUART:tx_state_0\)
	OR (not \GPS_UART:BUART:reset_reg\ and not \GPS_UART:BUART:tx_state_1\ and not \GPS_UART:BUART:tx_shift_out\ and not \GPS_UART:BUART:tx_state_2\ and \GPS_UART:BUART:tx_state_0\)
	OR (not \GPS_UART:BUART:reset_reg\ and not \GPS_UART:BUART:tx_bitclk\ and \GPS_UART:BUART:txn\ and \GPS_UART:BUART:tx_state_1\)
	OR (not \GPS_UART:BUART:reset_reg\ and \GPS_UART:BUART:txn\ and \GPS_UART:BUART:tx_state_2\));

\GPS_UART:BUART:tx_parity_bit\\D\ <= ((not \GPS_UART:BUART:tx_state_0\ and \GPS_UART:BUART:txn\ and \GPS_UART:BUART:tx_parity_bit\)
	OR (not \GPS_UART:BUART:tx_state_1\ and not \GPS_UART:BUART:tx_state_0\ and \GPS_UART:BUART:tx_parity_bit\)
	OR \GPS_UART:BUART:tx_parity_bit\);

\GPS_UART:BUART:rx_counter_load\ <= ((not \GPS_UART:BUART:rx_state_1\ and not \GPS_UART:BUART:rx_state_0\ and not \GPS_UART:BUART:rx_state_3\ and not \GPS_UART:BUART:rx_state_2\));

\GPS_UART:BUART:rx_bitclk_pre\ <= ((not \GPS_UART:BUART:rx_count_2\ and not \GPS_UART:BUART:rx_count_1\ and not \GPS_UART:BUART:rx_count_0\));

\GPS_UART:BUART:rx_state_stop1_reg\\D\ <= (not \GPS_UART:BUART:rx_state_2\
	OR not \GPS_UART:BUART:rx_state_3\
	OR \GPS_UART:BUART:rx_state_0\
	OR \GPS_UART:BUART:rx_state_1\);

\GPS_UART:BUART:pollcount_1\\D\ <= ((not \GPS_UART:BUART:reset_reg\ and not \GPS_UART:BUART:rx_count_2\ and not \GPS_UART:BUART:rx_count_1\ and not \GPS_UART:BUART:pollcount_1\ and Net_1230 and \GPS_UART:BUART:pollcount_0\)
	OR (not \GPS_UART:BUART:reset_reg\ and not \GPS_UART:BUART:rx_count_2\ and not \GPS_UART:BUART:rx_count_1\ and not \GPS_UART:BUART:pollcount_0\ and \GPS_UART:BUART:pollcount_1\)
	OR (not \GPS_UART:BUART:reset_reg\ and not \GPS_UART:BUART:rx_count_2\ and not \GPS_UART:BUART:rx_count_1\ and not Net_1230 and \GPS_UART:BUART:pollcount_1\));

\GPS_UART:BUART:pollcount_0\\D\ <= ((not \GPS_UART:BUART:reset_reg\ and not \GPS_UART:BUART:rx_count_2\ and not \GPS_UART:BUART:rx_count_1\ and not \GPS_UART:BUART:pollcount_0\ and Net_1230)
	OR (not \GPS_UART:BUART:reset_reg\ and not \GPS_UART:BUART:rx_count_2\ and not \GPS_UART:BUART:rx_count_1\ and not Net_1230 and \GPS_UART:BUART:pollcount_0\));

\GPS_UART:BUART:rx_postpoll\ <= ((Net_1230 and \GPS_UART:BUART:pollcount_0\)
	OR \GPS_UART:BUART:pollcount_1\);

\GPS_UART:BUART:rx_status_4\ <= ((\GPS_UART:BUART:rx_load_fifo\ and \GPS_UART:BUART:rx_fifofull\));

\GPS_UART:BUART:rx_status_5\ <= ((\GPS_UART:BUART:rx_fifonotempty\ and \GPS_UART:BUART:rx_state_stop1_reg\));

\GPS_UART:BUART:rx_stop_bit_error\\D\ <= ((not \GPS_UART:BUART:reset_reg\ and not \GPS_UART:BUART:rx_state_1\ and not \GPS_UART:BUART:rx_state_0\ and not \GPS_UART:BUART:pollcount_1\ and not \GPS_UART:BUART:pollcount_0\ and \GPS_UART:BUART:rx_bitclk_enable\ and \GPS_UART:BUART:rx_state_3\ and \GPS_UART:BUART:rx_state_2\)
	OR (not \GPS_UART:BUART:reset_reg\ and not \GPS_UART:BUART:rx_state_1\ and not \GPS_UART:BUART:rx_state_0\ and not \GPS_UART:BUART:pollcount_1\ and not Net_1230 and \GPS_UART:BUART:rx_bitclk_enable\ and \GPS_UART:BUART:rx_state_3\ and \GPS_UART:BUART:rx_state_2\));

\GPS_UART:BUART:rx_load_fifo\\D\ <= ((not \GPS_UART:BUART:reset_reg\ and not \GPS_UART:BUART:rx_state_1\ and not \GPS_UART:BUART:rx_state_0\ and not \GPS_UART:BUART:rx_state_2\ and \GPS_UART:BUART:rx_bitclk_enable\ and \GPS_UART:BUART:rx_state_3\)
	OR (not \GPS_UART:BUART:reset_reg\ and not \GPS_UART:BUART:rx_state_1\ and not \GPS_UART:BUART:rx_state_3\ and not \GPS_UART:BUART:rx_state_2\ and not \GPS_UART:BUART:rx_count_6\ and not \GPS_UART:BUART:rx_count_4\ and \GPS_UART:BUART:rx_state_0\)
	OR (not \GPS_UART:BUART:reset_reg\ and not \GPS_UART:BUART:rx_state_1\ and not \GPS_UART:BUART:rx_state_3\ and not \GPS_UART:BUART:rx_state_2\ and not \GPS_UART:BUART:rx_count_6\ and not \GPS_UART:BUART:rx_count_5\ and \GPS_UART:BUART:rx_state_0\));

\GPS_UART:BUART:rx_state_3\\D\ <= ((not \GPS_UART:BUART:reset_reg\ and not \GPS_UART:BUART:rx_state_1\ and not \GPS_UART:BUART:rx_state_2\ and not \GPS_UART:BUART:rx_count_6\ and not \GPS_UART:BUART:rx_count_4\ and \GPS_UART:BUART:rx_state_0\)
	OR (not \GPS_UART:BUART:reset_reg\ and not \GPS_UART:BUART:rx_state_1\ and not \GPS_UART:BUART:rx_state_2\ and not \GPS_UART:BUART:rx_count_6\ and not \GPS_UART:BUART:rx_count_5\ and \GPS_UART:BUART:rx_state_0\)
	OR (not \GPS_UART:BUART:reset_reg\ and not \GPS_UART:BUART:rx_bitclk_enable\ and \GPS_UART:BUART:rx_state_3\)
	OR (not \GPS_UART:BUART:reset_reg\ and \GPS_UART:BUART:rx_state_1\ and \GPS_UART:BUART:rx_state_3\)
	OR (not \GPS_UART:BUART:reset_reg\ and not \GPS_UART:BUART:rx_state_2\ and \GPS_UART:BUART:rx_state_3\)
	OR (not \GPS_UART:BUART:reset_reg\ and \GPS_UART:BUART:rx_state_0\ and \GPS_UART:BUART:rx_state_3\));

\GPS_UART:BUART:rx_state_2\\D\ <= ((not \GPS_UART:BUART:reset_reg\ and not \GPS_UART:BUART:rx_state_1\ and not \GPS_UART:BUART:rx_state_0\ and not \GPS_UART:BUART:rx_state_3\ and not \GPS_UART:BUART:rx_state_2\ and not Net_1230 and \GPS_UART:BUART:rx_last\)
	OR (not \GPS_UART:BUART:reset_reg\ and not \GPS_UART:BUART:rx_state_1\ and not \GPS_UART:BUART:rx_state_0\ and not \GPS_UART:BUART:rx_state_2\ and \GPS_UART:BUART:rx_bitclk_enable\ and \GPS_UART:BUART:rx_state_3\)
	OR (not \GPS_UART:BUART:reset_reg\ and not \GPS_UART:BUART:rx_state_1\ and not \GPS_UART:BUART:rx_state_3\ and not \GPS_UART:BUART:rx_count_6\ and not \GPS_UART:BUART:rx_count_4\ and \GPS_UART:BUART:rx_state_0\)
	OR (not \GPS_UART:BUART:reset_reg\ and not \GPS_UART:BUART:rx_state_1\ and not \GPS_UART:BUART:rx_state_3\ and not \GPS_UART:BUART:rx_count_6\ and not \GPS_UART:BUART:rx_count_5\ and \GPS_UART:BUART:rx_state_0\)
	OR (not \GPS_UART:BUART:reset_reg\ and not \GPS_UART:BUART:rx_bitclk_enable\ and \GPS_UART:BUART:rx_state_2\)
	OR (not \GPS_UART:BUART:reset_reg\ and \GPS_UART:BUART:rx_state_1\ and \GPS_UART:BUART:rx_state_2\)
	OR (not \GPS_UART:BUART:reset_reg\ and \GPS_UART:BUART:rx_state_0\ and \GPS_UART:BUART:rx_state_2\));

\GPS_UART:BUART:rx_state_1\\D\ <= ((not \GPS_UART:BUART:reset_reg\ and \GPS_UART:BUART:rx_state_1\));

\GPS_UART:BUART:rx_state_0\\D\ <= ((not \GPS_UART:BUART:reset_reg\ and not \GPS_UART:BUART:rx_state_1\ and not \GPS_UART:BUART:rx_state_3\ and not \GPS_UART:BUART:pollcount_1\ and not \GPS_UART:BUART:pollcount_0\ and \GPS_UART:BUART:rx_bitclk_enable\ and \GPS_UART:BUART:rx_state_2\)
	OR (not \GPS_UART:BUART:reset_reg\ and not \GPS_UART:BUART:rx_state_1\ and not \GPS_UART:BUART:rx_state_3\ and not \GPS_UART:BUART:pollcount_1\ and not Net_1230 and \GPS_UART:BUART:rx_bitclk_enable\ and \GPS_UART:BUART:rx_state_2\)
	OR (not \GPS_UART:BUART:reset_reg\ and \GPS_UART:BUART:rx_state_0\ and \GPS_UART:BUART:rx_count_5\ and \GPS_UART:BUART:rx_count_4\)
	OR (not \GPS_UART:BUART:reset_reg\ and \GPS_UART:BUART:rx_state_0\ and \GPS_UART:BUART:rx_count_6\)
	OR (not \GPS_UART:BUART:reset_reg\ and \GPS_UART:BUART:rx_state_0\ and \GPS_UART:BUART:rx_state_3\)
	OR (not \GPS_UART:BUART:reset_reg\ and \GPS_UART:BUART:rx_state_1\ and \GPS_UART:BUART:rx_state_0\)
	OR (not \GPS_UART:BUART:reset_reg\ and \GPS_UART:BUART:rx_state_0\ and \GPS_UART:BUART:rx_state_2\));

\GPS_UART:BUART:rx_last\\D\ <= ((not \GPS_UART:BUART:reset_reg\ and Net_1230));

\GPS_UART:BUART:rx_address_detected\\D\ <= ((not \GPS_UART:BUART:reset_reg\ and \GPS_UART:BUART:rx_address_detected\));

\ESP07_UART:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"b0162966-0060-4af5-82d1-fcb491ad7619/be0a0e37-ad17-42ca-b5a1-1a654d736358",
		source_clock_id=>"",
		divisor=>0,
		period=>"1085069444.44444",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\ESP07_UART:Net_9\,
		dig_domain_out=>open);
\ESP07_UART:BUART:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\ESP07_UART:Net_9\,
		enable=>one,
		clock_out=>\ESP07_UART:BUART:clock_op\);
\ESP07_UART:BUART:sTX:TxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\ESP07_UART:BUART:reset_reg\,
		clk=>\ESP07_UART:BUART:clock_op\,
		cs_addr=>(\ESP07_UART:BUART:tx_state_1\, \ESP07_UART:BUART:tx_state_0\, \ESP07_UART:BUART:tx_bitclk_enable_pre\),
		route_si=>Net_6,
		route_ci=>Net_6,
		f0_load=>Net_6,
		f1_load=>Net_6,
		d0_load=>Net_6,
		d1_load=>Net_6,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\ESP07_UART:BUART:tx_shift_out\,
		f0_bus_stat=>\ESP07_UART:BUART:tx_fifo_notfull\,
		f0_blk_stat=>\ESP07_UART:BUART:tx_fifo_empty\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>Net_6,
		co=>open,
		sir=>Net_6,
		sor=>open,
		sil=>Net_6,
		sol=>open,
		msbi=>Net_6,
		msbo=>open,
		cei=>(Net_6, Net_6),
		ceo=>open,
		cli=>(Net_6, Net_6),
		clo=>open,
		zi=>(Net_6, Net_6),
		zo=>open,
		fi=>(Net_6, Net_6),
		fo=>open,
		capi=>(Net_6, Net_6),
		capo=>open,
		cfbi=>Net_6,
		cfbo=>open,
		pi=>(Net_6, Net_6, Net_6, Net_6,
			Net_6, Net_6, Net_6, Net_6),
		po=>open);
\ESP07_UART:BUART:sTX:sCLOCK:TxBitClkGen\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\ESP07_UART:BUART:reset_reg\,
		clk=>\ESP07_UART:BUART:clock_op\,
		cs_addr=>(Net_6, Net_6, \ESP07_UART:BUART:counter_load_not\),
		route_si=>Net_6,
		route_ci=>Net_6,
		f0_load=>Net_6,
		f1_load=>Net_6,
		d0_load=>Net_6,
		d1_load=>Net_6,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>\ESP07_UART:BUART:tx_bitclk_enable_pre\,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>\ESP07_UART:BUART:tx_counter_dp\,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>Net_6,
		co=>open,
		sir=>Net_6,
		sor=>open,
		sil=>Net_6,
		sol=>open,
		msbi=>Net_6,
		msbo=>open,
		cei=>(Net_6, Net_6),
		ceo=>open,
		cli=>(Net_6, Net_6),
		clo=>open,
		zi=>(Net_6, Net_6),
		zo=>open,
		fi=>(Net_6, Net_6),
		fo=>open,
		capi=>(Net_6, Net_6),
		capo=>open,
		cfbi=>Net_6,
		cfbo=>open,
		pi=>(Net_6, Net_6, Net_6, Net_6,
			Net_6, Net_6, Net_6, Net_6),
		po=>(\ESP07_UART:BUART:sc_out_7\, \ESP07_UART:BUART:sc_out_6\, \ESP07_UART:BUART:sc_out_5\, \ESP07_UART:BUART:sc_out_4\,
			\ESP07_UART:BUART:sc_out_3\, \ESP07_UART:BUART:sc_out_2\, \ESP07_UART:BUART:sc_out_1\, \ESP07_UART:BUART:sc_out_0\));
\ESP07_UART:BUART:sTX:TxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000001",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\ESP07_UART:BUART:reset_reg\,
		clock=>\ESP07_UART:BUART:clock_op\,
		status=>(Net_6, Net_6, Net_6, \ESP07_UART:BUART:tx_fifo_notfull\,
			\ESP07_UART:BUART:tx_status_2\, \ESP07_UART:BUART:tx_fifo_empty\, \ESP07_UART:BUART:tx_status_0\),
		interrupt=>\ESP07_UART:BUART:tx_interrupt_out\);
\ESP07_UART:BUART:sRX:RxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\ESP07_UART:BUART:reset_reg\,
		clk=>\ESP07_UART:BUART:clock_op\,
		cs_addr=>(\ESP07_UART:BUART:rx_state_1\, \ESP07_UART:BUART:rx_state_0\, \ESP07_UART:BUART:rx_bitclk_enable\),
		route_si=>\ESP07_UART:BUART:rx_postpoll\,
		route_ci=>Net_6,
		f0_load=>\ESP07_UART:BUART:rx_load_fifo\,
		f1_load=>Net_6,
		d0_load=>Net_6,
		d1_load=>Net_6,
		ce0=>\ESP07_UART:BUART:rx_addressmatch1\,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>\ESP07_UART:BUART:rx_addressmatch2\,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\ESP07_UART:BUART:hd_shift_out\,
		f0_bus_stat=>\ESP07_UART:BUART:rx_fifonotempty\,
		f0_blk_stat=>\ESP07_UART:BUART:rx_fifofull\,
		f1_bus_stat=>\ESP07_UART:BUART:hd_tx_fifo_notfull\,
		f1_blk_stat=>\ESP07_UART:BUART:hd_tx_fifo_empty\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>Net_6,
		co=>open,
		sir=>Net_6,
		sor=>open,
		sil=>Net_6,
		sol=>open,
		msbi=>Net_6,
		msbo=>open,
		cei=>(Net_6, Net_6),
		ceo=>open,
		cli=>(Net_6, Net_6),
		clo=>open,
		zi=>(Net_6, Net_6),
		zo=>open,
		fi=>(Net_6, Net_6),
		fo=>open,
		capi=>(Net_6, Net_6),
		capo=>open,
		cfbi=>Net_6,
		cfbo=>open,
		pi=>(Net_6, Net_6, Net_6, Net_6,
			Net_6, Net_6, Net_6, Net_6),
		po=>open);
\ESP07_UART:BUART:sRX:RxBitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"1110010",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\ESP07_UART:BUART:clock_op\,
		reset=>\ESP07_UART:BUART:reset_reg\,
		load=>\ESP07_UART:BUART:rx_counter_load\,
		enable=>one,
		count=>(MODIN4_6, MODIN4_5, MODIN4_4, MODIN4_3,
			\ESP07_UART:BUART:rx_count_2\, \ESP07_UART:BUART:rx_count_1\, \ESP07_UART:BUART:rx_count_0\),
		tc=>\ESP07_UART:BUART:rx_count7_tc\);
\ESP07_UART:BUART:sRX:RxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\ESP07_UART:BUART:reset_reg\,
		clock=>\ESP07_UART:BUART:clock_op\,
		status=>(Net_6, \ESP07_UART:BUART:rx_status_5\, \ESP07_UART:BUART:rx_status_4\, \ESP07_UART:BUART:rx_status_3\,
			\ESP07_UART:BUART:rx_status_2\, Net_6, Net_6),
		interrupt=>Net_27);
ESP07_Rx:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1425177d-0d0e-4468-8bcc-e638e5509a9b",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(Net_6),
		fb=>Net_7,
		analog=>(open),
		io=>(tmpIO_0__ESP07_Rx_net_0),
		siovref=>(tmpSIOVREF__ESP07_Rx_net_0),
		annotation=>(open),
		in_clock=>Net_6,
		in_clock_en=>one,
		in_reset=>Net_6,
		out_clock=>Net_6,
		out_clock_en=>one,
		out_reset=>Net_6,
		interrupt=>tmpINTERRUPT_0__ESP07_Rx_net_0);
ESP07_Tx:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ed092b9b-d398-4703-be89-cebf998501f6",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_2,
		fb=>(tmpFB_0__ESP07_Tx_net_0),
		analog=>(open),
		io=>(tmpIO_0__ESP07_Tx_net_0),
		siovref=>(tmpSIOVREF__ESP07_Tx_net_0),
		annotation=>(open),
		in_clock=>Net_6,
		in_clock_en=>one,
		in_reset=>Net_6,
		out_clock=>Net_6,
		out_clock_en=>one,
		out_reset=>Net_6,
		interrupt=>tmpINTERRUPT_0__ESP07_Tx_net_0);
\FT232_UART:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"57f2b287-ba6a-4764-9c73-002d1384125b/be0a0e37-ad17-42ca-b5a1-1a654d736358",
		source_clock_id=>"",
		divisor=>0,
		period=>"1085069444.44444",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\FT232_UART:Net_9\,
		dig_domain_out=>open);
\FT232_UART:RXInternalInterrupt\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_28);
\FT232_UART:BUART:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\FT232_UART:Net_9\,
		enable=>one,
		clock_out=>\FT232_UART:BUART:clock_op\);
\FT232_UART:BUART:sTX:TxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\FT232_UART:BUART:reset_reg\,
		clk=>\FT232_UART:BUART:clock_op\,
		cs_addr=>(\FT232_UART:BUART:tx_state_1\, \FT232_UART:BUART:tx_state_0\, \FT232_UART:BUART:tx_bitclk_enable_pre\),
		route_si=>Net_6,
		route_ci=>Net_6,
		f0_load=>Net_6,
		f1_load=>Net_6,
		d0_load=>Net_6,
		d1_load=>Net_6,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\FT232_UART:BUART:tx_shift_out\,
		f0_bus_stat=>\FT232_UART:BUART:tx_fifo_notfull\,
		f0_blk_stat=>\FT232_UART:BUART:tx_fifo_empty\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>Net_6,
		co=>open,
		sir=>Net_6,
		sor=>open,
		sil=>Net_6,
		sol=>open,
		msbi=>Net_6,
		msbo=>open,
		cei=>(Net_6, Net_6),
		ceo=>open,
		cli=>(Net_6, Net_6),
		clo=>open,
		zi=>(Net_6, Net_6),
		zo=>open,
		fi=>(Net_6, Net_6),
		fo=>open,
		capi=>(Net_6, Net_6),
		capo=>open,
		cfbi=>Net_6,
		cfbo=>open,
		pi=>(Net_6, Net_6, Net_6, Net_6,
			Net_6, Net_6, Net_6, Net_6),
		po=>open);
\FT232_UART:BUART:sTX:sCLOCK:TxBitClkGen\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\FT232_UART:BUART:reset_reg\,
		clk=>\FT232_UART:BUART:clock_op\,
		cs_addr=>(Net_6, Net_6, \FT232_UART:BUART:counter_load_not\),
		route_si=>Net_6,
		route_ci=>Net_6,
		f0_load=>Net_6,
		f1_load=>Net_6,
		d0_load=>Net_6,
		d1_load=>Net_6,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>\FT232_UART:BUART:tx_bitclk_enable_pre\,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>\FT232_UART:BUART:tx_counter_dp\,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>Net_6,
		co=>open,
		sir=>Net_6,
		sor=>open,
		sil=>Net_6,
		sol=>open,
		msbi=>Net_6,
		msbo=>open,
		cei=>(Net_6, Net_6),
		ceo=>open,
		cli=>(Net_6, Net_6),
		clo=>open,
		zi=>(Net_6, Net_6),
		zo=>open,
		fi=>(Net_6, Net_6),
		fo=>open,
		capi=>(Net_6, Net_6),
		capo=>open,
		cfbi=>Net_6,
		cfbo=>open,
		pi=>(Net_6, Net_6, Net_6, Net_6,
			Net_6, Net_6, Net_6, Net_6),
		po=>(\FT232_UART:BUART:sc_out_7\, \FT232_UART:BUART:sc_out_6\, \FT232_UART:BUART:sc_out_5\, \FT232_UART:BUART:sc_out_4\,
			\FT232_UART:BUART:sc_out_3\, \FT232_UART:BUART:sc_out_2\, \FT232_UART:BUART:sc_out_1\, \FT232_UART:BUART:sc_out_0\));
\FT232_UART:BUART:sTX:TxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000001",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\FT232_UART:BUART:reset_reg\,
		clock=>\FT232_UART:BUART:clock_op\,
		status=>(Net_6, Net_6, Net_6, \FT232_UART:BUART:tx_fifo_notfull\,
			\FT232_UART:BUART:tx_status_2\, \FT232_UART:BUART:tx_fifo_empty\, \FT232_UART:BUART:tx_status_0\),
		interrupt=>\FT232_UART:BUART:tx_interrupt_out\);
\FT232_UART:BUART:sRX:RxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\FT232_UART:BUART:reset_reg\,
		clk=>\FT232_UART:BUART:clock_op\,
		cs_addr=>(\FT232_UART:BUART:rx_state_1\, \FT232_UART:BUART:rx_state_0\, \FT232_UART:BUART:rx_bitclk_enable\),
		route_si=>\FT232_UART:BUART:rx_postpoll\,
		route_ci=>Net_6,
		f0_load=>\FT232_UART:BUART:rx_load_fifo\,
		f1_load=>Net_6,
		d0_load=>Net_6,
		d1_load=>Net_6,
		ce0=>\FT232_UART:BUART:rx_addressmatch1\,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>\FT232_UART:BUART:rx_addressmatch2\,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\FT232_UART:BUART:hd_shift_out\,
		f0_bus_stat=>\FT232_UART:BUART:rx_fifonotempty\,
		f0_blk_stat=>\FT232_UART:BUART:rx_fifofull\,
		f1_bus_stat=>\FT232_UART:BUART:hd_tx_fifo_notfull\,
		f1_blk_stat=>\FT232_UART:BUART:hd_tx_fifo_empty\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>Net_6,
		co=>open,
		sir=>Net_6,
		sor=>open,
		sil=>Net_6,
		sol=>open,
		msbi=>Net_6,
		msbo=>open,
		cei=>(Net_6, Net_6),
		ceo=>open,
		cli=>(Net_6, Net_6),
		clo=>open,
		zi=>(Net_6, Net_6),
		zo=>open,
		fi=>(Net_6, Net_6),
		fo=>open,
		capi=>(Net_6, Net_6),
		capo=>open,
		cfbi=>Net_6,
		cfbo=>open,
		pi=>(Net_6, Net_6, Net_6, Net_6,
			Net_6, Net_6, Net_6, Net_6),
		po=>open);
\FT232_UART:BUART:sRX:RxBitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"1110010",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\FT232_UART:BUART:clock_op\,
		reset=>\FT232_UART:BUART:reset_reg\,
		load=>\FT232_UART:BUART:rx_counter_load\,
		enable=>one,
		count=>(MODIN8_6, MODIN8_5, MODIN8_4, MODIN8_3,
			\FT232_UART:BUART:rx_count_2\, \FT232_UART:BUART:rx_count_1\, \FT232_UART:BUART:rx_count_0\),
		tc=>\FT232_UART:BUART:rx_count7_tc\);
\FT232_UART:BUART:sRX:RxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\FT232_UART:BUART:reset_reg\,
		clock=>\FT232_UART:BUART:clock_op\,
		status=>(Net_6, \FT232_UART:BUART:rx_status_5\, \FT232_UART:BUART:rx_status_4\, \FT232_UART:BUART:rx_status_3\,
			\FT232_UART:BUART:rx_status_2\, Net_6, Net_6),
		interrupt=>Net_28);
FT232_Rx:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"a4057ff5-c981-4bbb-9df1-135b123ec339",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(Net_6),
		fb=>Net_20,
		analog=>(open),
		io=>(tmpIO_0__FT232_Rx_net_0),
		siovref=>(tmpSIOVREF__FT232_Rx_net_0),
		annotation=>(open),
		in_clock=>Net_6,
		in_clock_en=>one,
		in_reset=>Net_6,
		out_clock=>Net_6,
		out_clock_en=>one,
		out_reset=>Net_6,
		interrupt=>tmpINTERRUPT_0__FT232_Rx_net_0);
FT232_Tx:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"f10f16d8-aec7-4b89-a9c9-c150d8c4f5e2",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_426,
		fb=>(tmpFB_0__FT232_Tx_net_0),
		analog=>(open),
		io=>(tmpIO_0__FT232_Tx_net_0),
		siovref=>(tmpSIOVREF__FT232_Tx_net_0),
		annotation=>(open),
		in_clock=>Net_6,
		in_clock_en=>one,
		in_reset=>Net_6,
		out_clock=>Net_6,
		out_clock_en=>one,
		out_reset=>Net_6,
		interrupt=>tmpINTERRUPT_0__FT232_Tx_net_0);
ESP07_Interrupt:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_27);
Motor_Left_Front_PWM:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e851a3b9-efb8-48be-bbb8-b303b216c393",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_1131,
		fb=>(tmpFB_0__Motor_Left_Front_PWM_net_0),
		analog=>(open),
		io=>(tmpIO_0__Motor_Left_Front_PWM_net_0),
		siovref=>(tmpSIOVREF__Motor_Left_Front_PWM_net_0),
		annotation=>(open),
		in_clock=>Net_6,
		in_clock_en=>one,
		in_reset=>Net_6,
		out_clock=>Net_6,
		out_clock_en=>one,
		out_reset=>Net_6,
		interrupt=>tmpINTERRUPT_0__Motor_Left_Front_PWM_net_0);
\PWM_Left_Front:PWMHW\:cy_psoc3_timer_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>Net_506,
		kill=>Net_6,
		enable=>one,
		capture=>Net_6,
		timer_reset=>Net_6,
		tc=>\PWM_Left_Front:Net_63\,
		compare=>Net_1131,
		interrupt=>\PWM_Left_Front:Net_54\);
PWM_Clock:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"44d48011-d4f2-4042-90ca-495d90d703e4",
		source_clock_id=>"61737EF6-3B74-48f9-8B91-F7473A442AE7",
		divisor=>0,
		period=>"2000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_506,
		dig_domain_out=>open);
FT232_Detect:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ba5cd308-300e-4a45-91aa-e6f96705b52a",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(Net_6),
		fb=>Net_428,
		analog=>(open),
		io=>(tmpIO_0__FT232_Detect_net_0),
		siovref=>(tmpSIOVREF__FT232_Detect_net_0),
		annotation=>(open),
		in_clock=>Net_6,
		in_clock_en=>one,
		in_reset=>Net_6,
		out_clock=>Net_6,
		out_clock_en=>one,
		out_reset=>Net_6,
		interrupt=>tmpINTERRUPT_0__FT232_Detect_net_0);
Onboard_LED:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"3d3a77da-42ee-4e48-9cbf-76b4b12eb782",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(Net_6),
		fb=>(tmpFB_0__Onboard_LED_net_0),
		analog=>(open),
		io=>(tmpIO_0__Onboard_LED_net_0),
		siovref=>(tmpSIOVREF__Onboard_LED_net_0),
		annotation=>(open),
		in_clock=>Net_6,
		in_clock_en=>one,
		in_reset=>Net_6,
		out_clock=>Net_6,
		out_clock_en=>one,
		out_reset=>Net_6,
		interrupt=>tmpINTERRUPT_0__Onboard_LED_net_0);
I2C_SDA:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"22863ebe-a37b-476f-b252-6e49a8c00b12",
		drive_mode=>"100",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(Net_6),
		fb=>(tmpFB_0__I2C_SDA_net_0),
		analog=>(open),
		io=>Net_998,
		siovref=>(tmpSIOVREF__I2C_SDA_net_0),
		annotation=>(open),
		in_clock=>Net_6,
		in_clock_en=>one,
		in_reset=>Net_6,
		out_clock=>Net_6,
		out_clock_en=>one,
		out_reset=>Net_6,
		interrupt=>tmpINTERRUPT_0__I2C_SDA_net_0);
I2C_SCL:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"02f2cf2c-2c7a-49df-9246-7a3435c21be3",
		drive_mode=>"100",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(Net_6),
		fb=>(tmpFB_0__I2C_SCL_net_0),
		analog=>(open),
		io=>Net_1203,
		siovref=>(tmpSIOVREF__I2C_SCL_net_0),
		annotation=>(open),
		in_clock=>Net_6,
		in_clock_en=>one,
		in_reset=>Net_6,
		out_clock=>Net_6,
		out_clock_en=>one,
		out_reset=>Net_6,
		interrupt=>tmpINTERRUPT_0__I2C_SCL_net_0);
\I2C:I2C_IRQ\:cy_isr_v1_0
	GENERIC MAP(int_type=>"00",
		is_nmi=>'0')
	PORT MAP(int_signal=>\I2C:Net_697\);
\I2C:I2C_FF\:cy_psoc3_i2c_v1_0
	GENERIC MAP(cy_registers=>"",
		use_wakeup=>'0')
	PORT MAP(clock=>\I2C:bus_clk\,
		scl_in=>\I2C:Net_1109_0\,
		sda_in=>\I2C:Net_1109_1\,
		scl_out=>\I2C:Net_643_0\,
		sda_out=>\I2C:sda_x_wire\,
		interrupt=>\I2C:Net_697\);
\I2C:BusClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"6f2d57bd-b6d0-4115-93da-ded3485bf4ed/5ece924d-20ba-480e-9102-bc082dcdd926",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>\I2C:bus_clk\,
		dig_domain_out=>open);
\I2C:Bufoe_scl\:cy_bufoe
	PORT MAP(x=>\I2C:Net_643_0\,
		oe=>one,
		y=>Net_1203,
		yfb=>\I2C:Net_1109_0\);
\I2C:Bufoe_sda\:cy_bufoe
	PORT MAP(x=>\I2C:sda_x_wire\,
		oe=>one,
		y=>Net_998,
		yfb=>\I2C:Net_1109_1\);
Counter_Clock:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"e50bf176-8a2e-49b4-b7c7-8b1ddb8f199f",
		source_clock_id=>"",
		divisor=>0,
		period=>"1000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_1108,
		dig_domain_out=>open);
\Timer_Channel_Left:TimerUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_1108,
		enable=>one,
		clock_out=>\Timer_Channel_Left:TimerUDB:ClockOutFromEnBlock\);
\Timer_Channel_Left:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_1108,
		enable=>one,
		clock_out=>\Timer_Channel_Left:TimerUDB:Clk_Ctl_i\);
\Timer_Channel_Left:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>Net_6,
		clock=>\Timer_Channel_Left:TimerUDB:Clk_Ctl_i\,
		control=>(\Timer_Channel_Left:TimerUDB:control_7\, \Timer_Channel_Left:TimerUDB:control_6\, \Timer_Channel_Left:TimerUDB:control_5\, \Timer_Channel_Left:TimerUDB:control_4\,
			\Timer_Channel_Left:TimerUDB:control_3\, \Timer_Channel_Left:TimerUDB:control_2\, MODIN10_1, MODIN10_0));
\Timer_Channel_Left:TimerUDB:rstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000011",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>Net_6,
		clock=>\Timer_Channel_Left:TimerUDB:ClockOutFromEnBlock\,
		status=>(Net_6, Net_6, Net_6, \Timer_Channel_Left:TimerUDB:status_3\,
			\Timer_Channel_Left:TimerUDB:status_2\, \Timer_Channel_Left:TimerUDB:capt_int_temp\, \Timer_Channel_Left:TimerUDB:status_tc\),
		interrupt=>Net_287);
\Timer_Channel_Left:TimerUDB:sT16:timerdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>Net_6,
		clk=>\Timer_Channel_Left:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(Net_6, \Timer_Channel_Left:TimerUDB:control_7\, \Timer_Channel_Left:TimerUDB:per_zero\),
		route_si=>Net_6,
		route_ci=>Net_6,
		f0_load=>\Timer_Channel_Left:TimerUDB:capt_fifo_load\,
		f1_load=>Net_6,
		d0_load=>Net_6,
		d1_load=>Net_6,
		ce0=>open,
		cl0=>open,
		z0=>\Timer_Channel_Left:TimerUDB:nc0\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Timer_Channel_Left:TimerUDB:nc3\,
		f0_blk_stat=>\Timer_Channel_Left:TimerUDB:nc4\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>Net_6,
		co=>\Timer_Channel_Left:TimerUDB:sT16:timerdp:carry\,
		sir=>Net_6,
		sor=>open,
		sil=>\Timer_Channel_Left:TimerUDB:sT16:timerdp:sh_right\,
		sol=>\Timer_Channel_Left:TimerUDB:sT16:timerdp:sh_left\,
		msbi=>\Timer_Channel_Left:TimerUDB:sT16:timerdp:msb\,
		msbo=>open,
		cei=>(Net_6, Net_6),
		ceo=>(\Timer_Channel_Left:TimerUDB:sT16:timerdp:cmp_eq_1\, \Timer_Channel_Left:TimerUDB:sT16:timerdp:cmp_eq_0\),
		cli=>(Net_6, Net_6),
		clo=>(\Timer_Channel_Left:TimerUDB:sT16:timerdp:cmp_lt_1\, \Timer_Channel_Left:TimerUDB:sT16:timerdp:cmp_lt_0\),
		zi=>(Net_6, Net_6),
		zo=>(\Timer_Channel_Left:TimerUDB:sT16:timerdp:cmp_zero_1\, \Timer_Channel_Left:TimerUDB:sT16:timerdp:cmp_zero_0\),
		fi=>(Net_6, Net_6),
		fo=>(\Timer_Channel_Left:TimerUDB:sT16:timerdp:cmp_ff_1\, \Timer_Channel_Left:TimerUDB:sT16:timerdp:cmp_ff_0\),
		capi=>(Net_6, Net_6),
		capo=>(\Timer_Channel_Left:TimerUDB:sT16:timerdp:cap_1\, \Timer_Channel_Left:TimerUDB:sT16:timerdp:cap_0\),
		cfbi=>Net_6,
		cfbo=>\Timer_Channel_Left:TimerUDB:sT16:timerdp:cfb\,
		pi=>(Net_6, Net_6, Net_6, Net_6,
			Net_6, Net_6, Net_6, Net_6),
		po=>open);
\Timer_Channel_Left:TimerUDB:sT16:timerdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>Net_6,
		clk=>\Timer_Channel_Left:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(Net_6, \Timer_Channel_Left:TimerUDB:control_7\, \Timer_Channel_Left:TimerUDB:per_zero\),
		route_si=>Net_6,
		route_ci=>Net_6,
		f0_load=>\Timer_Channel_Left:TimerUDB:capt_fifo_load\,
		f1_load=>Net_6,
		d0_load=>Net_6,
		d1_load=>Net_6,
		ce0=>open,
		cl0=>open,
		z0=>\Timer_Channel_Left:TimerUDB:per_zero\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Timer_Channel_Left:TimerUDB:status_3\,
		f0_blk_stat=>\Timer_Channel_Left:TimerUDB:status_2\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Timer_Channel_Left:TimerUDB:sT16:timerdp:carry\,
		co=>open,
		sir=>\Timer_Channel_Left:TimerUDB:sT16:timerdp:sh_left\,
		sor=>\Timer_Channel_Left:TimerUDB:sT16:timerdp:sh_right\,
		sil=>Net_6,
		sol=>open,
		msbi=>Net_6,
		msbo=>\Timer_Channel_Left:TimerUDB:sT16:timerdp:msb\,
		cei=>(\Timer_Channel_Left:TimerUDB:sT16:timerdp:cmp_eq_1\, \Timer_Channel_Left:TimerUDB:sT16:timerdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\Timer_Channel_Left:TimerUDB:sT16:timerdp:cmp_lt_1\, \Timer_Channel_Left:TimerUDB:sT16:timerdp:cmp_lt_0\),
		clo=>open,
		zi=>(\Timer_Channel_Left:TimerUDB:sT16:timerdp:cmp_zero_1\, \Timer_Channel_Left:TimerUDB:sT16:timerdp:cmp_zero_0\),
		zo=>open,
		fi=>(\Timer_Channel_Left:TimerUDB:sT16:timerdp:cmp_ff_1\, \Timer_Channel_Left:TimerUDB:sT16:timerdp:cmp_ff_0\),
		fo=>open,
		capi=>(\Timer_Channel_Left:TimerUDB:sT16:timerdp:cap_1\, \Timer_Channel_Left:TimerUDB:sT16:timerdp:cap_0\),
		capo=>open,
		cfbi=>\Timer_Channel_Left:TimerUDB:sT16:timerdp:cfb\,
		cfbo=>open,
		pi=>(Net_6, Net_6, Net_6, Net_6,
			Net_6, Net_6, Net_6, Net_6),
		po=>open);
RF_Enable:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"9dcc410c-a81c-4855-aca1-fda71897c61c",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(Net_6),
		fb=>Net_1017,
		analog=>(open),
		io=>(tmpIO_0__RF_Enable_net_0),
		siovref=>(tmpSIOVREF__RF_Enable_net_0),
		annotation=>(open),
		in_clock=>Net_6,
		in_clock_en=>one,
		in_reset=>Net_6,
		out_clock=>Net_6,
		out_clock_en=>one,
		out_reset=>Net_6,
		interrupt=>tmpINTERRUPT_0__RF_Enable_net_0);
RX_PWM_Left:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(Net_6),
		fb=>Net_1093,
		analog=>(open),
		io=>(tmpIO_0__RX_PWM_Left_net_0),
		siovref=>(tmpSIOVREF__RX_PWM_Left_net_0),
		annotation=>(open),
		in_clock=>Net_6,
		in_clock_en=>one,
		in_reset=>Net_6,
		out_clock=>Net_6,
		out_clock_en=>one,
		out_reset=>Net_6,
		interrupt=>tmpINTERRUPT_0__RX_PWM_Left_net_0);
RX_PWM_Right:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8700fcbd-7198-4779-a514-994ac255f3c4",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(Net_6),
		fb=>Net_1097,
		analog=>(open),
		io=>(tmpIO_0__RX_PWM_Right_net_0),
		siovref=>(tmpSIOVREF__RX_PWM_Right_net_0),
		annotation=>(open),
		in_clock=>Net_6,
		in_clock_en=>one,
		in_reset=>Net_6,
		out_clock=>Net_6,
		out_clock_en=>one,
		out_reset=>Net_6,
		interrupt=>tmpINTERRUPT_0__RX_PWM_Right_net_0);
Interrupt_Channel_Left:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_287);
Interrupt_Channel_Right:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_1030);
\PWM_Left_Rear:PWMHW\:cy_psoc3_timer_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>Net_506,
		kill=>Net_6,
		enable=>one,
		capture=>Net_6,
		timer_reset=>Net_6,
		tc=>\PWM_Left_Rear:Net_63\,
		compare=>Net_556,
		interrupt=>\PWM_Left_Rear:Net_54\);
\Direction_Right_Rear:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>Net_6,
		clock=>Net_6,
		control=>(\Direction_Right_Rear:control_7\, \Direction_Right_Rear:control_6\, \Direction_Right_Rear:control_5\, \Direction_Right_Rear:control_4\,
			\Direction_Right_Rear:control_3\, \Direction_Right_Rear:control_2\, Net_997, Net_996));
Motor_Left_Rear_PWM:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"fc953dbd-dc0f-406c-a43a-2c8b38fa2cc7",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_556,
		fb=>(tmpFB_0__Motor_Left_Rear_PWM_net_0),
		analog=>(open),
		io=>(tmpIO_0__Motor_Left_Rear_PWM_net_0),
		siovref=>(tmpSIOVREF__Motor_Left_Rear_PWM_net_0),
		annotation=>(open),
		in_clock=>Net_6,
		in_clock_en=>one,
		in_reset=>Net_6,
		out_clock=>Net_6,
		out_clock_en=>one,
		out_reset=>Net_6,
		interrupt=>tmpINTERRUPT_0__Motor_Left_Rear_PWM_net_0);
\PWM_Right_Front:PWMHW\:cy_psoc3_timer_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>Net_506,
		kill=>Net_6,
		enable=>one,
		capture=>Net_6,
		timer_reset=>Net_6,
		tc=>\PWM_Right_Front:Net_63\,
		compare=>Net_582,
		interrupt=>\PWM_Right_Front:Net_54\);
\Direction_Left_Rear:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>Net_6,
		clock=>Net_6,
		control=>(\Direction_Left_Rear:control_7\, \Direction_Left_Rear:control_6\, \Direction_Left_Rear:control_5\, \Direction_Left_Rear:control_4\,
			\Direction_Left_Rear:control_3\, \Direction_Left_Rear:control_2\, Net_993, Net_992));
Motor_Right_Front_PWM:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"c9f7da1e-9ed7-4878-8473-0fb113a6e3a4",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_582,
		fb=>(tmpFB_0__Motor_Right_Front_PWM_net_0),
		analog=>(open),
		io=>(tmpIO_0__Motor_Right_Front_PWM_net_0),
		siovref=>(tmpSIOVREF__Motor_Right_Front_PWM_net_0),
		annotation=>(open),
		in_clock=>Net_6,
		in_clock_en=>one,
		in_reset=>Net_6,
		out_clock=>Net_6,
		out_clock_en=>one,
		out_reset=>Net_6,
		interrupt=>tmpINTERRUPT_0__Motor_Right_Front_PWM_net_0);
\PWM_Right_Rear:PWMHW\:cy_psoc3_timer_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>Net_506,
		kill=>Net_6,
		enable=>one,
		capture=>Net_6,
		timer_reset=>Net_6,
		tc=>\PWM_Right_Rear:Net_63\,
		compare=>Net_619,
		interrupt=>\PWM_Right_Rear:Net_54\);
\Direction_Left_Front:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>Net_6,
		clock=>Net_6,
		control=>(\Direction_Left_Front:control_7\, \Direction_Left_Front:control_6\, \Direction_Left_Front:control_5\, \Direction_Left_Front:control_4\,
			\Direction_Left_Front:control_3\, \Direction_Left_Front:control_2\, Net_991, Net_990));
Motor_Right_Rear_PWM:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"85187827-40d8-41bf-a2ff-47a3759d64b6",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_619,
		fb=>(tmpFB_0__Motor_Right_Rear_PWM_net_0),
		analog=>(open),
		io=>(tmpIO_0__Motor_Right_Rear_PWM_net_0),
		siovref=>(tmpSIOVREF__Motor_Right_Rear_PWM_net_0),
		annotation=>(open),
		in_clock=>Net_6,
		in_clock_en=>one,
		in_reset=>Net_6,
		out_clock=>Net_6,
		out_clock_en=>one,
		out_reset=>Net_6,
		interrupt=>tmpINTERRUPT_0__Motor_Right_Rear_PWM_net_0);
\Direction_Right_Front:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>Net_6,
		clock=>Net_6,
		control=>(\Direction_Right_Front:control_7\, \Direction_Right_Front:control_6\, \Direction_Right_Front:control_5\, \Direction_Right_Front:control_4\,
			\Direction_Right_Front:control_3\, \Direction_Right_Front:control_2\, Net_995, Net_994));
Motor_Left_Front_Input1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ae136a3c-d94d-4284-903a-8600749cd9ec",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_990,
		fb=>(tmpFB_0__Motor_Left_Front_Input1_net_0),
		analog=>(open),
		io=>(tmpIO_0__Motor_Left_Front_Input1_net_0),
		siovref=>(tmpSIOVREF__Motor_Left_Front_Input1_net_0),
		annotation=>(open),
		in_clock=>Net_6,
		in_clock_en=>one,
		in_reset=>Net_6,
		out_clock=>Net_6,
		out_clock_en=>one,
		out_reset=>Net_6,
		interrupt=>tmpINTERRUPT_0__Motor_Left_Front_Input1_net_0);
Motor_Left_Front_Input2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"f338944c-a0af-4b08-aefc-3d566f374aa9",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_991,
		fb=>(tmpFB_0__Motor_Left_Front_Input2_net_0),
		analog=>(open),
		io=>(tmpIO_0__Motor_Left_Front_Input2_net_0),
		siovref=>(tmpSIOVREF__Motor_Left_Front_Input2_net_0),
		annotation=>(open),
		in_clock=>Net_6,
		in_clock_en=>one,
		in_reset=>Net_6,
		out_clock=>Net_6,
		out_clock_en=>one,
		out_reset=>Net_6,
		interrupt=>tmpINTERRUPT_0__Motor_Left_Front_Input2_net_0);
Motor_Left_Rear_Input1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"9b71e173-155f-4d1f-9d24-49fc42560323",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_992,
		fb=>(tmpFB_0__Motor_Left_Rear_Input1_net_0),
		analog=>(open),
		io=>(tmpIO_0__Motor_Left_Rear_Input1_net_0),
		siovref=>(tmpSIOVREF__Motor_Left_Rear_Input1_net_0),
		annotation=>(open),
		in_clock=>Net_6,
		in_clock_en=>one,
		in_reset=>Net_6,
		out_clock=>Net_6,
		out_clock_en=>one,
		out_reset=>Net_6,
		interrupt=>tmpINTERRUPT_0__Motor_Left_Rear_Input1_net_0);
Motor_Left_Rear_Input2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"cb65f8d2-72cf-4335-b17d-f1361245a53a",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_993,
		fb=>(tmpFB_0__Motor_Left_Rear_Input2_net_0),
		analog=>(open),
		io=>(tmpIO_0__Motor_Left_Rear_Input2_net_0),
		siovref=>(tmpSIOVREF__Motor_Left_Rear_Input2_net_0),
		annotation=>(open),
		in_clock=>Net_6,
		in_clock_en=>one,
		in_reset=>Net_6,
		out_clock=>Net_6,
		out_clock_en=>one,
		out_reset=>Net_6,
		interrupt=>tmpINTERRUPT_0__Motor_Left_Rear_Input2_net_0);
Motor_Right_Front_Input1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"c57dbd29-634a-49d8-ba5e-21502ff84485",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_994,
		fb=>(tmpFB_0__Motor_Right_Front_Input1_net_0),
		analog=>(open),
		io=>(tmpIO_0__Motor_Right_Front_Input1_net_0),
		siovref=>(tmpSIOVREF__Motor_Right_Front_Input1_net_0),
		annotation=>(open),
		in_clock=>Net_6,
		in_clock_en=>one,
		in_reset=>Net_6,
		out_clock=>Net_6,
		out_clock_en=>one,
		out_reset=>Net_6,
		interrupt=>tmpINTERRUPT_0__Motor_Right_Front_Input1_net_0);
Motor_Right_Front_Input2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"3f9252ec-3b2c-4724-9918-851b97ebceb4",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_995,
		fb=>(tmpFB_0__Motor_Right_Front_Input2_net_0),
		analog=>(open),
		io=>(tmpIO_0__Motor_Right_Front_Input2_net_0),
		siovref=>(tmpSIOVREF__Motor_Right_Front_Input2_net_0),
		annotation=>(open),
		in_clock=>Net_6,
		in_clock_en=>one,
		in_reset=>Net_6,
		out_clock=>Net_6,
		out_clock_en=>one,
		out_reset=>Net_6,
		interrupt=>tmpINTERRUPT_0__Motor_Right_Front_Input2_net_0);
Motor_Right_Rear_Input1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"b176bea8-ebcd-479a-9309-d536c66aef60",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_996,
		fb=>(tmpFB_0__Motor_Right_Rear_Input1_net_0),
		analog=>(open),
		io=>(tmpIO_0__Motor_Right_Rear_Input1_net_0),
		siovref=>(tmpSIOVREF__Motor_Right_Rear_Input1_net_0),
		annotation=>(open),
		in_clock=>Net_6,
		in_clock_en=>one,
		in_reset=>Net_6,
		out_clock=>Net_6,
		out_clock_en=>one,
		out_reset=>Net_6,
		interrupt=>tmpINTERRUPT_0__Motor_Right_Rear_Input1_net_0);
Motor_Right_Rear_Input2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"b4d5b429-7acf-48d1-be87-26ee85417a63",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_997,
		fb=>(tmpFB_0__Motor_Right_Rear_Input2_net_0),
		analog=>(open),
		io=>(tmpIO_0__Motor_Right_Rear_Input2_net_0),
		siovref=>(tmpSIOVREF__Motor_Right_Rear_Input2_net_0),
		annotation=>(open),
		in_clock=>Net_6,
		in_clock_en=>one,
		in_reset=>Net_6,
		out_clock=>Net_6,
		out_clock_en=>one,
		out_reset=>Net_6,
		interrupt=>tmpINTERRUPT_0__Motor_Right_Rear_Input2_net_0);
\Timer_Channel_Right:TimerUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_1108,
		enable=>one,
		clock_out=>\Timer_Channel_Right:TimerUDB:ClockOutFromEnBlock\);
\Timer_Channel_Right:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_1108,
		enable=>one,
		clock_out=>\Timer_Channel_Right:TimerUDB:Clk_Ctl_i\);
\Timer_Channel_Right:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>Net_6,
		clock=>\Timer_Channel_Right:TimerUDB:Clk_Ctl_i\,
		control=>(\Timer_Channel_Right:TimerUDB:control_7\, \Timer_Channel_Right:TimerUDB:control_6\, \Timer_Channel_Right:TimerUDB:control_5\, \Timer_Channel_Right:TimerUDB:control_4\,
			\Timer_Channel_Right:TimerUDB:control_3\, \Timer_Channel_Right:TimerUDB:control_2\, \Timer_Channel_Right:TimerUDB:control_1\, \Timer_Channel_Right:TimerUDB:control_0\));
\Timer_Channel_Right:TimerUDB:rstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000011",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>Net_6,
		clock=>\Timer_Channel_Right:TimerUDB:ClockOutFromEnBlock\,
		status=>(Net_6, Net_6, Net_6, \Timer_Channel_Right:TimerUDB:status_3\,
			\Timer_Channel_Right:TimerUDB:status_2\, \Timer_Channel_Right:TimerUDB:capt_int_temp\, \Timer_Channel_Right:TimerUDB:status_tc\),
		interrupt=>Net_1030);
\Timer_Channel_Right:TimerUDB:sT16:timerdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>Net_6,
		clk=>\Timer_Channel_Right:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(Net_6, \Timer_Channel_Right:TimerUDB:control_7\, \Timer_Channel_Right:TimerUDB:per_zero\),
		route_si=>Net_6,
		route_ci=>Net_6,
		f0_load=>\Timer_Channel_Right:TimerUDB:capt_fifo_load\,
		f1_load=>Net_6,
		d0_load=>Net_6,
		d1_load=>Net_6,
		ce0=>open,
		cl0=>open,
		z0=>\Timer_Channel_Right:TimerUDB:nc0\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Timer_Channel_Right:TimerUDB:nc3\,
		f0_blk_stat=>\Timer_Channel_Right:TimerUDB:nc4\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>Net_6,
		co=>\Timer_Channel_Right:TimerUDB:sT16:timerdp:carry\,
		sir=>Net_6,
		sor=>open,
		sil=>\Timer_Channel_Right:TimerUDB:sT16:timerdp:sh_right\,
		sol=>\Timer_Channel_Right:TimerUDB:sT16:timerdp:sh_left\,
		msbi=>\Timer_Channel_Right:TimerUDB:sT16:timerdp:msb\,
		msbo=>open,
		cei=>(Net_6, Net_6),
		ceo=>(\Timer_Channel_Right:TimerUDB:sT16:timerdp:cmp_eq_1\, \Timer_Channel_Right:TimerUDB:sT16:timerdp:cmp_eq_0\),
		cli=>(Net_6, Net_6),
		clo=>(\Timer_Channel_Right:TimerUDB:sT16:timerdp:cmp_lt_1\, \Timer_Channel_Right:TimerUDB:sT16:timerdp:cmp_lt_0\),
		zi=>(Net_6, Net_6),
		zo=>(\Timer_Channel_Right:TimerUDB:sT16:timerdp:cmp_zero_1\, \Timer_Channel_Right:TimerUDB:sT16:timerdp:cmp_zero_0\),
		fi=>(Net_6, Net_6),
		fo=>(\Timer_Channel_Right:TimerUDB:sT16:timerdp:cmp_ff_1\, \Timer_Channel_Right:TimerUDB:sT16:timerdp:cmp_ff_0\),
		capi=>(Net_6, Net_6),
		capo=>(\Timer_Channel_Right:TimerUDB:sT16:timerdp:cap_1\, \Timer_Channel_Right:TimerUDB:sT16:timerdp:cap_0\),
		cfbi=>Net_6,
		cfbo=>\Timer_Channel_Right:TimerUDB:sT16:timerdp:cfb\,
		pi=>(Net_6, Net_6, Net_6, Net_6,
			Net_6, Net_6, Net_6, Net_6),
		po=>open);
\Timer_Channel_Right:TimerUDB:sT16:timerdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>Net_6,
		clk=>\Timer_Channel_Right:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(Net_6, \Timer_Channel_Right:TimerUDB:control_7\, \Timer_Channel_Right:TimerUDB:per_zero\),
		route_si=>Net_6,
		route_ci=>Net_6,
		f0_load=>\Timer_Channel_Right:TimerUDB:capt_fifo_load\,
		f1_load=>Net_6,
		d0_load=>Net_6,
		d1_load=>Net_6,
		ce0=>open,
		cl0=>open,
		z0=>\Timer_Channel_Right:TimerUDB:per_zero\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Timer_Channel_Right:TimerUDB:status_3\,
		f0_blk_stat=>\Timer_Channel_Right:TimerUDB:status_2\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Timer_Channel_Right:TimerUDB:sT16:timerdp:carry\,
		co=>open,
		sir=>\Timer_Channel_Right:TimerUDB:sT16:timerdp:sh_left\,
		sor=>\Timer_Channel_Right:TimerUDB:sT16:timerdp:sh_right\,
		sil=>Net_6,
		sol=>open,
		msbi=>Net_6,
		msbo=>\Timer_Channel_Right:TimerUDB:sT16:timerdp:msb\,
		cei=>(\Timer_Channel_Right:TimerUDB:sT16:timerdp:cmp_eq_1\, \Timer_Channel_Right:TimerUDB:sT16:timerdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\Timer_Channel_Right:TimerUDB:sT16:timerdp:cmp_lt_1\, \Timer_Channel_Right:TimerUDB:sT16:timerdp:cmp_lt_0\),
		clo=>open,
		zi=>(\Timer_Channel_Right:TimerUDB:sT16:timerdp:cmp_zero_1\, \Timer_Channel_Right:TimerUDB:sT16:timerdp:cmp_zero_0\),
		zo=>open,
		fi=>(\Timer_Channel_Right:TimerUDB:sT16:timerdp:cmp_ff_1\, \Timer_Channel_Right:TimerUDB:sT16:timerdp:cmp_ff_0\),
		fo=>open,
		capi=>(\Timer_Channel_Right:TimerUDB:sT16:timerdp:cap_1\, \Timer_Channel_Right:TimerUDB:sT16:timerdp:cap_0\),
		capo=>open,
		cfbi=>\Timer_Channel_Right:TimerUDB:sT16:timerdp:cfb\,
		cfbo=>open,
		pi=>(Net_6, Net_6, Net_6, Net_6,
			Net_6, Net_6, Net_6, Net_6),
		po=>open);
\Decoder_Left:isr\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_1157);
\Decoder_Left:Cnt16:CounterUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_1156,
		enable=>one,
		clock_out=>\Decoder_Left:Cnt16:CounterUDB:ClockOutFromEnBlock\);
\Decoder_Left:Cnt16:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_1156,
		enable=>one,
		clock_out=>\Decoder_Left:Cnt16:CounterUDB:Clk_Ctl_i\);
\Decoder_Left:Cnt16:CounterUDB:sCTRLReg:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>Net_6,
		clock=>\Decoder_Left:Cnt16:CounterUDB:Clk_Ctl_i\,
		control=>(\Decoder_Left:Cnt16:CounterUDB:control_7\, \Decoder_Left:Cnt16:CounterUDB:control_6\, \Decoder_Left:Cnt16:CounterUDB:control_5\, \Decoder_Left:Cnt16:CounterUDB:control_4\,
			\Decoder_Left:Cnt16:CounterUDB:control_3\, \Decoder_Left:Cnt16:CounterUDB:control_2\, \Decoder_Left:Cnt16:CounterUDB:control_1\, \Decoder_Left:Cnt16:CounterUDB:control_0\));
\Decoder_Left:Cnt16:CounterUDB:sSTSReg:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\Decoder_Left:Net_1260\,
		clock=>\Decoder_Left:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		status=>(\Decoder_Left:Cnt16:CounterUDB:status_6\, \Decoder_Left:Cnt16:CounterUDB:status_5\, Net_6, \Decoder_Left:Cnt16:CounterUDB:status_3\,
			\Decoder_Left:Cnt16:CounterUDB:status_2\, \Decoder_Left:Cnt16:CounterUDB:status_1\, \Decoder_Left:Cnt16:CounterUDB:status_0\),
		interrupt=>\Decoder_Left:Cnt16:Net_43\);
\Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>Net_6,
		clk=>\Decoder_Left:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(\Decoder_Left:Net_1251\, \Decoder_Left:Cnt16:CounterUDB:count_enable\, \Decoder_Left:Cnt16:CounterUDB:reload\),
		route_si=>Net_6,
		route_ci=>Net_6,
		f0_load=>Net_6,
		f1_load=>Net_6,
		d0_load=>Net_6,
		d1_load=>Net_6,
		ce0=>\Decoder_Left:Cnt16:CounterUDB:nc16\,
		cl0=>\Decoder_Left:Cnt16:CounterUDB:nc17\,
		z0=>\Decoder_Left:Cnt16:CounterUDB:nc1\,
		ff0=>\Decoder_Left:Cnt16:CounterUDB:nc10\,
		ce1=>\Decoder_Left:Cnt16:CounterUDB:nc2\,
		cl1=>\Decoder_Left:Cnt16:CounterUDB:nc3\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Decoder_Left:Cnt16:CounterUDB:nc30\,
		f0_blk_stat=>\Decoder_Left:Cnt16:CounterUDB:nc31\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>Net_6,
		co=>\Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:carry\,
		sir=>Net_6,
		sor=>open,
		sil=>\Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:sh_right\,
		sol=>\Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:sh_left\,
		msbi=>\Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:msb\,
		msbo=>open,
		cei=>(Net_6, Net_6),
		ceo=>(\Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_1\, \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_0\),
		cli=>(Net_6, Net_6),
		clo=>(\Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_1\, \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_0\),
		zi=>(Net_6, Net_6),
		zo=>(\Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_1\, \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_0\),
		fi=>(Net_6, Net_6),
		fo=>(\Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_1\, \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_0\),
		capi=>(Net_6, Net_6),
		capo=>(\Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:cap_1\, \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:cap_0\),
		cfbi=>Net_6,
		cfbo=>\Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:cfb\,
		pi=>(Net_6, Net_6, Net_6, Net_6,
			Net_6, Net_6, Net_6, Net_6),
		po=>open);
\Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>Net_6,
		clk=>\Decoder_Left:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(\Decoder_Left:Net_1251\, \Decoder_Left:Cnt16:CounterUDB:count_enable\, \Decoder_Left:Cnt16:CounterUDB:reload\),
		route_si=>Net_6,
		route_ci=>Net_6,
		f0_load=>Net_6,
		f1_load=>Net_6,
		d0_load=>Net_6,
		d1_load=>Net_6,
		ce0=>\Decoder_Left:Cnt16:CounterUDB:per_equal\,
		cl0=>\Decoder_Left:Cnt16:CounterUDB:nc43\,
		z0=>\Decoder_Left:Cnt16:CounterUDB:status_1\,
		ff0=>\Decoder_Left:Cnt16:CounterUDB:overflow\,
		ce1=>\Decoder_Left:Cnt16:CounterUDB:cmp_out_i\,
		cl1=>\Decoder_Left:Cnt16:CounterUDB:cmp_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Decoder_Left:Cnt16:CounterUDB:status_6\,
		f0_blk_stat=>\Decoder_Left:Cnt16:CounterUDB:status_5\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:carry\,
		co=>open,
		sir=>\Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:sh_left\,
		sor=>\Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:sh_right\,
		sil=>Net_6,
		sol=>open,
		msbi=>Net_6,
		msbo=>\Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:msb\,
		cei=>(\Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_1\, \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_1\, \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_0\),
		clo=>open,
		zi=>(\Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_1\, \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_0\),
		zo=>open,
		fi=>(\Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_1\, \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_0\),
		fo=>open,
		capi=>(\Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:cap_1\, \Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:cap_0\),
		capo=>open,
		cfbi=>\Decoder_Left:Cnt16:CounterUDB:sC16:counterdp:cfb\,
		cfbo=>open,
		pi=>(Net_6, Net_6, Net_6, Net_6,
			Net_6, Net_6, Net_6, Net_6),
		po=>open);
\Decoder_Left:bQuadDec:CtrlClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_1156,
		enable=>one,
		clock_out=>\Decoder_Left:bQuadDec:sync_clock\);
\Decoder_Left:bQuadDec:genblk1:DelayA1\:cy_dff
	PORT MAP(d=>Net_1153,
		clk=>\Decoder_Left:bQuadDec:sync_clock\,
		q=>\Decoder_Left:bQuadDec:quad_A_delayed_0\);
\Decoder_Left:bQuadDec:genblk1:DelayA2\:cy_dff
	PORT MAP(d=>\Decoder_Left:bQuadDec:quad_A_delayed_0\,
		clk=>\Decoder_Left:bQuadDec:sync_clock\,
		q=>\Decoder_Left:bQuadDec:quad_A_delayed_1\);
\Decoder_Left:bQuadDec:genblk1:DelayA3\:cy_dff
	PORT MAP(d=>\Decoder_Left:bQuadDec:quad_A_delayed_1\,
		clk=>\Decoder_Left:bQuadDec:sync_clock\,
		q=>\Decoder_Left:bQuadDec:quad_A_delayed_2\);
\Decoder_Left:bQuadDec:genblk1:DelayB1\:cy_dff
	PORT MAP(d=>Net_1154,
		clk=>\Decoder_Left:bQuadDec:sync_clock\,
		q=>\Decoder_Left:bQuadDec:quad_B_delayed_0\);
\Decoder_Left:bQuadDec:genblk1:DelayB2\:cy_dff
	PORT MAP(d=>\Decoder_Left:bQuadDec:quad_B_delayed_0\,
		clk=>\Decoder_Left:bQuadDec:sync_clock\,
		q=>\Decoder_Left:bQuadDec:quad_B_delayed_1\);
\Decoder_Left:bQuadDec:genblk1:DelayB3\:cy_dff
	PORT MAP(d=>\Decoder_Left:bQuadDec:quad_B_delayed_1\,
		clk=>\Decoder_Left:bQuadDec:sync_clock\,
		q=>\Decoder_Left:bQuadDec:quad_B_delayed_2\);
\Decoder_Left:bQuadDec:Stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0001111",
		cy_int_mask=>"0001111")
	PORT MAP(reset=>Net_6,
		clock=>\Decoder_Left:bQuadDec:sync_clock\,
		status=>(Net_6, Net_6, Net_6, \Decoder_Left:bQuadDec:error\,
			\Decoder_Left:Net_1260\, \Decoder_Left:Net_611\, \Decoder_Left:Net_530\),
		interrupt=>Net_1157);
\Decoder_Right:isr\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_1162);
\Decoder_Right:Cnt16:CounterUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_1156,
		enable=>one,
		clock_out=>\Decoder_Right:Cnt16:CounterUDB:ClockOutFromEnBlock\);
\Decoder_Right:Cnt16:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_1156,
		enable=>one,
		clock_out=>\Decoder_Right:Cnt16:CounterUDB:Clk_Ctl_i\);
\Decoder_Right:Cnt16:CounterUDB:sCTRLReg:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>Net_6,
		clock=>\Decoder_Right:Cnt16:CounterUDB:Clk_Ctl_i\,
		control=>(\Decoder_Right:Cnt16:CounterUDB:control_7\, \Decoder_Right:Cnt16:CounterUDB:control_6\, \Decoder_Right:Cnt16:CounterUDB:control_5\, \Decoder_Right:Cnt16:CounterUDB:control_4\,
			\Decoder_Right:Cnt16:CounterUDB:control_3\, \Decoder_Right:Cnt16:CounterUDB:control_2\, \Decoder_Right:Cnt16:CounterUDB:control_1\, \Decoder_Right:Cnt16:CounterUDB:control_0\));
\Decoder_Right:Cnt16:CounterUDB:sSTSReg:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\Decoder_Right:Net_1260\,
		clock=>\Decoder_Right:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		status=>(\Decoder_Right:Cnt16:CounterUDB:status_6\, \Decoder_Right:Cnt16:CounterUDB:status_5\, Net_6, \Decoder_Right:Cnt16:CounterUDB:status_3\,
			\Decoder_Right:Cnt16:CounterUDB:status_2\, \Decoder_Right:Cnt16:CounterUDB:status_1\, \Decoder_Right:Cnt16:CounterUDB:status_0\),
		interrupt=>\Decoder_Right:Cnt16:Net_43\);
\Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>Net_6,
		clk=>\Decoder_Right:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(\Decoder_Right:Net_1251\, \Decoder_Right:Cnt16:CounterUDB:count_enable\, \Decoder_Right:Cnt16:CounterUDB:reload\),
		route_si=>Net_6,
		route_ci=>Net_6,
		f0_load=>Net_6,
		f1_load=>Net_6,
		d0_load=>Net_6,
		d1_load=>Net_6,
		ce0=>\Decoder_Right:Cnt16:CounterUDB:nc16\,
		cl0=>\Decoder_Right:Cnt16:CounterUDB:nc17\,
		z0=>\Decoder_Right:Cnt16:CounterUDB:nc1\,
		ff0=>\Decoder_Right:Cnt16:CounterUDB:nc10\,
		ce1=>\Decoder_Right:Cnt16:CounterUDB:nc2\,
		cl1=>\Decoder_Right:Cnt16:CounterUDB:nc3\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Decoder_Right:Cnt16:CounterUDB:nc30\,
		f0_blk_stat=>\Decoder_Right:Cnt16:CounterUDB:nc31\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>Net_6,
		co=>\Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:carry\,
		sir=>Net_6,
		sor=>open,
		sil=>\Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:sh_right\,
		sol=>\Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:sh_left\,
		msbi=>\Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:msb\,
		msbo=>open,
		cei=>(Net_6, Net_6),
		ceo=>(\Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_1\, \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_0\),
		cli=>(Net_6, Net_6),
		clo=>(\Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_1\, \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_0\),
		zi=>(Net_6, Net_6),
		zo=>(\Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_1\, \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_0\),
		fi=>(Net_6, Net_6),
		fo=>(\Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_1\, \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_0\),
		capi=>(Net_6, Net_6),
		capo=>(\Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:cap_1\, \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:cap_0\),
		cfbi=>Net_6,
		cfbo=>\Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:cfb\,
		pi=>(Net_6, Net_6, Net_6, Net_6,
			Net_6, Net_6, Net_6, Net_6),
		po=>open);
\Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>Net_6,
		clk=>\Decoder_Right:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(\Decoder_Right:Net_1251\, \Decoder_Right:Cnt16:CounterUDB:count_enable\, \Decoder_Right:Cnt16:CounterUDB:reload\),
		route_si=>Net_6,
		route_ci=>Net_6,
		f0_load=>Net_6,
		f1_load=>Net_6,
		d0_load=>Net_6,
		d1_load=>Net_6,
		ce0=>\Decoder_Right:Cnt16:CounterUDB:per_equal\,
		cl0=>\Decoder_Right:Cnt16:CounterUDB:nc43\,
		z0=>\Decoder_Right:Cnt16:CounterUDB:status_1\,
		ff0=>\Decoder_Right:Cnt16:CounterUDB:overflow\,
		ce1=>\Decoder_Right:Cnt16:CounterUDB:cmp_out_i\,
		cl1=>\Decoder_Right:Cnt16:CounterUDB:cmp_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Decoder_Right:Cnt16:CounterUDB:status_6\,
		f0_blk_stat=>\Decoder_Right:Cnt16:CounterUDB:status_5\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:carry\,
		co=>open,
		sir=>\Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:sh_left\,
		sor=>\Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:sh_right\,
		sil=>Net_6,
		sol=>open,
		msbi=>Net_6,
		msbo=>\Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:msb\,
		cei=>(\Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_1\, \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_1\, \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_0\),
		clo=>open,
		zi=>(\Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_1\, \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_0\),
		zo=>open,
		fi=>(\Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_1\, \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_0\),
		fo=>open,
		capi=>(\Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:cap_1\, \Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:cap_0\),
		capo=>open,
		cfbi=>\Decoder_Right:Cnt16:CounterUDB:sC16:counterdp:cfb\,
		cfbo=>open,
		pi=>(Net_6, Net_6, Net_6, Net_6,
			Net_6, Net_6, Net_6, Net_6),
		po=>open);
\Decoder_Right:bQuadDec:CtrlClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_1156,
		enable=>one,
		clock_out=>\Decoder_Right:bQuadDec:sync_clock\);
\Decoder_Right:bQuadDec:genblk1:DelayA1\:cy_dff
	PORT MAP(d=>Net_1158,
		clk=>\Decoder_Right:bQuadDec:sync_clock\,
		q=>\Decoder_Right:bQuadDec:quad_A_delayed_0\);
\Decoder_Right:bQuadDec:genblk1:DelayA2\:cy_dff
	PORT MAP(d=>\Decoder_Right:bQuadDec:quad_A_delayed_0\,
		clk=>\Decoder_Right:bQuadDec:sync_clock\,
		q=>\Decoder_Right:bQuadDec:quad_A_delayed_1\);
\Decoder_Right:bQuadDec:genblk1:DelayA3\:cy_dff
	PORT MAP(d=>\Decoder_Right:bQuadDec:quad_A_delayed_1\,
		clk=>\Decoder_Right:bQuadDec:sync_clock\,
		q=>\Decoder_Right:bQuadDec:quad_A_delayed_2\);
\Decoder_Right:bQuadDec:genblk1:DelayB1\:cy_dff
	PORT MAP(d=>Net_1159,
		clk=>\Decoder_Right:bQuadDec:sync_clock\,
		q=>\Decoder_Right:bQuadDec:quad_B_delayed_0\);
\Decoder_Right:bQuadDec:genblk1:DelayB2\:cy_dff
	PORT MAP(d=>\Decoder_Right:bQuadDec:quad_B_delayed_0\,
		clk=>\Decoder_Right:bQuadDec:sync_clock\,
		q=>\Decoder_Right:bQuadDec:quad_B_delayed_1\);
\Decoder_Right:bQuadDec:genblk1:DelayB3\:cy_dff
	PORT MAP(d=>\Decoder_Right:bQuadDec:quad_B_delayed_1\,
		clk=>\Decoder_Right:bQuadDec:sync_clock\,
		q=>\Decoder_Right:bQuadDec:quad_B_delayed_2\);
\Decoder_Right:bQuadDec:Stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0001111",
		cy_int_mask=>"0001111")
	PORT MAP(reset=>Net_6,
		clock=>\Decoder_Right:bQuadDec:sync_clock\,
		status=>(Net_6, Net_6, Net_6, \Decoder_Right:bQuadDec:error\,
			\Decoder_Right:Net_1260\, \Decoder_Right:Net_611\, \Decoder_Right:Net_530\),
		interrupt=>Net_1162);
Decoder_Clock:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"cfd36ab1-9554-4c02-ad47-9dea1e7fd33b",
		source_clock_id=>"",
		divisor=>0,
		period=>"1000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_1156,
		dig_domain_out=>open);
Decoder_Left_A:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8011e228-bc96-441f-a15a-b6c6eaab3d5c",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(Net_6),
		fb=>Net_1153,
		analog=>(open),
		io=>(tmpIO_0__Decoder_Left_A_net_0),
		siovref=>(tmpSIOVREF__Decoder_Left_A_net_0),
		annotation=>(open),
		in_clock=>Net_6,
		in_clock_en=>one,
		in_reset=>Net_6,
		out_clock=>Net_6,
		out_clock_en=>one,
		out_reset=>Net_6,
		interrupt=>tmpINTERRUPT_0__Decoder_Left_A_net_0);
Decoder_Right_A:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"f7c8d096-0ba1-479c-ab3a-3d2d7a7447f1",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(Net_6),
		fb=>Net_1158,
		analog=>(open),
		io=>(tmpIO_0__Decoder_Right_A_net_0),
		siovref=>(tmpSIOVREF__Decoder_Right_A_net_0),
		annotation=>(open),
		in_clock=>Net_6,
		in_clock_en=>one,
		in_reset=>Net_6,
		out_clock=>Net_6,
		out_clock_en=>one,
		out_reset=>Net_6,
		interrupt=>tmpINTERRUPT_0__Decoder_Right_A_net_0);
Decoder_Left_B:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"d2393b78-85f0-478d-bc94-140cc175eb71",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(Net_6),
		fb=>Net_1154,
		analog=>(open),
		io=>(tmpIO_0__Decoder_Left_B_net_0),
		siovref=>(tmpSIOVREF__Decoder_Left_B_net_0),
		annotation=>(open),
		in_clock=>Net_6,
		in_clock_en=>one,
		in_reset=>Net_6,
		out_clock=>Net_6,
		out_clock_en=>one,
		out_reset=>Net_6,
		interrupt=>tmpINTERRUPT_0__Decoder_Left_B_net_0);
Decoder_Right_B:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"34ffdf9f-954c-4713-bf3c-7bd12c3e7cde",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(Net_6),
		fb=>Net_1159,
		analog=>(open),
		io=>(tmpIO_0__Decoder_Right_B_net_0),
		siovref=>(tmpSIOVREF__Decoder_Right_B_net_0),
		annotation=>(open),
		in_clock=>Net_6,
		in_clock_en=>one,
		in_reset=>Net_6,
		out_clock=>Net_6,
		out_clock_en=>one,
		out_reset=>Net_6,
		interrupt=>tmpINTERRUPT_0__Decoder_Right_B_net_0);
\GPS_UART:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"300cf93a-8109-4f17-be1c-8614ce459fdc/be0a0e37-ad17-42ca-b5a1-1a654d736358",
		source_clock_id=>"",
		divisor=>0,
		period=>"13020833333.3333",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\GPS_UART:Net_9\,
		dig_domain_out=>open);
\GPS_UART:BUART:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\GPS_UART:Net_9\,
		enable=>one,
		clock_out=>\GPS_UART:BUART:clock_op\);
\GPS_UART:BUART:sTX:TxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\GPS_UART:BUART:reset_reg\,
		clk=>\GPS_UART:BUART:clock_op\,
		cs_addr=>(\GPS_UART:BUART:tx_state_1\, \GPS_UART:BUART:tx_state_0\, \GPS_UART:BUART:tx_bitclk_enable_pre\),
		route_si=>Net_6,
		route_ci=>Net_6,
		f0_load=>Net_6,
		f1_load=>Net_6,
		d0_load=>Net_6,
		d1_load=>Net_6,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\GPS_UART:BUART:tx_shift_out\,
		f0_bus_stat=>\GPS_UART:BUART:tx_fifo_notfull\,
		f0_blk_stat=>\GPS_UART:BUART:tx_fifo_empty\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>Net_6,
		co=>open,
		sir=>Net_6,
		sor=>open,
		sil=>Net_6,
		sol=>open,
		msbi=>Net_6,
		msbo=>open,
		cei=>(Net_6, Net_6),
		ceo=>open,
		cli=>(Net_6, Net_6),
		clo=>open,
		zi=>(Net_6, Net_6),
		zo=>open,
		fi=>(Net_6, Net_6),
		fo=>open,
		capi=>(Net_6, Net_6),
		capo=>open,
		cfbi=>Net_6,
		cfbo=>open,
		pi=>(Net_6, Net_6, Net_6, Net_6,
			Net_6, Net_6, Net_6, Net_6),
		po=>open);
\GPS_UART:BUART:sTX:sCLOCK:TxBitClkGen\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\GPS_UART:BUART:reset_reg\,
		clk=>\GPS_UART:BUART:clock_op\,
		cs_addr=>(Net_6, Net_6, \GPS_UART:BUART:counter_load_not\),
		route_si=>Net_6,
		route_ci=>Net_6,
		f0_load=>Net_6,
		f1_load=>Net_6,
		d0_load=>Net_6,
		d1_load=>Net_6,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>\GPS_UART:BUART:tx_bitclk_enable_pre\,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>\GPS_UART:BUART:tx_counter_dp\,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>Net_6,
		co=>open,
		sir=>Net_6,
		sor=>open,
		sil=>Net_6,
		sol=>open,
		msbi=>Net_6,
		msbo=>open,
		cei=>(Net_6, Net_6),
		ceo=>open,
		cli=>(Net_6, Net_6),
		clo=>open,
		zi=>(Net_6, Net_6),
		zo=>open,
		fi=>(Net_6, Net_6),
		fo=>open,
		capi=>(Net_6, Net_6),
		capo=>open,
		cfbi=>Net_6,
		cfbo=>open,
		pi=>(Net_6, Net_6, Net_6, Net_6,
			Net_6, Net_6, Net_6, Net_6),
		po=>(\GPS_UART:BUART:sc_out_7\, \GPS_UART:BUART:sc_out_6\, \GPS_UART:BUART:sc_out_5\, \GPS_UART:BUART:sc_out_4\,
			\GPS_UART:BUART:sc_out_3\, \GPS_UART:BUART:sc_out_2\, \GPS_UART:BUART:sc_out_1\, \GPS_UART:BUART:sc_out_0\));
\GPS_UART:BUART:sTX:TxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000001",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\GPS_UART:BUART:reset_reg\,
		clock=>\GPS_UART:BUART:clock_op\,
		status=>(Net_6, Net_6, Net_6, \GPS_UART:BUART:tx_fifo_notfull\,
			\GPS_UART:BUART:tx_status_2\, \GPS_UART:BUART:tx_fifo_empty\, \GPS_UART:BUART:tx_status_0\),
		interrupt=>\GPS_UART:BUART:tx_interrupt_out\);
\GPS_UART:BUART:sRX:RxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\GPS_UART:BUART:reset_reg\,
		clk=>\GPS_UART:BUART:clock_op\,
		cs_addr=>(\GPS_UART:BUART:rx_state_1\, \GPS_UART:BUART:rx_state_0\, \GPS_UART:BUART:rx_bitclk_enable\),
		route_si=>\GPS_UART:BUART:rx_postpoll\,
		route_ci=>Net_6,
		f0_load=>\GPS_UART:BUART:rx_load_fifo\,
		f1_load=>Net_6,
		d0_load=>Net_6,
		d1_load=>Net_6,
		ce0=>\GPS_UART:BUART:rx_addressmatch1\,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>\GPS_UART:BUART:rx_addressmatch2\,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\GPS_UART:BUART:hd_shift_out\,
		f0_bus_stat=>\GPS_UART:BUART:rx_fifonotempty\,
		f0_blk_stat=>\GPS_UART:BUART:rx_fifofull\,
		f1_bus_stat=>\GPS_UART:BUART:hd_tx_fifo_notfull\,
		f1_blk_stat=>\GPS_UART:BUART:hd_tx_fifo_empty\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>Net_6,
		co=>open,
		sir=>Net_6,
		sor=>open,
		sil=>Net_6,
		sol=>open,
		msbi=>Net_6,
		msbo=>open,
		cei=>(Net_6, Net_6),
		ceo=>open,
		cli=>(Net_6, Net_6),
		clo=>open,
		zi=>(Net_6, Net_6),
		zo=>open,
		fi=>(Net_6, Net_6),
		fo=>open,
		capi=>(Net_6, Net_6),
		capo=>open,
		cfbi=>Net_6,
		cfbo=>open,
		pi=>(Net_6, Net_6, Net_6, Net_6,
			Net_6, Net_6, Net_6, Net_6),
		po=>open);
\GPS_UART:BUART:sRX:RxBitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"1110010",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\GPS_UART:BUART:clock_op\,
		reset=>\GPS_UART:BUART:reset_reg\,
		load=>\GPS_UART:BUART:rx_counter_load\,
		enable=>one,
		count=>(\GPS_UART:BUART:rx_count_6\, \GPS_UART:BUART:rx_count_5\, \GPS_UART:BUART:rx_count_4\, \GPS_UART:BUART:rx_count_3\,
			\GPS_UART:BUART:rx_count_2\, \GPS_UART:BUART:rx_count_1\, \GPS_UART:BUART:rx_count_0\),
		tc=>\GPS_UART:BUART:rx_count7_tc\);
\GPS_UART:BUART:sRX:RxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\GPS_UART:BUART:reset_reg\,
		clock=>\GPS_UART:BUART:clock_op\,
		status=>(Net_6, \GPS_UART:BUART:rx_status_5\, \GPS_UART:BUART:rx_status_4\, \GPS_UART:BUART:rx_status_3\,
			\GPS_UART:BUART:rx_status_2\, Net_6, Net_6),
		interrupt=>Net_1225);
GPS_Rx:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"22fa4049-d176-44aa-ab3a-68303b5f7b5e",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(Net_6),
		fb=>Net_1230,
		analog=>(open),
		io=>(tmpIO_0__GPS_Rx_net_0),
		siovref=>(tmpSIOVREF__GPS_Rx_net_0),
		annotation=>(open),
		in_clock=>Net_6,
		in_clock_en=>one,
		in_reset=>Net_6,
		out_clock=>Net_6,
		out_clock_en=>one,
		out_reset=>Net_6,
		interrupt=>tmpINTERRUPT_0__GPS_Rx_net_0);
GPS_Tx:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"f0be6db3-7ee1-40f4-9219-489db344b546",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_1218,
		fb=>(tmpFB_0__GPS_Tx_net_0),
		analog=>(open),
		io=>(tmpIO_0__GPS_Tx_net_0),
		siovref=>(tmpSIOVREF__GPS_Tx_net_0),
		annotation=>(open),
		in_clock=>Net_6,
		in_clock_en=>one,
		in_reset=>Net_6,
		out_clock=>Net_6,
		out_clock_en=>one,
		out_reset=>Net_6,
		interrupt=>tmpINTERRUPT_0__GPS_Tx_net_0);
GPS_Interrupt:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_1225);
\Debouncer_Left:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_1240,
		enable=>one,
		clock_out=>\Debouncer_Left:op_clk\);
\Debouncer_Right:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_1240,
		enable=>one,
		clock_out=>\Debouncer_Right:op_clk\);
Debouncer_Clock:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"88227d6b-60d4-49a5-9ba4-5d240a4f9228",
		source_clock_id=>"",
		divisor=>0,
		period=>"20000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_1240,
		dig_domain_out=>open);
\ESP07_UART:BUART:reset_reg\:cy_dff
	PORT MAP(d=>Net_6,
		clk=>\ESP07_UART:BUART:clock_op\,
		q=>\ESP07_UART:BUART:reset_reg\);
\ESP07_UART:BUART:txn\:cy_dff
	PORT MAP(d=>\ESP07_UART:BUART:txn\\D\,
		clk=>\ESP07_UART:BUART:clock_op\,
		q=>\ESP07_UART:BUART:txn\);
\ESP07_UART:BUART:tx_state_1\:cy_dff
	PORT MAP(d=>\ESP07_UART:BUART:tx_state_1\\D\,
		clk=>\ESP07_UART:BUART:clock_op\,
		q=>\ESP07_UART:BUART:tx_state_1\);
\ESP07_UART:BUART:tx_state_0\:cy_dff
	PORT MAP(d=>\ESP07_UART:BUART:tx_state_0\\D\,
		clk=>\ESP07_UART:BUART:clock_op\,
		q=>\ESP07_UART:BUART:tx_state_0\);
\ESP07_UART:BUART:tx_state_2\:cy_dff
	PORT MAP(d=>\ESP07_UART:BUART:tx_state_2\\D\,
		clk=>\ESP07_UART:BUART:clock_op\,
		q=>\ESP07_UART:BUART:tx_state_2\);
Net_4:cy_dff
	PORT MAP(d=>Net_6,
		clk=>\ESP07_UART:BUART:clock_op\,
		q=>Net_4);
\ESP07_UART:BUART:tx_bitclk\:cy_dff
	PORT MAP(d=>\ESP07_UART:BUART:tx_bitclk\\D\,
		clk=>\ESP07_UART:BUART:clock_op\,
		q=>\ESP07_UART:BUART:tx_bitclk\);
\ESP07_UART:BUART:tx_ctrl_mark_last\:cy_dff
	PORT MAP(d=>\ESP07_UART:BUART:tx_ctrl_mark_last\,
		clk=>\ESP07_UART:BUART:clock_op\,
		q=>\ESP07_UART:BUART:tx_ctrl_mark_last\);
\ESP07_UART:BUART:tx_mark\:cy_dff
	PORT MAP(d=>\ESP07_UART:BUART:tx_mark\\D\,
		clk=>\ESP07_UART:BUART:clock_op\,
		q=>\ESP07_UART:BUART:tx_mark\);
\ESP07_UART:BUART:tx_parity_bit\:cy_dff
	PORT MAP(d=>\ESP07_UART:BUART:tx_parity_bit\\D\,
		clk=>\ESP07_UART:BUART:clock_op\,
		q=>\ESP07_UART:BUART:tx_parity_bit\);
\ESP07_UART:BUART:rx_state_1\:cy_dff
	PORT MAP(d=>\ESP07_UART:BUART:rx_state_1\\D\,
		clk=>\ESP07_UART:BUART:clock_op\,
		q=>\ESP07_UART:BUART:rx_state_1\);
\ESP07_UART:BUART:rx_state_0\:cy_dff
	PORT MAP(d=>\ESP07_UART:BUART:rx_state_0\\D\,
		clk=>\ESP07_UART:BUART:clock_op\,
		q=>\ESP07_UART:BUART:rx_state_0\);
\ESP07_UART:BUART:rx_load_fifo\:cy_dff
	PORT MAP(d=>\ESP07_UART:BUART:rx_load_fifo\\D\,
		clk=>\ESP07_UART:BUART:clock_op\,
		q=>\ESP07_UART:BUART:rx_load_fifo\);
\ESP07_UART:BUART:rx_state_3\:cy_dff
	PORT MAP(d=>\ESP07_UART:BUART:rx_state_3\\D\,
		clk=>\ESP07_UART:BUART:clock_op\,
		q=>\ESP07_UART:BUART:rx_state_3\);
\ESP07_UART:BUART:rx_state_2\:cy_dff
	PORT MAP(d=>\ESP07_UART:BUART:rx_state_2\\D\,
		clk=>\ESP07_UART:BUART:clock_op\,
		q=>\ESP07_UART:BUART:rx_state_2\);
\ESP07_UART:BUART:rx_bitclk\:cy_dff
	PORT MAP(d=>\ESP07_UART:BUART:rx_bitclk_pre\,
		clk=>\ESP07_UART:BUART:clock_op\,
		q=>\ESP07_UART:BUART:rx_bitclk_enable\);
\ESP07_UART:BUART:rx_state_stop1_reg\:cy_dff
	PORT MAP(d=>\ESP07_UART:BUART:rx_state_stop1_reg\\D\,
		clk=>\ESP07_UART:BUART:clock_op\,
		q=>\ESP07_UART:BUART:rx_state_stop1_reg\);
\ESP07_UART:BUART:pollcount_1\:cy_dff
	PORT MAP(d=>\ESP07_UART:BUART:pollcount_1\\D\,
		clk=>\ESP07_UART:BUART:clock_op\,
		q=>MODIN1_1);
\ESP07_UART:BUART:pollcount_0\:cy_dff
	PORT MAP(d=>\ESP07_UART:BUART:pollcount_0\\D\,
		clk=>\ESP07_UART:BUART:clock_op\,
		q=>MODIN1_0);
\ESP07_UART:BUART:rx_markspace_status\:cy_dff
	PORT MAP(d=>Net_6,
		clk=>\ESP07_UART:BUART:clock_op\,
		q=>\ESP07_UART:BUART:rx_markspace_status\);
\ESP07_UART:BUART:rx_parity_error_status\:cy_dff
	PORT MAP(d=>Net_6,
		clk=>\ESP07_UART:BUART:clock_op\,
		q=>\ESP07_UART:BUART:rx_status_2\);
\ESP07_UART:BUART:rx_stop_bit_error\:cy_dff
	PORT MAP(d=>\ESP07_UART:BUART:rx_stop_bit_error\\D\,
		clk=>\ESP07_UART:BUART:clock_op\,
		q=>\ESP07_UART:BUART:rx_status_3\);
\ESP07_UART:BUART:rx_addr_match_status\:cy_dff
	PORT MAP(d=>Net_6,
		clk=>\ESP07_UART:BUART:clock_op\,
		q=>\ESP07_UART:BUART:rx_addr_match_status\);
\ESP07_UART:BUART:rx_markspace_pre\:cy_dff
	PORT MAP(d=>\ESP07_UART:BUART:rx_markspace_pre\,
		clk=>\ESP07_UART:BUART:clock_op\,
		q=>\ESP07_UART:BUART:rx_markspace_pre\);
\ESP07_UART:BUART:rx_parity_error_pre\:cy_dff
	PORT MAP(d=>\ESP07_UART:BUART:rx_parity_error_pre\,
		clk=>\ESP07_UART:BUART:clock_op\,
		q=>\ESP07_UART:BUART:rx_parity_error_pre\);
\ESP07_UART:BUART:rx_break_status\:cy_dff
	PORT MAP(d=>Net_6,
		clk=>\ESP07_UART:BUART:clock_op\,
		q=>\ESP07_UART:BUART:rx_break_status\);
\ESP07_UART:BUART:rx_address_detected\:cy_dff
	PORT MAP(d=>\ESP07_UART:BUART:rx_address_detected\\D\,
		clk=>\ESP07_UART:BUART:clock_op\,
		q=>\ESP07_UART:BUART:rx_address_detected\);
\ESP07_UART:BUART:rx_last\:cy_dff
	PORT MAP(d=>\ESP07_UART:BUART:rx_last\\D\,
		clk=>\ESP07_UART:BUART:clock_op\,
		q=>\ESP07_UART:BUART:rx_last\);
\ESP07_UART:BUART:rx_parity_bit\:cy_dff
	PORT MAP(d=>\ESP07_UART:BUART:rx_parity_bit\,
		clk=>\ESP07_UART:BUART:clock_op\,
		q=>\ESP07_UART:BUART:rx_parity_bit\);
\FT232_UART:BUART:reset_reg\:cy_dff
	PORT MAP(d=>Net_6,
		clk=>\FT232_UART:BUART:clock_op\,
		q=>\FT232_UART:BUART:reset_reg\);
\FT232_UART:BUART:txn\:cy_dff
	PORT MAP(d=>\FT232_UART:BUART:txn\\D\,
		clk=>\FT232_UART:BUART:clock_op\,
		q=>\FT232_UART:BUART:txn\);
\FT232_UART:BUART:tx_state_1\:cy_dff
	PORT MAP(d=>\FT232_UART:BUART:tx_state_1\\D\,
		clk=>\FT232_UART:BUART:clock_op\,
		q=>\FT232_UART:BUART:tx_state_1\);
\FT232_UART:BUART:tx_state_0\:cy_dff
	PORT MAP(d=>\FT232_UART:BUART:tx_state_0\\D\,
		clk=>\FT232_UART:BUART:clock_op\,
		q=>\FT232_UART:BUART:tx_state_0\);
\FT232_UART:BUART:tx_state_2\:cy_dff
	PORT MAP(d=>\FT232_UART:BUART:tx_state_2\\D\,
		clk=>\FT232_UART:BUART:clock_op\,
		q=>\FT232_UART:BUART:tx_state_2\);
Net_17:cy_dff
	PORT MAP(d=>Net_6,
		clk=>\FT232_UART:BUART:clock_op\,
		q=>Net_17);
\FT232_UART:BUART:tx_bitclk\:cy_dff
	PORT MAP(d=>\FT232_UART:BUART:tx_bitclk\\D\,
		clk=>\FT232_UART:BUART:clock_op\,
		q=>\FT232_UART:BUART:tx_bitclk\);
\FT232_UART:BUART:tx_ctrl_mark_last\:cy_dff
	PORT MAP(d=>\FT232_UART:BUART:tx_ctrl_mark_last\,
		clk=>\FT232_UART:BUART:clock_op\,
		q=>\FT232_UART:BUART:tx_ctrl_mark_last\);
\FT232_UART:BUART:tx_mark\:cy_dff
	PORT MAP(d=>\FT232_UART:BUART:tx_mark\\D\,
		clk=>\FT232_UART:BUART:clock_op\,
		q=>\FT232_UART:BUART:tx_mark\);
\FT232_UART:BUART:tx_parity_bit\:cy_dff
	PORT MAP(d=>\FT232_UART:BUART:tx_parity_bit\\D\,
		clk=>\FT232_UART:BUART:clock_op\,
		q=>\FT232_UART:BUART:tx_parity_bit\);
\FT232_UART:BUART:rx_state_1\:cy_dff
	PORT MAP(d=>\FT232_UART:BUART:rx_state_1\\D\,
		clk=>\FT232_UART:BUART:clock_op\,
		q=>\FT232_UART:BUART:rx_state_1\);
\FT232_UART:BUART:rx_state_0\:cy_dff
	PORT MAP(d=>\FT232_UART:BUART:rx_state_0\\D\,
		clk=>\FT232_UART:BUART:clock_op\,
		q=>\FT232_UART:BUART:rx_state_0\);
\FT232_UART:BUART:rx_load_fifo\:cy_dff
	PORT MAP(d=>\FT232_UART:BUART:rx_load_fifo\\D\,
		clk=>\FT232_UART:BUART:clock_op\,
		q=>\FT232_UART:BUART:rx_load_fifo\);
\FT232_UART:BUART:rx_state_3\:cy_dff
	PORT MAP(d=>\FT232_UART:BUART:rx_state_3\\D\,
		clk=>\FT232_UART:BUART:clock_op\,
		q=>\FT232_UART:BUART:rx_state_3\);
\FT232_UART:BUART:rx_state_2\:cy_dff
	PORT MAP(d=>\FT232_UART:BUART:rx_state_2\\D\,
		clk=>\FT232_UART:BUART:clock_op\,
		q=>\FT232_UART:BUART:rx_state_2\);
\FT232_UART:BUART:rx_bitclk\:cy_dff
	PORT MAP(d=>\FT232_UART:BUART:rx_bitclk_pre\,
		clk=>\FT232_UART:BUART:clock_op\,
		q=>\FT232_UART:BUART:rx_bitclk_enable\);
\FT232_UART:BUART:rx_state_stop1_reg\:cy_dff
	PORT MAP(d=>\FT232_UART:BUART:rx_state_stop1_reg\\D\,
		clk=>\FT232_UART:BUART:clock_op\,
		q=>\FT232_UART:BUART:rx_state_stop1_reg\);
\FT232_UART:BUART:pollcount_1\:cy_dff
	PORT MAP(d=>\FT232_UART:BUART:pollcount_1\\D\,
		clk=>\FT232_UART:BUART:clock_op\,
		q=>MODIN5_1);
\FT232_UART:BUART:pollcount_0\:cy_dff
	PORT MAP(d=>\FT232_UART:BUART:pollcount_0\\D\,
		clk=>\FT232_UART:BUART:clock_op\,
		q=>MODIN5_0);
\FT232_UART:BUART:rx_markspace_status\:cy_dff
	PORT MAP(d=>Net_6,
		clk=>\FT232_UART:BUART:clock_op\,
		q=>\FT232_UART:BUART:rx_markspace_status\);
\FT232_UART:BUART:rx_parity_error_status\:cy_dff
	PORT MAP(d=>Net_6,
		clk=>\FT232_UART:BUART:clock_op\,
		q=>\FT232_UART:BUART:rx_status_2\);
\FT232_UART:BUART:rx_stop_bit_error\:cy_dff
	PORT MAP(d=>\FT232_UART:BUART:rx_stop_bit_error\\D\,
		clk=>\FT232_UART:BUART:clock_op\,
		q=>\FT232_UART:BUART:rx_status_3\);
\FT232_UART:BUART:rx_addr_match_status\:cy_dff
	PORT MAP(d=>Net_6,
		clk=>\FT232_UART:BUART:clock_op\,
		q=>\FT232_UART:BUART:rx_addr_match_status\);
\FT232_UART:BUART:rx_markspace_pre\:cy_dff
	PORT MAP(d=>\FT232_UART:BUART:rx_markspace_pre\,
		clk=>\FT232_UART:BUART:clock_op\,
		q=>\FT232_UART:BUART:rx_markspace_pre\);
\FT232_UART:BUART:rx_parity_error_pre\:cy_dff
	PORT MAP(d=>\FT232_UART:BUART:rx_parity_error_pre\,
		clk=>\FT232_UART:BUART:clock_op\,
		q=>\FT232_UART:BUART:rx_parity_error_pre\);
\FT232_UART:BUART:rx_break_status\:cy_dff
	PORT MAP(d=>Net_6,
		clk=>\FT232_UART:BUART:clock_op\,
		q=>\FT232_UART:BUART:rx_break_status\);
\FT232_UART:BUART:rx_address_detected\:cy_dff
	PORT MAP(d=>\FT232_UART:BUART:rx_address_detected\\D\,
		clk=>\FT232_UART:BUART:clock_op\,
		q=>\FT232_UART:BUART:rx_address_detected\);
\FT232_UART:BUART:rx_last\:cy_dff
	PORT MAP(d=>\FT232_UART:BUART:rx_last\\D\,
		clk=>\FT232_UART:BUART:clock_op\,
		q=>\FT232_UART:BUART:rx_last\);
\FT232_UART:BUART:rx_parity_bit\:cy_dff
	PORT MAP(d=>\FT232_UART:BUART:rx_parity_bit\,
		clk=>\FT232_UART:BUART:clock_op\,
		q=>\FT232_UART:BUART:rx_parity_bit\);
\Timer_Channel_Left:TimerUDB:capture_last\:cy_dff
	PORT MAP(d=>Net_1114,
		clk=>\Timer_Channel_Left:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_Channel_Left:TimerUDB:capture_last\);
\Timer_Channel_Left:TimerUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\Timer_Channel_Left:TimerUDB:status_tc\,
		clk=>\Timer_Channel_Left:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_Channel_Left:TimerUDB:tc_reg_i\);
\Timer_Channel_Left:TimerUDB:hwEnable_reg\:cy_dff
	PORT MAP(d=>\Timer_Channel_Left:TimerUDB:control_7\,
		clk=>\Timer_Channel_Left:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_Channel_Left:TimerUDB:hwEnable_reg\);
\Timer_Channel_Left:TimerUDB:capture_out_reg_i\:cy_dff
	PORT MAP(d=>\Timer_Channel_Left:TimerUDB:capt_fifo_load\,
		clk=>\Timer_Channel_Left:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_Channel_Left:TimerUDB:capture_out_reg_i\);
\Timer_Channel_Left:TimerUDB:int_capt_count_1\:cy_dff
	PORT MAP(d=>\Timer_Channel_Left:TimerUDB:int_capt_count_1\\D\,
		clk=>\Timer_Channel_Left:TimerUDB:ClockOutFromEnBlock\,
		q=>MODIN9_1);
\Timer_Channel_Left:TimerUDB:int_capt_count_0\:cy_dff
	PORT MAP(d=>\Timer_Channel_Left:TimerUDB:int_capt_count_0\\D\,
		clk=>\Timer_Channel_Left:TimerUDB:ClockOutFromEnBlock\,
		q=>MODIN9_0);
\Timer_Channel_Left:TimerUDB:capt_int_temp\:cy_dff
	PORT MAP(d=>\Timer_Channel_Left:TimerUDB:capt_int_temp\\D\,
		clk=>\Timer_Channel_Left:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_Channel_Left:TimerUDB:capt_int_temp\);
\Timer_Channel_Right:TimerUDB:capture_last\:cy_dff
	PORT MAP(d=>Net_1126,
		clk=>\Timer_Channel_Right:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_Channel_Right:TimerUDB:capture_last\);
\Timer_Channel_Right:TimerUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\Timer_Channel_Right:TimerUDB:status_tc\,
		clk=>\Timer_Channel_Right:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_Channel_Right:TimerUDB:tc_reg_i\);
\Timer_Channel_Right:TimerUDB:hwEnable_reg\:cy_dff
	PORT MAP(d=>\Timer_Channel_Right:TimerUDB:control_7\,
		clk=>\Timer_Channel_Right:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_Channel_Right:TimerUDB:hwEnable_reg\);
\Timer_Channel_Right:TimerUDB:capture_out_reg_i\:cy_dff
	PORT MAP(d=>\Timer_Channel_Right:TimerUDB:capt_fifo_load\,
		clk=>\Timer_Channel_Right:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_Channel_Right:TimerUDB:capture_out_reg_i\);
\Timer_Channel_Right:TimerUDB:int_capt_count_1\:cy_dff
	PORT MAP(d=>\Timer_Channel_Right:TimerUDB:int_capt_count_1\\D\,
		clk=>\Timer_Channel_Right:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_Channel_Right:TimerUDB:int_capt_count_1\);
\Timer_Channel_Right:TimerUDB:int_capt_count_0\:cy_dff
	PORT MAP(d=>\Timer_Channel_Right:TimerUDB:int_capt_count_0\\D\,
		clk=>\Timer_Channel_Right:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_Channel_Right:TimerUDB:int_capt_count_0\);
\Timer_Channel_Right:TimerUDB:capt_int_temp\:cy_dff
	PORT MAP(d=>\Timer_Channel_Right:TimerUDB:capt_int_temp\\D\,
		clk=>\Timer_Channel_Right:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer_Channel_Right:TimerUDB:capt_int_temp\);
\Decoder_Left:Net_1251\:cy_dff
	PORT MAP(d=>\Decoder_Left:Net_1251\\D\,
		clk=>\Decoder_Left:bQuadDec:sync_clock\,
		q=>\Decoder_Left:Net_1251\);
\Decoder_Left:Cnt16:CounterUDB:prevCapture\:cy_dff
	PORT MAP(d=>Net_6,
		clk=>\Decoder_Left:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\Decoder_Left:Cnt16:CounterUDB:prevCapture\);
\Decoder_Left:Cnt16:CounterUDB:overflow_reg_i\:cy_dff
	PORT MAP(d=>\Decoder_Left:Cnt16:CounterUDB:overflow\,
		clk=>\Decoder_Left:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\Decoder_Left:Cnt16:CounterUDB:overflow_reg_i\);
\Decoder_Left:Cnt16:CounterUDB:underflow_reg_i\:cy_dff
	PORT MAP(d=>\Decoder_Left:Cnt16:CounterUDB:status_1\,
		clk=>\Decoder_Left:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\Decoder_Left:Cnt16:CounterUDB:underflow_reg_i\);
\Decoder_Left:Cnt16:CounterUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\Decoder_Left:Cnt16:CounterUDB:reload_tc\,
		clk=>\Decoder_Left:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\Decoder_Left:Net_1275\);
\Decoder_Left:Cnt16:CounterUDB:prevCompare\:cy_dff
	PORT MAP(d=>\Decoder_Left:Cnt16:CounterUDB:cmp_out_i\,
		clk=>\Decoder_Left:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\Decoder_Left:Cnt16:CounterUDB:prevCompare\);
\Decoder_Left:Cnt16:CounterUDB:cmp_out_reg_i\:cy_dff
	PORT MAP(d=>\Decoder_Left:Cnt16:CounterUDB:cmp_out_i\,
		clk=>\Decoder_Left:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\Decoder_Left:Net_1264\);
\Decoder_Left:Cnt16:CounterUDB:count_stored_i\:cy_dff
	PORT MAP(d=>\Decoder_Left:Net_1203\,
		clk=>\Decoder_Left:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\Decoder_Left:Cnt16:CounterUDB:count_stored_i\);
\Decoder_Left:Net_1203\:cy_dff
	PORT MAP(d=>\Decoder_Left:Net_1203\\D\,
		clk=>\Decoder_Left:bQuadDec:sync_clock\,
		q=>\Decoder_Left:Net_1203\);
\Decoder_Left:bQuadDec:quad_A_filt\:cy_dff
	PORT MAP(d=>\Decoder_Left:bQuadDec:quad_A_filt\\D\,
		clk=>\Decoder_Left:bQuadDec:sync_clock\,
		q=>\Decoder_Left:bQuadDec:quad_A_filt\);
\Decoder_Left:bQuadDec:quad_B_filt\:cy_dff
	PORT MAP(d=>\Decoder_Left:bQuadDec:quad_B_filt\\D\,
		clk=>\Decoder_Left:bQuadDec:sync_clock\,
		q=>\Decoder_Left:bQuadDec:quad_B_filt\);
\Decoder_Left:bQuadDec:state_2\:cy_dff
	PORT MAP(d=>\Decoder_Left:bQuadDec:state_2\\D\,
		clk=>\Decoder_Left:bQuadDec:sync_clock\,
		q=>\Decoder_Left:Net_1260\);
\Decoder_Left:bQuadDec:state_3\:cy_dff
	PORT MAP(d=>\Decoder_Left:bQuadDec:state_3\\D\,
		clk=>\Decoder_Left:bQuadDec:sync_clock\,
		q=>\Decoder_Left:bQuadDec:error\);
\Decoder_Left:bQuadDec:state_1\:cy_dff
	PORT MAP(d=>\Decoder_Left:bQuadDec:state_1\\D\,
		clk=>\Decoder_Left:bQuadDec:sync_clock\,
		q=>\Decoder_Left:bQuadDec:state_1\);
\Decoder_Left:bQuadDec:state_0\:cy_dff
	PORT MAP(d=>\Decoder_Left:bQuadDec:state_0\\D\,
		clk=>\Decoder_Left:bQuadDec:sync_clock\,
		q=>\Decoder_Left:bQuadDec:state_0\);
\Decoder_Right:Net_1251\:cy_dff
	PORT MAP(d=>\Decoder_Right:Net_1251\\D\,
		clk=>\Decoder_Right:bQuadDec:sync_clock\,
		q=>\Decoder_Right:Net_1251\);
\Decoder_Right:Cnt16:CounterUDB:prevCapture\:cy_dff
	PORT MAP(d=>Net_6,
		clk=>\Decoder_Right:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\Decoder_Right:Cnt16:CounterUDB:prevCapture\);
\Decoder_Right:Cnt16:CounterUDB:overflow_reg_i\:cy_dff
	PORT MAP(d=>\Decoder_Right:Cnt16:CounterUDB:overflow\,
		clk=>\Decoder_Right:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\Decoder_Right:Cnt16:CounterUDB:overflow_reg_i\);
\Decoder_Right:Cnt16:CounterUDB:underflow_reg_i\:cy_dff
	PORT MAP(d=>\Decoder_Right:Cnt16:CounterUDB:status_1\,
		clk=>\Decoder_Right:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\Decoder_Right:Cnt16:CounterUDB:underflow_reg_i\);
\Decoder_Right:Cnt16:CounterUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\Decoder_Right:Cnt16:CounterUDB:reload_tc\,
		clk=>\Decoder_Right:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\Decoder_Right:Net_1275\);
\Decoder_Right:Cnt16:CounterUDB:prevCompare\:cy_dff
	PORT MAP(d=>\Decoder_Right:Cnt16:CounterUDB:cmp_out_i\,
		clk=>\Decoder_Right:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\Decoder_Right:Cnt16:CounterUDB:prevCompare\);
\Decoder_Right:Cnt16:CounterUDB:cmp_out_reg_i\:cy_dff
	PORT MAP(d=>\Decoder_Right:Cnt16:CounterUDB:cmp_out_i\,
		clk=>\Decoder_Right:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\Decoder_Right:Net_1264\);
\Decoder_Right:Cnt16:CounterUDB:count_stored_i\:cy_dff
	PORT MAP(d=>\Decoder_Right:Net_1203\,
		clk=>\Decoder_Right:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\Decoder_Right:Cnt16:CounterUDB:count_stored_i\);
\Decoder_Right:Net_1203\:cy_dff
	PORT MAP(d=>\Decoder_Right:Net_1203\\D\,
		clk=>\Decoder_Right:bQuadDec:sync_clock\,
		q=>\Decoder_Right:Net_1203\);
\Decoder_Right:bQuadDec:quad_A_filt\:cy_dff
	PORT MAP(d=>\Decoder_Right:bQuadDec:quad_A_filt\\D\,
		clk=>\Decoder_Right:bQuadDec:sync_clock\,
		q=>\Decoder_Right:bQuadDec:quad_A_filt\);
\Decoder_Right:bQuadDec:quad_B_filt\:cy_dff
	PORT MAP(d=>\Decoder_Right:bQuadDec:quad_B_filt\\D\,
		clk=>\Decoder_Right:bQuadDec:sync_clock\,
		q=>\Decoder_Right:bQuadDec:quad_B_filt\);
\Decoder_Right:bQuadDec:state_2\:cy_dff
	PORT MAP(d=>\Decoder_Right:bQuadDec:state_2\\D\,
		clk=>\Decoder_Right:bQuadDec:sync_clock\,
		q=>\Decoder_Right:Net_1260\);
\Decoder_Right:bQuadDec:state_3\:cy_dff
	PORT MAP(d=>\Decoder_Right:bQuadDec:state_3\\D\,
		clk=>\Decoder_Right:bQuadDec:sync_clock\,
		q=>\Decoder_Right:bQuadDec:error\);
\Decoder_Right:bQuadDec:state_1\:cy_dff
	PORT MAP(d=>\Decoder_Right:bQuadDec:state_1\\D\,
		clk=>\Decoder_Right:bQuadDec:sync_clock\,
		q=>\Decoder_Right:bQuadDec:state_1\);
\Decoder_Right:bQuadDec:state_0\:cy_dff
	PORT MAP(d=>\Decoder_Right:bQuadDec:state_0\\D\,
		clk=>\Decoder_Right:bQuadDec:sync_clock\,
		q=>\Decoder_Right:bQuadDec:state_0\);
\GPS_UART:BUART:reset_reg\:cy_dff
	PORT MAP(d=>Net_6,
		clk=>\GPS_UART:BUART:clock_op\,
		q=>\GPS_UART:BUART:reset_reg\);
\GPS_UART:BUART:txn\:cy_dff
	PORT MAP(d=>\GPS_UART:BUART:txn\\D\,
		clk=>\GPS_UART:BUART:clock_op\,
		q=>\GPS_UART:BUART:txn\);
\GPS_UART:BUART:tx_state_1\:cy_dff
	PORT MAP(d=>\GPS_UART:BUART:tx_state_1\\D\,
		clk=>\GPS_UART:BUART:clock_op\,
		q=>\GPS_UART:BUART:tx_state_1\);
\GPS_UART:BUART:tx_state_0\:cy_dff
	PORT MAP(d=>\GPS_UART:BUART:tx_state_0\\D\,
		clk=>\GPS_UART:BUART:clock_op\,
		q=>\GPS_UART:BUART:tx_state_0\);
\GPS_UART:BUART:tx_state_2\:cy_dff
	PORT MAP(d=>\GPS_UART:BUART:tx_state_2\\D\,
		clk=>\GPS_UART:BUART:clock_op\,
		q=>\GPS_UART:BUART:tx_state_2\);
Net_1220:cy_dff
	PORT MAP(d=>Net_6,
		clk=>\GPS_UART:BUART:clock_op\,
		q=>Net_1220);
\GPS_UART:BUART:tx_bitclk\:cy_dff
	PORT MAP(d=>\GPS_UART:BUART:tx_bitclk\\D\,
		clk=>\GPS_UART:BUART:clock_op\,
		q=>\GPS_UART:BUART:tx_bitclk\);
\GPS_UART:BUART:tx_ctrl_mark_last\:cy_dff
	PORT MAP(d=>\GPS_UART:BUART:tx_ctrl_mark_last\,
		clk=>\GPS_UART:BUART:clock_op\,
		q=>\GPS_UART:BUART:tx_ctrl_mark_last\);
\GPS_UART:BUART:tx_mark\:cy_dff
	PORT MAP(d=>\GPS_UART:BUART:tx_mark\\D\,
		clk=>\GPS_UART:BUART:clock_op\,
		q=>\GPS_UART:BUART:tx_mark\);
\GPS_UART:BUART:tx_parity_bit\:cy_dff
	PORT MAP(d=>\GPS_UART:BUART:tx_parity_bit\\D\,
		clk=>\GPS_UART:BUART:clock_op\,
		q=>\GPS_UART:BUART:tx_parity_bit\);
\GPS_UART:BUART:rx_state_1\:cy_dff
	PORT MAP(d=>\GPS_UART:BUART:rx_state_1\\D\,
		clk=>\GPS_UART:BUART:clock_op\,
		q=>\GPS_UART:BUART:rx_state_1\);
\GPS_UART:BUART:rx_state_0\:cy_dff
	PORT MAP(d=>\GPS_UART:BUART:rx_state_0\\D\,
		clk=>\GPS_UART:BUART:clock_op\,
		q=>\GPS_UART:BUART:rx_state_0\);
\GPS_UART:BUART:rx_load_fifo\:cy_dff
	PORT MAP(d=>\GPS_UART:BUART:rx_load_fifo\\D\,
		clk=>\GPS_UART:BUART:clock_op\,
		q=>\GPS_UART:BUART:rx_load_fifo\);
\GPS_UART:BUART:rx_state_3\:cy_dff
	PORT MAP(d=>\GPS_UART:BUART:rx_state_3\\D\,
		clk=>\GPS_UART:BUART:clock_op\,
		q=>\GPS_UART:BUART:rx_state_3\);
\GPS_UART:BUART:rx_state_2\:cy_dff
	PORT MAP(d=>\GPS_UART:BUART:rx_state_2\\D\,
		clk=>\GPS_UART:BUART:clock_op\,
		q=>\GPS_UART:BUART:rx_state_2\);
\GPS_UART:BUART:rx_bitclk\:cy_dff
	PORT MAP(d=>\GPS_UART:BUART:rx_bitclk_pre\,
		clk=>\GPS_UART:BUART:clock_op\,
		q=>\GPS_UART:BUART:rx_bitclk_enable\);
\GPS_UART:BUART:rx_state_stop1_reg\:cy_dff
	PORT MAP(d=>\GPS_UART:BUART:rx_state_stop1_reg\\D\,
		clk=>\GPS_UART:BUART:clock_op\,
		q=>\GPS_UART:BUART:rx_state_stop1_reg\);
\GPS_UART:BUART:pollcount_1\:cy_dff
	PORT MAP(d=>\GPS_UART:BUART:pollcount_1\\D\,
		clk=>\GPS_UART:BUART:clock_op\,
		q=>\GPS_UART:BUART:pollcount_1\);
\GPS_UART:BUART:pollcount_0\:cy_dff
	PORT MAP(d=>\GPS_UART:BUART:pollcount_0\\D\,
		clk=>\GPS_UART:BUART:clock_op\,
		q=>\GPS_UART:BUART:pollcount_0\);
\GPS_UART:BUART:rx_markspace_status\:cy_dff
	PORT MAP(d=>Net_6,
		clk=>\GPS_UART:BUART:clock_op\,
		q=>\GPS_UART:BUART:rx_markspace_status\);
\GPS_UART:BUART:rx_parity_error_status\:cy_dff
	PORT MAP(d=>Net_6,
		clk=>\GPS_UART:BUART:clock_op\,
		q=>\GPS_UART:BUART:rx_status_2\);
\GPS_UART:BUART:rx_stop_bit_error\:cy_dff
	PORT MAP(d=>\GPS_UART:BUART:rx_stop_bit_error\\D\,
		clk=>\GPS_UART:BUART:clock_op\,
		q=>\GPS_UART:BUART:rx_status_3\);
\GPS_UART:BUART:rx_addr_match_status\:cy_dff
	PORT MAP(d=>Net_6,
		clk=>\GPS_UART:BUART:clock_op\,
		q=>\GPS_UART:BUART:rx_addr_match_status\);
\GPS_UART:BUART:rx_markspace_pre\:cy_dff
	PORT MAP(d=>\GPS_UART:BUART:rx_markspace_pre\,
		clk=>\GPS_UART:BUART:clock_op\,
		q=>\GPS_UART:BUART:rx_markspace_pre\);
\GPS_UART:BUART:rx_parity_error_pre\:cy_dff
	PORT MAP(d=>\GPS_UART:BUART:rx_parity_error_pre\,
		clk=>\GPS_UART:BUART:clock_op\,
		q=>\GPS_UART:BUART:rx_parity_error_pre\);
\GPS_UART:BUART:rx_break_status\:cy_dff
	PORT MAP(d=>Net_6,
		clk=>\GPS_UART:BUART:clock_op\,
		q=>\GPS_UART:BUART:rx_break_status\);
\GPS_UART:BUART:rx_address_detected\:cy_dff
	PORT MAP(d=>\GPS_UART:BUART:rx_address_detected\\D\,
		clk=>\GPS_UART:BUART:clock_op\,
		q=>\GPS_UART:BUART:rx_address_detected\);
\GPS_UART:BUART:rx_last\:cy_dff
	PORT MAP(d=>\GPS_UART:BUART:rx_last\\D\,
		clk=>\GPS_UART:BUART:clock_op\,
		q=>\GPS_UART:BUART:rx_last\);
\GPS_UART:BUART:rx_parity_bit\:cy_dff
	PORT MAP(d=>\GPS_UART:BUART:rx_parity_bit\,
		clk=>\GPS_UART:BUART:clock_op\,
		q=>\GPS_UART:BUART:rx_parity_bit\);
\Debouncer_Left:DEBOUNCER[0]:d_sync_0\:cy_dff
	PORT MAP(d=>Net_1239,
		clk=>\Debouncer_Left:op_clk\,
		q=>Net_1114);
\Debouncer_Left:DEBOUNCER[0]:d_sync_1\:cy_dff
	PORT MAP(d=>Net_1114,
		clk=>\Debouncer_Left:op_clk\,
		q=>\Debouncer_Left:DEBOUNCER[0]:d_sync_1\);
Net_1244:cy_dff
	PORT MAP(d=>Net_6,
		clk=>\Debouncer_Left:op_clk\,
		q=>Net_1244);
Net_1242:cy_dff
	PORT MAP(d=>Net_6,
		clk=>\Debouncer_Left:op_clk\,
		q=>Net_1242);
Net_1243:cy_dff
	PORT MAP(d=>Net_6,
		clk=>\Debouncer_Left:op_clk\,
		q=>Net_1243);
\Debouncer_Right:DEBOUNCER[0]:d_sync_0\:cy_dff
	PORT MAP(d=>Net_1247,
		clk=>\Debouncer_Right:op_clk\,
		q=>Net_1126);
\Debouncer_Right:DEBOUNCER[0]:d_sync_1\:cy_dff
	PORT MAP(d=>Net_1126,
		clk=>\Debouncer_Right:op_clk\,
		q=>\Debouncer_Right:DEBOUNCER[0]:d_sync_1\);
Net_1252:cy_dff
	PORT MAP(d=>Net_6,
		clk=>\Debouncer_Right:op_clk\,
		q=>Net_1252);
Net_1250:cy_dff
	PORT MAP(d=>Net_6,
		clk=>\Debouncer_Right:op_clk\,
		q=>Net_1250);
Net_1251:cy_dff
	PORT MAP(d=>Net_6,
		clk=>\Debouncer_Right:op_clk\,
		q=>Net_1251);

END R_T_L;
