Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu Oct 26 20:50:54 2017
| Host         : LogOut-AsusPro running 64-bit major release  (build 9200)
| Command      : report_methodology -file Test_wrapper_methodology_drc_routed.rpt -rpx Test_wrapper_methodology_drc_routed.rpx
| Design       : Test_wrapper
| Device       : xc7z010clg400-1
| Speed File   : -1
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 122
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-16 | Warning  | Large setup violation         | 114        |
| TIMING-18 | Warning  | Missing input or output delay | 8          |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -1.013 ns between Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C (clocked by clk_fpga_0) and Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -1.014 ns between Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C (clocked by clk_fpga_0) and Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -1.017 ns between Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C (clocked by clk_fpga_0) and Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[15]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -1.018 ns between Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C (clocked by clk_fpga_0) and Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -1.019 ns between Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C (clocked by clk_fpga_0) and Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -1.022 ns between Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C (clocked by clk_fpga_0) and Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[10]__0/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -1.022 ns between Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C (clocked by clk_fpga_0) and Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[12]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -1.024 ns between Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C (clocked by clk_fpga_0) and Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[16]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -1.031 ns between Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C (clocked by clk_fpga_0) and Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -1.032 ns between Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C (clocked by clk_fpga_0) and Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -1.035 ns between Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C (clocked by clk_fpga_0) and Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[14]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -1.044 ns between Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C (clocked by clk_fpga_0) and Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -1.045 ns between Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C (clocked by clk_fpga_0) and Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -1.048 ns between Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C (clocked by clk_fpga_0) and Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[13]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -1.155 ns between Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C (clocked by clk_fpga_0) and Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -1.177 ns between Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C (clocked by clk_fpga_0) and Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[11]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -1.190 ns between Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C (clocked by clk_fpga_0) and Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[10]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -1.239 ns between Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C (clocked by clk_fpga_0) and Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[9]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -1.493 ns between Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C (clocked by clk_fpga_0) and Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg__0/PCIN[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -1.493 ns between Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C (clocked by clk_fpga_0) and Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg__0/PCIN[10] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -1.493 ns between Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C (clocked by clk_fpga_0) and Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg__0/PCIN[11] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -1.493 ns between Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C (clocked by clk_fpga_0) and Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg__0/PCIN[12] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -1.493 ns between Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C (clocked by clk_fpga_0) and Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg__0/PCIN[13] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -1.493 ns between Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C (clocked by clk_fpga_0) and Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg__0/PCIN[14] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -1.493 ns between Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C (clocked by clk_fpga_0) and Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg__0/PCIN[15] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -1.493 ns between Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C (clocked by clk_fpga_0) and Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg__0/PCIN[16] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
There is a large setup violation of -1.493 ns between Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C (clocked by clk_fpga_0) and Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg__0/PCIN[17] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#28 Warning
Large setup violation  
There is a large setup violation of -1.493 ns between Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C (clocked by clk_fpga_0) and Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg__0/PCIN[18] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#29 Warning
Large setup violation  
There is a large setup violation of -1.493 ns between Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C (clocked by clk_fpga_0) and Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg__0/PCIN[19] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#30 Warning
Large setup violation  
There is a large setup violation of -1.493 ns between Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C (clocked by clk_fpga_0) and Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg__0/PCIN[1] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#31 Warning
Large setup violation  
There is a large setup violation of -1.493 ns between Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C (clocked by clk_fpga_0) and Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg__0/PCIN[20] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#32 Warning
Large setup violation  
There is a large setup violation of -1.493 ns between Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C (clocked by clk_fpga_0) and Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg__0/PCIN[21] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#33 Warning
Large setup violation  
There is a large setup violation of -1.493 ns between Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C (clocked by clk_fpga_0) and Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg__0/PCIN[22] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#34 Warning
Large setup violation  
There is a large setup violation of -1.493 ns between Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C (clocked by clk_fpga_0) and Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg__0/PCIN[23] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#35 Warning
Large setup violation  
There is a large setup violation of -1.493 ns between Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C (clocked by clk_fpga_0) and Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg__0/PCIN[24] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#36 Warning
Large setup violation  
There is a large setup violation of -1.493 ns between Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C (clocked by clk_fpga_0) and Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg__0/PCIN[25] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#37 Warning
Large setup violation  
There is a large setup violation of -1.493 ns between Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C (clocked by clk_fpga_0) and Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg__0/PCIN[26] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#38 Warning
Large setup violation  
There is a large setup violation of -1.493 ns between Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C (clocked by clk_fpga_0) and Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg__0/PCIN[27] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#39 Warning
Large setup violation  
There is a large setup violation of -1.493 ns between Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C (clocked by clk_fpga_0) and Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg__0/PCIN[28] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#40 Warning
Large setup violation  
There is a large setup violation of -1.493 ns between Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C (clocked by clk_fpga_0) and Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg__0/PCIN[29] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#41 Warning
Large setup violation  
There is a large setup violation of -1.493 ns between Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C (clocked by clk_fpga_0) and Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg__0/PCIN[2] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#42 Warning
Large setup violation  
There is a large setup violation of -1.493 ns between Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C (clocked by clk_fpga_0) and Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg__0/PCIN[30] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#43 Warning
Large setup violation  
There is a large setup violation of -1.493 ns between Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C (clocked by clk_fpga_0) and Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg__0/PCIN[31] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#44 Warning
Large setup violation  
There is a large setup violation of -1.493 ns between Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C (clocked by clk_fpga_0) and Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg__0/PCIN[32] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#45 Warning
Large setup violation  
There is a large setup violation of -1.493 ns between Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C (clocked by clk_fpga_0) and Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg__0/PCIN[33] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#46 Warning
Large setup violation  
There is a large setup violation of -1.493 ns between Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C (clocked by clk_fpga_0) and Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg__0/PCIN[34] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#47 Warning
Large setup violation  
There is a large setup violation of -1.493 ns between Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C (clocked by clk_fpga_0) and Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg__0/PCIN[35] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#48 Warning
Large setup violation  
There is a large setup violation of -1.493 ns between Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C (clocked by clk_fpga_0) and Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg__0/PCIN[36] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#49 Warning
Large setup violation  
There is a large setup violation of -1.493 ns between Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C (clocked by clk_fpga_0) and Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg__0/PCIN[37] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#50 Warning
Large setup violation  
There is a large setup violation of -1.493 ns between Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C (clocked by clk_fpga_0) and Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg__0/PCIN[38] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#51 Warning
Large setup violation  
There is a large setup violation of -1.493 ns between Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C (clocked by clk_fpga_0) and Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg__0/PCIN[39] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#52 Warning
Large setup violation  
There is a large setup violation of -1.493 ns between Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C (clocked by clk_fpga_0) and Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg__0/PCIN[3] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#53 Warning
Large setup violation  
There is a large setup violation of -1.493 ns between Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C (clocked by clk_fpga_0) and Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg__0/PCIN[40] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#54 Warning
Large setup violation  
There is a large setup violation of -1.493 ns between Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C (clocked by clk_fpga_0) and Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg__0/PCIN[41] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#55 Warning
Large setup violation  
There is a large setup violation of -1.493 ns between Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C (clocked by clk_fpga_0) and Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg__0/PCIN[42] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#56 Warning
Large setup violation  
There is a large setup violation of -1.493 ns between Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C (clocked by clk_fpga_0) and Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg__0/PCIN[43] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#57 Warning
Large setup violation  
There is a large setup violation of -1.493 ns between Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C (clocked by clk_fpga_0) and Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg__0/PCIN[44] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#58 Warning
Large setup violation  
There is a large setup violation of -1.493 ns between Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C (clocked by clk_fpga_0) and Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg__0/PCIN[45] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#59 Warning
Large setup violation  
There is a large setup violation of -1.493 ns between Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C (clocked by clk_fpga_0) and Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg__0/PCIN[46] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#60 Warning
Large setup violation  
There is a large setup violation of -1.493 ns between Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C (clocked by clk_fpga_0) and Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg__0/PCIN[47] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#61 Warning
Large setup violation  
There is a large setup violation of -1.493 ns between Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C (clocked by clk_fpga_0) and Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg__0/PCIN[4] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#62 Warning
Large setup violation  
There is a large setup violation of -1.493 ns between Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C (clocked by clk_fpga_0) and Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg__0/PCIN[5] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#63 Warning
Large setup violation  
There is a large setup violation of -1.493 ns between Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C (clocked by clk_fpga_0) and Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg__0/PCIN[6] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#64 Warning
Large setup violation  
There is a large setup violation of -1.493 ns between Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C (clocked by clk_fpga_0) and Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg__0/PCIN[7] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#65 Warning
Large setup violation  
There is a large setup violation of -1.493 ns between Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C (clocked by clk_fpga_0) and Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg__0/PCIN[8] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#66 Warning
Large setup violation  
There is a large setup violation of -1.493 ns between Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C (clocked by clk_fpga_0) and Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg__0/PCIN[9] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#67 Warning
Large setup violation  
There is a large setup violation of -1.706 ns between Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C (clocked by clk_fpga_0) and Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg/PCIN[0] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#68 Warning
Large setup violation  
There is a large setup violation of -1.706 ns between Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C (clocked by clk_fpga_0) and Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg/PCIN[10] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#69 Warning
Large setup violation  
There is a large setup violation of -1.706 ns between Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C (clocked by clk_fpga_0) and Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg/PCIN[11] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#70 Warning
Large setup violation  
There is a large setup violation of -1.706 ns between Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C (clocked by clk_fpga_0) and Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg/PCIN[12] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#71 Warning
Large setup violation  
There is a large setup violation of -1.706 ns between Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C (clocked by clk_fpga_0) and Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg/PCIN[13] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#72 Warning
Large setup violation  
There is a large setup violation of -1.706 ns between Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C (clocked by clk_fpga_0) and Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg/PCIN[14] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#73 Warning
Large setup violation  
There is a large setup violation of -1.706 ns between Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C (clocked by clk_fpga_0) and Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg/PCIN[15] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#74 Warning
Large setup violation  
There is a large setup violation of -1.706 ns between Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C (clocked by clk_fpga_0) and Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg/PCIN[16] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#75 Warning
Large setup violation  
There is a large setup violation of -1.706 ns between Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C (clocked by clk_fpga_0) and Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg/PCIN[17] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#76 Warning
Large setup violation  
There is a large setup violation of -1.706 ns between Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C (clocked by clk_fpga_0) and Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg/PCIN[18] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#77 Warning
Large setup violation  
There is a large setup violation of -1.706 ns between Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C (clocked by clk_fpga_0) and Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg/PCIN[19] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#78 Warning
Large setup violation  
There is a large setup violation of -1.706 ns between Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C (clocked by clk_fpga_0) and Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg/PCIN[1] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#79 Warning
Large setup violation  
There is a large setup violation of -1.706 ns between Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C (clocked by clk_fpga_0) and Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg/PCIN[20] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#80 Warning
Large setup violation  
There is a large setup violation of -1.706 ns between Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C (clocked by clk_fpga_0) and Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg/PCIN[21] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#81 Warning
Large setup violation  
There is a large setup violation of -1.706 ns between Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C (clocked by clk_fpga_0) and Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg/PCIN[22] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#82 Warning
Large setup violation  
There is a large setup violation of -1.706 ns between Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C (clocked by clk_fpga_0) and Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg/PCIN[23] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#83 Warning
Large setup violation  
There is a large setup violation of -1.706 ns between Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C (clocked by clk_fpga_0) and Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg/PCIN[24] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#84 Warning
Large setup violation  
There is a large setup violation of -1.706 ns between Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C (clocked by clk_fpga_0) and Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg/PCIN[25] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#85 Warning
Large setup violation  
There is a large setup violation of -1.706 ns between Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C (clocked by clk_fpga_0) and Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg/PCIN[26] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#86 Warning
Large setup violation  
There is a large setup violation of -1.706 ns between Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C (clocked by clk_fpga_0) and Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg/PCIN[27] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#87 Warning
Large setup violation  
There is a large setup violation of -1.706 ns between Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C (clocked by clk_fpga_0) and Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg/PCIN[28] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#88 Warning
Large setup violation  
There is a large setup violation of -1.706 ns between Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C (clocked by clk_fpga_0) and Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg/PCIN[29] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#89 Warning
Large setup violation  
There is a large setup violation of -1.706 ns between Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C (clocked by clk_fpga_0) and Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg/PCIN[2] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#90 Warning
Large setup violation  
There is a large setup violation of -1.706 ns between Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C (clocked by clk_fpga_0) and Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg/PCIN[30] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#91 Warning
Large setup violation  
There is a large setup violation of -1.706 ns between Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C (clocked by clk_fpga_0) and Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg/PCIN[31] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#92 Warning
Large setup violation  
There is a large setup violation of -1.706 ns between Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C (clocked by clk_fpga_0) and Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg/PCIN[32] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#93 Warning
Large setup violation  
There is a large setup violation of -1.706 ns between Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C (clocked by clk_fpga_0) and Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg/PCIN[33] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#94 Warning
Large setup violation  
There is a large setup violation of -1.706 ns between Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C (clocked by clk_fpga_0) and Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg/PCIN[34] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#95 Warning
Large setup violation  
There is a large setup violation of -1.706 ns between Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C (clocked by clk_fpga_0) and Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg/PCIN[35] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#96 Warning
Large setup violation  
There is a large setup violation of -1.706 ns between Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C (clocked by clk_fpga_0) and Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg/PCIN[36] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#97 Warning
Large setup violation  
There is a large setup violation of -1.706 ns between Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C (clocked by clk_fpga_0) and Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg/PCIN[37] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#98 Warning
Large setup violation  
There is a large setup violation of -1.706 ns between Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C (clocked by clk_fpga_0) and Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg/PCIN[38] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#99 Warning
Large setup violation  
There is a large setup violation of -1.706 ns between Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C (clocked by clk_fpga_0) and Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg/PCIN[39] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#100 Warning
Large setup violation  
There is a large setup violation of -1.706 ns between Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C (clocked by clk_fpga_0) and Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg/PCIN[3] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#101 Warning
Large setup violation  
There is a large setup violation of -1.706 ns between Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C (clocked by clk_fpga_0) and Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg/PCIN[40] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#102 Warning
Large setup violation  
There is a large setup violation of -1.706 ns between Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C (clocked by clk_fpga_0) and Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg/PCIN[41] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#103 Warning
Large setup violation  
There is a large setup violation of -1.706 ns between Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C (clocked by clk_fpga_0) and Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg/PCIN[42] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#104 Warning
Large setup violation  
There is a large setup violation of -1.706 ns between Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C (clocked by clk_fpga_0) and Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg/PCIN[43] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#105 Warning
Large setup violation  
There is a large setup violation of -1.706 ns between Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C (clocked by clk_fpga_0) and Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg/PCIN[44] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#106 Warning
Large setup violation  
There is a large setup violation of -1.706 ns between Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C (clocked by clk_fpga_0) and Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg/PCIN[45] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#107 Warning
Large setup violation  
There is a large setup violation of -1.706 ns between Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C (clocked by clk_fpga_0) and Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg/PCIN[46] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#108 Warning
Large setup violation  
There is a large setup violation of -1.706 ns between Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C (clocked by clk_fpga_0) and Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg/PCIN[47] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#109 Warning
Large setup violation  
There is a large setup violation of -1.706 ns between Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C (clocked by clk_fpga_0) and Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg/PCIN[4] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#110 Warning
Large setup violation  
There is a large setup violation of -1.706 ns between Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C (clocked by clk_fpga_0) and Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg/PCIN[5] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#111 Warning
Large setup violation  
There is a large setup violation of -1.706 ns between Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C (clocked by clk_fpga_0) and Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg/PCIN[6] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#112 Warning
Large setup violation  
There is a large setup violation of -1.706 ns between Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C (clocked by clk_fpga_0) and Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg/PCIN[7] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#113 Warning
Large setup violation  
There is a large setup violation of -1.706 ns between Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C (clocked by clk_fpga_0) and Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg/PCIN[8] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#114 Warning
Large setup violation  
There is a large setup violation of -1.706 ns between Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg12_reg[0]/C (clocked by clk_fpga_0) and Test_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg/PCIN[9] (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on btns_4bits_tri_i[0] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on btns_4bits_tri_i[1] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on btns_4bits_tri_i[2] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on btns_4bits_tri_i[3] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on leds_4bits_tri_io[0] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on leds_4bits_tri_io[1] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on leds_4bits_tri_io[2] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on leds_4bits_tri_io[3] relative to clock(s) clk_fpga_0 
Related violations: <none>


