<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="sdram_vhd_134.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_sdrm_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_sdrm_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="test_sdrm_isim_beh.wdb"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1553274122" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1553274122">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1553274122" xil_pn:in_ck="-2222975982414999676" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1553274122">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="brst_cntr.vhd"/>
      <outfile xil_pn:name="cslt_cntr.vhd"/>
      <outfile xil_pn:name="ihdlutil.vhd"/>
      <outfile xil_pn:name="ki_cntr.vhd"/>
      <outfile xil_pn:name="micron/io_utils.vhd"/>
      <outfile xil_pn:name="micron/mt48lc1m16a1-8a.vhd"/>
      <outfile xil_pn:name="micron/mti_pkg.vhd"/>
      <outfile xil_pn:name="micron/stdlogar.vhd"/>
      <outfile xil_pn:name="micron/util1164.vhd"/>
      <outfile xil_pn:name="micron/vec_gen.vhd"/>
      <outfile xil_pn:name="rcd_cntr.vhd"/>
      <outfile xil_pn:name="ref_cntr.vhd"/>
      <outfile xil_pn:name="sdrm.vhd"/>
      <outfile xil_pn:name="sdrm_t.vhd"/>
      <outfile xil_pn:name="sdrm_tb.vhd"/>
      <outfile xil_pn:name="sdrmc_state.vhd"/>
      <outfile xil_pn:name="sys_int.vhd"/>
      <outfile xil_pn:name="vrlgutil.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1553274122" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="3368019137277304525" xil_pn:start_ts="1553274122">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1553274122" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-5134500400734853543" xil_pn:start_ts="1553274122">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1553274122" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-8950201402770452011" xil_pn:start_ts="1553274122">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1553274122" xil_pn:in_ck="-2222975982414999676" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1553274122">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="brst_cntr.vhd"/>
      <outfile xil_pn:name="cslt_cntr.vhd"/>
      <outfile xil_pn:name="ihdlutil.vhd"/>
      <outfile xil_pn:name="ki_cntr.vhd"/>
      <outfile xil_pn:name="micron/io_utils.vhd"/>
      <outfile xil_pn:name="micron/mt48lc1m16a1-8a.vhd"/>
      <outfile xil_pn:name="micron/mti_pkg.vhd"/>
      <outfile xil_pn:name="micron/stdlogar.vhd"/>
      <outfile xil_pn:name="micron/util1164.vhd"/>
      <outfile xil_pn:name="micron/vec_gen.vhd"/>
      <outfile xil_pn:name="rcd_cntr.vhd"/>
      <outfile xil_pn:name="ref_cntr.vhd"/>
      <outfile xil_pn:name="sdrm.vhd"/>
      <outfile xil_pn:name="sdrm_t.vhd"/>
      <outfile xil_pn:name="sdrm_tb.vhd"/>
      <outfile xil_pn:name="sdrmc_state.vhd"/>
      <outfile xil_pn:name="sys_int.vhd"/>
      <outfile xil_pn:name="vrlgutil.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1553274129" xil_pn:in_ck="-2222975982414999676" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="2302702027263026495" xil_pn:start_ts="1553274122">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="test_sdrm_beh.prj"/>
      <outfile xil_pn:name="test_sdrm_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1553274129" xil_pn:in_ck="-1522623602454278396" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-4496756214235403920" xil_pn:start_ts="1553274129">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="test_sdrm_isim_beh.wdb"/>
    </transform>
  </transforms>

</generated_project>
