#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu Feb 23 11:55:15 2023
# Process ID: 37948
# Current directory: C:/Users/steph/Desktop/HLS4ML_NeutDetector/tools/xilinx/Neutrino12/Neutrino12.runs/synth_1
# Command line: vivado.exe -log myproject.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source myproject.tcl
# Log file: C:/Users/steph/Desktop/HLS4ML_NeutDetector/tools/xilinx/Neutrino12/Neutrino12.runs/synth_1/myproject.vds
# Journal file: C:/Users/steph/Desktop/HLS4ML_NeutDetector/tools/xilinx/Neutrino12/Neutrino12.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source myproject.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1032.762 ; gain = 0.000
Command: synth_design -top myproject -part xc7vx690tffg1761-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Device 21-403] Loading part xc7vx690tffg1761-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 25228
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 1365.414 ; gain = 332.652
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'myproject' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/myproject.v:12]
INFO: [Synth 8-6157] synthesizing module 'Block_proc' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/Block_proc.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'Block_proc' (1#1) [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/Block_proc.v:10]
INFO: [Synth 8-6157] synthesizing module 'conv_1d_cl_array_array_ap_fixed_16u_config2_s' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/conv_1d_cl_array_array_ap_fixed_16u_config2_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 6'b000001 
	Parameter ap_ST_fsm_state2 bound to: 6'b000010 
	Parameter ap_ST_fsm_state3 bound to: 6'b000100 
	Parameter ap_ST_fsm_state4 bound to: 6'b001000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 6'b010000 
	Parameter ap_ST_fsm_state11 bound to: 6'b100000 
INFO: [Synth 8-6157] synthesizing module 'conv_1d_cl_array_array_ap_fixed_16u_config2_s_outidx' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/conv_1d_cl_array_array_ap_fixed_16u_config2_s_outidx.v:39]
	Parameter DataWidth bound to: 2 - type: integer 
	Parameter AddressRange bound to: 12 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_1d_cl_array_array_ap_fixed_16u_config2_s_outidx_rom' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/conv_1d_cl_array_array_ap_fixed_16u_config2_s_outidx.v:6]
	Parameter DWIDTH bound to: 2 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 12 - type: integer 
INFO: [Synth 8-3876] $readmem data file './conv_1d_cl_array_array_ap_fixed_16u_config2_s_outidx_rom.dat' is read successfully [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/conv_1d_cl_array_array_ap_fixed_16u_config2_s_outidx.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conv_1d_cl_array_array_ap_fixed_16u_config2_s_outidx_rom' (2#1) [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/conv_1d_cl_array_array_ap_fixed_16u_config2_s_outidx.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv_1d_cl_array_array_ap_fixed_16u_config2_s_outidx' (3#1) [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/conv_1d_cl_array_array_ap_fixed_16u_config2_s_outidx.v:39]
INFO: [Synth 8-6157] synthesizing module 'conv_1d_cl_array_array_ap_fixed_16u_config2_s_w2_V' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/conv_1d_cl_array_array_ap_fixed_16u_config2_s_w2_V.v:39]
	Parameter DataWidth bound to: 58 - type: integer 
	Parameter AddressRange bound to: 12 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_1d_cl_array_array_ap_fixed_16u_config2_s_w2_V_rom' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/conv_1d_cl_array_array_ap_fixed_16u_config2_s_w2_V.v:6]
	Parameter DWIDTH bound to: 58 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 12 - type: integer 
INFO: [Synth 8-3876] $readmem data file './conv_1d_cl_array_array_ap_fixed_16u_config2_s_w2_V_rom.dat' is read successfully [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/conv_1d_cl_array_array_ap_fixed_16u_config2_s_w2_V.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conv_1d_cl_array_array_ap_fixed_16u_config2_s_w2_V_rom' (4#1) [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/conv_1d_cl_array_array_ap_fixed_16u_config2_s_w2_V.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv_1d_cl_array_array_ap_fixed_16u_config2_s_w2_V' (5#1) [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/conv_1d_cl_array_array_ap_fixed_16u_config2_s_w2_V.v:39]
INFO: [Synth 8-6157] synthesizing module 'myproject_mux_83_3_1_1' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/myproject_mux_83_3_1_1.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 3 - type: integer 
	Parameter din1_WIDTH bound to: 3 - type: integer 
	Parameter din2_WIDTH bound to: 3 - type: integer 
	Parameter din3_WIDTH bound to: 3 - type: integer 
	Parameter din4_WIDTH bound to: 3 - type: integer 
	Parameter din5_WIDTH bound to: 3 - type: integer 
	Parameter din6_WIDTH bound to: 3 - type: integer 
	Parameter din7_WIDTH bound to: 3 - type: integer 
	Parameter din8_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'myproject_mux_83_3_1_1' (6#1) [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/myproject_mux_83_3_1_1.v:8]
INFO: [Synth 8-6157] synthesizing module 'myproject_mux_32_16_1_1' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/myproject_mux_32_16_1_1.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'myproject_mux_32_16_1_1' (7#1) [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/myproject_mux_32_16_1_1.v:8]
INFO: [Synth 8-6157] synthesizing module 'myproject_mux_42_16_1_1' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/myproject_mux_42_16_1_1.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'myproject_mux_42_16_1_1' (8#1) [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/myproject_mux_42_16_1_1.v:8]
INFO: [Synth 8-6157] synthesizing module 'myproject_mux_164_16_1_1' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/myproject_mux_164_16_1_1.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'myproject_mux_164_16_1_1' (9#1) [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/myproject_mux_164_16_1_1.v:8]
INFO: [Synth 8-6157] synthesizing module 'myproject_mul_mul_16s_16s_26_3_1' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:29]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'myproject_mul_mul_16s_16s_26_3_1_DSP48_0' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'myproject_mul_mul_16s_16s_26_3_1_DSP48_0' (10#1) [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'myproject_mul_mul_16s_16s_26_3_1' (11#1) [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:29]
INFO: [Synth 8-6157] synthesizing module 'myproject_mul_mul_16s_10s_26_3_1' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_10s_26_3_1.v:29]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'myproject_mul_mul_16s_10s_26_3_1_DSP48_1' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_10s_26_3_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'myproject_mul_mul_16s_10s_26_3_1_DSP48_1' (12#1) [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_10s_26_3_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'myproject_mul_mul_16s_10s_26_3_1' (13#1) [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_10s_26_3_1.v:29]
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d99_A' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/fifo_w16_d99_A.v:8]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 7 - type: integer 
	Parameter DEPTH bound to: 99 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d99_A' (14#1) [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/fifo_w16_d99_A.v:8]
INFO: [Synth 8-6157] synthesizing module 'regslice_both' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/regslice_core.v:8]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter W bound to: 17 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ibuf' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/regslice_core.v:372]
	Parameter W bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ibuf' (15#1) [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/regslice_core.v:372]
INFO: [Synth 8-6157] synthesizing module 'obuf' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/regslice_core.v:402]
	Parameter W bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'obuf' (16#1) [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/regslice_core.v:402]
INFO: [Synth 8-6155] done synthesizing module 'regslice_both' (17#1) [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/regslice_core.v:8]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/conv_1d_cl_array_array_ap_fixed_16u_config2_s.v:1951]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/conv_1d_cl_array_array_ap_fixed_16u_config2_s.v:1989]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/conv_1d_cl_array_array_ap_fixed_16u_config2_s.v:1991]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/conv_1d_cl_array_array_ap_fixed_16u_config2_s.v:1993]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/conv_1d_cl_array_array_ap_fixed_16u_config2_s.v:1995]
INFO: [Synth 8-6155] done synthesizing module 'conv_1d_cl_array_array_ap_fixed_16u_config2_s' (18#1) [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/conv_1d_cl_array_array_ap_fixed_16u_config2_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'relu_array_array_ap_fixed_16u_relu_config3_s' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/relu_array_array_ap_fixed_16u_relu_config3_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state5 bound to: 3'b100 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/relu_array_array_ap_fixed_16u_relu_config3_s.v:1182]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/relu_array_array_ap_fixed_16u_relu_config3_s.v:1184]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/relu_array_array_ap_fixed_16u_relu_config3_s.v:1186]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/relu_array_array_ap_fixed_16u_relu_config3_s.v:1188]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/relu_array_array_ap_fixed_16u_relu_config3_s.v:1190]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/relu_array_array_ap_fixed_16u_relu_config3_s.v:1192]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/relu_array_array_ap_fixed_16u_relu_config3_s.v:1194]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/relu_array_array_ap_fixed_16u_relu_config3_s.v:1196]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/relu_array_array_ap_fixed_16u_relu_config3_s.v:1198]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/relu_array_array_ap_fixed_16u_relu_config3_s.v:1200]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/relu_array_array_ap_fixed_16u_relu_config3_s.v:1202]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/relu_array_array_ap_fixed_16u_relu_config3_s.v:1204]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/relu_array_array_ap_fixed_16u_relu_config3_s.v:1206]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/relu_array_array_ap_fixed_16u_relu_config3_s.v:1208]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/relu_array_array_ap_fixed_16u_relu_config3_s.v:1210]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/relu_array_array_ap_fixed_16u_relu_config3_s.v:1212]
INFO: [Synth 8-6155] done synthesizing module 'relu_array_array_ap_fixed_16u_relu_config3_s' (19#1) [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/relu_array_array_ap_fixed_16u_relu_config3_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'pooling1d_cl_array_array_ap_fixed_16u_config4_s' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/pooling1d_cl_array_array_ap_fixed_16u_config4_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state8 bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'pooling1d_cl_array_array_ap_fixed_16u_config4_s_pool_tablbkb' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/pooling1d_cl_array_array_ap_fixed_16u_config4_s_pool_tablbkb.v:39]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 99 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pooling1d_cl_array_array_ap_fixed_16u_config4_s_pool_tablbkb_rom' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/pooling1d_cl_array_array_ap_fixed_16u_config4_s_pool_tablbkb.v:6]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 99 - type: integer 
INFO: [Synth 8-3876] $readmem data file './pooling1d_cl_array_array_ap_fixed_16u_config4_s_pool_tablbkb_rom.dat' is read successfully [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/pooling1d_cl_array_array_ap_fixed_16u_config4_s_pool_tablbkb.v:21]
INFO: [Synth 8-6155] done synthesizing module 'pooling1d_cl_array_array_ap_fixed_16u_config4_s_pool_tablbkb_rom' (20#1) [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/pooling1d_cl_array_array_ap_fixed_16u_config4_s_pool_tablbkb.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pooling1d_cl_array_array_ap_fixed_16u_config4_s_pool_tablbkb' (21#1) [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/pooling1d_cl_array_array_ap_fixed_16u_config4_s_pool_tablbkb.v:39]
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d49_A' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/fifo_w16_d49_A.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DEPTH bound to: 7'b0110001 
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d49_A_shiftReg' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/fifo_w16_d49_A.v:8]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DEPTH bound to: 7'b0110001 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d49_A_shiftReg' (22#1) [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/fifo_w16_d49_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d49_A' (23#1) [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/fifo_w16_d49_A.v:42]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/pooling1d_cl_array_array_ap_fixed_16u_config4_s.v:2526]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/pooling1d_cl_array_array_ap_fixed_16u_config4_s.v:2578]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/pooling1d_cl_array_array_ap_fixed_16u_config4_s.v:2580]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/pooling1d_cl_array_array_ap_fixed_16u_config4_s.v:2582]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/pooling1d_cl_array_array_ap_fixed_16u_config4_s.v:2584]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/pooling1d_cl_array_array_ap_fixed_16u_config4_s.v:2586]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/pooling1d_cl_array_array_ap_fixed_16u_config4_s.v:2588]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/pooling1d_cl_array_array_ap_fixed_16u_config4_s.v:2590]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/pooling1d_cl_array_array_ap_fixed_16u_config4_s.v:2592]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/pooling1d_cl_array_array_ap_fixed_16u_config4_s.v:2594]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/pooling1d_cl_array_array_ap_fixed_16u_config4_s.v:2596]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/pooling1d_cl_array_array_ap_fixed_16u_config4_s.v:2598]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/pooling1d_cl_array_array_ap_fixed_16u_config4_s.v:2600]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/pooling1d_cl_array_array_ap_fixed_16u_config4_s.v:2602]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/pooling1d_cl_array_array_ap_fixed_16u_config4_s.v:2604]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/pooling1d_cl_array_array_ap_fixed_16u_config4_s.v:2606]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/pooling1d_cl_array_array_ap_fixed_16u_config4_s.v:2608]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/pooling1d_cl_array_array_ap_fixed_16u_config4_s.v:2610]
INFO: [Synth 8-6155] done synthesizing module 'pooling1d_cl_array_array_ap_fixed_16u_config4_s' (24#1) [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/pooling1d_cl_array_array_ap_fixed_16u_config4_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'conv_1d_cl_array_array_ap_fixed_32u_config5_s' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/conv_1d_cl_array_array_ap_fixed_32u_config5_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 6'b000001 
	Parameter ap_ST_fsm_state2 bound to: 6'b000010 
	Parameter ap_ST_fsm_state3 bound to: 6'b000100 
	Parameter ap_ST_fsm_state4 bound to: 6'b001000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 6'b010000 
	Parameter ap_ST_fsm_state13 bound to: 6'b100000 
INFO: [Synth 8-6157] synthesizing module 'conv_1d_cl_array_array_ap_fixed_32u_config5_s_w5_V' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/conv_1d_cl_array_array_ap_fixed_32u_config5_s_w5_V.v:39]
	Parameter DataWidth bound to: 4090 - type: integer 
	Parameter AddressRange bound to: 10 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_1d_cl_array_array_ap_fixed_32u_config5_s_w5_V_rom' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/conv_1d_cl_array_array_ap_fixed_32u_config5_s_w5_V.v:6]
	Parameter DWIDTH bound to: 4090 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 10 - type: integer 
INFO: [Synth 8-3876] $readmem data file './conv_1d_cl_array_array_ap_fixed_32u_config5_s_w5_V_rom.dat' is read successfully [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/conv_1d_cl_array_array_ap_fixed_32u_config5_s_w5_V.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conv_1d_cl_array_array_ap_fixed_32u_config5_s_w5_V_rom' (25#1) [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/conv_1d_cl_array_array_ap_fixed_32u_config5_s_w5_V.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv_1d_cl_array_array_ap_fixed_32u_config5_s_w5_V' (26#1) [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/conv_1d_cl_array_array_ap_fixed_32u_config5_s_w5_V.v:39]
INFO: [Synth 8-6157] synthesizing module 'myproject_mux_164_5_1_1' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/myproject_mux_164_5_1_1.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 5 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter din2_WIDTH bound to: 5 - type: integer 
	Parameter din3_WIDTH bound to: 5 - type: integer 
	Parameter din4_WIDTH bound to: 5 - type: integer 
	Parameter din5_WIDTH bound to: 5 - type: integer 
	Parameter din6_WIDTH bound to: 5 - type: integer 
	Parameter din7_WIDTH bound to: 5 - type: integer 
	Parameter din8_WIDTH bound to: 5 - type: integer 
	Parameter din9_WIDTH bound to: 5 - type: integer 
	Parameter din10_WIDTH bound to: 5 - type: integer 
	Parameter din11_WIDTH bound to: 5 - type: integer 
	Parameter din12_WIDTH bound to: 5 - type: integer 
	Parameter din13_WIDTH bound to: 5 - type: integer 
	Parameter din14_WIDTH bound to: 5 - type: integer 
	Parameter din15_WIDTH bound to: 5 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'myproject_mux_164_5_1_1' (27#1) [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/myproject_mux_164_5_1_1.v:8]
INFO: [Synth 8-6157] synthesizing module 'myproject_mux_1287_16_1_1' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/myproject_mux_1287_16_1_1.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 16 - type: integer 
	Parameter din33_WIDTH bound to: 16 - type: integer 
	Parameter din34_WIDTH bound to: 16 - type: integer 
	Parameter din35_WIDTH bound to: 16 - type: integer 
	Parameter din36_WIDTH bound to: 16 - type: integer 
	Parameter din37_WIDTH bound to: 16 - type: integer 
	Parameter din38_WIDTH bound to: 16 - type: integer 
	Parameter din39_WIDTH bound to: 16 - type: integer 
	Parameter din40_WIDTH bound to: 16 - type: integer 
	Parameter din41_WIDTH bound to: 16 - type: integer 
	Parameter din42_WIDTH bound to: 16 - type: integer 
	Parameter din43_WIDTH bound to: 16 - type: integer 
	Parameter din44_WIDTH bound to: 16 - type: integer 
	Parameter din45_WIDTH bound to: 16 - type: integer 
	Parameter din46_WIDTH bound to: 16 - type: integer 
	Parameter din47_WIDTH bound to: 16 - type: integer 
	Parameter din48_WIDTH bound to: 16 - type: integer 
	Parameter din49_WIDTH bound to: 16 - type: integer 
	Parameter din50_WIDTH bound to: 16 - type: integer 
	Parameter din51_WIDTH bound to: 16 - type: integer 
	Parameter din52_WIDTH bound to: 16 - type: integer 
	Parameter din53_WIDTH bound to: 16 - type: integer 
	Parameter din54_WIDTH bound to: 16 - type: integer 
	Parameter din55_WIDTH bound to: 16 - type: integer 
	Parameter din56_WIDTH bound to: 16 - type: integer 
	Parameter din57_WIDTH bound to: 16 - type: integer 
	Parameter din58_WIDTH bound to: 16 - type: integer 
	Parameter din59_WIDTH bound to: 16 - type: integer 
	Parameter din60_WIDTH bound to: 16 - type: integer 
	Parameter din61_WIDTH bound to: 16 - type: integer 
	Parameter din62_WIDTH bound to: 16 - type: integer 
	Parameter din63_WIDTH bound to: 16 - type: integer 
	Parameter din64_WIDTH bound to: 16 - type: integer 
	Parameter din65_WIDTH bound to: 16 - type: integer 
	Parameter din66_WIDTH bound to: 16 - type: integer 
	Parameter din67_WIDTH bound to: 16 - type: integer 
	Parameter din68_WIDTH bound to: 16 - type: integer 
	Parameter din69_WIDTH bound to: 16 - type: integer 
	Parameter din70_WIDTH bound to: 16 - type: integer 
	Parameter din71_WIDTH bound to: 16 - type: integer 
	Parameter din72_WIDTH bound to: 16 - type: integer 
	Parameter din73_WIDTH bound to: 16 - type: integer 
	Parameter din74_WIDTH bound to: 16 - type: integer 
	Parameter din75_WIDTH bound to: 16 - type: integer 
	Parameter din76_WIDTH bound to: 16 - type: integer 
	Parameter din77_WIDTH bound to: 16 - type: integer 
	Parameter din78_WIDTH bound to: 16 - type: integer 
	Parameter din79_WIDTH bound to: 16 - type: integer 
	Parameter din80_WIDTH bound to: 16 - type: integer 
	Parameter din81_WIDTH bound to: 16 - type: integer 
	Parameter din82_WIDTH bound to: 16 - type: integer 
	Parameter din83_WIDTH bound to: 16 - type: integer 
	Parameter din84_WIDTH bound to: 16 - type: integer 
	Parameter din85_WIDTH bound to: 16 - type: integer 
	Parameter din86_WIDTH bound to: 16 - type: integer 
	Parameter din87_WIDTH bound to: 16 - type: integer 
	Parameter din88_WIDTH bound to: 16 - type: integer 
	Parameter din89_WIDTH bound to: 16 - type: integer 
	Parameter din90_WIDTH bound to: 16 - type: integer 
	Parameter din91_WIDTH bound to: 16 - type: integer 
	Parameter din92_WIDTH bound to: 16 - type: integer 
	Parameter din93_WIDTH bound to: 16 - type: integer 
	Parameter din94_WIDTH bound to: 16 - type: integer 
	Parameter din95_WIDTH bound to: 16 - type: integer 
	Parameter din96_WIDTH bound to: 16 - type: integer 
	Parameter din97_WIDTH bound to: 16 - type: integer 
	Parameter din98_WIDTH bound to: 16 - type: integer 
	Parameter din99_WIDTH bound to: 16 - type: integer 
	Parameter din100_WIDTH bound to: 16 - type: integer 
	Parameter din101_WIDTH bound to: 16 - type: integer 
	Parameter din102_WIDTH bound to: 16 - type: integer 
	Parameter din103_WIDTH bound to: 16 - type: integer 
	Parameter din104_WIDTH bound to: 16 - type: integer 
	Parameter din105_WIDTH bound to: 16 - type: integer 
	Parameter din106_WIDTH bound to: 16 - type: integer 
	Parameter din107_WIDTH bound to: 16 - type: integer 
	Parameter din108_WIDTH bound to: 16 - type: integer 
	Parameter din109_WIDTH bound to: 16 - type: integer 
	Parameter din110_WIDTH bound to: 16 - type: integer 
	Parameter din111_WIDTH bound to: 16 - type: integer 
	Parameter din112_WIDTH bound to: 16 - type: integer 
	Parameter din113_WIDTH bound to: 16 - type: integer 
	Parameter din114_WIDTH bound to: 16 - type: integer 
	Parameter din115_WIDTH bound to: 16 - type: integer 
	Parameter din116_WIDTH bound to: 16 - type: integer 
	Parameter din117_WIDTH bound to: 16 - type: integer 
	Parameter din118_WIDTH bound to: 16 - type: integer 
	Parameter din119_WIDTH bound to: 16 - type: integer 
	Parameter din120_WIDTH bound to: 16 - type: integer 
	Parameter din121_WIDTH bound to: 16 - type: integer 
	Parameter din122_WIDTH bound to: 16 - type: integer 
	Parameter din123_WIDTH bound to: 16 - type: integer 
	Parameter din124_WIDTH bound to: 16 - type: integer 
	Parameter din125_WIDTH bound to: 16 - type: integer 
	Parameter din126_WIDTH bound to: 16 - type: integer 
	Parameter din127_WIDTH bound to: 16 - type: integer 
	Parameter din128_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'myproject_mux_1287_16_1_1' (28#1) [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/myproject_mux_1287_16_1_1.v:8]
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d23_A' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/fifo_w16_d23_A.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 6'b010111 
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d23_A_shiftReg' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/fifo_w16_d23_A.v:8]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 6'b010111 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d23_A_shiftReg' (29#1) [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/fifo_w16_d23_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d23_A' (30#1) [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/fifo_w16_d23_A.v:42]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/conv_1d_cl_array_array_ap_fixed_32u_config5_s.v:80121]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/conv_1d_cl_array_array_ap_fixed_32u_config5_s.v:80189]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/conv_1d_cl_array_array_ap_fixed_32u_config5_s.v:80191]
INFO: [Synth 8-6155] done synthesizing module 'conv_1d_cl_array_array_ap_fixed_32u_config5_s' (31#1) [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/conv_1d_cl_array_array_ap_fixed_32u_config5_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'relu_array_array_ap_fixed_32u_relu_config6_s' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/relu_array_array_ap_fixed_32u_relu_config6_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state5 bound to: 3'b100 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/relu_array_array_ap_fixed_32u_relu_config6_s.v:2062]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/relu_array_array_ap_fixed_32u_relu_config6_s.v:2064]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/relu_array_array_ap_fixed_32u_relu_config6_s.v:2066]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/relu_array_array_ap_fixed_32u_relu_config6_s.v:2068]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/relu_array_array_ap_fixed_32u_relu_config6_s.v:2070]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/relu_array_array_ap_fixed_32u_relu_config6_s.v:2072]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/relu_array_array_ap_fixed_32u_relu_config6_s.v:2074]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/relu_array_array_ap_fixed_32u_relu_config6_s.v:2076]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/relu_array_array_ap_fixed_32u_relu_config6_s.v:2078]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/relu_array_array_ap_fixed_32u_relu_config6_s.v:2080]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/relu_array_array_ap_fixed_32u_relu_config6_s.v:2082]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/relu_array_array_ap_fixed_32u_relu_config6_s.v:2084]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/relu_array_array_ap_fixed_32u_relu_config6_s.v:2086]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/relu_array_array_ap_fixed_32u_relu_config6_s.v:2088]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/relu_array_array_ap_fixed_32u_relu_config6_s.v:2090]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/relu_array_array_ap_fixed_32u_relu_config6_s.v:2092]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/relu_array_array_ap_fixed_32u_relu_config6_s.v:2094]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/relu_array_array_ap_fixed_32u_relu_config6_s.v:2096]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/relu_array_array_ap_fixed_32u_relu_config6_s.v:2098]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/relu_array_array_ap_fixed_32u_relu_config6_s.v:2100]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/relu_array_array_ap_fixed_32u_relu_config6_s.v:2102]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/relu_array_array_ap_fixed_32u_relu_config6_s.v:2104]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/relu_array_array_ap_fixed_32u_relu_config6_s.v:2106]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/relu_array_array_ap_fixed_32u_relu_config6_s.v:2108]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/relu_array_array_ap_fixed_32u_relu_config6_s.v:2110]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/relu_array_array_ap_fixed_32u_relu_config6_s.v:2112]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/relu_array_array_ap_fixed_32u_relu_config6_s.v:2114]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/relu_array_array_ap_fixed_32u_relu_config6_s.v:2116]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/relu_array_array_ap_fixed_32u_relu_config6_s.v:2118]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/relu_array_array_ap_fixed_32u_relu_config6_s.v:2120]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/relu_array_array_ap_fixed_32u_relu_config6_s.v:2122]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/relu_array_array_ap_fixed_32u_relu_config6_s.v:2124]
INFO: [Synth 8-6155] done synthesizing module 'relu_array_array_ap_fixed_32u_relu_config6_s' (32#1) [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/relu_array_array_ap_fixed_32u_relu_config6_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'pooling1d_cl_array_array_ap_fixed_32u_config7_s' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/pooling1d_cl_array_array_ap_fixed_32u_config7_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state8 bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'pooling1d_cl_array_array_ap_fixed_32u_config7_s_pool_tablcud' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/pooling1d_cl_array_array_ap_fixed_32u_config7_s_pool_tablcud.v:39]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 23 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pooling1d_cl_array_array_ap_fixed_32u_config7_s_pool_tablcud_rom' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/pooling1d_cl_array_array_ap_fixed_32u_config7_s_pool_tablcud.v:6]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 23 - type: integer 
INFO: [Synth 8-3876] $readmem data file './pooling1d_cl_array_array_ap_fixed_32u_config7_s_pool_tablcud_rom.dat' is read successfully [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/pooling1d_cl_array_array_ap_fixed_32u_config7_s_pool_tablcud.v:21]
INFO: [Synth 8-6155] done synthesizing module 'pooling1d_cl_array_array_ap_fixed_32u_config7_s_pool_tablcud_rom' (33#1) [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/pooling1d_cl_array_array_ap_fixed_32u_config7_s_pool_tablcud.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pooling1d_cl_array_array_ap_fixed_32u_config7_s_pool_tablcud' (34#1) [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/pooling1d_cl_array_array_ap_fixed_32u_config7_s_pool_tablcud.v:39]
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d11_A' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/fifo_w16_d11_A.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 5'b01011 
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d11_A_shiftReg' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/fifo_w16_d11_A.v:8]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 5'b01011 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d11_A_shiftReg' (35#1) [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/fifo_w16_d11_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d11_A' (36#1) [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/fifo_w16_d11_A.v:42]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/pooling1d_cl_array_array_ap_fixed_32u_config7_s.v:4654]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/pooling1d_cl_array_array_ap_fixed_32u_config7_s.v:4738]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/pooling1d_cl_array_array_ap_fixed_32u_config7_s.v:4740]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/pooling1d_cl_array_array_ap_fixed_32u_config7_s.v:4742]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/pooling1d_cl_array_array_ap_fixed_32u_config7_s.v:4744]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/pooling1d_cl_array_array_ap_fixed_32u_config7_s.v:4746]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/pooling1d_cl_array_array_ap_fixed_32u_config7_s.v:4748]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/pooling1d_cl_array_array_ap_fixed_32u_config7_s.v:4750]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/pooling1d_cl_array_array_ap_fixed_32u_config7_s.v:4752]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/pooling1d_cl_array_array_ap_fixed_32u_config7_s.v:4754]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/pooling1d_cl_array_array_ap_fixed_32u_config7_s.v:4756]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/pooling1d_cl_array_array_ap_fixed_32u_config7_s.v:4758]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/pooling1d_cl_array_array_ap_fixed_32u_config7_s.v:4760]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/pooling1d_cl_array_array_ap_fixed_32u_config7_s.v:4762]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/pooling1d_cl_array_array_ap_fixed_32u_config7_s.v:4764]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/pooling1d_cl_array_array_ap_fixed_32u_config7_s.v:4766]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/pooling1d_cl_array_array_ap_fixed_32u_config7_s.v:4768]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/pooling1d_cl_array_array_ap_fixed_32u_config7_s.v:4770]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/pooling1d_cl_array_array_ap_fixed_32u_config7_s.v:4772]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/pooling1d_cl_array_array_ap_fixed_32u_config7_s.v:4774]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/pooling1d_cl_array_array_ap_fixed_32u_config7_s.v:4776]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/pooling1d_cl_array_array_ap_fixed_32u_config7_s.v:4778]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/pooling1d_cl_array_array_ap_fixed_32u_config7_s.v:4780]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/pooling1d_cl_array_array_ap_fixed_32u_config7_s.v:4782]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/pooling1d_cl_array_array_ap_fixed_32u_config7_s.v:4784]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/pooling1d_cl_array_array_ap_fixed_32u_config7_s.v:4786]
INFO: [Common 17-14] Message 'Synth 8-589' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'pooling1d_cl_array_array_ap_fixed_32u_config7_s' (37#1) [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/pooling1d_cl_array_array_ap_fixed_32u_config7_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'conv_1d_cl_array_array_ap_fixed_64u_config8_s' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/conv_1d_cl_array_array_ap_fixed_64u_config8_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 5'b00001 
	Parameter ap_ST_fsm_state2 bound to: 5'b00010 
	Parameter ap_ST_fsm_state3 bound to: 5'b00100 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 5'b01000 
	Parameter ap_ST_fsm_state13 bound to: 5'b10000 
INFO: [Synth 8-6157] synthesizing module 'conv_1d_cl_array_array_ap_fixed_64u_config8_s_w8_V' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/conv_1d_cl_array_array_ap_fixed_64u_config8_s_w8_V.v:39]
	Parameter DataWidth bound to: 24568 - type: integer 
	Parameter AddressRange bound to: 12 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'conv_1d_cl_array_array_ap_fixed_64u_config8_s_w8_V_rom' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/conv_1d_cl_array_array_ap_fixed_64u_config8_s_w8_V.v:6]
	Parameter DWIDTH bound to: 24568 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 12 - type: integer 
INFO: [Synth 8-3876] $readmem data file './conv_1d_cl_array_array_ap_fixed_64u_config8_s_w8_V_rom.dat' is read successfully [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/conv_1d_cl_array_array_ap_fixed_64u_config8_s_w8_V.v:21]
INFO: [Synth 8-6155] done synthesizing module 'conv_1d_cl_array_array_ap_fixed_64u_config8_s_w8_V_rom' (38#1) [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/conv_1d_cl_array_array_ap_fixed_64u_config8_s_w8_V.v:6]
INFO: [Synth 8-6155] done synthesizing module 'conv_1d_cl_array_array_ap_fixed_64u_config8_s_w8_V' (39#1) [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/conv_1d_cl_array_array_ap_fixed_64u_config8_s_w8_V.v:39]
INFO: [Synth 8-6157] synthesizing module 'myproject_mux_325_9_1_1' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/myproject_mux_325_9_1_1.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter din2_WIDTH bound to: 9 - type: integer 
	Parameter din3_WIDTH bound to: 9 - type: integer 
	Parameter din4_WIDTH bound to: 9 - type: integer 
	Parameter din5_WIDTH bound to: 9 - type: integer 
	Parameter din6_WIDTH bound to: 9 - type: integer 
	Parameter din7_WIDTH bound to: 9 - type: integer 
	Parameter din8_WIDTH bound to: 9 - type: integer 
	Parameter din9_WIDTH bound to: 9 - type: integer 
	Parameter din10_WIDTH bound to: 9 - type: integer 
	Parameter din11_WIDTH bound to: 9 - type: integer 
	Parameter din12_WIDTH bound to: 9 - type: integer 
	Parameter din13_WIDTH bound to: 9 - type: integer 
	Parameter din14_WIDTH bound to: 9 - type: integer 
	Parameter din15_WIDTH bound to: 9 - type: integer 
	Parameter din16_WIDTH bound to: 9 - type: integer 
	Parameter din17_WIDTH bound to: 9 - type: integer 
	Parameter din18_WIDTH bound to: 9 - type: integer 
	Parameter din19_WIDTH bound to: 9 - type: integer 
	Parameter din20_WIDTH bound to: 9 - type: integer 
	Parameter din21_WIDTH bound to: 9 - type: integer 
	Parameter din22_WIDTH bound to: 9 - type: integer 
	Parameter din23_WIDTH bound to: 9 - type: integer 
	Parameter din24_WIDTH bound to: 9 - type: integer 
	Parameter din25_WIDTH bound to: 9 - type: integer 
	Parameter din26_WIDTH bound to: 9 - type: integer 
	Parameter din27_WIDTH bound to: 9 - type: integer 
	Parameter din28_WIDTH bound to: 9 - type: integer 
	Parameter din29_WIDTH bound to: 9 - type: integer 
	Parameter din30_WIDTH bound to: 9 - type: integer 
	Parameter din31_WIDTH bound to: 9 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'myproject_mux_325_9_1_1' (40#1) [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/myproject_mux_325_9_1_1.v:8]
INFO: [Synth 8-6157] synthesizing module 'myproject_mul_mul_16s_8s_24_3_1' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_8s_24_3_1.v:29]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'myproject_mul_mul_16s_8s_24_3_1_DSP48_2' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_8s_24_3_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'myproject_mul_mul_16s_8s_24_3_1_DSP48_2' (41#1) [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_8s_24_3_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'myproject_mul_mul_16s_8s_24_3_1' (42#1) [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_8s_24_3_1.v:29]
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d3_A' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/fifo_w16_d3_A.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b011 
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d3_A_shiftReg' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/fifo_w16_d3_A.v:8]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b011 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d3_A_shiftReg' (43#1) [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/fifo_w16_d3_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d3_A' (44#1) [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/fifo_w16_d3_A.v:42]
INFO: [Synth 8-6155] done synthesizing module 'conv_1d_cl_array_array_ap_fixed_64u_config8_s' (45#1) [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/conv_1d_cl_array_array_ap_fixed_64u_config8_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'relu_array_array_ap_fixed_64u_relu_config9_s' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/relu_array_array_ap_fixed_64u_relu_config9_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state5 bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'relu_array_array_ap_fixed_64u_relu_config9_s' (46#1) [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/relu_array_array_ap_fixed_64u_relu_config9_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'global_pooling1d_cl_array_array_ap_fixed_64u_config10_s' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/global_pooling1d_cl_array_array_ap_fixed_64u_config10_s.v:10]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 3'b010 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'compute_global_pool_array_array_ap_fixed_64u_config10_s' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/compute_global_pool_array_array_ap_fixed_64u_config10_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'compute_global_pool_array_array_ap_fixed_64u_config10_s' (47#1) [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/compute_global_pool_array_array_ap_fixed_64u_config10_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'global_pooling1d_cl_array_array_ap_fixed_64u_config10_s' (48#1) [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/global_pooling1d_cl_array_array_ap_fixed_64u_config10_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_s' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_state2 bound to: 3'b010 
	Parameter ap_ST_fsm_state3 bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 2'b01 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V.v:39]
	Parameter DataWidth bound to: 122 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V_rom' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V.v:6]
	Parameter DWIDTH bound to: 122 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-3876] $readmem data file './dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V_rom.dat' is read successfully [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V.v:21]
INFO: [Synth 8-6155] done synthesizing module 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V_rom' (49#1) [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V' (50#1) [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V.v:39]
INFO: [Synth 8-6157] synthesizing module 'myproject_mux_83_16_1_1' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/myproject_mux_83_16_1_1.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'myproject_mux_83_16_1_1' (51#1) [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/myproject_mux_83_16_1_1.v:8]
INFO: [Synth 8-6157] synthesizing module 'myproject_mux_646_16_1_1' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/myproject_mux_646_16_1_1.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 16 - type: integer 
	Parameter din17_WIDTH bound to: 16 - type: integer 
	Parameter din18_WIDTH bound to: 16 - type: integer 
	Parameter din19_WIDTH bound to: 16 - type: integer 
	Parameter din20_WIDTH bound to: 16 - type: integer 
	Parameter din21_WIDTH bound to: 16 - type: integer 
	Parameter din22_WIDTH bound to: 16 - type: integer 
	Parameter din23_WIDTH bound to: 16 - type: integer 
	Parameter din24_WIDTH bound to: 16 - type: integer 
	Parameter din25_WIDTH bound to: 16 - type: integer 
	Parameter din26_WIDTH bound to: 16 - type: integer 
	Parameter din27_WIDTH bound to: 16 - type: integer 
	Parameter din28_WIDTH bound to: 16 - type: integer 
	Parameter din29_WIDTH bound to: 16 - type: integer 
	Parameter din30_WIDTH bound to: 16 - type: integer 
	Parameter din31_WIDTH bound to: 16 - type: integer 
	Parameter din32_WIDTH bound to: 16 - type: integer 
	Parameter din33_WIDTH bound to: 16 - type: integer 
	Parameter din34_WIDTH bound to: 16 - type: integer 
	Parameter din35_WIDTH bound to: 16 - type: integer 
	Parameter din36_WIDTH bound to: 16 - type: integer 
	Parameter din37_WIDTH bound to: 16 - type: integer 
	Parameter din38_WIDTH bound to: 16 - type: integer 
	Parameter din39_WIDTH bound to: 16 - type: integer 
	Parameter din40_WIDTH bound to: 16 - type: integer 
	Parameter din41_WIDTH bound to: 16 - type: integer 
	Parameter din42_WIDTH bound to: 16 - type: integer 
	Parameter din43_WIDTH bound to: 16 - type: integer 
	Parameter din44_WIDTH bound to: 16 - type: integer 
	Parameter din45_WIDTH bound to: 16 - type: integer 
	Parameter din46_WIDTH bound to: 16 - type: integer 
	Parameter din47_WIDTH bound to: 16 - type: integer 
	Parameter din48_WIDTH bound to: 16 - type: integer 
	Parameter din49_WIDTH bound to: 16 - type: integer 
	Parameter din50_WIDTH bound to: 16 - type: integer 
	Parameter din51_WIDTH bound to: 16 - type: integer 
	Parameter din52_WIDTH bound to: 16 - type: integer 
	Parameter din53_WIDTH bound to: 16 - type: integer 
	Parameter din54_WIDTH bound to: 16 - type: integer 
	Parameter din55_WIDTH bound to: 16 - type: integer 
	Parameter din56_WIDTH bound to: 16 - type: integer 
	Parameter din57_WIDTH bound to: 16 - type: integer 
	Parameter din58_WIDTH bound to: 16 - type: integer 
	Parameter din59_WIDTH bound to: 16 - type: integer 
	Parameter din60_WIDTH bound to: 16 - type: integer 
	Parameter din61_WIDTH bound to: 16 - type: integer 
	Parameter din62_WIDTH bound to: 16 - type: integer 
	Parameter din63_WIDTH bound to: 16 - type: integer 
	Parameter din64_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'myproject_mux_646_16_1_1' (52#1) [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/myproject_mux_646_16_1_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s' (53#1) [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_s' (54#1) [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'sigmoid_array_array_ap_fixed_1u_sigmoid_config13_s' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/sigmoid_array_array_ap_fixed_1u_sigmoid_config13_s.v:10]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'sigmoid_array_array_ap_fixed_1u_sigmoid_config13_s_sigmoidEe' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/sigmoid_array_array_ap_fixed_1u_sigmoid_config13_s_sigmoidEe.v:39]
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sigmoid_array_array_ap_fixed_1u_sigmoid_config13_s_sigmoidEe_rom' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/sigmoid_array_array_ap_fixed_1u_sigmoid_config13_s_sigmoidEe.v:6]
	Parameter DWIDTH bound to: 10 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 1024 - type: integer 
INFO: [Synth 8-3876] $readmem data file './sigmoid_array_array_ap_fixed_1u_sigmoid_config13_s_sigmoidEe_rom.dat' is read successfully [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/sigmoid_array_array_ap_fixed_1u_sigmoid_config13_s_sigmoidEe.v:21]
INFO: [Synth 8-6155] done synthesizing module 'sigmoid_array_array_ap_fixed_1u_sigmoid_config13_s_sigmoidEe_rom' (55#1) [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/sigmoid_array_array_ap_fixed_1u_sigmoid_config13_s_sigmoidEe.v:6]
INFO: [Synth 8-6155] done synthesizing module 'sigmoid_array_array_ap_fixed_1u_sigmoid_config13_s_sigmoidEe' (56#1) [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/sigmoid_array_array_ap_fixed_1u_sigmoid_config13_s_sigmoidEe.v:39]
INFO: [Synth 8-6155] done synthesizing module 'sigmoid_array_array_ap_fixed_1u_sigmoid_config13_s' (57#1) [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/sigmoid_array_array_ap_fixed_1u_sigmoid_config13_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d99_A_x' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/fifo_w16_d99_A_x.v:8]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 7 - type: integer 
	Parameter DEPTH bound to: 99 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d99_A_x' (58#1) [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/fifo_w16_d99_A_x.v:8]
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d49_A_x' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/fifo_w16_d49_A_x.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DEPTH bound to: 7'b0110001 
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d49_A_x_shiftReg' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/fifo_w16_d49_A_x.v:8]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DEPTH bound to: 7'b0110001 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d49_A_x_shiftReg' (59#1) [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/fifo_w16_d49_A_x.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d49_A_x' (60#1) [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/fifo_w16_d49_A_x.v:42]
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d23_A_x' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/fifo_w16_d23_A_x.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 6'b010111 
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d23_A_x_shiftReg' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/fifo_w16_d23_A_x.v:8]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 6'b010111 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d23_A_x_shiftReg' (61#1) [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/fifo_w16_d23_A_x.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d23_A_x' (62#1) [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/fifo_w16_d23_A_x.v:42]
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d11_A_x' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/fifo_w16_d11_A_x.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 5'b01011 
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d11_A_x_shiftReg' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/fifo_w16_d11_A_x.v:8]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 5'b01011 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d11_A_x_shiftReg' (63#1) [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/fifo_w16_d11_A_x.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d11_A_x' (64#1) [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/fifo_w16_d11_A_x.v:42]
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d3_A_x' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/fifo_w16_d3_A_x.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b011 
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d3_A_x_shiftReg' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/fifo_w16_d3_A_x.v:8]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b011 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d3_A_x_shiftReg' (65#1) [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/fifo_w16_d3_A_x.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d3_A_x' (66#1) [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/fifo_w16_d3_A_x.v:42]
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d1_A' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/fifo_w16_d1_A.v:42]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b01 
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d1_A_shiftReg' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/fifo_w16_d1_A.v:8]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d1_A_shiftReg' (67#1) [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/fifo_w16_d1_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d1_A' (68#1) [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/fifo_w16_d1_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_relu_array_array_ap_fixed_16u_relu_config3_U0' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/start_for_relu_array_array_ap_fixed_16u_relu_config3_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_relu_array_array_ap_fixed_16u_relu_config3_U0_shiftReg' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/start_for_relu_array_array_ap_fixed_16u_relu_config3_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_relu_array_array_ap_fixed_16u_relu_config3_U0_shiftReg' (69#1) [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/start_for_relu_array_array_ap_fixed_16u_relu_config3_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_relu_array_array_ap_fixed_16u_relu_config3_U0' (70#1) [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/start_for_relu_array_array_ap_fixed_16u_relu_config3_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_pooling1d_cl_array_array_ap_fixed_16u_config4_U0' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/start_for_pooling1d_cl_array_array_ap_fixed_16u_config4_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_pooling1d_cl_array_array_ap_fixed_16u_config4_U0_shiftReg' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/start_for_pooling1d_cl_array_array_ap_fixed_16u_config4_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_pooling1d_cl_array_array_ap_fixed_16u_config4_U0_shiftReg' (71#1) [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/start_for_pooling1d_cl_array_array_ap_fixed_16u_config4_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_pooling1d_cl_array_array_ap_fixed_16u_config4_U0' (72#1) [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/start_for_pooling1d_cl_array_array_ap_fixed_16u_config4_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_conv_1d_cl_array_array_ap_fixed_32u_config5_U0' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/start_for_conv_1d_cl_array_array_ap_fixed_32u_config5_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_conv_1d_cl_array_array_ap_fixed_32u_config5_U0_shiftReg' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/start_for_conv_1d_cl_array_array_ap_fixed_32u_config5_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_conv_1d_cl_array_array_ap_fixed_32u_config5_U0_shiftReg' (73#1) [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/start_for_conv_1d_cl_array_array_ap_fixed_32u_config5_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_conv_1d_cl_array_array_ap_fixed_32u_config5_U0' (74#1) [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/start_for_conv_1d_cl_array_array_ap_fixed_32u_config5_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_relu_array_array_ap_fixed_32u_relu_config6_U0' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/start_for_relu_array_array_ap_fixed_32u_relu_config6_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_relu_array_array_ap_fixed_32u_relu_config6_U0_shiftReg' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/start_for_relu_array_array_ap_fixed_32u_relu_config6_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_relu_array_array_ap_fixed_32u_relu_config6_U0_shiftReg' (75#1) [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/start_for_relu_array_array_ap_fixed_32u_relu_config6_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_relu_array_array_ap_fixed_32u_relu_config6_U0' (76#1) [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/start_for_relu_array_array_ap_fixed_32u_relu_config6_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_pooling1d_cl_array_array_ap_fixed_32u_config7_U0' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/start_for_pooling1d_cl_array_array_ap_fixed_32u_config7_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_pooling1d_cl_array_array_ap_fixed_32u_config7_U0_shiftReg' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/start_for_pooling1d_cl_array_array_ap_fixed_32u_config7_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_pooling1d_cl_array_array_ap_fixed_32u_config7_U0_shiftReg' (77#1) [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/start_for_pooling1d_cl_array_array_ap_fixed_32u_config7_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_pooling1d_cl_array_array_ap_fixed_32u_config7_U0' (78#1) [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/start_for_pooling1d_cl_array_array_ap_fixed_32u_config7_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_conv_1d_cl_array_array_ap_fixed_64u_config8_U0' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/start_for_conv_1d_cl_array_array_ap_fixed_64u_config8_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_conv_1d_cl_array_array_ap_fixed_64u_config8_U0_shiftReg' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/start_for_conv_1d_cl_array_array_ap_fixed_64u_config8_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_conv_1d_cl_array_array_ap_fixed_64u_config8_U0_shiftReg' (79#1) [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/start_for_conv_1d_cl_array_array_ap_fixed_64u_config8_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_conv_1d_cl_array_array_ap_fixed_64u_config8_U0' (80#1) [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/start_for_conv_1d_cl_array_array_ap_fixed_64u_config8_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_relu_array_array_ap_fixed_64u_relu_config9_U0' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/start_for_relu_array_array_ap_fixed_64u_relu_config9_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_relu_array_array_ap_fixed_64u_relu_config9_U0_shiftReg' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/start_for_relu_array_array_ap_fixed_64u_relu_config9_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_relu_array_array_ap_fixed_64u_relu_config9_U0_shiftReg' (81#1) [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/start_for_relu_array_array_ap_fixed_64u_relu_config9_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_relu_array_array_ap_fixed_64u_relu_config9_U0' (82#1) [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/start_for_relu_array_array_ap_fixed_64u_relu_config9_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_global_pooling1d_cl_array_array_ap_fixed_64u_coeOg' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/start_for_global_pooling1d_cl_array_array_ap_fixed_64u_coeOg.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_global_pooling1d_cl_array_array_ap_fixed_64u_coeOg_shiftReg' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/start_for_global_pooling1d_cl_array_array_ap_fixed_64u_coeOg.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_global_pooling1d_cl_array_array_ap_fixed_64u_coeOg_shiftReg' (83#1) [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/start_for_global_pooling1d_cl_array_array_ap_fixed_64u_coeOg.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_global_pooling1d_cl_array_array_ap_fixed_64u_coeOg' (84#1) [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/start_for_global_pooling1d_cl_array_array_ap_fixed_64u_coeOg.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_dense_array_array_ap_fixed_16_6_5_3_0_1u_configfYi' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/start_for_dense_array_array_ap_fixed_16_6_5_3_0_1u_configfYi.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_dense_array_array_ap_fixed_16_6_5_3_0_1u_configfYi_shiftReg' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/start_for_dense_array_array_ap_fixed_16_6_5_3_0_1u_configfYi.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_dense_array_array_ap_fixed_16_6_5_3_0_1u_configfYi_shiftReg' (85#1) [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/start_for_dense_array_array_ap_fixed_16_6_5_3_0_1u_configfYi.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_dense_array_array_ap_fixed_16_6_5_3_0_1u_configfYi' (86#1) [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/start_for_dense_array_array_ap_fixed_16_6_5_3_0_1u_configfYi.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_sigmoid_array_array_ap_fixed_1u_sigmoid_config1g8j' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/start_for_sigmoid_array_array_ap_fixed_1u_sigmoid_config1g8j.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_sigmoid_array_array_ap_fixed_1u_sigmoid_config1g8j_shiftReg' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/start_for_sigmoid_array_array_ap_fixed_1u_sigmoid_config1g8j.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_sigmoid_array_array_ap_fixed_1u_sigmoid_config1g8j_shiftReg' (87#1) [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/start_for_sigmoid_array_array_ap_fixed_1u_sigmoid_config1g8j.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_sigmoid_array_array_ap_fixed_1u_sigmoid_config1g8j' (88#1) [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/start_for_sigmoid_array_array_ap_fixed_1u_sigmoid_config1g8j.v:42]
INFO: [Synth 8-6155] done synthesizing module 'myproject' (89#1) [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/myproject.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:51 ; elapsed = 00:02:15 . Memory (MB): peak = 2173.922 ; gain = 1141.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:56 ; elapsed = 00:02:28 . Memory (MB): peak = 2173.922 ; gain = 1141.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:56 ; elapsed = 00:02:28 . Memory (MB): peak = 2173.922 ; gain = 1141.160
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:11 ; elapsed = 00:00:26 . Memory (MB): peak = 2708.391 ; gain = 125.539
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/top.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk_p'. [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/top.xdc:1]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clk_p]'. [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/top.xdc:1]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/top.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.308 . Memory (MB): peak = 3575.449 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

write_xdc: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 3575.449 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 3575.449 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:58 ; elapsed = 00:06:46 . Memory (MB): peak = 3575.449 ; gain = 2542.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx690tffg1761-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:58 ; elapsed = 00:06:46 . Memory (MB): peak = 3575.449 ; gain = 2542.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:58 ; elapsed = 00:06:46 . Memory (MB): peak = 3575.449 ; gain = 2542.688
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:03:43 ; elapsed = 00:08:24 . Memory (MB): peak = 3575.449 ; gain = 2542.688
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U141' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U149'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U141' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U157'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U141' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U165'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U141' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U173'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U141' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U181'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U141' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U189'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U141' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U197'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U141' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U205'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U141' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U213'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U141' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U221'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U141' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U229'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U141' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U237'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U141' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U245'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U141' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U253'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U141' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U261'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U141' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U269'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U141' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U277'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U141' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U285'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U141' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U293'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U141' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U301'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U141' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U309'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U141' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U317'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U141' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U325'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U141' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U333'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U141' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U341'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U141' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U349'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U141' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U357'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U141' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U365'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U141' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U373'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U141' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U381'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U141' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U389'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U142' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U150'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U142' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U158'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U142' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U166'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U142' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U174'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U142' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U182'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U142' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U190'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U142' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U198'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U142' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U206'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U142' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U214'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U142' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U222'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U142' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U230'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U142' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U238'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U142' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U246'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U142' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U254'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U142' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U262'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U142' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U270'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U142' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U278'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U142' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U286'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U142' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U294'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U142' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U302'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U142' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U310'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U142' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U318'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U142' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U326'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U142' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U334'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U142' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U342'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U142' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U350'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U142' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U358'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U142' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U366'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U142' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U374'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U142' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U382'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U142' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U390'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U143' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U151'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U143' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U159'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U143' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U167'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U143' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U175'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U143' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U183'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U143' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U191'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U143' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U199'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U143' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U207'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U143' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U215'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U143' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U223'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U143' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U231'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U143' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U239'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U143' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U247'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U143' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U255'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U143' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U263'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U143' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U271'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U143' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U279'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U143' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U287'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U143' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U295'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U143' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U303'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U143' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U311'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U143' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U319'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U143' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U327'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U143' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U335'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U143' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U343'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U143' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U351'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U143' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U359'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U143' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U367'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U143' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U375'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U143' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U383'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U143' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U391'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U144' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U152'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U144' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U160'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U144' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U168'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U144' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U176'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U144' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U184'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U144' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U192'
INFO: [Synth 8-223] decloning instance 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U144' (myproject_mux_1287_16_1_1) to 'conv_1d_cl_array_array_ap_fixed_32u_config5_U0/myproject_mux_1287_16_1_1_U200'
INFO: [Common 17-14] Message 'Synth 8-223' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   3 Input   16 Bit       Adders := 803   
	   2 Input   16 Bit       Adders := 198   
	   2 Input   13 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 2     
	   2 Input    7 Bit       Adders := 155   
	   2 Input    6 Bit       Adders := 146   
	   2 Input    5 Bit       Adders := 99    
	   2 Input    4 Bit       Adders := 5     
	   2 Input    3 Bit       Adders := 418   
	   2 Input    2 Bit       Adders := 76    
+---XORs : 
	   2 Input     10 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	            24568 Bit    Registers := 1     
	             4090 Bit    Registers := 1     
	              122 Bit    Registers := 1     
	               58 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               26 Bit    Registers := 1803  
	               24 Bit    Registers := 1     
	               17 Bit    Registers := 4     
	               16 Bit    Registers := 6658  
	               13 Bit    Registers := 2     
	               10 Bit    Registers := 8     
	                8 Bit    Registers := 4     
	                7 Bit    Registers := 120   
	                6 Bit    Registers := 148   
	                5 Bit    Registers := 99    
	                4 Bit    Registers := 7     
	                3 Bit    Registers := 426   
	                2 Bit    Registers := 84    
	                1 Bit    Registers := 2024  
+---RAMs : 
	               1K Bit	(99 X 16 bit)          RAMs := 35    
+---ROMs : 
	                    ROMs := 1     
+---Muxes : 
	  13 Input 24568 Bit        Muxes := 1     
	  11 Input 4090 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 2     
	   2 Input   17 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 2439  
	   2 Input   13 Bit        Muxes := 2     
	   2 Input   10 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 31    
	   2 Input    7 Bit        Muxes := 70    
	   3 Input    6 Bit        Muxes := 4     
	   2 Input    6 Bit        Muxes := 50    
	   2 Input    5 Bit        Muxes := 162   
	   3 Input    5 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 107   
	   2 Input    3 Bit        Muxes := 13    
	   4 Input    3 Bit        Muxes := 4     
	   3 Input    3 Bit        Muxes := 4     
	   6 Input    3 Bit        Muxes := 2     
	   5 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 467   
	   4 Input    2 Bit        Muxes := 3     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 4265  
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 3600 (col length:200)
BRAMs: 2940 (col length: RAMB18 200 RAMB36 100)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP mul_ln1118_153_reg_92720_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1124/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_153_reg_92720_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1748/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_153_reg_92720_reg.
DSP Report: register mul_ln1118_153_reg_92720_reg is absorbed into DSP mul_ln1118_153_reg_92720_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1124/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_153_reg_92720_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1124/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_153_reg_92720_reg.
DSP Report: Generating DSP mul_ln1118_151_reg_92710_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1122/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_151_reg_92710_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1746/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_151_reg_92710_reg.
DSP Report: register mul_ln1118_151_reg_92710_reg is absorbed into DSP mul_ln1118_151_reg_92710_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1122/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_151_reg_92710_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1122/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_151_reg_92710_reg.
DSP Report: Generating DSP mul_ln1118_152_reg_92715_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1123/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_152_reg_92715_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1747/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_152_reg_92715_reg.
DSP Report: register mul_ln1118_152_reg_92715_reg is absorbed into DSP mul_ln1118_152_reg_92715_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1123/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_152_reg_92715_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1123/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_152_reg_92715_reg.
DSP Report: Generating DSP mul_ln1118_156_reg_92735_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1127/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_156_reg_92735_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1487/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_156_reg_92735_reg.
DSP Report: register mul_ln1118_156_reg_92735_reg is absorbed into DSP mul_ln1118_156_reg_92735_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1127/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_156_reg_92735_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1127/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_156_reg_92735_reg.
DSP Report: Generating DSP mul_ln1118_154_reg_92725_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1125/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_154_reg_92725_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1485/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_154_reg_92725_reg.
DSP Report: register mul_ln1118_154_reg_92725_reg is absorbed into DSP mul_ln1118_154_reg_92725_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1125/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_154_reg_92725_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1125/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_154_reg_92725_reg.
DSP Report: Generating DSP mul_ln1118_155_reg_92730_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1126/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_155_reg_92730_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1486/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_155_reg_92730_reg.
DSP Report: register mul_ln1118_155_reg_92730_reg is absorbed into DSP mul_ln1118_155_reg_92730_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1126/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_155_reg_92730_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1126/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_155_reg_92730_reg.
DSP Report: Generating DSP mul_ln1118_157_reg_92740_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1128/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_157_reg_92740_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1488/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_157_reg_92740_reg.
DSP Report: register mul_ln1118_157_reg_92740_reg is absorbed into DSP mul_ln1118_157_reg_92740_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1128/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_157_reg_92740_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1128/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_157_reg_92740_reg.
DSP Report: Generating DSP mul_ln1118_159_reg_92750_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1130/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_159_reg_92750_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1490/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_159_reg_92750_reg.
DSP Report: register mul_ln1118_159_reg_92750_reg is absorbed into DSP mul_ln1118_159_reg_92750_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1130/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_159_reg_92750_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1130/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_159_reg_92750_reg.
DSP Report: Generating DSP mul_ln1118_158_reg_92745_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1129/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_158_reg_92745_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1489/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_158_reg_92745_reg.
DSP Report: register mul_ln1118_158_reg_92745_reg is absorbed into DSP mul_ln1118_158_reg_92745_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1129/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_158_reg_92745_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1129/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_158_reg_92745_reg.
DSP Report: Generating DSP mul_ln1118_162_reg_92765_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1133/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_162_reg_92765_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1493/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_162_reg_92765_reg.
DSP Report: register mul_ln1118_162_reg_92765_reg is absorbed into DSP mul_ln1118_162_reg_92765_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1133/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_162_reg_92765_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1133/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_162_reg_92765_reg.
DSP Report: Generating DSP mul_ln1118_160_reg_92755_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1131/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_160_reg_92755_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1491/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_160_reg_92755_reg.
DSP Report: register mul_ln1118_160_reg_92755_reg is absorbed into DSP mul_ln1118_160_reg_92755_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1131/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_160_reg_92755_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1131/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_160_reg_92755_reg.
DSP Report: Generating DSP mul_ln1118_161_reg_92760_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1132/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_161_reg_92760_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1492/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_161_reg_92760_reg.
DSP Report: register mul_ln1118_161_reg_92760_reg is absorbed into DSP mul_ln1118_161_reg_92760_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1132/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_161_reg_92760_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1132/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_161_reg_92760_reg.
DSP Report: Generating DSP mul_ln1118_1113_reg_97520_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1107_reg_80520_reg is absorbed into DSP mul_ln1118_1113_reg_97520_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2084/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1113_reg_97520_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1748/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1113_reg_97520_reg.
DSP Report: register mul_ln1118_1113_reg_97520_reg is absorbed into DSP mul_ln1118_1113_reg_97520_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2084/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1113_reg_97520_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2084/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1113_reg_97520_reg.
DSP Report: Generating DSP mul_ln1118_1111_reg_97510_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1105_reg_80510_reg is absorbed into DSP mul_ln1118_1111_reg_97510_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2082/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1111_reg_97510_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1746/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1111_reg_97510_reg.
DSP Report: register mul_ln1118_1111_reg_97510_reg is absorbed into DSP mul_ln1118_1111_reg_97510_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2082/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1111_reg_97510_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2082/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1111_reg_97510_reg.
DSP Report: Generating DSP mul_ln1118_1112_reg_97515_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1106_reg_80515_reg is absorbed into DSP mul_ln1118_1112_reg_97515_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2083/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1112_reg_97515_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1747/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1112_reg_97515_reg.
DSP Report: register mul_ln1118_1112_reg_97515_reg is absorbed into DSP mul_ln1118_1112_reg_97515_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2083/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1112_reg_97515_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2083/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1112_reg_97515_reg.
DSP Report: Generating DSP mul_ln1118_1116_reg_97535_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1110_reg_80535_reg is absorbed into DSP mul_ln1118_1116_reg_97535_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2087/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1116_reg_97535_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1487/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1116_reg_97535_reg.
DSP Report: register mul_ln1118_1116_reg_97535_reg is absorbed into DSP mul_ln1118_1116_reg_97535_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2087/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1116_reg_97535_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2087/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1116_reg_97535_reg.
DSP Report: Generating DSP mul_ln1118_1114_reg_97525_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1108_reg_80525_reg is absorbed into DSP mul_ln1118_1114_reg_97525_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2085/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1114_reg_97525_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1485/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1114_reg_97525_reg.
DSP Report: register mul_ln1118_1114_reg_97525_reg is absorbed into DSP mul_ln1118_1114_reg_97525_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2085/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1114_reg_97525_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2085/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1114_reg_97525_reg.
DSP Report: Generating DSP mul_ln1118_1115_reg_97530_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1109_reg_80530_reg is absorbed into DSP mul_ln1118_1115_reg_97530_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2086/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1115_reg_97530_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1486/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1115_reg_97530_reg.
DSP Report: register mul_ln1118_1115_reg_97530_reg is absorbed into DSP mul_ln1118_1115_reg_97530_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2086/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1115_reg_97530_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2086/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1115_reg_97530_reg.
DSP Report: Generating DSP mul_ln1118_1117_reg_97540_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1111_reg_80540_reg is absorbed into DSP mul_ln1118_1117_reg_97540_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2088/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1117_reg_97540_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1488/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1117_reg_97540_reg.
DSP Report: register mul_ln1118_1117_reg_97540_reg is absorbed into DSP mul_ln1118_1117_reg_97540_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2088/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1117_reg_97540_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2088/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1117_reg_97540_reg.
DSP Report: Generating DSP mul_ln1118_1119_reg_97550_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1113_reg_80550_reg is absorbed into DSP mul_ln1118_1119_reg_97550_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2090/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1119_reg_97550_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1490/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1119_reg_97550_reg.
DSP Report: register mul_ln1118_1119_reg_97550_reg is absorbed into DSP mul_ln1118_1119_reg_97550_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2090/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1119_reg_97550_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2090/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1119_reg_97550_reg.
DSP Report: Generating DSP mul_ln1118_1118_reg_97545_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1112_reg_80545_reg is absorbed into DSP mul_ln1118_1118_reg_97545_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2089/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1118_reg_97545_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1489/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1118_reg_97545_reg.
DSP Report: register mul_ln1118_1118_reg_97545_reg is absorbed into DSP mul_ln1118_1118_reg_97545_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2089/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1118_reg_97545_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2089/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1118_reg_97545_reg.
DSP Report: Generating DSP mul_ln1118_1122_reg_97565_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1116_reg_80565_reg is absorbed into DSP mul_ln1118_1122_reg_97565_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2093/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1122_reg_97565_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1493/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1122_reg_97565_reg.
DSP Report: register mul_ln1118_1122_reg_97565_reg is absorbed into DSP mul_ln1118_1122_reg_97565_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2093/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1122_reg_97565_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2093/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1122_reg_97565_reg.
DSP Report: Generating DSP mul_ln1118_1120_reg_97555_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1114_reg_80555_reg is absorbed into DSP mul_ln1118_1120_reg_97555_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2091/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1120_reg_97555_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1491/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1120_reg_97555_reg.
DSP Report: register mul_ln1118_1120_reg_97555_reg is absorbed into DSP mul_ln1118_1120_reg_97555_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2091/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1120_reg_97555_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2091/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1120_reg_97555_reg.
DSP Report: Generating DSP mul_ln1118_1121_reg_97560_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1115_reg_80560_reg is absorbed into DSP mul_ln1118_1121_reg_97560_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2092/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1121_reg_97560_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1492/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1121_reg_97560_reg.
DSP Report: register mul_ln1118_1121_reg_97560_reg is absorbed into DSP mul_ln1118_1121_reg_97560_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2092/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1121_reg_97560_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2092/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1121_reg_97560_reg.
DSP Report: Generating DSP mul_ln1118_777_reg_95840_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_771_reg_78840_reg is absorbed into DSP mul_ln1118_777_reg_95840_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1748/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_777_reg_95840_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1748/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_777_reg_95840_reg.
DSP Report: register mul_ln1118_777_reg_95840_reg is absorbed into DSP mul_ln1118_777_reg_95840_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1748/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_777_reg_95840_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1748/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_777_reg_95840_reg.
DSP Report: Generating DSP mul_ln1118_775_reg_95830_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_769_reg_78830_reg is absorbed into DSP mul_ln1118_775_reg_95830_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1746/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_775_reg_95830_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1746/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_775_reg_95830_reg.
DSP Report: register mul_ln1118_775_reg_95830_reg is absorbed into DSP mul_ln1118_775_reg_95830_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1746/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_775_reg_95830_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1746/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_775_reg_95830_reg.
DSP Report: Generating DSP mul_ln1118_776_reg_95835_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_770_reg_78835_reg is absorbed into DSP mul_ln1118_776_reg_95835_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1747/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_776_reg_95835_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1747/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_776_reg_95835_reg.
DSP Report: register mul_ln1118_776_reg_95835_reg is absorbed into DSP mul_ln1118_776_reg_95835_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1747/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_776_reg_95835_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1747/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_776_reg_95835_reg.
DSP Report: Generating DSP mul_ln1118_441_reg_94160_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_435_reg_77160_reg is absorbed into DSP mul_ln1118_441_reg_94160_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1412/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_441_reg_94160_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1748/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_441_reg_94160_reg.
DSP Report: register mul_ln1118_441_reg_94160_reg is absorbed into DSP mul_ln1118_441_reg_94160_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1412/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_441_reg_94160_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1412/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_441_reg_94160_reg.
DSP Report: Generating DSP mul_ln1118_439_reg_94150_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_433_reg_77150_reg is absorbed into DSP mul_ln1118_439_reg_94150_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1410/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_439_reg_94150_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1746/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_439_reg_94150_reg.
DSP Report: register mul_ln1118_439_reg_94150_reg is absorbed into DSP mul_ln1118_439_reg_94150_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1410/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_439_reg_94150_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1410/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_439_reg_94150_reg.
DSP Report: Generating DSP mul_ln1118_440_reg_94155_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_434_reg_77155_reg is absorbed into DSP mul_ln1118_440_reg_94155_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1411/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_440_reg_94155_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1747/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_440_reg_94155_reg.
DSP Report: register mul_ln1118_440_reg_94155_reg is absorbed into DSP mul_ln1118_440_reg_94155_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1411/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_440_reg_94155_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1411/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_440_reg_94155_reg.
DSP Report: Generating DSP mul_ln1118_465_reg_94280_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_459_reg_77280_reg is absorbed into DSP mul_ln1118_465_reg_94280_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1436/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_465_reg_94280_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1748/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_465_reg_94280_reg.
DSP Report: register mul_ln1118_465_reg_94280_reg is absorbed into DSP mul_ln1118_465_reg_94280_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1436/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_465_reg_94280_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1436/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_465_reg_94280_reg.
DSP Report: Generating DSP mul_ln1118_463_reg_94270_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_457_reg_77270_reg is absorbed into DSP mul_ln1118_463_reg_94270_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1434/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_463_reg_94270_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1746/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_463_reg_94270_reg.
DSP Report: register mul_ln1118_463_reg_94270_reg is absorbed into DSP mul_ln1118_463_reg_94270_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1434/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_463_reg_94270_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1434/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_463_reg_94270_reg.
DSP Report: Generating DSP mul_ln1118_464_reg_94275_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_458_reg_77275_reg is absorbed into DSP mul_ln1118_464_reg_94275_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1435/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_464_reg_94275_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1747/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_464_reg_94275_reg.
DSP Report: register mul_ln1118_464_reg_94275_reg is absorbed into DSP mul_ln1118_464_reg_94275_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1435/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_464_reg_94275_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1435/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_464_reg_94275_reg.
DSP Report: Generating DSP mul_ln1118_469_reg_94300_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_463_reg_77300_reg is absorbed into DSP mul_ln1118_469_reg_94300_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1440/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_469_reg_94300_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1488/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_469_reg_94300_reg.
DSP Report: register mul_ln1118_469_reg_94300_reg is absorbed into DSP mul_ln1118_469_reg_94300_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1440/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_469_reg_94300_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1440/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_469_reg_94300_reg.
DSP Report: Generating DSP mul_ln1118_471_reg_94310_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_465_reg_77310_reg is absorbed into DSP mul_ln1118_471_reg_94310_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1442/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_471_reg_94310_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1490/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_471_reg_94310_reg.
DSP Report: register mul_ln1118_471_reg_94310_reg is absorbed into DSP mul_ln1118_471_reg_94310_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1442/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_471_reg_94310_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1442/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_471_reg_94310_reg.
DSP Report: Generating DSP mul_ln1118_470_reg_94305_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_464_reg_77305_reg is absorbed into DSP mul_ln1118_470_reg_94305_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1441/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_470_reg_94305_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1489/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_470_reg_94305_reg.
DSP Report: register mul_ln1118_470_reg_94305_reg is absorbed into DSP mul_ln1118_470_reg_94305_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1441/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_470_reg_94305_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1441/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_470_reg_94305_reg.
DSP Report: Generating DSP mul_ln1118_474_reg_94325_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_468_reg_77325_reg is absorbed into DSP mul_ln1118_474_reg_94325_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1445/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_474_reg_94325_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1493/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_474_reg_94325_reg.
DSP Report: register mul_ln1118_474_reg_94325_reg is absorbed into DSP mul_ln1118_474_reg_94325_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1445/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_474_reg_94325_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1445/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_474_reg_94325_reg.
DSP Report: Generating DSP mul_ln1118_472_reg_94315_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_466_reg_77315_reg is absorbed into DSP mul_ln1118_472_reg_94315_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1443/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_472_reg_94315_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1491/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_472_reg_94315_reg.
DSP Report: register mul_ln1118_472_reg_94315_reg is absorbed into DSP mul_ln1118_472_reg_94315_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1443/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_472_reg_94315_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1443/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_472_reg_94315_reg.
DSP Report: Generating DSP mul_ln1118_473_reg_94320_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_467_reg_77320_reg is absorbed into DSP mul_ln1118_473_reg_94320_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1444/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_473_reg_94320_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1492/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_473_reg_94320_reg.
DSP Report: register mul_ln1118_473_reg_94320_reg is absorbed into DSP mul_ln1118_473_reg_94320_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1444/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_473_reg_94320_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1444/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_473_reg_94320_reg.
DSP Report: Generating DSP mul_ln1118_1141_reg_97660_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1135_reg_80660_reg is absorbed into DSP mul_ln1118_1141_reg_97660_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2112/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1141_reg_97660_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1488/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1141_reg_97660_reg.
DSP Report: register mul_ln1118_1141_reg_97660_reg is absorbed into DSP mul_ln1118_1141_reg_97660_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2112/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1141_reg_97660_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2112/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1141_reg_97660_reg.
DSP Report: Generating DSP mul_ln1118_1143_reg_97670_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1137_reg_80670_reg is absorbed into DSP mul_ln1118_1143_reg_97670_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2114/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1143_reg_97670_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1490/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1143_reg_97670_reg.
DSP Report: register mul_ln1118_1143_reg_97670_reg is absorbed into DSP mul_ln1118_1143_reg_97670_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2114/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1143_reg_97670_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2114/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1143_reg_97670_reg.
DSP Report: Generating DSP mul_ln1118_1142_reg_97665_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1136_reg_80665_reg is absorbed into DSP mul_ln1118_1142_reg_97665_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2113/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1142_reg_97665_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1489/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1142_reg_97665_reg.
DSP Report: register mul_ln1118_1142_reg_97665_reg is absorbed into DSP mul_ln1118_1142_reg_97665_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2113/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1142_reg_97665_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2113/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1142_reg_97665_reg.
DSP Report: Generating DSP mul_ln1118_1146_reg_97685_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1140_reg_80685_reg is absorbed into DSP mul_ln1118_1146_reg_97685_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2117/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1146_reg_97685_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1493/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1146_reg_97685_reg.
DSP Report: register mul_ln1118_1146_reg_97685_reg is absorbed into DSP mul_ln1118_1146_reg_97685_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2117/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1146_reg_97685_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2117/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1146_reg_97685_reg.
DSP Report: Generating DSP mul_ln1118_1144_reg_97675_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1138_reg_80675_reg is absorbed into DSP mul_ln1118_1144_reg_97675_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2115/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1144_reg_97675_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1491/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1144_reg_97675_reg.
DSP Report: register mul_ln1118_1144_reg_97675_reg is absorbed into DSP mul_ln1118_1144_reg_97675_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2115/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1144_reg_97675_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2115/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1144_reg_97675_reg.
DSP Report: Generating DSP mul_ln1118_1145_reg_97680_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1139_reg_80680_reg is absorbed into DSP mul_ln1118_1145_reg_97680_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2116/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1145_reg_97680_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1492/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1145_reg_97680_reg.
DSP Report: register mul_ln1118_1145_reg_97680_reg is absorbed into DSP mul_ln1118_1145_reg_97680_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2116/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1145_reg_97680_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2116/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1145_reg_97680_reg.
DSP Report: Generating DSP mul_ln1118_513_reg_94520_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_507_reg_77520_reg is absorbed into DSP mul_ln1118_513_reg_94520_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1484/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_513_reg_94520_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1748/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_513_reg_94520_reg.
DSP Report: register mul_ln1118_513_reg_94520_reg is absorbed into DSP mul_ln1118_513_reg_94520_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1484/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_513_reg_94520_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1484/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_513_reg_94520_reg.
DSP Report: Generating DSP mul_ln1118_511_reg_94510_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_505_reg_77510_reg is absorbed into DSP mul_ln1118_511_reg_94510_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1482/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_511_reg_94510_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1746/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_511_reg_94510_reg.
DSP Report: register mul_ln1118_511_reg_94510_reg is absorbed into DSP mul_ln1118_511_reg_94510_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1482/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_511_reg_94510_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1482/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_511_reg_94510_reg.
DSP Report: Generating DSP mul_ln1118_512_reg_94515_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_506_reg_77515_reg is absorbed into DSP mul_ln1118_512_reg_94515_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1483/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_512_reg_94515_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1747/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_512_reg_94515_reg.
DSP Report: register mul_ln1118_512_reg_94515_reg is absorbed into DSP mul_ln1118_512_reg_94515_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1483/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_512_reg_94515_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1483/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_512_reg_94515_reg.
DSP Report: Generating DSP mul_ln1118_516_reg_94535_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_510_reg_77535_reg is absorbed into DSP mul_ln1118_516_reg_94535_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1487/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_516_reg_94535_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1487/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_516_reg_94535_reg.
DSP Report: register mul_ln1118_516_reg_94535_reg is absorbed into DSP mul_ln1118_516_reg_94535_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1487/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_516_reg_94535_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1487/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_516_reg_94535_reg.
DSP Report: Generating DSP mul_ln1118_514_reg_94525_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_508_reg_77525_reg is absorbed into DSP mul_ln1118_514_reg_94525_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1485/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_514_reg_94525_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1485/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_514_reg_94525_reg.
DSP Report: register mul_ln1118_514_reg_94525_reg is absorbed into DSP mul_ln1118_514_reg_94525_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1485/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_514_reg_94525_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1485/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_514_reg_94525_reg.
DSP Report: Generating DSP mul_ln1118_515_reg_94530_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_509_reg_77530_reg is absorbed into DSP mul_ln1118_515_reg_94530_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1486/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_515_reg_94530_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1486/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_515_reg_94530_reg.
DSP Report: register mul_ln1118_515_reg_94530_reg is absorbed into DSP mul_ln1118_515_reg_94530_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1486/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_515_reg_94530_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1486/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_515_reg_94530_reg.
DSP Report: Generating DSP mul_ln1118_517_reg_94540_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_511_reg_77540_reg is absorbed into DSP mul_ln1118_517_reg_94540_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1488/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_517_reg_94540_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1488/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_517_reg_94540_reg.
DSP Report: register mul_ln1118_517_reg_94540_reg is absorbed into DSP mul_ln1118_517_reg_94540_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1488/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_517_reg_94540_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1488/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_517_reg_94540_reg.
DSP Report: Generating DSP mul_ln1118_519_reg_94550_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_513_reg_77550_reg is absorbed into DSP mul_ln1118_519_reg_94550_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1490/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_519_reg_94550_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1490/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_519_reg_94550_reg.
DSP Report: register mul_ln1118_519_reg_94550_reg is absorbed into DSP mul_ln1118_519_reg_94550_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1490/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_519_reg_94550_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1490/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_519_reg_94550_reg.
DSP Report: Generating DSP mul_ln1118_518_reg_94545_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_512_reg_77545_reg is absorbed into DSP mul_ln1118_518_reg_94545_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1489/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_518_reg_94545_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1489/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_518_reg_94545_reg.
DSP Report: register mul_ln1118_518_reg_94545_reg is absorbed into DSP mul_ln1118_518_reg_94545_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1489/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_518_reg_94545_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1489/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_518_reg_94545_reg.
DSP Report: Generating DSP mul_ln1118_522_reg_94565_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_516_reg_77565_reg is absorbed into DSP mul_ln1118_522_reg_94565_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1493/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_522_reg_94565_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1493/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_522_reg_94565_reg.
DSP Report: register mul_ln1118_522_reg_94565_reg is absorbed into DSP mul_ln1118_522_reg_94565_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1493/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_522_reg_94565_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1493/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_522_reg_94565_reg.
DSP Report: Generating DSP mul_ln1118_520_reg_94555_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_514_reg_77555_reg is absorbed into DSP mul_ln1118_520_reg_94555_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1491/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_520_reg_94555_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1491/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_520_reg_94555_reg.
DSP Report: register mul_ln1118_520_reg_94555_reg is absorbed into DSP mul_ln1118_520_reg_94555_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1491/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_520_reg_94555_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1491/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_520_reg_94555_reg.
DSP Report: Generating DSP mul_ln1118_521_reg_94560_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_515_reg_77560_reg is absorbed into DSP mul_ln1118_521_reg_94560_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1492/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_521_reg_94560_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1492/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_521_reg_94560_reg.
DSP Report: register mul_ln1118_521_reg_94560_reg is absorbed into DSP mul_ln1118_521_reg_94560_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1492/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_521_reg_94560_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1492/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_521_reg_94560_reg.
DSP Report: Generating DSP mul_ln1118_705_reg_95480_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_699_reg_78480_reg is absorbed into DSP mul_ln1118_705_reg_95480_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1676/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_705_reg_95480_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1748/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_705_reg_95480_reg.
DSP Report: register mul_ln1118_705_reg_95480_reg is absorbed into DSP mul_ln1118_705_reg_95480_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1676/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_705_reg_95480_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1676/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_705_reg_95480_reg.
DSP Report: Generating DSP mul_ln1118_134_reg_92625_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1105/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_134_reg_92625_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2137/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_134_reg_92625_reg.
DSP Report: register mul_ln1118_134_reg_92625_reg is absorbed into DSP mul_ln1118_134_reg_92625_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1105/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_134_reg_92625_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1105/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_134_reg_92625_reg.
DSP Report: Generating DSP mul_ln1118_138_reg_92645_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1109/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_138_reg_92645_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2165/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_138_reg_92645_reg.
DSP Report: register mul_ln1118_138_reg_92645_reg is absorbed into DSP mul_ln1118_138_reg_92645_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1109/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_138_reg_92645_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1109/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_138_reg_92645_reg.
DSP Report: Generating DSP mul_ln1118_136_reg_92635_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1107/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_136_reg_92635_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2163/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_136_reg_92635_reg.
DSP Report: register mul_ln1118_136_reg_92635_reg is absorbed into DSP mul_ln1118_136_reg_92635_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1107/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_136_reg_92635_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1107/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_136_reg_92635_reg.
DSP Report: Generating DSP mul_ln1118_137_reg_92640_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1108/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_137_reg_92640_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2164/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_137_reg_92640_reg.
DSP Report: register mul_ln1118_137_reg_92640_reg is absorbed into DSP mul_ln1118_137_reg_92640_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1108/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_137_reg_92640_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1108/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_137_reg_92640_reg.
DSP Report: Generating DSP mul_ln1118_1161_reg_97760_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1155_reg_80760_reg is absorbed into DSP mul_ln1118_1161_reg_97760_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2132/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1161_reg_97760_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2132/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1161_reg_97760_reg.
DSP Report: register mul_ln1118_1161_reg_97760_reg is absorbed into DSP mul_ln1118_1161_reg_97760_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2132/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1161_reg_97760_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2132/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1161_reg_97760_reg.
DSP Report: Generating DSP mul_ln1118_1159_reg_97750_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1153_reg_80750_reg is absorbed into DSP mul_ln1118_1159_reg_97750_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2130/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1159_reg_97750_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2130/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1159_reg_97750_reg.
DSP Report: register mul_ln1118_1159_reg_97750_reg is absorbed into DSP mul_ln1118_1159_reg_97750_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2130/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1159_reg_97750_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2130/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1159_reg_97750_reg.
DSP Report: Generating DSP mul_ln1118_1160_reg_97755_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1154_reg_80755_reg is absorbed into DSP mul_ln1118_1160_reg_97755_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2131/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1160_reg_97755_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2131/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1160_reg_97755_reg.
DSP Report: register mul_ln1118_1160_reg_97755_reg is absorbed into DSP mul_ln1118_1160_reg_97755_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2131/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1160_reg_97755_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2131/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1160_reg_97755_reg.
DSP Report: Generating DSP mul_ln1118_1165_reg_97780_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1159_reg_80780_reg is absorbed into DSP mul_ln1118_1165_reg_97780_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2136/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1165_reg_97780_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2136/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1165_reg_97780_reg.
DSP Report: register mul_ln1118_1165_reg_97780_reg is absorbed into DSP mul_ln1118_1165_reg_97780_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2136/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1165_reg_97780_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2136/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1165_reg_97780_reg.
DSP Report: Generating DSP mul_ln1118_1167_reg_97790_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1161_reg_80790_reg is absorbed into DSP mul_ln1118_1167_reg_97790_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2138/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1167_reg_97790_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2138/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1167_reg_97790_reg.
DSP Report: register mul_ln1118_1167_reg_97790_reg is absorbed into DSP mul_ln1118_1167_reg_97790_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2138/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1167_reg_97790_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2138/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1167_reg_97790_reg.
DSP Report: Generating DSP mul_ln1118_1166_reg_97785_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1160_reg_80785_reg is absorbed into DSP mul_ln1118_1166_reg_97785_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2137/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1166_reg_97785_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2137/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1166_reg_97785_reg.
DSP Report: register mul_ln1118_1166_reg_97785_reg is absorbed into DSP mul_ln1118_1166_reg_97785_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2137/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1166_reg_97785_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2137/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1166_reg_97785_reg.
DSP Report: Generating DSP mul_ln1118_1170_reg_97805_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1164_reg_80805_reg is absorbed into DSP mul_ln1118_1170_reg_97805_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2141/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1170_reg_97805_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2165/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1170_reg_97805_reg.
DSP Report: register mul_ln1118_1170_reg_97805_reg is absorbed into DSP mul_ln1118_1170_reg_97805_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2141/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1170_reg_97805_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2141/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1170_reg_97805_reg.
DSP Report: Generating DSP mul_ln1118_1168_reg_97795_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1162_reg_80795_reg is absorbed into DSP mul_ln1118_1168_reg_97795_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2139/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1168_reg_97795_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2163/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1168_reg_97795_reg.
DSP Report: register mul_ln1118_1168_reg_97795_reg is absorbed into DSP mul_ln1118_1168_reg_97795_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2139/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1168_reg_97795_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2139/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1168_reg_97795_reg.
DSP Report: Generating DSP mul_ln1118_1169_reg_97800_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1163_reg_80800_reg is absorbed into DSP mul_ln1118_1169_reg_97800_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2140/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1169_reg_97800_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2164/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1169_reg_97800_reg.
DSP Report: register mul_ln1118_1169_reg_97800_reg is absorbed into DSP mul_ln1118_1169_reg_97800_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2140/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1169_reg_97800_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2140/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1169_reg_97800_reg.
DSP Report: Generating DSP mul_ln1118_949_reg_96700_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_943_reg_79700_reg is absorbed into DSP mul_ln1118_949_reg_96700_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1920/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_949_reg_96700_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2136/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_949_reg_96700_reg.
DSP Report: register mul_ln1118_949_reg_96700_reg is absorbed into DSP mul_ln1118_949_reg_96700_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1920/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_949_reg_96700_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1920/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_949_reg_96700_reg.
DSP Report: Generating DSP mul_ln1118_951_reg_96710_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_945_reg_79710_reg is absorbed into DSP mul_ln1118_951_reg_96710_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1922/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_951_reg_96710_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2138/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_951_reg_96710_reg.
DSP Report: register mul_ln1118_951_reg_96710_reg is absorbed into DSP mul_ln1118_951_reg_96710_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1922/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_951_reg_96710_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1922/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_951_reg_96710_reg.
DSP Report: Generating DSP mul_ln1118_950_reg_96705_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_944_reg_79705_reg is absorbed into DSP mul_ln1118_950_reg_96705_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1921/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_950_reg_96705_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2137/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_950_reg_96705_reg.
DSP Report: register mul_ln1118_950_reg_96705_reg is absorbed into DSP mul_ln1118_950_reg_96705_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1921/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_950_reg_96705_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1921/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_950_reg_96705_reg.
DSP Report: Generating DSP mul_ln1118_954_reg_96725_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_948_reg_79725_reg is absorbed into DSP mul_ln1118_954_reg_96725_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1925/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_954_reg_96725_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2165/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_954_reg_96725_reg.
DSP Report: register mul_ln1118_954_reg_96725_reg is absorbed into DSP mul_ln1118_954_reg_96725_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1925/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_954_reg_96725_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1925/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_954_reg_96725_reg.
DSP Report: Generating DSP mul_ln1118_952_reg_96715_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_946_reg_79715_reg is absorbed into DSP mul_ln1118_952_reg_96715_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1923/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_952_reg_96715_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2163/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_952_reg_96715_reg.
DSP Report: register mul_ln1118_952_reg_96715_reg is absorbed into DSP mul_ln1118_952_reg_96715_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1923/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_952_reg_96715_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1923/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_952_reg_96715_reg.
DSP Report: Generating DSP mul_ln1118_953_reg_96720_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_947_reg_79720_reg is absorbed into DSP mul_ln1118_953_reg_96720_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1924/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_953_reg_96720_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2164/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_953_reg_96720_reg.
DSP Report: register mul_ln1118_953_reg_96720_reg is absorbed into DSP mul_ln1118_953_reg_96720_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1924/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_953_reg_96720_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1924/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_953_reg_96720_reg.
DSP Report: Generating DSP mul_ln1118_1194_reg_97925_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1188_reg_80925_reg is absorbed into DSP mul_ln1118_1194_reg_97925_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2165/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1194_reg_97925_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2165/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1194_reg_97925_reg.
DSP Report: register mul_ln1118_1194_reg_97925_reg is absorbed into DSP mul_ln1118_1194_reg_97925_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2165/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1194_reg_97925_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2165/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1194_reg_97925_reg.
DSP Report: Generating DSP mul_ln1118_1192_reg_97915_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1186_reg_80915_reg is absorbed into DSP mul_ln1118_1192_reg_97915_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2163/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1192_reg_97915_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2163/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1192_reg_97915_reg.
DSP Report: register mul_ln1118_1192_reg_97915_reg is absorbed into DSP mul_ln1118_1192_reg_97915_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2163/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1192_reg_97915_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2163/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1192_reg_97915_reg.
DSP Report: Generating DSP mul_ln1118_1193_reg_97920_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1187_reg_80920_reg is absorbed into DSP mul_ln1118_1193_reg_97920_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2164/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1193_reg_97920_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2164/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1193_reg_97920_reg.
DSP Report: register mul_ln1118_1193_reg_97920_reg is absorbed into DSP mul_ln1118_1193_reg_97920_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2164/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1193_reg_97920_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2164/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1193_reg_97920_reg.
DSP Report: Generating DSP mul_ln1118_273_reg_93320_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_267_reg_76320_reg is absorbed into DSP mul_ln1118_273_reg_93320_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1244/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_273_reg_93320_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2132/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_273_reg_93320_reg.
DSP Report: register mul_ln1118_273_reg_93320_reg is absorbed into DSP mul_ln1118_273_reg_93320_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1244/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_273_reg_93320_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1244/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_273_reg_93320_reg.
DSP Report: Generating DSP mul_ln1118_271_reg_93310_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_265_reg_76310_reg is absorbed into DSP mul_ln1118_271_reg_93310_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1242/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_271_reg_93310_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2130/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_271_reg_93310_reg.
DSP Report: register mul_ln1118_271_reg_93310_reg is absorbed into DSP mul_ln1118_271_reg_93310_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1242/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_271_reg_93310_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1242/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_271_reg_93310_reg.
DSP Report: Generating DSP mul_ln1118_272_reg_93315_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_266_reg_76315_reg is absorbed into DSP mul_ln1118_272_reg_93315_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1243/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_272_reg_93315_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2131/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_272_reg_93315_reg.
DSP Report: register mul_ln1118_272_reg_93315_reg is absorbed into DSP mul_ln1118_272_reg_93315_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1243/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_272_reg_93315_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1243/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_272_reg_93315_reg.
DSP Report: Generating DSP mul_ln1118_277_reg_93340_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_271_reg_76340_reg is absorbed into DSP mul_ln1118_277_reg_93340_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1248/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_277_reg_93340_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2136/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_277_reg_93340_reg.
DSP Report: register mul_ln1118_277_reg_93340_reg is absorbed into DSP mul_ln1118_277_reg_93340_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1248/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_277_reg_93340_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1248/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_277_reg_93340_reg.
DSP Report: Generating DSP mul_ln1118_279_reg_93350_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_273_reg_76350_reg is absorbed into DSP mul_ln1118_279_reg_93350_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1250/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_279_reg_93350_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2138/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_279_reg_93350_reg.
DSP Report: register mul_ln1118_279_reg_93350_reg is absorbed into DSP mul_ln1118_279_reg_93350_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1250/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_279_reg_93350_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1250/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_279_reg_93350_reg.
DSP Report: Generating DSP mul_ln1118_278_reg_93345_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_272_reg_76345_reg is absorbed into DSP mul_ln1118_278_reg_93345_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1249/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_278_reg_93345_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2137/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_278_reg_93345_reg.
DSP Report: register mul_ln1118_278_reg_93345_reg is absorbed into DSP mul_ln1118_278_reg_93345_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1249/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_278_reg_93345_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1249/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_278_reg_93345_reg.
DSP Report: Generating DSP mul_ln1118_282_reg_93365_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_276_reg_76365_reg is absorbed into DSP mul_ln1118_282_reg_93365_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1253/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_282_reg_93365_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2165/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_282_reg_93365_reg.
DSP Report: register mul_ln1118_282_reg_93365_reg is absorbed into DSP mul_ln1118_282_reg_93365_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1253/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_282_reg_93365_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1253/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_282_reg_93365_reg.
DSP Report: Generating DSP mul_ln1118_280_reg_93355_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_274_reg_76355_reg is absorbed into DSP mul_ln1118_280_reg_93355_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1251/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_280_reg_93355_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2163/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_280_reg_93355_reg.
DSP Report: register mul_ln1118_280_reg_93355_reg is absorbed into DSP mul_ln1118_280_reg_93355_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1251/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_280_reg_93355_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1251/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_280_reg_93355_reg.
DSP Report: Generating DSP mul_ln1118_281_reg_93360_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_275_reg_76360_reg is absorbed into DSP mul_ln1118_281_reg_93360_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1252/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_281_reg_93360_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2164/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_281_reg_93360_reg.
DSP Report: register mul_ln1118_281_reg_93360_reg is absorbed into DSP mul_ln1118_281_reg_93360_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1252/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_281_reg_93360_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1252/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_281_reg_93360_reg.
DSP Report: Generating DSP mul_ln1118_801_reg_95960_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_795_reg_78960_reg is absorbed into DSP mul_ln1118_801_reg_95960_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1772/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_801_reg_95960_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2132/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_801_reg_95960_reg.
DSP Report: register mul_ln1118_801_reg_95960_reg is absorbed into DSP mul_ln1118_801_reg_95960_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1772/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_801_reg_95960_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1772/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_801_reg_95960_reg.
DSP Report: Generating DSP mul_ln1118_799_reg_95950_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_793_reg_78950_reg is absorbed into DSP mul_ln1118_799_reg_95950_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1770/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_799_reg_95950_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2130/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_799_reg_95950_reg.
DSP Report: register mul_ln1118_799_reg_95950_reg is absorbed into DSP mul_ln1118_799_reg_95950_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1770/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_799_reg_95950_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1770/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_799_reg_95950_reg.
DSP Report: Generating DSP mul_ln1118_800_reg_95955_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_794_reg_78955_reg is absorbed into DSP mul_ln1118_800_reg_95955_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1771/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_800_reg_95955_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2131/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_800_reg_95955_reg.
DSP Report: register mul_ln1118_800_reg_95955_reg is absorbed into DSP mul_ln1118_800_reg_95955_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1771/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_800_reg_95955_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1771/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_800_reg_95955_reg.
DSP Report: Generating DSP mul_ln1118_805_reg_95980_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_799_reg_78980_reg is absorbed into DSP mul_ln1118_805_reg_95980_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1776/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_805_reg_95980_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2136/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_805_reg_95980_reg.
DSP Report: register mul_ln1118_805_reg_95980_reg is absorbed into DSP mul_ln1118_805_reg_95980_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1776/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_805_reg_95980_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1776/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_805_reg_95980_reg.
DSP Report: Generating DSP mul_ln1118_807_reg_95990_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_801_reg_78990_reg is absorbed into DSP mul_ln1118_807_reg_95990_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1778/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_807_reg_95990_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2138/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_807_reg_95990_reg.
DSP Report: register mul_ln1118_807_reg_95990_reg is absorbed into DSP mul_ln1118_807_reg_95990_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1778/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_807_reg_95990_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1778/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_807_reg_95990_reg.
DSP Report: Generating DSP mul_ln1118_806_reg_95985_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_800_reg_78985_reg is absorbed into DSP mul_ln1118_806_reg_95985_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1777/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_806_reg_95985_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2137/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_806_reg_95985_reg.
DSP Report: register mul_ln1118_806_reg_95985_reg is absorbed into DSP mul_ln1118_806_reg_95985_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1777/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_806_reg_95985_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1777/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_806_reg_95985_reg.
DSP Report: Generating DSP mul_ln1118_810_reg_96005_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_804_reg_79005_reg is absorbed into DSP mul_ln1118_810_reg_96005_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1781/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_810_reg_96005_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2165/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_810_reg_96005_reg.
DSP Report: register mul_ln1118_810_reg_96005_reg is absorbed into DSP mul_ln1118_810_reg_96005_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1781/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_810_reg_96005_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1781/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_810_reg_96005_reg.
DSP Report: Generating DSP mul_ln1118_808_reg_95995_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_802_reg_78995_reg is absorbed into DSP mul_ln1118_808_reg_95995_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1779/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_808_reg_95995_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2163/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_808_reg_95995_reg.
DSP Report: register mul_ln1118_808_reg_95995_reg is absorbed into DSP mul_ln1118_808_reg_95995_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1779/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_808_reg_95995_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1779/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_808_reg_95995_reg.
DSP Report: Generating DSP mul_ln1118_809_reg_96000_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_803_reg_79000_reg is absorbed into DSP mul_ln1118_809_reg_96000_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1780/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_809_reg_96000_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2164/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_809_reg_96000_reg.
DSP Report: register mul_ln1118_809_reg_96000_reg is absorbed into DSP mul_ln1118_809_reg_96000_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1780/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_809_reg_96000_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1780/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_809_reg_96000_reg.
DSP Report: Generating DSP mul_ln1118_1425_reg_99080_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1419_reg_82080_reg is absorbed into DSP mul_ln1118_1425_reg_99080_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2396/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1425_reg_99080_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2132/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1425_reg_99080_reg.
DSP Report: register mul_ln1118_1425_reg_99080_reg is absorbed into DSP mul_ln1118_1425_reg_99080_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2396/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1425_reg_99080_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2396/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1425_reg_99080_reg.
DSP Report: Generating DSP mul_ln1118_1423_reg_99070_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1417_reg_82070_reg is absorbed into DSP mul_ln1118_1423_reg_99070_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2394/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1423_reg_99070_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2130/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1423_reg_99070_reg.
DSP Report: register mul_ln1118_1423_reg_99070_reg is absorbed into DSP mul_ln1118_1423_reg_99070_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2394/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1423_reg_99070_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2394/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1423_reg_99070_reg.
DSP Report: Generating DSP mul_ln1118_1424_reg_99075_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1418_reg_82075_reg is absorbed into DSP mul_ln1118_1424_reg_99075_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2395/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1424_reg_99075_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2131/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1424_reg_99075_reg.
DSP Report: register mul_ln1118_1424_reg_99075_reg is absorbed into DSP mul_ln1118_1424_reg_99075_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2395/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1424_reg_99075_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2395/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1424_reg_99075_reg.
DSP Report: Generating DSP mul_ln1118_1429_reg_99100_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1423_reg_82100_reg is absorbed into DSP mul_ln1118_1429_reg_99100_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2400/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1429_reg_99100_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2136/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1429_reg_99100_reg.
DSP Report: register mul_ln1118_1429_reg_99100_reg is absorbed into DSP mul_ln1118_1429_reg_99100_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2400/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1429_reg_99100_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2400/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1429_reg_99100_reg.
DSP Report: Generating DSP mul_ln1118_1431_reg_99110_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1425_reg_82110_reg is absorbed into DSP mul_ln1118_1431_reg_99110_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2402/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1431_reg_99110_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2138/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1431_reg_99110_reg.
DSP Report: register mul_ln1118_1431_reg_99110_reg is absorbed into DSP mul_ln1118_1431_reg_99110_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2402/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1431_reg_99110_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2402/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1431_reg_99110_reg.
DSP Report: Generating DSP mul_ln1118_1430_reg_99105_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1424_reg_82105_reg is absorbed into DSP mul_ln1118_1430_reg_99105_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2401/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1430_reg_99105_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2137/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1430_reg_99105_reg.
DSP Report: register mul_ln1118_1430_reg_99105_reg is absorbed into DSP mul_ln1118_1430_reg_99105_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2401/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1430_reg_99105_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2401/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1430_reg_99105_reg.
DSP Report: Generating DSP mul_ln1118_1434_reg_99125_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1428_reg_82125_reg is absorbed into DSP mul_ln1118_1434_reg_99125_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2405/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1434_reg_99125_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2165/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1434_reg_99125_reg.
DSP Report: register mul_ln1118_1434_reg_99125_reg is absorbed into DSP mul_ln1118_1434_reg_99125_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2405/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1434_reg_99125_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2405/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1434_reg_99125_reg.
DSP Report: Generating DSP mul_ln1118_1432_reg_99115_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1426_reg_82115_reg is absorbed into DSP mul_ln1118_1432_reg_99115_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2403/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1432_reg_99115_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2163/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1432_reg_99115_reg.
DSP Report: register mul_ln1118_1432_reg_99115_reg is absorbed into DSP mul_ln1118_1432_reg_99115_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2403/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1432_reg_99115_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2403/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1432_reg_99115_reg.
DSP Report: Generating DSP mul_ln1118_1433_reg_99120_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1427_reg_82120_reg is absorbed into DSP mul_ln1118_1433_reg_99120_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2404/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1433_reg_99120_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2164/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1433_reg_99120_reg.
DSP Report: register mul_ln1118_1433_reg_99120_reg is absorbed into DSP mul_ln1118_1433_reg_99120_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2404/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1433_reg_99120_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2404/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1433_reg_99120_reg.
DSP Report: Generating DSP mul_ln1118_1449_reg_99200_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1443_reg_82200_reg is absorbed into DSP mul_ln1118_1449_reg_99200_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2420/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1449_reg_99200_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2132/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1449_reg_99200_reg.
DSP Report: register mul_ln1118_1449_reg_99200_reg is absorbed into DSP mul_ln1118_1449_reg_99200_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2420/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1449_reg_99200_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2420/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1449_reg_99200_reg.
DSP Report: Generating DSP mul_ln1118_1447_reg_99190_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1441_reg_82190_reg is absorbed into DSP mul_ln1118_1447_reg_99190_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2418/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1447_reg_99190_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2130/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1447_reg_99190_reg.
DSP Report: register mul_ln1118_1447_reg_99190_reg is absorbed into DSP mul_ln1118_1447_reg_99190_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2418/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1447_reg_99190_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2418/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1447_reg_99190_reg.
DSP Report: Generating DSP mul_ln1118_1448_reg_99195_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1442_reg_82195_reg is absorbed into DSP mul_ln1118_1448_reg_99195_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2419/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1448_reg_99195_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2131/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1448_reg_99195_reg.
DSP Report: register mul_ln1118_1448_reg_99195_reg is absorbed into DSP mul_ln1118_1448_reg_99195_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2419/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1448_reg_99195_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2419/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1448_reg_99195_reg.
DSP Report: Generating DSP mul_ln1118_661_reg_95260_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_655_reg_78260_reg is absorbed into DSP mul_ln1118_661_reg_95260_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1632/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_661_reg_95260_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2136/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_661_reg_95260_reg.
DSP Report: register mul_ln1118_661_reg_95260_reg is absorbed into DSP mul_ln1118_661_reg_95260_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1632/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_661_reg_95260_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1632/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_661_reg_95260_reg.
DSP Report: Generating DSP mul_ln1118_663_reg_95270_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_657_reg_78270_reg is absorbed into DSP mul_ln1118_663_reg_95270_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1634/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_663_reg_95270_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2138/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_663_reg_95270_reg.
DSP Report: register mul_ln1118_663_reg_95270_reg is absorbed into DSP mul_ln1118_663_reg_95270_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1634/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_663_reg_95270_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1634/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_663_reg_95270_reg.
DSP Report: Generating DSP mul_ln1118_662_reg_95265_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_656_reg_78265_reg is absorbed into DSP mul_ln1118_662_reg_95265_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1633/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_662_reg_95265_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2137/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_662_reg_95265_reg.
DSP Report: register mul_ln1118_662_reg_95265_reg is absorbed into DSP mul_ln1118_662_reg_95265_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1633/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_662_reg_95265_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1633/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_662_reg_95265_reg.
DSP Report: Generating DSP mul_ln1118_666_reg_95285_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_660_reg_78285_reg is absorbed into DSP mul_ln1118_666_reg_95285_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1637/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_666_reg_95285_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2165/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_666_reg_95285_reg.
DSP Report: register mul_ln1118_666_reg_95285_reg is absorbed into DSP mul_ln1118_666_reg_95285_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1637/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_666_reg_95285_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1637/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_666_reg_95285_reg.
DSP Report: Generating DSP mul_ln1118_664_reg_95275_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_658_reg_78275_reg is absorbed into DSP mul_ln1118_664_reg_95275_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1635/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_664_reg_95275_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2163/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_664_reg_95275_reg.
DSP Report: register mul_ln1118_664_reg_95275_reg is absorbed into DSP mul_ln1118_664_reg_95275_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1635/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_664_reg_95275_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1635/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_664_reg_95275_reg.
DSP Report: Generating DSP mul_ln1118_665_reg_95280_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_659_reg_78280_reg is absorbed into DSP mul_ln1118_665_reg_95280_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1636/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_665_reg_95280_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2164/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_665_reg_95280_reg.
DSP Report: register mul_ln1118_665_reg_95280_reg is absorbed into DSP mul_ln1118_665_reg_95280_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1636/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_665_reg_95280_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1636/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_665_reg_95280_reg.
DSP Report: Generating DSP mul_ln1118_381_reg_93860_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_375_reg_76860_reg is absorbed into DSP mul_ln1118_381_reg_93860_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1352/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_381_reg_93860_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1424/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_381_reg_93860_reg.
DSP Report: register mul_ln1118_381_reg_93860_reg is absorbed into DSP mul_ln1118_381_reg_93860_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1352/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_381_reg_93860_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1352/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_381_reg_93860_reg.
DSP Report: Generating DSP mul_ln1118_379_reg_93850_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_373_reg_76850_reg is absorbed into DSP mul_ln1118_379_reg_93850_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1350/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_379_reg_93850_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1422/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_379_reg_93850_reg.
DSP Report: register mul_ln1118_379_reg_93850_reg is absorbed into DSP mul_ln1118_379_reg_93850_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1350/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_379_reg_93850_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1350/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_379_reg_93850_reg.
DSP Report: Generating DSP mul_ln1118_380_reg_93855_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_374_reg_76855_reg is absorbed into DSP mul_ln1118_380_reg_93855_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1351/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_380_reg_93855_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1423/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_380_reg_93855_reg.
DSP Report: register mul_ln1118_380_reg_93855_reg is absorbed into DSP mul_ln1118_380_reg_93855_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1351/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_380_reg_93855_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1351/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_380_reg_93855_reg.
DSP Report: Generating DSP mul_ln1118_816_reg_96035_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_810_reg_79035_reg is absorbed into DSP mul_ln1118_816_reg_96035_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1787/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_816_reg_96035_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1427/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_816_reg_96035_reg.
DSP Report: register mul_ln1118_816_reg_96035_reg is absorbed into DSP mul_ln1118_816_reg_96035_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1787/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_816_reg_96035_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1787/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_816_reg_96035_reg.
DSP Report: Generating DSP mul_ln1118_814_reg_96025_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_808_reg_79025_reg is absorbed into DSP mul_ln1118_814_reg_96025_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1785/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_814_reg_96025_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1425/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_814_reg_96025_reg.
DSP Report: register mul_ln1118_814_reg_96025_reg is absorbed into DSP mul_ln1118_814_reg_96025_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1785/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_814_reg_96025_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1785/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_814_reg_96025_reg.
DSP Report: Generating DSP mul_ln1118_815_reg_96030_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_809_reg_79030_reg is absorbed into DSP mul_ln1118_815_reg_96030_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1786/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_815_reg_96030_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1426/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_815_reg_96030_reg.
DSP Report: register mul_ln1118_815_reg_96030_reg is absorbed into DSP mul_ln1118_815_reg_96030_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1786/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_815_reg_96030_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1786/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_815_reg_96030_reg.
DSP Report: Generating DSP mul_ln1118_360_reg_93755_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_354_reg_76755_reg is absorbed into DSP mul_ln1118_360_reg_93755_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1331/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_360_reg_93755_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1427/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_360_reg_93755_reg.
DSP Report: register mul_ln1118_360_reg_93755_reg is absorbed into DSP mul_ln1118_360_reg_93755_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1331/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_360_reg_93755_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1331/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_360_reg_93755_reg.
DSP Report: Generating DSP mul_ln1118_358_reg_93745_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_352_reg_76745_reg is absorbed into DSP mul_ln1118_358_reg_93745_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1329/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_358_reg_93745_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1425/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_358_reg_93745_reg.
DSP Report: register mul_ln1118_358_reg_93745_reg is absorbed into DSP mul_ln1118_358_reg_93745_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1329/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_358_reg_93745_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1329/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_358_reg_93745_reg.
DSP Report: Generating DSP mul_ln1118_359_reg_93750_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_353_reg_76750_reg is absorbed into DSP mul_ln1118_359_reg_93750_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1330/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_359_reg_93750_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1426/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_359_reg_93750_reg.
DSP Report: register mul_ln1118_359_reg_93750_reg is absorbed into DSP mul_ln1118_359_reg_93750_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1330/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_359_reg_93750_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1330/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_359_reg_93750_reg.
DSP Report: Generating DSP mul_ln1118_357_reg_93740_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_351_reg_76740_reg is absorbed into DSP mul_ln1118_357_reg_93740_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1328/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_357_reg_93740_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1424/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_357_reg_93740_reg.
DSP Report: register mul_ln1118_357_reg_93740_reg is absorbed into DSP mul_ln1118_357_reg_93740_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1328/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_357_reg_93740_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1328/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_357_reg_93740_reg.
DSP Report: Generating DSP mul_ln1118_453_reg_94220_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_447_reg_77220_reg is absorbed into DSP mul_ln1118_453_reg_94220_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1424/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_453_reg_94220_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1424/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_453_reg_94220_reg.
DSP Report: register mul_ln1118_453_reg_94220_reg is absorbed into DSP mul_ln1118_453_reg_94220_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1424/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_453_reg_94220_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1424/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_453_reg_94220_reg.
DSP Report: Generating DSP mul_ln1118_451_reg_94210_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_445_reg_77210_reg is absorbed into DSP mul_ln1118_451_reg_94210_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1422/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_451_reg_94210_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1422/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_451_reg_94210_reg.
DSP Report: register mul_ln1118_451_reg_94210_reg is absorbed into DSP mul_ln1118_451_reg_94210_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1422/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_451_reg_94210_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1422/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_451_reg_94210_reg.
DSP Report: Generating DSP mul_ln1118_452_reg_94215_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_446_reg_77215_reg is absorbed into DSP mul_ln1118_452_reg_94215_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1423/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_452_reg_94215_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1423/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_452_reg_94215_reg.
DSP Report: register mul_ln1118_452_reg_94215_reg is absorbed into DSP mul_ln1118_452_reg_94215_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1423/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_452_reg_94215_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1423/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_452_reg_94215_reg.
DSP Report: Generating DSP mul_ln1118_456_reg_94235_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_450_reg_77235_reg is absorbed into DSP mul_ln1118_456_reg_94235_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1427/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_456_reg_94235_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1427/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_456_reg_94235_reg.
DSP Report: register mul_ln1118_456_reg_94235_reg is absorbed into DSP mul_ln1118_456_reg_94235_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1427/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_456_reg_94235_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1427/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_456_reg_94235_reg.
DSP Report: Generating DSP mul_ln1118_454_reg_94225_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_448_reg_77225_reg is absorbed into DSP mul_ln1118_454_reg_94225_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1425/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_454_reg_94225_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1425/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_454_reg_94225_reg.
DSP Report: register mul_ln1118_454_reg_94225_reg is absorbed into DSP mul_ln1118_454_reg_94225_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1425/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_454_reg_94225_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1425/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_454_reg_94225_reg.
DSP Report: Generating DSP mul_ln1118_455_reg_94230_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_449_reg_77230_reg is absorbed into DSP mul_ln1118_455_reg_94230_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1426/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_455_reg_94230_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1426/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_455_reg_94230_reg.
DSP Report: register mul_ln1118_455_reg_94230_reg is absorbed into DSP mul_ln1118_455_reg_94230_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1426/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_455_reg_94230_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1426/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_455_reg_94230_reg.
DSP Report: Generating DSP mul_ln1118_457_reg_94240_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_451_reg_77240_reg is absorbed into DSP mul_ln1118_457_reg_94240_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1428/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_457_reg_94240_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1428/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_457_reg_94240_reg.
DSP Report: register mul_ln1118_457_reg_94240_reg is absorbed into DSP mul_ln1118_457_reg_94240_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1428/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_457_reg_94240_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1428/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_457_reg_94240_reg.
DSP Report: Generating DSP mul_ln1118_459_reg_94250_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_453_reg_77250_reg is absorbed into DSP mul_ln1118_459_reg_94250_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1430/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_459_reg_94250_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1430/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_459_reg_94250_reg.
DSP Report: register mul_ln1118_459_reg_94250_reg is absorbed into DSP mul_ln1118_459_reg_94250_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1430/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_459_reg_94250_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1430/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_459_reg_94250_reg.
DSP Report: Generating DSP mul_ln1118_458_reg_94245_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_452_reg_77245_reg is absorbed into DSP mul_ln1118_458_reg_94245_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1429/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_458_reg_94245_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1429/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_458_reg_94245_reg.
DSP Report: register mul_ln1118_458_reg_94245_reg is absorbed into DSP mul_ln1118_458_reg_94245_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1429/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_458_reg_94245_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1429/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_458_reg_94245_reg.
DSP Report: Generating DSP mul_ln1118_462_reg_94265_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_456_reg_77265_reg is absorbed into DSP mul_ln1118_462_reg_94265_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1433/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_462_reg_94265_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1433/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_462_reg_94265_reg.
DSP Report: register mul_ln1118_462_reg_94265_reg is absorbed into DSP mul_ln1118_462_reg_94265_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1433/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_462_reg_94265_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1433/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_462_reg_94265_reg.
DSP Report: Generating DSP mul_ln1118_460_reg_94255_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_454_reg_77255_reg is absorbed into DSP mul_ln1118_460_reg_94255_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1431/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_460_reg_94255_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1431/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_460_reg_94255_reg.
DSP Report: register mul_ln1118_460_reg_94255_reg is absorbed into DSP mul_ln1118_460_reg_94255_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1431/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_460_reg_94255_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1431/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_460_reg_94255_reg.
DSP Report: Generating DSP mul_ln1118_461_reg_94260_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_455_reg_77260_reg is absorbed into DSP mul_ln1118_461_reg_94260_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1432/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_461_reg_94260_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1432/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_461_reg_94260_reg.
DSP Report: register mul_ln1118_461_reg_94260_reg is absorbed into DSP mul_ln1118_461_reg_94260_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1432/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_461_reg_94260_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1432/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_461_reg_94260_reg.
DSP Report: Generating DSP mul_ln1118_333_reg_93620_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_327_reg_76620_reg is absorbed into DSP mul_ln1118_333_reg_93620_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1304/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_333_reg_93620_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1424/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_333_reg_93620_reg.
DSP Report: register mul_ln1118_333_reg_93620_reg is absorbed into DSP mul_ln1118_333_reg_93620_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1304/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_333_reg_93620_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1304/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_333_reg_93620_reg.
DSP Report: Generating DSP mul_ln1118_331_reg_93610_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_325_reg_76610_reg is absorbed into DSP mul_ln1118_331_reg_93610_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1302/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_331_reg_93610_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1422/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_331_reg_93610_reg.
DSP Report: register mul_ln1118_331_reg_93610_reg is absorbed into DSP mul_ln1118_331_reg_93610_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1302/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_331_reg_93610_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1302/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_331_reg_93610_reg.
DSP Report: Generating DSP mul_ln1118_332_reg_93615_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_326_reg_76615_reg is absorbed into DSP mul_ln1118_332_reg_93615_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1303/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_332_reg_93615_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1423/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_332_reg_93615_reg.
DSP Report: register mul_ln1118_332_reg_93615_reg is absorbed into DSP mul_ln1118_332_reg_93615_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1303/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_332_reg_93615_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1303/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_332_reg_93615_reg.
DSP Report: Generating DSP mul_ln1118_525_reg_94580_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_519_reg_77580_reg is absorbed into DSP mul_ln1118_525_reg_94580_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1496/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_525_reg_94580_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1424/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_525_reg_94580_reg.
DSP Report: register mul_ln1118_525_reg_94580_reg is absorbed into DSP mul_ln1118_525_reg_94580_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1496/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_525_reg_94580_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1496/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_525_reg_94580_reg.
DSP Report: Generating DSP mul_ln1118_523_reg_94570_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_517_reg_77570_reg is absorbed into DSP mul_ln1118_523_reg_94570_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1494/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_523_reg_94570_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1422/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_523_reg_94570_reg.
DSP Report: register mul_ln1118_523_reg_94570_reg is absorbed into DSP mul_ln1118_523_reg_94570_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1494/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_523_reg_94570_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1494/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_523_reg_94570_reg.
DSP Report: Generating DSP mul_ln1118_524_reg_94575_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_518_reg_77575_reg is absorbed into DSP mul_ln1118_524_reg_94575_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1495/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_524_reg_94575_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1423/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_524_reg_94575_reg.
DSP Report: register mul_ln1118_524_reg_94575_reg is absorbed into DSP mul_ln1118_524_reg_94575_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1495/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_524_reg_94575_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1495/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_524_reg_94575_reg.
DSP Report: Generating DSP mul_ln1118_528_reg_94595_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_522_reg_77595_reg is absorbed into DSP mul_ln1118_528_reg_94595_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1499/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_528_reg_94595_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1427/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_528_reg_94595_reg.
DSP Report: register mul_ln1118_528_reg_94595_reg is absorbed into DSP mul_ln1118_528_reg_94595_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1499/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_528_reg_94595_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1499/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_528_reg_94595_reg.
DSP Report: Generating DSP mul_ln1118_526_reg_94585_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_520_reg_77585_reg is absorbed into DSP mul_ln1118_526_reg_94585_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1497/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_526_reg_94585_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1425/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_526_reg_94585_reg.
DSP Report: register mul_ln1118_526_reg_94585_reg is absorbed into DSP mul_ln1118_526_reg_94585_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1497/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_526_reg_94585_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1497/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_526_reg_94585_reg.
DSP Report: Generating DSP mul_ln1118_527_reg_94590_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_521_reg_77590_reg is absorbed into DSP mul_ln1118_527_reg_94590_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1498/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_527_reg_94590_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1426/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_527_reg_94590_reg.
DSP Report: register mul_ln1118_527_reg_94590_reg is absorbed into DSP mul_ln1118_527_reg_94590_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1498/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_527_reg_94590_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1498/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_527_reg_94590_reg.
DSP Report: Generating DSP mul_ln1118_529_reg_94600_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_523_reg_77600_reg is absorbed into DSP mul_ln1118_529_reg_94600_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1500/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_529_reg_94600_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1428/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_529_reg_94600_reg.
DSP Report: register mul_ln1118_529_reg_94600_reg is absorbed into DSP mul_ln1118_529_reg_94600_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1500/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_529_reg_94600_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1500/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_529_reg_94600_reg.
DSP Report: Generating DSP mul_ln1118_531_reg_94610_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_525_reg_77610_reg is absorbed into DSP mul_ln1118_531_reg_94610_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1502/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_531_reg_94610_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1430/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_531_reg_94610_reg.
DSP Report: register mul_ln1118_531_reg_94610_reg is absorbed into DSP mul_ln1118_531_reg_94610_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1502/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_531_reg_94610_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1502/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_531_reg_94610_reg.
DSP Report: Generating DSP mul_ln1118_530_reg_94605_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_524_reg_77605_reg is absorbed into DSP mul_ln1118_530_reg_94605_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1501/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_530_reg_94605_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1429/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_530_reg_94605_reg.
DSP Report: register mul_ln1118_530_reg_94605_reg is absorbed into DSP mul_ln1118_530_reg_94605_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1501/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_530_reg_94605_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1501/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_530_reg_94605_reg.
DSP Report: Generating DSP mul_ln1118_534_reg_94625_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_528_reg_77625_reg is absorbed into DSP mul_ln1118_534_reg_94625_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1505/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_534_reg_94625_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1433/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_534_reg_94625_reg.
DSP Report: register mul_ln1118_534_reg_94625_reg is absorbed into DSP mul_ln1118_534_reg_94625_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1505/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_534_reg_94625_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1505/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_534_reg_94625_reg.
DSP Report: Generating DSP mul_ln1118_532_reg_94615_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_526_reg_77615_reg is absorbed into DSP mul_ln1118_532_reg_94615_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1503/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_532_reg_94615_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1431/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_532_reg_94615_reg.
DSP Report: register mul_ln1118_532_reg_94615_reg is absorbed into DSP mul_ln1118_532_reg_94615_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1503/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_532_reg_94615_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1503/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_532_reg_94615_reg.
DSP Report: Generating DSP mul_ln1118_533_reg_94620_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_527_reg_77620_reg is absorbed into DSP mul_ln1118_533_reg_94620_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1504/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_533_reg_94620_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1432/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_533_reg_94620_reg.
DSP Report: register mul_ln1118_533_reg_94620_reg is absorbed into DSP mul_ln1118_533_reg_94620_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1504/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_533_reg_94620_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1504/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_533_reg_94620_reg.
DSP Report: Generating DSP mul_ln1118_669_reg_95300_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_663_reg_78300_reg is absorbed into DSP mul_ln1118_669_reg_95300_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1640/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_669_reg_95300_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1424/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_669_reg_95300_reg.
DSP Report: register mul_ln1118_669_reg_95300_reg is absorbed into DSP mul_ln1118_669_reg_95300_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1640/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_669_reg_95300_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1640/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_669_reg_95300_reg.
DSP Report: Generating DSP mul_ln1118_667_reg_95290_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_661_reg_78290_reg is absorbed into DSP mul_ln1118_667_reg_95290_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1638/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_667_reg_95290_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1422/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_667_reg_95290_reg.
DSP Report: register mul_ln1118_667_reg_95290_reg is absorbed into DSP mul_ln1118_667_reg_95290_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1638/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_667_reg_95290_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1638/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_667_reg_95290_reg.
DSP Report: Generating DSP mul_ln1118_668_reg_95295_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_662_reg_78295_reg is absorbed into DSP mul_ln1118_668_reg_95295_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1639/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_668_reg_95295_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1423/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_668_reg_95295_reg.
DSP Report: register mul_ln1118_668_reg_95295_reg is absorbed into DSP mul_ln1118_668_reg_95295_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1639/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_668_reg_95295_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1639/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_668_reg_95295_reg.
DSP Report: Generating DSP mul_ln1118_672_reg_95315_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_666_reg_78315_reg is absorbed into DSP mul_ln1118_672_reg_95315_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1643/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_672_reg_95315_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1427/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_672_reg_95315_reg.
DSP Report: register mul_ln1118_672_reg_95315_reg is absorbed into DSP mul_ln1118_672_reg_95315_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1643/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_672_reg_95315_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1643/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_672_reg_95315_reg.
DSP Report: Generating DSP mul_ln1118_670_reg_95305_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_664_reg_78305_reg is absorbed into DSP mul_ln1118_670_reg_95305_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1641/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_670_reg_95305_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1425/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_670_reg_95305_reg.
DSP Report: register mul_ln1118_670_reg_95305_reg is absorbed into DSP mul_ln1118_670_reg_95305_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1641/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_670_reg_95305_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1641/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_670_reg_95305_reg.
DSP Report: Generating DSP mul_ln1118_671_reg_95310_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_665_reg_78310_reg is absorbed into DSP mul_ln1118_671_reg_95310_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1642/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_671_reg_95310_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1426/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_671_reg_95310_reg.
DSP Report: register mul_ln1118_671_reg_95310_reg is absorbed into DSP mul_ln1118_671_reg_95310_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1642/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_671_reg_95310_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1642/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_671_reg_95310_reg.
DSP Report: Generating DSP mul_ln1118_673_reg_95320_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_667_reg_78320_reg is absorbed into DSP mul_ln1118_673_reg_95320_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1644/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_673_reg_95320_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1428/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_673_reg_95320_reg.
DSP Report: register mul_ln1118_673_reg_95320_reg is absorbed into DSP mul_ln1118_673_reg_95320_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1644/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_673_reg_95320_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1644/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_673_reg_95320_reg.
DSP Report: Generating DSP mul_ln1118_675_reg_95330_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_669_reg_78330_reg is absorbed into DSP mul_ln1118_675_reg_95330_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1646/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_675_reg_95330_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1430/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_675_reg_95330_reg.
DSP Report: register mul_ln1118_675_reg_95330_reg is absorbed into DSP mul_ln1118_675_reg_95330_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1646/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_675_reg_95330_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1646/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_675_reg_95330_reg.
DSP Report: Generating DSP mul_ln1118_674_reg_95325_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_668_reg_78325_reg is absorbed into DSP mul_ln1118_674_reg_95325_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1645/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_674_reg_95325_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1429/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_674_reg_95325_reg.
DSP Report: register mul_ln1118_674_reg_95325_reg is absorbed into DSP mul_ln1118_674_reg_95325_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1645/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_674_reg_95325_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1645/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_674_reg_95325_reg.
DSP Report: Generating DSP mul_ln1118_678_reg_95345_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_672_reg_78345_reg is absorbed into DSP mul_ln1118_678_reg_95345_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1649/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_678_reg_95345_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1433/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_678_reg_95345_reg.
DSP Report: register mul_ln1118_678_reg_95345_reg is absorbed into DSP mul_ln1118_678_reg_95345_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1649/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_678_reg_95345_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1649/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_678_reg_95345_reg.
DSP Report: Generating DSP mul_ln1118_676_reg_95335_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_670_reg_78335_reg is absorbed into DSP mul_ln1118_676_reg_95335_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1647/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_676_reg_95335_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1431/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_676_reg_95335_reg.
DSP Report: register mul_ln1118_676_reg_95335_reg is absorbed into DSP mul_ln1118_676_reg_95335_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1647/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_676_reg_95335_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1647/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_676_reg_95335_reg.
DSP Report: Generating DSP mul_ln1118_677_reg_95340_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_671_reg_78340_reg is absorbed into DSP mul_ln1118_677_reg_95340_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1648/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_677_reg_95340_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1432/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_677_reg_95340_reg.
DSP Report: register mul_ln1118_677_reg_95340_reg is absorbed into DSP mul_ln1118_677_reg_95340_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1648/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_677_reg_95340_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1648/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_677_reg_95340_reg.
DSP Report: Generating DSP mul_ln1118_573_reg_94820_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_567_reg_77820_reg is absorbed into DSP mul_ln1118_573_reg_94820_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1544/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_573_reg_94820_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1424/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_573_reg_94820_reg.
DSP Report: register mul_ln1118_573_reg_94820_reg is absorbed into DSP mul_ln1118_573_reg_94820_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1544/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_573_reg_94820_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1544/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_573_reg_94820_reg.
DSP Report: Generating DSP mul_ln1118_571_reg_94810_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_565_reg_77810_reg is absorbed into DSP mul_ln1118_571_reg_94810_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1542/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_571_reg_94810_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1422/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_571_reg_94810_reg.
DSP Report: register mul_ln1118_571_reg_94810_reg is absorbed into DSP mul_ln1118_571_reg_94810_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1542/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_571_reg_94810_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1542/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_571_reg_94810_reg.
DSP Report: Generating DSP mul_ln1118_572_reg_94815_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_566_reg_77815_reg is absorbed into DSP mul_ln1118_572_reg_94815_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1543/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_572_reg_94815_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1423/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_572_reg_94815_reg.
DSP Report: register mul_ln1118_572_reg_94815_reg is absorbed into DSP mul_ln1118_572_reg_94815_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1543/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_572_reg_94815_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1543/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_572_reg_94815_reg.
DSP Report: Generating DSP mul_ln1118_577_reg_94840_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_571_reg_77840_reg is absorbed into DSP mul_ln1118_577_reg_94840_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1548/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_577_reg_94840_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1428/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_577_reg_94840_reg.
DSP Report: register mul_ln1118_577_reg_94840_reg is absorbed into DSP mul_ln1118_577_reg_94840_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1548/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_577_reg_94840_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1548/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_577_reg_94840_reg.
DSP Report: Generating DSP mul_ln1118_579_reg_94850_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_573_reg_77850_reg is absorbed into DSP mul_ln1118_579_reg_94850_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1550/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_579_reg_94850_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1430/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_579_reg_94850_reg.
DSP Report: register mul_ln1118_579_reg_94850_reg is absorbed into DSP mul_ln1118_579_reg_94850_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1550/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_579_reg_94850_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1550/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_579_reg_94850_reg.
DSP Report: Generating DSP mul_ln1118_578_reg_94845_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_572_reg_77845_reg is absorbed into DSP mul_ln1118_578_reg_94845_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1549/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_578_reg_94845_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1429/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_578_reg_94845_reg.
DSP Report: register mul_ln1118_578_reg_94845_reg is absorbed into DSP mul_ln1118_578_reg_94845_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1549/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_578_reg_94845_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1549/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_578_reg_94845_reg.
DSP Report: Generating DSP mul_ln1118_582_reg_94865_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_576_reg_77865_reg is absorbed into DSP mul_ln1118_582_reg_94865_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1553/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_582_reg_94865_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1433/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_582_reg_94865_reg.
DSP Report: register mul_ln1118_582_reg_94865_reg is absorbed into DSP mul_ln1118_582_reg_94865_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1553/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_582_reg_94865_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1553/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_582_reg_94865_reg.
DSP Report: Generating DSP mul_ln1118_580_reg_94855_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_574_reg_77855_reg is absorbed into DSP mul_ln1118_580_reg_94855_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1551/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_580_reg_94855_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1431/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_580_reg_94855_reg.
DSP Report: register mul_ln1118_580_reg_94855_reg is absorbed into DSP mul_ln1118_580_reg_94855_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1551/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_580_reg_94855_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1551/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_580_reg_94855_reg.
DSP Report: Generating DSP mul_ln1118_581_reg_94860_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_575_reg_77860_reg is absorbed into DSP mul_ln1118_581_reg_94860_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1552/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_581_reg_94860_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1432/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_581_reg_94860_reg.
DSP Report: register mul_ln1118_581_reg_94860_reg is absorbed into DSP mul_ln1118_581_reg_94860_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1552/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_581_reg_94860_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1552/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_581_reg_94860_reg.
DSP Report: Generating DSP mul_ln1118_1791_reg_88489_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1785_reg_84619_reg is absorbed into DSP mul_ln1118_1791_reg_88489_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U645/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1791_reg_88489_reg.
DSP Report: register phi_ln76_56_reg_82694_reg is absorbed into DSP mul_ln1118_1791_reg_88489_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U405/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1791_reg_88489_reg.
DSP Report: register mul_ln1118_1791_reg_88489_reg is absorbed into DSP mul_ln1118_1791_reg_88489_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U645/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1791_reg_88489_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U645/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1791_reg_88489_reg.
DSP Report: Generating DSP mul_ln1118_1790_reg_88484_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1784_reg_84609_reg is absorbed into DSP mul_ln1118_1790_reg_88484_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U644/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1790_reg_88484_reg.
DSP Report: register phi_ln76_55_reg_82684_reg is absorbed into DSP mul_ln1118_1790_reg_88484_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U404/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1790_reg_88484_reg.
DSP Report: register mul_ln1118_1790_reg_88484_reg is absorbed into DSP mul_ln1118_1790_reg_88484_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U644/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1790_reg_88484_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U644/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1790_reg_88484_reg.
DSP Report: Generating DSP mul_ln1118_1793_reg_88499_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1787_reg_84639_reg is absorbed into DSP mul_ln1118_1793_reg_88499_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U647/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1793_reg_88499_reg.
DSP Report: register phi_ln76_250_reg_84634_reg is absorbed into DSP mul_ln1118_1793_reg_88499_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U407/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1793_reg_88499_reg.
DSP Report: register mul_ln1118_1793_reg_88499_reg is absorbed into DSP mul_ln1118_1793_reg_88499_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U647/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1793_reg_88499_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U647/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1793_reg_88499_reg.
DSP Report: Generating DSP mul_ln1118_1792_reg_88494_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1786_reg_84629_reg is absorbed into DSP mul_ln1118_1792_reg_88494_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U646/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1792_reg_88494_reg.
DSP Report: register phi_ln76_249_reg_84624_reg is absorbed into DSP mul_ln1118_1792_reg_88494_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U406/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1792_reg_88494_reg.
DSP Report: register mul_ln1118_1792_reg_88494_reg is absorbed into DSP mul_ln1118_1792_reg_88494_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U646/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1792_reg_88494_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U646/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1792_reg_88494_reg.
DSP Report: Generating DSP mul_ln1118_1795_reg_88509_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U649/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1795_reg_88509_reg.
DSP Report: register phi_ln76_60_reg_82734_reg is absorbed into DSP mul_ln1118_1795_reg_88509_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U409/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1795_reg_88509_reg.
DSP Report: register mul_ln1118_1795_reg_88509_reg is absorbed into DSP mul_ln1118_1795_reg_88509_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U649/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1795_reg_88509_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U649/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1795_reg_88509_reg.
DSP Report: Generating DSP mul_ln1118_1794_reg_88504_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U648/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1794_reg_88504_reg.
DSP Report: register phi_ln76_59_reg_82724_reg is absorbed into DSP mul_ln1118_1794_reg_88504_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U408/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1794_reg_88504_reg.
DSP Report: register mul_ln1118_1794_reg_88504_reg is absorbed into DSP mul_ln1118_1794_reg_88504_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U648/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1794_reg_88504_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U648/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1794_reg_88504_reg.
DSP Report: Generating DSP mul_ln1118_1797_reg_88519_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_mul_mul_16s_10s_26_3_1_U651/myproject_mul_mul_16s_10s_26_3_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_ln1118_1797_reg_88519_reg.
DSP Report: register phi_ln76_254_reg_84674_reg is absorbed into DSP mul_ln1118_1797_reg_88519_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U411/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1797_reg_88519_reg.
DSP Report: register mul_ln1118_1797_reg_88519_reg is absorbed into DSP mul_ln1118_1797_reg_88519_reg.
DSP Report: register myproject_mul_mul_16s_10s_26_3_1_U651/myproject_mul_mul_16s_10s_26_3_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_ln1118_1797_reg_88519_reg.
DSP Report: operator myproject_mul_mul_16s_10s_26_3_1_U651/myproject_mul_mul_16s_10s_26_3_1_DSP48_1_U/p_reg0 is absorbed into DSP mul_ln1118_1797_reg_88519_reg.
DSP Report: Generating DSP mul_ln1118_1796_reg_88514_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U650/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1796_reg_88514_reg.
DSP Report: register phi_ln76_253_reg_84664_reg is absorbed into DSP mul_ln1118_1796_reg_88514_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U410/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1796_reg_88514_reg.
DSP Report: register mul_ln1118_1796_reg_88514_reg is absorbed into DSP mul_ln1118_1796_reg_88514_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U650/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1796_reg_88514_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U650/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1796_reg_88514_reg.
DSP Report: Generating DSP mul_ln1118_1783_reg_88449_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1777_reg_84539_reg is absorbed into DSP mul_ln1118_1783_reg_88449_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U637/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1783_reg_88449_reg.
DSP Report: register phi_ln76_56_reg_82694_reg is absorbed into DSP mul_ln1118_1783_reg_88449_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U405/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1783_reg_88449_reg.
DSP Report: register mul_ln1118_1783_reg_88449_reg is absorbed into DSP mul_ln1118_1783_reg_88449_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U637/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1783_reg_88449_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U637/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1783_reg_88449_reg.
DSP Report: Generating DSP mul_ln1118_1782_reg_88444_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1776_reg_84529_reg is absorbed into DSP mul_ln1118_1782_reg_88444_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U636/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1782_reg_88444_reg.
DSP Report: register phi_ln76_55_reg_82684_reg is absorbed into DSP mul_ln1118_1782_reg_88444_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U404/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1782_reg_88444_reg.
DSP Report: register mul_ln1118_1782_reg_88444_reg is absorbed into DSP mul_ln1118_1782_reg_88444_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U636/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1782_reg_88444_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U636/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1782_reg_88444_reg.
DSP Report: Generating DSP mul_ln1118_1785_reg_88459_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1779_reg_84559_reg is absorbed into DSP mul_ln1118_1785_reg_88459_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U639/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1785_reg_88459_reg.
DSP Report: register phi_ln76_250_reg_84634_reg is absorbed into DSP mul_ln1118_1785_reg_88459_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U407/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1785_reg_88459_reg.
DSP Report: register mul_ln1118_1785_reg_88459_reg is absorbed into DSP mul_ln1118_1785_reg_88459_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U639/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1785_reg_88459_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U639/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1785_reg_88459_reg.
DSP Report: Generating DSP mul_ln1118_1784_reg_88454_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1778_reg_84549_reg is absorbed into DSP mul_ln1118_1784_reg_88454_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U638/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1784_reg_88454_reg.
DSP Report: register phi_ln76_249_reg_84624_reg is absorbed into DSP mul_ln1118_1784_reg_88454_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U406/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1784_reg_88454_reg.
DSP Report: register mul_ln1118_1784_reg_88454_reg is absorbed into DSP mul_ln1118_1784_reg_88454_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U638/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1784_reg_88454_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U638/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1784_reg_88454_reg.
DSP Report: Generating DSP mul_ln1118_1787_reg_88469_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1781_reg_84579_reg is absorbed into DSP mul_ln1118_1787_reg_88469_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U641/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1787_reg_88469_reg.
DSP Report: register phi_ln76_60_reg_82734_reg is absorbed into DSP mul_ln1118_1787_reg_88469_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U409/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1787_reg_88469_reg.
DSP Report: register mul_ln1118_1787_reg_88469_reg is absorbed into DSP mul_ln1118_1787_reg_88469_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U641/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1787_reg_88469_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U641/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1787_reg_88469_reg.
DSP Report: Generating DSP mul_ln1118_1786_reg_88464_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1780_reg_84569_reg is absorbed into DSP mul_ln1118_1786_reg_88464_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U640/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1786_reg_88464_reg.
DSP Report: register phi_ln76_59_reg_82724_reg is absorbed into DSP mul_ln1118_1786_reg_88464_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U408/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1786_reg_88464_reg.
DSP Report: register mul_ln1118_1786_reg_88464_reg is absorbed into DSP mul_ln1118_1786_reg_88464_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U640/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1786_reg_88464_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U640/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1786_reg_88464_reg.
DSP Report: Generating DSP mul_ln1118_1789_reg_88479_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1783_reg_84599_reg is absorbed into DSP mul_ln1118_1789_reg_88479_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U643/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1789_reg_88479_reg.
DSP Report: register phi_ln76_254_reg_84674_reg is absorbed into DSP mul_ln1118_1789_reg_88479_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U411/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1789_reg_88479_reg.
DSP Report: register mul_ln1118_1789_reg_88479_reg is absorbed into DSP mul_ln1118_1789_reg_88479_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U643/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1789_reg_88479_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U643/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1789_reg_88479_reg.
DSP Report: Generating DSP mul_ln1118_1788_reg_88474_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1782_reg_84589_reg is absorbed into DSP mul_ln1118_1788_reg_88474_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U642/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1788_reg_88474_reg.
DSP Report: register phi_ln76_253_reg_84664_reg is absorbed into DSP mul_ln1118_1788_reg_88474_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U410/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1788_reg_88474_reg.
DSP Report: register mul_ln1118_1788_reg_88474_reg is absorbed into DSP mul_ln1118_1788_reg_88474_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U642/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1788_reg_88474_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U642/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1788_reg_88474_reg.
DSP Report: Generating DSP mul_ln1118_1775_reg_88409_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1769_reg_84459_reg is absorbed into DSP mul_ln1118_1775_reg_88409_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U629/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1775_reg_88409_reg.
DSP Report: register phi_ln76_56_reg_82694_reg is absorbed into DSP mul_ln1118_1775_reg_88409_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U405/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1775_reg_88409_reg.
DSP Report: register mul_ln1118_1775_reg_88409_reg is absorbed into DSP mul_ln1118_1775_reg_88409_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U629/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1775_reg_88409_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U629/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1775_reg_88409_reg.
DSP Report: Generating DSP mul_ln1118_1774_reg_88404_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1768_reg_84449_reg is absorbed into DSP mul_ln1118_1774_reg_88404_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U628/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1774_reg_88404_reg.
DSP Report: register phi_ln76_55_reg_82684_reg is absorbed into DSP mul_ln1118_1774_reg_88404_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U404/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1774_reg_88404_reg.
DSP Report: register mul_ln1118_1774_reg_88404_reg is absorbed into DSP mul_ln1118_1774_reg_88404_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U628/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1774_reg_88404_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U628/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1774_reg_88404_reg.
DSP Report: Generating DSP mul_ln1118_1777_reg_88419_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1771_reg_84479_reg is absorbed into DSP mul_ln1118_1777_reg_88419_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U631/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1777_reg_88419_reg.
DSP Report: register phi_ln76_250_reg_84634_reg is absorbed into DSP mul_ln1118_1777_reg_88419_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U407/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1777_reg_88419_reg.
DSP Report: register mul_ln1118_1777_reg_88419_reg is absorbed into DSP mul_ln1118_1777_reg_88419_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U631/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1777_reg_88419_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U631/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1777_reg_88419_reg.
DSP Report: Generating DSP mul_ln1118_1776_reg_88414_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1770_reg_84469_reg is absorbed into DSP mul_ln1118_1776_reg_88414_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U630/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1776_reg_88414_reg.
DSP Report: register phi_ln76_249_reg_84624_reg is absorbed into DSP mul_ln1118_1776_reg_88414_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U406/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1776_reg_88414_reg.
DSP Report: register mul_ln1118_1776_reg_88414_reg is absorbed into DSP mul_ln1118_1776_reg_88414_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U630/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1776_reg_88414_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U630/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1776_reg_88414_reg.
DSP Report: Generating DSP mul_ln1118_1779_reg_88429_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1773_reg_84499_reg is absorbed into DSP mul_ln1118_1779_reg_88429_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U633/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1779_reg_88429_reg.
DSP Report: register phi_ln76_60_reg_82734_reg is absorbed into DSP mul_ln1118_1779_reg_88429_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U409/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1779_reg_88429_reg.
DSP Report: register mul_ln1118_1779_reg_88429_reg is absorbed into DSP mul_ln1118_1779_reg_88429_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U633/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1779_reg_88429_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U633/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1779_reg_88429_reg.
DSP Report: Generating DSP mul_ln1118_1778_reg_88424_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1772_reg_84489_reg is absorbed into DSP mul_ln1118_1778_reg_88424_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U632/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1778_reg_88424_reg.
DSP Report: register phi_ln76_59_reg_82724_reg is absorbed into DSP mul_ln1118_1778_reg_88424_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U408/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1778_reg_88424_reg.
DSP Report: register mul_ln1118_1778_reg_88424_reg is absorbed into DSP mul_ln1118_1778_reg_88424_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U632/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1778_reg_88424_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U632/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1778_reg_88424_reg.
DSP Report: Generating DSP mul_ln1118_1781_reg_88439_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1775_reg_84519_reg is absorbed into DSP mul_ln1118_1781_reg_88439_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U635/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1781_reg_88439_reg.
DSP Report: register phi_ln76_254_reg_84674_reg is absorbed into DSP mul_ln1118_1781_reg_88439_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U411/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1781_reg_88439_reg.
DSP Report: register mul_ln1118_1781_reg_88439_reg is absorbed into DSP mul_ln1118_1781_reg_88439_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U635/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1781_reg_88439_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U635/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1781_reg_88439_reg.
DSP Report: Generating DSP mul_ln1118_1780_reg_88434_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1774_reg_84509_reg is absorbed into DSP mul_ln1118_1780_reg_88434_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U634/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1780_reg_88434_reg.
DSP Report: register phi_ln76_253_reg_84664_reg is absorbed into DSP mul_ln1118_1780_reg_88434_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U410/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1780_reg_88434_reg.
DSP Report: register mul_ln1118_1780_reg_88434_reg is absorbed into DSP mul_ln1118_1780_reg_88434_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U634/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1780_reg_88434_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U634/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1780_reg_88434_reg.
DSP Report: Generating DSP mul_ln1118_1767_reg_88369_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1761_reg_84379_reg is absorbed into DSP mul_ln1118_1767_reg_88369_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U621/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1767_reg_88369_reg.
DSP Report: register phi_ln76_56_reg_82694_reg is absorbed into DSP mul_ln1118_1767_reg_88369_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U405/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1767_reg_88369_reg.
DSP Report: register mul_ln1118_1767_reg_88369_reg is absorbed into DSP mul_ln1118_1767_reg_88369_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U621/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1767_reg_88369_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U621/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1767_reg_88369_reg.
DSP Report: Generating DSP mul_ln1118_1766_reg_88364_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1760_reg_84369_reg is absorbed into DSP mul_ln1118_1766_reg_88364_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U620/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1766_reg_88364_reg.
DSP Report: register phi_ln76_55_reg_82684_reg is absorbed into DSP mul_ln1118_1766_reg_88364_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U404/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1766_reg_88364_reg.
DSP Report: register mul_ln1118_1766_reg_88364_reg is absorbed into DSP mul_ln1118_1766_reg_88364_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U620/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1766_reg_88364_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U620/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1766_reg_88364_reg.
DSP Report: Generating DSP mul_ln1118_1769_reg_88379_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1763_reg_84399_reg is absorbed into DSP mul_ln1118_1769_reg_88379_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U623/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1769_reg_88379_reg.
DSP Report: register phi_ln76_250_reg_84634_reg is absorbed into DSP mul_ln1118_1769_reg_88379_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U407/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1769_reg_88379_reg.
DSP Report: register mul_ln1118_1769_reg_88379_reg is absorbed into DSP mul_ln1118_1769_reg_88379_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U623/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1769_reg_88379_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U623/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1769_reg_88379_reg.
DSP Report: Generating DSP mul_ln1118_1768_reg_88374_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1762_reg_84389_reg is absorbed into DSP mul_ln1118_1768_reg_88374_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U622/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1768_reg_88374_reg.
DSP Report: register phi_ln76_249_reg_84624_reg is absorbed into DSP mul_ln1118_1768_reg_88374_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U406/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1768_reg_88374_reg.
DSP Report: register mul_ln1118_1768_reg_88374_reg is absorbed into DSP mul_ln1118_1768_reg_88374_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U622/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1768_reg_88374_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U622/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1768_reg_88374_reg.
DSP Report: Generating DSP mul_ln1118_1771_reg_88389_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1765_reg_84419_reg is absorbed into DSP mul_ln1118_1771_reg_88389_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U625/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1771_reg_88389_reg.
DSP Report: register phi_ln76_60_reg_82734_reg is absorbed into DSP mul_ln1118_1771_reg_88389_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U409/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1771_reg_88389_reg.
DSP Report: register mul_ln1118_1771_reg_88389_reg is absorbed into DSP mul_ln1118_1771_reg_88389_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U625/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1771_reg_88389_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U625/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1771_reg_88389_reg.
DSP Report: Generating DSP mul_ln1118_1770_reg_88384_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1764_reg_84409_reg is absorbed into DSP mul_ln1118_1770_reg_88384_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U624/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1770_reg_88384_reg.
DSP Report: register phi_ln76_59_reg_82724_reg is absorbed into DSP mul_ln1118_1770_reg_88384_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U408/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1770_reg_88384_reg.
DSP Report: register mul_ln1118_1770_reg_88384_reg is absorbed into DSP mul_ln1118_1770_reg_88384_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U624/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1770_reg_88384_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U624/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1770_reg_88384_reg.
DSP Report: Generating DSP mul_ln1118_1773_reg_88399_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1767_reg_84439_reg is absorbed into DSP mul_ln1118_1773_reg_88399_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U627/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1773_reg_88399_reg.
DSP Report: register phi_ln76_254_reg_84674_reg is absorbed into DSP mul_ln1118_1773_reg_88399_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U411/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1773_reg_88399_reg.
DSP Report: register mul_ln1118_1773_reg_88399_reg is absorbed into DSP mul_ln1118_1773_reg_88399_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U627/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1773_reg_88399_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U627/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1773_reg_88399_reg.
DSP Report: Generating DSP mul_ln1118_1772_reg_88394_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1766_reg_84429_reg is absorbed into DSP mul_ln1118_1772_reg_88394_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U626/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1772_reg_88394_reg.
DSP Report: register phi_ln76_253_reg_84664_reg is absorbed into DSP mul_ln1118_1772_reg_88394_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U410/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1772_reg_88394_reg.
DSP Report: register mul_ln1118_1772_reg_88394_reg is absorbed into DSP mul_ln1118_1772_reg_88394_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U626/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1772_reg_88394_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U626/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1772_reg_88394_reg.
DSP Report: Generating DSP mul_ln1118_1759_reg_88329_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1753_reg_84299_reg is absorbed into DSP mul_ln1118_1759_reg_88329_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U613/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1759_reg_88329_reg.
DSP Report: register phi_ln76_56_reg_82694_reg is absorbed into DSP mul_ln1118_1759_reg_88329_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U405/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1759_reg_88329_reg.
DSP Report: register mul_ln1118_1759_reg_88329_reg is absorbed into DSP mul_ln1118_1759_reg_88329_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U613/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1759_reg_88329_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U613/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1759_reg_88329_reg.
DSP Report: Generating DSP mul_ln1118_1758_reg_88324_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1752_reg_84289_reg is absorbed into DSP mul_ln1118_1758_reg_88324_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U612/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1758_reg_88324_reg.
DSP Report: register phi_ln76_55_reg_82684_reg is absorbed into DSP mul_ln1118_1758_reg_88324_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U404/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1758_reg_88324_reg.
DSP Report: register mul_ln1118_1758_reg_88324_reg is absorbed into DSP mul_ln1118_1758_reg_88324_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U612/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1758_reg_88324_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U612/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1758_reg_88324_reg.
DSP Report: Generating DSP mul_ln1118_1761_reg_88339_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1755_reg_84319_reg is absorbed into DSP mul_ln1118_1761_reg_88339_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U615/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1761_reg_88339_reg.
DSP Report: register phi_ln76_250_reg_84634_reg is absorbed into DSP mul_ln1118_1761_reg_88339_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U407/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1761_reg_88339_reg.
DSP Report: register mul_ln1118_1761_reg_88339_reg is absorbed into DSP mul_ln1118_1761_reg_88339_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U615/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1761_reg_88339_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U615/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1761_reg_88339_reg.
DSP Report: Generating DSP mul_ln1118_1760_reg_88334_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1754_reg_84309_reg is absorbed into DSP mul_ln1118_1760_reg_88334_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U614/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1760_reg_88334_reg.
DSP Report: register phi_ln76_249_reg_84624_reg is absorbed into DSP mul_ln1118_1760_reg_88334_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U406/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1760_reg_88334_reg.
DSP Report: register mul_ln1118_1760_reg_88334_reg is absorbed into DSP mul_ln1118_1760_reg_88334_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U614/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1760_reg_88334_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U614/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1760_reg_88334_reg.
DSP Report: Generating DSP mul_ln1118_1763_reg_88349_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1757_reg_84339_reg is absorbed into DSP mul_ln1118_1763_reg_88349_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U617/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1763_reg_88349_reg.
DSP Report: register phi_ln76_60_reg_82734_reg is absorbed into DSP mul_ln1118_1763_reg_88349_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U409/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1763_reg_88349_reg.
DSP Report: register mul_ln1118_1763_reg_88349_reg is absorbed into DSP mul_ln1118_1763_reg_88349_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U617/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1763_reg_88349_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U617/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1763_reg_88349_reg.
DSP Report: Generating DSP mul_ln1118_1762_reg_88344_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1756_reg_84329_reg is absorbed into DSP mul_ln1118_1762_reg_88344_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U616/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1762_reg_88344_reg.
DSP Report: register phi_ln76_59_reg_82724_reg is absorbed into DSP mul_ln1118_1762_reg_88344_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U408/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1762_reg_88344_reg.
DSP Report: register mul_ln1118_1762_reg_88344_reg is absorbed into DSP mul_ln1118_1762_reg_88344_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U616/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1762_reg_88344_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U616/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1762_reg_88344_reg.
DSP Report: Generating DSP mul_ln1118_1765_reg_88359_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1759_reg_84359_reg is absorbed into DSP mul_ln1118_1765_reg_88359_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U619/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1765_reg_88359_reg.
DSP Report: register phi_ln76_254_reg_84674_reg is absorbed into DSP mul_ln1118_1765_reg_88359_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U411/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1765_reg_88359_reg.
DSP Report: register mul_ln1118_1765_reg_88359_reg is absorbed into DSP mul_ln1118_1765_reg_88359_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U619/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1765_reg_88359_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U619/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1765_reg_88359_reg.
DSP Report: Generating DSP mul_ln1118_1764_reg_88354_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1758_reg_84349_reg is absorbed into DSP mul_ln1118_1764_reg_88354_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U618/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1764_reg_88354_reg.
DSP Report: register phi_ln76_253_reg_84664_reg is absorbed into DSP mul_ln1118_1764_reg_88354_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U410/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1764_reg_88354_reg.
DSP Report: register mul_ln1118_1764_reg_88354_reg is absorbed into DSP mul_ln1118_1764_reg_88354_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U618/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1764_reg_88354_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U618/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1764_reg_88354_reg.
DSP Report: Generating DSP mul_ln1118_1551_reg_87289_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U405/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1551_reg_87289_reg.
DSP Report: register phi_ln76_56_reg_82694_reg is absorbed into DSP mul_ln1118_1551_reg_87289_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U405/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1551_reg_87289_reg.
DSP Report: register mul_ln1118_1551_reg_87289_reg is absorbed into DSP mul_ln1118_1551_reg_87289_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U405/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1551_reg_87289_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U405/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1551_reg_87289_reg.
DSP Report: Generating DSP mul_ln1118_1550_reg_87284_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U404/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1550_reg_87284_reg.
DSP Report: register phi_ln76_55_reg_82684_reg is absorbed into DSP mul_ln1118_1550_reg_87284_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U404/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1550_reg_87284_reg.
DSP Report: register mul_ln1118_1550_reg_87284_reg is absorbed into DSP mul_ln1118_1550_reg_87284_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U404/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1550_reg_87284_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U404/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1550_reg_87284_reg.
DSP Report: Generating DSP mul_ln1118_1553_reg_87299_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U407/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1553_reg_87299_reg.
DSP Report: register phi_ln76_250_reg_84634_reg is absorbed into DSP mul_ln1118_1553_reg_87299_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U407/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1553_reg_87299_reg.
DSP Report: register mul_ln1118_1553_reg_87299_reg is absorbed into DSP mul_ln1118_1553_reg_87299_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U407/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1553_reg_87299_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U407/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1553_reg_87299_reg.
DSP Report: Generating DSP mul_ln1118_1552_reg_87294_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U406/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1552_reg_87294_reg.
DSP Report: register phi_ln76_249_reg_84624_reg is absorbed into DSP mul_ln1118_1552_reg_87294_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U406/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1552_reg_87294_reg.
DSP Report: register mul_ln1118_1552_reg_87294_reg is absorbed into DSP mul_ln1118_1552_reg_87294_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U406/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1552_reg_87294_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U406/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1552_reg_87294_reg.
DSP Report: Generating DSP mul_ln1118_1555_reg_87309_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U409/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1555_reg_87309_reg.
DSP Report: register phi_ln76_60_reg_82734_reg is absorbed into DSP mul_ln1118_1555_reg_87309_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U409/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1555_reg_87309_reg.
DSP Report: register mul_ln1118_1555_reg_87309_reg is absorbed into DSP mul_ln1118_1555_reg_87309_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U409/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1555_reg_87309_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U409/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1555_reg_87309_reg.
DSP Report: Generating DSP mul_ln1118_1554_reg_87304_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U408/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1554_reg_87304_reg.
DSP Report: register phi_ln76_59_reg_82724_reg is absorbed into DSP mul_ln1118_1554_reg_87304_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U408/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1554_reg_87304_reg.
DSP Report: register mul_ln1118_1554_reg_87304_reg is absorbed into DSP mul_ln1118_1554_reg_87304_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U408/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1554_reg_87304_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U408/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1554_reg_87304_reg.
DSP Report: Generating DSP mul_ln1118_1557_reg_87319_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U411/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1557_reg_87319_reg.
DSP Report: register phi_ln76_254_reg_84674_reg is absorbed into DSP mul_ln1118_1557_reg_87319_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U411/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1557_reg_87319_reg.
DSP Report: register mul_ln1118_1557_reg_87319_reg is absorbed into DSP mul_ln1118_1557_reg_87319_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U411/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1557_reg_87319_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U411/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1557_reg_87319_reg.
DSP Report: Generating DSP mul_ln1118_1556_reg_87314_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U410/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1556_reg_87314_reg.
DSP Report: register phi_ln76_253_reg_84664_reg is absorbed into DSP mul_ln1118_1556_reg_87314_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U410/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1556_reg_87314_reg.
DSP Report: register mul_ln1118_1556_reg_87314_reg is absorbed into DSP mul_ln1118_1556_reg_87314_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U410/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1556_reg_87314_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U410/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1556_reg_87314_reg.
DSP Report: Generating DSP mul_ln1118_1751_reg_88289_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1745_reg_84219_reg is absorbed into DSP mul_ln1118_1751_reg_88289_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U605/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1751_reg_88289_reg.
DSP Report: register phi_ln76_56_reg_82694_reg is absorbed into DSP mul_ln1118_1751_reg_88289_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U405/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1751_reg_88289_reg.
DSP Report: register mul_ln1118_1751_reg_88289_reg is absorbed into DSP mul_ln1118_1751_reg_88289_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U605/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1751_reg_88289_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U605/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1751_reg_88289_reg.
DSP Report: Generating DSP mul_ln1118_1750_reg_88284_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1744_reg_84209_reg is absorbed into DSP mul_ln1118_1750_reg_88284_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U604/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1750_reg_88284_reg.
DSP Report: register phi_ln76_55_reg_82684_reg is absorbed into DSP mul_ln1118_1750_reg_88284_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U404/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1750_reg_88284_reg.
DSP Report: register mul_ln1118_1750_reg_88284_reg is absorbed into DSP mul_ln1118_1750_reg_88284_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U604/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1750_reg_88284_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U604/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1750_reg_88284_reg.
DSP Report: Generating DSP mul_ln1118_1753_reg_88299_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1747_reg_84239_reg is absorbed into DSP mul_ln1118_1753_reg_88299_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U607/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1753_reg_88299_reg.
DSP Report: register phi_ln76_250_reg_84634_reg is absorbed into DSP mul_ln1118_1753_reg_88299_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U407/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1753_reg_88299_reg.
DSP Report: register mul_ln1118_1753_reg_88299_reg is absorbed into DSP mul_ln1118_1753_reg_88299_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U607/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1753_reg_88299_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U607/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1753_reg_88299_reg.
DSP Report: Generating DSP mul_ln1118_1752_reg_88294_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1746_reg_84229_reg is absorbed into DSP mul_ln1118_1752_reg_88294_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U606/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1752_reg_88294_reg.
DSP Report: register phi_ln76_249_reg_84624_reg is absorbed into DSP mul_ln1118_1752_reg_88294_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U406/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1752_reg_88294_reg.
DSP Report: register mul_ln1118_1752_reg_88294_reg is absorbed into DSP mul_ln1118_1752_reg_88294_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U606/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1752_reg_88294_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U606/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1752_reg_88294_reg.
DSP Report: Generating DSP mul_ln1118_1755_reg_88309_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1749_reg_84259_reg is absorbed into DSP mul_ln1118_1755_reg_88309_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U609/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1755_reg_88309_reg.
DSP Report: register phi_ln76_60_reg_82734_reg is absorbed into DSP mul_ln1118_1755_reg_88309_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U409/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1755_reg_88309_reg.
DSP Report: register mul_ln1118_1755_reg_88309_reg is absorbed into DSP mul_ln1118_1755_reg_88309_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U609/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1755_reg_88309_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U609/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1755_reg_88309_reg.
DSP Report: Generating DSP mul_ln1118_1754_reg_88304_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1748_reg_84249_reg is absorbed into DSP mul_ln1118_1754_reg_88304_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U608/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1754_reg_88304_reg.
DSP Report: register phi_ln76_59_reg_82724_reg is absorbed into DSP mul_ln1118_1754_reg_88304_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U408/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1754_reg_88304_reg.
DSP Report: register mul_ln1118_1754_reg_88304_reg is absorbed into DSP mul_ln1118_1754_reg_88304_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U608/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1754_reg_88304_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U608/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1754_reg_88304_reg.
DSP Report: Generating DSP mul_ln1118_1757_reg_88319_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1751_reg_84279_reg is absorbed into DSP mul_ln1118_1757_reg_88319_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U611/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1757_reg_88319_reg.
DSP Report: register phi_ln76_254_reg_84674_reg is absorbed into DSP mul_ln1118_1757_reg_88319_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U411/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1757_reg_88319_reg.
DSP Report: register mul_ln1118_1757_reg_88319_reg is absorbed into DSP mul_ln1118_1757_reg_88319_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U611/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1757_reg_88319_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U611/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1757_reg_88319_reg.
DSP Report: Generating DSP mul_ln1118_1756_reg_88314_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1750_reg_84269_reg is absorbed into DSP mul_ln1118_1756_reg_88314_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U610/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1756_reg_88314_reg.
DSP Report: register phi_ln76_253_reg_84664_reg is absorbed into DSP mul_ln1118_1756_reg_88314_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U410/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1756_reg_88314_reg.
DSP Report: register mul_ln1118_1756_reg_88314_reg is absorbed into DSP mul_ln1118_1756_reg_88314_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U610/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1756_reg_88314_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U610/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1756_reg_88314_reg.
DSP Report: Generating DSP mul_ln1118_1567_reg_87369_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U421/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1567_reg_87369_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U421/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1567_reg_87369_reg.
DSP Report: register mul_ln1118_1567_reg_87369_reg is absorbed into DSP mul_ln1118_1567_reg_87369_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U421/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1567_reg_87369_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U421/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1567_reg_87369_reg.
DSP Report: Generating DSP mul_ln1118_1566_reg_87364_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U420/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1566_reg_87364_reg.
DSP Report: register phi_ln76_55_reg_82684_reg is absorbed into DSP mul_ln1118_1566_reg_87364_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U404/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1566_reg_87364_reg.
DSP Report: register mul_ln1118_1566_reg_87364_reg is absorbed into DSP mul_ln1118_1566_reg_87364_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U420/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1566_reg_87364_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U420/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1566_reg_87364_reg.
DSP Report: Generating DSP mul_ln1118_1569_reg_87379_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U423/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1569_reg_87379_reg.
DSP Report: register phi_ln76_250_reg_84634_reg is absorbed into DSP mul_ln1118_1569_reg_87379_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U407/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1569_reg_87379_reg.
DSP Report: register mul_ln1118_1569_reg_87379_reg is absorbed into DSP mul_ln1118_1569_reg_87379_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U423/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1569_reg_87379_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U423/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1569_reg_87379_reg.
DSP Report: Generating DSP mul_ln1118_1568_reg_87374_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U422/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1568_reg_87374_reg.
DSP Report: register phi_ln76_249_reg_84624_reg is absorbed into DSP mul_ln1118_1568_reg_87374_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U406/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1568_reg_87374_reg.
DSP Report: register mul_ln1118_1568_reg_87374_reg is absorbed into DSP mul_ln1118_1568_reg_87374_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U422/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1568_reg_87374_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U422/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1568_reg_87374_reg.
DSP Report: Generating DSP mul_ln1118_1571_reg_87389_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U425/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1571_reg_87389_reg.
DSP Report: register phi_ln76_60_reg_82734_reg is absorbed into DSP mul_ln1118_1571_reg_87389_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U409/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1571_reg_87389_reg.
DSP Report: register mul_ln1118_1571_reg_87389_reg is absorbed into DSP mul_ln1118_1571_reg_87389_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U425/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1571_reg_87389_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U425/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1571_reg_87389_reg.
DSP Report: Generating DSP mul_ln1118_1570_reg_87384_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U424/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1570_reg_87384_reg.
DSP Report: register phi_ln76_59_reg_82724_reg is absorbed into DSP mul_ln1118_1570_reg_87384_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U408/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1570_reg_87384_reg.
DSP Report: register mul_ln1118_1570_reg_87384_reg is absorbed into DSP mul_ln1118_1570_reg_87384_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U424/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1570_reg_87384_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U424/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1570_reg_87384_reg.
DSP Report: Generating DSP mul_ln1118_1573_reg_87399_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U427/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1573_reg_87399_reg.
DSP Report: register phi_ln76_254_reg_84674_reg is absorbed into DSP mul_ln1118_1573_reg_87399_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U411/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1573_reg_87399_reg.
DSP Report: register mul_ln1118_1573_reg_87399_reg is absorbed into DSP mul_ln1118_1573_reg_87399_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U427/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1573_reg_87399_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U427/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1573_reg_87399_reg.
DSP Report: Generating DSP mul_ln1118_1572_reg_87394_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U426/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1572_reg_87394_reg.
DSP Report: register phi_ln76_253_reg_84664_reg is absorbed into DSP mul_ln1118_1572_reg_87394_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U410/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1572_reg_87394_reg.
DSP Report: register mul_ln1118_1572_reg_87394_reg is absorbed into DSP mul_ln1118_1572_reg_87394_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U426/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1572_reg_87394_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U426/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1572_reg_87394_reg.
DSP Report: Generating DSP mul_ln1118_1743_reg_88249_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1737_reg_84139_reg is absorbed into DSP mul_ln1118_1743_reg_88249_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U597/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1743_reg_88249_reg.
DSP Report: register phi_ln76_56_reg_82694_reg is absorbed into DSP mul_ln1118_1743_reg_88249_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U405/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1743_reg_88249_reg.
DSP Report: register mul_ln1118_1743_reg_88249_reg is absorbed into DSP mul_ln1118_1743_reg_88249_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U597/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1743_reg_88249_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U597/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1743_reg_88249_reg.
DSP Report: Generating DSP mul_ln1118_1742_reg_88244_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1736_reg_84129_reg is absorbed into DSP mul_ln1118_1742_reg_88244_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U596/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1742_reg_88244_reg.
DSP Report: register phi_ln76_55_reg_82684_reg is absorbed into DSP mul_ln1118_1742_reg_88244_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U404/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1742_reg_88244_reg.
DSP Report: register mul_ln1118_1742_reg_88244_reg is absorbed into DSP mul_ln1118_1742_reg_88244_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U596/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1742_reg_88244_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U596/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1742_reg_88244_reg.
DSP Report: Generating DSP mul_ln1118_1745_reg_88259_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1739_reg_84159_reg is absorbed into DSP mul_ln1118_1745_reg_88259_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U599/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1745_reg_88259_reg.
DSP Report: register phi_ln76_250_reg_84634_reg is absorbed into DSP mul_ln1118_1745_reg_88259_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U407/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1745_reg_88259_reg.
DSP Report: register mul_ln1118_1745_reg_88259_reg is absorbed into DSP mul_ln1118_1745_reg_88259_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U599/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1745_reg_88259_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U599/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1745_reg_88259_reg.
DSP Report: Generating DSP mul_ln1118_1744_reg_88254_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1738_reg_84149_reg is absorbed into DSP mul_ln1118_1744_reg_88254_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U598/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1744_reg_88254_reg.
DSP Report: register phi_ln76_249_reg_84624_reg is absorbed into DSP mul_ln1118_1744_reg_88254_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U406/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1744_reg_88254_reg.
DSP Report: register mul_ln1118_1744_reg_88254_reg is absorbed into DSP mul_ln1118_1744_reg_88254_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U598/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1744_reg_88254_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U598/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1744_reg_88254_reg.
DSP Report: Generating DSP mul_ln1118_1747_reg_88269_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1741_reg_84179_reg is absorbed into DSP mul_ln1118_1747_reg_88269_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U601/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1747_reg_88269_reg.
DSP Report: register phi_ln76_60_reg_82734_reg is absorbed into DSP mul_ln1118_1747_reg_88269_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U409/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1747_reg_88269_reg.
DSP Report: register mul_ln1118_1747_reg_88269_reg is absorbed into DSP mul_ln1118_1747_reg_88269_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U601/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1747_reg_88269_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U601/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1747_reg_88269_reg.
DSP Report: Generating DSP mul_ln1118_1746_reg_88264_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1740_reg_84169_reg is absorbed into DSP mul_ln1118_1746_reg_88264_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U600/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1746_reg_88264_reg.
DSP Report: register phi_ln76_59_reg_82724_reg is absorbed into DSP mul_ln1118_1746_reg_88264_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U408/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1746_reg_88264_reg.
DSP Report: register mul_ln1118_1746_reg_88264_reg is absorbed into DSP mul_ln1118_1746_reg_88264_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U600/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1746_reg_88264_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U600/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1746_reg_88264_reg.
DSP Report: Generating DSP mul_ln1118_1749_reg_88279_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1743_reg_84199_reg is absorbed into DSP mul_ln1118_1749_reg_88279_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U603/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1749_reg_88279_reg.
DSP Report: register phi_ln76_254_reg_84674_reg is absorbed into DSP mul_ln1118_1749_reg_88279_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U411/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1749_reg_88279_reg.
DSP Report: register mul_ln1118_1749_reg_88279_reg is absorbed into DSP mul_ln1118_1749_reg_88279_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U603/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1749_reg_88279_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U603/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1749_reg_88279_reg.
DSP Report: Generating DSP mul_ln1118_1748_reg_88274_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1742_reg_84189_reg is absorbed into DSP mul_ln1118_1748_reg_88274_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U602/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1748_reg_88274_reg.
DSP Report: register phi_ln76_253_reg_84664_reg is absorbed into DSP mul_ln1118_1748_reg_88274_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U410/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1748_reg_88274_reg.
DSP Report: register mul_ln1118_1748_reg_88274_reg is absorbed into DSP mul_ln1118_1748_reg_88274_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U602/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1748_reg_88274_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U602/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1748_reg_88274_reg.
DSP Report: Generating DSP mul_ln1118_1575_reg_87409_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U429/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1575_reg_87409_reg.
DSP Report: register phi_ln76_56_reg_82694_reg is absorbed into DSP mul_ln1118_1575_reg_87409_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U405/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1575_reg_87409_reg.
DSP Report: register mul_ln1118_1575_reg_87409_reg is absorbed into DSP mul_ln1118_1575_reg_87409_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U429/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1575_reg_87409_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U429/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1575_reg_87409_reg.
DSP Report: Generating DSP mul_ln1118_1574_reg_87404_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1568_reg_82449_reg is absorbed into DSP mul_ln1118_1574_reg_87404_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U428/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1574_reg_87404_reg.
DSP Report: register phi_ln76_55_reg_82684_reg is absorbed into DSP mul_ln1118_1574_reg_87404_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U404/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1574_reg_87404_reg.
DSP Report: register mul_ln1118_1574_reg_87404_reg is absorbed into DSP mul_ln1118_1574_reg_87404_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U428/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1574_reg_87404_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U428/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1574_reg_87404_reg.
DSP Report: Generating DSP mul_ln1118_1577_reg_87419_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1571_reg_82479_reg is absorbed into DSP mul_ln1118_1577_reg_87419_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U431/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1577_reg_87419_reg.
DSP Report: register phi_ln76_250_reg_84634_reg is absorbed into DSP mul_ln1118_1577_reg_87419_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U407/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1577_reg_87419_reg.
DSP Report: register mul_ln1118_1577_reg_87419_reg is absorbed into DSP mul_ln1118_1577_reg_87419_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U431/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1577_reg_87419_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U431/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1577_reg_87419_reg.
DSP Report: Generating DSP mul_ln1118_1576_reg_87414_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1570_reg_82469_reg is absorbed into DSP mul_ln1118_1576_reg_87414_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U430/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1576_reg_87414_reg.
DSP Report: register phi_ln76_249_reg_84624_reg is absorbed into DSP mul_ln1118_1576_reg_87414_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U406/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1576_reg_87414_reg.
DSP Report: register mul_ln1118_1576_reg_87414_reg is absorbed into DSP mul_ln1118_1576_reg_87414_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U430/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1576_reg_87414_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U430/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1576_reg_87414_reg.
DSP Report: Generating DSP mul_ln1118_1579_reg_87429_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1573_reg_82499_reg is absorbed into DSP mul_ln1118_1579_reg_87429_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U433/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1579_reg_87429_reg.
DSP Report: register phi_ln76_60_reg_82734_reg is absorbed into DSP mul_ln1118_1579_reg_87429_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U409/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1579_reg_87429_reg.
DSP Report: register mul_ln1118_1579_reg_87429_reg is absorbed into DSP mul_ln1118_1579_reg_87429_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U433/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1579_reg_87429_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U433/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1579_reg_87429_reg.
DSP Report: Generating DSP mul_ln1118_1578_reg_87424_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1572_reg_82489_reg is absorbed into DSP mul_ln1118_1578_reg_87424_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U432/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1578_reg_87424_reg.
DSP Report: register phi_ln76_59_reg_82724_reg is absorbed into DSP mul_ln1118_1578_reg_87424_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U408/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1578_reg_87424_reg.
DSP Report: register mul_ln1118_1578_reg_87424_reg is absorbed into DSP mul_ln1118_1578_reg_87424_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U432/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1578_reg_87424_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U432/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1578_reg_87424_reg.
DSP Report: Generating DSP mul_ln1118_1581_reg_87439_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1575_reg_82519_reg is absorbed into DSP mul_ln1118_1581_reg_87439_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U435/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1581_reg_87439_reg.
DSP Report: register phi_ln76_254_reg_84674_reg is absorbed into DSP mul_ln1118_1581_reg_87439_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U411/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1581_reg_87439_reg.
DSP Report: register mul_ln1118_1581_reg_87439_reg is absorbed into DSP mul_ln1118_1581_reg_87439_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U435/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1581_reg_87439_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U435/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1581_reg_87439_reg.
DSP Report: Generating DSP mul_ln1118_1580_reg_87434_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1574_reg_82509_reg is absorbed into DSP mul_ln1118_1580_reg_87434_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U434/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1580_reg_87434_reg.
DSP Report: register phi_ln76_253_reg_84664_reg is absorbed into DSP mul_ln1118_1580_reg_87434_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U410/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1580_reg_87434_reg.
DSP Report: register mul_ln1118_1580_reg_87434_reg is absorbed into DSP mul_ln1118_1580_reg_87434_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U434/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1580_reg_87434_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U434/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1580_reg_87434_reg.
DSP Report: Generating DSP mul_ln1118_1583_reg_87449_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1577_reg_82539_reg is absorbed into DSP mul_ln1118_1583_reg_87449_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U437/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1583_reg_87449_reg.
DSP Report: register phi_ln76_56_reg_82694_reg is absorbed into DSP mul_ln1118_1583_reg_87449_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U405/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1583_reg_87449_reg.
DSP Report: register mul_ln1118_1583_reg_87449_reg is absorbed into DSP mul_ln1118_1583_reg_87449_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U437/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1583_reg_87449_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U437/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1583_reg_87449_reg.
DSP Report: Generating DSP mul_ln1118_1582_reg_87444_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1576_reg_82529_reg is absorbed into DSP mul_ln1118_1582_reg_87444_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U436/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1582_reg_87444_reg.
DSP Report: register phi_ln76_55_reg_82684_reg is absorbed into DSP mul_ln1118_1582_reg_87444_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U404/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1582_reg_87444_reg.
DSP Report: register mul_ln1118_1582_reg_87444_reg is absorbed into DSP mul_ln1118_1582_reg_87444_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U436/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1582_reg_87444_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U436/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1582_reg_87444_reg.
DSP Report: Generating DSP mul_ln1118_1585_reg_87459_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1579_reg_82559_reg is absorbed into DSP mul_ln1118_1585_reg_87459_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U439/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1585_reg_87459_reg.
DSP Report: register phi_ln76_250_reg_84634_reg is absorbed into DSP mul_ln1118_1585_reg_87459_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U407/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1585_reg_87459_reg.
DSP Report: register mul_ln1118_1585_reg_87459_reg is absorbed into DSP mul_ln1118_1585_reg_87459_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U439/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1585_reg_87459_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U439/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1585_reg_87459_reg.
DSP Report: Generating DSP mul_ln1118_1584_reg_87454_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1578_reg_82549_reg is absorbed into DSP mul_ln1118_1584_reg_87454_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U438/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1584_reg_87454_reg.
DSP Report: register phi_ln76_249_reg_84624_reg is absorbed into DSP mul_ln1118_1584_reg_87454_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U406/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1584_reg_87454_reg.
DSP Report: register mul_ln1118_1584_reg_87454_reg is absorbed into DSP mul_ln1118_1584_reg_87454_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U438/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1584_reg_87454_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U438/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1584_reg_87454_reg.
DSP Report: Generating DSP mul_ln1118_1587_reg_87469_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1581_reg_82579_reg is absorbed into DSP mul_ln1118_1587_reg_87469_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U441/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1587_reg_87469_reg.
DSP Report: register phi_ln76_60_reg_82734_reg is absorbed into DSP mul_ln1118_1587_reg_87469_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U409/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1587_reg_87469_reg.
DSP Report: register mul_ln1118_1587_reg_87469_reg is absorbed into DSP mul_ln1118_1587_reg_87469_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U441/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1587_reg_87469_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U441/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1587_reg_87469_reg.
DSP Report: Generating DSP mul_ln1118_1586_reg_87464_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1580_reg_82569_reg is absorbed into DSP mul_ln1118_1586_reg_87464_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U440/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1586_reg_87464_reg.
DSP Report: register phi_ln76_59_reg_82724_reg is absorbed into DSP mul_ln1118_1586_reg_87464_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U408/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1586_reg_87464_reg.
DSP Report: register mul_ln1118_1586_reg_87464_reg is absorbed into DSP mul_ln1118_1586_reg_87464_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U440/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1586_reg_87464_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U440/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1586_reg_87464_reg.
DSP Report: Generating DSP mul_ln1118_1589_reg_87479_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1583_reg_82599_reg is absorbed into DSP mul_ln1118_1589_reg_87479_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U443/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1589_reg_87479_reg.
DSP Report: register phi_ln76_254_reg_84674_reg is absorbed into DSP mul_ln1118_1589_reg_87479_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U411/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1589_reg_87479_reg.
DSP Report: register mul_ln1118_1589_reg_87479_reg is absorbed into DSP mul_ln1118_1589_reg_87479_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U443/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1589_reg_87479_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U443/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1589_reg_87479_reg.
DSP Report: Generating DSP mul_ln1118_1588_reg_87474_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1582_reg_82589_reg is absorbed into DSP mul_ln1118_1588_reg_87474_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U442/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1588_reg_87474_reg.
DSP Report: register phi_ln76_253_reg_84664_reg is absorbed into DSP mul_ln1118_1588_reg_87474_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U410/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1588_reg_87474_reg.
DSP Report: register mul_ln1118_1588_reg_87474_reg is absorbed into DSP mul_ln1118_1588_reg_87474_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U442/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1588_reg_87474_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U442/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1588_reg_87474_reg.
DSP Report: Generating DSP mul_ln1118_1591_reg_87489_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1585_reg_82619_reg is absorbed into DSP mul_ln1118_1591_reg_87489_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U445/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1591_reg_87489_reg.
DSP Report: register phi_ln76_56_reg_82694_reg is absorbed into DSP mul_ln1118_1591_reg_87489_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U405/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1591_reg_87489_reg.
DSP Report: register mul_ln1118_1591_reg_87489_reg is absorbed into DSP mul_ln1118_1591_reg_87489_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U445/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1591_reg_87489_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U445/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1591_reg_87489_reg.
DSP Report: Generating DSP mul_ln1118_1590_reg_87484_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1584_reg_82609_reg is absorbed into DSP mul_ln1118_1590_reg_87484_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U444/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1590_reg_87484_reg.
DSP Report: register phi_ln76_55_reg_82684_reg is absorbed into DSP mul_ln1118_1590_reg_87484_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U404/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1590_reg_87484_reg.
DSP Report: register mul_ln1118_1590_reg_87484_reg is absorbed into DSP mul_ln1118_1590_reg_87484_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U444/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1590_reg_87484_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U444/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1590_reg_87484_reg.
DSP Report: Generating DSP mul_ln1118_1593_reg_87499_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1587_reg_82639_reg is absorbed into DSP mul_ln1118_1593_reg_87499_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U447/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1593_reg_87499_reg.
DSP Report: register phi_ln76_250_reg_84634_reg is absorbed into DSP mul_ln1118_1593_reg_87499_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U407/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1593_reg_87499_reg.
DSP Report: register mul_ln1118_1593_reg_87499_reg is absorbed into DSP mul_ln1118_1593_reg_87499_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U447/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1593_reg_87499_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U447/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1593_reg_87499_reg.
DSP Report: Generating DSP mul_ln1118_1592_reg_87494_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1586_reg_82629_reg is absorbed into DSP mul_ln1118_1592_reg_87494_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U446/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1592_reg_87494_reg.
DSP Report: register phi_ln76_249_reg_84624_reg is absorbed into DSP mul_ln1118_1592_reg_87494_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U406/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1592_reg_87494_reg.
DSP Report: register mul_ln1118_1592_reg_87494_reg is absorbed into DSP mul_ln1118_1592_reg_87494_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U446/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1592_reg_87494_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U446/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1592_reg_87494_reg.
DSP Report: Generating DSP mul_ln1118_1595_reg_87509_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1589_reg_82659_reg is absorbed into DSP mul_ln1118_1595_reg_87509_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U449/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1595_reg_87509_reg.
DSP Report: register phi_ln76_60_reg_82734_reg is absorbed into DSP mul_ln1118_1595_reg_87509_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U409/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1595_reg_87509_reg.
DSP Report: register mul_ln1118_1595_reg_87509_reg is absorbed into DSP mul_ln1118_1595_reg_87509_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U449/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1595_reg_87509_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U449/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1595_reg_87509_reg.
DSP Report: Generating DSP mul_ln1118_1594_reg_87504_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1588_reg_82649_reg is absorbed into DSP mul_ln1118_1594_reg_87504_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U448/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1594_reg_87504_reg.
DSP Report: register phi_ln76_59_reg_82724_reg is absorbed into DSP mul_ln1118_1594_reg_87504_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U408/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1594_reg_87504_reg.
DSP Report: register mul_ln1118_1594_reg_87504_reg is absorbed into DSP mul_ln1118_1594_reg_87504_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U448/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1594_reg_87504_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U448/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1594_reg_87504_reg.
DSP Report: Generating DSP mul_ln1118_1597_reg_87519_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1591_reg_82679_reg is absorbed into DSP mul_ln1118_1597_reg_87519_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U451/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1597_reg_87519_reg.
DSP Report: register phi_ln76_254_reg_84674_reg is absorbed into DSP mul_ln1118_1597_reg_87519_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U411/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1597_reg_87519_reg.
DSP Report: register mul_ln1118_1597_reg_87519_reg is absorbed into DSP mul_ln1118_1597_reg_87519_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U451/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1597_reg_87519_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U451/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1597_reg_87519_reg.
DSP Report: Generating DSP mul_ln1118_1596_reg_87514_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1590_reg_82669_reg is absorbed into DSP mul_ln1118_1596_reg_87514_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U450/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1596_reg_87514_reg.
DSP Report: register phi_ln76_253_reg_84664_reg is absorbed into DSP mul_ln1118_1596_reg_87514_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U410/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1596_reg_87514_reg.
DSP Report: register mul_ln1118_1596_reg_87514_reg is absorbed into DSP mul_ln1118_1596_reg_87514_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U450/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1596_reg_87514_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U450/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1596_reg_87514_reg.
DSP Report: Generating DSP mul_ln1118_1599_reg_87529_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1593_reg_82699_reg is absorbed into DSP mul_ln1118_1599_reg_87529_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U453/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1599_reg_87529_reg.
DSP Report: register phi_ln76_56_reg_82694_reg is absorbed into DSP mul_ln1118_1599_reg_87529_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U405/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1599_reg_87529_reg.
DSP Report: register mul_ln1118_1599_reg_87529_reg is absorbed into DSP mul_ln1118_1599_reg_87529_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U453/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1599_reg_87529_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U453/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1599_reg_87529_reg.
DSP Report: Generating DSP mul_ln1118_1598_reg_87524_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1592_reg_82689_reg is absorbed into DSP mul_ln1118_1598_reg_87524_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U452/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1598_reg_87524_reg.
DSP Report: register phi_ln76_55_reg_82684_reg is absorbed into DSP mul_ln1118_1598_reg_87524_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U404/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1598_reg_87524_reg.
DSP Report: register mul_ln1118_1598_reg_87524_reg is absorbed into DSP mul_ln1118_1598_reg_87524_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U452/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1598_reg_87524_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U452/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1598_reg_87524_reg.
DSP Report: Generating DSP mul_ln1118_1601_reg_87539_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1595_reg_82719_reg is absorbed into DSP mul_ln1118_1601_reg_87539_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U455/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1601_reg_87539_reg.
DSP Report: register phi_ln76_250_reg_84634_reg is absorbed into DSP mul_ln1118_1601_reg_87539_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U407/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1601_reg_87539_reg.
DSP Report: register mul_ln1118_1601_reg_87539_reg is absorbed into DSP mul_ln1118_1601_reg_87539_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U455/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1601_reg_87539_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U455/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1601_reg_87539_reg.
DSP Report: Generating DSP mul_ln1118_1600_reg_87534_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1594_reg_82709_reg is absorbed into DSP mul_ln1118_1600_reg_87534_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U454/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1600_reg_87534_reg.
DSP Report: register phi_ln76_249_reg_84624_reg is absorbed into DSP mul_ln1118_1600_reg_87534_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U406/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1600_reg_87534_reg.
DSP Report: register mul_ln1118_1600_reg_87534_reg is absorbed into DSP mul_ln1118_1600_reg_87534_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U454/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1600_reg_87534_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U454/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1600_reg_87534_reg.
DSP Report: Generating DSP mul_ln1118_1603_reg_87549_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1597_reg_82739_reg is absorbed into DSP mul_ln1118_1603_reg_87549_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U457/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1603_reg_87549_reg.
DSP Report: register phi_ln76_60_reg_82734_reg is absorbed into DSP mul_ln1118_1603_reg_87549_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U409/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1603_reg_87549_reg.
DSP Report: register mul_ln1118_1603_reg_87549_reg is absorbed into DSP mul_ln1118_1603_reg_87549_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U457/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1603_reg_87549_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U457/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1603_reg_87549_reg.
DSP Report: Generating DSP mul_ln1118_1602_reg_87544_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1596_reg_82729_reg is absorbed into DSP mul_ln1118_1602_reg_87544_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U456/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1602_reg_87544_reg.
DSP Report: register phi_ln76_59_reg_82724_reg is absorbed into DSP mul_ln1118_1602_reg_87544_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U408/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1602_reg_87544_reg.
DSP Report: register mul_ln1118_1602_reg_87544_reg is absorbed into DSP mul_ln1118_1602_reg_87544_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U456/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1602_reg_87544_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U456/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1602_reg_87544_reg.
DSP Report: Generating DSP mul_ln1118_1605_reg_87559_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1599_reg_82759_reg is absorbed into DSP mul_ln1118_1605_reg_87559_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U459/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1605_reg_87559_reg.
DSP Report: register phi_ln76_254_reg_84674_reg is absorbed into DSP mul_ln1118_1605_reg_87559_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U411/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1605_reg_87559_reg.
DSP Report: register mul_ln1118_1605_reg_87559_reg is absorbed into DSP mul_ln1118_1605_reg_87559_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U459/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1605_reg_87559_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U459/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1605_reg_87559_reg.
DSP Report: Generating DSP mul_ln1118_1604_reg_87554_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1598_reg_82749_reg is absorbed into DSP mul_ln1118_1604_reg_87554_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U458/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1604_reg_87554_reg.
DSP Report: register phi_ln76_253_reg_84664_reg is absorbed into DSP mul_ln1118_1604_reg_87554_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U410/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1604_reg_87554_reg.
DSP Report: register mul_ln1118_1604_reg_87554_reg is absorbed into DSP mul_ln1118_1604_reg_87554_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U458/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1604_reg_87554_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U458/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1604_reg_87554_reg.
DSP Report: Generating DSP mul_ln1118_1607_reg_87569_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1601_reg_82779_reg is absorbed into DSP mul_ln1118_1607_reg_87569_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U461/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1607_reg_87569_reg.
DSP Report: register phi_ln76_56_reg_82694_reg is absorbed into DSP mul_ln1118_1607_reg_87569_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U405/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1607_reg_87569_reg.
DSP Report: register mul_ln1118_1607_reg_87569_reg is absorbed into DSP mul_ln1118_1607_reg_87569_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U461/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1607_reg_87569_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U461/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1607_reg_87569_reg.
DSP Report: Generating DSP mul_ln1118_1606_reg_87564_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1600_reg_82769_reg is absorbed into DSP mul_ln1118_1606_reg_87564_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U460/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1606_reg_87564_reg.
DSP Report: register phi_ln76_55_reg_82684_reg is absorbed into DSP mul_ln1118_1606_reg_87564_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U404/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1606_reg_87564_reg.
DSP Report: register mul_ln1118_1606_reg_87564_reg is absorbed into DSP mul_ln1118_1606_reg_87564_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U460/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1606_reg_87564_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U460/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1606_reg_87564_reg.
DSP Report: Generating DSP mul_ln1118_1609_reg_87579_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1603_reg_82799_reg is absorbed into DSP mul_ln1118_1609_reg_87579_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U463/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1609_reg_87579_reg.
DSP Report: register phi_ln76_250_reg_84634_reg is absorbed into DSP mul_ln1118_1609_reg_87579_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U407/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1609_reg_87579_reg.
DSP Report: register mul_ln1118_1609_reg_87579_reg is absorbed into DSP mul_ln1118_1609_reg_87579_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U463/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1609_reg_87579_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U463/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1609_reg_87579_reg.
DSP Report: Generating DSP mul_ln1118_1608_reg_87574_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1602_reg_82789_reg is absorbed into DSP mul_ln1118_1608_reg_87574_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U462/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1608_reg_87574_reg.
DSP Report: register phi_ln76_249_reg_84624_reg is absorbed into DSP mul_ln1118_1608_reg_87574_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U406/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1608_reg_87574_reg.
DSP Report: register mul_ln1118_1608_reg_87574_reg is absorbed into DSP mul_ln1118_1608_reg_87574_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U462/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1608_reg_87574_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U462/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1608_reg_87574_reg.
DSP Report: Generating DSP mul_ln1118_1611_reg_87589_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1605_reg_82819_reg is absorbed into DSP mul_ln1118_1611_reg_87589_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U465/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1611_reg_87589_reg.
DSP Report: register phi_ln76_60_reg_82734_reg is absorbed into DSP mul_ln1118_1611_reg_87589_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U409/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1611_reg_87589_reg.
DSP Report: register mul_ln1118_1611_reg_87589_reg is absorbed into DSP mul_ln1118_1611_reg_87589_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U465/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1611_reg_87589_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U465/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1611_reg_87589_reg.
DSP Report: Generating DSP mul_ln1118_1610_reg_87584_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1604_reg_82809_reg is absorbed into DSP mul_ln1118_1610_reg_87584_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U464/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1610_reg_87584_reg.
DSP Report: register phi_ln76_59_reg_82724_reg is absorbed into DSP mul_ln1118_1610_reg_87584_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U408/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1610_reg_87584_reg.
DSP Report: register mul_ln1118_1610_reg_87584_reg is absorbed into DSP mul_ln1118_1610_reg_87584_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U464/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1610_reg_87584_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U464/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1610_reg_87584_reg.
DSP Report: Generating DSP mul_ln1118_1613_reg_87599_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1607_reg_82839_reg is absorbed into DSP mul_ln1118_1613_reg_87599_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U467/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1613_reg_87599_reg.
DSP Report: register phi_ln76_254_reg_84674_reg is absorbed into DSP mul_ln1118_1613_reg_87599_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U411/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1613_reg_87599_reg.
DSP Report: register mul_ln1118_1613_reg_87599_reg is absorbed into DSP mul_ln1118_1613_reg_87599_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U467/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1613_reg_87599_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U467/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1613_reg_87599_reg.
DSP Report: Generating DSP mul_ln1118_1612_reg_87594_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1606_reg_82829_reg is absorbed into DSP mul_ln1118_1612_reg_87594_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U466/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1612_reg_87594_reg.
DSP Report: register phi_ln76_253_reg_84664_reg is absorbed into DSP mul_ln1118_1612_reg_87594_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U410/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1612_reg_87594_reg.
DSP Report: register mul_ln1118_1612_reg_87594_reg is absorbed into DSP mul_ln1118_1612_reg_87594_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U466/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1612_reg_87594_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U466/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1612_reg_87594_reg.
DSP Report: Generating DSP mul_ln1118_1615_reg_87609_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1609_reg_82859_reg is absorbed into DSP mul_ln1118_1615_reg_87609_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U469/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1615_reg_87609_reg.
DSP Report: register phi_ln76_56_reg_82694_reg is absorbed into DSP mul_ln1118_1615_reg_87609_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U405/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1615_reg_87609_reg.
DSP Report: register mul_ln1118_1615_reg_87609_reg is absorbed into DSP mul_ln1118_1615_reg_87609_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U469/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1615_reg_87609_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U469/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1615_reg_87609_reg.
DSP Report: Generating DSP mul_ln1118_1614_reg_87604_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1608_reg_82849_reg is absorbed into DSP mul_ln1118_1614_reg_87604_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U468/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1614_reg_87604_reg.
DSP Report: register phi_ln76_55_reg_82684_reg is absorbed into DSP mul_ln1118_1614_reg_87604_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U404/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1614_reg_87604_reg.
DSP Report: register mul_ln1118_1614_reg_87604_reg is absorbed into DSP mul_ln1118_1614_reg_87604_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U468/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1614_reg_87604_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U468/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1614_reg_87604_reg.
DSP Report: Generating DSP mul_ln1118_1617_reg_87619_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1611_reg_82879_reg is absorbed into DSP mul_ln1118_1617_reg_87619_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U471/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1617_reg_87619_reg.
DSP Report: register phi_ln76_250_reg_84634_reg is absorbed into DSP mul_ln1118_1617_reg_87619_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U407/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1617_reg_87619_reg.
DSP Report: register mul_ln1118_1617_reg_87619_reg is absorbed into DSP mul_ln1118_1617_reg_87619_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U471/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1617_reg_87619_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U471/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1617_reg_87619_reg.
DSP Report: Generating DSP mul_ln1118_1616_reg_87614_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1610_reg_82869_reg is absorbed into DSP mul_ln1118_1616_reg_87614_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U470/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1616_reg_87614_reg.
DSP Report: register phi_ln76_249_reg_84624_reg is absorbed into DSP mul_ln1118_1616_reg_87614_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U406/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1616_reg_87614_reg.
DSP Report: register mul_ln1118_1616_reg_87614_reg is absorbed into DSP mul_ln1118_1616_reg_87614_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U470/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1616_reg_87614_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U470/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1616_reg_87614_reg.
DSP Report: Generating DSP mul_ln1118_1619_reg_87629_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1613_reg_82899_reg is absorbed into DSP mul_ln1118_1619_reg_87629_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U473/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1619_reg_87629_reg.
DSP Report: register phi_ln76_60_reg_82734_reg is absorbed into DSP mul_ln1118_1619_reg_87629_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U409/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1619_reg_87629_reg.
DSP Report: register mul_ln1118_1619_reg_87629_reg is absorbed into DSP mul_ln1118_1619_reg_87629_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U473/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1619_reg_87629_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U473/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1619_reg_87629_reg.
DSP Report: Generating DSP mul_ln1118_1618_reg_87624_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1612_reg_82889_reg is absorbed into DSP mul_ln1118_1618_reg_87624_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U472/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1618_reg_87624_reg.
DSP Report: register phi_ln76_59_reg_82724_reg is absorbed into DSP mul_ln1118_1618_reg_87624_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U408/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1618_reg_87624_reg.
DSP Report: register mul_ln1118_1618_reg_87624_reg is absorbed into DSP mul_ln1118_1618_reg_87624_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U472/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1618_reg_87624_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U472/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1618_reg_87624_reg.
DSP Report: Generating DSP mul_ln1118_1621_reg_87639_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1615_reg_82919_reg is absorbed into DSP mul_ln1118_1621_reg_87639_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U475/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1621_reg_87639_reg.
DSP Report: register phi_ln76_254_reg_84674_reg is absorbed into DSP mul_ln1118_1621_reg_87639_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U411/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1621_reg_87639_reg.
DSP Report: register mul_ln1118_1621_reg_87639_reg is absorbed into DSP mul_ln1118_1621_reg_87639_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U475/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1621_reg_87639_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U475/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1621_reg_87639_reg.
DSP Report: Generating DSP mul_ln1118_1620_reg_87634_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1614_reg_82909_reg is absorbed into DSP mul_ln1118_1620_reg_87634_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U474/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1620_reg_87634_reg.
DSP Report: register phi_ln76_253_reg_84664_reg is absorbed into DSP mul_ln1118_1620_reg_87634_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U410/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1620_reg_87634_reg.
DSP Report: register mul_ln1118_1620_reg_87634_reg is absorbed into DSP mul_ln1118_1620_reg_87634_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U474/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1620_reg_87634_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U474/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1620_reg_87634_reg.
DSP Report: Generating DSP mul_ln1118_1623_reg_87649_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1617_reg_82939_reg is absorbed into DSP mul_ln1118_1623_reg_87649_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U477/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1623_reg_87649_reg.
DSP Report: register phi_ln76_56_reg_82694_reg is absorbed into DSP mul_ln1118_1623_reg_87649_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U405/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1623_reg_87649_reg.
DSP Report: register mul_ln1118_1623_reg_87649_reg is absorbed into DSP mul_ln1118_1623_reg_87649_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U477/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1623_reg_87649_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U477/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1623_reg_87649_reg.
DSP Report: Generating DSP mul_ln1118_1622_reg_87644_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1616_reg_82929_reg is absorbed into DSP mul_ln1118_1622_reg_87644_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U476/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1622_reg_87644_reg.
DSP Report: register phi_ln76_55_reg_82684_reg is absorbed into DSP mul_ln1118_1622_reg_87644_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U404/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1622_reg_87644_reg.
DSP Report: register mul_ln1118_1622_reg_87644_reg is absorbed into DSP mul_ln1118_1622_reg_87644_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U476/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1622_reg_87644_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U476/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1622_reg_87644_reg.
DSP Report: Generating DSP mul_ln1118_1625_reg_87659_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1619_reg_82959_reg is absorbed into DSP mul_ln1118_1625_reg_87659_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U479/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1625_reg_87659_reg.
DSP Report: register phi_ln76_250_reg_84634_reg is absorbed into DSP mul_ln1118_1625_reg_87659_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U407/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1625_reg_87659_reg.
DSP Report: register mul_ln1118_1625_reg_87659_reg is absorbed into DSP mul_ln1118_1625_reg_87659_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U479/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1625_reg_87659_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U479/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1625_reg_87659_reg.
DSP Report: Generating DSP mul_ln1118_1624_reg_87654_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1618_reg_82949_reg is absorbed into DSP mul_ln1118_1624_reg_87654_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U478/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1624_reg_87654_reg.
DSP Report: register phi_ln76_249_reg_84624_reg is absorbed into DSP mul_ln1118_1624_reg_87654_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U406/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1624_reg_87654_reg.
DSP Report: register mul_ln1118_1624_reg_87654_reg is absorbed into DSP mul_ln1118_1624_reg_87654_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U478/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1624_reg_87654_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U478/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1624_reg_87654_reg.
DSP Report: Generating DSP mul_ln1118_1627_reg_87669_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1621_reg_82979_reg is absorbed into DSP mul_ln1118_1627_reg_87669_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U481/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1627_reg_87669_reg.
DSP Report: register phi_ln76_60_reg_82734_reg is absorbed into DSP mul_ln1118_1627_reg_87669_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U409/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1627_reg_87669_reg.
DSP Report: register mul_ln1118_1627_reg_87669_reg is absorbed into DSP mul_ln1118_1627_reg_87669_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U481/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1627_reg_87669_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U481/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1627_reg_87669_reg.
DSP Report: Generating DSP mul_ln1118_1626_reg_87664_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1620_reg_82969_reg is absorbed into DSP mul_ln1118_1626_reg_87664_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U480/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1626_reg_87664_reg.
DSP Report: register phi_ln76_59_reg_82724_reg is absorbed into DSP mul_ln1118_1626_reg_87664_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U408/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1626_reg_87664_reg.
DSP Report: register mul_ln1118_1626_reg_87664_reg is absorbed into DSP mul_ln1118_1626_reg_87664_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U480/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1626_reg_87664_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U480/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1626_reg_87664_reg.
DSP Report: Generating DSP mul_ln1118_1629_reg_87679_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1623_reg_82999_reg is absorbed into DSP mul_ln1118_1629_reg_87679_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U483/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1629_reg_87679_reg.
DSP Report: register phi_ln76_254_reg_84674_reg is absorbed into DSP mul_ln1118_1629_reg_87679_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U411/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1629_reg_87679_reg.
DSP Report: register mul_ln1118_1629_reg_87679_reg is absorbed into DSP mul_ln1118_1629_reg_87679_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U483/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1629_reg_87679_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U483/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1629_reg_87679_reg.
DSP Report: Generating DSP mul_ln1118_1628_reg_87674_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1622_reg_82989_reg is absorbed into DSP mul_ln1118_1628_reg_87674_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U482/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1628_reg_87674_reg.
DSP Report: register phi_ln76_253_reg_84664_reg is absorbed into DSP mul_ln1118_1628_reg_87674_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U410/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1628_reg_87674_reg.
DSP Report: register mul_ln1118_1628_reg_87674_reg is absorbed into DSP mul_ln1118_1628_reg_87674_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U482/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1628_reg_87674_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U482/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1628_reg_87674_reg.
DSP Report: Generating DSP mul_ln1118_1631_reg_87689_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1625_reg_83019_reg is absorbed into DSP mul_ln1118_1631_reg_87689_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U485/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1631_reg_87689_reg.
DSP Report: register phi_ln76_56_reg_82694_reg is absorbed into DSP mul_ln1118_1631_reg_87689_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U405/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1631_reg_87689_reg.
DSP Report: register mul_ln1118_1631_reg_87689_reg is absorbed into DSP mul_ln1118_1631_reg_87689_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U485/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1631_reg_87689_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U485/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1631_reg_87689_reg.
DSP Report: Generating DSP mul_ln1118_1630_reg_87684_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1624_reg_83009_reg is absorbed into DSP mul_ln1118_1630_reg_87684_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U484/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1630_reg_87684_reg.
DSP Report: register phi_ln76_55_reg_82684_reg is absorbed into DSP mul_ln1118_1630_reg_87684_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U404/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1630_reg_87684_reg.
DSP Report: register mul_ln1118_1630_reg_87684_reg is absorbed into DSP mul_ln1118_1630_reg_87684_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U484/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1630_reg_87684_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U484/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1630_reg_87684_reg.
DSP Report: Generating DSP mul_ln1118_1633_reg_87699_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1627_reg_83039_reg is absorbed into DSP mul_ln1118_1633_reg_87699_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U487/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1633_reg_87699_reg.
DSP Report: register phi_ln76_250_reg_84634_reg is absorbed into DSP mul_ln1118_1633_reg_87699_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U407/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1633_reg_87699_reg.
DSP Report: register mul_ln1118_1633_reg_87699_reg is absorbed into DSP mul_ln1118_1633_reg_87699_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U487/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1633_reg_87699_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U487/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1633_reg_87699_reg.
DSP Report: Generating DSP mul_ln1118_1632_reg_87694_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1626_reg_83029_reg is absorbed into DSP mul_ln1118_1632_reg_87694_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U486/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1632_reg_87694_reg.
DSP Report: register phi_ln76_249_reg_84624_reg is absorbed into DSP mul_ln1118_1632_reg_87694_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U406/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1632_reg_87694_reg.
DSP Report: register mul_ln1118_1632_reg_87694_reg is absorbed into DSP mul_ln1118_1632_reg_87694_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U486/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1632_reg_87694_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U486/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1632_reg_87694_reg.
DSP Report: Generating DSP mul_ln1118_1635_reg_87709_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1629_reg_83059_reg is absorbed into DSP mul_ln1118_1635_reg_87709_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U489/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1635_reg_87709_reg.
DSP Report: register phi_ln76_60_reg_82734_reg is absorbed into DSP mul_ln1118_1635_reg_87709_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U409/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1635_reg_87709_reg.
DSP Report: register mul_ln1118_1635_reg_87709_reg is absorbed into DSP mul_ln1118_1635_reg_87709_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U489/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1635_reg_87709_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U489/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1635_reg_87709_reg.
DSP Report: Generating DSP mul_ln1118_1634_reg_87704_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1628_reg_83049_reg is absorbed into DSP mul_ln1118_1634_reg_87704_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U488/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1634_reg_87704_reg.
DSP Report: register phi_ln76_59_reg_82724_reg is absorbed into DSP mul_ln1118_1634_reg_87704_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U408/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1634_reg_87704_reg.
DSP Report: register mul_ln1118_1634_reg_87704_reg is absorbed into DSP mul_ln1118_1634_reg_87704_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U488/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1634_reg_87704_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U488/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1634_reg_87704_reg.
DSP Report: Generating DSP mul_ln1118_1637_reg_87719_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1631_reg_83079_reg is absorbed into DSP mul_ln1118_1637_reg_87719_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U491/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1637_reg_87719_reg.
DSP Report: register phi_ln76_254_reg_84674_reg is absorbed into DSP mul_ln1118_1637_reg_87719_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U411/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1637_reg_87719_reg.
DSP Report: register mul_ln1118_1637_reg_87719_reg is absorbed into DSP mul_ln1118_1637_reg_87719_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U491/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1637_reg_87719_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U491/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1637_reg_87719_reg.
DSP Report: Generating DSP mul_ln1118_1636_reg_87714_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1630_reg_83069_reg is absorbed into DSP mul_ln1118_1636_reg_87714_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U490/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1636_reg_87714_reg.
DSP Report: register phi_ln76_253_reg_84664_reg is absorbed into DSP mul_ln1118_1636_reg_87714_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U410/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1636_reg_87714_reg.
DSP Report: register mul_ln1118_1636_reg_87714_reg is absorbed into DSP mul_ln1118_1636_reg_87714_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U490/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1636_reg_87714_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U490/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1636_reg_87714_reg.
DSP Report: Generating DSP mul_ln1118_1647_reg_87769_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U501/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1647_reg_87769_reg.
DSP Report: register phi_ln76_96_reg_83094_reg is absorbed into DSP mul_ln1118_1647_reg_87769_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U589/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1647_reg_87769_reg.
DSP Report: register mul_ln1118_1647_reg_87769_reg is absorbed into DSP mul_ln1118_1647_reg_87769_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U501/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1647_reg_87769_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U501/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1647_reg_87769_reg.
DSP Report: Generating DSP mul_ln1118_1646_reg_87764_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U500/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1646_reg_87764_reg.
DSP Report: register phi_ln76_95_reg_83084_reg is absorbed into DSP mul_ln1118_1646_reg_87764_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U588/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1646_reg_87764_reg.
DSP Report: register mul_ln1118_1646_reg_87764_reg is absorbed into DSP mul_ln1118_1646_reg_87764_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U500/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1646_reg_87764_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U500/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1646_reg_87764_reg.
DSP Report: Generating DSP mul_ln1118_1649_reg_87779_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U503/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1649_reg_87779_reg.
DSP Report: register phi_ln76_98_reg_83114_reg is absorbed into DSP mul_ln1118_1649_reg_87779_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U591/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1649_reg_87779_reg.
DSP Report: register mul_ln1118_1649_reg_87779_reg is absorbed into DSP mul_ln1118_1649_reg_87779_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U503/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1649_reg_87779_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U503/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1649_reg_87779_reg.
DSP Report: Generating DSP mul_ln1118_1648_reg_87774_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U502/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1648_reg_87774_reg.
DSP Report: register phi_ln76_97_reg_83104_reg is absorbed into DSP mul_ln1118_1648_reg_87774_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U590/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1648_reg_87774_reg.
DSP Report: register mul_ln1118_1648_reg_87774_reg is absorbed into DSP mul_ln1118_1648_reg_87774_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U502/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1648_reg_87774_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U502/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1648_reg_87774_reg.
DSP Report: Generating DSP mul_ln1118_1651_reg_87789_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U505/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1651_reg_87789_reg.
DSP Report: register phi_ln76_100_reg_83134_reg is absorbed into DSP mul_ln1118_1651_reg_87789_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U593/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1651_reg_87789_reg.
DSP Report: register mul_ln1118_1651_reg_87789_reg is absorbed into DSP mul_ln1118_1651_reg_87789_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U505/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1651_reg_87789_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U505/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1651_reg_87789_reg.
DSP Report: Generating DSP mul_ln1118_1650_reg_87784_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U504/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1650_reg_87784_reg.
DSP Report: register phi_ln76_99_reg_83124_reg is absorbed into DSP mul_ln1118_1650_reg_87784_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U592/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1650_reg_87784_reg.
DSP Report: register mul_ln1118_1650_reg_87784_reg is absorbed into DSP mul_ln1118_1650_reg_87784_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U504/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1650_reg_87784_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U504/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1650_reg_87784_reg.
DSP Report: Generating DSP mul_ln1118_1653_reg_87799_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U507/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1653_reg_87799_reg.
DSP Report: register phi_ln76_102_reg_83154_reg is absorbed into DSP mul_ln1118_1653_reg_87799_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U595/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1653_reg_87799_reg.
DSP Report: register mul_ln1118_1653_reg_87799_reg is absorbed into DSP mul_ln1118_1653_reg_87799_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U507/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1653_reg_87799_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U507/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1653_reg_87799_reg.
DSP Report: Generating DSP mul_ln1118_1652_reg_87794_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U506/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1652_reg_87794_reg.
DSP Report: register phi_ln76_101_reg_83144_reg is absorbed into DSP mul_ln1118_1652_reg_87794_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U594/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1652_reg_87794_reg.
DSP Report: register mul_ln1118_1652_reg_87794_reg is absorbed into DSP mul_ln1118_1652_reg_87794_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U506/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1652_reg_87794_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U506/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1652_reg_87794_reg.
DSP Report: Generating DSP mul_ln1118_1655_reg_87809_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U509/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1655_reg_87809_reg.
DSP Report: register phi_ln76_96_reg_83094_reg is absorbed into DSP mul_ln1118_1655_reg_87809_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U589/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1655_reg_87809_reg.
DSP Report: register mul_ln1118_1655_reg_87809_reg is absorbed into DSP mul_ln1118_1655_reg_87809_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U509/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1655_reg_87809_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U509/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1655_reg_87809_reg.
DSP Report: Generating DSP mul_ln1118_1654_reg_87804_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U508/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1654_reg_87804_reg.
DSP Report: register phi_ln76_95_reg_83084_reg is absorbed into DSP mul_ln1118_1654_reg_87804_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U588/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1654_reg_87804_reg.
DSP Report: register mul_ln1118_1654_reg_87804_reg is absorbed into DSP mul_ln1118_1654_reg_87804_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U508/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1654_reg_87804_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U508/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1654_reg_87804_reg.
DSP Report: Generating DSP mul_ln1118_1657_reg_87819_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U511/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1657_reg_87819_reg.
DSP Report: register phi_ln76_98_reg_83114_reg is absorbed into DSP mul_ln1118_1657_reg_87819_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U591/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1657_reg_87819_reg.
DSP Report: register mul_ln1118_1657_reg_87819_reg is absorbed into DSP mul_ln1118_1657_reg_87819_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U511/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1657_reg_87819_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U511/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1657_reg_87819_reg.
DSP Report: Generating DSP mul_ln1118_1656_reg_87814_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U510/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1656_reg_87814_reg.
DSP Report: register phi_ln76_97_reg_83104_reg is absorbed into DSP mul_ln1118_1656_reg_87814_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U590/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1656_reg_87814_reg.
DSP Report: register mul_ln1118_1656_reg_87814_reg is absorbed into DSP mul_ln1118_1656_reg_87814_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U510/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1656_reg_87814_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U510/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1656_reg_87814_reg.
DSP Report: Generating DSP mul_ln1118_1659_reg_87829_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U513/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1659_reg_87829_reg.
DSP Report: register phi_ln76_100_reg_83134_reg is absorbed into DSP mul_ln1118_1659_reg_87829_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U593/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1659_reg_87829_reg.
DSP Report: register mul_ln1118_1659_reg_87829_reg is absorbed into DSP mul_ln1118_1659_reg_87829_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U513/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1659_reg_87829_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U513/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1659_reg_87829_reg.
DSP Report: Generating DSP mul_ln1118_1658_reg_87824_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U512/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1658_reg_87824_reg.
DSP Report: register phi_ln76_99_reg_83124_reg is absorbed into DSP mul_ln1118_1658_reg_87824_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U592/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1658_reg_87824_reg.
DSP Report: register mul_ln1118_1658_reg_87824_reg is absorbed into DSP mul_ln1118_1658_reg_87824_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U512/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1658_reg_87824_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U512/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1658_reg_87824_reg.
DSP Report: Generating DSP mul_ln1118_1661_reg_87839_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U515/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1661_reg_87839_reg.
DSP Report: register phi_ln76_102_reg_83154_reg is absorbed into DSP mul_ln1118_1661_reg_87839_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U595/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1661_reg_87839_reg.
DSP Report: register mul_ln1118_1661_reg_87839_reg is absorbed into DSP mul_ln1118_1661_reg_87839_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U515/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1661_reg_87839_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U515/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1661_reg_87839_reg.
DSP Report: Generating DSP mul_ln1118_1660_reg_87834_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U514/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1660_reg_87834_reg.
DSP Report: register phi_ln76_101_reg_83144_reg is absorbed into DSP mul_ln1118_1660_reg_87834_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U594/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1660_reg_87834_reg.
DSP Report: register mul_ln1118_1660_reg_87834_reg is absorbed into DSP mul_ln1118_1660_reg_87834_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U514/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1660_reg_87834_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U514/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1660_reg_87834_reg.
DSP Report: Generating DSP mul_ln1118_1663_reg_87849_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U517/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1663_reg_87849_reg.
DSP Report: register phi_ln76_96_reg_83094_reg is absorbed into DSP mul_ln1118_1663_reg_87849_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U589/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1663_reg_87849_reg.
DSP Report: register mul_ln1118_1663_reg_87849_reg is absorbed into DSP mul_ln1118_1663_reg_87849_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U517/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1663_reg_87849_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U517/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1663_reg_87849_reg.
DSP Report: Generating DSP mul_ln1118_1662_reg_87844_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U516/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1662_reg_87844_reg.
DSP Report: register phi_ln76_95_reg_83084_reg is absorbed into DSP mul_ln1118_1662_reg_87844_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U588/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1662_reg_87844_reg.
DSP Report: register mul_ln1118_1662_reg_87844_reg is absorbed into DSP mul_ln1118_1662_reg_87844_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U516/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1662_reg_87844_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U516/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1662_reg_87844_reg.
DSP Report: Generating DSP mul_ln1118_1665_reg_87859_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U519/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1665_reg_87859_reg.
DSP Report: register phi_ln76_98_reg_83114_reg is absorbed into DSP mul_ln1118_1665_reg_87859_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U591/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1665_reg_87859_reg.
DSP Report: register mul_ln1118_1665_reg_87859_reg is absorbed into DSP mul_ln1118_1665_reg_87859_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U519/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1665_reg_87859_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U519/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1665_reg_87859_reg.
DSP Report: Generating DSP mul_ln1118_1664_reg_87854_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U518/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1664_reg_87854_reg.
DSP Report: register phi_ln76_97_reg_83104_reg is absorbed into DSP mul_ln1118_1664_reg_87854_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U590/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1664_reg_87854_reg.
DSP Report: register mul_ln1118_1664_reg_87854_reg is absorbed into DSP mul_ln1118_1664_reg_87854_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U518/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1664_reg_87854_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U518/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1664_reg_87854_reg.
DSP Report: Generating DSP mul_ln1118_1667_reg_87869_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U521/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1667_reg_87869_reg.
DSP Report: register phi_ln76_100_reg_83134_reg is absorbed into DSP mul_ln1118_1667_reg_87869_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U593/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1667_reg_87869_reg.
DSP Report: register mul_ln1118_1667_reg_87869_reg is absorbed into DSP mul_ln1118_1667_reg_87869_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U521/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1667_reg_87869_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U521/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1667_reg_87869_reg.
DSP Report: Generating DSP mul_ln1118_1666_reg_87864_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U520/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1666_reg_87864_reg.
DSP Report: register phi_ln76_99_reg_83124_reg is absorbed into DSP mul_ln1118_1666_reg_87864_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U592/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1666_reg_87864_reg.
DSP Report: register mul_ln1118_1666_reg_87864_reg is absorbed into DSP mul_ln1118_1666_reg_87864_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U520/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1666_reg_87864_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U520/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1666_reg_87864_reg.
DSP Report: Generating DSP mul_ln1118_1669_reg_87879_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U523/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1669_reg_87879_reg.
DSP Report: register phi_ln76_102_reg_83154_reg is absorbed into DSP mul_ln1118_1669_reg_87879_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U595/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1669_reg_87879_reg.
DSP Report: register mul_ln1118_1669_reg_87879_reg is absorbed into DSP mul_ln1118_1669_reg_87879_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U523/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1669_reg_87879_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U523/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1669_reg_87879_reg.
DSP Report: Generating DSP mul_ln1118_1668_reg_87874_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U522/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1668_reg_87874_reg.
DSP Report: register phi_ln76_101_reg_83144_reg is absorbed into DSP mul_ln1118_1668_reg_87874_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U594/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1668_reg_87874_reg.
DSP Report: register mul_ln1118_1668_reg_87874_reg is absorbed into DSP mul_ln1118_1668_reg_87874_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U522/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1668_reg_87874_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U522/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1668_reg_87874_reg.
DSP Report: Generating DSP mul_ln1118_1671_reg_87889_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U525/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1671_reg_87889_reg.
DSP Report: register phi_ln76_96_reg_83094_reg is absorbed into DSP mul_ln1118_1671_reg_87889_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U589/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1671_reg_87889_reg.
DSP Report: register mul_ln1118_1671_reg_87889_reg is absorbed into DSP mul_ln1118_1671_reg_87889_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U525/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1671_reg_87889_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U525/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1671_reg_87889_reg.
DSP Report: Generating DSP mul_ln1118_1670_reg_87884_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U524/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1670_reg_87884_reg.
DSP Report: register phi_ln76_95_reg_83084_reg is absorbed into DSP mul_ln1118_1670_reg_87884_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U588/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1670_reg_87884_reg.
DSP Report: register mul_ln1118_1670_reg_87884_reg is absorbed into DSP mul_ln1118_1670_reg_87884_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U524/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1670_reg_87884_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U524/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1670_reg_87884_reg.
DSP Report: Generating DSP mul_ln1118_1673_reg_87899_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U527/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1673_reg_87899_reg.
DSP Report: register phi_ln76_98_reg_83114_reg is absorbed into DSP mul_ln1118_1673_reg_87899_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U591/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1673_reg_87899_reg.
DSP Report: register mul_ln1118_1673_reg_87899_reg is absorbed into DSP mul_ln1118_1673_reg_87899_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U527/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1673_reg_87899_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U527/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1673_reg_87899_reg.
DSP Report: Generating DSP mul_ln1118_1672_reg_87894_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U526/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1672_reg_87894_reg.
DSP Report: register phi_ln76_97_reg_83104_reg is absorbed into DSP mul_ln1118_1672_reg_87894_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U590/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1672_reg_87894_reg.
DSP Report: register mul_ln1118_1672_reg_87894_reg is absorbed into DSP mul_ln1118_1672_reg_87894_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U526/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1672_reg_87894_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U526/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1672_reg_87894_reg.
DSP Report: Generating DSP mul_ln1118_1675_reg_87909_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U529/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1675_reg_87909_reg.
DSP Report: register phi_ln76_100_reg_83134_reg is absorbed into DSP mul_ln1118_1675_reg_87909_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U593/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1675_reg_87909_reg.
DSP Report: register mul_ln1118_1675_reg_87909_reg is absorbed into DSP mul_ln1118_1675_reg_87909_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U529/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1675_reg_87909_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U529/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1675_reg_87909_reg.
DSP Report: Generating DSP mul_ln1118_1674_reg_87904_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U528/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1674_reg_87904_reg.
DSP Report: register phi_ln76_99_reg_83124_reg is absorbed into DSP mul_ln1118_1674_reg_87904_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U592/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1674_reg_87904_reg.
DSP Report: register mul_ln1118_1674_reg_87904_reg is absorbed into DSP mul_ln1118_1674_reg_87904_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U528/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1674_reg_87904_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U528/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1674_reg_87904_reg.
DSP Report: Generating DSP mul_ln1118_1677_reg_87919_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U531/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1677_reg_87919_reg.
DSP Report: register phi_ln76_102_reg_83154_reg is absorbed into DSP mul_ln1118_1677_reg_87919_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U595/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1677_reg_87919_reg.
DSP Report: register mul_ln1118_1677_reg_87919_reg is absorbed into DSP mul_ln1118_1677_reg_87919_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U531/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1677_reg_87919_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U531/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1677_reg_87919_reg.
DSP Report: Generating DSP mul_ln1118_1676_reg_87914_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U530/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1676_reg_87914_reg.
DSP Report: register phi_ln76_101_reg_83144_reg is absorbed into DSP mul_ln1118_1676_reg_87914_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U594/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1676_reg_87914_reg.
DSP Report: register mul_ln1118_1676_reg_87914_reg is absorbed into DSP mul_ln1118_1676_reg_87914_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U530/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1676_reg_87914_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U530/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1676_reg_87914_reg.
DSP Report: Generating DSP mul_ln1118_1679_reg_87929_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U533/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1679_reg_87929_reg.
DSP Report: register phi_ln76_96_reg_83094_reg is absorbed into DSP mul_ln1118_1679_reg_87929_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U589/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1679_reg_87929_reg.
DSP Report: register mul_ln1118_1679_reg_87929_reg is absorbed into DSP mul_ln1118_1679_reg_87929_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U533/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1679_reg_87929_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U533/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1679_reg_87929_reg.
DSP Report: Generating DSP mul_ln1118_1678_reg_87924_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U532/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1678_reg_87924_reg.
DSP Report: register phi_ln76_95_reg_83084_reg is absorbed into DSP mul_ln1118_1678_reg_87924_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U588/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1678_reg_87924_reg.
DSP Report: register mul_ln1118_1678_reg_87924_reg is absorbed into DSP mul_ln1118_1678_reg_87924_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U532/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1678_reg_87924_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U532/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1678_reg_87924_reg.
DSP Report: Generating DSP mul_ln1118_1681_reg_87939_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U535/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1681_reg_87939_reg.
DSP Report: register phi_ln76_98_reg_83114_reg is absorbed into DSP mul_ln1118_1681_reg_87939_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U591/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1681_reg_87939_reg.
DSP Report: register mul_ln1118_1681_reg_87939_reg is absorbed into DSP mul_ln1118_1681_reg_87939_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U535/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1681_reg_87939_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U535/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1681_reg_87939_reg.
DSP Report: Generating DSP mul_ln1118_1680_reg_87934_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U534/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1680_reg_87934_reg.
DSP Report: register phi_ln76_97_reg_83104_reg is absorbed into DSP mul_ln1118_1680_reg_87934_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U590/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1680_reg_87934_reg.
DSP Report: register mul_ln1118_1680_reg_87934_reg is absorbed into DSP mul_ln1118_1680_reg_87934_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U534/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1680_reg_87934_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U534/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1680_reg_87934_reg.
DSP Report: Generating DSP mul_ln1118_1683_reg_87949_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U537/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1683_reg_87949_reg.
DSP Report: register phi_ln76_100_reg_83134_reg is absorbed into DSP mul_ln1118_1683_reg_87949_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U593/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1683_reg_87949_reg.
DSP Report: register mul_ln1118_1683_reg_87949_reg is absorbed into DSP mul_ln1118_1683_reg_87949_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U537/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1683_reg_87949_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U537/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1683_reg_87949_reg.
DSP Report: Generating DSP mul_ln1118_1682_reg_87944_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U536/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1682_reg_87944_reg.
DSP Report: register phi_ln76_99_reg_83124_reg is absorbed into DSP mul_ln1118_1682_reg_87944_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U592/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1682_reg_87944_reg.
DSP Report: register mul_ln1118_1682_reg_87944_reg is absorbed into DSP mul_ln1118_1682_reg_87944_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U536/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1682_reg_87944_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U536/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1682_reg_87944_reg.
DSP Report: Generating DSP mul_ln1118_1685_reg_87959_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U539/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1685_reg_87959_reg.
DSP Report: register phi_ln76_102_reg_83154_reg is absorbed into DSP mul_ln1118_1685_reg_87959_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U595/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1685_reg_87959_reg.
DSP Report: register mul_ln1118_1685_reg_87959_reg is absorbed into DSP mul_ln1118_1685_reg_87959_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U539/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1685_reg_87959_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U539/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1685_reg_87959_reg.
DSP Report: Generating DSP mul_ln1118_1684_reg_87954_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U538/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1684_reg_87954_reg.
DSP Report: register phi_ln76_101_reg_83144_reg is absorbed into DSP mul_ln1118_1684_reg_87954_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U594/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1684_reg_87954_reg.
DSP Report: register mul_ln1118_1684_reg_87954_reg is absorbed into DSP mul_ln1118_1684_reg_87954_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U538/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1684_reg_87954_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U538/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1684_reg_87954_reg.
DSP Report: Generating DSP mul_ln1118_1687_reg_87969_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U541/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1687_reg_87969_reg.
DSP Report: register phi_ln76_96_reg_83094_reg is absorbed into DSP mul_ln1118_1687_reg_87969_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U589/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1687_reg_87969_reg.
DSP Report: register mul_ln1118_1687_reg_87969_reg is absorbed into DSP mul_ln1118_1687_reg_87969_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U541/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1687_reg_87969_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U541/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1687_reg_87969_reg.
DSP Report: Generating DSP mul_ln1118_1686_reg_87964_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U540/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1686_reg_87964_reg.
DSP Report: register phi_ln76_95_reg_83084_reg is absorbed into DSP mul_ln1118_1686_reg_87964_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U588/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1686_reg_87964_reg.
DSP Report: register mul_ln1118_1686_reg_87964_reg is absorbed into DSP mul_ln1118_1686_reg_87964_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U540/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1686_reg_87964_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U540/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1686_reg_87964_reg.
DSP Report: Generating DSP mul_ln1118_1689_reg_87979_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U543/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1689_reg_87979_reg.
DSP Report: register phi_ln76_98_reg_83114_reg is absorbed into DSP mul_ln1118_1689_reg_87979_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U591/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1689_reg_87979_reg.
DSP Report: register mul_ln1118_1689_reg_87979_reg is absorbed into DSP mul_ln1118_1689_reg_87979_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U543/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1689_reg_87979_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U543/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1689_reg_87979_reg.
DSP Report: Generating DSP mul_ln1118_1688_reg_87974_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U542/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1688_reg_87974_reg.
DSP Report: register phi_ln76_97_reg_83104_reg is absorbed into DSP mul_ln1118_1688_reg_87974_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U590/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1688_reg_87974_reg.
DSP Report: register mul_ln1118_1688_reg_87974_reg is absorbed into DSP mul_ln1118_1688_reg_87974_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U542/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1688_reg_87974_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U542/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1688_reg_87974_reg.
DSP Report: Generating DSP mul_ln1118_1691_reg_87989_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U545/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1691_reg_87989_reg.
DSP Report: register phi_ln76_100_reg_83134_reg is absorbed into DSP mul_ln1118_1691_reg_87989_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U593/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1691_reg_87989_reg.
DSP Report: register mul_ln1118_1691_reg_87989_reg is absorbed into DSP mul_ln1118_1691_reg_87989_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U545/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1691_reg_87989_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U545/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1691_reg_87989_reg.
DSP Report: Generating DSP mul_ln1118_1690_reg_87984_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U544/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1690_reg_87984_reg.
DSP Report: register phi_ln76_99_reg_83124_reg is absorbed into DSP mul_ln1118_1690_reg_87984_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U592/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1690_reg_87984_reg.
DSP Report: register mul_ln1118_1690_reg_87984_reg is absorbed into DSP mul_ln1118_1690_reg_87984_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U544/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1690_reg_87984_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U544/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1690_reg_87984_reg.
DSP Report: Generating DSP mul_ln1118_1693_reg_87999_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U547/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1693_reg_87999_reg.
DSP Report: register phi_ln76_102_reg_83154_reg is absorbed into DSP mul_ln1118_1693_reg_87999_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U595/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1693_reg_87999_reg.
DSP Report: register mul_ln1118_1693_reg_87999_reg is absorbed into DSP mul_ln1118_1693_reg_87999_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U547/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1693_reg_87999_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U547/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1693_reg_87999_reg.
DSP Report: Generating DSP mul_ln1118_1692_reg_87994_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U546/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1692_reg_87994_reg.
DSP Report: register phi_ln76_101_reg_83144_reg is absorbed into DSP mul_ln1118_1692_reg_87994_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U594/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1692_reg_87994_reg.
DSP Report: register mul_ln1118_1692_reg_87994_reg is absorbed into DSP mul_ln1118_1692_reg_87994_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U546/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1692_reg_87994_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U546/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1692_reg_87994_reg.
DSP Report: Generating DSP mul_ln1118_1695_reg_88009_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U549/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1695_reg_88009_reg.
DSP Report: register phi_ln76_96_reg_83094_reg is absorbed into DSP mul_ln1118_1695_reg_88009_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U589/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1695_reg_88009_reg.
DSP Report: register mul_ln1118_1695_reg_88009_reg is absorbed into DSP mul_ln1118_1695_reg_88009_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U549/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1695_reg_88009_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U549/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1695_reg_88009_reg.
DSP Report: Generating DSP mul_ln1118_1694_reg_88004_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U548/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1694_reg_88004_reg.
DSP Report: register phi_ln76_95_reg_83084_reg is absorbed into DSP mul_ln1118_1694_reg_88004_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U588/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1694_reg_88004_reg.
DSP Report: register mul_ln1118_1694_reg_88004_reg is absorbed into DSP mul_ln1118_1694_reg_88004_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U548/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1694_reg_88004_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U548/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1694_reg_88004_reg.
DSP Report: Generating DSP mul_ln1118_1697_reg_88019_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U551/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1697_reg_88019_reg.
DSP Report: register phi_ln76_98_reg_83114_reg is absorbed into DSP mul_ln1118_1697_reg_88019_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U591/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1697_reg_88019_reg.
DSP Report: register mul_ln1118_1697_reg_88019_reg is absorbed into DSP mul_ln1118_1697_reg_88019_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U551/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1697_reg_88019_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U551/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1697_reg_88019_reg.
DSP Report: Generating DSP mul_ln1118_1696_reg_88014_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U550/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1696_reg_88014_reg.
DSP Report: register phi_ln76_97_reg_83104_reg is absorbed into DSP mul_ln1118_1696_reg_88014_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U590/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1696_reg_88014_reg.
DSP Report: register mul_ln1118_1696_reg_88014_reg is absorbed into DSP mul_ln1118_1696_reg_88014_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U550/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1696_reg_88014_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U550/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1696_reg_88014_reg.
DSP Report: Generating DSP mul_ln1118_1699_reg_88029_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U553/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1699_reg_88029_reg.
DSP Report: register phi_ln76_100_reg_83134_reg is absorbed into DSP mul_ln1118_1699_reg_88029_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U593/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1699_reg_88029_reg.
DSP Report: register mul_ln1118_1699_reg_88029_reg is absorbed into DSP mul_ln1118_1699_reg_88029_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U553/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1699_reg_88029_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U553/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1699_reg_88029_reg.
DSP Report: Generating DSP mul_ln1118_1698_reg_88024_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U552/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1698_reg_88024_reg.
DSP Report: register phi_ln76_99_reg_83124_reg is absorbed into DSP mul_ln1118_1698_reg_88024_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U592/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1698_reg_88024_reg.
DSP Report: register mul_ln1118_1698_reg_88024_reg is absorbed into DSP mul_ln1118_1698_reg_88024_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U552/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1698_reg_88024_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U552/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1698_reg_88024_reg.
DSP Report: Generating DSP mul_ln1118_1701_reg_88039_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U555/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1701_reg_88039_reg.
DSP Report: register phi_ln76_102_reg_83154_reg is absorbed into DSP mul_ln1118_1701_reg_88039_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U595/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1701_reg_88039_reg.
DSP Report: register mul_ln1118_1701_reg_88039_reg is absorbed into DSP mul_ln1118_1701_reg_88039_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U555/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1701_reg_88039_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U555/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1701_reg_88039_reg.
DSP Report: Generating DSP mul_ln1118_1700_reg_88034_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U554/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1700_reg_88034_reg.
DSP Report: register phi_ln76_101_reg_83144_reg is absorbed into DSP mul_ln1118_1700_reg_88034_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U594/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1700_reg_88034_reg.
DSP Report: register mul_ln1118_1700_reg_88034_reg is absorbed into DSP mul_ln1118_1700_reg_88034_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U554/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1700_reg_88034_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U554/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1700_reg_88034_reg.
DSP Report: Generating DSP mul_ln1118_1703_reg_88049_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U557/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1703_reg_88049_reg.
DSP Report: register phi_ln76_96_reg_83094_reg is absorbed into DSP mul_ln1118_1703_reg_88049_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U589/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1703_reg_88049_reg.
DSP Report: register mul_ln1118_1703_reg_88049_reg is absorbed into DSP mul_ln1118_1703_reg_88049_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U557/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1703_reg_88049_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U557/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1703_reg_88049_reg.
DSP Report: Generating DSP mul_ln1118_1702_reg_88044_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U556/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1702_reg_88044_reg.
DSP Report: register phi_ln76_95_reg_83084_reg is absorbed into DSP mul_ln1118_1702_reg_88044_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U588/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1702_reg_88044_reg.
DSP Report: register mul_ln1118_1702_reg_88044_reg is absorbed into DSP mul_ln1118_1702_reg_88044_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U556/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1702_reg_88044_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U556/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1702_reg_88044_reg.
DSP Report: Generating DSP mul_ln1118_1705_reg_88059_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U559/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1705_reg_88059_reg.
DSP Report: register phi_ln76_98_reg_83114_reg is absorbed into DSP mul_ln1118_1705_reg_88059_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U591/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1705_reg_88059_reg.
DSP Report: register mul_ln1118_1705_reg_88059_reg is absorbed into DSP mul_ln1118_1705_reg_88059_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U559/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1705_reg_88059_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U559/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1705_reg_88059_reg.
DSP Report: Generating DSP mul_ln1118_1704_reg_88054_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U558/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1704_reg_88054_reg.
DSP Report: register phi_ln76_97_reg_83104_reg is absorbed into DSP mul_ln1118_1704_reg_88054_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U590/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1704_reg_88054_reg.
DSP Report: register mul_ln1118_1704_reg_88054_reg is absorbed into DSP mul_ln1118_1704_reg_88054_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U558/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1704_reg_88054_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U558/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1704_reg_88054_reg.
DSP Report: Generating DSP mul_ln1118_1707_reg_88069_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U561/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1707_reg_88069_reg.
DSP Report: register phi_ln76_100_reg_83134_reg is absorbed into DSP mul_ln1118_1707_reg_88069_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U593/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1707_reg_88069_reg.
DSP Report: register mul_ln1118_1707_reg_88069_reg is absorbed into DSP mul_ln1118_1707_reg_88069_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U561/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1707_reg_88069_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U561/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1707_reg_88069_reg.
DSP Report: Generating DSP mul_ln1118_1706_reg_88064_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U560/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1706_reg_88064_reg.
DSP Report: register phi_ln76_99_reg_83124_reg is absorbed into DSP mul_ln1118_1706_reg_88064_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U592/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1706_reg_88064_reg.
DSP Report: register mul_ln1118_1706_reg_88064_reg is absorbed into DSP mul_ln1118_1706_reg_88064_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U560/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1706_reg_88064_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U560/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1706_reg_88064_reg.
DSP Report: Generating DSP mul_ln1118_1709_reg_88079_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U563/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1709_reg_88079_reg.
DSP Report: register phi_ln76_102_reg_83154_reg is absorbed into DSP mul_ln1118_1709_reg_88079_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U595/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1709_reg_88079_reg.
DSP Report: register mul_ln1118_1709_reg_88079_reg is absorbed into DSP mul_ln1118_1709_reg_88079_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U563/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1709_reg_88079_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U563/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1709_reg_88079_reg.
DSP Report: Generating DSP mul_ln1118_1708_reg_88074_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U562/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1708_reg_88074_reg.
DSP Report: register phi_ln76_101_reg_83144_reg is absorbed into DSP mul_ln1118_1708_reg_88074_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U594/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1708_reg_88074_reg.
DSP Report: register mul_ln1118_1708_reg_88074_reg is absorbed into DSP mul_ln1118_1708_reg_88074_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U562/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1708_reg_88074_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U562/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1708_reg_88074_reg.
DSP Report: Generating DSP mul_ln1118_1639_reg_87729_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U493/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1639_reg_87729_reg.
DSP Report: register phi_ln76_96_reg_83094_reg is absorbed into DSP mul_ln1118_1639_reg_87729_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U589/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1639_reg_87729_reg.
DSP Report: register mul_ln1118_1639_reg_87729_reg is absorbed into DSP mul_ln1118_1639_reg_87729_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U493/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1639_reg_87729_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U493/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1639_reg_87729_reg.
DSP Report: Generating DSP mul_ln1118_1638_reg_87724_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U492/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1638_reg_87724_reg.
DSP Report: register phi_ln76_95_reg_83084_reg is absorbed into DSP mul_ln1118_1638_reg_87724_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U588/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1638_reg_87724_reg.
DSP Report: register mul_ln1118_1638_reg_87724_reg is absorbed into DSP mul_ln1118_1638_reg_87724_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U492/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1638_reg_87724_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U492/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1638_reg_87724_reg.
DSP Report: Generating DSP mul_ln1118_1641_reg_87739_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U495/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1641_reg_87739_reg.
DSP Report: register phi_ln76_98_reg_83114_reg is absorbed into DSP mul_ln1118_1641_reg_87739_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U591/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1641_reg_87739_reg.
DSP Report: register mul_ln1118_1641_reg_87739_reg is absorbed into DSP mul_ln1118_1641_reg_87739_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U495/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1641_reg_87739_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U495/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1641_reg_87739_reg.
DSP Report: Generating DSP mul_ln1118_1640_reg_87734_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U494/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1640_reg_87734_reg.
DSP Report: register phi_ln76_97_reg_83104_reg is absorbed into DSP mul_ln1118_1640_reg_87734_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U590/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1640_reg_87734_reg.
DSP Report: register mul_ln1118_1640_reg_87734_reg is absorbed into DSP mul_ln1118_1640_reg_87734_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U494/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1640_reg_87734_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U494/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1640_reg_87734_reg.
DSP Report: Generating DSP mul_ln1118_1643_reg_87749_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U497/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1643_reg_87749_reg.
DSP Report: register phi_ln76_100_reg_83134_reg is absorbed into DSP mul_ln1118_1643_reg_87749_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U593/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1643_reg_87749_reg.
DSP Report: register mul_ln1118_1643_reg_87749_reg is absorbed into DSP mul_ln1118_1643_reg_87749_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U497/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1643_reg_87749_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U497/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1643_reg_87749_reg.
DSP Report: Generating DSP mul_ln1118_1642_reg_87744_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U496/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1642_reg_87744_reg.
DSP Report: register phi_ln76_99_reg_83124_reg is absorbed into DSP mul_ln1118_1642_reg_87744_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U592/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1642_reg_87744_reg.
DSP Report: register mul_ln1118_1642_reg_87744_reg is absorbed into DSP mul_ln1118_1642_reg_87744_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U496/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1642_reg_87744_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U496/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1642_reg_87744_reg.
DSP Report: Generating DSP mul_ln1118_1645_reg_87759_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U499/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1645_reg_87759_reg.
DSP Report: register phi_ln76_102_reg_83154_reg is absorbed into DSP mul_ln1118_1645_reg_87759_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U595/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1645_reg_87759_reg.
DSP Report: register mul_ln1118_1645_reg_87759_reg is absorbed into DSP mul_ln1118_1645_reg_87759_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U499/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1645_reg_87759_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U499/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1645_reg_87759_reg.
DSP Report: Generating DSP mul_ln1118_1644_reg_87754_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U498/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1644_reg_87754_reg.
DSP Report: register phi_ln76_101_reg_83144_reg is absorbed into DSP mul_ln1118_1644_reg_87754_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U594/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1644_reg_87754_reg.
DSP Report: register mul_ln1118_1644_reg_87754_reg is absorbed into DSP mul_ln1118_1644_reg_87754_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U498/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1644_reg_87754_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U498/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1644_reg_87754_reg.
DSP Report: Generating DSP mul_ln1118_1711_reg_88089_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U565/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1711_reg_88089_reg.
DSP Report: register phi_ln76_96_reg_83094_reg is absorbed into DSP mul_ln1118_1711_reg_88089_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U589/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1711_reg_88089_reg.
DSP Report: register mul_ln1118_1711_reg_88089_reg is absorbed into DSP mul_ln1118_1711_reg_88089_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U565/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1711_reg_88089_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U565/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1711_reg_88089_reg.
DSP Report: Generating DSP mul_ln1118_1710_reg_88084_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U564/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1710_reg_88084_reg.
DSP Report: register phi_ln76_95_reg_83084_reg is absorbed into DSP mul_ln1118_1710_reg_88084_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U588/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1710_reg_88084_reg.
DSP Report: register mul_ln1118_1710_reg_88084_reg is absorbed into DSP mul_ln1118_1710_reg_88084_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U564/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1710_reg_88084_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U564/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1710_reg_88084_reg.
DSP Report: Generating DSP mul_ln1118_1713_reg_88099_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U567/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1713_reg_88099_reg.
DSP Report: register phi_ln76_98_reg_83114_reg is absorbed into DSP mul_ln1118_1713_reg_88099_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U591/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1713_reg_88099_reg.
DSP Report: register mul_ln1118_1713_reg_88099_reg is absorbed into DSP mul_ln1118_1713_reg_88099_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U567/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1713_reg_88099_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U567/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1713_reg_88099_reg.
DSP Report: Generating DSP mul_ln1118_1712_reg_88094_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U566/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1712_reg_88094_reg.
DSP Report: register phi_ln76_97_reg_83104_reg is absorbed into DSP mul_ln1118_1712_reg_88094_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U590/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1712_reg_88094_reg.
DSP Report: register mul_ln1118_1712_reg_88094_reg is absorbed into DSP mul_ln1118_1712_reg_88094_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U566/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1712_reg_88094_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U566/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1712_reg_88094_reg.
DSP Report: Generating DSP mul_ln1118_1715_reg_88109_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U569/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1715_reg_88109_reg.
DSP Report: register phi_ln76_100_reg_83134_reg is absorbed into DSP mul_ln1118_1715_reg_88109_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U593/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1715_reg_88109_reg.
DSP Report: register mul_ln1118_1715_reg_88109_reg is absorbed into DSP mul_ln1118_1715_reg_88109_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U569/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1715_reg_88109_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U569/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1715_reg_88109_reg.
DSP Report: Generating DSP mul_ln1118_1714_reg_88104_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U568/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1714_reg_88104_reg.
DSP Report: register phi_ln76_99_reg_83124_reg is absorbed into DSP mul_ln1118_1714_reg_88104_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U592/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1714_reg_88104_reg.
DSP Report: register mul_ln1118_1714_reg_88104_reg is absorbed into DSP mul_ln1118_1714_reg_88104_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U568/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1714_reg_88104_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U568/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1714_reg_88104_reg.
DSP Report: Generating DSP mul_ln1118_1717_reg_88119_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U571/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1717_reg_88119_reg.
DSP Report: register phi_ln76_102_reg_83154_reg is absorbed into DSP mul_ln1118_1717_reg_88119_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U595/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1717_reg_88119_reg.
DSP Report: register mul_ln1118_1717_reg_88119_reg is absorbed into DSP mul_ln1118_1717_reg_88119_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U571/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1717_reg_88119_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U571/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1717_reg_88119_reg.
DSP Report: Generating DSP mul_ln1118_1716_reg_88114_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U570/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1716_reg_88114_reg.
DSP Report: register phi_ln76_101_reg_83144_reg is absorbed into DSP mul_ln1118_1716_reg_88114_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U594/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1716_reg_88114_reg.
DSP Report: register mul_ln1118_1716_reg_88114_reg is absorbed into DSP mul_ln1118_1716_reg_88114_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U570/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1716_reg_88114_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U570/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1716_reg_88114_reg.
DSP Report: Generating DSP mul_ln1118_1719_reg_88129_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U573/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1719_reg_88129_reg.
DSP Report: register phi_ln76_96_reg_83094_reg is absorbed into DSP mul_ln1118_1719_reg_88129_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U589/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1719_reg_88129_reg.
DSP Report: register mul_ln1118_1719_reg_88129_reg is absorbed into DSP mul_ln1118_1719_reg_88129_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U573/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1719_reg_88129_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U573/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1719_reg_88129_reg.
DSP Report: Generating DSP mul_ln1118_1718_reg_88124_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U572/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1718_reg_88124_reg.
DSP Report: register phi_ln76_95_reg_83084_reg is absorbed into DSP mul_ln1118_1718_reg_88124_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U588/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1718_reg_88124_reg.
DSP Report: register mul_ln1118_1718_reg_88124_reg is absorbed into DSP mul_ln1118_1718_reg_88124_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U572/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1718_reg_88124_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U572/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1718_reg_88124_reg.
DSP Report: Generating DSP mul_ln1118_1721_reg_88139_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U575/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1721_reg_88139_reg.
DSP Report: register phi_ln76_98_reg_83114_reg is absorbed into DSP mul_ln1118_1721_reg_88139_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U591/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1721_reg_88139_reg.
DSP Report: register mul_ln1118_1721_reg_88139_reg is absorbed into DSP mul_ln1118_1721_reg_88139_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U575/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1721_reg_88139_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U575/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1721_reg_88139_reg.
DSP Report: Generating DSP mul_ln1118_1720_reg_88134_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U574/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1720_reg_88134_reg.
DSP Report: register phi_ln76_97_reg_83104_reg is absorbed into DSP mul_ln1118_1720_reg_88134_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U590/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1720_reg_88134_reg.
DSP Report: register mul_ln1118_1720_reg_88134_reg is absorbed into DSP mul_ln1118_1720_reg_88134_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U574/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1720_reg_88134_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U574/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1720_reg_88134_reg.
DSP Report: Generating DSP mul_ln1118_1723_reg_88149_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U577/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1723_reg_88149_reg.
DSP Report: register phi_ln76_100_reg_83134_reg is absorbed into DSP mul_ln1118_1723_reg_88149_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U593/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1723_reg_88149_reg.
DSP Report: register mul_ln1118_1723_reg_88149_reg is absorbed into DSP mul_ln1118_1723_reg_88149_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U577/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1723_reg_88149_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U577/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1723_reg_88149_reg.
DSP Report: Generating DSP mul_ln1118_1722_reg_88144_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U576/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1722_reg_88144_reg.
DSP Report: register phi_ln76_99_reg_83124_reg is absorbed into DSP mul_ln1118_1722_reg_88144_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U592/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1722_reg_88144_reg.
DSP Report: register mul_ln1118_1722_reg_88144_reg is absorbed into DSP mul_ln1118_1722_reg_88144_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U576/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1722_reg_88144_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U576/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1722_reg_88144_reg.
DSP Report: Generating DSP mul_ln1118_1725_reg_88159_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U579/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1725_reg_88159_reg.
DSP Report: register phi_ln76_102_reg_83154_reg is absorbed into DSP mul_ln1118_1725_reg_88159_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U595/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1725_reg_88159_reg.
DSP Report: register mul_ln1118_1725_reg_88159_reg is absorbed into DSP mul_ln1118_1725_reg_88159_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U579/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1725_reg_88159_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U579/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1725_reg_88159_reg.
DSP Report: Generating DSP mul_ln1118_1724_reg_88154_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U578/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1724_reg_88154_reg.
DSP Report: register phi_ln76_101_reg_83144_reg is absorbed into DSP mul_ln1118_1724_reg_88154_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U594/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1724_reg_88154_reg.
DSP Report: register mul_ln1118_1724_reg_88154_reg is absorbed into DSP mul_ln1118_1724_reg_88154_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U578/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1724_reg_88154_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U578/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1724_reg_88154_reg.
DSP Report: Generating DSP mul_ln1118_1727_reg_88169_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U581/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1727_reg_88169_reg.
DSP Report: register phi_ln76_96_reg_83094_reg is absorbed into DSP mul_ln1118_1727_reg_88169_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U589/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1727_reg_88169_reg.
DSP Report: register mul_ln1118_1727_reg_88169_reg is absorbed into DSP mul_ln1118_1727_reg_88169_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U581/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1727_reg_88169_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U581/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1727_reg_88169_reg.
DSP Report: Generating DSP mul_ln1118_1726_reg_88164_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U580/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1726_reg_88164_reg.
DSP Report: register phi_ln76_95_reg_83084_reg is absorbed into DSP mul_ln1118_1726_reg_88164_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U588/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1726_reg_88164_reg.
DSP Report: register mul_ln1118_1726_reg_88164_reg is absorbed into DSP mul_ln1118_1726_reg_88164_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U580/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1726_reg_88164_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U580/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1726_reg_88164_reg.
DSP Report: Generating DSP mul_ln1118_1729_reg_88179_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U583/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1729_reg_88179_reg.
DSP Report: register phi_ln76_98_reg_83114_reg is absorbed into DSP mul_ln1118_1729_reg_88179_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U591/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1729_reg_88179_reg.
DSP Report: register mul_ln1118_1729_reg_88179_reg is absorbed into DSP mul_ln1118_1729_reg_88179_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U583/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1729_reg_88179_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U583/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1729_reg_88179_reg.
DSP Report: Generating DSP mul_ln1118_1728_reg_88174_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U582/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1728_reg_88174_reg.
DSP Report: register phi_ln76_97_reg_83104_reg is absorbed into DSP mul_ln1118_1728_reg_88174_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U590/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1728_reg_88174_reg.
DSP Report: register mul_ln1118_1728_reg_88174_reg is absorbed into DSP mul_ln1118_1728_reg_88174_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U582/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1728_reg_88174_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U582/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1728_reg_88174_reg.
DSP Report: Generating DSP mul_ln1118_1731_reg_88189_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U585/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1731_reg_88189_reg.
DSP Report: register phi_ln76_100_reg_83134_reg is absorbed into DSP mul_ln1118_1731_reg_88189_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U593/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1731_reg_88189_reg.
DSP Report: register mul_ln1118_1731_reg_88189_reg is absorbed into DSP mul_ln1118_1731_reg_88189_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U585/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1731_reg_88189_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U585/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1731_reg_88189_reg.
DSP Report: Generating DSP mul_ln1118_1730_reg_88184_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U584/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1730_reg_88184_reg.
DSP Report: register phi_ln76_99_reg_83124_reg is absorbed into DSP mul_ln1118_1730_reg_88184_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U592/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1730_reg_88184_reg.
DSP Report: register mul_ln1118_1730_reg_88184_reg is absorbed into DSP mul_ln1118_1730_reg_88184_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U584/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1730_reg_88184_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U584/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1730_reg_88184_reg.
DSP Report: Generating DSP mul_ln1118_1733_reg_88199_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U587/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1733_reg_88199_reg.
DSP Report: register phi_ln76_102_reg_83154_reg is absorbed into DSP mul_ln1118_1733_reg_88199_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U595/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1733_reg_88199_reg.
DSP Report: register mul_ln1118_1733_reg_88199_reg is absorbed into DSP mul_ln1118_1733_reg_88199_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U587/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1733_reg_88199_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U587/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1733_reg_88199_reg.
DSP Report: Generating DSP mul_ln1118_1732_reg_88194_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U586/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1732_reg_88194_reg.
DSP Report: register phi_ln76_101_reg_83144_reg is absorbed into DSP mul_ln1118_1732_reg_88194_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U594/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1732_reg_88194_reg.
DSP Report: register mul_ln1118_1732_reg_88194_reg is absorbed into DSP mul_ln1118_1732_reg_88194_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U586/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1732_reg_88194_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U586/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1732_reg_88194_reg.
DSP Report: Generating DSP mul_ln1118_1735_reg_88209_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U589/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1735_reg_88209_reg.
DSP Report: register phi_ln76_96_reg_83094_reg is absorbed into DSP mul_ln1118_1735_reg_88209_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U589/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1735_reg_88209_reg.
DSP Report: register mul_ln1118_1735_reg_88209_reg is absorbed into DSP mul_ln1118_1735_reg_88209_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U589/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1735_reg_88209_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U589/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1735_reg_88209_reg.
DSP Report: Generating DSP mul_ln1118_1734_reg_88204_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U588/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1734_reg_88204_reg.
DSP Report: register phi_ln76_95_reg_83084_reg is absorbed into DSP mul_ln1118_1734_reg_88204_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U588/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1734_reg_88204_reg.
DSP Report: register mul_ln1118_1734_reg_88204_reg is absorbed into DSP mul_ln1118_1734_reg_88204_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U588/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1734_reg_88204_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U588/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1734_reg_88204_reg.
DSP Report: Generating DSP mul_ln1118_1737_reg_88219_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U591/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1737_reg_88219_reg.
DSP Report: register phi_ln76_98_reg_83114_reg is absorbed into DSP mul_ln1118_1737_reg_88219_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U591/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1737_reg_88219_reg.
DSP Report: register mul_ln1118_1737_reg_88219_reg is absorbed into DSP mul_ln1118_1737_reg_88219_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U591/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1737_reg_88219_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U591/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1737_reg_88219_reg.
DSP Report: Generating DSP mul_ln1118_1736_reg_88214_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U590/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1736_reg_88214_reg.
DSP Report: register phi_ln76_97_reg_83104_reg is absorbed into DSP mul_ln1118_1736_reg_88214_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U590/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1736_reg_88214_reg.
DSP Report: register mul_ln1118_1736_reg_88214_reg is absorbed into DSP mul_ln1118_1736_reg_88214_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U590/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1736_reg_88214_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U590/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1736_reg_88214_reg.
DSP Report: Generating DSP mul_ln1118_1739_reg_88229_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U593/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1739_reg_88229_reg.
DSP Report: register phi_ln76_100_reg_83134_reg is absorbed into DSP mul_ln1118_1739_reg_88229_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U593/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1739_reg_88229_reg.
DSP Report: register mul_ln1118_1739_reg_88229_reg is absorbed into DSP mul_ln1118_1739_reg_88229_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U593/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1739_reg_88229_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U593/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1739_reg_88229_reg.
DSP Report: Generating DSP mul_ln1118_1738_reg_88224_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U592/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1738_reg_88224_reg.
DSP Report: register phi_ln76_99_reg_83124_reg is absorbed into DSP mul_ln1118_1738_reg_88224_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U592/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1738_reg_88224_reg.
DSP Report: register mul_ln1118_1738_reg_88224_reg is absorbed into DSP mul_ln1118_1738_reg_88224_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U592/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1738_reg_88224_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U592/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1738_reg_88224_reg.
DSP Report: Generating DSP mul_ln1118_1741_reg_88239_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U595/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1741_reg_88239_reg.
DSP Report: register phi_ln76_102_reg_83154_reg is absorbed into DSP mul_ln1118_1741_reg_88239_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U595/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1741_reg_88239_reg.
DSP Report: register mul_ln1118_1741_reg_88239_reg is absorbed into DSP mul_ln1118_1741_reg_88239_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U595/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1741_reg_88239_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U595/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1741_reg_88239_reg.
DSP Report: Generating DSP mul_ln1118_1740_reg_88234_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U594/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1740_reg_88234_reg.
DSP Report: register phi_ln76_101_reg_83144_reg is absorbed into DSP mul_ln1118_1740_reg_88234_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U594/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1740_reg_88234_reg.
DSP Report: register mul_ln1118_1740_reg_88234_reg is absorbed into DSP mul_ln1118_1740_reg_88234_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U594/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1740_reg_88234_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U594/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1740_reg_88234_reg.
DSP Report: Generating DSP mul_ln1118_1559_reg_87329_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U413/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1559_reg_87329_reg.
DSP Report: register phi_ln76_96_reg_83094_reg is absorbed into DSP mul_ln1118_1559_reg_87329_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U589/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1559_reg_87329_reg.
DSP Report: register mul_ln1118_1559_reg_87329_reg is absorbed into DSP mul_ln1118_1559_reg_87329_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U413/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1559_reg_87329_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U413/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1559_reg_87329_reg.
DSP Report: Generating DSP mul_ln1118_1558_reg_87324_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U412/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1558_reg_87324_reg.
DSP Report: register phi_ln76_95_reg_83084_reg is absorbed into DSP mul_ln1118_1558_reg_87324_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U588/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1558_reg_87324_reg.
DSP Report: register mul_ln1118_1558_reg_87324_reg is absorbed into DSP mul_ln1118_1558_reg_87324_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U412/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1558_reg_87324_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U412/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1558_reg_87324_reg.
DSP Report: Generating DSP mul_ln1118_1561_reg_87339_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U415/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1561_reg_87339_reg.
DSP Report: register phi_ln76_98_reg_83114_reg is absorbed into DSP mul_ln1118_1561_reg_87339_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U591/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1561_reg_87339_reg.
DSP Report: register mul_ln1118_1561_reg_87339_reg is absorbed into DSP mul_ln1118_1561_reg_87339_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U415/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1561_reg_87339_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U415/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1561_reg_87339_reg.
DSP Report: Generating DSP mul_ln1118_1560_reg_87334_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U414/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1560_reg_87334_reg.
DSP Report: register phi_ln76_97_reg_83104_reg is absorbed into DSP mul_ln1118_1560_reg_87334_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U590/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1560_reg_87334_reg.
DSP Report: register mul_ln1118_1560_reg_87334_reg is absorbed into DSP mul_ln1118_1560_reg_87334_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U414/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1560_reg_87334_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U414/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1560_reg_87334_reg.
DSP Report: Generating DSP mul_ln1118_1563_reg_87349_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U417/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1563_reg_87349_reg.
DSP Report: register phi_ln76_100_reg_83134_reg is absorbed into DSP mul_ln1118_1563_reg_87349_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U593/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1563_reg_87349_reg.
DSP Report: register mul_ln1118_1563_reg_87349_reg is absorbed into DSP mul_ln1118_1563_reg_87349_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U417/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1563_reg_87349_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U417/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1563_reg_87349_reg.
DSP Report: Generating DSP mul_ln1118_1562_reg_87344_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U416/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1562_reg_87344_reg.
DSP Report: register phi_ln76_99_reg_83124_reg is absorbed into DSP mul_ln1118_1562_reg_87344_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U592/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1562_reg_87344_reg.
DSP Report: register mul_ln1118_1562_reg_87344_reg is absorbed into DSP mul_ln1118_1562_reg_87344_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U416/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1562_reg_87344_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U416/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1562_reg_87344_reg.
DSP Report: Generating DSP mul_ln1118_1565_reg_87359_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U419/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1565_reg_87359_reg.
DSP Report: register phi_ln76_102_reg_83154_reg is absorbed into DSP mul_ln1118_1565_reg_87359_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U595/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1565_reg_87359_reg.
DSP Report: register mul_ln1118_1565_reg_87359_reg is absorbed into DSP mul_ln1118_1565_reg_87359_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U419/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1565_reg_87359_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U419/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1565_reg_87359_reg.
DSP Report: Generating DSP mul_ln1118_1564_reg_87354_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U418/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1564_reg_87354_reg.
DSP Report: register phi_ln76_101_reg_83144_reg is absorbed into DSP mul_ln1118_1564_reg_87354_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U594/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1564_reg_87354_reg.
DSP Report: register mul_ln1118_1564_reg_87354_reg is absorbed into DSP mul_ln1118_1564_reg_87354_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U418/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1564_reg_87354_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U418/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1564_reg_87354_reg.
DSP Report: Generating DSP mul_ln1118_1543_reg_87249_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U397/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1543_reg_87249_reg.
DSP Report: register phi_ln76_96_reg_83094_reg is absorbed into DSP mul_ln1118_1543_reg_87249_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U589/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1543_reg_87249_reg.
DSP Report: register mul_ln1118_1543_reg_87249_reg is absorbed into DSP mul_ln1118_1543_reg_87249_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U397/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1543_reg_87249_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U397/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1543_reg_87249_reg.
DSP Report: Generating DSP mul_ln1118_1545_reg_87259_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U399/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1545_reg_87259_reg.
DSP Report: register phi_ln76_98_reg_83114_reg is absorbed into DSP mul_ln1118_1545_reg_87259_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U591/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1545_reg_87259_reg.
DSP Report: register mul_ln1118_1545_reg_87259_reg is absorbed into DSP mul_ln1118_1545_reg_87259_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U399/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1545_reg_87259_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U399/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1545_reg_87259_reg.
DSP Report: Generating DSP mul_ln1118_1544_reg_87254_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U398/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1544_reg_87254_reg.
DSP Report: register phi_ln76_97_reg_83104_reg is absorbed into DSP mul_ln1118_1544_reg_87254_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U590/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1544_reg_87254_reg.
DSP Report: register mul_ln1118_1544_reg_87254_reg is absorbed into DSP mul_ln1118_1544_reg_87254_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U398/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1544_reg_87254_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U398/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1544_reg_87254_reg.
DSP Report: Generating DSP mul_ln1118_1547_reg_87269_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U401/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1547_reg_87269_reg.
DSP Report: register phi_ln76_100_reg_83134_reg is absorbed into DSP mul_ln1118_1547_reg_87269_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U593/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1547_reg_87269_reg.
DSP Report: register mul_ln1118_1547_reg_87269_reg is absorbed into DSP mul_ln1118_1547_reg_87269_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U401/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1547_reg_87269_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U401/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1547_reg_87269_reg.
DSP Report: Generating DSP mul_ln1118_1546_reg_87264_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U400/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1546_reg_87264_reg.
DSP Report: register phi_ln76_99_reg_83124_reg is absorbed into DSP mul_ln1118_1546_reg_87264_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U592/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1546_reg_87264_reg.
DSP Report: register mul_ln1118_1546_reg_87264_reg is absorbed into DSP mul_ln1118_1546_reg_87264_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U400/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1546_reg_87264_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U400/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1546_reg_87264_reg.
DSP Report: Generating DSP mul_ln1118_1549_reg_87279_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U403/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1549_reg_87279_reg.
DSP Report: register phi_ln76_102_reg_83154_reg is absorbed into DSP mul_ln1118_1549_reg_87279_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U595/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1549_reg_87279_reg.
DSP Report: register mul_ln1118_1549_reg_87279_reg is absorbed into DSP mul_ln1118_1549_reg_87279_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U403/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1549_reg_87279_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U403/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1549_reg_87279_reg.
DSP Report: Generating DSP mul_ln1118_1548_reg_87274_reg, operation Mode is: (A''*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U402/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1548_reg_87274_reg.
DSP Report: register phi_ln76_101_reg_83144_reg is absorbed into DSP mul_ln1118_1548_reg_87274_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U594/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1548_reg_87274_reg.
DSP Report: register mul_ln1118_1548_reg_87274_reg is absorbed into DSP mul_ln1118_1548_reg_87274_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U402/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1548_reg_87274_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U402/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1548_reg_87274_reg.
DSP Report: Generating DSP mul_ln1118_reg_87244_reg, operation Mode is: (A''*B'')'.
DSP Report: register phi_ln_reg_82124_reg is absorbed into DSP mul_ln1118_reg_87244_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U396/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_reg_87244_reg.
DSP Report: register trunc_ln76_reg_82129_reg is absorbed into DSP mul_ln1118_reg_87244_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U396/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_reg_87244_reg.
DSP Report: register mul_ln1118_reg_87244_reg is absorbed into DSP mul_ln1118_reg_87244_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U396/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_reg_87244_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U396/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_reg_87244_reg.
INFO: [Synth 8-3886] merging instance 'i_iw_reg_49110_reg[0]' (FDE) to 'trunc_ln32_reg_49105_reg[0]'
DSP Report: Generating DSP mul_ln1118_561_reg_94760_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_555_reg_77760_reg is absorbed into DSP mul_ln1118_561_reg_94760_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1532/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_561_reg_94760_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2228/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_561_reg_94760_reg.
DSP Report: register mul_ln1118_561_reg_94760_reg is absorbed into DSP mul_ln1118_561_reg_94760_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1532/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_561_reg_94760_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1532/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_561_reg_94760_reg.
DSP Report: Generating DSP mul_ln1118_559_reg_94750_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_553_reg_77750_reg is absorbed into DSP mul_ln1118_559_reg_94750_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1530/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_559_reg_94750_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2226/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_559_reg_94750_reg.
DSP Report: register mul_ln1118_559_reg_94750_reg is absorbed into DSP mul_ln1118_559_reg_94750_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1530/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_559_reg_94750_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1530/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_559_reg_94750_reg.
DSP Report: Generating DSP mul_ln1118_560_reg_94755_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_554_reg_77755_reg is absorbed into DSP mul_ln1118_560_reg_94755_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1531/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_560_reg_94755_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2227/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_560_reg_94755_reg.
DSP Report: register mul_ln1118_560_reg_94755_reg is absorbed into DSP mul_ln1118_560_reg_94755_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1531/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_560_reg_94755_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1531/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_560_reg_94755_reg.
DSP Report: Generating DSP mul_ln1118_565_reg_94780_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_559_reg_77780_reg is absorbed into DSP mul_ln1118_565_reg_94780_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1536/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_565_reg_94780_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2232/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_565_reg_94780_reg.
DSP Report: register mul_ln1118_565_reg_94780_reg is absorbed into DSP mul_ln1118_565_reg_94780_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1536/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_565_reg_94780_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1536/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_565_reg_94780_reg.
DSP Report: Generating DSP mul_ln1118_567_reg_94790_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_561_reg_77790_reg is absorbed into DSP mul_ln1118_567_reg_94790_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1538/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_567_reg_94790_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2234/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_567_reg_94790_reg.
DSP Report: register mul_ln1118_567_reg_94790_reg is absorbed into DSP mul_ln1118_567_reg_94790_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1538/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_567_reg_94790_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1538/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_567_reg_94790_reg.
DSP Report: Generating DSP mul_ln1118_566_reg_94785_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_560_reg_77785_reg is absorbed into DSP mul_ln1118_566_reg_94785_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1537/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_566_reg_94785_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2233/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_566_reg_94785_reg.
DSP Report: register mul_ln1118_566_reg_94785_reg is absorbed into DSP mul_ln1118_566_reg_94785_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1537/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_566_reg_94785_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1537/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_566_reg_94785_reg.
DSP Report: Generating DSP mul_ln1118_570_reg_94805_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_564_reg_77805_reg is absorbed into DSP mul_ln1118_570_reg_94805_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1541/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_570_reg_94805_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2237/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_570_reg_94805_reg.
DSP Report: register mul_ln1118_570_reg_94805_reg is absorbed into DSP mul_ln1118_570_reg_94805_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1541/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_570_reg_94805_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1541/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_570_reg_94805_reg.
DSP Report: Generating DSP mul_ln1118_568_reg_94795_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_562_reg_77795_reg is absorbed into DSP mul_ln1118_568_reg_94795_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1539/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_568_reg_94795_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2235/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_568_reg_94795_reg.
DSP Report: register mul_ln1118_568_reg_94795_reg is absorbed into DSP mul_ln1118_568_reg_94795_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1539/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_568_reg_94795_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1539/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_568_reg_94795_reg.
DSP Report: Generating DSP mul_ln1118_569_reg_94800_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_563_reg_77800_reg is absorbed into DSP mul_ln1118_569_reg_94800_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1540/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_569_reg_94800_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2236/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_569_reg_94800_reg.
DSP Report: register mul_ln1118_569_reg_94800_reg is absorbed into DSP mul_ln1118_569_reg_94800_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1540/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_569_reg_94800_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1540/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_569_reg_94800_reg.
DSP Report: Generating DSP mul_ln1118_657_reg_95240_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_651_reg_78240_reg is absorbed into DSP mul_ln1118_657_reg_95240_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1628/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_657_reg_95240_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2228/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_657_reg_95240_reg.
DSP Report: register mul_ln1118_657_reg_95240_reg is absorbed into DSP mul_ln1118_657_reg_95240_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1628/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_657_reg_95240_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1628/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_657_reg_95240_reg.
DSP Report: Generating DSP mul_ln1118_655_reg_95230_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_649_reg_78230_reg is absorbed into DSP mul_ln1118_655_reg_95230_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1626/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_655_reg_95230_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2226/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_655_reg_95230_reg.
DSP Report: register mul_ln1118_655_reg_95230_reg is absorbed into DSP mul_ln1118_655_reg_95230_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1626/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_655_reg_95230_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1626/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_655_reg_95230_reg.
DSP Report: Generating DSP mul_ln1118_656_reg_95235_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_650_reg_78235_reg is absorbed into DSP mul_ln1118_656_reg_95235_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1627/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_656_reg_95235_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2227/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_656_reg_95235_reg.
DSP Report: register mul_ln1118_656_reg_95235_reg is absorbed into DSP mul_ln1118_656_reg_95235_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1627/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_656_reg_95235_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1627/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_656_reg_95235_reg.
DSP Report: Generating DSP mul_ln1118_660_reg_95255_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_654_reg_78255_reg is absorbed into DSP mul_ln1118_660_reg_95255_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1631/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_660_reg_95255_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2231/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_660_reg_95255_reg.
DSP Report: register mul_ln1118_660_reg_95255_reg is absorbed into DSP mul_ln1118_660_reg_95255_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1631/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_660_reg_95255_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1631/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_660_reg_95255_reg.
DSP Report: Generating DSP mul_ln1118_658_reg_95245_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_652_reg_78245_reg is absorbed into DSP mul_ln1118_658_reg_95245_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1629/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_658_reg_95245_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2229/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_658_reg_95245_reg.
DSP Report: register mul_ln1118_658_reg_95245_reg is absorbed into DSP mul_ln1118_658_reg_95245_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1629/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_658_reg_95245_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1629/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_658_reg_95245_reg.
DSP Report: Generating DSP mul_ln1118_659_reg_95250_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_653_reg_78250_reg is absorbed into DSP mul_ln1118_659_reg_95250_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1630/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_659_reg_95250_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2230/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_659_reg_95250_reg.
DSP Report: register mul_ln1118_659_reg_95250_reg is absorbed into DSP mul_ln1118_659_reg_95250_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1630/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_659_reg_95250_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1630/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_659_reg_95250_reg.
DSP Report: Generating DSP mul_ln1118_1137_reg_97640_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1131_reg_80640_reg is absorbed into DSP mul_ln1118_1137_reg_97640_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2108/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1137_reg_97640_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2228/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1137_reg_97640_reg.
DSP Report: register mul_ln1118_1137_reg_97640_reg is absorbed into DSP mul_ln1118_1137_reg_97640_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2108/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1137_reg_97640_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2108/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1137_reg_97640_reg.
DSP Report: Generating DSP mul_ln1118_1135_reg_97630_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1129_reg_80630_reg is absorbed into DSP mul_ln1118_1135_reg_97630_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2106/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1135_reg_97630_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2226/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1135_reg_97630_reg.
DSP Report: register mul_ln1118_1135_reg_97630_reg is absorbed into DSP mul_ln1118_1135_reg_97630_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2106/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1135_reg_97630_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2106/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1135_reg_97630_reg.
DSP Report: Generating DSP mul_ln1118_1136_reg_97635_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1130_reg_80635_reg is absorbed into DSP mul_ln1118_1136_reg_97635_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2107/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1136_reg_97635_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2227/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1136_reg_97635_reg.
DSP Report: register mul_ln1118_1136_reg_97635_reg is absorbed into DSP mul_ln1118_1136_reg_97635_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2107/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1136_reg_97635_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2107/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1136_reg_97635_reg.
DSP Report: Generating DSP mul_ln1118_1140_reg_97655_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1134_reg_80655_reg is absorbed into DSP mul_ln1118_1140_reg_97655_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2111/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1140_reg_97655_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2231/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1140_reg_97655_reg.
DSP Report: register mul_ln1118_1140_reg_97655_reg is absorbed into DSP mul_ln1118_1140_reg_97655_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2111/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1140_reg_97655_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2111/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1140_reg_97655_reg.
DSP Report: Generating DSP mul_ln1118_1138_reg_97645_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1132_reg_80645_reg is absorbed into DSP mul_ln1118_1138_reg_97645_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2109/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1138_reg_97645_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2229/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1138_reg_97645_reg.
DSP Report: register mul_ln1118_1138_reg_97645_reg is absorbed into DSP mul_ln1118_1138_reg_97645_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2109/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1138_reg_97645_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2109/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1138_reg_97645_reg.
DSP Report: Generating DSP mul_ln1118_1139_reg_97650_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1133_reg_80650_reg is absorbed into DSP mul_ln1118_1139_reg_97650_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2110/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1139_reg_97650_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2230/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1139_reg_97650_reg.
DSP Report: register mul_ln1118_1139_reg_97650_reg is absorbed into DSP mul_ln1118_1139_reg_97650_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2110/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1139_reg_97650_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2110/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1139_reg_97650_reg.
DSP Report: Generating DSP mul_ln1118_703_reg_95470_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_697_reg_78470_reg is absorbed into DSP mul_ln1118_703_reg_95470_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1674/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_703_reg_95470_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2226/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_703_reg_95470_reg.
DSP Report: register mul_ln1118_703_reg_95470_reg is absorbed into DSP mul_ln1118_703_reg_95470_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1674/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_703_reg_95470_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1674/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_703_reg_95470_reg.
DSP Report: Generating DSP mul_ln1118_704_reg_95475_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_698_reg_78475_reg is absorbed into DSP mul_ln1118_704_reg_95475_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1675/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_704_reg_95475_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2227/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_704_reg_95475_reg.
DSP Report: register mul_ln1118_704_reg_95475_reg is absorbed into DSP mul_ln1118_704_reg_95475_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1675/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_704_reg_95475_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1675/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_704_reg_95475_reg.
DSP Report: Generating DSP mul_ln1118_708_reg_95495_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_702_reg_78495_reg is absorbed into DSP mul_ln1118_708_reg_95495_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1679/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_708_reg_95495_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2231/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_708_reg_95495_reg.
DSP Report: register mul_ln1118_708_reg_95495_reg is absorbed into DSP mul_ln1118_708_reg_95495_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1679/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_708_reg_95495_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1679/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_708_reg_95495_reg.
DSP Report: Generating DSP mul_ln1118_706_reg_95485_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_700_reg_78485_reg is absorbed into DSP mul_ln1118_706_reg_95485_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1677/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_706_reg_95485_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2229/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_706_reg_95485_reg.
DSP Report: register mul_ln1118_706_reg_95485_reg is absorbed into DSP mul_ln1118_706_reg_95485_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1677/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_706_reg_95485_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1677/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_706_reg_95485_reg.
DSP Report: Generating DSP mul_ln1118_707_reg_95490_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_701_reg_78490_reg is absorbed into DSP mul_ln1118_707_reg_95490_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1678/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_707_reg_95490_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2230/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_707_reg_95490_reg.
DSP Report: register mul_ln1118_707_reg_95490_reg is absorbed into DSP mul_ln1118_707_reg_95490_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1678/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_707_reg_95490_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1678/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_707_reg_95490_reg.
DSP Report: Generating DSP mul_ln1118_709_reg_95500_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_703_reg_78500_reg is absorbed into DSP mul_ln1118_709_reg_95500_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1680/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_709_reg_95500_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2232/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_709_reg_95500_reg.
DSP Report: register mul_ln1118_709_reg_95500_reg is absorbed into DSP mul_ln1118_709_reg_95500_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1680/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_709_reg_95500_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1680/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_709_reg_95500_reg.
DSP Report: Generating DSP mul_ln1118_711_reg_95510_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_705_reg_78510_reg is absorbed into DSP mul_ln1118_711_reg_95510_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1682/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_711_reg_95510_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2234/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_711_reg_95510_reg.
DSP Report: register mul_ln1118_711_reg_95510_reg is absorbed into DSP mul_ln1118_711_reg_95510_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1682/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_711_reg_95510_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1682/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_711_reg_95510_reg.
DSP Report: Generating DSP mul_ln1118_710_reg_95505_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_704_reg_78505_reg is absorbed into DSP mul_ln1118_710_reg_95505_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1681/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_710_reg_95505_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2233/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_710_reg_95505_reg.
DSP Report: register mul_ln1118_710_reg_95505_reg is absorbed into DSP mul_ln1118_710_reg_95505_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1681/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_710_reg_95505_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1681/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_710_reg_95505_reg.
DSP Report: Generating DSP mul_ln1118_714_reg_95525_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_708_reg_78525_reg is absorbed into DSP mul_ln1118_714_reg_95525_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1685/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_714_reg_95525_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2237/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_714_reg_95525_reg.
DSP Report: register mul_ln1118_714_reg_95525_reg is absorbed into DSP mul_ln1118_714_reg_95525_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1685/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_714_reg_95525_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1685/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_714_reg_95525_reg.
DSP Report: Generating DSP mul_ln1118_712_reg_95515_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_706_reg_78515_reg is absorbed into DSP mul_ln1118_712_reg_95515_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1683/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_712_reg_95515_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2235/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_712_reg_95515_reg.
DSP Report: register mul_ln1118_712_reg_95515_reg is absorbed into DSP mul_ln1118_712_reg_95515_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1683/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_712_reg_95515_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1683/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_712_reg_95515_reg.
DSP Report: Generating DSP mul_ln1118_713_reg_95520_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_707_reg_78520_reg is absorbed into DSP mul_ln1118_713_reg_95520_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1684/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_713_reg_95520_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2236/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_713_reg_95520_reg.
DSP Report: register mul_ln1118_713_reg_95520_reg is absorbed into DSP mul_ln1118_713_reg_95520_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1684/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_713_reg_95520_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1684/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_713_reg_95520_reg.
DSP Report: Generating DSP mul_ln1118_1521_reg_99560_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1515_reg_82560_reg is absorbed into DSP mul_ln1118_1521_reg_99560_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2492/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1521_reg_99560_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2228/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1521_reg_99560_reg.
DSP Report: register mul_ln1118_1521_reg_99560_reg is absorbed into DSP mul_ln1118_1521_reg_99560_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2492/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1521_reg_99560_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2492/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1521_reg_99560_reg.
DSP Report: Generating DSP mul_ln1118_1519_reg_99550_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1513_reg_82550_reg is absorbed into DSP mul_ln1118_1519_reg_99550_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2490/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1519_reg_99550_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2226/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1519_reg_99550_reg.
DSP Report: register mul_ln1118_1519_reg_99550_reg is absorbed into DSP mul_ln1118_1519_reg_99550_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2490/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1519_reg_99550_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2490/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1519_reg_99550_reg.
DSP Report: Generating DSP mul_ln1118_1520_reg_99555_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1514_reg_82555_reg is absorbed into DSP mul_ln1118_1520_reg_99555_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2491/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1520_reg_99555_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2227/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1520_reg_99555_reg.
DSP Report: register mul_ln1118_1520_reg_99555_reg is absorbed into DSP mul_ln1118_1520_reg_99555_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2491/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1520_reg_99555_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2491/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1520_reg_99555_reg.
DSP Report: Generating DSP mul_ln1118_1524_reg_99575_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1518_reg_82575_reg is absorbed into DSP mul_ln1118_1524_reg_99575_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2495/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1524_reg_99575_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2231/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1524_reg_99575_reg.
DSP Report: register mul_ln1118_1524_reg_99575_reg is absorbed into DSP mul_ln1118_1524_reg_99575_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2495/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1524_reg_99575_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2495/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1524_reg_99575_reg.
DSP Report: Generating DSP mul_ln1118_1522_reg_99565_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1516_reg_82565_reg is absorbed into DSP mul_ln1118_1522_reg_99565_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2493/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1522_reg_99565_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2229/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1522_reg_99565_reg.
DSP Report: register mul_ln1118_1522_reg_99565_reg is absorbed into DSP mul_ln1118_1522_reg_99565_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2493/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1522_reg_99565_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2493/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1522_reg_99565_reg.
DSP Report: Generating DSP mul_ln1118_1523_reg_99570_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1517_reg_82570_reg is absorbed into DSP mul_ln1118_1523_reg_99570_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2494/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1523_reg_99570_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2230/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1523_reg_99570_reg.
DSP Report: register mul_ln1118_1523_reg_99570_reg is absorbed into DSP mul_ln1118_1523_reg_99570_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2494/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1523_reg_99570_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2494/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1523_reg_99570_reg.
DSP Report: Generating DSP mul_ln1118_444_reg_94175_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_438_reg_77175_reg is absorbed into DSP mul_ln1118_444_reg_94175_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1415/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_444_reg_94175_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2231/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_444_reg_94175_reg.
DSP Report: register mul_ln1118_444_reg_94175_reg is absorbed into DSP mul_ln1118_444_reg_94175_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1415/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_444_reg_94175_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1415/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_444_reg_94175_reg.
DSP Report: Generating DSP mul_ln1118_442_reg_94165_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_436_reg_77165_reg is absorbed into DSP mul_ln1118_442_reg_94165_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1413/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_442_reg_94165_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2229/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_442_reg_94165_reg.
DSP Report: register mul_ln1118_442_reg_94165_reg is absorbed into DSP mul_ln1118_442_reg_94165_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1413/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_442_reg_94165_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1413/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_442_reg_94165_reg.
DSP Report: Generating DSP mul_ln1118_443_reg_94170_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_437_reg_77170_reg is absorbed into DSP mul_ln1118_443_reg_94170_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1414/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_443_reg_94170_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2230/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_443_reg_94170_reg.
DSP Report: register mul_ln1118_443_reg_94170_reg is absorbed into DSP mul_ln1118_443_reg_94170_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1414/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_443_reg_94170_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1414/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_443_reg_94170_reg.
DSP Report: Generating DSP mul_ln1118_445_reg_94180_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_439_reg_77180_reg is absorbed into DSP mul_ln1118_445_reg_94180_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1416/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_445_reg_94180_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2232/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_445_reg_94180_reg.
DSP Report: register mul_ln1118_445_reg_94180_reg is absorbed into DSP mul_ln1118_445_reg_94180_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1416/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_445_reg_94180_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1416/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_445_reg_94180_reg.
DSP Report: Generating DSP mul_ln1118_447_reg_94190_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_441_reg_77190_reg is absorbed into DSP mul_ln1118_447_reg_94190_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1418/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_447_reg_94190_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2234/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_447_reg_94190_reg.
DSP Report: register mul_ln1118_447_reg_94190_reg is absorbed into DSP mul_ln1118_447_reg_94190_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1418/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_447_reg_94190_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1418/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_447_reg_94190_reg.
DSP Report: Generating DSP mul_ln1118_446_reg_94185_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_440_reg_77185_reg is absorbed into DSP mul_ln1118_446_reg_94185_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1417/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_446_reg_94185_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2233/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_446_reg_94185_reg.
DSP Report: register mul_ln1118_446_reg_94185_reg is absorbed into DSP mul_ln1118_446_reg_94185_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1417/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_446_reg_94185_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1417/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_446_reg_94185_reg.
DSP Report: Generating DSP mul_ln1118_450_reg_94205_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_444_reg_77205_reg is absorbed into DSP mul_ln1118_450_reg_94205_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1421/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_450_reg_94205_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2237/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_450_reg_94205_reg.
DSP Report: register mul_ln1118_450_reg_94205_reg is absorbed into DSP mul_ln1118_450_reg_94205_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1421/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_450_reg_94205_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1421/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_450_reg_94205_reg.
DSP Report: Generating DSP mul_ln1118_448_reg_94195_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_442_reg_77195_reg is absorbed into DSP mul_ln1118_448_reg_94195_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1419/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_448_reg_94195_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2235/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_448_reg_94195_reg.
DSP Report: register mul_ln1118_448_reg_94195_reg is absorbed into DSP mul_ln1118_448_reg_94195_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1419/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_448_reg_94195_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1419/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_448_reg_94195_reg.
DSP Report: Generating DSP mul_ln1118_449_reg_94200_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_443_reg_77200_reg is absorbed into DSP mul_ln1118_449_reg_94200_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1420/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_449_reg_94200_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2236/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_449_reg_94200_reg.
DSP Report: register mul_ln1118_449_reg_94200_reg is absorbed into DSP mul_ln1118_449_reg_94200_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1420/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_449_reg_94200_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1420/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_449_reg_94200_reg.
DSP Report: Generating DSP mul_ln1118_729_reg_95600_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_723_reg_78600_reg is absorbed into DSP mul_ln1118_729_reg_95600_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1700/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_729_reg_95600_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2228/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_729_reg_95600_reg.
DSP Report: register mul_ln1118_729_reg_95600_reg is absorbed into DSP mul_ln1118_729_reg_95600_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1700/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_729_reg_95600_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1700/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_729_reg_95600_reg.
DSP Report: Generating DSP mul_ln1118_727_reg_95590_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_721_reg_78590_reg is absorbed into DSP mul_ln1118_727_reg_95590_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1698/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_727_reg_95590_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2226/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_727_reg_95590_reg.
DSP Report: register mul_ln1118_727_reg_95590_reg is absorbed into DSP mul_ln1118_727_reg_95590_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1698/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_727_reg_95590_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1698/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_727_reg_95590_reg.
DSP Report: Generating DSP mul_ln1118_728_reg_95595_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_722_reg_78595_reg is absorbed into DSP mul_ln1118_728_reg_95595_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1699/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_728_reg_95595_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2227/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_728_reg_95595_reg.
DSP Report: register mul_ln1118_728_reg_95595_reg is absorbed into DSP mul_ln1118_728_reg_95595_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1699/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_728_reg_95595_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1699/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_728_reg_95595_reg.
DSP Report: Generating DSP mul_ln1118_732_reg_95615_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_726_reg_78615_reg is absorbed into DSP mul_ln1118_732_reg_95615_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1703/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_732_reg_95615_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2231/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_732_reg_95615_reg.
DSP Report: register mul_ln1118_732_reg_95615_reg is absorbed into DSP mul_ln1118_732_reg_95615_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1703/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_732_reg_95615_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1703/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_732_reg_95615_reg.
DSP Report: Generating DSP mul_ln1118_730_reg_95605_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_724_reg_78605_reg is absorbed into DSP mul_ln1118_730_reg_95605_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1701/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_730_reg_95605_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2229/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_730_reg_95605_reg.
DSP Report: register mul_ln1118_730_reg_95605_reg is absorbed into DSP mul_ln1118_730_reg_95605_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1701/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_730_reg_95605_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1701/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_730_reg_95605_reg.
DSP Report: Generating DSP mul_ln1118_731_reg_95610_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_725_reg_78610_reg is absorbed into DSP mul_ln1118_731_reg_95610_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1702/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_731_reg_95610_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2230/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_731_reg_95610_reg.
DSP Report: register mul_ln1118_731_reg_95610_reg is absorbed into DSP mul_ln1118_731_reg_95610_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1702/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_731_reg_95610_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1702/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_731_reg_95610_reg.
DSP Report: Generating DSP mul_ln1118_733_reg_95620_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_727_reg_78620_reg is absorbed into DSP mul_ln1118_733_reg_95620_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1704/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_733_reg_95620_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2232/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_733_reg_95620_reg.
DSP Report: register mul_ln1118_733_reg_95620_reg is absorbed into DSP mul_ln1118_733_reg_95620_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1704/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_733_reg_95620_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1704/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_733_reg_95620_reg.
DSP Report: Generating DSP mul_ln1118_735_reg_95630_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_729_reg_78630_reg is absorbed into DSP mul_ln1118_735_reg_95630_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1706/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_735_reg_95630_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2234/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_735_reg_95630_reg.
DSP Report: register mul_ln1118_735_reg_95630_reg is absorbed into DSP mul_ln1118_735_reg_95630_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1706/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_735_reg_95630_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1706/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_735_reg_95630_reg.
DSP Report: Generating DSP mul_ln1118_734_reg_95625_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_728_reg_78625_reg is absorbed into DSP mul_ln1118_734_reg_95625_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1705/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_734_reg_95625_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2233/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_734_reg_95625_reg.
DSP Report: register mul_ln1118_734_reg_95625_reg is absorbed into DSP mul_ln1118_734_reg_95625_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1705/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_734_reg_95625_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1705/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_734_reg_95625_reg.
DSP Report: Generating DSP mul_ln1118_738_reg_95645_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_732_reg_78645_reg is absorbed into DSP mul_ln1118_738_reg_95645_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1709/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_738_reg_95645_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2237/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_738_reg_95645_reg.
DSP Report: register mul_ln1118_738_reg_95645_reg is absorbed into DSP mul_ln1118_738_reg_95645_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1709/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_738_reg_95645_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1709/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_738_reg_95645_reg.
DSP Report: Generating DSP mul_ln1118_736_reg_95635_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_730_reg_78635_reg is absorbed into DSP mul_ln1118_736_reg_95635_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1707/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_736_reg_95635_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2235/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_736_reg_95635_reg.
DSP Report: register mul_ln1118_736_reg_95635_reg is absorbed into DSP mul_ln1118_736_reg_95635_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1707/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_736_reg_95635_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1707/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_736_reg_95635_reg.
DSP Report: Generating DSP mul_ln1118_737_reg_95640_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_731_reg_78640_reg is absorbed into DSP mul_ln1118_737_reg_95640_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1708/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_737_reg_95640_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2236/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_737_reg_95640_reg.
DSP Report: register mul_ln1118_737_reg_95640_reg is absorbed into DSP mul_ln1118_737_reg_95640_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1708/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_737_reg_95640_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1708/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_737_reg_95640_reg.
DSP Report: Generating DSP mul_ln1118_780_reg_95855_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_774_reg_78855_reg is absorbed into DSP mul_ln1118_780_reg_95855_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1751/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_780_reg_95855_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2231/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_780_reg_95855_reg.
DSP Report: register mul_ln1118_780_reg_95855_reg is absorbed into DSP mul_ln1118_780_reg_95855_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1751/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_780_reg_95855_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1751/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_780_reg_95855_reg.
DSP Report: Generating DSP mul_ln1118_778_reg_95845_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_772_reg_78845_reg is absorbed into DSP mul_ln1118_778_reg_95845_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1749/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_778_reg_95845_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2229/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_778_reg_95845_reg.
DSP Report: register mul_ln1118_778_reg_95845_reg is absorbed into DSP mul_ln1118_778_reg_95845_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1749/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_778_reg_95845_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1749/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_778_reg_95845_reg.
DSP Report: Generating DSP mul_ln1118_779_reg_95850_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_773_reg_78850_reg is absorbed into DSP mul_ln1118_779_reg_95850_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1750/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_779_reg_95850_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2230/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_779_reg_95850_reg.
DSP Report: register mul_ln1118_779_reg_95850_reg is absorbed into DSP mul_ln1118_779_reg_95850_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1750/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_779_reg_95850_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1750/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_779_reg_95850_reg.
DSP Report: Generating DSP mul_ln1118_781_reg_95860_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_775_reg_78860_reg is absorbed into DSP mul_ln1118_781_reg_95860_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1752/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_781_reg_95860_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2232/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_781_reg_95860_reg.
DSP Report: register mul_ln1118_781_reg_95860_reg is absorbed into DSP mul_ln1118_781_reg_95860_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1752/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_781_reg_95860_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1752/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_781_reg_95860_reg.
DSP Report: Generating DSP mul_ln1118_783_reg_95870_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_777_reg_78870_reg is absorbed into DSP mul_ln1118_783_reg_95870_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1754/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_783_reg_95870_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2234/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_783_reg_95870_reg.
DSP Report: register mul_ln1118_783_reg_95870_reg is absorbed into DSP mul_ln1118_783_reg_95870_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1754/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_783_reg_95870_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1754/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_783_reg_95870_reg.
DSP Report: Generating DSP mul_ln1118_782_reg_95865_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_776_reg_78865_reg is absorbed into DSP mul_ln1118_782_reg_95865_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1753/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_782_reg_95865_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2233/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_782_reg_95865_reg.
DSP Report: register mul_ln1118_782_reg_95865_reg is absorbed into DSP mul_ln1118_782_reg_95865_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1753/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_782_reg_95865_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1753/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_782_reg_95865_reg.
DSP Report: Generating DSP mul_ln1118_786_reg_95885_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_780_reg_78885_reg is absorbed into DSP mul_ln1118_786_reg_95885_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1757/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_786_reg_95885_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2237/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_786_reg_95885_reg.
DSP Report: register mul_ln1118_786_reg_95885_reg is absorbed into DSP mul_ln1118_786_reg_95885_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1757/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_786_reg_95885_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1757/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_786_reg_95885_reg.
DSP Report: Generating DSP mul_ln1118_784_reg_95875_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_778_reg_78875_reg is absorbed into DSP mul_ln1118_784_reg_95875_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1755/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_784_reg_95875_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2235/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_784_reg_95875_reg.
DSP Report: register mul_ln1118_784_reg_95875_reg is absorbed into DSP mul_ln1118_784_reg_95875_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1755/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_784_reg_95875_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1755/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_784_reg_95875_reg.
DSP Report: Generating DSP mul_ln1118_785_reg_95880_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_779_reg_78880_reg is absorbed into DSP mul_ln1118_785_reg_95880_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1756/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_785_reg_95880_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2236/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_785_reg_95880_reg.
DSP Report: register mul_ln1118_785_reg_95880_reg is absorbed into DSP mul_ln1118_785_reg_95880_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1756/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_785_reg_95880_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1756/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_785_reg_95880_reg.
DSP Report: Generating DSP mul_ln1118_804_reg_95975_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_798_reg_78975_reg is absorbed into DSP mul_ln1118_804_reg_95975_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1775/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_804_reg_95975_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2231/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_804_reg_95975_reg.
DSP Report: register mul_ln1118_804_reg_95975_reg is absorbed into DSP mul_ln1118_804_reg_95975_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1775/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_804_reg_95975_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1775/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_804_reg_95975_reg.
DSP Report: Generating DSP mul_ln1118_802_reg_95965_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_796_reg_78965_reg is absorbed into DSP mul_ln1118_802_reg_95965_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1773/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_802_reg_95965_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2229/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_802_reg_95965_reg.
DSP Report: register mul_ln1118_802_reg_95965_reg is absorbed into DSP mul_ln1118_802_reg_95965_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1773/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_802_reg_95965_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1773/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_802_reg_95965_reg.
DSP Report: Generating DSP mul_ln1118_803_reg_95970_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_797_reg_78970_reg is absorbed into DSP mul_ln1118_803_reg_95970_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1774/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_803_reg_95970_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2230/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_803_reg_95970_reg.
DSP Report: register mul_ln1118_803_reg_95970_reg is absorbed into DSP mul_ln1118_803_reg_95970_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1774/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_803_reg_95970_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1774/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_803_reg_95970_reg.
DSP Report: Generating DSP mul_ln1118_1164_reg_97775_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1158_reg_80775_reg is absorbed into DSP mul_ln1118_1164_reg_97775_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2135/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1164_reg_97775_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2231/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1164_reg_97775_reg.
DSP Report: register mul_ln1118_1164_reg_97775_reg is absorbed into DSP mul_ln1118_1164_reg_97775_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2135/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1164_reg_97775_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2135/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1164_reg_97775_reg.
DSP Report: Generating DSP mul_ln1118_1162_reg_97765_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1156_reg_80765_reg is absorbed into DSP mul_ln1118_1162_reg_97765_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2133/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1162_reg_97765_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2229/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1162_reg_97765_reg.
DSP Report: register mul_ln1118_1162_reg_97765_reg is absorbed into DSP mul_ln1118_1162_reg_97765_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2133/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1162_reg_97765_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2133/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1162_reg_97765_reg.
DSP Report: Generating DSP mul_ln1118_1163_reg_97770_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1157_reg_80770_reg is absorbed into DSP mul_ln1118_1163_reg_97770_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2134/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1163_reg_97770_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2230/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1163_reg_97770_reg.
DSP Report: register mul_ln1118_1163_reg_97770_reg is absorbed into DSP mul_ln1118_1163_reg_97770_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2134/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1163_reg_97770_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2134/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1163_reg_97770_reg.
DSP Report: Generating DSP mul_ln1118_369_reg_93800_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_363_reg_76800_reg is absorbed into DSP mul_ln1118_369_reg_93800_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1340/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_369_reg_93800_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2228/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_369_reg_93800_reg.
DSP Report: register mul_ln1118_369_reg_93800_reg is absorbed into DSP mul_ln1118_369_reg_93800_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1340/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_369_reg_93800_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1340/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_369_reg_93800_reg.
DSP Report: Generating DSP mul_ln1118_367_reg_93790_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_361_reg_76790_reg is absorbed into DSP mul_ln1118_367_reg_93790_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1338/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_367_reg_93790_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2226/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_367_reg_93790_reg.
DSP Report: register mul_ln1118_367_reg_93790_reg is absorbed into DSP mul_ln1118_367_reg_93790_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1338/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_367_reg_93790_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1338/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_367_reg_93790_reg.
DSP Report: Generating DSP mul_ln1118_368_reg_93795_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_362_reg_76795_reg is absorbed into DSP mul_ln1118_368_reg_93795_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1339/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_368_reg_93795_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2227/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_368_reg_93795_reg.
DSP Report: register mul_ln1118_368_reg_93795_reg is absorbed into DSP mul_ln1118_368_reg_93795_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1339/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_368_reg_93795_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1339/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_368_reg_93795_reg.
DSP Report: Generating DSP mul_ln1118_372_reg_93815_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_366_reg_76815_reg is absorbed into DSP mul_ln1118_372_reg_93815_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1343/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_372_reg_93815_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2231/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_372_reg_93815_reg.
DSP Report: register mul_ln1118_372_reg_93815_reg is absorbed into DSP mul_ln1118_372_reg_93815_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1343/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_372_reg_93815_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1343/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_372_reg_93815_reg.
DSP Report: Generating DSP mul_ln1118_370_reg_93805_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_364_reg_76805_reg is absorbed into DSP mul_ln1118_370_reg_93805_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1341/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_370_reg_93805_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2229/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_370_reg_93805_reg.
DSP Report: register mul_ln1118_370_reg_93805_reg is absorbed into DSP mul_ln1118_370_reg_93805_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1341/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_370_reg_93805_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1341/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_370_reg_93805_reg.
DSP Report: Generating DSP mul_ln1118_371_reg_93810_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_365_reg_76810_reg is absorbed into DSP mul_ln1118_371_reg_93810_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1342/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_371_reg_93810_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2230/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_371_reg_93810_reg.
DSP Report: register mul_ln1118_371_reg_93810_reg is absorbed into DSP mul_ln1118_371_reg_93810_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1342/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_371_reg_93810_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1342/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_371_reg_93810_reg.
DSP Report: Generating DSP mul_ln1118_373_reg_93820_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_367_reg_76820_reg is absorbed into DSP mul_ln1118_373_reg_93820_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1344/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_373_reg_93820_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2232/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_373_reg_93820_reg.
DSP Report: register mul_ln1118_373_reg_93820_reg is absorbed into DSP mul_ln1118_373_reg_93820_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1344/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_373_reg_93820_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1344/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_373_reg_93820_reg.
DSP Report: Generating DSP mul_ln1118_375_reg_93830_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_369_reg_76830_reg is absorbed into DSP mul_ln1118_375_reg_93830_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1346/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_375_reg_93830_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2234/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_375_reg_93830_reg.
DSP Report: register mul_ln1118_375_reg_93830_reg is absorbed into DSP mul_ln1118_375_reg_93830_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1346/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_375_reg_93830_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1346/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_375_reg_93830_reg.
DSP Report: Generating DSP mul_ln1118_374_reg_93825_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_368_reg_76825_reg is absorbed into DSP mul_ln1118_374_reg_93825_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1345/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_374_reg_93825_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2233/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_374_reg_93825_reg.
DSP Report: register mul_ln1118_374_reg_93825_reg is absorbed into DSP mul_ln1118_374_reg_93825_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1345/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_374_reg_93825_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1345/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_374_reg_93825_reg.
DSP Report: Generating DSP mul_ln1118_378_reg_93845_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_372_reg_76845_reg is absorbed into DSP mul_ln1118_378_reg_93845_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1349/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_378_reg_93845_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2237/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_378_reg_93845_reg.
DSP Report: register mul_ln1118_378_reg_93845_reg is absorbed into DSP mul_ln1118_378_reg_93845_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1349/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_378_reg_93845_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1349/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_378_reg_93845_reg.
DSP Report: Generating DSP mul_ln1118_376_reg_93835_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_370_reg_76835_reg is absorbed into DSP mul_ln1118_376_reg_93835_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1347/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_376_reg_93835_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2235/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_376_reg_93835_reg.
DSP Report: register mul_ln1118_376_reg_93835_reg is absorbed into DSP mul_ln1118_376_reg_93835_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1347/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_376_reg_93835_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1347/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_376_reg_93835_reg.
DSP Report: Generating DSP mul_ln1118_377_reg_93840_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_371_reg_76840_reg is absorbed into DSP mul_ln1118_377_reg_93840_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1348/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_377_reg_93840_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2236/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_377_reg_93840_reg.
DSP Report: register mul_ln1118_377_reg_93840_reg is absorbed into DSP mul_ln1118_377_reg_93840_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1348/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_377_reg_93840_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1348/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_377_reg_93840_reg.
DSP Report: Generating DSP mul_ln1118_945_reg_96680_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_939_reg_79680_reg is absorbed into DSP mul_ln1118_945_reg_96680_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1916/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_945_reg_96680_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2228/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_945_reg_96680_reg.
DSP Report: register mul_ln1118_945_reg_96680_reg is absorbed into DSP mul_ln1118_945_reg_96680_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1916/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_945_reg_96680_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1916/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_945_reg_96680_reg.
DSP Report: Generating DSP mul_ln1118_943_reg_96670_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_937_reg_79670_reg is absorbed into DSP mul_ln1118_943_reg_96670_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1914/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_943_reg_96670_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2226/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_943_reg_96670_reg.
DSP Report: register mul_ln1118_943_reg_96670_reg is absorbed into DSP mul_ln1118_943_reg_96670_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1914/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_943_reg_96670_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1914/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_943_reg_96670_reg.
DSP Report: Generating DSP mul_ln1118_944_reg_96675_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_938_reg_79675_reg is absorbed into DSP mul_ln1118_944_reg_96675_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1915/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_944_reg_96675_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2227/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_944_reg_96675_reg.
DSP Report: register mul_ln1118_944_reg_96675_reg is absorbed into DSP mul_ln1118_944_reg_96675_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1915/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_944_reg_96675_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1915/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_944_reg_96675_reg.
DSP Report: Generating DSP mul_ln1118_948_reg_96695_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_942_reg_79695_reg is absorbed into DSP mul_ln1118_948_reg_96695_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1919/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_948_reg_96695_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2231/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_948_reg_96695_reg.
DSP Report: register mul_ln1118_948_reg_96695_reg is absorbed into DSP mul_ln1118_948_reg_96695_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1919/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_948_reg_96695_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1919/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_948_reg_96695_reg.
DSP Report: Generating DSP mul_ln1118_946_reg_96685_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_940_reg_79685_reg is absorbed into DSP mul_ln1118_946_reg_96685_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1917/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_946_reg_96685_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2229/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_946_reg_96685_reg.
DSP Report: register mul_ln1118_946_reg_96685_reg is absorbed into DSP mul_ln1118_946_reg_96685_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1917/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_946_reg_96685_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1917/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_946_reg_96685_reg.
DSP Report: Generating DSP mul_ln1118_947_reg_96690_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_941_reg_79690_reg is absorbed into DSP mul_ln1118_947_reg_96690_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1918/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_947_reg_96690_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2230/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_947_reg_96690_reg.
DSP Report: register mul_ln1118_947_reg_96690_reg is absorbed into DSP mul_ln1118_947_reg_96690_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1918/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_947_reg_96690_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1918/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_947_reg_96690_reg.
DSP Report: Generating DSP mul_ln1118_345_reg_93680_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_339_reg_76680_reg is absorbed into DSP mul_ln1118_345_reg_93680_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1316/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_345_reg_93680_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2228/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_345_reg_93680_reg.
DSP Report: register mul_ln1118_345_reg_93680_reg is absorbed into DSP mul_ln1118_345_reg_93680_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1316/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_345_reg_93680_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1316/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_345_reg_93680_reg.
DSP Report: Generating DSP mul_ln1118_343_reg_93670_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_337_reg_76670_reg is absorbed into DSP mul_ln1118_343_reg_93670_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1314/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_343_reg_93670_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2226/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_343_reg_93670_reg.
DSP Report: register mul_ln1118_343_reg_93670_reg is absorbed into DSP mul_ln1118_343_reg_93670_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1314/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_343_reg_93670_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1314/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_343_reg_93670_reg.
DSP Report: Generating DSP mul_ln1118_344_reg_93675_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_338_reg_76675_reg is absorbed into DSP mul_ln1118_344_reg_93675_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1315/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_344_reg_93675_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2227/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_344_reg_93675_reg.
DSP Report: register mul_ln1118_344_reg_93675_reg is absorbed into DSP mul_ln1118_344_reg_93675_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1315/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_344_reg_93675_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1315/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_344_reg_93675_reg.
DSP Report: Generating DSP mul_ln1118_1257_reg_98240_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1251_reg_81240_reg is absorbed into DSP mul_ln1118_1257_reg_98240_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2228/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1257_reg_98240_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2228/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1257_reg_98240_reg.
DSP Report: register mul_ln1118_1257_reg_98240_reg is absorbed into DSP mul_ln1118_1257_reg_98240_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2228/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1257_reg_98240_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2228/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1257_reg_98240_reg.
DSP Report: Generating DSP mul_ln1118_1255_reg_98230_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1249_reg_81230_reg is absorbed into DSP mul_ln1118_1255_reg_98230_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2226/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1255_reg_98230_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2226/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1255_reg_98230_reg.
DSP Report: register mul_ln1118_1255_reg_98230_reg is absorbed into DSP mul_ln1118_1255_reg_98230_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2226/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1255_reg_98230_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2226/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1255_reg_98230_reg.
DSP Report: Generating DSP mul_ln1118_1256_reg_98235_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1250_reg_81235_reg is absorbed into DSP mul_ln1118_1256_reg_98235_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2227/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1256_reg_98235_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2227/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1256_reg_98235_reg.
DSP Report: register mul_ln1118_1256_reg_98235_reg is absorbed into DSP mul_ln1118_1256_reg_98235_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2227/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1256_reg_98235_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2227/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1256_reg_98235_reg.
DSP Report: Generating DSP mul_ln1118_1260_reg_98255_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1254_reg_81255_reg is absorbed into DSP mul_ln1118_1260_reg_98255_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2231/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1260_reg_98255_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2231/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1260_reg_98255_reg.
DSP Report: register mul_ln1118_1260_reg_98255_reg is absorbed into DSP mul_ln1118_1260_reg_98255_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2231/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1260_reg_98255_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2231/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1260_reg_98255_reg.
DSP Report: Generating DSP mul_ln1118_1258_reg_98245_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1252_reg_81245_reg is absorbed into DSP mul_ln1118_1258_reg_98245_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2229/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1258_reg_98245_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2229/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1258_reg_98245_reg.
DSP Report: register mul_ln1118_1258_reg_98245_reg is absorbed into DSP mul_ln1118_1258_reg_98245_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2229/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1258_reg_98245_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2229/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1258_reg_98245_reg.
DSP Report: Generating DSP mul_ln1118_1259_reg_98250_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1253_reg_81250_reg is absorbed into DSP mul_ln1118_1259_reg_98250_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2230/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1259_reg_98250_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2230/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1259_reg_98250_reg.
DSP Report: register mul_ln1118_1259_reg_98250_reg is absorbed into DSP mul_ln1118_1259_reg_98250_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2230/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1259_reg_98250_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2230/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1259_reg_98250_reg.
DSP Report: Generating DSP mul_ln1118_1261_reg_98260_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1255_reg_81260_reg is absorbed into DSP mul_ln1118_1261_reg_98260_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2232/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1261_reg_98260_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2232/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1261_reg_98260_reg.
DSP Report: register mul_ln1118_1261_reg_98260_reg is absorbed into DSP mul_ln1118_1261_reg_98260_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2232/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1261_reg_98260_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2232/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1261_reg_98260_reg.
DSP Report: Generating DSP mul_ln1118_1263_reg_98270_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1257_reg_81270_reg is absorbed into DSP mul_ln1118_1263_reg_98270_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2234/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1263_reg_98270_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2234/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1263_reg_98270_reg.
DSP Report: register mul_ln1118_1263_reg_98270_reg is absorbed into DSP mul_ln1118_1263_reg_98270_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2234/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1263_reg_98270_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2234/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1263_reg_98270_reg.
DSP Report: Generating DSP mul_ln1118_1262_reg_98265_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1256_reg_81265_reg is absorbed into DSP mul_ln1118_1262_reg_98265_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2233/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1262_reg_98265_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2233/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1262_reg_98265_reg.
DSP Report: register mul_ln1118_1262_reg_98265_reg is absorbed into DSP mul_ln1118_1262_reg_98265_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2233/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1262_reg_98265_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2233/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1262_reg_98265_reg.
DSP Report: Generating DSP mul_ln1118_1266_reg_98285_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1260_reg_81285_reg is absorbed into DSP mul_ln1118_1266_reg_98285_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2237/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1266_reg_98285_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2237/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1266_reg_98285_reg.
DSP Report: register mul_ln1118_1266_reg_98285_reg is absorbed into DSP mul_ln1118_1266_reg_98285_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2237/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1266_reg_98285_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2237/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1266_reg_98285_reg.
DSP Report: Generating DSP mul_ln1118_1264_reg_98275_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1258_reg_81275_reg is absorbed into DSP mul_ln1118_1264_reg_98275_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2235/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1264_reg_98275_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2235/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1264_reg_98275_reg.
DSP Report: register mul_ln1118_1264_reg_98275_reg is absorbed into DSP mul_ln1118_1264_reg_98275_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2235/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1264_reg_98275_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2235/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1264_reg_98275_reg.
DSP Report: Generating DSP mul_ln1118_1265_reg_98280_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1259_reg_81280_reg is absorbed into DSP mul_ln1118_1265_reg_98280_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2236/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1265_reg_98280_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2236/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1265_reg_98280_reg.
DSP Report: register mul_ln1118_1265_reg_98280_reg is absorbed into DSP mul_ln1118_1265_reg_98280_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2236/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1265_reg_98280_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2236/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1265_reg_98280_reg.
DSP Report: Generating DSP mul_ln1118_873_reg_96320_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_867_reg_79320_reg is absorbed into DSP mul_ln1118_873_reg_96320_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1844/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_873_reg_96320_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2228/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_873_reg_96320_reg.
DSP Report: register mul_ln1118_873_reg_96320_reg is absorbed into DSP mul_ln1118_873_reg_96320_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1844/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_873_reg_96320_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1844/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_873_reg_96320_reg.
DSP Report: Generating DSP mul_ln1118_871_reg_96310_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_865_reg_79310_reg is absorbed into DSP mul_ln1118_871_reg_96310_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1842/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_871_reg_96310_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2226/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_871_reg_96310_reg.
DSP Report: register mul_ln1118_871_reg_96310_reg is absorbed into DSP mul_ln1118_871_reg_96310_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1842/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_871_reg_96310_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1842/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_871_reg_96310_reg.
DSP Report: Generating DSP mul_ln1118_872_reg_96315_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_866_reg_79315_reg is absorbed into DSP mul_ln1118_872_reg_96315_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1843/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_872_reg_96315_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2227/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_872_reg_96315_reg.
DSP Report: register mul_ln1118_872_reg_96315_reg is absorbed into DSP mul_ln1118_872_reg_96315_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1843/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_872_reg_96315_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1843/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_872_reg_96315_reg.
DSP Report: Generating DSP mul_ln1118_876_reg_96335_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_870_reg_79335_reg is absorbed into DSP mul_ln1118_876_reg_96335_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1847/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_876_reg_96335_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2231/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_876_reg_96335_reg.
DSP Report: register mul_ln1118_876_reg_96335_reg is absorbed into DSP mul_ln1118_876_reg_96335_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1847/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_876_reg_96335_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1847/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_876_reg_96335_reg.
DSP Report: Generating DSP mul_ln1118_874_reg_96325_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_868_reg_79325_reg is absorbed into DSP mul_ln1118_874_reg_96325_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1845/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_874_reg_96325_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2229/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_874_reg_96325_reg.
DSP Report: register mul_ln1118_874_reg_96325_reg is absorbed into DSP mul_ln1118_874_reg_96325_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1845/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_874_reg_96325_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1845/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_874_reg_96325_reg.
DSP Report: Generating DSP mul_ln1118_875_reg_96330_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_869_reg_79330_reg is absorbed into DSP mul_ln1118_875_reg_96330_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1846/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_875_reg_96330_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2230/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_875_reg_96330_reg.
DSP Report: register mul_ln1118_875_reg_96330_reg is absorbed into DSP mul_ln1118_875_reg_96330_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1846/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_875_reg_96330_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1846/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_875_reg_96330_reg.
DSP Report: Generating DSP mul_ln1118_877_reg_96340_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_871_reg_79340_reg is absorbed into DSP mul_ln1118_877_reg_96340_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1848/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_877_reg_96340_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2232/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_877_reg_96340_reg.
DSP Report: register mul_ln1118_877_reg_96340_reg is absorbed into DSP mul_ln1118_877_reg_96340_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1848/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_877_reg_96340_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1848/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_877_reg_96340_reg.
DSP Report: Generating DSP mul_ln1118_879_reg_96350_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_873_reg_79350_reg is absorbed into DSP mul_ln1118_879_reg_96350_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1850/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_879_reg_96350_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2234/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_879_reg_96350_reg.
DSP Report: register mul_ln1118_879_reg_96350_reg is absorbed into DSP mul_ln1118_879_reg_96350_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1850/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_879_reg_96350_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1850/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_879_reg_96350_reg.
DSP Report: Generating DSP mul_ln1118_878_reg_96345_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_872_reg_79345_reg is absorbed into DSP mul_ln1118_878_reg_96345_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1849/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_878_reg_96345_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2233/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_878_reg_96345_reg.
DSP Report: register mul_ln1118_878_reg_96345_reg is absorbed into DSP mul_ln1118_878_reg_96345_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1849/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_878_reg_96345_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1849/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_878_reg_96345_reg.
DSP Report: Generating DSP mul_ln1118_882_reg_96365_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_876_reg_79365_reg is absorbed into DSP mul_ln1118_882_reg_96365_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1853/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_882_reg_96365_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2237/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_882_reg_96365_reg.
DSP Report: register mul_ln1118_882_reg_96365_reg is absorbed into DSP mul_ln1118_882_reg_96365_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1853/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_882_reg_96365_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1853/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_882_reg_96365_reg.
DSP Report: Generating DSP mul_ln1118_880_reg_96355_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_874_reg_79355_reg is absorbed into DSP mul_ln1118_880_reg_96355_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1851/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_880_reg_96355_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2235/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_880_reg_96355_reg.
DSP Report: register mul_ln1118_880_reg_96355_reg is absorbed into DSP mul_ln1118_880_reg_96355_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1851/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_880_reg_96355_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1851/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_880_reg_96355_reg.
DSP Report: Generating DSP mul_ln1118_881_reg_96360_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_875_reg_79360_reg is absorbed into DSP mul_ln1118_881_reg_96360_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1852/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_881_reg_96360_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2236/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_881_reg_96360_reg.
DSP Report: register mul_ln1118_881_reg_96360_reg is absorbed into DSP mul_ln1118_881_reg_96360_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1852/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_881_reg_96360_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1852/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_881_reg_96360_reg.
DSP Report: Generating DSP mul_ln1118_297_reg_93440_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_291_reg_76440_reg is absorbed into DSP mul_ln1118_297_reg_93440_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1268/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_297_reg_93440_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2228/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_297_reg_93440_reg.
DSP Report: register mul_ln1118_297_reg_93440_reg is absorbed into DSP mul_ln1118_297_reg_93440_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1268/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_297_reg_93440_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1268/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_297_reg_93440_reg.
DSP Report: Generating DSP mul_ln1118_295_reg_93430_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_289_reg_76430_reg is absorbed into DSP mul_ln1118_295_reg_93430_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1266/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_295_reg_93430_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2226/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_295_reg_93430_reg.
DSP Report: register mul_ln1118_295_reg_93430_reg is absorbed into DSP mul_ln1118_295_reg_93430_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1266/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_295_reg_93430_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1266/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_295_reg_93430_reg.
DSP Report: Generating DSP mul_ln1118_296_reg_93435_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_290_reg_76435_reg is absorbed into DSP mul_ln1118_296_reg_93435_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1267/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_296_reg_93435_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2227/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_296_reg_93435_reg.
DSP Report: register mul_ln1118_296_reg_93435_reg is absorbed into DSP mul_ln1118_296_reg_93435_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1267/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_296_reg_93435_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1267/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_296_reg_93435_reg.
DSP Report: Generating DSP mul_ln1118_300_reg_93455_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_294_reg_76455_reg is absorbed into DSP mul_ln1118_300_reg_93455_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1271/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_300_reg_93455_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2231/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_300_reg_93455_reg.
DSP Report: register mul_ln1118_300_reg_93455_reg is absorbed into DSP mul_ln1118_300_reg_93455_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1271/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_300_reg_93455_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1271/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_300_reg_93455_reg.
DSP Report: Generating DSP mul_ln1118_298_reg_93445_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_292_reg_76445_reg is absorbed into DSP mul_ln1118_298_reg_93445_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1269/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_298_reg_93445_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2229/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_298_reg_93445_reg.
DSP Report: register mul_ln1118_298_reg_93445_reg is absorbed into DSP mul_ln1118_298_reg_93445_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1269/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_298_reg_93445_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1269/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_298_reg_93445_reg.
DSP Report: Generating DSP mul_ln1118_299_reg_93450_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_293_reg_76450_reg is absorbed into DSP mul_ln1118_299_reg_93450_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1270/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_299_reg_93450_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2230/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_299_reg_93450_reg.
DSP Report: register mul_ln1118_299_reg_93450_reg is absorbed into DSP mul_ln1118_299_reg_93450_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1270/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_299_reg_93450_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1270/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_299_reg_93450_reg.
DSP Report: Generating DSP mul_ln1118_301_reg_93460_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_295_reg_76460_reg is absorbed into DSP mul_ln1118_301_reg_93460_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1272/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_301_reg_93460_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2232/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_301_reg_93460_reg.
DSP Report: register mul_ln1118_301_reg_93460_reg is absorbed into DSP mul_ln1118_301_reg_93460_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1272/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_301_reg_93460_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1272/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_301_reg_93460_reg.
DSP Report: Generating DSP mul_ln1118_306_reg_93485_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_300_reg_76485_reg is absorbed into DSP mul_ln1118_306_reg_93485_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1277/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_306_reg_93485_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2237/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_306_reg_93485_reg.
DSP Report: register mul_ln1118_306_reg_93485_reg is absorbed into DSP mul_ln1118_306_reg_93485_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1277/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_306_reg_93485_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1277/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_306_reg_93485_reg.
DSP Report: Generating DSP mul_ln1118_304_reg_93475_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_298_reg_76475_reg is absorbed into DSP mul_ln1118_304_reg_93475_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1275/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_304_reg_93475_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2235/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_304_reg_93475_reg.
DSP Report: register mul_ln1118_304_reg_93475_reg is absorbed into DSP mul_ln1118_304_reg_93475_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1275/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_304_reg_93475_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1275/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_304_reg_93475_reg.
DSP Report: Generating DSP mul_ln1118_305_reg_93480_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_299_reg_76480_reg is absorbed into DSP mul_ln1118_305_reg_93480_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1276/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_305_reg_93480_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2236/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_305_reg_93480_reg.
DSP Report: register mul_ln1118_305_reg_93480_reg is absorbed into DSP mul_ln1118_305_reg_93480_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1276/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_305_reg_93480_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1276/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_305_reg_93480_reg.
DSP Report: Generating DSP mul_ln1118_201_reg_92960_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_195_reg_75960_reg is absorbed into DSP mul_ln1118_201_reg_92960_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1172/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_201_reg_92960_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2228/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_201_reg_92960_reg.
DSP Report: register mul_ln1118_201_reg_92960_reg is absorbed into DSP mul_ln1118_201_reg_92960_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1172/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_201_reg_92960_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1172/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_201_reg_92960_reg.
DSP Report: Generating DSP mul_ln1118_199_reg_92950_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_193_reg_75950_reg is absorbed into DSP mul_ln1118_199_reg_92950_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1170/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_199_reg_92950_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2226/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_199_reg_92950_reg.
DSP Report: register mul_ln1118_199_reg_92950_reg is absorbed into DSP mul_ln1118_199_reg_92950_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1170/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_199_reg_92950_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1170/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_199_reg_92950_reg.
DSP Report: Generating DSP mul_ln1118_200_reg_92955_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_194_reg_75955_reg is absorbed into DSP mul_ln1118_200_reg_92955_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1171/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_200_reg_92955_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2227/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_200_reg_92955_reg.
DSP Report: register mul_ln1118_200_reg_92955_reg is absorbed into DSP mul_ln1118_200_reg_92955_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1171/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_200_reg_92955_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1171/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_200_reg_92955_reg.
DSP Report: Generating DSP mul_ln1118_993_reg_96920_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_987_reg_79920_reg is absorbed into DSP mul_ln1118_993_reg_96920_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1964/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_993_reg_96920_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2228/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_993_reg_96920_reg.
DSP Report: register mul_ln1118_993_reg_96920_reg is absorbed into DSP mul_ln1118_993_reg_96920_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1964/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_993_reg_96920_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1964/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_993_reg_96920_reg.
DSP Report: Generating DSP mul_ln1118_991_reg_96910_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_985_reg_79910_reg is absorbed into DSP mul_ln1118_991_reg_96910_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1962/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_991_reg_96910_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2226/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_991_reg_96910_reg.
DSP Report: register mul_ln1118_991_reg_96910_reg is absorbed into DSP mul_ln1118_991_reg_96910_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1962/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_991_reg_96910_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1962/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_991_reg_96910_reg.
DSP Report: Generating DSP mul_ln1118_992_reg_96915_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_986_reg_79915_reg is absorbed into DSP mul_ln1118_992_reg_96915_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1963/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_992_reg_96915_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2227/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_992_reg_96915_reg.
DSP Report: register mul_ln1118_992_reg_96915_reg is absorbed into DSP mul_ln1118_992_reg_96915_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1963/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_992_reg_96915_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1963/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_992_reg_96915_reg.
DSP Report: Generating DSP mul_ln1118_996_reg_96935_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_990_reg_79935_reg is absorbed into DSP mul_ln1118_996_reg_96935_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1967/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_996_reg_96935_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2231/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_996_reg_96935_reg.
DSP Report: register mul_ln1118_996_reg_96935_reg is absorbed into DSP mul_ln1118_996_reg_96935_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1967/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_996_reg_96935_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1967/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_996_reg_96935_reg.
DSP Report: Generating DSP mul_ln1118_994_reg_96925_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_988_reg_79925_reg is absorbed into DSP mul_ln1118_994_reg_96925_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1965/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_994_reg_96925_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2229/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_994_reg_96925_reg.
DSP Report: register mul_ln1118_994_reg_96925_reg is absorbed into DSP mul_ln1118_994_reg_96925_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1965/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_994_reg_96925_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1965/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_994_reg_96925_reg.
DSP Report: Generating DSP mul_ln1118_995_reg_96930_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_989_reg_79930_reg is absorbed into DSP mul_ln1118_995_reg_96930_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1966/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_995_reg_96930_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2230/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_995_reg_96930_reg.
DSP Report: register mul_ln1118_995_reg_96930_reg is absorbed into DSP mul_ln1118_995_reg_96930_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1966/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_995_reg_96930_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1966/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_995_reg_96930_reg.
DSP Report: Generating DSP mul_ln1118_997_reg_96940_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_991_reg_79940_reg is absorbed into DSP mul_ln1118_997_reg_96940_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1968/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_997_reg_96940_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2232/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_997_reg_96940_reg.
DSP Report: register mul_ln1118_997_reg_96940_reg is absorbed into DSP mul_ln1118_997_reg_96940_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1968/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_997_reg_96940_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1968/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_997_reg_96940_reg.
DSP Report: Generating DSP mul_ln1118_999_reg_96950_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_993_reg_79950_reg is absorbed into DSP mul_ln1118_999_reg_96950_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1970/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_999_reg_96950_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2234/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_999_reg_96950_reg.
DSP Report: register mul_ln1118_999_reg_96950_reg is absorbed into DSP mul_ln1118_999_reg_96950_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1970/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_999_reg_96950_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1970/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_999_reg_96950_reg.
DSP Report: Generating DSP mul_ln1118_998_reg_96945_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_992_reg_79945_reg is absorbed into DSP mul_ln1118_998_reg_96945_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1969/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_998_reg_96945_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2233/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_998_reg_96945_reg.
DSP Report: register mul_ln1118_998_reg_96945_reg is absorbed into DSP mul_ln1118_998_reg_96945_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1969/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_998_reg_96945_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1969/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_998_reg_96945_reg.
DSP Report: Generating DSP mul_ln1118_1002_reg_96965_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_996_reg_79965_reg is absorbed into DSP mul_ln1118_1002_reg_96965_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1973/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1002_reg_96965_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2237/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1002_reg_96965_reg.
DSP Report: register mul_ln1118_1002_reg_96965_reg is absorbed into DSP mul_ln1118_1002_reg_96965_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1973/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1002_reg_96965_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1973/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1002_reg_96965_reg.
DSP Report: Generating DSP mul_ln1118_1000_reg_96955_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_994_reg_79955_reg is absorbed into DSP mul_ln1118_1000_reg_96955_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1971/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1000_reg_96955_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2235/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1000_reg_96955_reg.
DSP Report: register mul_ln1118_1000_reg_96955_reg is absorbed into DSP mul_ln1118_1000_reg_96955_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1971/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1000_reg_96955_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1971/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1000_reg_96955_reg.
DSP Report: Generating DSP mul_ln1118_1001_reg_96960_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_995_reg_79960_reg is absorbed into DSP mul_ln1118_1001_reg_96960_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1972/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1001_reg_96960_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2236/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1001_reg_96960_reg.
DSP Report: register mul_ln1118_1001_reg_96960_reg is absorbed into DSP mul_ln1118_1001_reg_96960_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1972/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1001_reg_96960_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1972/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1001_reg_96960_reg.
DSP Report: Generating DSP mul_ln1118_1233_reg_98120_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1227_reg_81120_reg is absorbed into DSP mul_ln1118_1233_reg_98120_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2204/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1233_reg_98120_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2228/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1233_reg_98120_reg.
DSP Report: register mul_ln1118_1233_reg_98120_reg is absorbed into DSP mul_ln1118_1233_reg_98120_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2204/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1233_reg_98120_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2204/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1233_reg_98120_reg.
DSP Report: Generating DSP mul_ln1118_1231_reg_98110_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1225_reg_81110_reg is absorbed into DSP mul_ln1118_1231_reg_98110_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2202/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1231_reg_98110_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2226/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1231_reg_98110_reg.
DSP Report: register mul_ln1118_1231_reg_98110_reg is absorbed into DSP mul_ln1118_1231_reg_98110_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2202/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1231_reg_98110_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2202/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1231_reg_98110_reg.
DSP Report: Generating DSP mul_ln1118_1232_reg_98115_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1226_reg_81115_reg is absorbed into DSP mul_ln1118_1232_reg_98115_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2203/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1232_reg_98115_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2227/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1232_reg_98115_reg.
DSP Report: register mul_ln1118_1232_reg_98115_reg is absorbed into DSP mul_ln1118_1232_reg_98115_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2203/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1232_reg_98115_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2203/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1232_reg_98115_reg.
DSP Report: Generating DSP mul_ln1118_1236_reg_98135_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1230_reg_81135_reg is absorbed into DSP mul_ln1118_1236_reg_98135_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2207/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1236_reg_98135_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2231/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1236_reg_98135_reg.
DSP Report: register mul_ln1118_1236_reg_98135_reg is absorbed into DSP mul_ln1118_1236_reg_98135_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2207/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1236_reg_98135_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2207/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1236_reg_98135_reg.
DSP Report: Generating DSP mul_ln1118_1234_reg_98125_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1228_reg_81125_reg is absorbed into DSP mul_ln1118_1234_reg_98125_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2205/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1234_reg_98125_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2229/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1234_reg_98125_reg.
DSP Report: register mul_ln1118_1234_reg_98125_reg is absorbed into DSP mul_ln1118_1234_reg_98125_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2205/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1234_reg_98125_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2205/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1234_reg_98125_reg.
DSP Report: Generating DSP mul_ln1118_1235_reg_98130_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1229_reg_81130_reg is absorbed into DSP mul_ln1118_1235_reg_98130_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2206/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1235_reg_98130_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2230/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1235_reg_98130_reg.
DSP Report: register mul_ln1118_1235_reg_98130_reg is absorbed into DSP mul_ln1118_1235_reg_98130_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2206/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1235_reg_98130_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2206/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1235_reg_98130_reg.
DSP Report: Generating DSP mul_ln1118_1237_reg_98140_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1231_reg_81140_reg is absorbed into DSP mul_ln1118_1237_reg_98140_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2208/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1237_reg_98140_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2232/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1237_reg_98140_reg.
DSP Report: register mul_ln1118_1237_reg_98140_reg is absorbed into DSP mul_ln1118_1237_reg_98140_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2208/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1237_reg_98140_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2208/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1237_reg_98140_reg.
DSP Report: Generating DSP mul_ln1118_1239_reg_98150_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1233_reg_81150_reg is absorbed into DSP mul_ln1118_1239_reg_98150_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2210/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1239_reg_98150_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2234/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1239_reg_98150_reg.
DSP Report: register mul_ln1118_1239_reg_98150_reg is absorbed into DSP mul_ln1118_1239_reg_98150_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2210/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1239_reg_98150_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2210/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1239_reg_98150_reg.
DSP Report: Generating DSP mul_ln1118_1238_reg_98145_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1232_reg_81145_reg is absorbed into DSP mul_ln1118_1238_reg_98145_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2209/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1238_reg_98145_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2233/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1238_reg_98145_reg.
DSP Report: register mul_ln1118_1238_reg_98145_reg is absorbed into DSP mul_ln1118_1238_reg_98145_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2209/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1238_reg_98145_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2209/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1238_reg_98145_reg.
DSP Report: Generating DSP mul_ln1118_1242_reg_98165_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1236_reg_81165_reg is absorbed into DSP mul_ln1118_1242_reg_98165_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2213/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1242_reg_98165_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2237/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1242_reg_98165_reg.
DSP Report: register mul_ln1118_1242_reg_98165_reg is absorbed into DSP mul_ln1118_1242_reg_98165_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2213/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1242_reg_98165_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2213/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1242_reg_98165_reg.
DSP Report: Generating DSP mul_ln1118_1240_reg_98155_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1234_reg_81155_reg is absorbed into DSP mul_ln1118_1240_reg_98155_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2211/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1240_reg_98155_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2235/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1240_reg_98155_reg.
DSP Report: register mul_ln1118_1240_reg_98155_reg is absorbed into DSP mul_ln1118_1240_reg_98155_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2211/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1240_reg_98155_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2211/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1240_reg_98155_reg.
DSP Report: Generating DSP mul_ln1118_1241_reg_98160_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1235_reg_81160_reg is absorbed into DSP mul_ln1118_1241_reg_98160_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2212/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1241_reg_98160_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2236/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1241_reg_98160_reg.
DSP Report: register mul_ln1118_1241_reg_98160_reg is absorbed into DSP mul_ln1118_1241_reg_98160_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2212/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1241_reg_98160_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2212/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1241_reg_98160_reg.
DSP Report: Generating DSP mul_ln1118_276_reg_93335_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_270_reg_76335_reg is absorbed into DSP mul_ln1118_276_reg_93335_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1247/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_276_reg_93335_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2231/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_276_reg_93335_reg.
DSP Report: register mul_ln1118_276_reg_93335_reg is absorbed into DSP mul_ln1118_276_reg_93335_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1247/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_276_reg_93335_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1247/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_276_reg_93335_reg.
DSP Report: Generating DSP mul_ln1118_274_reg_93325_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_268_reg_76325_reg is absorbed into DSP mul_ln1118_274_reg_93325_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1245/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_274_reg_93325_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2229/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_274_reg_93325_reg.
DSP Report: register mul_ln1118_274_reg_93325_reg is absorbed into DSP mul_ln1118_274_reg_93325_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1245/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_274_reg_93325_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1245/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_274_reg_93325_reg.
DSP Report: Generating DSP mul_ln1118_275_reg_93330_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_269_reg_76330_reg is absorbed into DSP mul_ln1118_275_reg_93330_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1246/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_275_reg_93330_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2230/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_275_reg_93330_reg.
DSP Report: register mul_ln1118_275_reg_93330_reg is absorbed into DSP mul_ln1118_275_reg_93330_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1246/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_275_reg_93330_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1246/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_275_reg_93330_reg.
DSP Report: Generating DSP mul_ln1118_825_reg_96080_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_819_reg_79080_reg is absorbed into DSP mul_ln1118_825_reg_96080_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1796/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_825_reg_96080_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2228/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_825_reg_96080_reg.
DSP Report: register mul_ln1118_825_reg_96080_reg is absorbed into DSP mul_ln1118_825_reg_96080_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1796/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_825_reg_96080_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1796/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_825_reg_96080_reg.
DSP Report: Generating DSP mul_ln1118_823_reg_96070_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_817_reg_79070_reg is absorbed into DSP mul_ln1118_823_reg_96070_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1794/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_823_reg_96070_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2226/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_823_reg_96070_reg.
DSP Report: register mul_ln1118_823_reg_96070_reg is absorbed into DSP mul_ln1118_823_reg_96070_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1794/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_823_reg_96070_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1794/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_823_reg_96070_reg.
DSP Report: Generating DSP mul_ln1118_824_reg_96075_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_818_reg_79075_reg is absorbed into DSP mul_ln1118_824_reg_96075_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1795/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_824_reg_96075_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2227/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_824_reg_96075_reg.
DSP Report: register mul_ln1118_824_reg_96075_reg is absorbed into DSP mul_ln1118_824_reg_96075_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1795/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_824_reg_96075_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1795/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_824_reg_96075_reg.
DSP Report: Generating DSP mul_ln1118_828_reg_96095_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_822_reg_79095_reg is absorbed into DSP mul_ln1118_828_reg_96095_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1799/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_828_reg_96095_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2231/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_828_reg_96095_reg.
DSP Report: register mul_ln1118_828_reg_96095_reg is absorbed into DSP mul_ln1118_828_reg_96095_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1799/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_828_reg_96095_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1799/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_828_reg_96095_reg.
DSP Report: Generating DSP mul_ln1118_826_reg_96085_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_820_reg_79085_reg is absorbed into DSP mul_ln1118_826_reg_96085_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1797/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_826_reg_96085_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2229/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_826_reg_96085_reg.
DSP Report: register mul_ln1118_826_reg_96085_reg is absorbed into DSP mul_ln1118_826_reg_96085_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1797/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_826_reg_96085_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1797/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_826_reg_96085_reg.
DSP Report: Generating DSP mul_ln1118_827_reg_96090_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_821_reg_79090_reg is absorbed into DSP mul_ln1118_827_reg_96090_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1798/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_827_reg_96090_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2230/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_827_reg_96090_reg.
DSP Report: register mul_ln1118_827_reg_96090_reg is absorbed into DSP mul_ln1118_827_reg_96090_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1798/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_827_reg_96090_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1798/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_827_reg_96090_reg.
DSP Report: Generating DSP mul_ln1118_829_reg_96100_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_823_reg_79100_reg is absorbed into DSP mul_ln1118_829_reg_96100_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1800/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_829_reg_96100_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2232/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_829_reg_96100_reg.
DSP Report: register mul_ln1118_829_reg_96100_reg is absorbed into DSP mul_ln1118_829_reg_96100_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1800/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_829_reg_96100_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1800/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_829_reg_96100_reg.
DSP Report: Generating DSP mul_ln1118_831_reg_96110_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_825_reg_79110_reg is absorbed into DSP mul_ln1118_831_reg_96110_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1802/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_831_reg_96110_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2234/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_831_reg_96110_reg.
DSP Report: register mul_ln1118_831_reg_96110_reg is absorbed into DSP mul_ln1118_831_reg_96110_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1802/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_831_reg_96110_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1802/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_831_reg_96110_reg.
DSP Report: Generating DSP mul_ln1118_830_reg_96105_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_824_reg_79105_reg is absorbed into DSP mul_ln1118_830_reg_96105_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1801/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_830_reg_96105_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2233/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_830_reg_96105_reg.
DSP Report: register mul_ln1118_830_reg_96105_reg is absorbed into DSP mul_ln1118_830_reg_96105_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1801/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_830_reg_96105_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1801/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_830_reg_96105_reg.
DSP Report: Generating DSP mul_ln1118_834_reg_96125_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_828_reg_79125_reg is absorbed into DSP mul_ln1118_834_reg_96125_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1805/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_834_reg_96125_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2237/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_834_reg_96125_reg.
DSP Report: register mul_ln1118_834_reg_96125_reg is absorbed into DSP mul_ln1118_834_reg_96125_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1805/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_834_reg_96125_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1805/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_834_reg_96125_reg.
DSP Report: Generating DSP mul_ln1118_832_reg_96115_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_826_reg_79115_reg is absorbed into DSP mul_ln1118_832_reg_96115_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1803/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_832_reg_96115_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2235/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_832_reg_96115_reg.
DSP Report: register mul_ln1118_832_reg_96115_reg is absorbed into DSP mul_ln1118_832_reg_96115_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1803/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_832_reg_96115_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1803/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_832_reg_96115_reg.
DSP Report: Generating DSP mul_ln1118_833_reg_96120_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_827_reg_79120_reg is absorbed into DSP mul_ln1118_833_reg_96120_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1804/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_833_reg_96120_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2236/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_833_reg_96120_reg.
DSP Report: register mul_ln1118_833_reg_96120_reg is absorbed into DSP mul_ln1118_833_reg_96120_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1804/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_833_reg_96120_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1804/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_833_reg_96120_reg.
DSP Report: Generating DSP mul_ln1118_849_reg_96200_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_843_reg_79200_reg is absorbed into DSP mul_ln1118_849_reg_96200_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1820/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_849_reg_96200_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2228/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_849_reg_96200_reg.
DSP Report: register mul_ln1118_849_reg_96200_reg is absorbed into DSP mul_ln1118_849_reg_96200_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1820/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_849_reg_96200_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1820/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_849_reg_96200_reg.
DSP Report: Generating DSP mul_ln1118_847_reg_96190_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_841_reg_79190_reg is absorbed into DSP mul_ln1118_847_reg_96190_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1818/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_847_reg_96190_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2226/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_847_reg_96190_reg.
DSP Report: register mul_ln1118_847_reg_96190_reg is absorbed into DSP mul_ln1118_847_reg_96190_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1818/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_847_reg_96190_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1818/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_847_reg_96190_reg.
DSP Report: Generating DSP mul_ln1118_848_reg_96195_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_842_reg_79195_reg is absorbed into DSP mul_ln1118_848_reg_96195_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1819/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_848_reg_96195_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2227/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_848_reg_96195_reg.
DSP Report: register mul_ln1118_848_reg_96195_reg is absorbed into DSP mul_ln1118_848_reg_96195_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1819/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_848_reg_96195_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1819/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_848_reg_96195_reg.
DSP Report: Generating DSP mul_ln1118_852_reg_96215_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_846_reg_79215_reg is absorbed into DSP mul_ln1118_852_reg_96215_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1823/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_852_reg_96215_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2231/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_852_reg_96215_reg.
DSP Report: register mul_ln1118_852_reg_96215_reg is absorbed into DSP mul_ln1118_852_reg_96215_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1823/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_852_reg_96215_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1823/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_852_reg_96215_reg.
DSP Report: Generating DSP mul_ln1118_850_reg_96205_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_844_reg_79205_reg is absorbed into DSP mul_ln1118_850_reg_96205_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1821/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_850_reg_96205_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2229/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_850_reg_96205_reg.
DSP Report: register mul_ln1118_850_reg_96205_reg is absorbed into DSP mul_ln1118_850_reg_96205_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1821/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_850_reg_96205_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1821/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_850_reg_96205_reg.
DSP Report: Generating DSP mul_ln1118_851_reg_96210_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_845_reg_79210_reg is absorbed into DSP mul_ln1118_851_reg_96210_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1822/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_851_reg_96210_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2230/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_851_reg_96210_reg.
DSP Report: register mul_ln1118_851_reg_96210_reg is absorbed into DSP mul_ln1118_851_reg_96210_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1822/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_851_reg_96210_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1822/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_851_reg_96210_reg.
DSP Report: Generating DSP mul_ln1118_853_reg_96220_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_847_reg_79220_reg is absorbed into DSP mul_ln1118_853_reg_96220_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1824/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_853_reg_96220_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2232/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_853_reg_96220_reg.
DSP Report: register mul_ln1118_853_reg_96220_reg is absorbed into DSP mul_ln1118_853_reg_96220_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1824/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_853_reg_96220_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1824/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_853_reg_96220_reg.
DSP Report: Generating DSP mul_ln1118_855_reg_96230_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_849_reg_79230_reg is absorbed into DSP mul_ln1118_855_reg_96230_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1826/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_855_reg_96230_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2234/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_855_reg_96230_reg.
DSP Report: register mul_ln1118_855_reg_96230_reg is absorbed into DSP mul_ln1118_855_reg_96230_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1826/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_855_reg_96230_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1826/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_855_reg_96230_reg.
DSP Report: Generating DSP mul_ln1118_854_reg_96225_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_848_reg_79225_reg is absorbed into DSP mul_ln1118_854_reg_96225_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1825/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_854_reg_96225_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2233/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_854_reg_96225_reg.
DSP Report: register mul_ln1118_854_reg_96225_reg is absorbed into DSP mul_ln1118_854_reg_96225_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1825/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_854_reg_96225_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1825/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_854_reg_96225_reg.
DSP Report: Generating DSP mul_ln1118_858_reg_96245_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_852_reg_79245_reg is absorbed into DSP mul_ln1118_858_reg_96245_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1829/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_858_reg_96245_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2237/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_858_reg_96245_reg.
DSP Report: register mul_ln1118_858_reg_96245_reg is absorbed into DSP mul_ln1118_858_reg_96245_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1829/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_858_reg_96245_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1829/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_858_reg_96245_reg.
DSP Report: Generating DSP mul_ln1118_856_reg_96235_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_850_reg_79235_reg is absorbed into DSP mul_ln1118_856_reg_96235_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1827/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_856_reg_96235_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2235/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_856_reg_96235_reg.
DSP Report: register mul_ln1118_856_reg_96235_reg is absorbed into DSP mul_ln1118_856_reg_96235_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1827/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_856_reg_96235_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1827/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_856_reg_96235_reg.
DSP Report: Generating DSP mul_ln1118_857_reg_96240_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_851_reg_79240_reg is absorbed into DSP mul_ln1118_857_reg_96240_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1828/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_857_reg_96240_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2236/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_857_reg_96240_reg.
DSP Report: register mul_ln1118_857_reg_96240_reg is absorbed into DSP mul_ln1118_857_reg_96240_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1828/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_857_reg_96240_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1828/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_857_reg_96240_reg.
DSP Report: Generating DSP mul_ln1118_1065_reg_97280_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1059_reg_80280_reg is absorbed into DSP mul_ln1118_1065_reg_97280_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2036/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1065_reg_97280_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2228/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1065_reg_97280_reg.
DSP Report: register mul_ln1118_1065_reg_97280_reg is absorbed into DSP mul_ln1118_1065_reg_97280_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2036/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1065_reg_97280_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2036/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1065_reg_97280_reg.
DSP Report: Generating DSP mul_ln1118_1063_reg_97270_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1057_reg_80270_reg is absorbed into DSP mul_ln1118_1063_reg_97270_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2034/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1063_reg_97270_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2226/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1063_reg_97270_reg.
DSP Report: register mul_ln1118_1063_reg_97270_reg is absorbed into DSP mul_ln1118_1063_reg_97270_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2034/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1063_reg_97270_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2034/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1063_reg_97270_reg.
DSP Report: Generating DSP mul_ln1118_1064_reg_97275_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1058_reg_80275_reg is absorbed into DSP mul_ln1118_1064_reg_97275_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2035/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1064_reg_97275_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2227/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1064_reg_97275_reg.
DSP Report: register mul_ln1118_1064_reg_97275_reg is absorbed into DSP mul_ln1118_1064_reg_97275_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2035/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1064_reg_97275_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2035/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1064_reg_97275_reg.
DSP Report: Generating DSP mul_ln1118_1068_reg_97295_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1062_reg_80295_reg is absorbed into DSP mul_ln1118_1068_reg_97295_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2039/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1068_reg_97295_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2231/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1068_reg_97295_reg.
DSP Report: register mul_ln1118_1068_reg_97295_reg is absorbed into DSP mul_ln1118_1068_reg_97295_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2039/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1068_reg_97295_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2039/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1068_reg_97295_reg.
DSP Report: Generating DSP mul_ln1118_1066_reg_97285_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1060_reg_80285_reg is absorbed into DSP mul_ln1118_1066_reg_97285_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2037/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1066_reg_97285_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2229/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1066_reg_97285_reg.
DSP Report: register mul_ln1118_1066_reg_97285_reg is absorbed into DSP mul_ln1118_1066_reg_97285_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2037/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1066_reg_97285_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2037/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1066_reg_97285_reg.
DSP Report: Generating DSP mul_ln1118_1067_reg_97290_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1061_reg_80290_reg is absorbed into DSP mul_ln1118_1067_reg_97290_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2038/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1067_reg_97290_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2230/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1067_reg_97290_reg.
DSP Report: register mul_ln1118_1067_reg_97290_reg is absorbed into DSP mul_ln1118_1067_reg_97290_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2038/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1067_reg_97290_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2038/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1067_reg_97290_reg.
DSP Report: Generating DSP mul_ln1118_1069_reg_97300_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1063_reg_80300_reg is absorbed into DSP mul_ln1118_1069_reg_97300_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2040/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1069_reg_97300_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2232/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1069_reg_97300_reg.
DSP Report: register mul_ln1118_1069_reg_97300_reg is absorbed into DSP mul_ln1118_1069_reg_97300_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2040/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1069_reg_97300_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2040/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1069_reg_97300_reg.
DSP Report: Generating DSP mul_ln1118_1071_reg_97310_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1065_reg_80310_reg is absorbed into DSP mul_ln1118_1071_reg_97310_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2042/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1071_reg_97310_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2234/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1071_reg_97310_reg.
DSP Report: register mul_ln1118_1071_reg_97310_reg is absorbed into DSP mul_ln1118_1071_reg_97310_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2042/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1071_reg_97310_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2042/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1071_reg_97310_reg.
DSP Report: Generating DSP mul_ln1118_1070_reg_97305_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1064_reg_80305_reg is absorbed into DSP mul_ln1118_1070_reg_97305_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2041/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1070_reg_97305_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2233/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1070_reg_97305_reg.
DSP Report: register mul_ln1118_1070_reg_97305_reg is absorbed into DSP mul_ln1118_1070_reg_97305_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2041/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1070_reg_97305_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2041/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1070_reg_97305_reg.
DSP Report: Generating DSP mul_ln1118_1074_reg_97325_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1068_reg_80325_reg is absorbed into DSP mul_ln1118_1074_reg_97325_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2045/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1074_reg_97325_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2237/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1074_reg_97325_reg.
DSP Report: register mul_ln1118_1074_reg_97325_reg is absorbed into DSP mul_ln1118_1074_reg_97325_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2045/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1074_reg_97325_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2045/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1074_reg_97325_reg.
DSP Report: Generating DSP mul_ln1118_1072_reg_97315_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1066_reg_80315_reg is absorbed into DSP mul_ln1118_1072_reg_97315_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2043/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1072_reg_97315_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2235/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1072_reg_97315_reg.
DSP Report: register mul_ln1118_1072_reg_97315_reg is absorbed into DSP mul_ln1118_1072_reg_97315_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2043/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1072_reg_97315_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2043/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1072_reg_97315_reg.
DSP Report: Generating DSP mul_ln1118_1073_reg_97320_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1067_reg_80320_reg is absorbed into DSP mul_ln1118_1073_reg_97320_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2044/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1073_reg_97320_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2236/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1073_reg_97320_reg.
DSP Report: register mul_ln1118_1073_reg_97320_reg is absorbed into DSP mul_ln1118_1073_reg_97320_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2044/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1073_reg_97320_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2044/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1073_reg_97320_reg.
DSP Report: Generating DSP mul_ln1118_204_reg_92975_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_198_reg_75975_reg is absorbed into DSP mul_ln1118_204_reg_92975_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1175/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_204_reg_92975_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2231/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_204_reg_92975_reg.
DSP Report: register mul_ln1118_204_reg_92975_reg is absorbed into DSP mul_ln1118_204_reg_92975_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1175/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_204_reg_92975_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1175/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_204_reg_92975_reg.
DSP Report: Generating DSP mul_ln1118_202_reg_92965_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_196_reg_75965_reg is absorbed into DSP mul_ln1118_202_reg_92965_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1173/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_202_reg_92965_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2229/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_202_reg_92965_reg.
DSP Report: register mul_ln1118_202_reg_92965_reg is absorbed into DSP mul_ln1118_202_reg_92965_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1173/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_202_reg_92965_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1173/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_202_reg_92965_reg.
DSP Report: Generating DSP mul_ln1118_203_reg_92970_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_197_reg_75970_reg is absorbed into DSP mul_ln1118_203_reg_92970_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1174/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_203_reg_92970_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2230/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_203_reg_92970_reg.
DSP Report: register mul_ln1118_203_reg_92970_reg is absorbed into DSP mul_ln1118_203_reg_92970_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1174/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_203_reg_92970_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1174/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_203_reg_92970_reg.
DSP Report: Generating DSP mul_ln1118_1185_reg_97880_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1179_reg_80880_reg is absorbed into DSP mul_ln1118_1185_reg_97880_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2156/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1185_reg_97880_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2228/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1185_reg_97880_reg.
DSP Report: register mul_ln1118_1185_reg_97880_reg is absorbed into DSP mul_ln1118_1185_reg_97880_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2156/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1185_reg_97880_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2156/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1185_reg_97880_reg.
DSP Report: Generating DSP mul_ln1118_1183_reg_97870_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1177_reg_80870_reg is absorbed into DSP mul_ln1118_1183_reg_97870_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2154/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1183_reg_97870_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2226/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1183_reg_97870_reg.
DSP Report: register mul_ln1118_1183_reg_97870_reg is absorbed into DSP mul_ln1118_1183_reg_97870_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2154/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1183_reg_97870_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2154/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1183_reg_97870_reg.
DSP Report: Generating DSP mul_ln1118_1184_reg_97875_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1178_reg_80875_reg is absorbed into DSP mul_ln1118_1184_reg_97875_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2155/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1184_reg_97875_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2227/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1184_reg_97875_reg.
DSP Report: register mul_ln1118_1184_reg_97875_reg is absorbed into DSP mul_ln1118_1184_reg_97875_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2155/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1184_reg_97875_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2155/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1184_reg_97875_reg.
DSP Report: Generating DSP mul_ln1118_1188_reg_97895_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1182_reg_80895_reg is absorbed into DSP mul_ln1118_1188_reg_97895_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2159/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1188_reg_97895_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2231/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1188_reg_97895_reg.
DSP Report: register mul_ln1118_1188_reg_97895_reg is absorbed into DSP mul_ln1118_1188_reg_97895_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2159/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1188_reg_97895_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2159/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1188_reg_97895_reg.
DSP Report: Generating DSP mul_ln1118_1186_reg_97885_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1180_reg_80885_reg is absorbed into DSP mul_ln1118_1186_reg_97885_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2157/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1186_reg_97885_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2229/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1186_reg_97885_reg.
DSP Report: register mul_ln1118_1186_reg_97885_reg is absorbed into DSP mul_ln1118_1186_reg_97885_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2157/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1186_reg_97885_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2157/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1186_reg_97885_reg.
DSP Report: Generating DSP mul_ln1118_1187_reg_97890_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1181_reg_80890_reg is absorbed into DSP mul_ln1118_1187_reg_97890_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2158/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1187_reg_97890_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2230/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1187_reg_97890_reg.
DSP Report: register mul_ln1118_1187_reg_97890_reg is absorbed into DSP mul_ln1118_1187_reg_97890_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2158/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1187_reg_97890_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2158/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1187_reg_97890_reg.
DSP Report: Generating DSP mul_ln1118_1189_reg_97900_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1183_reg_80900_reg is absorbed into DSP mul_ln1118_1189_reg_97900_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2160/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1189_reg_97900_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2232/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1189_reg_97900_reg.
DSP Report: register mul_ln1118_1189_reg_97900_reg is absorbed into DSP mul_ln1118_1189_reg_97900_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2160/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1189_reg_97900_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2160/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1189_reg_97900_reg.
DSP Report: Generating DSP mul_ln1118_1191_reg_97910_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1185_reg_80910_reg is absorbed into DSP mul_ln1118_1191_reg_97910_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2162/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1191_reg_97910_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2234/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1191_reg_97910_reg.
DSP Report: register mul_ln1118_1191_reg_97910_reg is absorbed into DSP mul_ln1118_1191_reg_97910_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2162/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1191_reg_97910_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2162/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1191_reg_97910_reg.
DSP Report: Generating DSP mul_ln1118_1190_reg_97905_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1184_reg_80905_reg is absorbed into DSP mul_ln1118_1190_reg_97905_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2161/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1190_reg_97905_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2233/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1190_reg_97905_reg.
DSP Report: register mul_ln1118_1190_reg_97905_reg is absorbed into DSP mul_ln1118_1190_reg_97905_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2161/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1190_reg_97905_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2161/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1190_reg_97905_reg.
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U2414/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U2510/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U2413/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U2509/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U2412/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U2508/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U2411/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U2507/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U2410/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U2506/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U2409/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U2505/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U2408/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U2504/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U2407/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U2503/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U2406/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U2502/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U1110/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U2502/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U1111/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U2503/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U1112/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U2504/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U1113/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U2505/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U1114/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U2506/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U1115/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U2507/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U1116/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U2508/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U1117/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U2509/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U1118/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U2510/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U2249/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U2417/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U2248/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U2416/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U2247/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U2415/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U2246/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U2510/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U2245/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U2509/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U2244/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U2508/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U2243/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U2507/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U2242/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U2506/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U2241/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U2505/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U2240/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U2504/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U2239/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U2503/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U2238/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U2502/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U2225/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U2417/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U1134/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U2502/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U1135/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U2503/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U1136/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U2504/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U2224/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U2416/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U2223/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U2415/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U2222/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U2510/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U2221/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U2509/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U2220/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U2508/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U2219/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U2507/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U2218/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U2506/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U2217/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U2505/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U2216/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U2504/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U2215/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U2503/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U2214/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U2502/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U1137/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U2505/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U1138/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U2506/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U1139/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U2507/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U1140/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U2508/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U1141/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U2509/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U1142/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U2510/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U1143/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U2415/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U2177/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U2417/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U2176/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U2416/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U1144/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U2416/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U1145/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U2417/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U2175/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U2415/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U2174/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U2510/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U2173/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U2509/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U2172/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U2508/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U2171/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U2507/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U2170/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U2506/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U2169/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U2505/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U2168/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U2504/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U2167/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U2503/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U2153/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U2417/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U2152/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U2416/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U2151/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U2415/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U2150/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U2510/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U2149/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U2509/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U2148/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U2508/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U2147/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U2507/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U2146/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U2506/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U2145/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U2505/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U2144/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U2504/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U2143/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U2503/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U2142/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U2502/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U2129/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U2417/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U2128/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U2416/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U2127/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U2415/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U2126/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U2510/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U2125/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U2509/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U2124/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U2508/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U2123/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U2507/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U2122/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U2506/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U2121/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U2505/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U2120/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U2504/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U2119/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U2503/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U2118/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U2502/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U2105/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U2417/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U2104/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U2416/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U2103/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U2415/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U2102/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U2510/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U2101/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U2509/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U2100/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U2508/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U2099/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U2507/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U2098/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U2506/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U2097/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U2505/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U2096/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U2504/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Synth 8-4471] merging register 'myproject_mul_mul_16s_16s_26_3_1_U2095/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' into 'myproject_mul_mul_16s_16s_26_3_1_U2503/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg[15:0]' [C:/Users/steph/Desktop/HLS4ML_NeutDetector/src/hdl/uplane_reuse12_implementation/myproject_prj/solution1/impl/verilog/myproject_mul_mul_16s_16s_26_3_1.v:19]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP mul_ln1118_957_reg_96740_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_951_reg_79740_reg is absorbed into DSP mul_ln1118_957_reg_96740_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1928/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_957_reg_96740_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2504/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_957_reg_96740_reg.
DSP Report: register mul_ln1118_957_reg_96740_reg is absorbed into DSP mul_ln1118_957_reg_96740_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1928/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_957_reg_96740_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1928/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_957_reg_96740_reg.
DSP Report: Generating DSP mul_ln1118_955_reg_96730_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_949_reg_79730_reg is absorbed into DSP mul_ln1118_955_reg_96730_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1926/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_955_reg_96730_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2502/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_955_reg_96730_reg.
DSP Report: register mul_ln1118_955_reg_96730_reg is absorbed into DSP mul_ln1118_955_reg_96730_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1926/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_955_reg_96730_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1926/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_955_reg_96730_reg.
DSP Report: Generating DSP mul_ln1118_956_reg_96735_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_950_reg_79735_reg is absorbed into DSP mul_ln1118_956_reg_96735_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1927/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_956_reg_96735_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2503/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_956_reg_96735_reg.
DSP Report: register mul_ln1118_956_reg_96735_reg is absorbed into DSP mul_ln1118_956_reg_96735_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1927/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_956_reg_96735_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1927/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_956_reg_96735_reg.
DSP Report: Generating DSP mul_ln1118_960_reg_96755_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_954_reg_79755_reg is absorbed into DSP mul_ln1118_960_reg_96755_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1931/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_960_reg_96755_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2507/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_960_reg_96755_reg.
DSP Report: register mul_ln1118_960_reg_96755_reg is absorbed into DSP mul_ln1118_960_reg_96755_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1931/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_960_reg_96755_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1931/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_960_reg_96755_reg.
DSP Report: Generating DSP mul_ln1118_958_reg_96745_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_952_reg_79745_reg is absorbed into DSP mul_ln1118_958_reg_96745_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1929/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_958_reg_96745_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2505/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_958_reg_96745_reg.
DSP Report: register mul_ln1118_958_reg_96745_reg is absorbed into DSP mul_ln1118_958_reg_96745_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1929/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_958_reg_96745_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1929/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_958_reg_96745_reg.
DSP Report: Generating DSP mul_ln1118_959_reg_96750_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_953_reg_79750_reg is absorbed into DSP mul_ln1118_959_reg_96750_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1930/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_959_reg_96750_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2506/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_959_reg_96750_reg.
DSP Report: register mul_ln1118_959_reg_96750_reg is absorbed into DSP mul_ln1118_959_reg_96750_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1930/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_959_reg_96750_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1930/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_959_reg_96750_reg.
DSP Report: Generating DSP mul_ln1118_961_reg_96760_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_955_reg_79760_reg is absorbed into DSP mul_ln1118_961_reg_96760_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1932/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_961_reg_96760_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2508/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_961_reg_96760_reg.
DSP Report: register mul_ln1118_961_reg_96760_reg is absorbed into DSP mul_ln1118_961_reg_96760_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1932/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_961_reg_96760_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1932/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_961_reg_96760_reg.
DSP Report: Generating DSP mul_ln1118_963_reg_96770_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_957_reg_79770_reg is absorbed into DSP mul_ln1118_963_reg_96770_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1934/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_963_reg_96770_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2510/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_963_reg_96770_reg.
DSP Report: register mul_ln1118_963_reg_96770_reg is absorbed into DSP mul_ln1118_963_reg_96770_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1934/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_963_reg_96770_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1934/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_963_reg_96770_reg.
DSP Report: Generating DSP mul_ln1118_962_reg_96765_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_956_reg_79765_reg is absorbed into DSP mul_ln1118_962_reg_96765_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1933/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_962_reg_96765_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2509/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_962_reg_96765_reg.
DSP Report: register mul_ln1118_962_reg_96765_reg is absorbed into DSP mul_ln1118_962_reg_96765_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1933/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_962_reg_96765_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1933/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_962_reg_96765_reg.
DSP Report: Generating DSP mul_ln1118_966_reg_96785_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_960_reg_79785_reg is absorbed into DSP mul_ln1118_966_reg_96785_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1937/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_966_reg_96785_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2417/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_966_reg_96785_reg.
DSP Report: register mul_ln1118_966_reg_96785_reg is absorbed into DSP mul_ln1118_966_reg_96785_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1937/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_966_reg_96785_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1937/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_966_reg_96785_reg.
DSP Report: Generating DSP mul_ln1118_964_reg_96775_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_958_reg_79775_reg is absorbed into DSP mul_ln1118_964_reg_96775_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1935/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_964_reg_96775_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2415/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_964_reg_96775_reg.
DSP Report: register mul_ln1118_964_reg_96775_reg is absorbed into DSP mul_ln1118_964_reg_96775_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1935/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_964_reg_96775_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1935/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_964_reg_96775_reg.
DSP Report: Generating DSP mul_ln1118_965_reg_96780_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_959_reg_79780_reg is absorbed into DSP mul_ln1118_965_reg_96780_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1936/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_965_reg_96780_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2416/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_965_reg_96780_reg.
DSP Report: register mul_ln1118_965_reg_96780_reg is absorbed into DSP mul_ln1118_965_reg_96780_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1936/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_965_reg_96780_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1936/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_965_reg_96780_reg.
DSP Report: Generating DSP mul_ln1118_1005_reg_96980_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_999_reg_79980_reg is absorbed into DSP mul_ln1118_1005_reg_96980_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1976/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1005_reg_96980_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2504/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1005_reg_96980_reg.
DSP Report: register mul_ln1118_1005_reg_96980_reg is absorbed into DSP mul_ln1118_1005_reg_96980_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1976/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1005_reg_96980_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1976/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1005_reg_96980_reg.
DSP Report: Generating DSP mul_ln1118_1003_reg_96970_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_997_reg_79970_reg is absorbed into DSP mul_ln1118_1003_reg_96970_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1974/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1003_reg_96970_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2502/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1003_reg_96970_reg.
DSP Report: register mul_ln1118_1003_reg_96970_reg is absorbed into DSP mul_ln1118_1003_reg_96970_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1974/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1003_reg_96970_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1974/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1003_reg_96970_reg.
DSP Report: Generating DSP mul_ln1118_1004_reg_96975_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_998_reg_79975_reg is absorbed into DSP mul_ln1118_1004_reg_96975_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1975/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1004_reg_96975_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2503/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1004_reg_96975_reg.
DSP Report: register mul_ln1118_1004_reg_96975_reg is absorbed into DSP mul_ln1118_1004_reg_96975_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1975/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1004_reg_96975_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1975/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1004_reg_96975_reg.
DSP Report: Generating DSP mul_ln1118_1008_reg_96995_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1002_reg_79995_reg is absorbed into DSP mul_ln1118_1008_reg_96995_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1979/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1008_reg_96995_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2507/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1008_reg_96995_reg.
DSP Report: register mul_ln1118_1008_reg_96995_reg is absorbed into DSP mul_ln1118_1008_reg_96995_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1979/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1008_reg_96995_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1979/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1008_reg_96995_reg.
DSP Report: Generating DSP mul_ln1118_1006_reg_96985_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1000_reg_79985_reg is absorbed into DSP mul_ln1118_1006_reg_96985_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1977/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1006_reg_96985_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2505/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1006_reg_96985_reg.
DSP Report: register mul_ln1118_1006_reg_96985_reg is absorbed into DSP mul_ln1118_1006_reg_96985_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1977/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1006_reg_96985_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1977/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1006_reg_96985_reg.
DSP Report: Generating DSP mul_ln1118_1007_reg_96990_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1001_reg_79990_reg is absorbed into DSP mul_ln1118_1007_reg_96990_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1978/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1007_reg_96990_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2506/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1007_reg_96990_reg.
DSP Report: register mul_ln1118_1007_reg_96990_reg is absorbed into DSP mul_ln1118_1007_reg_96990_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1978/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1007_reg_96990_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1978/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1007_reg_96990_reg.
DSP Report: Generating DSP mul_ln1118_1011_reg_97010_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1005_reg_80010_reg is absorbed into DSP mul_ln1118_1011_reg_97010_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1982/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1011_reg_97010_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2510/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1011_reg_97010_reg.
DSP Report: register mul_ln1118_1011_reg_97010_reg is absorbed into DSP mul_ln1118_1011_reg_97010_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1982/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1011_reg_97010_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1982/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1011_reg_97010_reg.
DSP Report: Generating DSP mul_ln1118_1010_reg_97005_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1004_reg_80005_reg is absorbed into DSP mul_ln1118_1010_reg_97005_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1981/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1010_reg_97005_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2509/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1010_reg_97005_reg.
DSP Report: register mul_ln1118_1010_reg_97005_reg is absorbed into DSP mul_ln1118_1010_reg_97005_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1981/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1010_reg_97005_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1981/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1010_reg_97005_reg.
DSP Report: Generating DSP mul_ln1118_1014_reg_97025_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1008_reg_80025_reg is absorbed into DSP mul_ln1118_1014_reg_97025_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1985/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1014_reg_97025_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2417/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1014_reg_97025_reg.
DSP Report: register mul_ln1118_1014_reg_97025_reg is absorbed into DSP mul_ln1118_1014_reg_97025_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1985/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1014_reg_97025_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1985/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1014_reg_97025_reg.
DSP Report: Generating DSP mul_ln1118_1012_reg_97015_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1006_reg_80015_reg is absorbed into DSP mul_ln1118_1012_reg_97015_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1983/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1012_reg_97015_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2415/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1012_reg_97015_reg.
DSP Report: register mul_ln1118_1012_reg_97015_reg is absorbed into DSP mul_ln1118_1012_reg_97015_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1983/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1012_reg_97015_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1983/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1012_reg_97015_reg.
DSP Report: Generating DSP mul_ln1118_1013_reg_97020_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1007_reg_80020_reg is absorbed into DSP mul_ln1118_1013_reg_97020_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1984/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1013_reg_97020_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2416/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1013_reg_97020_reg.
DSP Report: register mul_ln1118_1013_reg_97020_reg is absorbed into DSP mul_ln1118_1013_reg_97020_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1984/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1013_reg_97020_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1984/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1013_reg_97020_reg.
DSP Report: Generating DSP mul_ln1118_1077_reg_97340_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1071_reg_80340_reg is absorbed into DSP mul_ln1118_1077_reg_97340_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2048/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1077_reg_97340_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2504/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1077_reg_97340_reg.
DSP Report: register mul_ln1118_1077_reg_97340_reg is absorbed into DSP mul_ln1118_1077_reg_97340_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2048/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1077_reg_97340_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2048/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1077_reg_97340_reg.
DSP Report: Generating DSP mul_ln1118_1075_reg_97330_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1069_reg_80330_reg is absorbed into DSP mul_ln1118_1075_reg_97330_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2046/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1075_reg_97330_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2502/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1075_reg_97330_reg.
DSP Report: register mul_ln1118_1075_reg_97330_reg is absorbed into DSP mul_ln1118_1075_reg_97330_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2046/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1075_reg_97330_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2046/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1075_reg_97330_reg.
DSP Report: Generating DSP mul_ln1118_1076_reg_97335_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1070_reg_80335_reg is absorbed into DSP mul_ln1118_1076_reg_97335_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2047/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1076_reg_97335_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2503/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1076_reg_97335_reg.
DSP Report: register mul_ln1118_1076_reg_97335_reg is absorbed into DSP mul_ln1118_1076_reg_97335_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2047/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1076_reg_97335_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2047/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1076_reg_97335_reg.
DSP Report: Generating DSP mul_ln1118_1080_reg_97355_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1074_reg_80355_reg is absorbed into DSP mul_ln1118_1080_reg_97355_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2051/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1080_reg_97355_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2507/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1080_reg_97355_reg.
DSP Report: register mul_ln1118_1080_reg_97355_reg is absorbed into DSP mul_ln1118_1080_reg_97355_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2051/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1080_reg_97355_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2051/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1080_reg_97355_reg.
DSP Report: Generating DSP mul_ln1118_1078_reg_97345_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1072_reg_80345_reg is absorbed into DSP mul_ln1118_1078_reg_97345_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2049/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1078_reg_97345_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2505/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1078_reg_97345_reg.
DSP Report: register mul_ln1118_1078_reg_97345_reg is absorbed into DSP mul_ln1118_1078_reg_97345_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2049/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1078_reg_97345_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2049/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1078_reg_97345_reg.
DSP Report: Generating DSP mul_ln1118_1079_reg_97350_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1073_reg_80350_reg is absorbed into DSP mul_ln1118_1079_reg_97350_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2050/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1079_reg_97350_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2506/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1079_reg_97350_reg.
DSP Report: register mul_ln1118_1079_reg_97350_reg is absorbed into DSP mul_ln1118_1079_reg_97350_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2050/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1079_reg_97350_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2050/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1079_reg_97350_reg.
DSP Report: Generating DSP mul_ln1118_1081_reg_97360_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1075_reg_80360_reg is absorbed into DSP mul_ln1118_1081_reg_97360_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2052/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1081_reg_97360_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2508/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1081_reg_97360_reg.
DSP Report: register mul_ln1118_1081_reg_97360_reg is absorbed into DSP mul_ln1118_1081_reg_97360_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2052/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1081_reg_97360_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2052/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1081_reg_97360_reg.
DSP Report: Generating DSP mul_ln1118_1083_reg_97370_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1077_reg_80370_reg is absorbed into DSP mul_ln1118_1083_reg_97370_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2054/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1083_reg_97370_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2510/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1083_reg_97370_reg.
DSP Report: register mul_ln1118_1083_reg_97370_reg is absorbed into DSP mul_ln1118_1083_reg_97370_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2054/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1083_reg_97370_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2054/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1083_reg_97370_reg.
DSP Report: Generating DSP mul_ln1118_1082_reg_97365_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1076_reg_80365_reg is absorbed into DSP mul_ln1118_1082_reg_97365_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2053/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1082_reg_97365_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2509/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1082_reg_97365_reg.
DSP Report: register mul_ln1118_1082_reg_97365_reg is absorbed into DSP mul_ln1118_1082_reg_97365_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2053/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1082_reg_97365_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2053/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1082_reg_97365_reg.
DSP Report: Generating DSP mul_ln1118_1086_reg_97385_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1080_reg_80385_reg is absorbed into DSP mul_ln1118_1086_reg_97385_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2057/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1086_reg_97385_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2417/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1086_reg_97385_reg.
DSP Report: register mul_ln1118_1086_reg_97385_reg is absorbed into DSP mul_ln1118_1086_reg_97385_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2057/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1086_reg_97385_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2057/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1086_reg_97385_reg.
DSP Report: Generating DSP mul_ln1118_1084_reg_97375_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1078_reg_80375_reg is absorbed into DSP mul_ln1118_1084_reg_97375_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2055/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1084_reg_97375_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2415/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1084_reg_97375_reg.
DSP Report: register mul_ln1118_1084_reg_97375_reg is absorbed into DSP mul_ln1118_1084_reg_97375_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2055/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1084_reg_97375_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2055/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1084_reg_97375_reg.
DSP Report: Generating DSP mul_ln1118_1085_reg_97380_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1079_reg_80380_reg is absorbed into DSP mul_ln1118_1085_reg_97380_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2056/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1085_reg_97380_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2416/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1085_reg_97380_reg.
DSP Report: register mul_ln1118_1085_reg_97380_reg is absorbed into DSP mul_ln1118_1085_reg_97380_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2056/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1085_reg_97380_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2056/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1085_reg_97380_reg.
DSP Report: Generating DSP mul_ln1118_1125_reg_97580_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1119_reg_80580_reg is absorbed into DSP mul_ln1118_1125_reg_97580_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2096/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1125_reg_97580_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2504/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1125_reg_97580_reg.
DSP Report: register mul_ln1118_1125_reg_97580_reg is absorbed into DSP mul_ln1118_1125_reg_97580_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2096/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1125_reg_97580_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2096/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1125_reg_97580_reg.
DSP Report: Generating DSP mul_ln1118_1123_reg_97570_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1117_reg_80570_reg is absorbed into DSP mul_ln1118_1123_reg_97570_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2094/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1123_reg_97570_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2502/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1123_reg_97570_reg.
DSP Report: register mul_ln1118_1123_reg_97570_reg is absorbed into DSP mul_ln1118_1123_reg_97570_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2094/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1123_reg_97570_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2094/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1123_reg_97570_reg.
DSP Report: Generating DSP mul_ln1118_1124_reg_97575_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1118_reg_80575_reg is absorbed into DSP mul_ln1118_1124_reg_97575_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2095/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1124_reg_97575_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2503/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1124_reg_97575_reg.
DSP Report: register mul_ln1118_1124_reg_97575_reg is absorbed into DSP mul_ln1118_1124_reg_97575_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2095/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1124_reg_97575_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2095/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1124_reg_97575_reg.
DSP Report: Generating DSP mul_ln1118_1128_reg_97595_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1122_reg_80595_reg is absorbed into DSP mul_ln1118_1128_reg_97595_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2099/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1128_reg_97595_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2507/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1128_reg_97595_reg.
DSP Report: register mul_ln1118_1128_reg_97595_reg is absorbed into DSP mul_ln1118_1128_reg_97595_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2099/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1128_reg_97595_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2099/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1128_reg_97595_reg.
DSP Report: Generating DSP mul_ln1118_1126_reg_97585_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1120_reg_80585_reg is absorbed into DSP mul_ln1118_1126_reg_97585_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2097/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1126_reg_97585_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2505/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1126_reg_97585_reg.
DSP Report: register mul_ln1118_1126_reg_97585_reg is absorbed into DSP mul_ln1118_1126_reg_97585_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2097/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1126_reg_97585_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2097/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1126_reg_97585_reg.
DSP Report: Generating DSP mul_ln1118_1127_reg_97590_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1121_reg_80590_reg is absorbed into DSP mul_ln1118_1127_reg_97590_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2098/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1127_reg_97590_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2506/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1127_reg_97590_reg.
DSP Report: register mul_ln1118_1127_reg_97590_reg is absorbed into DSP mul_ln1118_1127_reg_97590_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2098/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1127_reg_97590_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2098/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1127_reg_97590_reg.
DSP Report: Generating DSP mul_ln1118_1129_reg_97600_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1123_reg_80600_reg is absorbed into DSP mul_ln1118_1129_reg_97600_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2100/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1129_reg_97600_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2508/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1129_reg_97600_reg.
DSP Report: register mul_ln1118_1129_reg_97600_reg is absorbed into DSP mul_ln1118_1129_reg_97600_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2100/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1129_reg_97600_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2100/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1129_reg_97600_reg.
DSP Report: Generating DSP mul_ln1118_1131_reg_97610_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1125_reg_80610_reg is absorbed into DSP mul_ln1118_1131_reg_97610_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2102/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1131_reg_97610_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2510/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1131_reg_97610_reg.
DSP Report: register mul_ln1118_1131_reg_97610_reg is absorbed into DSP mul_ln1118_1131_reg_97610_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2102/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1131_reg_97610_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2102/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1131_reg_97610_reg.
DSP Report: Generating DSP mul_ln1118_1130_reg_97605_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1124_reg_80605_reg is absorbed into DSP mul_ln1118_1130_reg_97605_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2101/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1130_reg_97605_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2509/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1130_reg_97605_reg.
DSP Report: register mul_ln1118_1130_reg_97605_reg is absorbed into DSP mul_ln1118_1130_reg_97605_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2101/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1130_reg_97605_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2101/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1130_reg_97605_reg.
DSP Report: Generating DSP mul_ln1118_1134_reg_97625_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1128_reg_80625_reg is absorbed into DSP mul_ln1118_1134_reg_97625_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2105/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1134_reg_97625_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2417/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1134_reg_97625_reg.
DSP Report: register mul_ln1118_1134_reg_97625_reg is absorbed into DSP mul_ln1118_1134_reg_97625_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2105/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1134_reg_97625_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2105/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1134_reg_97625_reg.
DSP Report: Generating DSP mul_ln1118_1132_reg_97615_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1126_reg_80615_reg is absorbed into DSP mul_ln1118_1132_reg_97615_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2103/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1132_reg_97615_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2415/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1132_reg_97615_reg.
DSP Report: register mul_ln1118_1132_reg_97615_reg is absorbed into DSP mul_ln1118_1132_reg_97615_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2103/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1132_reg_97615_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2103/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1132_reg_97615_reg.
DSP Report: Generating DSP mul_ln1118_1133_reg_97620_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1127_reg_80620_reg is absorbed into DSP mul_ln1118_1133_reg_97620_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2104/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1133_reg_97620_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2416/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1133_reg_97620_reg.
DSP Report: register mul_ln1118_1133_reg_97620_reg is absorbed into DSP mul_ln1118_1133_reg_97620_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2104/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1133_reg_97620_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2104/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1133_reg_97620_reg.
DSP Report: Generating DSP mul_ln1118_1533_reg_99620_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1527_reg_82620_reg is absorbed into DSP mul_ln1118_1533_reg_99620_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2504/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1533_reg_99620_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2504/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1533_reg_99620_reg.
DSP Report: register mul_ln1118_1533_reg_99620_reg is absorbed into DSP mul_ln1118_1533_reg_99620_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2504/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1533_reg_99620_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2504/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1533_reg_99620_reg.
DSP Report: Generating DSP mul_ln1118_1531_reg_99610_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1525_reg_82610_reg is absorbed into DSP mul_ln1118_1531_reg_99610_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2502/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1531_reg_99610_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2502/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1531_reg_99610_reg.
DSP Report: register mul_ln1118_1531_reg_99610_reg is absorbed into DSP mul_ln1118_1531_reg_99610_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2502/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1531_reg_99610_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2502/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1531_reg_99610_reg.
DSP Report: Generating DSP mul_ln1118_1532_reg_99615_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1526_reg_82615_reg is absorbed into DSP mul_ln1118_1532_reg_99615_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2503/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1532_reg_99615_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2503/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1532_reg_99615_reg.
DSP Report: register mul_ln1118_1532_reg_99615_reg is absorbed into DSP mul_ln1118_1532_reg_99615_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2503/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1532_reg_99615_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2503/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1532_reg_99615_reg.
DSP Report: Generating DSP mul_ln1118_1536_reg_99635_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1530_reg_82635_reg is absorbed into DSP mul_ln1118_1536_reg_99635_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2507/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1536_reg_99635_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2507/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1536_reg_99635_reg.
DSP Report: register mul_ln1118_1536_reg_99635_reg is absorbed into DSP mul_ln1118_1536_reg_99635_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2507/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1536_reg_99635_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2507/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1536_reg_99635_reg.
DSP Report: Generating DSP mul_ln1118_1534_reg_99625_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1528_reg_82625_reg is absorbed into DSP mul_ln1118_1534_reg_99625_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2505/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1534_reg_99625_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2505/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1534_reg_99625_reg.
DSP Report: register mul_ln1118_1534_reg_99625_reg is absorbed into DSP mul_ln1118_1534_reg_99625_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2505/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1534_reg_99625_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2505/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1534_reg_99625_reg.
DSP Report: Generating DSP mul_ln1118_1535_reg_99630_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1529_reg_82630_reg is absorbed into DSP mul_ln1118_1535_reg_99630_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2506/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1535_reg_99630_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2506/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1535_reg_99630_reg.
DSP Report: register mul_ln1118_1535_reg_99630_reg is absorbed into DSP mul_ln1118_1535_reg_99630_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2506/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1535_reg_99630_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2506/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1535_reg_99630_reg.
DSP Report: Generating DSP mul_ln1118_1537_reg_99640_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1531_reg_82640_reg is absorbed into DSP mul_ln1118_1537_reg_99640_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2508/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1537_reg_99640_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2508/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1537_reg_99640_reg.
DSP Report: register mul_ln1118_1537_reg_99640_reg is absorbed into DSP mul_ln1118_1537_reg_99640_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2508/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1537_reg_99640_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2508/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1537_reg_99640_reg.
DSP Report: Generating DSP mul_ln1118_1539_reg_99650_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1533_reg_82650_reg is absorbed into DSP mul_ln1118_1539_reg_99650_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2510/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1539_reg_99650_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2510/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1539_reg_99650_reg.
DSP Report: register mul_ln1118_1539_reg_99650_reg is absorbed into DSP mul_ln1118_1539_reg_99650_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2510/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1539_reg_99650_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2510/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1539_reg_99650_reg.
DSP Report: Generating DSP mul_ln1118_1538_reg_99645_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1532_reg_82645_reg is absorbed into DSP mul_ln1118_1538_reg_99645_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2509/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1538_reg_99645_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2509/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1538_reg_99645_reg.
DSP Report: register mul_ln1118_1538_reg_99645_reg is absorbed into DSP mul_ln1118_1538_reg_99645_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2509/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1538_reg_99645_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2509/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1538_reg_99645_reg.
DSP Report: Generating DSP mul_ln1118_141_reg_92660_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1112/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_141_reg_92660_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2504/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_141_reg_92660_reg.
DSP Report: register mul_ln1118_141_reg_92660_reg is absorbed into DSP mul_ln1118_141_reg_92660_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1112/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_141_reg_92660_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1112/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_141_reg_92660_reg.
DSP Report: Generating DSP mul_ln1118_139_reg_92650_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1110/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_139_reg_92650_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2502/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_139_reg_92650_reg.
DSP Report: register mul_ln1118_139_reg_92650_reg is absorbed into DSP mul_ln1118_139_reg_92650_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1110/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_139_reg_92650_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1110/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_139_reg_92650_reg.
DSP Report: Generating DSP mul_ln1118_140_reg_92655_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1111/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_140_reg_92655_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2503/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_140_reg_92655_reg.
DSP Report: register mul_ln1118_140_reg_92655_reg is absorbed into DSP mul_ln1118_140_reg_92655_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1111/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_140_reg_92655_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1111/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_140_reg_92655_reg.
DSP Report: Generating DSP mul_ln1118_144_reg_92675_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1115/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_144_reg_92675_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2507/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_144_reg_92675_reg.
DSP Report: register mul_ln1118_144_reg_92675_reg is absorbed into DSP mul_ln1118_144_reg_92675_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1115/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_144_reg_92675_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1115/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_144_reg_92675_reg.
DSP Report: Generating DSP mul_ln1118_142_reg_92665_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1113/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_142_reg_92665_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2505/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_142_reg_92665_reg.
DSP Report: register mul_ln1118_142_reg_92665_reg is absorbed into DSP mul_ln1118_142_reg_92665_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1113/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_142_reg_92665_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1113/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_142_reg_92665_reg.
DSP Report: Generating DSP mul_ln1118_143_reg_92670_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1114/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_143_reg_92670_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2506/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_143_reg_92670_reg.
DSP Report: register mul_ln1118_143_reg_92670_reg is absorbed into DSP mul_ln1118_143_reg_92670_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1114/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_143_reg_92670_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1114/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_143_reg_92670_reg.
DSP Report: Generating DSP mul_ln1118_145_reg_92680_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1116/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_145_reg_92680_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2508/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_145_reg_92680_reg.
DSP Report: register mul_ln1118_145_reg_92680_reg is absorbed into DSP mul_ln1118_145_reg_92680_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1116/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_145_reg_92680_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1116/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_145_reg_92680_reg.
DSP Report: Generating DSP mul_ln1118_147_reg_92690_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1118/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_147_reg_92690_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2510/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_147_reg_92690_reg.
DSP Report: register mul_ln1118_147_reg_92690_reg is absorbed into DSP mul_ln1118_147_reg_92690_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1118/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_147_reg_92690_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1118/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_147_reg_92690_reg.
DSP Report: Generating DSP mul_ln1118_146_reg_92685_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1117/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_146_reg_92685_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2509/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_146_reg_92685_reg.
DSP Report: register mul_ln1118_146_reg_92685_reg is absorbed into DSP mul_ln1118_146_reg_92685_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1117/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_146_reg_92685_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1117/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_146_reg_92685_reg.
DSP Report: Generating DSP mul_ln1118_1149_reg_97700_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1143_reg_80700_reg is absorbed into DSP mul_ln1118_1149_reg_97700_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2120/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1149_reg_97700_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2504/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1149_reg_97700_reg.
DSP Report: register mul_ln1118_1149_reg_97700_reg is absorbed into DSP mul_ln1118_1149_reg_97700_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2120/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1149_reg_97700_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2120/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1149_reg_97700_reg.
DSP Report: Generating DSP mul_ln1118_1147_reg_97690_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1141_reg_80690_reg is absorbed into DSP mul_ln1118_1147_reg_97690_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2118/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1147_reg_97690_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2502/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1147_reg_97690_reg.
DSP Report: register mul_ln1118_1147_reg_97690_reg is absorbed into DSP mul_ln1118_1147_reg_97690_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2118/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1147_reg_97690_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2118/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1147_reg_97690_reg.
DSP Report: Generating DSP mul_ln1118_1148_reg_97695_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1142_reg_80695_reg is absorbed into DSP mul_ln1118_1148_reg_97695_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2119/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1148_reg_97695_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2503/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1148_reg_97695_reg.
DSP Report: register mul_ln1118_1148_reg_97695_reg is absorbed into DSP mul_ln1118_1148_reg_97695_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2119/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1148_reg_97695_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2119/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1148_reg_97695_reg.
DSP Report: Generating DSP mul_ln1118_1152_reg_97715_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1146_reg_80715_reg is absorbed into DSP mul_ln1118_1152_reg_97715_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2123/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1152_reg_97715_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2507/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1152_reg_97715_reg.
DSP Report: register mul_ln1118_1152_reg_97715_reg is absorbed into DSP mul_ln1118_1152_reg_97715_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2123/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1152_reg_97715_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2123/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1152_reg_97715_reg.
DSP Report: Generating DSP mul_ln1118_1150_reg_97705_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1144_reg_80705_reg is absorbed into DSP mul_ln1118_1150_reg_97705_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2121/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1150_reg_97705_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2505/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1150_reg_97705_reg.
DSP Report: register mul_ln1118_1150_reg_97705_reg is absorbed into DSP mul_ln1118_1150_reg_97705_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2121/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1150_reg_97705_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2121/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1150_reg_97705_reg.
DSP Report: Generating DSP mul_ln1118_1151_reg_97710_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1145_reg_80710_reg is absorbed into DSP mul_ln1118_1151_reg_97710_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2122/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1151_reg_97710_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2506/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1151_reg_97710_reg.
DSP Report: register mul_ln1118_1151_reg_97710_reg is absorbed into DSP mul_ln1118_1151_reg_97710_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2122/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1151_reg_97710_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2122/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1151_reg_97710_reg.
DSP Report: Generating DSP mul_ln1118_1153_reg_97720_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1147_reg_80720_reg is absorbed into DSP mul_ln1118_1153_reg_97720_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2124/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1153_reg_97720_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2508/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1153_reg_97720_reg.
DSP Report: register mul_ln1118_1153_reg_97720_reg is absorbed into DSP mul_ln1118_1153_reg_97720_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2124/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1153_reg_97720_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2124/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1153_reg_97720_reg.
DSP Report: Generating DSP mul_ln1118_1155_reg_97730_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1149_reg_80730_reg is absorbed into DSP mul_ln1118_1155_reg_97730_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2126/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1155_reg_97730_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2510/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1155_reg_97730_reg.
DSP Report: register mul_ln1118_1155_reg_97730_reg is absorbed into DSP mul_ln1118_1155_reg_97730_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2126/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1155_reg_97730_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2126/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1155_reg_97730_reg.
DSP Report: Generating DSP mul_ln1118_1154_reg_97725_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1148_reg_80725_reg is absorbed into DSP mul_ln1118_1154_reg_97725_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2125/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1154_reg_97725_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2509/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1154_reg_97725_reg.
DSP Report: register mul_ln1118_1154_reg_97725_reg is absorbed into DSP mul_ln1118_1154_reg_97725_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2125/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1154_reg_97725_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2125/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1154_reg_97725_reg.
DSP Report: Generating DSP mul_ln1118_1158_reg_97745_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1152_reg_80745_reg is absorbed into DSP mul_ln1118_1158_reg_97745_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2129/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1158_reg_97745_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2417/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1158_reg_97745_reg.
DSP Report: register mul_ln1118_1158_reg_97745_reg is absorbed into DSP mul_ln1118_1158_reg_97745_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2129/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1158_reg_97745_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2129/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1158_reg_97745_reg.
DSP Report: Generating DSP mul_ln1118_1156_reg_97735_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1150_reg_80735_reg is absorbed into DSP mul_ln1118_1156_reg_97735_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2127/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1156_reg_97735_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2415/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1156_reg_97735_reg.
DSP Report: register mul_ln1118_1156_reg_97735_reg is absorbed into DSP mul_ln1118_1156_reg_97735_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2127/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1156_reg_97735_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2127/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1156_reg_97735_reg.
DSP Report: Generating DSP mul_ln1118_1157_reg_97740_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1151_reg_80740_reg is absorbed into DSP mul_ln1118_1157_reg_97740_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2128/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1157_reg_97740_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2416/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1157_reg_97740_reg.
DSP Report: register mul_ln1118_1157_reg_97740_reg is absorbed into DSP mul_ln1118_1157_reg_97740_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2128/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1157_reg_97740_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2128/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1157_reg_97740_reg.
DSP Report: Generating DSP mul_ln1118_165_reg_92780_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1136/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_165_reg_92780_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2504/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_165_reg_92780_reg.
DSP Report: register mul_ln1118_165_reg_92780_reg is absorbed into DSP mul_ln1118_165_reg_92780_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1136/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_165_reg_92780_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1136/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_165_reg_92780_reg.
DSP Report: Generating DSP mul_ln1118_163_reg_92770_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1134/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_163_reg_92770_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2502/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_163_reg_92770_reg.
DSP Report: register mul_ln1118_163_reg_92770_reg is absorbed into DSP mul_ln1118_163_reg_92770_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1134/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_163_reg_92770_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1134/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_163_reg_92770_reg.
DSP Report: Generating DSP mul_ln1118_164_reg_92775_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1135/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_164_reg_92775_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2503/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_164_reg_92775_reg.
DSP Report: register mul_ln1118_164_reg_92775_reg is absorbed into DSP mul_ln1118_164_reg_92775_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1135/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_164_reg_92775_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1135/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_164_reg_92775_reg.
DSP Report: Generating DSP mul_ln1118_168_reg_92795_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1139/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_168_reg_92795_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2507/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_168_reg_92795_reg.
DSP Report: register mul_ln1118_168_reg_92795_reg is absorbed into DSP mul_ln1118_168_reg_92795_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1139/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_168_reg_92795_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1139/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_168_reg_92795_reg.
DSP Report: Generating DSP mul_ln1118_166_reg_92785_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1137/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_166_reg_92785_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2505/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_166_reg_92785_reg.
DSP Report: register mul_ln1118_166_reg_92785_reg is absorbed into DSP mul_ln1118_166_reg_92785_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1137/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_166_reg_92785_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1137/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_166_reg_92785_reg.
DSP Report: Generating DSP mul_ln1118_167_reg_92790_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1138/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_167_reg_92790_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2506/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_167_reg_92790_reg.
DSP Report: register mul_ln1118_167_reg_92790_reg is absorbed into DSP mul_ln1118_167_reg_92790_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1138/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_167_reg_92790_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1138/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_167_reg_92790_reg.
DSP Report: Generating DSP mul_ln1118_169_reg_92800_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1140/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_169_reg_92800_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2508/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_169_reg_92800_reg.
DSP Report: register mul_ln1118_169_reg_92800_reg is absorbed into DSP mul_ln1118_169_reg_92800_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1140/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_169_reg_92800_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1140/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_169_reg_92800_reg.
DSP Report: Generating DSP mul_ln1118_171_reg_92810_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1142/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_171_reg_92810_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2510/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_171_reg_92810_reg.
DSP Report: register mul_ln1118_171_reg_92810_reg is absorbed into DSP mul_ln1118_171_reg_92810_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1142/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_171_reg_92810_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1142/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_171_reg_92810_reg.
DSP Report: Generating DSP mul_ln1118_170_reg_92805_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1141/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_170_reg_92805_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2509/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_170_reg_92805_reg.
DSP Report: register mul_ln1118_170_reg_92805_reg is absorbed into DSP mul_ln1118_170_reg_92805_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1141/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_170_reg_92805_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1141/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_170_reg_92805_reg.
DSP Report: Generating DSP mul_ln1118_174_reg_92825_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1145/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_174_reg_92825_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2417/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_174_reg_92825_reg.
DSP Report: register mul_ln1118_174_reg_92825_reg is absorbed into DSP mul_ln1118_174_reg_92825_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1145/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_174_reg_92825_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1145/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_174_reg_92825_reg.
DSP Report: Generating DSP mul_ln1118_172_reg_92815_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1143/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_172_reg_92815_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2415/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_172_reg_92815_reg.
DSP Report: register mul_ln1118_172_reg_92815_reg is absorbed into DSP mul_ln1118_172_reg_92815_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1143/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_172_reg_92815_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1143/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_172_reg_92815_reg.
DSP Report: Generating DSP mul_ln1118_173_reg_92820_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1144/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_173_reg_92820_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2416/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_173_reg_92820_reg.
DSP Report: register mul_ln1118_173_reg_92820_reg is absorbed into DSP mul_ln1118_173_reg_92820_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1144/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_173_reg_92820_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1144/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_173_reg_92820_reg.
DSP Report: Generating DSP mul_ln1118_1173_reg_97820_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1167_reg_80820_reg is absorbed into DSP mul_ln1118_1173_reg_97820_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2144/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1173_reg_97820_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2504/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1173_reg_97820_reg.
DSP Report: register mul_ln1118_1173_reg_97820_reg is absorbed into DSP mul_ln1118_1173_reg_97820_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2144/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1173_reg_97820_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2144/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1173_reg_97820_reg.
DSP Report: Generating DSP mul_ln1118_1171_reg_97810_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1165_reg_80810_reg is absorbed into DSP mul_ln1118_1171_reg_97810_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2142/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1171_reg_97810_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2502/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1171_reg_97810_reg.
DSP Report: register mul_ln1118_1171_reg_97810_reg is absorbed into DSP mul_ln1118_1171_reg_97810_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2142/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1171_reg_97810_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2142/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1171_reg_97810_reg.
DSP Report: Generating DSP mul_ln1118_1172_reg_97815_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1166_reg_80815_reg is absorbed into DSP mul_ln1118_1172_reg_97815_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2143/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1172_reg_97815_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2503/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1172_reg_97815_reg.
DSP Report: register mul_ln1118_1172_reg_97815_reg is absorbed into DSP mul_ln1118_1172_reg_97815_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2143/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1172_reg_97815_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2143/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1172_reg_97815_reg.
DSP Report: Generating DSP mul_ln1118_1176_reg_97835_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1170_reg_80835_reg is absorbed into DSP mul_ln1118_1176_reg_97835_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2147/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1176_reg_97835_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2507/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1176_reg_97835_reg.
DSP Report: register mul_ln1118_1176_reg_97835_reg is absorbed into DSP mul_ln1118_1176_reg_97835_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2147/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1176_reg_97835_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2147/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1176_reg_97835_reg.
DSP Report: Generating DSP mul_ln1118_1174_reg_97825_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1168_reg_80825_reg is absorbed into DSP mul_ln1118_1174_reg_97825_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2145/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1174_reg_97825_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2505/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1174_reg_97825_reg.
DSP Report: register mul_ln1118_1174_reg_97825_reg is absorbed into DSP mul_ln1118_1174_reg_97825_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2145/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1174_reg_97825_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2145/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1174_reg_97825_reg.
DSP Report: Generating DSP mul_ln1118_1175_reg_97830_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1169_reg_80830_reg is absorbed into DSP mul_ln1118_1175_reg_97830_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2146/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1175_reg_97830_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2506/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1175_reg_97830_reg.
DSP Report: register mul_ln1118_1175_reg_97830_reg is absorbed into DSP mul_ln1118_1175_reg_97830_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2146/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1175_reg_97830_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2146/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1175_reg_97830_reg.
DSP Report: Generating DSP mul_ln1118_1177_reg_97840_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1171_reg_80840_reg is absorbed into DSP mul_ln1118_1177_reg_97840_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2148/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1177_reg_97840_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2508/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1177_reg_97840_reg.
DSP Report: register mul_ln1118_1177_reg_97840_reg is absorbed into DSP mul_ln1118_1177_reg_97840_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2148/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1177_reg_97840_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2148/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1177_reg_97840_reg.
DSP Report: Generating DSP mul_ln1118_1179_reg_97850_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1173_reg_80850_reg is absorbed into DSP mul_ln1118_1179_reg_97850_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2150/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1179_reg_97850_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2510/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1179_reg_97850_reg.
DSP Report: register mul_ln1118_1179_reg_97850_reg is absorbed into DSP mul_ln1118_1179_reg_97850_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2150/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1179_reg_97850_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2150/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1179_reg_97850_reg.
DSP Report: Generating DSP mul_ln1118_1178_reg_97845_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1172_reg_80845_reg is absorbed into DSP mul_ln1118_1178_reg_97845_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2149/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1178_reg_97845_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2509/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1178_reg_97845_reg.
DSP Report: register mul_ln1118_1178_reg_97845_reg is absorbed into DSP mul_ln1118_1178_reg_97845_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2149/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1178_reg_97845_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2149/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1178_reg_97845_reg.
DSP Report: Generating DSP mul_ln1118_1182_reg_97865_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1176_reg_80865_reg is absorbed into DSP mul_ln1118_1182_reg_97865_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2153/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1182_reg_97865_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2417/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1182_reg_97865_reg.
DSP Report: register mul_ln1118_1182_reg_97865_reg is absorbed into DSP mul_ln1118_1182_reg_97865_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2153/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1182_reg_97865_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2153/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1182_reg_97865_reg.
DSP Report: Generating DSP mul_ln1118_1180_reg_97855_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1174_reg_80855_reg is absorbed into DSP mul_ln1118_1180_reg_97855_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2151/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1180_reg_97855_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2415/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1180_reg_97855_reg.
DSP Report: register mul_ln1118_1180_reg_97855_reg is absorbed into DSP mul_ln1118_1180_reg_97855_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2151/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1180_reg_97855_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2151/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1180_reg_97855_reg.
DSP Report: Generating DSP mul_ln1118_1181_reg_97860_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1175_reg_80860_reg is absorbed into DSP mul_ln1118_1181_reg_97860_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2152/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1181_reg_97860_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2416/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1181_reg_97860_reg.
DSP Report: register mul_ln1118_1181_reg_97860_reg is absorbed into DSP mul_ln1118_1181_reg_97860_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2152/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1181_reg_97860_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2152/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1181_reg_97860_reg.
DSP Report: Generating DSP mul_ln1118_885_reg_96380_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_879_reg_79380_reg is absorbed into DSP mul_ln1118_885_reg_96380_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1856/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_885_reg_96380_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2504/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_885_reg_96380_reg.
DSP Report: register mul_ln1118_885_reg_96380_reg is absorbed into DSP mul_ln1118_885_reg_96380_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1856/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_885_reg_96380_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1856/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_885_reg_96380_reg.
DSP Report: Generating DSP mul_ln1118_883_reg_96370_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_877_reg_79370_reg is absorbed into DSP mul_ln1118_883_reg_96370_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1854/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_883_reg_96370_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2502/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_883_reg_96370_reg.
DSP Report: register mul_ln1118_883_reg_96370_reg is absorbed into DSP mul_ln1118_883_reg_96370_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1854/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_883_reg_96370_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1854/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_883_reg_96370_reg.
DSP Report: Generating DSP mul_ln1118_884_reg_96375_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_878_reg_79375_reg is absorbed into DSP mul_ln1118_884_reg_96375_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1855/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_884_reg_96375_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2503/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_884_reg_96375_reg.
DSP Report: register mul_ln1118_884_reg_96375_reg is absorbed into DSP mul_ln1118_884_reg_96375_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1855/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_884_reg_96375_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1855/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_884_reg_96375_reg.
DSP Report: Generating DSP mul_ln1118_889_reg_96400_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_883_reg_79400_reg is absorbed into DSP mul_ln1118_889_reg_96400_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1860/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_889_reg_96400_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2508/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_889_reg_96400_reg.
DSP Report: register mul_ln1118_889_reg_96400_reg is absorbed into DSP mul_ln1118_889_reg_96400_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1860/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_889_reg_96400_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1860/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_889_reg_96400_reg.
DSP Report: Generating DSP mul_ln1118_891_reg_96410_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_885_reg_79410_reg is absorbed into DSP mul_ln1118_891_reg_96410_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1862/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_891_reg_96410_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2510/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_891_reg_96410_reg.
DSP Report: register mul_ln1118_891_reg_96410_reg is absorbed into DSP mul_ln1118_891_reg_96410_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1862/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_891_reg_96410_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1862/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_891_reg_96410_reg.
DSP Report: Generating DSP mul_ln1118_890_reg_96405_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_884_reg_79405_reg is absorbed into DSP mul_ln1118_890_reg_96405_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1861/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_890_reg_96405_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2509/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_890_reg_96405_reg.
DSP Report: register mul_ln1118_890_reg_96405_reg is absorbed into DSP mul_ln1118_890_reg_96405_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1861/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_890_reg_96405_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1861/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_890_reg_96405_reg.
DSP Report: Generating DSP mul_ln1118_894_reg_96425_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_888_reg_79425_reg is absorbed into DSP mul_ln1118_894_reg_96425_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1865/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_894_reg_96425_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2417/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_894_reg_96425_reg.
DSP Report: register mul_ln1118_894_reg_96425_reg is absorbed into DSP mul_ln1118_894_reg_96425_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1865/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_894_reg_96425_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1865/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_894_reg_96425_reg.
DSP Report: Generating DSP mul_ln1118_892_reg_96415_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_886_reg_79415_reg is absorbed into DSP mul_ln1118_892_reg_96415_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1863/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_892_reg_96415_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2415/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_892_reg_96415_reg.
DSP Report: register mul_ln1118_892_reg_96415_reg is absorbed into DSP mul_ln1118_892_reg_96415_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1863/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_892_reg_96415_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1863/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_892_reg_96415_reg.
DSP Report: Generating DSP mul_ln1118_893_reg_96420_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_887_reg_79420_reg is absorbed into DSP mul_ln1118_893_reg_96420_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1864/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_893_reg_96420_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2416/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_893_reg_96420_reg.
DSP Report: register mul_ln1118_893_reg_96420_reg is absorbed into DSP mul_ln1118_893_reg_96420_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1864/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_893_reg_96420_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1864/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_893_reg_96420_reg.
DSP Report: Generating DSP mul_ln1118_717_reg_95540_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_711_reg_78540_reg is absorbed into DSP mul_ln1118_717_reg_95540_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1688/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_717_reg_95540_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2504/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_717_reg_95540_reg.
DSP Report: register mul_ln1118_717_reg_95540_reg is absorbed into DSP mul_ln1118_717_reg_95540_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1688/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_717_reg_95540_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1688/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_717_reg_95540_reg.
DSP Report: Generating DSP mul_ln1118_715_reg_95530_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_709_reg_78530_reg is absorbed into DSP mul_ln1118_715_reg_95530_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1686/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_715_reg_95530_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2502/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_715_reg_95530_reg.
DSP Report: register mul_ln1118_715_reg_95530_reg is absorbed into DSP mul_ln1118_715_reg_95530_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1686/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_715_reg_95530_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1686/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_715_reg_95530_reg.
DSP Report: Generating DSP mul_ln1118_716_reg_95535_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_710_reg_78535_reg is absorbed into DSP mul_ln1118_716_reg_95535_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1687/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_716_reg_95535_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2503/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_716_reg_95535_reg.
DSP Report: register mul_ln1118_716_reg_95535_reg is absorbed into DSP mul_ln1118_716_reg_95535_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1687/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_716_reg_95535_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1687/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_716_reg_95535_reg.
DSP Report: Generating DSP mul_ln1118_720_reg_95555_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_714_reg_78555_reg is absorbed into DSP mul_ln1118_720_reg_95555_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1691/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_720_reg_95555_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2507/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_720_reg_95555_reg.
DSP Report: register mul_ln1118_720_reg_95555_reg is absorbed into DSP mul_ln1118_720_reg_95555_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1691/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_720_reg_95555_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1691/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_720_reg_95555_reg.
DSP Report: Generating DSP mul_ln1118_718_reg_95545_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_712_reg_78545_reg is absorbed into DSP mul_ln1118_718_reg_95545_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1689/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_718_reg_95545_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2505/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_718_reg_95545_reg.
DSP Report: register mul_ln1118_718_reg_95545_reg is absorbed into DSP mul_ln1118_718_reg_95545_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1689/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_718_reg_95545_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1689/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_718_reg_95545_reg.
DSP Report: Generating DSP mul_ln1118_719_reg_95550_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_713_reg_78550_reg is absorbed into DSP mul_ln1118_719_reg_95550_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1690/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_719_reg_95550_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2506/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_719_reg_95550_reg.
DSP Report: register mul_ln1118_719_reg_95550_reg is absorbed into DSP mul_ln1118_719_reg_95550_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1690/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_719_reg_95550_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1690/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_719_reg_95550_reg.
DSP Report: Generating DSP mul_ln1118_721_reg_95560_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_715_reg_78560_reg is absorbed into DSP mul_ln1118_721_reg_95560_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1692/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_721_reg_95560_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2508/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_721_reg_95560_reg.
DSP Report: register mul_ln1118_721_reg_95560_reg is absorbed into DSP mul_ln1118_721_reg_95560_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1692/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_721_reg_95560_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1692/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_721_reg_95560_reg.
DSP Report: Generating DSP mul_ln1118_723_reg_95570_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_717_reg_78570_reg is absorbed into DSP mul_ln1118_723_reg_95570_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1694/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_723_reg_95570_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2510/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_723_reg_95570_reg.
DSP Report: register mul_ln1118_723_reg_95570_reg is absorbed into DSP mul_ln1118_723_reg_95570_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1694/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_723_reg_95570_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1694/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_723_reg_95570_reg.
DSP Report: Generating DSP mul_ln1118_722_reg_95565_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_716_reg_78565_reg is absorbed into DSP mul_ln1118_722_reg_95565_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1693/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_722_reg_95565_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2509/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_722_reg_95565_reg.
DSP Report: register mul_ln1118_722_reg_95565_reg is absorbed into DSP mul_ln1118_722_reg_95565_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1693/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_722_reg_95565_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1693/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_722_reg_95565_reg.
DSP Report: Generating DSP mul_ln1118_726_reg_95585_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_720_reg_78585_reg is absorbed into DSP mul_ln1118_726_reg_95585_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1697/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_726_reg_95585_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2417/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_726_reg_95585_reg.
DSP Report: register mul_ln1118_726_reg_95585_reg is absorbed into DSP mul_ln1118_726_reg_95585_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1697/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_726_reg_95585_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1697/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_726_reg_95585_reg.
DSP Report: Generating DSP mul_ln1118_724_reg_95575_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_718_reg_78575_reg is absorbed into DSP mul_ln1118_724_reg_95575_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1695/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_724_reg_95575_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2415/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_724_reg_95575_reg.
DSP Report: register mul_ln1118_724_reg_95575_reg is absorbed into DSP mul_ln1118_724_reg_95575_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1695/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_724_reg_95575_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1695/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_724_reg_95575_reg.
DSP Report: Generating DSP mul_ln1118_725_reg_95580_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_719_reg_78580_reg is absorbed into DSP mul_ln1118_725_reg_95580_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1696/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_725_reg_95580_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2416/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_725_reg_95580_reg.
DSP Report: register mul_ln1118_725_reg_95580_reg is absorbed into DSP mul_ln1118_725_reg_95580_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1696/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_725_reg_95580_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1696/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_725_reg_95580_reg.
DSP Report: Generating DSP mul_ln1118_1197_reg_97940_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1191_reg_80940_reg is absorbed into DSP mul_ln1118_1197_reg_97940_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2168/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1197_reg_97940_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2504/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1197_reg_97940_reg.
DSP Report: register mul_ln1118_1197_reg_97940_reg is absorbed into DSP mul_ln1118_1197_reg_97940_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2168/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1197_reg_97940_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2168/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1197_reg_97940_reg.
DSP Report: Generating DSP mul_ln1118_1196_reg_97935_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1190_reg_80935_reg is absorbed into DSP mul_ln1118_1196_reg_97935_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2167/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1196_reg_97935_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2503/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1196_reg_97935_reg.
DSP Report: register mul_ln1118_1196_reg_97935_reg is absorbed into DSP mul_ln1118_1196_reg_97935_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2167/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1196_reg_97935_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2167/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1196_reg_97935_reg.
DSP Report: Generating DSP mul_ln1118_1200_reg_97955_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1194_reg_80955_reg is absorbed into DSP mul_ln1118_1200_reg_97955_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2171/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1200_reg_97955_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2507/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1200_reg_97955_reg.
DSP Report: register mul_ln1118_1200_reg_97955_reg is absorbed into DSP mul_ln1118_1200_reg_97955_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2171/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1200_reg_97955_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2171/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1200_reg_97955_reg.
DSP Report: Generating DSP mul_ln1118_1198_reg_97945_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1192_reg_80945_reg is absorbed into DSP mul_ln1118_1198_reg_97945_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2169/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1198_reg_97945_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2505/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1198_reg_97945_reg.
DSP Report: register mul_ln1118_1198_reg_97945_reg is absorbed into DSP mul_ln1118_1198_reg_97945_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2169/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1198_reg_97945_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2169/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1198_reg_97945_reg.
DSP Report: Generating DSP mul_ln1118_1199_reg_97950_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1193_reg_80950_reg is absorbed into DSP mul_ln1118_1199_reg_97950_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2170/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1199_reg_97950_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2506/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1199_reg_97950_reg.
DSP Report: register mul_ln1118_1199_reg_97950_reg is absorbed into DSP mul_ln1118_1199_reg_97950_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2170/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1199_reg_97950_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2170/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1199_reg_97950_reg.
DSP Report: Generating DSP mul_ln1118_1201_reg_97960_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1195_reg_80960_reg is absorbed into DSP mul_ln1118_1201_reg_97960_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2172/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1201_reg_97960_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2508/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1201_reg_97960_reg.
DSP Report: register mul_ln1118_1201_reg_97960_reg is absorbed into DSP mul_ln1118_1201_reg_97960_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2172/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1201_reg_97960_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2172/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1201_reg_97960_reg.
DSP Report: Generating DSP mul_ln1118_1203_reg_97970_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1197_reg_80970_reg is absorbed into DSP mul_ln1118_1203_reg_97970_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2174/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1203_reg_97970_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2510/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1203_reg_97970_reg.
DSP Report: register mul_ln1118_1203_reg_97970_reg is absorbed into DSP mul_ln1118_1203_reg_97970_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2174/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1203_reg_97970_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2174/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1203_reg_97970_reg.
DSP Report: Generating DSP mul_ln1118_1202_reg_97965_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1196_reg_80965_reg is absorbed into DSP mul_ln1118_1202_reg_97965_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2173/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1202_reg_97965_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2509/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1202_reg_97965_reg.
DSP Report: register mul_ln1118_1202_reg_97965_reg is absorbed into DSP mul_ln1118_1202_reg_97965_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2173/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1202_reg_97965_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2173/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1202_reg_97965_reg.
DSP Report: Generating DSP mul_ln1118_1206_reg_97985_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1200_reg_80985_reg is absorbed into DSP mul_ln1118_1206_reg_97985_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2177/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1206_reg_97985_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2417/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1206_reg_97985_reg.
DSP Report: register mul_ln1118_1206_reg_97985_reg is absorbed into DSP mul_ln1118_1206_reg_97985_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2177/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1206_reg_97985_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2177/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1206_reg_97985_reg.
DSP Report: Generating DSP mul_ln1118_1204_reg_97975_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1198_reg_80975_reg is absorbed into DSP mul_ln1118_1204_reg_97975_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2175/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1204_reg_97975_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2415/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1204_reg_97975_reg.
DSP Report: register mul_ln1118_1204_reg_97975_reg is absorbed into DSP mul_ln1118_1204_reg_97975_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2175/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1204_reg_97975_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2175/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1204_reg_97975_reg.
DSP Report: Generating DSP mul_ln1118_1205_reg_97980_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1199_reg_80980_reg is absorbed into DSP mul_ln1118_1205_reg_97980_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2176/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1205_reg_97980_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2416/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1205_reg_97980_reg.
DSP Report: register mul_ln1118_1205_reg_97980_reg is absorbed into DSP mul_ln1118_1205_reg_97980_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2176/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1205_reg_97980_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2176/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1205_reg_97980_reg.
DSP Report: Generating DSP mul_ln1118_861_reg_96260_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_855_reg_79260_reg is absorbed into DSP mul_ln1118_861_reg_96260_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1832/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_861_reg_96260_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2504/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_861_reg_96260_reg.
DSP Report: register mul_ln1118_861_reg_96260_reg is absorbed into DSP mul_ln1118_861_reg_96260_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1832/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_861_reg_96260_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1832/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_861_reg_96260_reg.
DSP Report: Generating DSP mul_ln1118_859_reg_96250_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_853_reg_79250_reg is absorbed into DSP mul_ln1118_859_reg_96250_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1830/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_859_reg_96250_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2502/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_859_reg_96250_reg.
DSP Report: register mul_ln1118_859_reg_96250_reg is absorbed into DSP mul_ln1118_859_reg_96250_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1830/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_859_reg_96250_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1830/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_859_reg_96250_reg.
DSP Report: Generating DSP mul_ln1118_860_reg_96255_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_854_reg_79255_reg is absorbed into DSP mul_ln1118_860_reg_96255_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1831/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_860_reg_96255_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2503/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_860_reg_96255_reg.
DSP Report: register mul_ln1118_860_reg_96255_reg is absorbed into DSP mul_ln1118_860_reg_96255_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1831/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_860_reg_96255_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1831/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_860_reg_96255_reg.
DSP Report: Generating DSP mul_ln1118_864_reg_96275_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_858_reg_79275_reg is absorbed into DSP mul_ln1118_864_reg_96275_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1835/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_864_reg_96275_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2507/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_864_reg_96275_reg.
DSP Report: register mul_ln1118_864_reg_96275_reg is absorbed into DSP mul_ln1118_864_reg_96275_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1835/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_864_reg_96275_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1835/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_864_reg_96275_reg.
DSP Report: Generating DSP mul_ln1118_862_reg_96265_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_856_reg_79265_reg is absorbed into DSP mul_ln1118_862_reg_96265_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1833/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_862_reg_96265_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2505/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_862_reg_96265_reg.
DSP Report: register mul_ln1118_862_reg_96265_reg is absorbed into DSP mul_ln1118_862_reg_96265_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1833/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_862_reg_96265_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1833/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_862_reg_96265_reg.
DSP Report: Generating DSP mul_ln1118_863_reg_96270_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_857_reg_79270_reg is absorbed into DSP mul_ln1118_863_reg_96270_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1834/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_863_reg_96270_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2506/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_863_reg_96270_reg.
DSP Report: register mul_ln1118_863_reg_96270_reg is absorbed into DSP mul_ln1118_863_reg_96270_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1834/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_863_reg_96270_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1834/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_863_reg_96270_reg.
DSP Report: Generating DSP mul_ln1118_865_reg_96280_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_859_reg_79280_reg is absorbed into DSP mul_ln1118_865_reg_96280_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1836/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_865_reg_96280_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2508/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_865_reg_96280_reg.
DSP Report: register mul_ln1118_865_reg_96280_reg is absorbed into DSP mul_ln1118_865_reg_96280_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1836/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_865_reg_96280_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1836/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_865_reg_96280_reg.
DSP Report: Generating DSP mul_ln1118_867_reg_96290_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_861_reg_79290_reg is absorbed into DSP mul_ln1118_867_reg_96290_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1838/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_867_reg_96290_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2510/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_867_reg_96290_reg.
DSP Report: register mul_ln1118_867_reg_96290_reg is absorbed into DSP mul_ln1118_867_reg_96290_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1838/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_867_reg_96290_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1838/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_867_reg_96290_reg.
DSP Report: Generating DSP mul_ln1118_866_reg_96285_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_860_reg_79285_reg is absorbed into DSP mul_ln1118_866_reg_96285_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1837/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_866_reg_96285_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2509/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_866_reg_96285_reg.
DSP Report: register mul_ln1118_866_reg_96285_reg is absorbed into DSP mul_ln1118_866_reg_96285_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1837/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_866_reg_96285_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1837/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_866_reg_96285_reg.
DSP Report: Generating DSP mul_ln1118_870_reg_96305_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_864_reg_79305_reg is absorbed into DSP mul_ln1118_870_reg_96305_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1841/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_870_reg_96305_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2417/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_870_reg_96305_reg.
DSP Report: register mul_ln1118_870_reg_96305_reg is absorbed into DSP mul_ln1118_870_reg_96305_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1841/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_870_reg_96305_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1841/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_870_reg_96305_reg.
DSP Report: Generating DSP mul_ln1118_868_reg_96295_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_862_reg_79295_reg is absorbed into DSP mul_ln1118_868_reg_96295_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1839/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_868_reg_96295_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2415/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_868_reg_96295_reg.
DSP Report: register mul_ln1118_868_reg_96295_reg is absorbed into DSP mul_ln1118_868_reg_96295_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1839/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_868_reg_96295_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1839/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_868_reg_96295_reg.
DSP Report: Generating DSP mul_ln1118_869_reg_96300_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_863_reg_79300_reg is absorbed into DSP mul_ln1118_869_reg_96300_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1840/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_869_reg_96300_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2416/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_869_reg_96300_reg.
DSP Report: register mul_ln1118_869_reg_96300_reg is absorbed into DSP mul_ln1118_869_reg_96300_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1840/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_869_reg_96300_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1840/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_869_reg_96300_reg.
DSP Report: Generating DSP mul_ln1118_837_reg_96140_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_831_reg_79140_reg is absorbed into DSP mul_ln1118_837_reg_96140_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1808/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_837_reg_96140_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2504/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_837_reg_96140_reg.
DSP Report: register mul_ln1118_837_reg_96140_reg is absorbed into DSP mul_ln1118_837_reg_96140_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1808/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_837_reg_96140_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1808/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_837_reg_96140_reg.
DSP Report: Generating DSP mul_ln1118_835_reg_96130_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_829_reg_79130_reg is absorbed into DSP mul_ln1118_835_reg_96130_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1806/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_835_reg_96130_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2502/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_835_reg_96130_reg.
DSP Report: register mul_ln1118_835_reg_96130_reg is absorbed into DSP mul_ln1118_835_reg_96130_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1806/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_835_reg_96130_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1806/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_835_reg_96130_reg.
DSP Report: Generating DSP mul_ln1118_836_reg_96135_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_830_reg_79135_reg is absorbed into DSP mul_ln1118_836_reg_96135_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1807/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_836_reg_96135_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2503/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_836_reg_96135_reg.
DSP Report: register mul_ln1118_836_reg_96135_reg is absorbed into DSP mul_ln1118_836_reg_96135_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1807/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_836_reg_96135_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1807/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_836_reg_96135_reg.
DSP Report: Generating DSP mul_ln1118_840_reg_96155_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_834_reg_79155_reg is absorbed into DSP mul_ln1118_840_reg_96155_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1811/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_840_reg_96155_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2507/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_840_reg_96155_reg.
DSP Report: register mul_ln1118_840_reg_96155_reg is absorbed into DSP mul_ln1118_840_reg_96155_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1811/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_840_reg_96155_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1811/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_840_reg_96155_reg.
DSP Report: Generating DSP mul_ln1118_838_reg_96145_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_832_reg_79145_reg is absorbed into DSP mul_ln1118_838_reg_96145_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1809/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_838_reg_96145_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2505/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_838_reg_96145_reg.
DSP Report: register mul_ln1118_838_reg_96145_reg is absorbed into DSP mul_ln1118_838_reg_96145_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1809/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_838_reg_96145_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1809/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_838_reg_96145_reg.
DSP Report: Generating DSP mul_ln1118_839_reg_96150_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_833_reg_79150_reg is absorbed into DSP mul_ln1118_839_reg_96150_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1810/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_839_reg_96150_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2506/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_839_reg_96150_reg.
DSP Report: register mul_ln1118_839_reg_96150_reg is absorbed into DSP mul_ln1118_839_reg_96150_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1810/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_839_reg_96150_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1810/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_839_reg_96150_reg.
DSP Report: Generating DSP mul_ln1118_841_reg_96160_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_835_reg_79160_reg is absorbed into DSP mul_ln1118_841_reg_96160_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1812/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_841_reg_96160_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2508/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_841_reg_96160_reg.
DSP Report: register mul_ln1118_841_reg_96160_reg is absorbed into DSP mul_ln1118_841_reg_96160_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1812/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_841_reg_96160_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1812/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_841_reg_96160_reg.
DSP Report: Generating DSP mul_ln1118_843_reg_96170_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_837_reg_79170_reg is absorbed into DSP mul_ln1118_843_reg_96170_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1814/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_843_reg_96170_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2510/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_843_reg_96170_reg.
DSP Report: register mul_ln1118_843_reg_96170_reg is absorbed into DSP mul_ln1118_843_reg_96170_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1814/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_843_reg_96170_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1814/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_843_reg_96170_reg.
DSP Report: Generating DSP mul_ln1118_842_reg_96165_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_836_reg_79165_reg is absorbed into DSP mul_ln1118_842_reg_96165_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1813/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_842_reg_96165_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2509/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_842_reg_96165_reg.
DSP Report: register mul_ln1118_842_reg_96165_reg is absorbed into DSP mul_ln1118_842_reg_96165_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1813/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_842_reg_96165_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1813/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_842_reg_96165_reg.
DSP Report: Generating DSP mul_ln1118_846_reg_96185_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_840_reg_79185_reg is absorbed into DSP mul_ln1118_846_reg_96185_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1817/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_846_reg_96185_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2417/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_846_reg_96185_reg.
DSP Report: register mul_ln1118_846_reg_96185_reg is absorbed into DSP mul_ln1118_846_reg_96185_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1817/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_846_reg_96185_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1817/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_846_reg_96185_reg.
DSP Report: Generating DSP mul_ln1118_844_reg_96175_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_838_reg_79175_reg is absorbed into DSP mul_ln1118_844_reg_96175_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1815/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_844_reg_96175_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2415/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_844_reg_96175_reg.
DSP Report: register mul_ln1118_844_reg_96175_reg is absorbed into DSP mul_ln1118_844_reg_96175_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1815/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_844_reg_96175_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1815/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_844_reg_96175_reg.
DSP Report: Generating DSP mul_ln1118_845_reg_96180_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_839_reg_79180_reg is absorbed into DSP mul_ln1118_845_reg_96180_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1816/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_845_reg_96180_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2416/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_845_reg_96180_reg.
DSP Report: register mul_ln1118_845_reg_96180_reg is absorbed into DSP mul_ln1118_845_reg_96180_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1816/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_845_reg_96180_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1816/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_845_reg_96180_reg.
DSP Report: Generating DSP mul_ln1118_285_reg_93380_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_279_reg_76380_reg is absorbed into DSP mul_ln1118_285_reg_93380_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1256/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_285_reg_93380_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2504/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_285_reg_93380_reg.
DSP Report: register mul_ln1118_285_reg_93380_reg is absorbed into DSP mul_ln1118_285_reg_93380_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1256/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_285_reg_93380_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1256/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_285_reg_93380_reg.
DSP Report: Generating DSP mul_ln1118_283_reg_93370_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_277_reg_76370_reg is absorbed into DSP mul_ln1118_283_reg_93370_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1254/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_283_reg_93370_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2502/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_283_reg_93370_reg.
DSP Report: register mul_ln1118_283_reg_93370_reg is absorbed into DSP mul_ln1118_283_reg_93370_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1254/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_283_reg_93370_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1254/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_283_reg_93370_reg.
DSP Report: Generating DSP mul_ln1118_284_reg_93375_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_278_reg_76375_reg is absorbed into DSP mul_ln1118_284_reg_93375_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1255/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_284_reg_93375_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2503/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_284_reg_93375_reg.
DSP Report: register mul_ln1118_284_reg_93375_reg is absorbed into DSP mul_ln1118_284_reg_93375_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1255/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_284_reg_93375_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1255/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_284_reg_93375_reg.
DSP Report: Generating DSP mul_ln1118_288_reg_93395_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_282_reg_76395_reg is absorbed into DSP mul_ln1118_288_reg_93395_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1259/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_288_reg_93395_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2507/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_288_reg_93395_reg.
DSP Report: register mul_ln1118_288_reg_93395_reg is absorbed into DSP mul_ln1118_288_reg_93395_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1259/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_288_reg_93395_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1259/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_288_reg_93395_reg.
DSP Report: Generating DSP mul_ln1118_286_reg_93385_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_280_reg_76385_reg is absorbed into DSP mul_ln1118_286_reg_93385_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1257/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_286_reg_93385_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2505/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_286_reg_93385_reg.
DSP Report: register mul_ln1118_286_reg_93385_reg is absorbed into DSP mul_ln1118_286_reg_93385_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1257/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_286_reg_93385_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1257/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_286_reg_93385_reg.
DSP Report: Generating DSP mul_ln1118_287_reg_93390_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_281_reg_76390_reg is absorbed into DSP mul_ln1118_287_reg_93390_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1258/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_287_reg_93390_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2506/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_287_reg_93390_reg.
DSP Report: register mul_ln1118_287_reg_93390_reg is absorbed into DSP mul_ln1118_287_reg_93390_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1258/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_287_reg_93390_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1258/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_287_reg_93390_reg.
DSP Report: Generating DSP mul_ln1118_1245_reg_98180_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1239_reg_81180_reg is absorbed into DSP mul_ln1118_1245_reg_98180_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2216/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1245_reg_98180_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2504/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1245_reg_98180_reg.
DSP Report: register mul_ln1118_1245_reg_98180_reg is absorbed into DSP mul_ln1118_1245_reg_98180_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2216/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1245_reg_98180_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2216/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1245_reg_98180_reg.
DSP Report: Generating DSP mul_ln1118_1243_reg_98170_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1237_reg_81170_reg is absorbed into DSP mul_ln1118_1243_reg_98170_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2214/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1243_reg_98170_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2502/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1243_reg_98170_reg.
DSP Report: register mul_ln1118_1243_reg_98170_reg is absorbed into DSP mul_ln1118_1243_reg_98170_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2214/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1243_reg_98170_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2214/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1243_reg_98170_reg.
DSP Report: Generating DSP mul_ln1118_1244_reg_98175_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1238_reg_81175_reg is absorbed into DSP mul_ln1118_1244_reg_98175_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2215/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1244_reg_98175_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2503/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1244_reg_98175_reg.
DSP Report: register mul_ln1118_1244_reg_98175_reg is absorbed into DSP mul_ln1118_1244_reg_98175_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2215/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1244_reg_98175_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2215/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1244_reg_98175_reg.
DSP Report: Generating DSP mul_ln1118_1248_reg_98195_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1242_reg_81195_reg is absorbed into DSP mul_ln1118_1248_reg_98195_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2219/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1248_reg_98195_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2507/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1248_reg_98195_reg.
DSP Report: register mul_ln1118_1248_reg_98195_reg is absorbed into DSP mul_ln1118_1248_reg_98195_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2219/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1248_reg_98195_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2219/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1248_reg_98195_reg.
DSP Report: Generating DSP mul_ln1118_1246_reg_98185_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1240_reg_81185_reg is absorbed into DSP mul_ln1118_1246_reg_98185_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2217/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1246_reg_98185_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2505/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1246_reg_98185_reg.
DSP Report: register mul_ln1118_1246_reg_98185_reg is absorbed into DSP mul_ln1118_1246_reg_98185_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2217/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1246_reg_98185_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2217/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1246_reg_98185_reg.
DSP Report: Generating DSP mul_ln1118_1247_reg_98190_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1241_reg_81190_reg is absorbed into DSP mul_ln1118_1247_reg_98190_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2218/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1247_reg_98190_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2506/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1247_reg_98190_reg.
DSP Report: register mul_ln1118_1247_reg_98190_reg is absorbed into DSP mul_ln1118_1247_reg_98190_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2218/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1247_reg_98190_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2218/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1247_reg_98190_reg.
DSP Report: Generating DSP mul_ln1118_1249_reg_98200_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1243_reg_81200_reg is absorbed into DSP mul_ln1118_1249_reg_98200_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2220/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1249_reg_98200_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2508/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1249_reg_98200_reg.
DSP Report: register mul_ln1118_1249_reg_98200_reg is absorbed into DSP mul_ln1118_1249_reg_98200_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2220/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1249_reg_98200_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2220/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1249_reg_98200_reg.
DSP Report: Generating DSP mul_ln1118_1251_reg_98210_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1245_reg_81210_reg is absorbed into DSP mul_ln1118_1251_reg_98210_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2222/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1251_reg_98210_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2510/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1251_reg_98210_reg.
DSP Report: register mul_ln1118_1251_reg_98210_reg is absorbed into DSP mul_ln1118_1251_reg_98210_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2222/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1251_reg_98210_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2222/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1251_reg_98210_reg.
DSP Report: Generating DSP mul_ln1118_1250_reg_98205_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1244_reg_81205_reg is absorbed into DSP mul_ln1118_1250_reg_98205_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2221/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1250_reg_98205_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2509/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1250_reg_98205_reg.
DSP Report: register mul_ln1118_1250_reg_98205_reg is absorbed into DSP mul_ln1118_1250_reg_98205_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2221/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1250_reg_98205_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2221/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1250_reg_98205_reg.
DSP Report: Generating DSP mul_ln1118_1254_reg_98225_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1248_reg_81225_reg is absorbed into DSP mul_ln1118_1254_reg_98225_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2225/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1254_reg_98225_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2417/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1254_reg_98225_reg.
DSP Report: register mul_ln1118_1254_reg_98225_reg is absorbed into DSP mul_ln1118_1254_reg_98225_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2225/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1254_reg_98225_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2225/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1254_reg_98225_reg.
DSP Report: Generating DSP mul_ln1118_1252_reg_98215_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1246_reg_81215_reg is absorbed into DSP mul_ln1118_1252_reg_98215_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2223/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1252_reg_98215_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2415/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1252_reg_98215_reg.
DSP Report: register mul_ln1118_1252_reg_98215_reg is absorbed into DSP mul_ln1118_1252_reg_98215_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2223/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1252_reg_98215_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2223/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1252_reg_98215_reg.
DSP Report: Generating DSP mul_ln1118_1253_reg_98220_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1247_reg_81220_reg is absorbed into DSP mul_ln1118_1253_reg_98220_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2224/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1253_reg_98220_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2416/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1253_reg_98220_reg.
DSP Report: register mul_ln1118_1253_reg_98220_reg is absorbed into DSP mul_ln1118_1253_reg_98220_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2224/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1253_reg_98220_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2224/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1253_reg_98220_reg.
DSP Report: Generating DSP mul_ln1118_477_reg_94340_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_471_reg_77340_reg is absorbed into DSP mul_ln1118_477_reg_94340_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1448/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_477_reg_94340_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2504/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_477_reg_94340_reg.
DSP Report: register mul_ln1118_477_reg_94340_reg is absorbed into DSP mul_ln1118_477_reg_94340_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1448/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_477_reg_94340_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1448/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_477_reg_94340_reg.
DSP Report: Generating DSP mul_ln1118_475_reg_94330_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_469_reg_77330_reg is absorbed into DSP mul_ln1118_475_reg_94330_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1446/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_475_reg_94330_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2502/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_475_reg_94330_reg.
DSP Report: register mul_ln1118_475_reg_94330_reg is absorbed into DSP mul_ln1118_475_reg_94330_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1446/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_475_reg_94330_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1446/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_475_reg_94330_reg.
DSP Report: Generating DSP mul_ln1118_476_reg_94335_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_470_reg_77335_reg is absorbed into DSP mul_ln1118_476_reg_94335_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1447/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_476_reg_94335_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2503/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_476_reg_94335_reg.
DSP Report: register mul_ln1118_476_reg_94335_reg is absorbed into DSP mul_ln1118_476_reg_94335_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1447/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_476_reg_94335_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1447/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_476_reg_94335_reg.
DSP Report: Generating DSP mul_ln1118_480_reg_94355_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_474_reg_77355_reg is absorbed into DSP mul_ln1118_480_reg_94355_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1451/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_480_reg_94355_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2507/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_480_reg_94355_reg.
DSP Report: register mul_ln1118_480_reg_94355_reg is absorbed into DSP mul_ln1118_480_reg_94355_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1451/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_480_reg_94355_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1451/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_480_reg_94355_reg.
DSP Report: Generating DSP mul_ln1118_478_reg_94345_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_472_reg_77345_reg is absorbed into DSP mul_ln1118_478_reg_94345_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1449/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_478_reg_94345_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2505/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_478_reg_94345_reg.
DSP Report: register mul_ln1118_478_reg_94345_reg is absorbed into DSP mul_ln1118_478_reg_94345_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1449/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_478_reg_94345_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1449/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_478_reg_94345_reg.
DSP Report: Generating DSP mul_ln1118_479_reg_94350_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_473_reg_77350_reg is absorbed into DSP mul_ln1118_479_reg_94350_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1450/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_479_reg_94350_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2506/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_479_reg_94350_reg.
DSP Report: register mul_ln1118_479_reg_94350_reg is absorbed into DSP mul_ln1118_479_reg_94350_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1450/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_479_reg_94350_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1450/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_479_reg_94350_reg.
DSP Report: Generating DSP mul_ln1118_481_reg_94360_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_475_reg_77360_reg is absorbed into DSP mul_ln1118_481_reg_94360_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1452/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_481_reg_94360_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2508/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_481_reg_94360_reg.
DSP Report: register mul_ln1118_481_reg_94360_reg is absorbed into DSP mul_ln1118_481_reg_94360_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1452/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_481_reg_94360_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1452/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_481_reg_94360_reg.
DSP Report: Generating DSP mul_ln1118_483_reg_94370_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_477_reg_77370_reg is absorbed into DSP mul_ln1118_483_reg_94370_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1454/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_483_reg_94370_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2510/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_483_reg_94370_reg.
DSP Report: register mul_ln1118_483_reg_94370_reg is absorbed into DSP mul_ln1118_483_reg_94370_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1454/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_483_reg_94370_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1454/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_483_reg_94370_reg.
DSP Report: Generating DSP mul_ln1118_482_reg_94365_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_476_reg_77365_reg is absorbed into DSP mul_ln1118_482_reg_94365_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1453/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_482_reg_94365_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2509/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_482_reg_94365_reg.
DSP Report: register mul_ln1118_482_reg_94365_reg is absorbed into DSP mul_ln1118_482_reg_94365_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1453/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_482_reg_94365_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1453/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_482_reg_94365_reg.
DSP Report: Generating DSP mul_ln1118_336_reg_93635_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_330_reg_76635_reg is absorbed into DSP mul_ln1118_336_reg_93635_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1307/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_336_reg_93635_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2507/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_336_reg_93635_reg.
DSP Report: register mul_ln1118_336_reg_93635_reg is absorbed into DSP mul_ln1118_336_reg_93635_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1307/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_336_reg_93635_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1307/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_336_reg_93635_reg.
DSP Report: Generating DSP mul_ln1118_334_reg_93625_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_328_reg_76625_reg is absorbed into DSP mul_ln1118_334_reg_93625_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1305/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_334_reg_93625_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2505/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_334_reg_93625_reg.
DSP Report: register mul_ln1118_334_reg_93625_reg is absorbed into DSP mul_ln1118_334_reg_93625_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1305/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_334_reg_93625_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1305/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_334_reg_93625_reg.
DSP Report: Generating DSP mul_ln1118_335_reg_93630_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_329_reg_76630_reg is absorbed into DSP mul_ln1118_335_reg_93630_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1306/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_335_reg_93630_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2506/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_335_reg_93630_reg.
DSP Report: register mul_ln1118_335_reg_93630_reg is absorbed into DSP mul_ln1118_335_reg_93630_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1306/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_335_reg_93630_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1306/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_335_reg_93630_reg.
DSP Report: Generating DSP mul_ln1118_337_reg_93640_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_331_reg_76640_reg is absorbed into DSP mul_ln1118_337_reg_93640_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1308/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_337_reg_93640_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2508/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_337_reg_93640_reg.
DSP Report: register mul_ln1118_337_reg_93640_reg is absorbed into DSP mul_ln1118_337_reg_93640_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1308/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_337_reg_93640_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1308/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_337_reg_93640_reg.
DSP Report: Generating DSP mul_ln1118_1269_reg_98300_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1263_reg_81300_reg is absorbed into DSP mul_ln1118_1269_reg_98300_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2240/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1269_reg_98300_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2504/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1269_reg_98300_reg.
DSP Report: register mul_ln1118_1269_reg_98300_reg is absorbed into DSP mul_ln1118_1269_reg_98300_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2240/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1269_reg_98300_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2240/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1269_reg_98300_reg.
DSP Report: Generating DSP mul_ln1118_1267_reg_98290_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1261_reg_81290_reg is absorbed into DSP mul_ln1118_1267_reg_98290_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2238/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1267_reg_98290_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2502/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1267_reg_98290_reg.
DSP Report: register mul_ln1118_1267_reg_98290_reg is absorbed into DSP mul_ln1118_1267_reg_98290_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2238/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1267_reg_98290_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2238/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1267_reg_98290_reg.
DSP Report: Generating DSP mul_ln1118_1268_reg_98295_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1262_reg_81295_reg is absorbed into DSP mul_ln1118_1268_reg_98295_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2239/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1268_reg_98295_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2503/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1268_reg_98295_reg.
DSP Report: register mul_ln1118_1268_reg_98295_reg is absorbed into DSP mul_ln1118_1268_reg_98295_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2239/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1268_reg_98295_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2239/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1268_reg_98295_reg.
DSP Report: Generating DSP mul_ln1118_1272_reg_98315_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1266_reg_81315_reg is absorbed into DSP mul_ln1118_1272_reg_98315_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2243/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1272_reg_98315_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2507/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1272_reg_98315_reg.
DSP Report: register mul_ln1118_1272_reg_98315_reg is absorbed into DSP mul_ln1118_1272_reg_98315_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2243/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1272_reg_98315_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2243/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1272_reg_98315_reg.
DSP Report: Generating DSP mul_ln1118_1270_reg_98305_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1264_reg_81305_reg is absorbed into DSP mul_ln1118_1270_reg_98305_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2241/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1270_reg_98305_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2505/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1270_reg_98305_reg.
DSP Report: register mul_ln1118_1270_reg_98305_reg is absorbed into DSP mul_ln1118_1270_reg_98305_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2241/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1270_reg_98305_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2241/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1270_reg_98305_reg.
DSP Report: Generating DSP mul_ln1118_1271_reg_98310_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1265_reg_81310_reg is absorbed into DSP mul_ln1118_1271_reg_98310_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2242/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1271_reg_98310_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2506/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1271_reg_98310_reg.
DSP Report: register mul_ln1118_1271_reg_98310_reg is absorbed into DSP mul_ln1118_1271_reg_98310_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2242/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1271_reg_98310_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2242/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1271_reg_98310_reg.
DSP Report: Generating DSP mul_ln1118_1273_reg_98320_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1267_reg_81320_reg is absorbed into DSP mul_ln1118_1273_reg_98320_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2244/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1273_reg_98320_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2508/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1273_reg_98320_reg.
DSP Report: register mul_ln1118_1273_reg_98320_reg is absorbed into DSP mul_ln1118_1273_reg_98320_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2244/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1273_reg_98320_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2244/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1273_reg_98320_reg.
DSP Report: Generating DSP mul_ln1118_1275_reg_98330_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1269_reg_81330_reg is absorbed into DSP mul_ln1118_1275_reg_98330_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2246/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1275_reg_98330_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2510/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1275_reg_98330_reg.
DSP Report: register mul_ln1118_1275_reg_98330_reg is absorbed into DSP mul_ln1118_1275_reg_98330_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2246/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1275_reg_98330_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2246/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1275_reg_98330_reg.
DSP Report: Generating DSP mul_ln1118_1274_reg_98325_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1268_reg_81325_reg is absorbed into DSP mul_ln1118_1274_reg_98325_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2245/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1274_reg_98325_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2509/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1274_reg_98325_reg.
DSP Report: register mul_ln1118_1274_reg_98325_reg is absorbed into DSP mul_ln1118_1274_reg_98325_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2245/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1274_reg_98325_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2245/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1274_reg_98325_reg.
DSP Report: Generating DSP mul_ln1118_1278_reg_98345_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1272_reg_81345_reg is absorbed into DSP mul_ln1118_1278_reg_98345_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2249/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1278_reg_98345_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2417/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1278_reg_98345_reg.
DSP Report: register mul_ln1118_1278_reg_98345_reg is absorbed into DSP mul_ln1118_1278_reg_98345_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2249/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1278_reg_98345_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2249/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1278_reg_98345_reg.
DSP Report: Generating DSP mul_ln1118_1276_reg_98335_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1270_reg_81335_reg is absorbed into DSP mul_ln1118_1276_reg_98335_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2247/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1276_reg_98335_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2415/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1276_reg_98335_reg.
DSP Report: register mul_ln1118_1276_reg_98335_reg is absorbed into DSP mul_ln1118_1276_reg_98335_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2247/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1276_reg_98335_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2247/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1276_reg_98335_reg.
DSP Report: Generating DSP mul_ln1118_1277_reg_98340_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1271_reg_81340_reg is absorbed into DSP mul_ln1118_1277_reg_98340_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2248/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1277_reg_98340_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2416/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1277_reg_98340_reg.
DSP Report: register mul_ln1118_1277_reg_98340_reg is absorbed into DSP mul_ln1118_1277_reg_98340_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2248/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1277_reg_98340_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2248/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1277_reg_98340_reg.
DSP Report: Generating DSP mul_ln1118_817_reg_96040_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_811_reg_79040_reg is absorbed into DSP mul_ln1118_817_reg_96040_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1788/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_817_reg_96040_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2508/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_817_reg_96040_reg.
DSP Report: register mul_ln1118_817_reg_96040_reg is absorbed into DSP mul_ln1118_817_reg_96040_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1788/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_817_reg_96040_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1788/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_817_reg_96040_reg.
DSP Report: Generating DSP mul_ln1118_819_reg_96050_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_813_reg_79050_reg is absorbed into DSP mul_ln1118_819_reg_96050_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1790/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_819_reg_96050_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2510/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_819_reg_96050_reg.
DSP Report: register mul_ln1118_819_reg_96050_reg is absorbed into DSP mul_ln1118_819_reg_96050_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1790/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_819_reg_96050_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1790/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_819_reg_96050_reg.
DSP Report: Generating DSP mul_ln1118_818_reg_96045_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_812_reg_79045_reg is absorbed into DSP mul_ln1118_818_reg_96045_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1789/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_818_reg_96045_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2509/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_818_reg_96045_reg.
DSP Report: register mul_ln1118_818_reg_96045_reg is absorbed into DSP mul_ln1118_818_reg_96045_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1789/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_818_reg_96045_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1789/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_818_reg_96045_reg.
DSP Report: Generating DSP mul_ln1118_822_reg_96065_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_816_reg_79065_reg is absorbed into DSP mul_ln1118_822_reg_96065_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1793/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_822_reg_96065_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2417/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_822_reg_96065_reg.
DSP Report: register mul_ln1118_822_reg_96065_reg is absorbed into DSP mul_ln1118_822_reg_96065_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1793/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_822_reg_96065_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1793/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_822_reg_96065_reg.
DSP Report: Generating DSP mul_ln1118_821_reg_96060_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_815_reg_79060_reg is absorbed into DSP mul_ln1118_821_reg_96060_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1792/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_821_reg_96060_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2416/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_821_reg_96060_reg.
DSP Report: register mul_ln1118_821_reg_96060_reg is absorbed into DSP mul_ln1118_821_reg_96060_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1792/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_821_reg_96060_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1792/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_821_reg_96060_reg.
DSP Report: Generating DSP mul_ln1118_1437_reg_99140_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1431_reg_82140_reg is absorbed into DSP mul_ln1118_1437_reg_99140_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2408/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1437_reg_99140_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2504/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1437_reg_99140_reg.
DSP Report: register mul_ln1118_1437_reg_99140_reg is absorbed into DSP mul_ln1118_1437_reg_99140_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2408/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1437_reg_99140_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2408/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1437_reg_99140_reg.
DSP Report: Generating DSP mul_ln1118_1435_reg_99130_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1429_reg_82130_reg is absorbed into DSP mul_ln1118_1435_reg_99130_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2406/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1435_reg_99130_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2502/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1435_reg_99130_reg.
DSP Report: register mul_ln1118_1435_reg_99130_reg is absorbed into DSP mul_ln1118_1435_reg_99130_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2406/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1435_reg_99130_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2406/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1435_reg_99130_reg.
DSP Report: Generating DSP mul_ln1118_1436_reg_99135_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1430_reg_82135_reg is absorbed into DSP mul_ln1118_1436_reg_99135_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2407/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1436_reg_99135_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2503/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1436_reg_99135_reg.
DSP Report: register mul_ln1118_1436_reg_99135_reg is absorbed into DSP mul_ln1118_1436_reg_99135_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2407/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1436_reg_99135_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2407/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1436_reg_99135_reg.
DSP Report: Generating DSP mul_ln1118_1440_reg_99155_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1434_reg_82155_reg is absorbed into DSP mul_ln1118_1440_reg_99155_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2411/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1440_reg_99155_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2507/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1440_reg_99155_reg.
DSP Report: register mul_ln1118_1440_reg_99155_reg is absorbed into DSP mul_ln1118_1440_reg_99155_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2411/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1440_reg_99155_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2411/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1440_reg_99155_reg.
DSP Report: Generating DSP mul_ln1118_1438_reg_99145_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1432_reg_82145_reg is absorbed into DSP mul_ln1118_1438_reg_99145_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2409/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1438_reg_99145_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2505/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1438_reg_99145_reg.
DSP Report: register mul_ln1118_1438_reg_99145_reg is absorbed into DSP mul_ln1118_1438_reg_99145_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2409/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1438_reg_99145_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2409/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1438_reg_99145_reg.
DSP Report: Generating DSP mul_ln1118_1439_reg_99150_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1433_reg_82150_reg is absorbed into DSP mul_ln1118_1439_reg_99150_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2410/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1439_reg_99150_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2506/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1439_reg_99150_reg.
DSP Report: register mul_ln1118_1439_reg_99150_reg is absorbed into DSP mul_ln1118_1439_reg_99150_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2410/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1439_reg_99150_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2410/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1439_reg_99150_reg.
DSP Report: Generating DSP mul_ln1118_1441_reg_99160_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1435_reg_82160_reg is absorbed into DSP mul_ln1118_1441_reg_99160_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2412/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1441_reg_99160_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2508/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1441_reg_99160_reg.
DSP Report: register mul_ln1118_1441_reg_99160_reg is absorbed into DSP mul_ln1118_1441_reg_99160_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2412/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1441_reg_99160_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2412/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1441_reg_99160_reg.
DSP Report: Generating DSP mul_ln1118_1443_reg_99170_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1437_reg_82170_reg is absorbed into DSP mul_ln1118_1443_reg_99170_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2414/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1443_reg_99170_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2510/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1443_reg_99170_reg.
DSP Report: register mul_ln1118_1443_reg_99170_reg is absorbed into DSP mul_ln1118_1443_reg_99170_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2414/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1443_reg_99170_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2414/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1443_reg_99170_reg.
DSP Report: Generating DSP mul_ln1118_1442_reg_99165_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1436_reg_82165_reg is absorbed into DSP mul_ln1118_1442_reg_99165_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2413/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1442_reg_99165_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2509/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1442_reg_99165_reg.
DSP Report: register mul_ln1118_1442_reg_99165_reg is absorbed into DSP mul_ln1118_1442_reg_99165_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2413/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1442_reg_99165_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2413/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1442_reg_99165_reg.
DSP Report: Generating DSP mul_ln1118_1446_reg_99185_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1440_reg_82185_reg is absorbed into DSP mul_ln1118_1446_reg_99185_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2417/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1446_reg_99185_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2417/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1446_reg_99185_reg.
DSP Report: register mul_ln1118_1446_reg_99185_reg is absorbed into DSP mul_ln1118_1446_reg_99185_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2417/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1446_reg_99185_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2417/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1446_reg_99185_reg.
DSP Report: Generating DSP mul_ln1118_1444_reg_99175_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1438_reg_82175_reg is absorbed into DSP mul_ln1118_1444_reg_99175_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2415/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1444_reg_99175_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2415/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1444_reg_99175_reg.
DSP Report: register mul_ln1118_1444_reg_99175_reg is absorbed into DSP mul_ln1118_1444_reg_99175_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2415/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1444_reg_99175_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2415/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1444_reg_99175_reg.
DSP Report: Generating DSP mul_ln1118_1445_reg_99180_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1439_reg_82180_reg is absorbed into DSP mul_ln1118_1445_reg_99180_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2416/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1445_reg_99180_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2416/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1445_reg_99180_reg.
DSP Report: register mul_ln1118_1445_reg_99180_reg is absorbed into DSP mul_ln1118_1445_reg_99180_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2416/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1445_reg_99180_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2416/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1445_reg_99180_reg.
DSP Report: Generating DSP mul_ln1118_741_reg_95660_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_735_reg_78660_reg is absorbed into DSP mul_ln1118_741_reg_95660_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1712/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_741_reg_95660_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2504/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_741_reg_95660_reg.
DSP Report: register mul_ln1118_741_reg_95660_reg is absorbed into DSP mul_ln1118_741_reg_95660_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1712/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_741_reg_95660_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1712/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_741_reg_95660_reg.
DSP Report: Generating DSP mul_ln1118_739_reg_95650_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_733_reg_78650_reg is absorbed into DSP mul_ln1118_739_reg_95650_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1710/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_739_reg_95650_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2502/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_739_reg_95650_reg.
DSP Report: register mul_ln1118_739_reg_95650_reg is absorbed into DSP mul_ln1118_739_reg_95650_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1710/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_739_reg_95650_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1710/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_739_reg_95650_reg.
DSP Report: Generating DSP mul_ln1118_740_reg_95655_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_734_reg_78655_reg is absorbed into DSP mul_ln1118_740_reg_95655_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1711/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_740_reg_95655_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2503/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_740_reg_95655_reg.
DSP Report: register mul_ln1118_740_reg_95655_reg is absorbed into DSP mul_ln1118_740_reg_95655_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1711/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_740_reg_95655_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1711/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_740_reg_95655_reg.
DSP Report: Generating DSP mul_ln1118_744_reg_95675_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_738_reg_78675_reg is absorbed into DSP mul_ln1118_744_reg_95675_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1715/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_744_reg_95675_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2507/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_744_reg_95675_reg.
DSP Report: register mul_ln1118_744_reg_95675_reg is absorbed into DSP mul_ln1118_744_reg_95675_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1715/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_744_reg_95675_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1715/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_744_reg_95675_reg.
DSP Report: Generating DSP mul_ln1118_742_reg_95665_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_736_reg_78665_reg is absorbed into DSP mul_ln1118_742_reg_95665_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1713/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_742_reg_95665_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2505/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_742_reg_95665_reg.
DSP Report: register mul_ln1118_742_reg_95665_reg is absorbed into DSP mul_ln1118_742_reg_95665_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1713/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_742_reg_95665_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1713/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_742_reg_95665_reg.
DSP Report: Generating DSP mul_ln1118_743_reg_95670_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_737_reg_78670_reg is absorbed into DSP mul_ln1118_743_reg_95670_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1714/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_743_reg_95670_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2506/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_743_reg_95670_reg.
DSP Report: register mul_ln1118_743_reg_95670_reg is absorbed into DSP mul_ln1118_743_reg_95670_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1714/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_743_reg_95670_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1714/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_743_reg_95670_reg.
DSP Report: Generating DSP mul_ln1118_747_reg_95690_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_741_reg_78690_reg is absorbed into DSP mul_ln1118_747_reg_95690_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1718/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_747_reg_95690_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2510/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_747_reg_95690_reg.
DSP Report: register mul_ln1118_747_reg_95690_reg is absorbed into DSP mul_ln1118_747_reg_95690_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1718/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_747_reg_95690_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1718/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_747_reg_95690_reg.
DSP Report: Generating DSP mul_ln1118_746_reg_95685_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_740_reg_78685_reg is absorbed into DSP mul_ln1118_746_reg_95685_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1717/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_746_reg_95685_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2509/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_746_reg_95685_reg.
DSP Report: register mul_ln1118_746_reg_95685_reg is absorbed into DSP mul_ln1118_746_reg_95685_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1717/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_746_reg_95685_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1717/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_746_reg_95685_reg.
DSP Report: Generating DSP mul_ln1118_750_reg_95705_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_744_reg_78705_reg is absorbed into DSP mul_ln1118_750_reg_95705_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1721/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_750_reg_95705_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2417/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_750_reg_95705_reg.
DSP Report: register mul_ln1118_750_reg_95705_reg is absorbed into DSP mul_ln1118_750_reg_95705_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1721/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_750_reg_95705_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1721/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_750_reg_95705_reg.
DSP Report: Generating DSP mul_ln1118_748_reg_95695_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_742_reg_78695_reg is absorbed into DSP mul_ln1118_748_reg_95695_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1719/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_748_reg_95695_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2415/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_748_reg_95695_reg.
DSP Report: register mul_ln1118_748_reg_95695_reg is absorbed into DSP mul_ln1118_748_reg_95695_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1719/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_748_reg_95695_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1719/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_748_reg_95695_reg.
DSP Report: Generating DSP mul_ln1118_749_reg_95700_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_743_reg_78700_reg is absorbed into DSP mul_ln1118_749_reg_95700_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1720/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_749_reg_95700_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2416/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_749_reg_95700_reg.
DSP Report: register mul_ln1118_749_reg_95700_reg is absorbed into DSP mul_ln1118_749_reg_95700_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1720/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_749_reg_95700_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1720/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_749_reg_95700_reg.
DSP Report: Generating DSP mul_ln1118_387_reg_93890_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_381_reg_76890_reg is absorbed into DSP mul_ln1118_387_reg_93890_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1358/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_387_reg_93890_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2510/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_387_reg_93890_reg.
DSP Report: register mul_ln1118_387_reg_93890_reg is absorbed into DSP mul_ln1118_387_reg_93890_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1358/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_387_reg_93890_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1358/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_387_reg_93890_reg.
DSP Report: Generating DSP mul_ln1118_386_reg_93885_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_380_reg_76885_reg is absorbed into DSP mul_ln1118_386_reg_93885_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1357/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_386_reg_93885_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2509/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_386_reg_93885_reg.
DSP Report: register mul_ln1118_386_reg_93885_reg is absorbed into DSP mul_ln1118_386_reg_93885_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1357/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_386_reg_93885_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1357/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_386_reg_93885_reg.
DSP Report: Generating DSP mul_ln1118_813_reg_96020_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_807_reg_79020_reg is absorbed into DSP mul_ln1118_813_reg_96020_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1784/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_813_reg_96020_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2504/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_813_reg_96020_reg.
DSP Report: register mul_ln1118_813_reg_96020_reg is absorbed into DSP mul_ln1118_813_reg_96020_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1784/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_813_reg_96020_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1784/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_813_reg_96020_reg.
DSP Report: Generating DSP mul_ln1118_811_reg_96010_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_805_reg_79010_reg is absorbed into DSP mul_ln1118_811_reg_96010_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1782/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_811_reg_96010_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2502/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_811_reg_96010_reg.
DSP Report: register mul_ln1118_811_reg_96010_reg is absorbed into DSP mul_ln1118_811_reg_96010_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1782/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_811_reg_96010_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1782/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_811_reg_96010_reg.
DSP Report: Generating DSP mul_ln1118_812_reg_96015_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_806_reg_79015_reg is absorbed into DSP mul_ln1118_812_reg_96015_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1783/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_812_reg_96015_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2503/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_812_reg_96015_reg.
DSP Report: register mul_ln1118_812_reg_96015_reg is absorbed into DSP mul_ln1118_812_reg_96015_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1783/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_812_reg_96015_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1783/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_812_reg_96015_reg.
DSP Report: Generating DSP mul_ln1118_384_reg_93875_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_378_reg_76875_reg is absorbed into DSP mul_ln1118_384_reg_93875_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1355/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_384_reg_93875_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2507/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_384_reg_93875_reg.
DSP Report: register mul_ln1118_384_reg_93875_reg is absorbed into DSP mul_ln1118_384_reg_93875_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1355/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_384_reg_93875_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1355/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_384_reg_93875_reg.
DSP Report: Generating DSP mul_ln1118_382_reg_93865_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_376_reg_76865_reg is absorbed into DSP mul_ln1118_382_reg_93865_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1353/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_382_reg_93865_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2505/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_382_reg_93865_reg.
DSP Report: register mul_ln1118_382_reg_93865_reg is absorbed into DSP mul_ln1118_382_reg_93865_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1353/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_382_reg_93865_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1353/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_382_reg_93865_reg.
DSP Report: Generating DSP mul_ln1118_383_reg_93870_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_377_reg_76870_reg is absorbed into DSP mul_ln1118_383_reg_93870_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1354/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_383_reg_93870_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2506/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_383_reg_93870_reg.
DSP Report: register mul_ln1118_383_reg_93870_reg is absorbed into DSP mul_ln1118_383_reg_93870_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1354/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_383_reg_93870_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1354/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_383_reg_93870_reg.
DSP Report: Generating DSP mul_ln1118_789_reg_95900_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_783_reg_78900_reg is absorbed into DSP mul_ln1118_789_reg_95900_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1760/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_789_reg_95900_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2504/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_789_reg_95900_reg.
DSP Report: register mul_ln1118_789_reg_95900_reg is absorbed into DSP mul_ln1118_789_reg_95900_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1760/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_789_reg_95900_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1760/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_789_reg_95900_reg.
DSP Report: Generating DSP mul_ln1118_787_reg_95890_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_781_reg_78890_reg is absorbed into DSP mul_ln1118_787_reg_95890_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1758/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_787_reg_95890_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2502/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_787_reg_95890_reg.
DSP Report: register mul_ln1118_787_reg_95890_reg is absorbed into DSP mul_ln1118_787_reg_95890_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1758/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_787_reg_95890_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1758/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_787_reg_95890_reg.
DSP Report: Generating DSP mul_ln1118_788_reg_95895_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_782_reg_78895_reg is absorbed into DSP mul_ln1118_788_reg_95895_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1759/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_788_reg_95895_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2503/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_788_reg_95895_reg.
DSP Report: register mul_ln1118_788_reg_95895_reg is absorbed into DSP mul_ln1118_788_reg_95895_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1759/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_788_reg_95895_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1759/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_788_reg_95895_reg.
DSP Report: Generating DSP mul_ln1118_792_reg_95915_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_786_reg_78915_reg is absorbed into DSP mul_ln1118_792_reg_95915_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1763/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_792_reg_95915_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2507/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_792_reg_95915_reg.
DSP Report: register mul_ln1118_792_reg_95915_reg is absorbed into DSP mul_ln1118_792_reg_95915_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1763/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_792_reg_95915_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1763/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_792_reg_95915_reg.
DSP Report: Generating DSP mul_ln1118_790_reg_95905_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_784_reg_78905_reg is absorbed into DSP mul_ln1118_790_reg_95905_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1761/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_790_reg_95905_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2505/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_790_reg_95905_reg.
DSP Report: register mul_ln1118_790_reg_95905_reg is absorbed into DSP mul_ln1118_790_reg_95905_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1761/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_790_reg_95905_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1761/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_790_reg_95905_reg.
DSP Report: Generating DSP mul_ln1118_791_reg_95910_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_785_reg_78910_reg is absorbed into DSP mul_ln1118_791_reg_95910_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1762/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_791_reg_95910_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2506/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_791_reg_95910_reg.
DSP Report: register mul_ln1118_791_reg_95910_reg is absorbed into DSP mul_ln1118_791_reg_95910_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1762/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_791_reg_95910_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1762/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_791_reg_95910_reg.
DSP Report: Generating DSP mul_ln1118_793_reg_95920_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_787_reg_78920_reg is absorbed into DSP mul_ln1118_793_reg_95920_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1764/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_793_reg_95920_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2508/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_793_reg_95920_reg.
DSP Report: register mul_ln1118_793_reg_95920_reg is absorbed into DSP mul_ln1118_793_reg_95920_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1764/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_793_reg_95920_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1764/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_793_reg_95920_reg.
DSP Report: Generating DSP mul_ln1118_795_reg_95930_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_789_reg_78930_reg is absorbed into DSP mul_ln1118_795_reg_95930_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1766/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_795_reg_95930_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2510/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_795_reg_95930_reg.
DSP Report: register mul_ln1118_795_reg_95930_reg is absorbed into DSP mul_ln1118_795_reg_95930_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1766/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_795_reg_95930_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1766/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_795_reg_95930_reg.
DSP Report: Generating DSP mul_ln1118_794_reg_95925_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_788_reg_78925_reg is absorbed into DSP mul_ln1118_794_reg_95925_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1765/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_794_reg_95925_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2509/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_794_reg_95925_reg.
DSP Report: register mul_ln1118_794_reg_95925_reg is absorbed into DSP mul_ln1118_794_reg_95925_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1765/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_794_reg_95925_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1765/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_794_reg_95925_reg.
DSP Report: Generating DSP mul_ln1118_798_reg_95945_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_792_reg_78945_reg is absorbed into DSP mul_ln1118_798_reg_95945_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1769/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_798_reg_95945_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2417/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_798_reg_95945_reg.
DSP Report: register mul_ln1118_798_reg_95945_reg is absorbed into DSP mul_ln1118_798_reg_95945_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1769/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_798_reg_95945_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1769/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_798_reg_95945_reg.
DSP Report: Generating DSP mul_ln1118_796_reg_95935_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_790_reg_78935_reg is absorbed into DSP mul_ln1118_796_reg_95935_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1767/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_796_reg_95935_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2415/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_796_reg_95935_reg.
DSP Report: register mul_ln1118_796_reg_95935_reg is absorbed into DSP mul_ln1118_796_reg_95935_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1767/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_796_reg_95935_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1767/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_796_reg_95935_reg.
DSP Report: Generating DSP mul_ln1118_797_reg_95940_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_791_reg_78940_reg is absorbed into DSP mul_ln1118_797_reg_95940_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1768/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_797_reg_95940_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2416/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_797_reg_95940_reg.
DSP Report: register mul_ln1118_797_reg_95940_reg is absorbed into DSP mul_ln1118_797_reg_95940_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1768/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_797_reg_95940_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1768/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_797_reg_95940_reg.
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP mul_ln1118_1497_reg_99440_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2468/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1497_reg_99440_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1196/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1497_reg_99440_reg.
DSP Report: register mul_ln1118_1497_reg_99440_reg is absorbed into DSP mul_ln1118_1497_reg_99440_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2468/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1497_reg_99440_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2468/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1497_reg_99440_reg.
DSP Report: Generating DSP mul_ln1118_1495_reg_99430_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2466/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1495_reg_99430_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1194/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1495_reg_99430_reg.
DSP Report: register mul_ln1118_1495_reg_99430_reg is absorbed into DSP mul_ln1118_1495_reg_99430_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2466/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1495_reg_99430_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2466/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1495_reg_99430_reg.
DSP Report: Generating DSP mul_ln1118_1496_reg_99435_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2467/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1496_reg_99435_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1195/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1496_reg_99435_reg.
DSP Report: register mul_ln1118_1496_reg_99435_reg is absorbed into DSP mul_ln1118_1496_reg_99435_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2467/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1496_reg_99435_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2467/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1496_reg_99435_reg.
DSP Report: Generating DSP mul_ln1118_1500_reg_99455_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2471/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1500_reg_99455_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1151/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1500_reg_99455_reg.
DSP Report: register mul_ln1118_1500_reg_99455_reg is absorbed into DSP mul_ln1118_1500_reg_99455_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2471/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1500_reg_99455_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2471/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1500_reg_99455_reg.
DSP Report: Generating DSP mul_ln1118_1498_reg_99445_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2469/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1498_reg_99445_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1365/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1498_reg_99445_reg.
DSP Report: register mul_ln1118_1498_reg_99445_reg is absorbed into DSP mul_ln1118_1498_reg_99445_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2469/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1498_reg_99445_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2469/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1498_reg_99445_reg.
DSP Report: Generating DSP mul_ln1118_1499_reg_99450_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2470/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1499_reg_99450_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1366/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1499_reg_99450_reg.
DSP Report: register mul_ln1118_1499_reg_99450_reg is absorbed into DSP mul_ln1118_1499_reg_99450_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2470/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1499_reg_99450_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2470/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1499_reg_99450_reg.
DSP Report: Generating DSP mul_ln1118_1501_reg_99460_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2472/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1501_reg_99460_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2064/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1501_reg_99460_reg.
DSP Report: register mul_ln1118_1501_reg_99460_reg is absorbed into DSP mul_ln1118_1501_reg_99460_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2472/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1501_reg_99460_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2472/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1501_reg_99460_reg.
DSP Report: Generating DSP mul_ln1118_1503_reg_99470_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2474/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1503_reg_99470_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2066/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1503_reg_99470_reg.
DSP Report: register mul_ln1118_1503_reg_99470_reg is absorbed into DSP mul_ln1118_1503_reg_99470_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2474/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1503_reg_99470_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2474/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1503_reg_99470_reg.
DSP Report: Generating DSP mul_ln1118_1502_reg_99465_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2473/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1502_reg_99465_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2065/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1502_reg_99465_reg.
DSP Report: register mul_ln1118_1502_reg_99465_reg is absorbed into DSP mul_ln1118_1502_reg_99465_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2473/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1502_reg_99465_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2473/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1502_reg_99465_reg.
DSP Report: Generating DSP mul_ln1118_609_reg_95000_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1580/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_609_reg_95000_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1196/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_609_reg_95000_reg.
DSP Report: register mul_ln1118_609_reg_95000_reg is absorbed into DSP mul_ln1118_609_reg_95000_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1580/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_609_reg_95000_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1580/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_609_reg_95000_reg.
DSP Report: Generating DSP mul_ln1118_607_reg_94990_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1578/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_607_reg_94990_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1194/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_607_reg_94990_reg.
DSP Report: register mul_ln1118_607_reg_94990_reg is absorbed into DSP mul_ln1118_607_reg_94990_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1578/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_607_reg_94990_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1578/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_607_reg_94990_reg.
DSP Report: Generating DSP mul_ln1118_608_reg_94995_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1579/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_608_reg_94995_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1195/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_608_reg_94995_reg.
DSP Report: register mul_ln1118_608_reg_94995_reg is absorbed into DSP mul_ln1118_608_reg_94995_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1579/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_608_reg_94995_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1579/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_608_reg_94995_reg.
DSP Report: Generating DSP mul_ln1118_612_reg_95015_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1583/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_612_reg_95015_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1151/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_612_reg_95015_reg.
DSP Report: register mul_ln1118_612_reg_95015_reg is absorbed into DSP mul_ln1118_612_reg_95015_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1583/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_612_reg_95015_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1583/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_612_reg_95015_reg.
DSP Report: Generating DSP mul_ln1118_610_reg_95005_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1581/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_610_reg_95005_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1365/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_610_reg_95005_reg.
DSP Report: register mul_ln1118_610_reg_95005_reg is absorbed into DSP mul_ln1118_610_reg_95005_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1581/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_610_reg_95005_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1581/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_610_reg_95005_reg.
DSP Report: Generating DSP mul_ln1118_611_reg_95010_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1582/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_611_reg_95010_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1366/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_611_reg_95010_reg.
DSP Report: register mul_ln1118_611_reg_95010_reg is absorbed into DSP mul_ln1118_611_reg_95010_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1582/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_611_reg_95010_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1582/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_611_reg_95010_reg.
DSP Report: Generating DSP mul_ln1118_613_reg_95020_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1584/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_613_reg_95020_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2064/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_613_reg_95020_reg.
DSP Report: register mul_ln1118_613_reg_95020_reg is absorbed into DSP mul_ln1118_613_reg_95020_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1584/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_613_reg_95020_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1584/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_613_reg_95020_reg.
DSP Report: Generating DSP mul_ln1118_615_reg_95030_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1586/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_615_reg_95030_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2066/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_615_reg_95030_reg.
DSP Report: register mul_ln1118_615_reg_95030_reg is absorbed into DSP mul_ln1118_615_reg_95030_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1586/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_615_reg_95030_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1586/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_615_reg_95030_reg.
DSP Report: Generating DSP mul_ln1118_614_reg_95025_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1585/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_614_reg_95025_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2065/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_614_reg_95025_reg.
DSP Report: register mul_ln1118_614_reg_95025_reg is absorbed into DSP mul_ln1118_614_reg_95025_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1585/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_614_reg_95025_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1585/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_614_reg_95025_reg.
DSP Report: Generating DSP mul_ln1118_618_reg_95045_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1589/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_618_reg_95045_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2069/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_618_reg_95045_reg.
DSP Report: register mul_ln1118_618_reg_95045_reg is absorbed into DSP mul_ln1118_618_reg_95045_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1589/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_618_reg_95045_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1589/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_618_reg_95045_reg.
DSP Report: Generating DSP mul_ln1118_616_reg_95035_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1587/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_616_reg_95035_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2067/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_616_reg_95035_reg.
DSP Report: register mul_ln1118_616_reg_95035_reg is absorbed into DSP mul_ln1118_616_reg_95035_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1587/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_616_reg_95035_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1587/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_616_reg_95035_reg.
DSP Report: Generating DSP mul_ln1118_617_reg_95040_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1588/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_617_reg_95040_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2068/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_617_reg_95040_reg.
DSP Report: register mul_ln1118_617_reg_95040_reg is absorbed into DSP mul_ln1118_617_reg_95040_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1588/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_617_reg_95040_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1588/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_617_reg_95040_reg.
DSP Report: Generating DSP mul_ln1118_1329_reg_98600_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2300/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1329_reg_98600_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1196/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1329_reg_98600_reg.
DSP Report: register mul_ln1118_1329_reg_98600_reg is absorbed into DSP mul_ln1118_1329_reg_98600_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2300/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1329_reg_98600_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2300/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1329_reg_98600_reg.
DSP Report: Generating DSP mul_ln1118_1327_reg_98590_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2298/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1327_reg_98590_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1194/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1327_reg_98590_reg.
DSP Report: register mul_ln1118_1327_reg_98590_reg is absorbed into DSP mul_ln1118_1327_reg_98590_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2298/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1327_reg_98590_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2298/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1327_reg_98590_reg.
DSP Report: Generating DSP mul_ln1118_1328_reg_98595_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2299/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1328_reg_98595_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1195/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1328_reg_98595_reg.
DSP Report: register mul_ln1118_1328_reg_98595_reg is absorbed into DSP mul_ln1118_1328_reg_98595_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2299/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1328_reg_98595_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2299/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1328_reg_98595_reg.
DSP Report: Generating DSP mul_ln1118_1332_reg_98615_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2303/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1332_reg_98615_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1151/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1332_reg_98615_reg.
DSP Report: register mul_ln1118_1332_reg_98615_reg is absorbed into DSP mul_ln1118_1332_reg_98615_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2303/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1332_reg_98615_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2303/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1332_reg_98615_reg.
DSP Report: Generating DSP mul_ln1118_1330_reg_98605_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2301/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1330_reg_98605_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1365/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1330_reg_98605_reg.
DSP Report: register mul_ln1118_1330_reg_98605_reg is absorbed into DSP mul_ln1118_1330_reg_98605_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2301/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1330_reg_98605_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2301/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1330_reg_98605_reg.
DSP Report: Generating DSP mul_ln1118_1331_reg_98610_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2302/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1331_reg_98610_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1366/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1331_reg_98610_reg.
DSP Report: register mul_ln1118_1331_reg_98610_reg is absorbed into DSP mul_ln1118_1331_reg_98610_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2302/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1331_reg_98610_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2302/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1331_reg_98610_reg.
DSP Report: Generating DSP mul_ln1118_1333_reg_98620_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2304/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1333_reg_98620_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2064/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1333_reg_98620_reg.
DSP Report: register mul_ln1118_1333_reg_98620_reg is absorbed into DSP mul_ln1118_1333_reg_98620_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2304/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1333_reg_98620_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2304/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1333_reg_98620_reg.
DSP Report: Generating DSP mul_ln1118_1335_reg_98630_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2306/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1335_reg_98630_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2066/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1335_reg_98630_reg.
DSP Report: register mul_ln1118_1335_reg_98630_reg is absorbed into DSP mul_ln1118_1335_reg_98630_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2306/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1335_reg_98630_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2306/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1335_reg_98630_reg.
DSP Report: Generating DSP mul_ln1118_1334_reg_98625_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2305/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1334_reg_98625_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2065/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1334_reg_98625_reg.
DSP Report: register mul_ln1118_1334_reg_98625_reg is absorbed into DSP mul_ln1118_1334_reg_98625_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2305/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1334_reg_98625_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2305/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1334_reg_98625_reg.
DSP Report: Generating DSP mul_ln1118_1338_reg_98645_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2309/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1338_reg_98645_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2069/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1338_reg_98645_reg.
DSP Report: register mul_ln1118_1338_reg_98645_reg is absorbed into DSP mul_ln1118_1338_reg_98645_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2309/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1338_reg_98645_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2309/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1338_reg_98645_reg.
DSP Report: Generating DSP mul_ln1118_1336_reg_98635_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2307/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1336_reg_98635_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2067/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1336_reg_98635_reg.
DSP Report: register mul_ln1118_1336_reg_98635_reg is absorbed into DSP mul_ln1118_1336_reg_98635_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2307/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1336_reg_98635_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2307/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1336_reg_98635_reg.
DSP Report: Generating DSP mul_ln1118_1337_reg_98640_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2308/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1337_reg_98640_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2068/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1337_reg_98640_reg.
DSP Report: register mul_ln1118_1337_reg_98640_reg is absorbed into DSP mul_ln1118_1337_reg_98640_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2308/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1337_reg_98640_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2308/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1337_reg_98640_reg.
DSP Report: Generating DSP mul_ln1118_1356_reg_98735_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2327/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1356_reg_98735_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1151/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1356_reg_98735_reg.
DSP Report: register mul_ln1118_1356_reg_98735_reg is absorbed into DSP mul_ln1118_1356_reg_98735_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2327/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1356_reg_98735_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2327/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1356_reg_98735_reg.
DSP Report: Generating DSP mul_ln1118_1354_reg_98725_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2325/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1354_reg_98725_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1365/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1354_reg_98725_reg.
DSP Report: register mul_ln1118_1354_reg_98725_reg is absorbed into DSP mul_ln1118_1354_reg_98725_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2325/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1354_reg_98725_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2325/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1354_reg_98725_reg.
DSP Report: Generating DSP mul_ln1118_1355_reg_98730_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2326/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1355_reg_98730_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1366/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1355_reg_98730_reg.
DSP Report: register mul_ln1118_1355_reg_98730_reg is absorbed into DSP mul_ln1118_1355_reg_98730_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2326/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1355_reg_98730_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2326/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1355_reg_98730_reg.
DSP Report: Generating DSP mul_ln1118_636_reg_95135_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1607/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_636_reg_95135_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1151/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_636_reg_95135_reg.
DSP Report: register mul_ln1118_636_reg_95135_reg is absorbed into DSP mul_ln1118_636_reg_95135_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1607/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_636_reg_95135_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1607/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_636_reg_95135_reg.
DSP Report: Generating DSP mul_ln1118_634_reg_95125_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1605/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_634_reg_95125_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1365/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_634_reg_95125_reg.
DSP Report: register mul_ln1118_634_reg_95125_reg is absorbed into DSP mul_ln1118_634_reg_95125_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1605/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_634_reg_95125_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1605/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_634_reg_95125_reg.
DSP Report: Generating DSP mul_ln1118_635_reg_95130_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1606/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_635_reg_95130_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1366/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_635_reg_95130_reg.
DSP Report: register mul_ln1118_635_reg_95130_reg is absorbed into DSP mul_ln1118_635_reg_95130_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1606/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_635_reg_95130_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1606/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_635_reg_95130_reg.
DSP Report: Generating DSP mul_ln1118_642_reg_95165_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1613/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_642_reg_95165_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2069/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_642_reg_95165_reg.
DSP Report: register mul_ln1118_642_reg_95165_reg is absorbed into DSP mul_ln1118_642_reg_95165_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1613/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_642_reg_95165_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1613/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_642_reg_95165_reg.
DSP Report: Generating DSP mul_ln1118_640_reg_95155_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1611/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_640_reg_95155_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2067/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_640_reg_95155_reg.
DSP Report: register mul_ln1118_640_reg_95155_reg is absorbed into DSP mul_ln1118_640_reg_95155_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1611/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_640_reg_95155_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1611/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_640_reg_95155_reg.
DSP Report: Generating DSP mul_ln1118_641_reg_95160_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1612/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_641_reg_95160_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2068/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_641_reg_95160_reg.
DSP Report: register mul_ln1118_641_reg_95160_reg is absorbed into DSP mul_ln1118_641_reg_95160_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1612/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_641_reg_95160_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1612/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_641_reg_95160_reg.
DSP Report: Generating DSP mul_ln1118_1362_reg_98765_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2333/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1362_reg_98765_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2069/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1362_reg_98765_reg.
DSP Report: register mul_ln1118_1362_reg_98765_reg is absorbed into DSP mul_ln1118_1362_reg_98765_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2333/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1362_reg_98765_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2333/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1362_reg_98765_reg.
DSP Report: Generating DSP mul_ln1118_1360_reg_98755_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2331/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1360_reg_98755_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2067/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1360_reg_98755_reg.
DSP Report: register mul_ln1118_1360_reg_98755_reg is absorbed into DSP mul_ln1118_1360_reg_98755_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2331/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1360_reg_98755_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2331/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1360_reg_98755_reg.
DSP Report: Generating DSP mul_ln1118_1361_reg_98760_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2332/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1361_reg_98760_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2068/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1361_reg_98760_reg.
DSP Report: register mul_ln1118_1361_reg_98760_reg is absorbed into DSP mul_ln1118_1361_reg_98760_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2332/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1361_reg_98760_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2332/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1361_reg_98760_reg.
DSP Report: Generating DSP mul_ln1118_537_reg_94640_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1508/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_537_reg_94640_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1196/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_537_reg_94640_reg.
DSP Report: register mul_ln1118_537_reg_94640_reg is absorbed into DSP mul_ln1118_537_reg_94640_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1508/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_537_reg_94640_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1508/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_537_reg_94640_reg.
DSP Report: Generating DSP mul_ln1118_535_reg_94630_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1506/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_535_reg_94630_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1194/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_535_reg_94630_reg.
DSP Report: register mul_ln1118_535_reg_94630_reg is absorbed into DSP mul_ln1118_535_reg_94630_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1506/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_535_reg_94630_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1506/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_535_reg_94630_reg.
DSP Report: Generating DSP mul_ln1118_536_reg_94635_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1507/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_536_reg_94635_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1195/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_536_reg_94635_reg.
DSP Report: register mul_ln1118_536_reg_94635_reg is absorbed into DSP mul_ln1118_536_reg_94635_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1507/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_536_reg_94635_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1507/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_536_reg_94635_reg.
DSP Report: Generating DSP mul_ln1118_540_reg_94655_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1511/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_540_reg_94655_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1151/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_540_reg_94655_reg.
DSP Report: register mul_ln1118_540_reg_94655_reg is absorbed into DSP mul_ln1118_540_reg_94655_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1511/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_540_reg_94655_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1511/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_540_reg_94655_reg.
DSP Report: Generating DSP mul_ln1118_538_reg_94645_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1509/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_538_reg_94645_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1365/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_538_reg_94645_reg.
DSP Report: register mul_ln1118_538_reg_94645_reg is absorbed into DSP mul_ln1118_538_reg_94645_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1509/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_538_reg_94645_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1509/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_538_reg_94645_reg.
DSP Report: Generating DSP mul_ln1118_539_reg_94650_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1510/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_539_reg_94650_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1366/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_539_reg_94650_reg.
DSP Report: register mul_ln1118_539_reg_94650_reg is absorbed into DSP mul_ln1118_539_reg_94650_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1510/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_539_reg_94650_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1510/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_539_reg_94650_reg.
DSP Report: Generating DSP mul_ln1118_541_reg_94660_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1512/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_541_reg_94660_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2064/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_541_reg_94660_reg.
DSP Report: register mul_ln1118_541_reg_94660_reg is absorbed into DSP mul_ln1118_541_reg_94660_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1512/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_541_reg_94660_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1512/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_541_reg_94660_reg.
DSP Report: Generating DSP mul_ln1118_543_reg_94670_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1514/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_543_reg_94670_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2066/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_543_reg_94670_reg.
DSP Report: register mul_ln1118_543_reg_94670_reg is absorbed into DSP mul_ln1118_543_reg_94670_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1514/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_543_reg_94670_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1514/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_543_reg_94670_reg.
DSP Report: Generating DSP mul_ln1118_542_reg_94665_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1513/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_542_reg_94665_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2065/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_542_reg_94665_reg.
DSP Report: register mul_ln1118_542_reg_94665_reg is absorbed into DSP mul_ln1118_542_reg_94665_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1513/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_542_reg_94665_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1513/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_542_reg_94665_reg.
DSP Report: Generating DSP mul_ln1118_549_reg_94700_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1520/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_549_reg_94700_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2192/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_549_reg_94700_reg.
DSP Report: register mul_ln1118_549_reg_94700_reg is absorbed into DSP mul_ln1118_549_reg_94700_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1520/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_549_reg_94700_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1520/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_549_reg_94700_reg.
DSP Report: Generating DSP mul_ln1118_547_reg_94690_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1518/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_547_reg_94690_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2022/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_547_reg_94690_reg.
DSP Report: register mul_ln1118_547_reg_94690_reg is absorbed into DSP mul_ln1118_547_reg_94690_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1518/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_547_reg_94690_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1518/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_547_reg_94690_reg.
DSP Report: Generating DSP mul_ln1118_548_reg_94695_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1519/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_548_reg_94695_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2191/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_548_reg_94695_reg.
DSP Report: register mul_ln1118_548_reg_94695_reg is absorbed into DSP mul_ln1118_548_reg_94695_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1519/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_548_reg_94695_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1519/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_548_reg_94695_reg.
DSP Report: Generating DSP mul_ln1118_552_reg_94715_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1523/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_552_reg_94715_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1283/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_552_reg_94715_reg.
DSP Report: register mul_ln1118_552_reg_94715_reg is absorbed into DSP mul_ln1118_552_reg_94715_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1523/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_552_reg_94715_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1523/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_552_reg_94715_reg.
DSP Report: Generating DSP mul_ln1118_550_reg_94705_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1521/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_550_reg_94705_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1281/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_550_reg_94705_reg.
DSP Report: register mul_ln1118_550_reg_94705_reg is absorbed into DSP mul_ln1118_550_reg_94705_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1521/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_550_reg_94705_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1521/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_550_reg_94705_reg.
DSP Report: Generating DSP mul_ln1118_551_reg_94710_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1522/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_551_reg_94710_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1282/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_551_reg_94710_reg.
DSP Report: register mul_ln1118_551_reg_94710_reg is absorbed into DSP mul_ln1118_551_reg_94710_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1522/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_551_reg_94710_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1522/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_551_reg_94710_reg.
DSP Report: Generating DSP mul_ln1118_1305_reg_98480_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2276/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1305_reg_98480_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1196/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1305_reg_98480_reg.
DSP Report: register mul_ln1118_1305_reg_98480_reg is absorbed into DSP mul_ln1118_1305_reg_98480_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2276/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1305_reg_98480_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2276/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1305_reg_98480_reg.
DSP Report: Generating DSP mul_ln1118_1303_reg_98470_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2274/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1303_reg_98470_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1194/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1303_reg_98470_reg.
DSP Report: register mul_ln1118_1303_reg_98470_reg is absorbed into DSP mul_ln1118_1303_reg_98470_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2274/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1303_reg_98470_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2274/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1303_reg_98470_reg.
DSP Report: Generating DSP mul_ln1118_1304_reg_98475_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2275/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1304_reg_98475_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1195/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1304_reg_98475_reg.
DSP Report: register mul_ln1118_1304_reg_98475_reg is absorbed into DSP mul_ln1118_1304_reg_98475_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2275/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1304_reg_98475_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2275/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1304_reg_98475_reg.
DSP Report: Generating DSP mul_ln1118_1308_reg_98495_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2279/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1308_reg_98495_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1151/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1308_reg_98495_reg.
DSP Report: register mul_ln1118_1308_reg_98495_reg is absorbed into DSP mul_ln1118_1308_reg_98495_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2279/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1308_reg_98495_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2279/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1308_reg_98495_reg.
DSP Report: Generating DSP mul_ln1118_1306_reg_98485_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2277/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1306_reg_98485_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1365/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1306_reg_98485_reg.
DSP Report: register mul_ln1118_1306_reg_98485_reg is absorbed into DSP mul_ln1118_1306_reg_98485_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2277/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1306_reg_98485_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2277/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1306_reg_98485_reg.
DSP Report: Generating DSP mul_ln1118_1307_reg_98490_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2278/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1307_reg_98490_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1366/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1307_reg_98490_reg.
DSP Report: register mul_ln1118_1307_reg_98490_reg is absorbed into DSP mul_ln1118_1307_reg_98490_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2278/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1307_reg_98490_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2278/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1307_reg_98490_reg.
DSP Report: Generating DSP mul_ln1118_1309_reg_98500_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2280/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1309_reg_98500_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2064/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1309_reg_98500_reg.
DSP Report: register mul_ln1118_1309_reg_98500_reg is absorbed into DSP mul_ln1118_1309_reg_98500_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2280/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1309_reg_98500_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2280/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1309_reg_98500_reg.
DSP Report: Generating DSP mul_ln1118_1311_reg_98510_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2282/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1311_reg_98510_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2066/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1311_reg_98510_reg.
DSP Report: register mul_ln1118_1311_reg_98510_reg is absorbed into DSP mul_ln1118_1311_reg_98510_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2282/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1311_reg_98510_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2282/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1311_reg_98510_reg.
DSP Report: Generating DSP mul_ln1118_1310_reg_98505_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2281/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1310_reg_98505_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2065/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1310_reg_98505_reg.
DSP Report: register mul_ln1118_1310_reg_98505_reg is absorbed into DSP mul_ln1118_1310_reg_98505_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2281/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1310_reg_98505_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2281/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1310_reg_98505_reg.
DSP Report: Generating DSP mul_ln1118_1314_reg_98525_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2285/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1314_reg_98525_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2069/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1314_reg_98525_reg.
DSP Report: register mul_ln1118_1314_reg_98525_reg is absorbed into DSP mul_ln1118_1314_reg_98525_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2285/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1314_reg_98525_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2285/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1314_reg_98525_reg.
DSP Report: Generating DSP mul_ln1118_1312_reg_98515_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2283/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1312_reg_98515_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2067/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1312_reg_98515_reg.
DSP Report: register mul_ln1118_1312_reg_98515_reg is absorbed into DSP mul_ln1118_1312_reg_98515_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2283/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1312_reg_98515_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2283/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1312_reg_98515_reg.
DSP Report: Generating DSP mul_ln1118_1313_reg_98520_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2284/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1313_reg_98520_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2068/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1313_reg_98520_reg.
DSP Report: register mul_ln1118_1313_reg_98520_reg is absorbed into DSP mul_ln1118_1313_reg_98520_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2284/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1313_reg_98520_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2284/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1313_reg_98520_reg.
DSP Report: Generating DSP mul_ln1118_681_reg_95360_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1652/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_681_reg_95360_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1196/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_681_reg_95360_reg.
DSP Report: register mul_ln1118_681_reg_95360_reg is absorbed into DSP mul_ln1118_681_reg_95360_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1652/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_681_reg_95360_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1652/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_681_reg_95360_reg.
DSP Report: Generating DSP mul_ln1118_679_reg_95350_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1650/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_679_reg_95350_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1194/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_679_reg_95350_reg.
DSP Report: register mul_ln1118_679_reg_95350_reg is absorbed into DSP mul_ln1118_679_reg_95350_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1650/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_679_reg_95350_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1650/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_679_reg_95350_reg.
DSP Report: Generating DSP mul_ln1118_680_reg_95355_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1651/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_680_reg_95355_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1195/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_680_reg_95355_reg.
DSP Report: register mul_ln1118_680_reg_95355_reg is absorbed into DSP mul_ln1118_680_reg_95355_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1651/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_680_reg_95355_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1651/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_680_reg_95355_reg.
DSP Report: Generating DSP mul_ln1118_684_reg_95375_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1655/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_684_reg_95375_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1151/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_684_reg_95375_reg.
DSP Report: register mul_ln1118_684_reg_95375_reg is absorbed into DSP mul_ln1118_684_reg_95375_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1655/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_684_reg_95375_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1655/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_684_reg_95375_reg.
DSP Report: Generating DSP mul_ln1118_682_reg_95365_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1653/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_682_reg_95365_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1365/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_682_reg_95365_reg.
DSP Report: register mul_ln1118_682_reg_95365_reg is absorbed into DSP mul_ln1118_682_reg_95365_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1653/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_682_reg_95365_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1653/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_682_reg_95365_reg.
DSP Report: Generating DSP mul_ln1118_683_reg_95370_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1654/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_683_reg_95370_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1366/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_683_reg_95370_reg.
DSP Report: register mul_ln1118_683_reg_95370_reg is absorbed into DSP mul_ln1118_683_reg_95370_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1654/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_683_reg_95370_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1654/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_683_reg_95370_reg.
DSP Report: Generating DSP mul_ln1118_685_reg_95380_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1656/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_685_reg_95380_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2064/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_685_reg_95380_reg.
DSP Report: register mul_ln1118_685_reg_95380_reg is absorbed into DSP mul_ln1118_685_reg_95380_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1656/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_685_reg_95380_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1656/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_685_reg_95380_reg.
DSP Report: Generating DSP mul_ln1118_687_reg_95390_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1658/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_687_reg_95390_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2066/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_687_reg_95390_reg.
DSP Report: register mul_ln1118_687_reg_95390_reg is absorbed into DSP mul_ln1118_687_reg_95390_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1658/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_687_reg_95390_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1658/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_687_reg_95390_reg.
DSP Report: Generating DSP mul_ln1118_686_reg_95385_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1657/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_686_reg_95385_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2065/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_686_reg_95385_reg.
DSP Report: register mul_ln1118_686_reg_95385_reg is absorbed into DSP mul_ln1118_686_reg_95385_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1657/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_686_reg_95385_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1657/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_686_reg_95385_reg.
DSP Report: Generating DSP mul_ln1118_693_reg_95420_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1664/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_693_reg_95420_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2192/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_693_reg_95420_reg.
DSP Report: register mul_ln1118_693_reg_95420_reg is absorbed into DSP mul_ln1118_693_reg_95420_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1664/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_693_reg_95420_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1664/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_693_reg_95420_reg.
DSP Report: Generating DSP mul_ln1118_691_reg_95410_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1662/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_691_reg_95410_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2022/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_691_reg_95410_reg.
DSP Report: register mul_ln1118_691_reg_95410_reg is absorbed into DSP mul_ln1118_691_reg_95410_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1662/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_691_reg_95410_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1662/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_691_reg_95410_reg.
DSP Report: Generating DSP mul_ln1118_692_reg_95415_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1663/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_692_reg_95415_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2191/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_692_reg_95415_reg.
DSP Report: register mul_ln1118_692_reg_95415_reg is absorbed into DSP mul_ln1118_692_reg_95415_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1663/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_692_reg_95415_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1663/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_692_reg_95415_reg.
DSP Report: Generating DSP mul_ln1118_696_reg_95435_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1667/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_696_reg_95435_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1283/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_696_reg_95435_reg.
DSP Report: register mul_ln1118_696_reg_95435_reg is absorbed into DSP mul_ln1118_696_reg_95435_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1667/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_696_reg_95435_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1667/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_696_reg_95435_reg.
DSP Report: Generating DSP mul_ln1118_694_reg_95425_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1665/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_694_reg_95425_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1281/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_694_reg_95425_reg.
DSP Report: register mul_ln1118_694_reg_95425_reg is absorbed into DSP mul_ln1118_694_reg_95425_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1665/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_694_reg_95425_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1665/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_694_reg_95425_reg.
DSP Report: Generating DSP mul_ln1118_695_reg_95430_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1666/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_695_reg_95430_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1282/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_695_reg_95430_reg.
DSP Report: register mul_ln1118_695_reg_95430_reg is absorbed into DSP mul_ln1118_695_reg_95430_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1666/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_695_reg_95430_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1666/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_695_reg_95430_reg.
DSP Report: Generating DSP mul_ln1118_1389_reg_98900_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2360/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1389_reg_98900_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2192/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1389_reg_98900_reg.
DSP Report: register mul_ln1118_1389_reg_98900_reg is absorbed into DSP mul_ln1118_1389_reg_98900_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2360/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1389_reg_98900_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2360/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1389_reg_98900_reg.
DSP Report: Generating DSP mul_ln1118_1387_reg_98890_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2358/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1387_reg_98890_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2022/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1387_reg_98890_reg.
DSP Report: register mul_ln1118_1387_reg_98890_reg is absorbed into DSP mul_ln1118_1387_reg_98890_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2358/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1387_reg_98890_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2358/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1387_reg_98890_reg.
DSP Report: Generating DSP mul_ln1118_1388_reg_98895_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2359/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1388_reg_98895_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2191/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1388_reg_98895_reg.
DSP Report: register mul_ln1118_1388_reg_98895_reg is absorbed into DSP mul_ln1118_1388_reg_98895_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2359/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1388_reg_98895_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2359/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1388_reg_98895_reg.
DSP Report: Generating DSP mul_ln1118_1089_reg_97400_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2060/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1089_reg_97400_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1196/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1089_reg_97400_reg.
DSP Report: register mul_ln1118_1089_reg_97400_reg is absorbed into DSP mul_ln1118_1089_reg_97400_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2060/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1089_reg_97400_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2060/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1089_reg_97400_reg.
DSP Report: Generating DSP mul_ln1118_1087_reg_97390_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2058/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1087_reg_97390_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1194/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1087_reg_97390_reg.
DSP Report: register mul_ln1118_1087_reg_97390_reg is absorbed into DSP mul_ln1118_1087_reg_97390_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2058/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1087_reg_97390_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2058/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1087_reg_97390_reg.
DSP Report: Generating DSP mul_ln1118_1088_reg_97395_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2059/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1088_reg_97395_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1195/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1088_reg_97395_reg.
DSP Report: register mul_ln1118_1088_reg_97395_reg is absorbed into DSP mul_ln1118_1088_reg_97395_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2059/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1088_reg_97395_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2059/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1088_reg_97395_reg.
DSP Report: Generating DSP mul_ln1118_1092_reg_97415_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2063/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1092_reg_97415_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1151/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1092_reg_97415_reg.
DSP Report: register mul_ln1118_1092_reg_97415_reg is absorbed into DSP mul_ln1118_1092_reg_97415_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2063/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1092_reg_97415_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2063/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1092_reg_97415_reg.
DSP Report: Generating DSP mul_ln1118_1090_reg_97405_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2061/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1090_reg_97405_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1365/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1090_reg_97405_reg.
DSP Report: register mul_ln1118_1090_reg_97405_reg is absorbed into DSP mul_ln1118_1090_reg_97405_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2061/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1090_reg_97405_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2061/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1090_reg_97405_reg.
DSP Report: Generating DSP mul_ln1118_1091_reg_97410_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2062/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1091_reg_97410_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1366/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1091_reg_97410_reg.
DSP Report: register mul_ln1118_1091_reg_97410_reg is absorbed into DSP mul_ln1118_1091_reg_97410_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2062/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1091_reg_97410_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2062/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1091_reg_97410_reg.
DSP Report: Generating DSP mul_ln1118_1093_reg_97420_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2064/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1093_reg_97420_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2064/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1093_reg_97420_reg.
DSP Report: register mul_ln1118_1093_reg_97420_reg is absorbed into DSP mul_ln1118_1093_reg_97420_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2064/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1093_reg_97420_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2064/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1093_reg_97420_reg.
DSP Report: Generating DSP mul_ln1118_1095_reg_97430_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2066/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1095_reg_97430_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2066/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1095_reg_97430_reg.
DSP Report: register mul_ln1118_1095_reg_97430_reg is absorbed into DSP mul_ln1118_1095_reg_97430_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2066/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1095_reg_97430_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2066/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1095_reg_97430_reg.
DSP Report: Generating DSP mul_ln1118_1094_reg_97425_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2065/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1094_reg_97425_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2065/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1094_reg_97425_reg.
DSP Report: register mul_ln1118_1094_reg_97425_reg is absorbed into DSP mul_ln1118_1094_reg_97425_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2065/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1094_reg_97425_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2065/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1094_reg_97425_reg.
DSP Report: Generating DSP mul_ln1118_1098_reg_97445_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2069/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1098_reg_97445_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2069/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1098_reg_97445_reg.
DSP Report: register mul_ln1118_1098_reg_97445_reg is absorbed into DSP mul_ln1118_1098_reg_97445_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2069/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1098_reg_97445_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2069/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1098_reg_97445_reg.
DSP Report: Generating DSP mul_ln1118_1096_reg_97435_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2067/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1096_reg_97435_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2067/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1096_reg_97435_reg.
DSP Report: register mul_ln1118_1096_reg_97435_reg is absorbed into DSP mul_ln1118_1096_reg_97435_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2067/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1096_reg_97435_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2067/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1096_reg_97435_reg.
DSP Report: Generating DSP mul_ln1118_1097_reg_97440_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2068/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1097_reg_97440_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2068/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1097_reg_97440_reg.
DSP Report: register mul_ln1118_1097_reg_97440_reg is absorbed into DSP mul_ln1118_1097_reg_97440_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2068/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1097_reg_97440_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2068/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1097_reg_97440_reg.
DSP Report: Generating DSP mul_ln1118_492_reg_94415_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_486_reg_77415_reg is absorbed into DSP mul_ln1118_492_reg_94415_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1463/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_492_reg_94415_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1151/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_492_reg_94415_reg.
DSP Report: register mul_ln1118_492_reg_94415_reg is absorbed into DSP mul_ln1118_492_reg_94415_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1463/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_492_reg_94415_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1463/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_492_reg_94415_reg.
DSP Report: Generating DSP mul_ln1118_490_reg_94405_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_484_reg_77405_reg is absorbed into DSP mul_ln1118_490_reg_94405_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1461/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_490_reg_94405_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1365/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_490_reg_94405_reg.
DSP Report: register mul_ln1118_490_reg_94405_reg is absorbed into DSP mul_ln1118_490_reg_94405_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1461/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_490_reg_94405_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1461/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_490_reg_94405_reg.
DSP Report: Generating DSP mul_ln1118_491_reg_94410_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_485_reg_77410_reg is absorbed into DSP mul_ln1118_491_reg_94410_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1462/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_491_reg_94410_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1366/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_491_reg_94410_reg.
DSP Report: register mul_ln1118_491_reg_94410_reg is absorbed into DSP mul_ln1118_491_reg_94410_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1462/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_491_reg_94410_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1462/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_491_reg_94410_reg.
DSP Report: Generating DSP mul_ln1118_494_reg_94425_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1465/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_494_reg_94425_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2065/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_494_reg_94425_reg.
DSP Report: register mul_ln1118_494_reg_94425_reg is absorbed into DSP mul_ln1118_494_reg_94425_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1465/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_494_reg_94425_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1465/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_494_reg_94425_reg.
DSP Report: Generating DSP mul_ln1118_498_reg_94445_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1469/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_498_reg_94445_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2069/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_498_reg_94445_reg.
DSP Report: register mul_ln1118_498_reg_94445_reg is absorbed into DSP mul_ln1118_498_reg_94445_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1469/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_498_reg_94445_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1469/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_498_reg_94445_reg.
DSP Report: Generating DSP mul_ln1118_496_reg_94435_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1467/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_496_reg_94435_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2067/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_496_reg_94435_reg.
DSP Report: register mul_ln1118_496_reg_94435_reg is absorbed into DSP mul_ln1118_496_reg_94435_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1467/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_496_reg_94435_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1467/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_496_reg_94435_reg.
DSP Report: Generating DSP mul_ln1118_497_reg_94440_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1468/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_497_reg_94440_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2068/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_497_reg_94440_reg.
DSP Report: register mul_ln1118_497_reg_94440_reg is absorbed into DSP mul_ln1118_497_reg_94440_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1468/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_497_reg_94440_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1468/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_497_reg_94440_reg.
DSP Report: Generating DSP mul_ln1118_1281_reg_98360_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2252/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1281_reg_98360_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1196/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1281_reg_98360_reg.
DSP Report: register mul_ln1118_1281_reg_98360_reg is absorbed into DSP mul_ln1118_1281_reg_98360_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2252/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1281_reg_98360_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2252/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1281_reg_98360_reg.
DSP Report: Generating DSP mul_ln1118_1279_reg_98350_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2250/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1279_reg_98350_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1194/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1279_reg_98350_reg.
DSP Report: register mul_ln1118_1279_reg_98350_reg is absorbed into DSP mul_ln1118_1279_reg_98350_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2250/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1279_reg_98350_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2250/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1279_reg_98350_reg.
DSP Report: Generating DSP mul_ln1118_1280_reg_98355_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2251/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1280_reg_98355_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1195/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1280_reg_98355_reg.
DSP Report: register mul_ln1118_1280_reg_98355_reg is absorbed into DSP mul_ln1118_1280_reg_98355_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2251/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1280_reg_98355_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2251/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1280_reg_98355_reg.
DSP Report: Generating DSP mul_ln1118_1284_reg_98375_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2255/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1284_reg_98375_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1151/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1284_reg_98375_reg.
DSP Report: register mul_ln1118_1284_reg_98375_reg is absorbed into DSP mul_ln1118_1284_reg_98375_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2255/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1284_reg_98375_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2255/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1284_reg_98375_reg.
DSP Report: Generating DSP mul_ln1118_1282_reg_98365_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2253/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1282_reg_98365_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1365/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1282_reg_98365_reg.
DSP Report: register mul_ln1118_1282_reg_98365_reg is absorbed into DSP mul_ln1118_1282_reg_98365_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2253/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1282_reg_98365_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2253/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1282_reg_98365_reg.
DSP Report: Generating DSP mul_ln1118_1283_reg_98370_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2254/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1283_reg_98370_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1366/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1283_reg_98370_reg.
DSP Report: register mul_ln1118_1283_reg_98370_reg is absorbed into DSP mul_ln1118_1283_reg_98370_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2254/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1283_reg_98370_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2254/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1283_reg_98370_reg.
DSP Report: Generating DSP mul_ln1118_1285_reg_98380_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2256/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1285_reg_98380_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2064/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1285_reg_98380_reg.
DSP Report: register mul_ln1118_1285_reg_98380_reg is absorbed into DSP mul_ln1118_1285_reg_98380_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2256/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1285_reg_98380_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2256/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1285_reg_98380_reg.
DSP Report: Generating DSP mul_ln1118_1287_reg_98390_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2258/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1287_reg_98390_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2066/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1287_reg_98390_reg.
DSP Report: register mul_ln1118_1287_reg_98390_reg is absorbed into DSP mul_ln1118_1287_reg_98390_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2258/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1287_reg_98390_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2258/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1287_reg_98390_reg.
DSP Report: Generating DSP mul_ln1118_1286_reg_98385_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2257/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1286_reg_98385_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2065/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1286_reg_98385_reg.
DSP Report: register mul_ln1118_1286_reg_98385_reg is absorbed into DSP mul_ln1118_1286_reg_98385_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2257/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1286_reg_98385_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2257/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1286_reg_98385_reg.
DSP Report: Generating DSP mul_ln1118_1290_reg_98405_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2261/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1290_reg_98405_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2069/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1290_reg_98405_reg.
DSP Report: register mul_ln1118_1290_reg_98405_reg is absorbed into DSP mul_ln1118_1290_reg_98405_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2261/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1290_reg_98405_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2261/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1290_reg_98405_reg.
DSP Report: Generating DSP mul_ln1118_1288_reg_98395_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2259/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1288_reg_98395_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2067/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1288_reg_98395_reg.
DSP Report: register mul_ln1118_1288_reg_98395_reg is absorbed into DSP mul_ln1118_1288_reg_98395_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2259/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1288_reg_98395_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2259/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1288_reg_98395_reg.
DSP Report: Generating DSP mul_ln1118_1289_reg_98400_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2260/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1289_reg_98400_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2068/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1289_reg_98400_reg.
DSP Report: register mul_ln1118_1289_reg_98400_reg is absorbed into DSP mul_ln1118_1289_reg_98400_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2260/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1289_reg_98400_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2260/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1289_reg_98400_reg.
DSP Report: Generating DSP mul_ln1118_1293_reg_98420_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2264/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1293_reg_98420_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2192/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1293_reg_98420_reg.
DSP Report: register mul_ln1118_1293_reg_98420_reg is absorbed into DSP mul_ln1118_1293_reg_98420_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2264/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1293_reg_98420_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2264/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1293_reg_98420_reg.
DSP Report: Generating DSP mul_ln1118_1291_reg_98410_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2262/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1291_reg_98410_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2022/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1291_reg_98410_reg.
DSP Report: register mul_ln1118_1291_reg_98410_reg is absorbed into DSP mul_ln1118_1291_reg_98410_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2262/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1291_reg_98410_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2262/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1291_reg_98410_reg.
DSP Report: Generating DSP mul_ln1118_1292_reg_98415_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2263/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1292_reg_98415_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2191/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1292_reg_98415_reg.
DSP Report: register mul_ln1118_1292_reg_98415_reg is absorbed into DSP mul_ln1118_1292_reg_98415_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2263/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1292_reg_98415_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2263/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1292_reg_98415_reg.
DSP Report: Generating DSP mul_ln1118_1296_reg_98435_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2267/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1296_reg_98435_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1283/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1296_reg_98435_reg.
DSP Report: register mul_ln1118_1296_reg_98435_reg is absorbed into DSP mul_ln1118_1296_reg_98435_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2267/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1296_reg_98435_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2267/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1296_reg_98435_reg.
DSP Report: Generating DSP mul_ln1118_1294_reg_98425_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2265/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1294_reg_98425_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1281/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1294_reg_98425_reg.
DSP Report: register mul_ln1118_1294_reg_98425_reg is absorbed into DSP mul_ln1118_1294_reg_98425_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2265/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1294_reg_98425_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2265/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1294_reg_98425_reg.
DSP Report: Generating DSP mul_ln1118_1295_reg_98430_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2266/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1295_reg_98430_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1282/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1295_reg_98430_reg.
DSP Report: register mul_ln1118_1295_reg_98430_reg is absorbed into DSP mul_ln1118_1295_reg_98430_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2266/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1295_reg_98430_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2266/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1295_reg_98430_reg.
DSP Report: Generating DSP mul_ln1118_753_reg_95720_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1724/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_753_reg_95720_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1196/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_753_reg_95720_reg.
DSP Report: register mul_ln1118_753_reg_95720_reg is absorbed into DSP mul_ln1118_753_reg_95720_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1724/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_753_reg_95720_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1724/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_753_reg_95720_reg.
DSP Report: Generating DSP mul_ln1118_751_reg_95710_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1722/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_751_reg_95710_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1194/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_751_reg_95710_reg.
DSP Report: register mul_ln1118_751_reg_95710_reg is absorbed into DSP mul_ln1118_751_reg_95710_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1722/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_751_reg_95710_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1722/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_751_reg_95710_reg.
DSP Report: Generating DSP mul_ln1118_752_reg_95715_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1723/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_752_reg_95715_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1195/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_752_reg_95715_reg.
DSP Report: register mul_ln1118_752_reg_95715_reg is absorbed into DSP mul_ln1118_752_reg_95715_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1723/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_752_reg_95715_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1723/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_752_reg_95715_reg.
DSP Report: Generating DSP mul_ln1118_756_reg_95735_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1727/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_756_reg_95735_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1151/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_756_reg_95735_reg.
DSP Report: register mul_ln1118_756_reg_95735_reg is absorbed into DSP mul_ln1118_756_reg_95735_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1727/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_756_reg_95735_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1727/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_756_reg_95735_reg.
DSP Report: Generating DSP mul_ln1118_754_reg_95725_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1725/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_754_reg_95725_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1365/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_754_reg_95725_reg.
DSP Report: register mul_ln1118_754_reg_95725_reg is absorbed into DSP mul_ln1118_754_reg_95725_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1725/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_754_reg_95725_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1725/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_754_reg_95725_reg.
DSP Report: Generating DSP mul_ln1118_755_reg_95730_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1726/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_755_reg_95730_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1366/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_755_reg_95730_reg.
DSP Report: register mul_ln1118_755_reg_95730_reg is absorbed into DSP mul_ln1118_755_reg_95730_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1726/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_755_reg_95730_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1726/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_755_reg_95730_reg.
DSP Report: Generating DSP mul_ln1118_757_reg_95740_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1728/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_757_reg_95740_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2064/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_757_reg_95740_reg.
DSP Report: register mul_ln1118_757_reg_95740_reg is absorbed into DSP mul_ln1118_757_reg_95740_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1728/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_757_reg_95740_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1728/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_757_reg_95740_reg.
DSP Report: Generating DSP mul_ln1118_759_reg_95750_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1730/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_759_reg_95750_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2066/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_759_reg_95750_reg.
DSP Report: register mul_ln1118_759_reg_95750_reg is absorbed into DSP mul_ln1118_759_reg_95750_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1730/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_759_reg_95750_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1730/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_759_reg_95750_reg.
DSP Report: Generating DSP mul_ln1118_758_reg_95745_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1729/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_758_reg_95745_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2065/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_758_reg_95745_reg.
DSP Report: register mul_ln1118_758_reg_95745_reg is absorbed into DSP mul_ln1118_758_reg_95745_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1729/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_758_reg_95745_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1729/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_758_reg_95745_reg.
DSP Report: Generating DSP mul_ln1118_762_reg_95765_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1733/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_762_reg_95765_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2069/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_762_reg_95765_reg.
DSP Report: register mul_ln1118_762_reg_95765_reg is absorbed into DSP mul_ln1118_762_reg_95765_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1733/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_762_reg_95765_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1733/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_762_reg_95765_reg.
DSP Report: Generating DSP mul_ln1118_760_reg_95755_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1731/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_760_reg_95755_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2067/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_760_reg_95755_reg.
DSP Report: register mul_ln1118_760_reg_95755_reg is absorbed into DSP mul_ln1118_760_reg_95755_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1731/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_760_reg_95755_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1731/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_760_reg_95755_reg.
DSP Report: Generating DSP mul_ln1118_761_reg_95760_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1732/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_761_reg_95760_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2068/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_761_reg_95760_reg.
DSP Report: register mul_ln1118_761_reg_95760_reg is absorbed into DSP mul_ln1118_761_reg_95760_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1732/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_761_reg_95760_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1732/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_761_reg_95760_reg.
DSP Report: Generating DSP mul_ln1118_402_reg_93965_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_396_reg_76965_reg is absorbed into DSP mul_ln1118_402_reg_93965_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1373/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_402_reg_93965_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2069/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_402_reg_93965_reg.
DSP Report: register mul_ln1118_402_reg_93965_reg is absorbed into DSP mul_ln1118_402_reg_93965_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1373/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_402_reg_93965_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1373/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_402_reg_93965_reg.
DSP Report: Generating DSP mul_ln1118_400_reg_93955_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_394_reg_76955_reg is absorbed into DSP mul_ln1118_400_reg_93955_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1371/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_400_reg_93955_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2067/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_400_reg_93955_reg.
DSP Report: register mul_ln1118_400_reg_93955_reg is absorbed into DSP mul_ln1118_400_reg_93955_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1371/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_400_reg_93955_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1371/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_400_reg_93955_reg.
DSP Report: Generating DSP mul_ln1118_401_reg_93960_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_395_reg_76960_reg is absorbed into DSP mul_ln1118_401_reg_93960_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1372/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_401_reg_93960_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2068/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_401_reg_93960_reg.
DSP Report: register mul_ln1118_401_reg_93960_reg is absorbed into DSP mul_ln1118_401_reg_93960_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1372/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_401_reg_93960_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1372/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_401_reg_93960_reg.
DSP Report: Generating DSP mul_ln1118_396_reg_93935_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_390_reg_76935_reg is absorbed into DSP mul_ln1118_396_reg_93935_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1367/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_396_reg_93935_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1151/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_396_reg_93935_reg.
DSP Report: register mul_ln1118_396_reg_93935_reg is absorbed into DSP mul_ln1118_396_reg_93935_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1367/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_396_reg_93935_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1367/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_396_reg_93935_reg.
DSP Report: Generating DSP mul_ln1118_394_reg_93925_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_388_reg_76925_reg is absorbed into DSP mul_ln1118_394_reg_93925_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1365/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_394_reg_93925_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1365/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_394_reg_93925_reg.
DSP Report: register mul_ln1118_394_reg_93925_reg is absorbed into DSP mul_ln1118_394_reg_93925_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1365/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_394_reg_93925_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1365/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_394_reg_93925_reg.
DSP Report: Generating DSP mul_ln1118_395_reg_93930_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_389_reg_76930_reg is absorbed into DSP mul_ln1118_395_reg_93930_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1366/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_395_reg_93930_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1366/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_395_reg_93930_reg.
DSP Report: register mul_ln1118_395_reg_93930_reg is absorbed into DSP mul_ln1118_395_reg_93930_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1366/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_395_reg_93930_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1366/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_395_reg_93930_reg.
DSP Report: Generating DSP mul_ln1118_1041_reg_97160_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2012/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1041_reg_97160_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1196/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1041_reg_97160_reg.
DSP Report: register mul_ln1118_1041_reg_97160_reg is absorbed into DSP mul_ln1118_1041_reg_97160_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2012/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1041_reg_97160_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2012/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1041_reg_97160_reg.
DSP Report: Generating DSP mul_ln1118_1039_reg_97150_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2010/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1039_reg_97150_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1194/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1039_reg_97150_reg.
DSP Report: register mul_ln1118_1039_reg_97150_reg is absorbed into DSP mul_ln1118_1039_reg_97150_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2010/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1039_reg_97150_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2010/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1039_reg_97150_reg.
DSP Report: Generating DSP mul_ln1118_1040_reg_97155_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2011/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1040_reg_97155_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1195/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1040_reg_97155_reg.
DSP Report: register mul_ln1118_1040_reg_97155_reg is absorbed into DSP mul_ln1118_1040_reg_97155_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2011/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1040_reg_97155_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2011/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1040_reg_97155_reg.
DSP Report: Generating DSP mul_ln1118_1044_reg_97175_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2015/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1044_reg_97175_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1151/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1044_reg_97175_reg.
DSP Report: register mul_ln1118_1044_reg_97175_reg is absorbed into DSP mul_ln1118_1044_reg_97175_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2015/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1044_reg_97175_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2015/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1044_reg_97175_reg.
DSP Report: Generating DSP mul_ln1118_1042_reg_97165_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2013/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1042_reg_97165_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1365/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1042_reg_97165_reg.
DSP Report: register mul_ln1118_1042_reg_97165_reg is absorbed into DSP mul_ln1118_1042_reg_97165_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2013/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1042_reg_97165_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2013/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1042_reg_97165_reg.
DSP Report: Generating DSP mul_ln1118_1043_reg_97170_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2014/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1043_reg_97170_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1366/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1043_reg_97170_reg.
DSP Report: register mul_ln1118_1043_reg_97170_reg is absorbed into DSP mul_ln1118_1043_reg_97170_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2014/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1043_reg_97170_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2014/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1043_reg_97170_reg.
DSP Report: Generating DSP mul_ln1118_1045_reg_97180_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2016/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1045_reg_97180_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2064/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1045_reg_97180_reg.
DSP Report: register mul_ln1118_1045_reg_97180_reg is absorbed into DSP mul_ln1118_1045_reg_97180_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2016/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1045_reg_97180_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2016/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1045_reg_97180_reg.
DSP Report: Generating DSP mul_ln1118_1047_reg_97190_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2018/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1047_reg_97190_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2066/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1047_reg_97190_reg.
DSP Report: register mul_ln1118_1047_reg_97190_reg is absorbed into DSP mul_ln1118_1047_reg_97190_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2018/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1047_reg_97190_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2018/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1047_reg_97190_reg.
DSP Report: Generating DSP mul_ln1118_1046_reg_97185_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2017/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1046_reg_97185_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2065/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1046_reg_97185_reg.
DSP Report: register mul_ln1118_1046_reg_97185_reg is absorbed into DSP mul_ln1118_1046_reg_97185_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2017/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1046_reg_97185_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2017/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1046_reg_97185_reg.
DSP Report: Generating DSP mul_ln1118_1050_reg_97205_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2021/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1050_reg_97205_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2069/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1050_reg_97205_reg.
DSP Report: register mul_ln1118_1050_reg_97205_reg is absorbed into DSP mul_ln1118_1050_reg_97205_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2021/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1050_reg_97205_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2021/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1050_reg_97205_reg.
DSP Report: Generating DSP mul_ln1118_1048_reg_97195_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2019/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1048_reg_97195_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2067/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1048_reg_97195_reg.
DSP Report: register mul_ln1118_1048_reg_97195_reg is absorbed into DSP mul_ln1118_1048_reg_97195_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2019/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1048_reg_97195_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2019/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1048_reg_97195_reg.
DSP Report: Generating DSP mul_ln1118_1049_reg_97200_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2020/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1049_reg_97200_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2068/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1049_reg_97200_reg.
DSP Report: register mul_ln1118_1049_reg_97200_reg is absorbed into DSP mul_ln1118_1049_reg_97200_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2020/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1049_reg_97200_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2020/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1049_reg_97200_reg.
DSP Report: Generating DSP mul_ln1118_1053_reg_97220_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2024/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1053_reg_97220_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2192/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1053_reg_97220_reg.
DSP Report: register mul_ln1118_1053_reg_97220_reg is absorbed into DSP mul_ln1118_1053_reg_97220_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2024/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1053_reg_97220_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2024/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1053_reg_97220_reg.
DSP Report: Generating DSP mul_ln1118_1051_reg_97210_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2022/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1051_reg_97210_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2022/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1051_reg_97210_reg.
DSP Report: register mul_ln1118_1051_reg_97210_reg is absorbed into DSP mul_ln1118_1051_reg_97210_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2022/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1051_reg_97210_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2022/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1051_reg_97210_reg.
DSP Report: Generating DSP mul_ln1118_1052_reg_97215_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2023/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1052_reg_97215_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2191/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1052_reg_97215_reg.
DSP Report: register mul_ln1118_1052_reg_97215_reg is absorbed into DSP mul_ln1118_1052_reg_97215_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2023/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1052_reg_97215_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2023/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1052_reg_97215_reg.
DSP Report: Generating DSP mul_ln1118_1056_reg_97235_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2027/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1056_reg_97235_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1283/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1056_reg_97235_reg.
DSP Report: register mul_ln1118_1056_reg_97235_reg is absorbed into DSP mul_ln1118_1056_reg_97235_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2027/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1056_reg_97235_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2027/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1056_reg_97235_reg.
DSP Report: Generating DSP mul_ln1118_1054_reg_97225_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2025/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1054_reg_97225_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1281/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1054_reg_97225_reg.
DSP Report: register mul_ln1118_1054_reg_97225_reg is absorbed into DSP mul_ln1118_1054_reg_97225_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2025/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1054_reg_97225_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2025/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1054_reg_97225_reg.
DSP Report: Generating DSP mul_ln1118_1055_reg_97230_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2026/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1055_reg_97230_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1282/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1055_reg_97230_reg.
DSP Report: register mul_ln1118_1055_reg_97230_reg is absorbed into DSP mul_ln1118_1055_reg_97230_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2026/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1055_reg_97230_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2026/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1055_reg_97230_reg.
DSP Report: Generating DSP mul_ln1118_312_reg_93515_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_306_reg_76515_reg is absorbed into DSP mul_ln1118_312_reg_93515_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1283/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_312_reg_93515_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1283/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_312_reg_93515_reg.
DSP Report: register mul_ln1118_312_reg_93515_reg is absorbed into DSP mul_ln1118_312_reg_93515_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1283/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_312_reg_93515_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1283/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_312_reg_93515_reg.
DSP Report: Generating DSP mul_ln1118_310_reg_93505_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_304_reg_76505_reg is absorbed into DSP mul_ln1118_310_reg_93505_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1281/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_310_reg_93505_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1281/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_310_reg_93505_reg.
DSP Report: register mul_ln1118_310_reg_93505_reg is absorbed into DSP mul_ln1118_310_reg_93505_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1281/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_310_reg_93505_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1281/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_310_reg_93505_reg.
DSP Report: Generating DSP mul_ln1118_311_reg_93510_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_305_reg_76510_reg is absorbed into DSP mul_ln1118_311_reg_93510_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1282/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_311_reg_93510_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1282/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_311_reg_93510_reg.
DSP Report: register mul_ln1118_311_reg_93510_reg is absorbed into DSP mul_ln1118_311_reg_93510_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1282/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_311_reg_93510_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1282/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_311_reg_93510_reg.
DSP Report: Generating DSP mul_ln1118_249_reg_93200_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_243_reg_76200_reg is absorbed into DSP mul_ln1118_249_reg_93200_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1220/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_249_reg_93200_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1196/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_249_reg_93200_reg.
DSP Report: register mul_ln1118_249_reg_93200_reg is absorbed into DSP mul_ln1118_249_reg_93200_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1220/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_249_reg_93200_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1220/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_249_reg_93200_reg.
DSP Report: Generating DSP mul_ln1118_247_reg_93190_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_241_reg_76190_reg is absorbed into DSP mul_ln1118_247_reg_93190_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1218/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_247_reg_93190_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1194/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_247_reg_93190_reg.
DSP Report: register mul_ln1118_247_reg_93190_reg is absorbed into DSP mul_ln1118_247_reg_93190_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1218/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_247_reg_93190_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1218/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_247_reg_93190_reg.
DSP Report: Generating DSP mul_ln1118_248_reg_93195_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_242_reg_76195_reg is absorbed into DSP mul_ln1118_248_reg_93195_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1219/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_248_reg_93195_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1195/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_248_reg_93195_reg.
DSP Report: register mul_ln1118_248_reg_93195_reg is absorbed into DSP mul_ln1118_248_reg_93195_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1219/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_248_reg_93195_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1219/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_248_reg_93195_reg.
DSP Report: Generating DSP mul_ln1118_253_reg_93220_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_247_reg_76220_reg is absorbed into DSP mul_ln1118_253_reg_93220_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1224/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_253_reg_93220_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2064/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_253_reg_93220_reg.
DSP Report: register mul_ln1118_253_reg_93220_reg is absorbed into DSP mul_ln1118_253_reg_93220_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1224/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_253_reg_93220_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1224/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_253_reg_93220_reg.
DSP Report: Generating DSP mul_ln1118_255_reg_93230_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_249_reg_76230_reg is absorbed into DSP mul_ln1118_255_reg_93230_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1226/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_255_reg_93230_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2066/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_255_reg_93230_reg.
DSP Report: register mul_ln1118_255_reg_93230_reg is absorbed into DSP mul_ln1118_255_reg_93230_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1226/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_255_reg_93230_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1226/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_255_reg_93230_reg.
DSP Report: Generating DSP mul_ln1118_254_reg_93225_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_248_reg_76225_reg is absorbed into DSP mul_ln1118_254_reg_93225_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1225/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_254_reg_93225_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2065/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_254_reg_93225_reg.
DSP Report: register mul_ln1118_254_reg_93225_reg is absorbed into DSP mul_ln1118_254_reg_93225_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1225/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_254_reg_93225_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1225/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_254_reg_93225_reg.
DSP Report: Generating DSP mul_ln1118_1482_reg_99365_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2453/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1482_reg_99365_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2069/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1482_reg_99365_reg.
DSP Report: register mul_ln1118_1482_reg_99365_reg is absorbed into DSP mul_ln1118_1482_reg_99365_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2453/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1482_reg_99365_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2453/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1482_reg_99365_reg.
DSP Report: Generating DSP mul_ln1118_1480_reg_99355_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2451/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1480_reg_99355_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2067/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1480_reg_99355_reg.
DSP Report: register mul_ln1118_1480_reg_99355_reg is absorbed into DSP mul_ln1118_1480_reg_99355_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2451/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1480_reg_99355_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2451/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1480_reg_99355_reg.
DSP Report: Generating DSP mul_ln1118_1481_reg_99360_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2452/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1481_reg_99360_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2068/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1481_reg_99360_reg.
DSP Report: register mul_ln1118_1481_reg_99360_reg is absorbed into DSP mul_ln1118_1481_reg_99360_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2452/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1481_reg_99360_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2452/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1481_reg_99360_reg.
DSP Report: Generating DSP mul_ln1118_1476_reg_99335_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2447/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1476_reg_99335_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1151/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1476_reg_99335_reg.
DSP Report: register mul_ln1118_1476_reg_99335_reg is absorbed into DSP mul_ln1118_1476_reg_99335_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2447/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1476_reg_99335_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2447/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1476_reg_99335_reg.
DSP Report: Generating DSP mul_ln1118_1474_reg_99325_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2445/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1474_reg_99325_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1365/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1474_reg_99325_reg.
DSP Report: register mul_ln1118_1474_reg_99325_reg is absorbed into DSP mul_ln1118_1474_reg_99325_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2445/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1474_reg_99325_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2445/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1474_reg_99325_reg.
DSP Report: Generating DSP mul_ln1118_1475_reg_99330_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2446/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1475_reg_99330_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1366/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1475_reg_99330_reg.
DSP Report: register mul_ln1118_1475_reg_99330_reg is absorbed into DSP mul_ln1118_1475_reg_99330_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2446/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1475_reg_99330_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2446/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1475_reg_99330_reg.
DSP Report: Generating DSP mul_ln1118_225_reg_93080_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_219_reg_76080_reg is absorbed into DSP mul_ln1118_225_reg_93080_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1196/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_225_reg_93080_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1196/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_225_reg_93080_reg.
DSP Report: register mul_ln1118_225_reg_93080_reg is absorbed into DSP mul_ln1118_225_reg_93080_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1196/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_225_reg_93080_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1196/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_225_reg_93080_reg.
DSP Report: Generating DSP mul_ln1118_223_reg_93070_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_217_reg_76070_reg is absorbed into DSP mul_ln1118_223_reg_93070_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1194/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_223_reg_93070_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1194/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_223_reg_93070_reg.
DSP Report: register mul_ln1118_223_reg_93070_reg is absorbed into DSP mul_ln1118_223_reg_93070_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1194/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_223_reg_93070_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1194/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_223_reg_93070_reg.
DSP Report: Generating DSP mul_ln1118_224_reg_93075_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_218_reg_76075_reg is absorbed into DSP mul_ln1118_224_reg_93075_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1195/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_224_reg_93075_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1195/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_224_reg_93075_reg.
DSP Report: register mul_ln1118_224_reg_93075_reg is absorbed into DSP mul_ln1118_224_reg_93075_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1195/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_224_reg_93075_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1195/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_224_reg_93075_reg.
DSP Report: Generating DSP mul_ln1118_1029_reg_97100_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2000/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1029_reg_97100_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2192/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1029_reg_97100_reg.
DSP Report: register mul_ln1118_1029_reg_97100_reg is absorbed into DSP mul_ln1118_1029_reg_97100_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2000/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1029_reg_97100_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2000/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1029_reg_97100_reg.
DSP Report: Generating DSP mul_ln1118_1027_reg_97090_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1998/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1027_reg_97090_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2022/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1027_reg_97090_reg.
DSP Report: register mul_ln1118_1027_reg_97090_reg is absorbed into DSP mul_ln1118_1027_reg_97090_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1998/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1027_reg_97090_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1998/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1027_reg_97090_reg.
DSP Report: Generating DSP mul_ln1118_1028_reg_97095_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1999/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1028_reg_97095_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2191/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1028_reg_97095_reg.
DSP Report: register mul_ln1118_1028_reg_97095_reg is absorbed into DSP mul_ln1118_1028_reg_97095_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1999/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1028_reg_97095_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1999/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1028_reg_97095_reg.
DSP Report: Generating DSP mul_ln1118_909_reg_96500_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1880/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_909_reg_96500_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2192/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_909_reg_96500_reg.
DSP Report: register mul_ln1118_909_reg_96500_reg is absorbed into DSP mul_ln1118_909_reg_96500_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1880/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_909_reg_96500_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1880/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_909_reg_96500_reg.
DSP Report: Generating DSP mul_ln1118_907_reg_96490_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1878/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_907_reg_96490_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2022/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_907_reg_96490_reg.
DSP Report: register mul_ln1118_907_reg_96490_reg is absorbed into DSP mul_ln1118_907_reg_96490_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1878/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_907_reg_96490_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1878/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_907_reg_96490_reg.
DSP Report: Generating DSP mul_ln1118_908_reg_96495_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1879/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_908_reg_96495_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2191/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_908_reg_96495_reg.
DSP Report: register mul_ln1118_908_reg_96495_reg is absorbed into DSP mul_ln1118_908_reg_96495_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1879/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_908_reg_96495_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1879/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_908_reg_96495_reg.
DSP Report: Generating DSP mul_ln1118_1017_reg_97040_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1988/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1017_reg_97040_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1196/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1017_reg_97040_reg.
DSP Report: register mul_ln1118_1017_reg_97040_reg is absorbed into DSP mul_ln1118_1017_reg_97040_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1988/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1017_reg_97040_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1988/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1017_reg_97040_reg.
DSP Report: Generating DSP mul_ln1118_1015_reg_97030_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1986/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1015_reg_97030_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1194/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1015_reg_97030_reg.
DSP Report: register mul_ln1118_1015_reg_97030_reg is absorbed into DSP mul_ln1118_1015_reg_97030_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1986/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1015_reg_97030_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1986/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1015_reg_97030_reg.
DSP Report: Generating DSP mul_ln1118_1016_reg_97035_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1987/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1016_reg_97035_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1195/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1016_reg_97035_reg.
DSP Report: register mul_ln1118_1016_reg_97035_reg is absorbed into DSP mul_ln1118_1016_reg_97035_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1987/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1016_reg_97035_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1987/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1016_reg_97035_reg.
DSP Report: Generating DSP mul_ln1118_1020_reg_97055_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1991/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1020_reg_97055_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1151/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1020_reg_97055_reg.
DSP Report: register mul_ln1118_1020_reg_97055_reg is absorbed into DSP mul_ln1118_1020_reg_97055_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1991/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1020_reg_97055_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1991/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1020_reg_97055_reg.
DSP Report: Generating DSP mul_ln1118_1018_reg_97045_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1989/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1018_reg_97045_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1365/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1018_reg_97045_reg.
DSP Report: register mul_ln1118_1018_reg_97045_reg is absorbed into DSP mul_ln1118_1018_reg_97045_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1989/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1018_reg_97045_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1989/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1018_reg_97045_reg.
DSP Report: Generating DSP mul_ln1118_1019_reg_97050_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1990/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1019_reg_97050_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1366/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1019_reg_97050_reg.
DSP Report: register mul_ln1118_1019_reg_97050_reg is absorbed into DSP mul_ln1118_1019_reg_97050_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1990/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1019_reg_97050_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1990/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1019_reg_97050_reg.
DSP Report: Generating DSP mul_ln1118_1021_reg_97060_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1992/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1021_reg_97060_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2064/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1021_reg_97060_reg.
DSP Report: register mul_ln1118_1021_reg_97060_reg is absorbed into DSP mul_ln1118_1021_reg_97060_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1992/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1021_reg_97060_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1992/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1021_reg_97060_reg.
DSP Report: Generating DSP mul_ln1118_1023_reg_97070_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1994/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1023_reg_97070_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2066/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1023_reg_97070_reg.
DSP Report: register mul_ln1118_1023_reg_97070_reg is absorbed into DSP mul_ln1118_1023_reg_97070_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1994/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1023_reg_97070_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1994/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1023_reg_97070_reg.
DSP Report: Generating DSP mul_ln1118_1022_reg_97065_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1993/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1022_reg_97065_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2065/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1022_reg_97065_reg.
DSP Report: register mul_ln1118_1022_reg_97065_reg is absorbed into DSP mul_ln1118_1022_reg_97065_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1993/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1022_reg_97065_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1993/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1022_reg_97065_reg.
DSP Report: Generating DSP mul_ln1118_1026_reg_97085_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1997/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1026_reg_97085_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2069/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1026_reg_97085_reg.
DSP Report: register mul_ln1118_1026_reg_97085_reg is absorbed into DSP mul_ln1118_1026_reg_97085_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1997/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1026_reg_97085_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1997/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1026_reg_97085_reg.
DSP Report: Generating DSP mul_ln1118_1024_reg_97075_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1995/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1024_reg_97075_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2067/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1024_reg_97075_reg.
DSP Report: register mul_ln1118_1024_reg_97075_reg is absorbed into DSP mul_ln1118_1024_reg_97075_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1995/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1024_reg_97075_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1995/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1024_reg_97075_reg.
DSP Report: Generating DSP mul_ln1118_1025_reg_97080_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1996/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1025_reg_97080_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2068/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1025_reg_97080_reg.
DSP Report: register mul_ln1118_1025_reg_97080_reg is absorbed into DSP mul_ln1118_1025_reg_97080_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1996/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1025_reg_97080_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1996/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1025_reg_97080_reg.
DSP Report: Generating DSP mul_ln1118_900_reg_96455_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1871/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_900_reg_96455_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1151/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_900_reg_96455_reg.
DSP Report: register mul_ln1118_900_reg_96455_reg is absorbed into DSP mul_ln1118_900_reg_96455_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1871/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_900_reg_96455_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1871/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_900_reg_96455_reg.
DSP Report: Generating DSP mul_ln1118_898_reg_96445_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1869/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_898_reg_96445_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1365/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_898_reg_96445_reg.
DSP Report: register mul_ln1118_898_reg_96445_reg is absorbed into DSP mul_ln1118_898_reg_96445_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1869/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_898_reg_96445_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1869/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_898_reg_96445_reg.
DSP Report: Generating DSP mul_ln1118_899_reg_96450_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1870/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_899_reg_96450_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1366/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_899_reg_96450_reg.
DSP Report: register mul_ln1118_899_reg_96450_reg is absorbed into DSP mul_ln1118_899_reg_96450_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1870/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_899_reg_96450_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1870/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_899_reg_96450_reg.
DSP Report: Generating DSP mul_ln1118_901_reg_96460_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1872/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_901_reg_96460_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2064/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_901_reg_96460_reg.
DSP Report: register mul_ln1118_901_reg_96460_reg is absorbed into DSP mul_ln1118_901_reg_96460_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1872/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_901_reg_96460_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1872/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_901_reg_96460_reg.
DSP Report: Generating DSP mul_ln1118_903_reg_96470_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1874/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_903_reg_96470_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2066/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_903_reg_96470_reg.
DSP Report: register mul_ln1118_903_reg_96470_reg is absorbed into DSP mul_ln1118_903_reg_96470_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1874/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_903_reg_96470_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1874/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_903_reg_96470_reg.
DSP Report: Generating DSP mul_ln1118_902_reg_96465_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1873/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_902_reg_96465_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2065/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_902_reg_96465_reg.
DSP Report: register mul_ln1118_902_reg_96465_reg is absorbed into DSP mul_ln1118_902_reg_96465_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1873/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_902_reg_96465_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1873/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_902_reg_96465_reg.
DSP Report: Generating DSP mul_ln1118_906_reg_96485_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1877/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_906_reg_96485_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2069/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_906_reg_96485_reg.
DSP Report: register mul_ln1118_906_reg_96485_reg is absorbed into DSP mul_ln1118_906_reg_96485_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1877/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_906_reg_96485_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1877/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_906_reg_96485_reg.
DSP Report: Generating DSP mul_ln1118_904_reg_96475_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1875/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_904_reg_96475_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2067/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_904_reg_96475_reg.
DSP Report: register mul_ln1118_904_reg_96475_reg is absorbed into DSP mul_ln1118_904_reg_96475_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1875/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_904_reg_96475_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1875/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_904_reg_96475_reg.
DSP Report: Generating DSP mul_ln1118_905_reg_96480_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1876/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_905_reg_96480_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2068/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_905_reg_96480_reg.
DSP Report: register mul_ln1118_905_reg_96480_reg is absorbed into DSP mul_ln1118_905_reg_96480_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1876/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_905_reg_96480_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1876/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_905_reg_96480_reg.
DSP Report: Generating DSP mul_ln1118_933_reg_96620_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1904/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_933_reg_96620_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2192/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_933_reg_96620_reg.
DSP Report: register mul_ln1118_933_reg_96620_reg is absorbed into DSP mul_ln1118_933_reg_96620_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1904/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_933_reg_96620_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1904/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_933_reg_96620_reg.
DSP Report: Generating DSP mul_ln1118_931_reg_96610_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1902/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_931_reg_96610_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2022/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_931_reg_96610_reg.
DSP Report: register mul_ln1118_931_reg_96610_reg is absorbed into DSP mul_ln1118_931_reg_96610_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1902/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_931_reg_96610_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1902/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_931_reg_96610_reg.
DSP Report: Generating DSP mul_ln1118_932_reg_96615_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1903/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_932_reg_96615_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2191/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_932_reg_96615_reg.
DSP Report: register mul_ln1118_932_reg_96615_reg is absorbed into DSP mul_ln1118_932_reg_96615_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1903/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_932_reg_96615_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1903/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_932_reg_96615_reg.
DSP Report: Generating DSP mul_ln1118_1209_reg_98000_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2180/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1209_reg_98000_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1196/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1209_reg_98000_reg.
DSP Report: register mul_ln1118_1209_reg_98000_reg is absorbed into DSP mul_ln1118_1209_reg_98000_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2180/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1209_reg_98000_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2180/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1209_reg_98000_reg.
DSP Report: Generating DSP mul_ln1118_1207_reg_97990_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2178/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1207_reg_97990_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1194/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1207_reg_97990_reg.
DSP Report: register mul_ln1118_1207_reg_97990_reg is absorbed into DSP mul_ln1118_1207_reg_97990_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2178/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1207_reg_97990_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2178/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1207_reg_97990_reg.
DSP Report: Generating DSP mul_ln1118_1208_reg_97995_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2179/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1208_reg_97995_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1195/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1208_reg_97995_reg.
DSP Report: register mul_ln1118_1208_reg_97995_reg is absorbed into DSP mul_ln1118_1208_reg_97995_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2179/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1208_reg_97995_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2179/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1208_reg_97995_reg.
DSP Report: Generating DSP mul_ln1118_1212_reg_98015_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2183/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1212_reg_98015_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1151/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1212_reg_98015_reg.
DSP Report: register mul_ln1118_1212_reg_98015_reg is absorbed into DSP mul_ln1118_1212_reg_98015_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2183/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1212_reg_98015_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2183/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1212_reg_98015_reg.
DSP Report: Generating DSP mul_ln1118_1210_reg_98005_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2181/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1210_reg_98005_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1365/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1210_reg_98005_reg.
DSP Report: register mul_ln1118_1210_reg_98005_reg is absorbed into DSP mul_ln1118_1210_reg_98005_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2181/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1210_reg_98005_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2181/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1210_reg_98005_reg.
DSP Report: Generating DSP mul_ln1118_1211_reg_98010_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2182/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1211_reg_98010_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1366/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1211_reg_98010_reg.
DSP Report: register mul_ln1118_1211_reg_98010_reg is absorbed into DSP mul_ln1118_1211_reg_98010_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2182/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1211_reg_98010_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2182/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1211_reg_98010_reg.
DSP Report: Generating DSP mul_ln1118_1213_reg_98020_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2184/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1213_reg_98020_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2064/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1213_reg_98020_reg.
DSP Report: register mul_ln1118_1213_reg_98020_reg is absorbed into DSP mul_ln1118_1213_reg_98020_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2184/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1213_reg_98020_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2184/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1213_reg_98020_reg.
DSP Report: Generating DSP mul_ln1118_1215_reg_98030_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2186/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1215_reg_98030_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2066/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1215_reg_98030_reg.
DSP Report: register mul_ln1118_1215_reg_98030_reg is absorbed into DSP mul_ln1118_1215_reg_98030_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2186/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1215_reg_98030_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2186/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1215_reg_98030_reg.
DSP Report: Generating DSP mul_ln1118_1214_reg_98025_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2185/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1214_reg_98025_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2065/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1214_reg_98025_reg.
DSP Report: register mul_ln1118_1214_reg_98025_reg is absorbed into DSP mul_ln1118_1214_reg_98025_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2185/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1214_reg_98025_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2185/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1214_reg_98025_reg.
DSP Report: Generating DSP mul_ln1118_1218_reg_98045_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2189/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1218_reg_98045_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2069/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1218_reg_98045_reg.
DSP Report: register mul_ln1118_1218_reg_98045_reg is absorbed into DSP mul_ln1118_1218_reg_98045_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2189/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1218_reg_98045_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2189/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1218_reg_98045_reg.
DSP Report: Generating DSP mul_ln1118_1216_reg_98035_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2187/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1216_reg_98035_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2067/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1216_reg_98035_reg.
DSP Report: register mul_ln1118_1216_reg_98035_reg is absorbed into DSP mul_ln1118_1216_reg_98035_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2187/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1216_reg_98035_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2187/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1216_reg_98035_reg.
DSP Report: Generating DSP mul_ln1118_1217_reg_98040_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2188/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1217_reg_98040_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2068/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1217_reg_98040_reg.
DSP Report: register mul_ln1118_1217_reg_98040_reg is absorbed into DSP mul_ln1118_1217_reg_98040_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2188/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1217_reg_98040_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2188/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1217_reg_98040_reg.
DSP Report: Generating DSP mul_ln1118_1221_reg_98060_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2192/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1221_reg_98060_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2192/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1221_reg_98060_reg.
DSP Report: register mul_ln1118_1221_reg_98060_reg is absorbed into DSP mul_ln1118_1221_reg_98060_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2192/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1221_reg_98060_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2192/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1221_reg_98060_reg.
DSP Report: Generating DSP mul_ln1118_1220_reg_98055_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2191/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1220_reg_98055_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2191/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1220_reg_98055_reg.
DSP Report: register mul_ln1118_1220_reg_98055_reg is absorbed into DSP mul_ln1118_1220_reg_98055_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2191/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1220_reg_98055_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2191/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1220_reg_98055_reg.
DSP Report: Generating DSP mul_ln1118_1224_reg_98075_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2195/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1224_reg_98075_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1283/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1224_reg_98075_reg.
DSP Report: register mul_ln1118_1224_reg_98075_reg is absorbed into DSP mul_ln1118_1224_reg_98075_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2195/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1224_reg_98075_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2195/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1224_reg_98075_reg.
DSP Report: Generating DSP mul_ln1118_1222_reg_98065_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2193/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1222_reg_98065_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1281/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1222_reg_98065_reg.
DSP Report: register mul_ln1118_1222_reg_98065_reg is absorbed into DSP mul_ln1118_1222_reg_98065_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2193/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1222_reg_98065_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2193/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1222_reg_98065_reg.
DSP Report: Generating DSP mul_ln1118_1223_reg_98070_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2194/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1223_reg_98070_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1282/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1223_reg_98070_reg.
DSP Report: register mul_ln1118_1223_reg_98070_reg is absorbed into DSP mul_ln1118_1223_reg_98070_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2194/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1223_reg_98070_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2194/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1223_reg_98070_reg.
DSP Report: Generating DSP mul_ln1118_921_reg_96560_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1892/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_921_reg_96560_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1196/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_921_reg_96560_reg.
DSP Report: register mul_ln1118_921_reg_96560_reg is absorbed into DSP mul_ln1118_921_reg_96560_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1892/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_921_reg_96560_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1892/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_921_reg_96560_reg.
DSP Report: Generating DSP mul_ln1118_919_reg_96550_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1890/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_919_reg_96550_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1194/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_919_reg_96550_reg.
DSP Report: register mul_ln1118_919_reg_96550_reg is absorbed into DSP mul_ln1118_919_reg_96550_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1890/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_919_reg_96550_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1890/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_919_reg_96550_reg.
DSP Report: Generating DSP mul_ln1118_920_reg_96555_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1891/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_920_reg_96555_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1195/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_920_reg_96555_reg.
DSP Report: register mul_ln1118_920_reg_96555_reg is absorbed into DSP mul_ln1118_920_reg_96555_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1891/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_920_reg_96555_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1891/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_920_reg_96555_reg.
DSP Report: Generating DSP mul_ln1118_924_reg_96575_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1895/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_924_reg_96575_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1151/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_924_reg_96575_reg.
DSP Report: register mul_ln1118_924_reg_96575_reg is absorbed into DSP mul_ln1118_924_reg_96575_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1895/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_924_reg_96575_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1895/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_924_reg_96575_reg.
DSP Report: Generating DSP mul_ln1118_922_reg_96565_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1893/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_922_reg_96565_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1365/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_922_reg_96565_reg.
DSP Report: register mul_ln1118_922_reg_96565_reg is absorbed into DSP mul_ln1118_922_reg_96565_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1893/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_922_reg_96565_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1893/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_922_reg_96565_reg.
DSP Report: Generating DSP mul_ln1118_923_reg_96570_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1894/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_923_reg_96570_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1366/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_923_reg_96570_reg.
DSP Report: register mul_ln1118_923_reg_96570_reg is absorbed into DSP mul_ln1118_923_reg_96570_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1894/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_923_reg_96570_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1894/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_923_reg_96570_reg.
DSP Report: Generating DSP mul_ln1118_925_reg_96580_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1896/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_925_reg_96580_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2064/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_925_reg_96580_reg.
DSP Report: register mul_ln1118_925_reg_96580_reg is absorbed into DSP mul_ln1118_925_reg_96580_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1896/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_925_reg_96580_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1896/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_925_reg_96580_reg.
DSP Report: Generating DSP mul_ln1118_927_reg_96590_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1898/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_927_reg_96590_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2066/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_927_reg_96590_reg.
DSP Report: register mul_ln1118_927_reg_96590_reg is absorbed into DSP mul_ln1118_927_reg_96590_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1898/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_927_reg_96590_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1898/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_927_reg_96590_reg.
DSP Report: Generating DSP mul_ln1118_926_reg_96585_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1897/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_926_reg_96585_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2065/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_926_reg_96585_reg.
DSP Report: register mul_ln1118_926_reg_96585_reg is absorbed into DSP mul_ln1118_926_reg_96585_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1897/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_926_reg_96585_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1897/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_926_reg_96585_reg.
DSP Report: Generating DSP mul_ln1118_930_reg_96605_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1901/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_930_reg_96605_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2069/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_930_reg_96605_reg.
DSP Report: register mul_ln1118_930_reg_96605_reg is absorbed into DSP mul_ln1118_930_reg_96605_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1901/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_930_reg_96605_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1901/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_930_reg_96605_reg.
DSP Report: Generating DSP mul_ln1118_928_reg_96595_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1899/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_928_reg_96595_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2067/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_928_reg_96595_reg.
DSP Report: register mul_ln1118_928_reg_96595_reg is absorbed into DSP mul_ln1118_928_reg_96595_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1899/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_928_reg_96595_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1899/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_928_reg_96595_reg.
DSP Report: Generating DSP mul_ln1118_929_reg_96600_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1900/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_929_reg_96600_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2068/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_929_reg_96600_reg.
DSP Report: register mul_ln1118_929_reg_96600_reg is absorbed into DSP mul_ln1118_929_reg_96600_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1900/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_929_reg_96600_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1900/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_929_reg_96600_reg.
DSP Report: Generating DSP mul_ln1118_1377_reg_98840_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2348/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1377_reg_98840_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1196/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1377_reg_98840_reg.
DSP Report: register mul_ln1118_1377_reg_98840_reg is absorbed into DSP mul_ln1118_1377_reg_98840_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2348/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1377_reg_98840_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2348/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1377_reg_98840_reg.
DSP Report: Generating DSP mul_ln1118_1375_reg_98830_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2346/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1375_reg_98830_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1194/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1375_reg_98830_reg.
DSP Report: register mul_ln1118_1375_reg_98830_reg is absorbed into DSP mul_ln1118_1375_reg_98830_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2346/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1375_reg_98830_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2346/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1375_reg_98830_reg.
DSP Report: Generating DSP mul_ln1118_1376_reg_98835_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2347/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1376_reg_98835_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1195/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1376_reg_98835_reg.
DSP Report: register mul_ln1118_1376_reg_98835_reg is absorbed into DSP mul_ln1118_1376_reg_98835_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2347/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1376_reg_98835_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2347/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1376_reg_98835_reg.
DSP Report: Generating DSP mul_ln1118_1380_reg_98855_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2351/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1380_reg_98855_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1151/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1380_reg_98855_reg.
DSP Report: register mul_ln1118_1380_reg_98855_reg is absorbed into DSP mul_ln1118_1380_reg_98855_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2351/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1380_reg_98855_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2351/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1380_reg_98855_reg.
DSP Report: Generating DSP mul_ln1118_1378_reg_98845_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2349/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1378_reg_98845_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1365/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1378_reg_98845_reg.
DSP Report: register mul_ln1118_1378_reg_98845_reg is absorbed into DSP mul_ln1118_1378_reg_98845_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2349/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1378_reg_98845_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2349/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1378_reg_98845_reg.
DSP Report: Generating DSP mul_ln1118_1379_reg_98850_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2350/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1379_reg_98850_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1366/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1379_reg_98850_reg.
DSP Report: register mul_ln1118_1379_reg_98850_reg is absorbed into DSP mul_ln1118_1379_reg_98850_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2350/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1379_reg_98850_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2350/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1379_reg_98850_reg.
DSP Report: Generating DSP mul_ln1118_1381_reg_98860_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2352/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1381_reg_98860_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2064/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1381_reg_98860_reg.
DSP Report: register mul_ln1118_1381_reg_98860_reg is absorbed into DSP mul_ln1118_1381_reg_98860_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2352/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1381_reg_98860_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2352/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1381_reg_98860_reg.
DSP Report: Generating DSP mul_ln1118_1383_reg_98870_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2354/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1383_reg_98870_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2066/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1383_reg_98870_reg.
DSP Report: register mul_ln1118_1383_reg_98870_reg is absorbed into DSP mul_ln1118_1383_reg_98870_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2354/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1383_reg_98870_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2354/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1383_reg_98870_reg.
DSP Report: Generating DSP mul_ln1118_1382_reg_98865_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2353/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1382_reg_98865_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2065/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1382_reg_98865_reg.
DSP Report: register mul_ln1118_1382_reg_98865_reg is absorbed into DSP mul_ln1118_1382_reg_98865_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2353/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1382_reg_98865_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2353/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1382_reg_98865_reg.
DSP Report: Generating DSP mul_ln1118_1386_reg_98885_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2357/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1386_reg_98885_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2069/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1386_reg_98885_reg.
DSP Report: register mul_ln1118_1386_reg_98885_reg is absorbed into DSP mul_ln1118_1386_reg_98885_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2357/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1386_reg_98885_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2357/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1386_reg_98885_reg.
DSP Report: Generating DSP mul_ln1118_1384_reg_98875_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2355/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1384_reg_98875_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2067/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1384_reg_98875_reg.
DSP Report: register mul_ln1118_1384_reg_98875_reg is absorbed into DSP mul_ln1118_1384_reg_98875_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2355/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1384_reg_98875_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2355/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1384_reg_98875_reg.
DSP Report: Generating DSP mul_ln1118_1385_reg_98880_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2356/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1385_reg_98880_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2068/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1385_reg_98880_reg.
DSP Report: register mul_ln1118_1385_reg_98880_reg is absorbed into DSP mul_ln1118_1385_reg_98880_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2356/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1385_reg_98880_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2356/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1385_reg_98880_reg.
DSP Report: Generating DSP mul_ln1118_1401_reg_98960_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2372/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1401_reg_98960_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1196/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1401_reg_98960_reg.
DSP Report: register mul_ln1118_1401_reg_98960_reg is absorbed into DSP mul_ln1118_1401_reg_98960_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2372/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1401_reg_98960_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2372/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1401_reg_98960_reg.
DSP Report: Generating DSP mul_ln1118_1399_reg_98950_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2370/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1399_reg_98950_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1194/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1399_reg_98950_reg.
DSP Report: register mul_ln1118_1399_reg_98950_reg is absorbed into DSP mul_ln1118_1399_reg_98950_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2370/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1399_reg_98950_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2370/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1399_reg_98950_reg.
DSP Report: Generating DSP mul_ln1118_1400_reg_98955_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2371/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1400_reg_98955_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1195/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1400_reg_98955_reg.
DSP Report: register mul_ln1118_1400_reg_98955_reg is absorbed into DSP mul_ln1118_1400_reg_98955_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2371/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1400_reg_98955_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2371/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1400_reg_98955_reg.
DSP Report: Generating DSP mul_ln1118_1404_reg_98975_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2375/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1404_reg_98975_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1151/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1404_reg_98975_reg.
DSP Report: register mul_ln1118_1404_reg_98975_reg is absorbed into DSP mul_ln1118_1404_reg_98975_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2375/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1404_reg_98975_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2375/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1404_reg_98975_reg.
DSP Report: Generating DSP mul_ln1118_1402_reg_98965_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2373/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1402_reg_98965_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1365/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1402_reg_98965_reg.
DSP Report: register mul_ln1118_1402_reg_98965_reg is absorbed into DSP mul_ln1118_1402_reg_98965_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2373/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1402_reg_98965_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2373/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1402_reg_98965_reg.
DSP Report: Generating DSP mul_ln1118_1403_reg_98970_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2374/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1403_reg_98970_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1366/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1403_reg_98970_reg.
DSP Report: register mul_ln1118_1403_reg_98970_reg is absorbed into DSP mul_ln1118_1403_reg_98970_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2374/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1403_reg_98970_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2374/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1403_reg_98970_reg.
DSP Report: Generating DSP mul_ln1118_1405_reg_98980_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2376/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1405_reg_98980_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2064/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1405_reg_98980_reg.
DSP Report: register mul_ln1118_1405_reg_98980_reg is absorbed into DSP mul_ln1118_1405_reg_98980_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2376/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1405_reg_98980_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2376/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1405_reg_98980_reg.
DSP Report: Generating DSP mul_ln1118_1407_reg_98990_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2378/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1407_reg_98990_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2066/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1407_reg_98990_reg.
DSP Report: register mul_ln1118_1407_reg_98990_reg is absorbed into DSP mul_ln1118_1407_reg_98990_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2378/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1407_reg_98990_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2378/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1407_reg_98990_reg.
DSP Report: Generating DSP mul_ln1118_1406_reg_98985_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2377/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1406_reg_98985_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2065/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1406_reg_98985_reg.
DSP Report: register mul_ln1118_1406_reg_98985_reg is absorbed into DSP mul_ln1118_1406_reg_98985_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2377/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1406_reg_98985_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2377/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1406_reg_98985_reg.
DSP Report: Generating DSP mul_ln1118_1410_reg_99005_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2381/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1410_reg_99005_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2069/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1410_reg_99005_reg.
DSP Report: register mul_ln1118_1410_reg_99005_reg is absorbed into DSP mul_ln1118_1410_reg_99005_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2381/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1410_reg_99005_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2381/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1410_reg_99005_reg.
DSP Report: Generating DSP mul_ln1118_1408_reg_98995_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2379/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1408_reg_98995_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2067/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1408_reg_98995_reg.
DSP Report: register mul_ln1118_1408_reg_98995_reg is absorbed into DSP mul_ln1118_1408_reg_98995_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2379/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1408_reg_98995_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2379/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1408_reg_98995_reg.
DSP Report: Generating DSP mul_ln1118_1409_reg_99000_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2380/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1409_reg_99000_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2068/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1409_reg_99000_reg.
DSP Report: register mul_ln1118_1409_reg_99000_reg is absorbed into DSP mul_ln1118_1409_reg_99000_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2380/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1409_reg_99000_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2380/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1409_reg_99000_reg.
DSP Report: Generating DSP mul_ln1118_180_reg_92855_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1151/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_180_reg_92855_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1151/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_180_reg_92855_reg.
DSP Report: register mul_ln1118_180_reg_92855_reg is absorbed into DSP mul_ln1118_180_reg_92855_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1151/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_180_reg_92855_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1151/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_180_reg_92855_reg.
DSP Report: Generating DSP mul_ln1118_969_reg_96800_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1940/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_969_reg_96800_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1196/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_969_reg_96800_reg.
DSP Report: register mul_ln1118_969_reg_96800_reg is absorbed into DSP mul_ln1118_969_reg_96800_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1940/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_969_reg_96800_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1940/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_969_reg_96800_reg.
DSP Report: Generating DSP mul_ln1118_967_reg_96790_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1938/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_967_reg_96790_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1194/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_967_reg_96790_reg.
DSP Report: register mul_ln1118_967_reg_96790_reg is absorbed into DSP mul_ln1118_967_reg_96790_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1938/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_967_reg_96790_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1938/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_967_reg_96790_reg.
DSP Report: Generating DSP mul_ln1118_968_reg_96795_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1939/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_968_reg_96795_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1195/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_968_reg_96795_reg.
DSP Report: register mul_ln1118_968_reg_96795_reg is absorbed into DSP mul_ln1118_968_reg_96795_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1939/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_968_reg_96795_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1939/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_968_reg_96795_reg.
DSP Report: Generating DSP mul_ln1118_972_reg_96815_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1943/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_972_reg_96815_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1151/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_972_reg_96815_reg.
DSP Report: register mul_ln1118_972_reg_96815_reg is absorbed into DSP mul_ln1118_972_reg_96815_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1943/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_972_reg_96815_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1943/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_972_reg_96815_reg.
DSP Report: Generating DSP mul_ln1118_970_reg_96805_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1941/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_970_reg_96805_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1365/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_970_reg_96805_reg.
DSP Report: register mul_ln1118_970_reg_96805_reg is absorbed into DSP mul_ln1118_970_reg_96805_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1941/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_970_reg_96805_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1941/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_970_reg_96805_reg.
DSP Report: Generating DSP mul_ln1118_971_reg_96810_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1942/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_971_reg_96810_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1366/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_971_reg_96810_reg.
DSP Report: register mul_ln1118_971_reg_96810_reg is absorbed into DSP mul_ln1118_971_reg_96810_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1942/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_971_reg_96810_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1942/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_971_reg_96810_reg.
DSP Report: Generating DSP mul_ln1118_973_reg_96820_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1944/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_973_reg_96820_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2064/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_973_reg_96820_reg.
DSP Report: register mul_ln1118_973_reg_96820_reg is absorbed into DSP mul_ln1118_973_reg_96820_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1944/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_973_reg_96820_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1944/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_973_reg_96820_reg.
DSP Report: Generating DSP mul_ln1118_975_reg_96830_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1946/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_975_reg_96830_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2066/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_975_reg_96830_reg.
DSP Report: register mul_ln1118_975_reg_96830_reg is absorbed into DSP mul_ln1118_975_reg_96830_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1946/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_975_reg_96830_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1946/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_975_reg_96830_reg.
DSP Report: Generating DSP mul_ln1118_974_reg_96825_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1945/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_974_reg_96825_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2065/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_974_reg_96825_reg.
DSP Report: register mul_ln1118_974_reg_96825_reg is absorbed into DSP mul_ln1118_974_reg_96825_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1945/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_974_reg_96825_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1945/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_974_reg_96825_reg.
DSP Report: Generating DSP mul_ln1118_981_reg_96860_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1952/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_981_reg_96860_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2192/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_981_reg_96860_reg.
DSP Report: register mul_ln1118_981_reg_96860_reg is absorbed into DSP mul_ln1118_981_reg_96860_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1952/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_981_reg_96860_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1952/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_981_reg_96860_reg.
DSP Report: Generating DSP mul_ln1118_979_reg_96850_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1950/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_979_reg_96850_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2022/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_979_reg_96850_reg.
DSP Report: register mul_ln1118_979_reg_96850_reg is absorbed into DSP mul_ln1118_979_reg_96850_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1950/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_979_reg_96850_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1950/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_979_reg_96850_reg.
DSP Report: Generating DSP mul_ln1118_980_reg_96855_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1951/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_980_reg_96855_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2191/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_980_reg_96855_reg.
DSP Report: register mul_ln1118_980_reg_96855_reg is absorbed into DSP mul_ln1118_980_reg_96855_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1951/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_980_reg_96855_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1951/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_980_reg_96855_reg.
DSP Report: Generating DSP mul_ln1118_984_reg_96875_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1955/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_984_reg_96875_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1283/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_984_reg_96875_reg.
DSP Report: register mul_ln1118_984_reg_96875_reg is absorbed into DSP mul_ln1118_984_reg_96875_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1955/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_984_reg_96875_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1955/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_984_reg_96875_reg.
DSP Report: Generating DSP mul_ln1118_982_reg_96865_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1953/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_982_reg_96865_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1281/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_982_reg_96865_reg.
DSP Report: register mul_ln1118_982_reg_96865_reg is absorbed into DSP mul_ln1118_982_reg_96865_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1953/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_982_reg_96865_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1953/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_982_reg_96865_reg.
DSP Report: Generating DSP mul_ln1118_983_reg_96870_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1954/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_983_reg_96870_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1282/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_983_reg_96870_reg.
DSP Report: register mul_ln1118_983_reg_96870_reg is absorbed into DSP mul_ln1118_983_reg_96870_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1954/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_983_reg_96870_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1954/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_983_reg_96870_reg.
DSP Report: Generating DSP mul_ln1118_177_reg_92840_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1148/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_177_reg_92840_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2444/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_177_reg_92840_reg.
DSP Report: register mul_ln1118_177_reg_92840_reg is absorbed into DSP mul_ln1118_177_reg_92840_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1148/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_177_reg_92840_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1148/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_177_reg_92840_reg.
DSP Report: Generating DSP mul_ln1118_175_reg_92830_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1146/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_175_reg_92830_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2442/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_175_reg_92830_reg.
DSP Report: register mul_ln1118_175_reg_92830_reg is absorbed into DSP mul_ln1118_175_reg_92830_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1146/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_175_reg_92830_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1146/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_175_reg_92830_reg.
DSP Report: Generating DSP mul_ln1118_176_reg_92835_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1147/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_176_reg_92835_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2443/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_176_reg_92835_reg.
DSP Report: register mul_ln1118_176_reg_92835_reg is absorbed into DSP mul_ln1118_176_reg_92835_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1147/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_176_reg_92835_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1147/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_176_reg_92835_reg.
DSP Report: Generating DSP mul_ln1118_936_reg_96635_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1907/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_936_reg_96635_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2435/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_936_reg_96635_reg.
DSP Report: register mul_ln1118_936_reg_96635_reg is absorbed into DSP mul_ln1118_936_reg_96635_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1907/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_936_reg_96635_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1907/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_936_reg_96635_reg.
DSP Report: Generating DSP mul_ln1118_934_reg_96625_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1905/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_934_reg_96625_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2457/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_934_reg_96625_reg.
DSP Report: register mul_ln1118_934_reg_96625_reg is absorbed into DSP mul_ln1118_934_reg_96625_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1905/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_934_reg_96625_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1905/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_934_reg_96625_reg.
DSP Report: Generating DSP mul_ln1118_935_reg_96630_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1906/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_935_reg_96630_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2458/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_935_reg_96630_reg.
DSP Report: register mul_ln1118_935_reg_96630_reg is absorbed into DSP mul_ln1118_935_reg_96630_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1906/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_935_reg_96630_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1906/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_935_reg_96630_reg.
DSP Report: Generating DSP mul_ln1118_912_reg_96515_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1883/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_912_reg_96515_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2435/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_912_reg_96515_reg.
DSP Report: register mul_ln1118_912_reg_96515_reg is absorbed into DSP mul_ln1118_912_reg_96515_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1883/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_912_reg_96515_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1883/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_912_reg_96515_reg.
DSP Report: Generating DSP mul_ln1118_910_reg_96505_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1881/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_910_reg_96505_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2457/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_910_reg_96505_reg.
DSP Report: register mul_ln1118_910_reg_96505_reg is absorbed into DSP mul_ln1118_910_reg_96505_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1881/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_910_reg_96505_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1881/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_910_reg_96505_reg.
DSP Report: Generating DSP mul_ln1118_911_reg_96510_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1882/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_911_reg_96510_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2458/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_911_reg_96510_reg.
DSP Report: register mul_ln1118_911_reg_96510_reg is absorbed into DSP mul_ln1118_911_reg_96510_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1882/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_911_reg_96510_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1882/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_911_reg_96510_reg.
DSP Report: Generating DSP mul_ln1118_897_reg_96440_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1868/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_897_reg_96440_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2444/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_897_reg_96440_reg.
DSP Report: register mul_ln1118_897_reg_96440_reg is absorbed into DSP mul_ln1118_897_reg_96440_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1868/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_897_reg_96440_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1868/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_897_reg_96440_reg.
DSP Report: Generating DSP mul_ln1118_895_reg_96430_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1866/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_895_reg_96430_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2442/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_895_reg_96430_reg.
DSP Report: register mul_ln1118_895_reg_96430_reg is absorbed into DSP mul_ln1118_895_reg_96430_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1866/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_895_reg_96430_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1866/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_895_reg_96430_reg.
DSP Report: Generating DSP mul_ln1118_896_reg_96435_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1867/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_896_reg_96435_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2443/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_896_reg_96435_reg.
DSP Report: register mul_ln1118_896_reg_96435_reg is absorbed into DSP mul_ln1118_896_reg_96435_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1867/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_896_reg_96435_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1867/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_896_reg_96435_reg.
DSP Report: Generating DSP mul_ln1118_1464_reg_99275_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2435/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1464_reg_99275_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2435/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1464_reg_99275_reg.
DSP Report: register mul_ln1118_1464_reg_99275_reg is absorbed into DSP mul_ln1118_1464_reg_99275_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2435/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1464_reg_99275_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2435/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1464_reg_99275_reg.
DSP Report: Generating DSP mul_ln1118_1462_reg_99265_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2433/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1462_reg_99265_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2457/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1462_reg_99265_reg.
DSP Report: register mul_ln1118_1462_reg_99265_reg is absorbed into DSP mul_ln1118_1462_reg_99265_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2433/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1462_reg_99265_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2433/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1462_reg_99265_reg.
DSP Report: Generating DSP mul_ln1118_1463_reg_99270_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2434/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1463_reg_99270_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2458/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1463_reg_99270_reg.
DSP Report: register mul_ln1118_1463_reg_99270_reg is absorbed into DSP mul_ln1118_1463_reg_99270_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2434/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1463_reg_99270_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2434/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1463_reg_99270_reg.
DSP Report: Generating DSP mul_ln1118_1353_reg_98720_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2324/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1353_reg_98720_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2444/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1353_reg_98720_reg.
DSP Report: register mul_ln1118_1353_reg_98720_reg is absorbed into DSP mul_ln1118_1353_reg_98720_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2324/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1353_reg_98720_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2324/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1353_reg_98720_reg.
DSP Report: Generating DSP mul_ln1118_1351_reg_98710_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2322/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1351_reg_98710_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2442/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1351_reg_98710_reg.
DSP Report: register mul_ln1118_1351_reg_98710_reg is absorbed into DSP mul_ln1118_1351_reg_98710_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2322/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1351_reg_98710_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2322/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1351_reg_98710_reg.
DSP Report: Generating DSP mul_ln1118_1352_reg_98715_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2323/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1352_reg_98715_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2443/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1352_reg_98715_reg.
DSP Report: register mul_ln1118_1352_reg_98715_reg is absorbed into DSP mul_ln1118_1352_reg_98715_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2323/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1352_reg_98715_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2323/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1352_reg_98715_reg.
DSP Report: Generating DSP mul_ln1118_1357_reg_98740_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2328/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1357_reg_98740_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2448/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1357_reg_98740_reg.
DSP Report: register mul_ln1118_1357_reg_98740_reg is absorbed into DSP mul_ln1118_1357_reg_98740_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2328/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1357_reg_98740_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2328/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1357_reg_98740_reg.
DSP Report: Generating DSP mul_ln1118_1359_reg_98750_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2330/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1359_reg_98750_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2450/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1359_reg_98750_reg.
DSP Report: register mul_ln1118_1359_reg_98750_reg is absorbed into DSP mul_ln1118_1359_reg_98750_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2330/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1359_reg_98750_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2330/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1359_reg_98750_reg.
DSP Report: Generating DSP mul_ln1118_1358_reg_98745_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2329/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1358_reg_98745_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2449/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1358_reg_98745_reg.
DSP Report: register mul_ln1118_1358_reg_98745_reg is absorbed into DSP mul_ln1118_1358_reg_98745_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2329/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1358_reg_98745_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2329/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1358_reg_98745_reg.
DSP Report: Generating DSP mul_ln1118_1365_reg_98780_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2336/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1365_reg_98780_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2456/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1365_reg_98780_reg.
DSP Report: register mul_ln1118_1365_reg_98780_reg is absorbed into DSP mul_ln1118_1365_reg_98780_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2336/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1365_reg_98780_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2336/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1365_reg_98780_reg.
DSP Report: Generating DSP mul_ln1118_1363_reg_98770_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2334/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1363_reg_98770_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2454/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1363_reg_98770_reg.
DSP Report: register mul_ln1118_1363_reg_98770_reg is absorbed into DSP mul_ln1118_1363_reg_98770_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2334/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1363_reg_98770_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2334/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1363_reg_98770_reg.
DSP Report: Generating DSP mul_ln1118_1364_reg_98775_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2335/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1364_reg_98775_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2455/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1364_reg_98775_reg.
DSP Report: register mul_ln1118_1364_reg_98775_reg is absorbed into DSP mul_ln1118_1364_reg_98775_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2335/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1364_reg_98775_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2335/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1364_reg_98775_reg.
DSP Report: Generating DSP mul_ln1118_1368_reg_98795_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2339/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1368_reg_98795_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2435/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1368_reg_98795_reg.
DSP Report: register mul_ln1118_1368_reg_98795_reg is absorbed into DSP mul_ln1118_1368_reg_98795_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2339/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1368_reg_98795_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2339/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1368_reg_98795_reg.
DSP Report: Generating DSP mul_ln1118_1366_reg_98785_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2337/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1366_reg_98785_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2457/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1366_reg_98785_reg.
DSP Report: register mul_ln1118_1366_reg_98785_reg is absorbed into DSP mul_ln1118_1366_reg_98785_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2337/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1366_reg_98785_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2337/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1366_reg_98785_reg.
DSP Report: Generating DSP mul_ln1118_1367_reg_98790_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2338/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1367_reg_98790_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2458/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1367_reg_98790_reg.
DSP Report: register mul_ln1118_1367_reg_98790_reg is absorbed into DSP mul_ln1118_1367_reg_98790_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2338/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1367_reg_98790_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2338/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1367_reg_98790_reg.
DSP Report: Generating DSP mul_ln1118_393_reg_93920_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_387_reg_76920_reg is absorbed into DSP mul_ln1118_393_reg_93920_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1364/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_393_reg_93920_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2444/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_393_reg_93920_reg.
DSP Report: register mul_ln1118_393_reg_93920_reg is absorbed into DSP mul_ln1118_393_reg_93920_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1364/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_393_reg_93920_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1364/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_393_reg_93920_reg.
DSP Report: Generating DSP mul_ln1118_391_reg_93910_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_385_reg_76910_reg is absorbed into DSP mul_ln1118_391_reg_93910_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1362/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_391_reg_93910_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2442/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_391_reg_93910_reg.
DSP Report: register mul_ln1118_391_reg_93910_reg is absorbed into DSP mul_ln1118_391_reg_93910_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1362/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_391_reg_93910_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1362/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_391_reg_93910_reg.
DSP Report: Generating DSP mul_ln1118_392_reg_93915_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_386_reg_76915_reg is absorbed into DSP mul_ln1118_392_reg_93915_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1363/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_392_reg_93915_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2443/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_392_reg_93915_reg.
DSP Report: register mul_ln1118_392_reg_93915_reg is absorbed into DSP mul_ln1118_392_reg_93915_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1363/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_392_reg_93915_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1363/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_392_reg_93915_reg.
DSP Report: Generating DSP mul_ln1118_397_reg_93940_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_391_reg_76940_reg is absorbed into DSP mul_ln1118_397_reg_93940_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1368/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_397_reg_93940_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2448/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_397_reg_93940_reg.
DSP Report: register mul_ln1118_397_reg_93940_reg is absorbed into DSP mul_ln1118_397_reg_93940_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1368/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_397_reg_93940_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1368/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_397_reg_93940_reg.
DSP Report: Generating DSP mul_ln1118_399_reg_93950_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_393_reg_76950_reg is absorbed into DSP mul_ln1118_399_reg_93950_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1370/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_399_reg_93950_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2450/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_399_reg_93950_reg.
DSP Report: register mul_ln1118_399_reg_93950_reg is absorbed into DSP mul_ln1118_399_reg_93950_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1370/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_399_reg_93950_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1370/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_399_reg_93950_reg.
DSP Report: Generating DSP mul_ln1118_398_reg_93945_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_392_reg_76945_reg is absorbed into DSP mul_ln1118_398_reg_93945_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1369/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_398_reg_93945_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2449/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_398_reg_93945_reg.
DSP Report: register mul_ln1118_398_reg_93945_reg is absorbed into DSP mul_ln1118_398_reg_93945_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1369/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_398_reg_93945_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1369/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_398_reg_93945_reg.
DSP Report: Generating DSP mul_ln1118_405_reg_93980_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_399_reg_76980_reg is absorbed into DSP mul_ln1118_405_reg_93980_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1376/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_405_reg_93980_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2456/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_405_reg_93980_reg.
DSP Report: register mul_ln1118_405_reg_93980_reg is absorbed into DSP mul_ln1118_405_reg_93980_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1376/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_405_reg_93980_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1376/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_405_reg_93980_reg.
DSP Report: Generating DSP mul_ln1118_403_reg_93970_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_397_reg_76970_reg is absorbed into DSP mul_ln1118_403_reg_93970_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1374/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_403_reg_93970_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2454/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_403_reg_93970_reg.
DSP Report: register mul_ln1118_403_reg_93970_reg is absorbed into DSP mul_ln1118_403_reg_93970_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1374/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_403_reg_93970_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1374/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_403_reg_93970_reg.
DSP Report: Generating DSP mul_ln1118_404_reg_93975_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_398_reg_76975_reg is absorbed into DSP mul_ln1118_404_reg_93975_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1375/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_404_reg_93975_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2455/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_404_reg_93975_reg.
DSP Report: register mul_ln1118_404_reg_93975_reg is absorbed into DSP mul_ln1118_404_reg_93975_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1375/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_404_reg_93975_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1375/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_404_reg_93975_reg.
DSP Report: Generating DSP mul_ln1118_408_reg_93995_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_402_reg_76995_reg is absorbed into DSP mul_ln1118_408_reg_93995_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1379/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_408_reg_93995_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2435/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_408_reg_93995_reg.
DSP Report: register mul_ln1118_408_reg_93995_reg is absorbed into DSP mul_ln1118_408_reg_93995_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1379/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_408_reg_93995_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1379/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_408_reg_93995_reg.
DSP Report: Generating DSP mul_ln1118_406_reg_93985_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_400_reg_76985_reg is absorbed into DSP mul_ln1118_406_reg_93985_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1377/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_406_reg_93985_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2457/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_406_reg_93985_reg.
DSP Report: register mul_ln1118_406_reg_93985_reg is absorbed into DSP mul_ln1118_406_reg_93985_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1377/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_406_reg_93985_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1377/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_406_reg_93985_reg.
DSP Report: Generating DSP mul_ln1118_407_reg_93990_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_401_reg_76990_reg is absorbed into DSP mul_ln1118_407_reg_93990_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1378/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_407_reg_93990_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2458/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_407_reg_93990_reg.
DSP Report: register mul_ln1118_407_reg_93990_reg is absorbed into DSP mul_ln1118_407_reg_93990_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1378/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_407_reg_93990_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1378/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_407_reg_93990_reg.
DSP Report: Generating DSP mul_ln1118_417_reg_94040_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_411_reg_77040_reg is absorbed into DSP mul_ln1118_417_reg_94040_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1388/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_417_reg_94040_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2444/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_417_reg_94040_reg.
DSP Report: register mul_ln1118_417_reg_94040_reg is absorbed into DSP mul_ln1118_417_reg_94040_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1388/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_417_reg_94040_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1388/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_417_reg_94040_reg.
DSP Report: Generating DSP mul_ln1118_415_reg_94030_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_409_reg_77030_reg is absorbed into DSP mul_ln1118_415_reg_94030_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1386/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_415_reg_94030_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2442/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_415_reg_94030_reg.
DSP Report: register mul_ln1118_415_reg_94030_reg is absorbed into DSP mul_ln1118_415_reg_94030_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1386/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_415_reg_94030_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1386/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_415_reg_94030_reg.
DSP Report: Generating DSP mul_ln1118_416_reg_94035_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_410_reg_77035_reg is absorbed into DSP mul_ln1118_416_reg_94035_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1387/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_416_reg_94035_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2443/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_416_reg_94035_reg.
DSP Report: register mul_ln1118_416_reg_94035_reg is absorbed into DSP mul_ln1118_416_reg_94035_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1387/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_416_reg_94035_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1387/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_416_reg_94035_reg.
DSP Report: Generating DSP mul_ln1118_1473_reg_99320_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2444/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1473_reg_99320_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2444/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1473_reg_99320_reg.
DSP Report: register mul_ln1118_1473_reg_99320_reg is absorbed into DSP mul_ln1118_1473_reg_99320_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2444/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1473_reg_99320_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2444/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1473_reg_99320_reg.
DSP Report: Generating DSP mul_ln1118_1471_reg_99310_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2442/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1471_reg_99310_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2442/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1471_reg_99310_reg.
DSP Report: register mul_ln1118_1471_reg_99310_reg is absorbed into DSP mul_ln1118_1471_reg_99310_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2442/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1471_reg_99310_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2442/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1471_reg_99310_reg.
DSP Report: Generating DSP mul_ln1118_1472_reg_99315_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2443/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1472_reg_99315_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2443/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1472_reg_99315_reg.
DSP Report: register mul_ln1118_1472_reg_99315_reg is absorbed into DSP mul_ln1118_1472_reg_99315_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2443/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1472_reg_99315_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2443/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1472_reg_99315_reg.
DSP Report: Generating DSP mul_ln1118_1477_reg_99340_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2448/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1477_reg_99340_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2448/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1477_reg_99340_reg.
DSP Report: register mul_ln1118_1477_reg_99340_reg is absorbed into DSP mul_ln1118_1477_reg_99340_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2448/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1477_reg_99340_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2448/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1477_reg_99340_reg.
DSP Report: Generating DSP mul_ln1118_1479_reg_99350_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2450/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1479_reg_99350_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2450/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1479_reg_99350_reg.
DSP Report: register mul_ln1118_1479_reg_99350_reg is absorbed into DSP mul_ln1118_1479_reg_99350_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2450/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1479_reg_99350_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2450/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1479_reg_99350_reg.
DSP Report: Generating DSP mul_ln1118_1478_reg_99345_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2449/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1478_reg_99345_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2449/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1478_reg_99345_reg.
DSP Report: register mul_ln1118_1478_reg_99345_reg is absorbed into DSP mul_ln1118_1478_reg_99345_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2449/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1478_reg_99345_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2449/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1478_reg_99345_reg.
DSP Report: Generating DSP mul_ln1118_1485_reg_99380_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2456/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1485_reg_99380_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2456/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1485_reg_99380_reg.
DSP Report: register mul_ln1118_1485_reg_99380_reg is absorbed into DSP mul_ln1118_1485_reg_99380_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2456/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1485_reg_99380_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2456/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1485_reg_99380_reg.
DSP Report: Generating DSP mul_ln1118_1483_reg_99370_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2454/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1483_reg_99370_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2454/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1483_reg_99370_reg.
DSP Report: register mul_ln1118_1483_reg_99370_reg is absorbed into DSP mul_ln1118_1483_reg_99370_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2454/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1483_reg_99370_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2454/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1483_reg_99370_reg.
DSP Report: Generating DSP mul_ln1118_1484_reg_99375_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2455/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1484_reg_99375_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2455/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1484_reg_99375_reg.
DSP Report: register mul_ln1118_1484_reg_99375_reg is absorbed into DSP mul_ln1118_1484_reg_99375_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2455/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1484_reg_99375_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2455/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1484_reg_99375_reg.
DSP Report: Generating DSP mul_ln1118_1488_reg_99395_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2459/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1488_reg_99395_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2435/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1488_reg_99395_reg.
DSP Report: register mul_ln1118_1488_reg_99395_reg is absorbed into DSP mul_ln1118_1488_reg_99395_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2459/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1488_reg_99395_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2459/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1488_reg_99395_reg.
DSP Report: Generating DSP mul_ln1118_1486_reg_99385_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2457/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1486_reg_99385_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2457/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1486_reg_99385_reg.
DSP Report: register mul_ln1118_1486_reg_99385_reg is absorbed into DSP mul_ln1118_1486_reg_99385_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2457/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1486_reg_99385_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2457/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1486_reg_99385_reg.
DSP Report: Generating DSP mul_ln1118_1487_reg_99390_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2458/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1487_reg_99390_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2458/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1487_reg_99390_reg.
DSP Report: register mul_ln1118_1487_reg_99390_reg is absorbed into DSP mul_ln1118_1487_reg_99390_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2458/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1487_reg_99390_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2458/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1487_reg_99390_reg.
DSP Report: Generating DSP mul_ln1118_768_reg_95795_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1739/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_768_reg_95795_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2435/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_768_reg_95795_reg.
DSP Report: register mul_ln1118_768_reg_95795_reg is absorbed into DSP mul_ln1118_768_reg_95795_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1739/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_768_reg_95795_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1739/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_768_reg_95795_reg.
DSP Report: Generating DSP mul_ln1118_766_reg_95785_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1737/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_766_reg_95785_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2457/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_766_reg_95785_reg.
DSP Report: register mul_ln1118_766_reg_95785_reg is absorbed into DSP mul_ln1118_766_reg_95785_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1737/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_766_reg_95785_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1737/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_766_reg_95785_reg.
DSP Report: Generating DSP mul_ln1118_767_reg_95790_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1738/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_767_reg_95790_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2458/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_767_reg_95790_reg.
DSP Report: register mul_ln1118_767_reg_95790_reg is absorbed into DSP mul_ln1118_767_reg_95790_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1738/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_767_reg_95790_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1738/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_767_reg_95790_reg.
DSP Report: Generating DSP mul_ln1118_428_reg_94095_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1399/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_428_reg_94095_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2455/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_428_reg_94095_reg.
DSP Report: register mul_ln1118_428_reg_94095_reg is absorbed into DSP mul_ln1118_428_reg_94095_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1399/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_428_reg_94095_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1399/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_428_reg_94095_reg.
DSP Report: Generating DSP mul_ln1118_1317_reg_98540_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2288/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1317_reg_98540_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2456/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1317_reg_98540_reg.
DSP Report: register mul_ln1118_1317_reg_98540_reg is absorbed into DSP mul_ln1118_1317_reg_98540_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2288/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1317_reg_98540_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2288/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1317_reg_98540_reg.
DSP Report: Generating DSP mul_ln1118_1315_reg_98530_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2286/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1315_reg_98530_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2454/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1315_reg_98530_reg.
DSP Report: register mul_ln1118_1315_reg_98530_reg is absorbed into DSP mul_ln1118_1315_reg_98530_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2286/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1315_reg_98530_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2286/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1315_reg_98530_reg.
DSP Report: Generating DSP mul_ln1118_1316_reg_98535_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2287/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1316_reg_98535_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2455/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1316_reg_98535_reg.
DSP Report: register mul_ln1118_1316_reg_98535_reg is absorbed into DSP mul_ln1118_1316_reg_98535_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2287/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1316_reg_98535_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2287/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1316_reg_98535_reg.
DSP Report: Generating DSP mul_ln1118_1101_reg_97460_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2072/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1101_reg_97460_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2456/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1101_reg_97460_reg.
DSP Report: register mul_ln1118_1101_reg_97460_reg is absorbed into DSP mul_ln1118_1101_reg_97460_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2072/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1101_reg_97460_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2072/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1101_reg_97460_reg.
DSP Report: Generating DSP mul_ln1118_1099_reg_97450_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2070/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1099_reg_97450_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2454/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1099_reg_97450_reg.
DSP Report: register mul_ln1118_1099_reg_97450_reg is absorbed into DSP mul_ln1118_1099_reg_97450_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2070/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1099_reg_97450_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2070/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1099_reg_97450_reg.
DSP Report: Generating DSP mul_ln1118_1100_reg_97455_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2071/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1100_reg_97455_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2455/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1100_reg_97455_reg.
DSP Report: register mul_ln1118_1100_reg_97455_reg is absorbed into DSP mul_ln1118_1100_reg_97455_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2071/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1100_reg_97455_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2071/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1100_reg_97455_reg.
DSP Report: Generating DSP mul_ln1118_489_reg_94400_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_483_reg_77400_reg is absorbed into DSP mul_ln1118_489_reg_94400_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1460/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_489_reg_94400_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2444/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_489_reg_94400_reg.
DSP Report: register mul_ln1118_489_reg_94400_reg is absorbed into DSP mul_ln1118_489_reg_94400_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1460/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_489_reg_94400_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1460/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_489_reg_94400_reg.
DSP Report: Generating DSP mul_ln1118_487_reg_94390_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_481_reg_77390_reg is absorbed into DSP mul_ln1118_487_reg_94390_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1458/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_487_reg_94390_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2442/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_487_reg_94390_reg.
DSP Report: register mul_ln1118_487_reg_94390_reg is absorbed into DSP mul_ln1118_487_reg_94390_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1458/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_487_reg_94390_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1458/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_487_reg_94390_reg.
DSP Report: Generating DSP mul_ln1118_488_reg_94395_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_482_reg_77395_reg is absorbed into DSP mul_ln1118_488_reg_94395_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1459/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_488_reg_94395_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2443/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_488_reg_94395_reg.
DSP Report: register mul_ln1118_488_reg_94395_reg is absorbed into DSP mul_ln1118_488_reg_94395_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1459/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_488_reg_94395_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1459/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_488_reg_94395_reg.
DSP Report: Generating DSP mul_ln1118_493_reg_94420_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_487_reg_77420_reg is absorbed into DSP mul_ln1118_493_reg_94420_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1464/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_493_reg_94420_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2448/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_493_reg_94420_reg.
DSP Report: register mul_ln1118_493_reg_94420_reg is absorbed into DSP mul_ln1118_493_reg_94420_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1464/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_493_reg_94420_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1464/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_493_reg_94420_reg.
DSP Report: Generating DSP mul_ln1118_495_reg_94430_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_489_reg_77430_reg is absorbed into DSP mul_ln1118_495_reg_94430_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1466/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_495_reg_94430_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2450/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_495_reg_94430_reg.
DSP Report: register mul_ln1118_495_reg_94430_reg is absorbed into DSP mul_ln1118_495_reg_94430_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1466/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_495_reg_94430_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1466/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_495_reg_94430_reg.
DSP Report: Generating DSP mul_ln1118_1104_reg_97475_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2075/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1104_reg_97475_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2435/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1104_reg_97475_reg.
DSP Report: register mul_ln1118_1104_reg_97475_reg is absorbed into DSP mul_ln1118_1104_reg_97475_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2075/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1104_reg_97475_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2075/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1104_reg_97475_reg.
DSP Report: Generating DSP mul_ln1118_1102_reg_97465_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2073/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1102_reg_97465_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2457/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1102_reg_97465_reg.
DSP Report: register mul_ln1118_1102_reg_97465_reg is absorbed into DSP mul_ln1118_1102_reg_97465_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2073/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1102_reg_97465_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2073/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1102_reg_97465_reg.
DSP Report: Generating DSP mul_ln1118_1103_reg_97470_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2074/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1103_reg_97470_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2458/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1103_reg_97470_reg.
DSP Report: register mul_ln1118_1103_reg_97470_reg is absorbed into DSP mul_ln1118_1103_reg_97470_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2074/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1103_reg_97470_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2074/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1103_reg_97470_reg.
DSP Report: Generating DSP mul_ln1118_1320_reg_98555_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2291/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1320_reg_98555_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2435/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1320_reg_98555_reg.
DSP Report: register mul_ln1118_1320_reg_98555_reg is absorbed into DSP mul_ln1118_1320_reg_98555_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2291/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1320_reg_98555_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2291/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1320_reg_98555_reg.
DSP Report: Generating DSP mul_ln1118_1318_reg_98545_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2289/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1318_reg_98545_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2457/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1318_reg_98545_reg.
DSP Report: register mul_ln1118_1318_reg_98545_reg is absorbed into DSP mul_ln1118_1318_reg_98545_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2289/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1318_reg_98545_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2289/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1318_reg_98545_reg.
DSP Report: Generating DSP mul_ln1118_1319_reg_98550_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2290/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1319_reg_98550_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2458/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1319_reg_98550_reg.
DSP Report: register mul_ln1118_1319_reg_98550_reg is absorbed into DSP mul_ln1118_1319_reg_98550_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2290/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1319_reg_98550_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2290/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1319_reg_98550_reg.
DSP Report: Generating DSP mul_ln1118_501_reg_94460_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1472/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_501_reg_94460_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2456/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_501_reg_94460_reg.
DSP Report: register mul_ln1118_501_reg_94460_reg is absorbed into DSP mul_ln1118_501_reg_94460_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1472/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_501_reg_94460_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1472/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_501_reg_94460_reg.
DSP Report: Generating DSP mul_ln1118_500_reg_94455_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1471/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_500_reg_94455_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2455/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_500_reg_94455_reg.
DSP Report: register mul_ln1118_500_reg_94455_reg is absorbed into DSP mul_ln1118_500_reg_94455_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1471/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_500_reg_94455_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1471/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_500_reg_94455_reg.
DSP Report: Generating DSP mul_ln1118_504_reg_94475_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1475/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_504_reg_94475_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2435/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_504_reg_94475_reg.
DSP Report: register mul_ln1118_504_reg_94475_reg is absorbed into DSP mul_ln1118_504_reg_94475_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1475/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_504_reg_94475_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1475/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_504_reg_94475_reg.
DSP Report: Generating DSP mul_ln1118_502_reg_94465_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1473/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_502_reg_94465_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2457/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_502_reg_94465_reg.
DSP Report: register mul_ln1118_502_reg_94465_reg is absorbed into DSP mul_ln1118_502_reg_94465_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1473/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_502_reg_94465_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1473/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_502_reg_94465_reg.
DSP Report: Generating DSP mul_ln1118_503_reg_94470_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1474/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_503_reg_94470_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2458/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_503_reg_94470_reg.
DSP Report: register mul_ln1118_503_reg_94470_reg is absorbed into DSP mul_ln1118_503_reg_94470_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1474/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_503_reg_94470_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1474/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_503_reg_94470_reg.
DSP Report: Generating DSP mul_ln1118_585_reg_94880_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1556/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_585_reg_94880_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2444/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_585_reg_94880_reg.
DSP Report: register mul_ln1118_585_reg_94880_reg is absorbed into DSP mul_ln1118_585_reg_94880_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1556/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_585_reg_94880_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1556/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_585_reg_94880_reg.
DSP Report: Generating DSP mul_ln1118_583_reg_94870_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1554/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_583_reg_94870_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2442/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_583_reg_94870_reg.
DSP Report: register mul_ln1118_583_reg_94870_reg is absorbed into DSP mul_ln1118_583_reg_94870_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1554/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_583_reg_94870_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1554/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_583_reg_94870_reg.
DSP Report: Generating DSP mul_ln1118_584_reg_94875_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1555/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_584_reg_94875_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2443/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_584_reg_94875_reg.
DSP Report: register mul_ln1118_584_reg_94875_reg is absorbed into DSP mul_ln1118_584_reg_94875_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1555/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_584_reg_94875_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1555/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_584_reg_94875_reg.
DSP Report: Generating DSP mul_ln1118_1509_reg_99500_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2480/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1509_reg_99500_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2456/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1509_reg_99500_reg.
DSP Report: register mul_ln1118_1509_reg_99500_reg is absorbed into DSP mul_ln1118_1509_reg_99500_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2480/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1509_reg_99500_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2480/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1509_reg_99500_reg.
DSP Report: Generating DSP mul_ln1118_1507_reg_99490_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2478/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1507_reg_99490_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2454/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1507_reg_99490_reg.
DSP Report: register mul_ln1118_1507_reg_99490_reg is absorbed into DSP mul_ln1118_1507_reg_99490_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2478/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1507_reg_99490_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2478/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1507_reg_99490_reg.
DSP Report: Generating DSP mul_ln1118_1508_reg_99495_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2479/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1508_reg_99495_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2455/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1508_reg_99495_reg.
DSP Report: register mul_ln1118_1508_reg_99495_reg is absorbed into DSP mul_ln1118_1508_reg_99495_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2479/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1508_reg_99495_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2479/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1508_reg_99495_reg.
DSP Report: Generating DSP mul_ln1118_633_reg_95120_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1604/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_633_reg_95120_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2444/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_633_reg_95120_reg.
DSP Report: register mul_ln1118_633_reg_95120_reg is absorbed into DSP mul_ln1118_633_reg_95120_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1604/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_633_reg_95120_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1604/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_633_reg_95120_reg.
DSP Report: Generating DSP mul_ln1118_631_reg_95110_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1602/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_631_reg_95110_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2442/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_631_reg_95110_reg.
DSP Report: register mul_ln1118_631_reg_95110_reg is absorbed into DSP mul_ln1118_631_reg_95110_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1602/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_631_reg_95110_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1602/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_631_reg_95110_reg.
DSP Report: Generating DSP mul_ln1118_632_reg_95115_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1603/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_632_reg_95115_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2443/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_632_reg_95115_reg.
DSP Report: register mul_ln1118_632_reg_95115_reg is absorbed into DSP mul_ln1118_632_reg_95115_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1603/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_632_reg_95115_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1603/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_632_reg_95115_reg.
DSP Report: Generating DSP mul_ln1118_637_reg_95140_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1608/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_637_reg_95140_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2448/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_637_reg_95140_reg.
DSP Report: register mul_ln1118_637_reg_95140_reg is absorbed into DSP mul_ln1118_637_reg_95140_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1608/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_637_reg_95140_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1608/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_637_reg_95140_reg.
DSP Report: Generating DSP mul_ln1118_639_reg_95150_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1610/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_639_reg_95150_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2450/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_639_reg_95150_reg.
DSP Report: register mul_ln1118_639_reg_95150_reg is absorbed into DSP mul_ln1118_639_reg_95150_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1610/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_639_reg_95150_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1610/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_639_reg_95150_reg.
DSP Report: Generating DSP mul_ln1118_638_reg_95145_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1609/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_638_reg_95145_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2449/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_638_reg_95145_reg.
DSP Report: register mul_ln1118_638_reg_95145_reg is absorbed into DSP mul_ln1118_638_reg_95145_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1609/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_638_reg_95145_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1609/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_638_reg_95145_reg.
DSP Report: Generating DSP mul_ln1118_645_reg_95180_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1616/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_645_reg_95180_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2456/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_645_reg_95180_reg.
DSP Report: register mul_ln1118_645_reg_95180_reg is absorbed into DSP mul_ln1118_645_reg_95180_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1616/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_645_reg_95180_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1616/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_645_reg_95180_reg.
DSP Report: Generating DSP mul_ln1118_643_reg_95170_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1614/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_643_reg_95170_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2454/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_643_reg_95170_reg.
DSP Report: register mul_ln1118_643_reg_95170_reg is absorbed into DSP mul_ln1118_643_reg_95170_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1614/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_643_reg_95170_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1614/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_643_reg_95170_reg.
DSP Report: Generating DSP mul_ln1118_644_reg_95175_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1615/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_644_reg_95175_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2455/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_644_reg_95175_reg.
DSP Report: register mul_ln1118_644_reg_95175_reg is absorbed into DSP mul_ln1118_644_reg_95175_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1615/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_644_reg_95175_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1615/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_644_reg_95175_reg.
DSP Report: Generating DSP mul_ln1118_648_reg_95195_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1619/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_648_reg_95195_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2435/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_648_reg_95195_reg.
DSP Report: register mul_ln1118_648_reg_95195_reg is absorbed into DSP mul_ln1118_648_reg_95195_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1619/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_648_reg_95195_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1619/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_648_reg_95195_reg.
DSP Report: Generating DSP mul_ln1118_646_reg_95185_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1617/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_646_reg_95185_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2457/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_646_reg_95185_reg.
DSP Report: register mul_ln1118_646_reg_95185_reg is absorbed into DSP mul_ln1118_646_reg_95185_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1617/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_646_reg_95185_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1617/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_646_reg_95185_reg.
DSP Report: Generating DSP mul_ln1118_647_reg_95190_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1618/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_647_reg_95190_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2458/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_647_reg_95190_reg.
DSP Report: register mul_ln1118_647_reg_95190_reg is absorbed into DSP mul_ln1118_647_reg_95190_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1618/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_647_reg_95190_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1618/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_647_reg_95190_reg.
DSP Report: Generating DSP mul_ln1118_621_reg_95060_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1592/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_621_reg_95060_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2456/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_621_reg_95060_reg.
DSP Report: register mul_ln1118_621_reg_95060_reg is absorbed into DSP mul_ln1118_621_reg_95060_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1592/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_621_reg_95060_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1592/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_621_reg_95060_reg.
DSP Report: Generating DSP mul_ln1118_619_reg_95050_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1590/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_619_reg_95050_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2454/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_619_reg_95050_reg.
DSP Report: register mul_ln1118_619_reg_95050_reg is absorbed into DSP mul_ln1118_619_reg_95050_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1590/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_619_reg_95050_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1590/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_619_reg_95050_reg.
DSP Report: Generating DSP mul_ln1118_620_reg_95055_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1591/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_620_reg_95055_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2455/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_620_reg_95055_reg.
DSP Report: register mul_ln1118_620_reg_95055_reg is absorbed into DSP mul_ln1118_620_reg_95055_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1591/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_620_reg_95055_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1591/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_620_reg_95055_reg.
DSP Report: Generating DSP mul_ln1118_624_reg_95075_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1595/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_624_reg_95075_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2435/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_624_reg_95075_reg.
DSP Report: register mul_ln1118_624_reg_95075_reg is absorbed into DSP mul_ln1118_624_reg_95075_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1595/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_624_reg_95075_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1595/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_624_reg_95075_reg.
DSP Report: Generating DSP mul_ln1118_622_reg_95065_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1593/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_622_reg_95065_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2457/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_622_reg_95065_reg.
DSP Report: register mul_ln1118_622_reg_95065_reg is absorbed into DSP mul_ln1118_622_reg_95065_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1593/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_622_reg_95065_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1593/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_622_reg_95065_reg.
DSP Report: Generating DSP mul_ln1118_623_reg_95070_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1594/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_623_reg_95070_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2458/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_623_reg_95070_reg.
DSP Report: register mul_ln1118_623_reg_95070_reg is absorbed into DSP mul_ln1118_623_reg_95070_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1594/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_623_reg_95070_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1594/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_623_reg_95070_reg.
DSP Report: Generating DSP mul_ln1118_1105_reg_97480_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2076/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1105_reg_97480_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2076/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1105_reg_97480_reg.
DSP Report: register mul_ln1118_1105_reg_97480_reg is absorbed into DSP mul_ln1118_1105_reg_97480_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2076/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1105_reg_97480_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2076/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1105_reg_97480_reg.
DSP Report: Generating DSP mul_ln1118_1107_reg_97490_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2078/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1107_reg_97490_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2078/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1107_reg_97490_reg.
DSP Report: register mul_ln1118_1107_reg_97490_reg is absorbed into DSP mul_ln1118_1107_reg_97490_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2078/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1107_reg_97490_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2078/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1107_reg_97490_reg.
DSP Report: Generating DSP mul_ln1118_1106_reg_97485_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2077/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1106_reg_97485_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2077/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1106_reg_97485_reg.
DSP Report: register mul_ln1118_1106_reg_97485_reg is absorbed into DSP mul_ln1118_1106_reg_97485_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2077/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1106_reg_97485_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2077/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1106_reg_97485_reg.
DSP Report: Generating DSP mul_ln1118_1110_reg_97505_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2081/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1110_reg_97505_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2081/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1110_reg_97505_reg.
DSP Report: register mul_ln1118_1110_reg_97505_reg is absorbed into DSP mul_ln1118_1110_reg_97505_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2081/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1110_reg_97505_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2081/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1110_reg_97505_reg.
DSP Report: Generating DSP mul_ln1118_1108_reg_97495_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2079/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1108_reg_97495_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2079/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1108_reg_97495_reg.
DSP Report: register mul_ln1118_1108_reg_97495_reg is absorbed into DSP mul_ln1118_1108_reg_97495_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2079/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1108_reg_97495_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2079/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1108_reg_97495_reg.
DSP Report: Generating DSP mul_ln1118_1109_reg_97500_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2080/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1109_reg_97500_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2080/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1109_reg_97500_reg.
DSP Report: register mul_ln1118_1109_reg_97500_reg is absorbed into DSP mul_ln1118_1109_reg_97500_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2080/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1109_reg_97500_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2080/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1109_reg_97500_reg.
DSP Report: Generating DSP mul_ln1118_1057_reg_97240_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2028/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1057_reg_97240_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2076/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1057_reg_97240_reg.
DSP Report: register mul_ln1118_1057_reg_97240_reg is absorbed into DSP mul_ln1118_1057_reg_97240_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2028/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1057_reg_97240_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2028/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1057_reg_97240_reg.
DSP Report: Generating DSP mul_ln1118_1059_reg_97250_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2030/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1059_reg_97250_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2078/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1059_reg_97250_reg.
DSP Report: register mul_ln1118_1059_reg_97250_reg is absorbed into DSP mul_ln1118_1059_reg_97250_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2030/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1059_reg_97250_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2030/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1059_reg_97250_reg.
DSP Report: Generating DSP mul_ln1118_1058_reg_97245_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2029/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1058_reg_97245_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2077/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1058_reg_97245_reg.
DSP Report: register mul_ln1118_1058_reg_97245_reg is absorbed into DSP mul_ln1118_1058_reg_97245_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2029/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1058_reg_97245_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2029/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1058_reg_97245_reg.
DSP Report: Generating DSP mul_ln1118_1062_reg_97265_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2033/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1062_reg_97265_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2081/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1062_reg_97265_reg.
DSP Report: register mul_ln1118_1062_reg_97265_reg is absorbed into DSP mul_ln1118_1062_reg_97265_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2033/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1062_reg_97265_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2033/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1062_reg_97265_reg.
DSP Report: Generating DSP mul_ln1118_1060_reg_97255_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2031/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1060_reg_97255_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2079/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1060_reg_97255_reg.
DSP Report: register mul_ln1118_1060_reg_97255_reg is absorbed into DSP mul_ln1118_1060_reg_97255_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2031/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1060_reg_97255_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2031/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1060_reg_97255_reg.
DSP Report: Generating DSP mul_ln1118_1061_reg_97260_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2032/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1061_reg_97260_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2080/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1061_reg_97260_reg.
DSP Report: register mul_ln1118_1061_reg_97260_reg is absorbed into DSP mul_ln1118_1061_reg_97260_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2032/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1061_reg_97260_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2032/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1061_reg_97260_reg.
DSP Report: Generating DSP mul_ln1118_1032_reg_97115_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2003/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1032_reg_97115_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2003/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1032_reg_97115_reg.
DSP Report: register mul_ln1118_1032_reg_97115_reg is absorbed into DSP mul_ln1118_1032_reg_97115_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2003/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1032_reg_97115_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2003/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1032_reg_97115_reg.
DSP Report: Generating DSP mul_ln1118_1030_reg_97105_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2001/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1030_reg_97105_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2001/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1030_reg_97105_reg.
DSP Report: register mul_ln1118_1030_reg_97105_reg is absorbed into DSP mul_ln1118_1030_reg_97105_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2001/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1030_reg_97105_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2001/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1030_reg_97105_reg.
DSP Report: Generating DSP mul_ln1118_1031_reg_97110_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2002/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1031_reg_97110_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2002/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1031_reg_97110_reg.
DSP Report: register mul_ln1118_1031_reg_97110_reg is absorbed into DSP mul_ln1118_1031_reg_97110_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2002/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1031_reg_97110_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2002/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1031_reg_97110_reg.
DSP Report: Generating DSP mul_ln1118_1033_reg_97120_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2004/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1033_reg_97120_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2076/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1033_reg_97120_reg.
DSP Report: register mul_ln1118_1033_reg_97120_reg is absorbed into DSP mul_ln1118_1033_reg_97120_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2004/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1033_reg_97120_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2004/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1033_reg_97120_reg.
DSP Report: Generating DSP mul_ln1118_1035_reg_97130_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2006/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1035_reg_97130_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2078/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1035_reg_97130_reg.
DSP Report: register mul_ln1118_1035_reg_97130_reg is absorbed into DSP mul_ln1118_1035_reg_97130_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2006/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1035_reg_97130_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2006/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1035_reg_97130_reg.
DSP Report: Generating DSP mul_ln1118_1034_reg_97125_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2005/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1034_reg_97125_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2077/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1034_reg_97125_reg.
DSP Report: register mul_ln1118_1034_reg_97125_reg is absorbed into DSP mul_ln1118_1034_reg_97125_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2005/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1034_reg_97125_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2005/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1034_reg_97125_reg.
DSP Report: Generating DSP mul_ln1118_1393_reg_98920_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2364/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1393_reg_98920_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2076/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1393_reg_98920_reg.
DSP Report: register mul_ln1118_1393_reg_98920_reg is absorbed into DSP mul_ln1118_1393_reg_98920_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2364/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1393_reg_98920_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2364/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1393_reg_98920_reg.
DSP Report: Generating DSP mul_ln1118_1395_reg_98930_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2366/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1395_reg_98930_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2078/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1395_reg_98930_reg.
DSP Report: register mul_ln1118_1395_reg_98930_reg is absorbed into DSP mul_ln1118_1395_reg_98930_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2366/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1395_reg_98930_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2366/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1395_reg_98930_reg.
DSP Report: Generating DSP mul_ln1118_1394_reg_98925_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2365/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1394_reg_98925_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2077/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1394_reg_98925_reg.
DSP Report: register mul_ln1118_1394_reg_98925_reg is absorbed into DSP mul_ln1118_1394_reg_98925_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2365/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1394_reg_98925_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2365/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1394_reg_98925_reg.
DSP Report: Generating DSP mul_ln1118_1398_reg_98945_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2369/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1398_reg_98945_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2081/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1398_reg_98945_reg.
DSP Report: register mul_ln1118_1398_reg_98945_reg is absorbed into DSP mul_ln1118_1398_reg_98945_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2369/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1398_reg_98945_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2369/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1398_reg_98945_reg.
DSP Report: Generating DSP mul_ln1118_1396_reg_98935_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2367/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1396_reg_98935_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2079/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1396_reg_98935_reg.
DSP Report: register mul_ln1118_1396_reg_98935_reg is absorbed into DSP mul_ln1118_1396_reg_98935_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2367/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1396_reg_98935_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2367/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1396_reg_98935_reg.
DSP Report: Generating DSP mul_ln1118_1397_reg_98940_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2368/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1397_reg_98940_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2080/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1397_reg_98940_reg.
DSP Report: register mul_ln1118_1397_reg_98940_reg is absorbed into DSP mul_ln1118_1397_reg_98940_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2368/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1397_reg_98940_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2368/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1397_reg_98940_reg.
DSP Report: Generating DSP mul_ln1118_1225_reg_98080_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2196/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1225_reg_98080_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2076/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1225_reg_98080_reg.
DSP Report: register mul_ln1118_1225_reg_98080_reg is absorbed into DSP mul_ln1118_1225_reg_98080_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2196/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1225_reg_98080_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2196/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1225_reg_98080_reg.
DSP Report: Generating DSP mul_ln1118_1227_reg_98090_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2198/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1227_reg_98090_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2078/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1227_reg_98090_reg.
DSP Report: register mul_ln1118_1227_reg_98090_reg is absorbed into DSP mul_ln1118_1227_reg_98090_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2198/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1227_reg_98090_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2198/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1227_reg_98090_reg.
DSP Report: Generating DSP mul_ln1118_1226_reg_98085_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2197/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1226_reg_98085_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2077/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1226_reg_98085_reg.
DSP Report: register mul_ln1118_1226_reg_98085_reg is absorbed into DSP mul_ln1118_1226_reg_98085_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2197/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1226_reg_98085_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2197/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1226_reg_98085_reg.
DSP Report: Generating DSP mul_ln1118_1230_reg_98105_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2201/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1230_reg_98105_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2081/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1230_reg_98105_reg.
DSP Report: register mul_ln1118_1230_reg_98105_reg is absorbed into DSP mul_ln1118_1230_reg_98105_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2201/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1230_reg_98105_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2201/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1230_reg_98105_reg.
DSP Report: Generating DSP mul_ln1118_1228_reg_98095_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2199/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1228_reg_98095_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2079/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1228_reg_98095_reg.
DSP Report: register mul_ln1118_1228_reg_98095_reg is absorbed into DSP mul_ln1118_1228_reg_98095_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2199/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1228_reg_98095_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2199/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1228_reg_98095_reg.
DSP Report: Generating DSP mul_ln1118_1229_reg_98100_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2200/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1229_reg_98100_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2080/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1229_reg_98100_reg.
DSP Report: register mul_ln1118_1229_reg_98100_reg is absorbed into DSP mul_ln1118_1229_reg_98100_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2200/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1229_reg_98100_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2200/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1229_reg_98100_reg.
DSP Report: Generating DSP mul_ln1118_937_reg_96640_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1908/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_937_reg_96640_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2076/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_937_reg_96640_reg.
DSP Report: register mul_ln1118_937_reg_96640_reg is absorbed into DSP mul_ln1118_937_reg_96640_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1908/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_937_reg_96640_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1908/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_937_reg_96640_reg.
DSP Report: Generating DSP mul_ln1118_939_reg_96650_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1910/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_939_reg_96650_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2078/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_939_reg_96650_reg.
DSP Report: register mul_ln1118_939_reg_96650_reg is absorbed into DSP mul_ln1118_939_reg_96650_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1910/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_939_reg_96650_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1910/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_939_reg_96650_reg.
DSP Report: Generating DSP mul_ln1118_938_reg_96645_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1909/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_938_reg_96645_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2077/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_938_reg_96645_reg.
DSP Report: register mul_ln1118_938_reg_96645_reg is absorbed into DSP mul_ln1118_938_reg_96645_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1909/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_938_reg_96645_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1909/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_938_reg_96645_reg.
DSP Report: Generating DSP mul_ln1118_942_reg_96665_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1913/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_942_reg_96665_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2081/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_942_reg_96665_reg.
DSP Report: register mul_ln1118_942_reg_96665_reg is absorbed into DSP mul_ln1118_942_reg_96665_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1913/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_942_reg_96665_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1913/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_942_reg_96665_reg.
DSP Report: Generating DSP mul_ln1118_940_reg_96655_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1911/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_940_reg_96655_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2079/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_940_reg_96655_reg.
DSP Report: register mul_ln1118_940_reg_96655_reg is absorbed into DSP mul_ln1118_940_reg_96655_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1911/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_940_reg_96655_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1911/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_940_reg_96655_reg.
DSP Report: Generating DSP mul_ln1118_941_reg_96660_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1912/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_941_reg_96660_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2080/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_941_reg_96660_reg.
DSP Report: register mul_ln1118_941_reg_96660_reg is absorbed into DSP mul_ln1118_941_reg_96660_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1912/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_941_reg_96660_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1912/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_941_reg_96660_reg.
DSP Report: Generating DSP mul_ln1118_913_reg_96520_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1884/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_913_reg_96520_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2076/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_913_reg_96520_reg.
DSP Report: register mul_ln1118_913_reg_96520_reg is absorbed into DSP mul_ln1118_913_reg_96520_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1884/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_913_reg_96520_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1884/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_913_reg_96520_reg.
DSP Report: Generating DSP mul_ln1118_915_reg_96530_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1886/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_915_reg_96530_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2078/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_915_reg_96530_reg.
DSP Report: register mul_ln1118_915_reg_96530_reg is absorbed into DSP mul_ln1118_915_reg_96530_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1886/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_915_reg_96530_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1886/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_915_reg_96530_reg.
DSP Report: Generating DSP mul_ln1118_914_reg_96525_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1885/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_914_reg_96525_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2077/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_914_reg_96525_reg.
DSP Report: register mul_ln1118_914_reg_96525_reg is absorbed into DSP mul_ln1118_914_reg_96525_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1885/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_914_reg_96525_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1885/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_914_reg_96525_reg.
DSP Report: Generating DSP mul_ln1118_918_reg_96545_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1889/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_918_reg_96545_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2081/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_918_reg_96545_reg.
DSP Report: register mul_ln1118_918_reg_96545_reg is absorbed into DSP mul_ln1118_918_reg_96545_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1889/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_918_reg_96545_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1889/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_918_reg_96545_reg.
DSP Report: Generating DSP mul_ln1118_916_reg_96535_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1887/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_916_reg_96535_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2079/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_916_reg_96535_reg.
DSP Report: register mul_ln1118_916_reg_96535_reg is absorbed into DSP mul_ln1118_916_reg_96535_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1887/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_916_reg_96535_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1887/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_916_reg_96535_reg.
DSP Report: Generating DSP mul_ln1118_917_reg_96540_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1888/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_917_reg_96540_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2080/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_917_reg_96540_reg.
DSP Report: register mul_ln1118_917_reg_96540_reg is absorbed into DSP mul_ln1118_917_reg_96540_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1888/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_917_reg_96540_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1888/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_917_reg_96540_reg.
DSP Report: Generating DSP mul_ln1118_1465_reg_99280_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2436/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1465_reg_99280_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2076/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1465_reg_99280_reg.
DSP Report: register mul_ln1118_1465_reg_99280_reg is absorbed into DSP mul_ln1118_1465_reg_99280_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2436/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1465_reg_99280_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2436/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1465_reg_99280_reg.
DSP Report: Generating DSP mul_ln1118_1467_reg_99290_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2438/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1467_reg_99290_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2078/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1467_reg_99290_reg.
DSP Report: register mul_ln1118_1467_reg_99290_reg is absorbed into DSP mul_ln1118_1467_reg_99290_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2438/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1467_reg_99290_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2438/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1467_reg_99290_reg.
DSP Report: Generating DSP mul_ln1118_1466_reg_99285_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2437/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1466_reg_99285_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2077/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1466_reg_99285_reg.
DSP Report: register mul_ln1118_1466_reg_99285_reg is absorbed into DSP mul_ln1118_1466_reg_99285_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2437/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1466_reg_99285_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2437/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1466_reg_99285_reg.
DSP Report: Generating DSP mul_ln1118_1470_reg_99305_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2441/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1470_reg_99305_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2081/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1470_reg_99305_reg.
DSP Report: register mul_ln1118_1470_reg_99305_reg is absorbed into DSP mul_ln1118_1470_reg_99305_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2441/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1470_reg_99305_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2441/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1470_reg_99305_reg.
DSP Report: Generating DSP mul_ln1118_1468_reg_99295_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2439/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1468_reg_99295_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2079/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1468_reg_99295_reg.
DSP Report: register mul_ln1118_1468_reg_99295_reg is absorbed into DSP mul_ln1118_1468_reg_99295_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2439/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1468_reg_99295_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2439/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1468_reg_99295_reg.
DSP Report: Generating DSP mul_ln1118_1469_reg_99300_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2440/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1469_reg_99300_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2080/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1469_reg_99300_reg.
DSP Report: register mul_ln1118_1469_reg_99300_reg is absorbed into DSP mul_ln1118_1469_reg_99300_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2440/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1469_reg_99300_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2440/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1469_reg_99300_reg.
DSP Report: Generating DSP mul_ln1118_409_reg_94000_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_403_reg_77000_reg is absorbed into DSP mul_ln1118_409_reg_94000_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1380/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_409_reg_94000_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2076/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_409_reg_94000_reg.
DSP Report: register mul_ln1118_409_reg_94000_reg is absorbed into DSP mul_ln1118_409_reg_94000_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1380/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_409_reg_94000_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1380/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_409_reg_94000_reg.
DSP Report: Generating DSP mul_ln1118_411_reg_94010_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_405_reg_77010_reg is absorbed into DSP mul_ln1118_411_reg_94010_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1382/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_411_reg_94010_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2078/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_411_reg_94010_reg.
DSP Report: register mul_ln1118_411_reg_94010_reg is absorbed into DSP mul_ln1118_411_reg_94010_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1382/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_411_reg_94010_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1382/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_411_reg_94010_reg.
DSP Report: Generating DSP mul_ln1118_410_reg_94005_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_404_reg_77005_reg is absorbed into DSP mul_ln1118_410_reg_94005_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1381/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_410_reg_94005_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2077/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_410_reg_94005_reg.
DSP Report: register mul_ln1118_410_reg_94005_reg is absorbed into DSP mul_ln1118_410_reg_94005_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1381/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_410_reg_94005_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1381/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_410_reg_94005_reg.
DSP Report: Generating DSP mul_ln1118_414_reg_94025_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_408_reg_77025_reg is absorbed into DSP mul_ln1118_414_reg_94025_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1385/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_414_reg_94025_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2081/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_414_reg_94025_reg.
DSP Report: register mul_ln1118_414_reg_94025_reg is absorbed into DSP mul_ln1118_414_reg_94025_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1385/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_414_reg_94025_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1385/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_414_reg_94025_reg.
DSP Report: Generating DSP mul_ln1118_412_reg_94015_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_406_reg_77015_reg is absorbed into DSP mul_ln1118_412_reg_94015_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1383/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_412_reg_94015_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2079/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_412_reg_94015_reg.
DSP Report: register mul_ln1118_412_reg_94015_reg is absorbed into DSP mul_ln1118_412_reg_94015_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1383/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_412_reg_94015_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1383/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_412_reg_94015_reg.
DSP Report: Generating DSP mul_ln1118_413_reg_94020_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_407_reg_77020_reg is absorbed into DSP mul_ln1118_413_reg_94020_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1384/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_413_reg_94020_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2080/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_413_reg_94020_reg.
DSP Report: register mul_ln1118_413_reg_94020_reg is absorbed into DSP mul_ln1118_413_reg_94020_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1384/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_413_reg_94020_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1384/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_413_reg_94020_reg.
DSP Report: Generating DSP mul_ln1118_1489_reg_99400_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2460/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1489_reg_99400_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2076/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1489_reg_99400_reg.
DSP Report: register mul_ln1118_1489_reg_99400_reg is absorbed into DSP mul_ln1118_1489_reg_99400_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2460/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1489_reg_99400_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2460/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1489_reg_99400_reg.
DSP Report: Generating DSP mul_ln1118_1491_reg_99410_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2462/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1491_reg_99410_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2078/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1491_reg_99410_reg.
DSP Report: register mul_ln1118_1491_reg_99410_reg is absorbed into DSP mul_ln1118_1491_reg_99410_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2462/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1491_reg_99410_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2462/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1491_reg_99410_reg.
DSP Report: Generating DSP mul_ln1118_1490_reg_99405_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2461/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1490_reg_99405_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2077/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1490_reg_99405_reg.
DSP Report: register mul_ln1118_1490_reg_99405_reg is absorbed into DSP mul_ln1118_1490_reg_99405_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2461/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1490_reg_99405_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2461/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1490_reg_99405_reg.
DSP Report: Generating DSP mul_ln1118_1494_reg_99425_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2465/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1494_reg_99425_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2081/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1494_reg_99425_reg.
DSP Report: register mul_ln1118_1494_reg_99425_reg is absorbed into DSP mul_ln1118_1494_reg_99425_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2465/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1494_reg_99425_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2465/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1494_reg_99425_reg.
DSP Report: Generating DSP mul_ln1118_1492_reg_99415_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2463/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1492_reg_99415_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2079/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1492_reg_99415_reg.
DSP Report: register mul_ln1118_1492_reg_99415_reg is absorbed into DSP mul_ln1118_1492_reg_99415_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2463/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1492_reg_99415_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2463/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1492_reg_99415_reg.
DSP Report: Generating DSP mul_ln1118_1493_reg_99420_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2464/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1493_reg_99420_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2080/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1493_reg_99420_reg.
DSP Report: register mul_ln1118_1493_reg_99420_reg is absorbed into DSP mul_ln1118_1493_reg_99420_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2464/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1493_reg_99420_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2464/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1493_reg_99420_reg.
DSP Report: Generating DSP mul_ln1118_769_reg_95800_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1740/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_769_reg_95800_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2076/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_769_reg_95800_reg.
DSP Report: register mul_ln1118_769_reg_95800_reg is absorbed into DSP mul_ln1118_769_reg_95800_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1740/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_769_reg_95800_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1740/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_769_reg_95800_reg.
DSP Report: Generating DSP mul_ln1118_771_reg_95810_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1742/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_771_reg_95810_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2078/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_771_reg_95810_reg.
DSP Report: register mul_ln1118_771_reg_95810_reg is absorbed into DSP mul_ln1118_771_reg_95810_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1742/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_771_reg_95810_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1742/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_771_reg_95810_reg.
DSP Report: Generating DSP mul_ln1118_770_reg_95805_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1741/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_770_reg_95805_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2077/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_770_reg_95805_reg.
DSP Report: register mul_ln1118_770_reg_95805_reg is absorbed into DSP mul_ln1118_770_reg_95805_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1741/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_770_reg_95805_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1741/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_770_reg_95805_reg.
DSP Report: Generating DSP mul_ln1118_774_reg_95825_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1745/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_774_reg_95825_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2081/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_774_reg_95825_reg.
DSP Report: register mul_ln1118_774_reg_95825_reg is absorbed into DSP mul_ln1118_774_reg_95825_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1745/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_774_reg_95825_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1745/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_774_reg_95825_reg.
DSP Report: Generating DSP mul_ln1118_772_reg_95815_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1743/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_772_reg_95815_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2079/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_772_reg_95815_reg.
DSP Report: register mul_ln1118_772_reg_95815_reg is absorbed into DSP mul_ln1118_772_reg_95815_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1743/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_772_reg_95815_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1743/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_772_reg_95815_reg.
DSP Report: Generating DSP mul_ln1118_773_reg_95820_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1744/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_773_reg_95820_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2080/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_773_reg_95820_reg.
DSP Report: register mul_ln1118_773_reg_95820_reg is absorbed into DSP mul_ln1118_773_reg_95820_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1744/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_773_reg_95820_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1744/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_773_reg_95820_reg.
DSP Report: Generating DSP mul_ln1118_1297_reg_98440_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2268/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1297_reg_98440_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2076/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1297_reg_98440_reg.
DSP Report: register mul_ln1118_1297_reg_98440_reg is absorbed into DSP mul_ln1118_1297_reg_98440_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2268/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1297_reg_98440_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2268/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1297_reg_98440_reg.
DSP Report: Generating DSP mul_ln1118_1299_reg_98450_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2270/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1299_reg_98450_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2078/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1299_reg_98450_reg.
DSP Report: register mul_ln1118_1299_reg_98450_reg is absorbed into DSP mul_ln1118_1299_reg_98450_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2270/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1299_reg_98450_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2270/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1299_reg_98450_reg.
DSP Report: Generating DSP mul_ln1118_1298_reg_98445_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2269/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1298_reg_98445_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2077/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1298_reg_98445_reg.
DSP Report: register mul_ln1118_1298_reg_98445_reg is absorbed into DSP mul_ln1118_1298_reg_98445_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2269/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1298_reg_98445_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2269/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1298_reg_98445_reg.
DSP Report: Generating DSP mul_ln1118_1302_reg_98465_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2273/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1302_reg_98465_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2081/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1302_reg_98465_reg.
DSP Report: register mul_ln1118_1302_reg_98465_reg is absorbed into DSP mul_ln1118_1302_reg_98465_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2273/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1302_reg_98465_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2273/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1302_reg_98465_reg.
DSP Report: Generating DSP mul_ln1118_1300_reg_98455_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2271/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1300_reg_98455_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2079/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1300_reg_98455_reg.
DSP Report: register mul_ln1118_1300_reg_98455_reg is absorbed into DSP mul_ln1118_1300_reg_98455_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2271/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1300_reg_98455_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2271/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1300_reg_98455_reg.
DSP Report: Generating DSP mul_ln1118_1301_reg_98460_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2272/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1301_reg_98460_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2080/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1301_reg_98460_reg.
DSP Report: register mul_ln1118_1301_reg_98460_reg is absorbed into DSP mul_ln1118_1301_reg_98460_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2272/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1301_reg_98460_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2272/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1301_reg_98460_reg.
DSP Report: Generating DSP mul_ln1118_432_reg_94115_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1403/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_432_reg_94115_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2003/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_432_reg_94115_reg.
DSP Report: register mul_ln1118_432_reg_94115_reg is absorbed into DSP mul_ln1118_432_reg_94115_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1403/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_432_reg_94115_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1403/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_432_reg_94115_reg.
DSP Report: Generating DSP mul_ln1118_430_reg_94105_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1401/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_430_reg_94105_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2001/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_430_reg_94105_reg.
DSP Report: register mul_ln1118_430_reg_94105_reg is absorbed into DSP mul_ln1118_430_reg_94105_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1401/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_430_reg_94105_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1401/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_430_reg_94105_reg.
DSP Report: Generating DSP mul_ln1118_431_reg_94110_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_425_reg_77110_reg is absorbed into DSP mul_ln1118_431_reg_94110_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1402/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_431_reg_94110_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2002/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_431_reg_94110_reg.
DSP Report: register mul_ln1118_431_reg_94110_reg is absorbed into DSP mul_ln1118_431_reg_94110_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1402/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_431_reg_94110_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1402/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_431_reg_94110_reg.
DSP Report: Generating DSP mul_ln1118_433_reg_94120_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_427_reg_77120_reg is absorbed into DSP mul_ln1118_433_reg_94120_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1404/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_433_reg_94120_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2076/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_433_reg_94120_reg.
DSP Report: register mul_ln1118_433_reg_94120_reg is absorbed into DSP mul_ln1118_433_reg_94120_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1404/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_433_reg_94120_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1404/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_433_reg_94120_reg.
DSP Report: Generating DSP mul_ln1118_435_reg_94130_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_429_reg_77130_reg is absorbed into DSP mul_ln1118_435_reg_94130_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1406/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_435_reg_94130_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2078/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_435_reg_94130_reg.
DSP Report: register mul_ln1118_435_reg_94130_reg is absorbed into DSP mul_ln1118_435_reg_94130_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1406/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_435_reg_94130_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1406/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_435_reg_94130_reg.
DSP Report: Generating DSP mul_ln1118_434_reg_94125_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_428_reg_77125_reg is absorbed into DSP mul_ln1118_434_reg_94125_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1405/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_434_reg_94125_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2077/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_434_reg_94125_reg.
DSP Report: register mul_ln1118_434_reg_94125_reg is absorbed into DSP mul_ln1118_434_reg_94125_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1405/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_434_reg_94125_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1405/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_434_reg_94125_reg.
DSP Report: Generating DSP mul_ln1118_438_reg_94145_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_432_reg_77145_reg is absorbed into DSP mul_ln1118_438_reg_94145_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1409/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_438_reg_94145_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2081/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_438_reg_94145_reg.
DSP Report: register mul_ln1118_438_reg_94145_reg is absorbed into DSP mul_ln1118_438_reg_94145_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1409/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_438_reg_94145_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1409/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_438_reg_94145_reg.
DSP Report: Generating DSP mul_ln1118_436_reg_94135_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_430_reg_77135_reg is absorbed into DSP mul_ln1118_436_reg_94135_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1407/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_436_reg_94135_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2079/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_436_reg_94135_reg.
DSP Report: register mul_ln1118_436_reg_94135_reg is absorbed into DSP mul_ln1118_436_reg_94135_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1407/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_436_reg_94135_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1407/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_436_reg_94135_reg.
DSP Report: Generating DSP mul_ln1118_437_reg_94140_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_431_reg_77140_reg is absorbed into DSP mul_ln1118_437_reg_94140_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1408/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_437_reg_94140_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2080/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_437_reg_94140_reg.
DSP Report: register mul_ln1118_437_reg_94140_reg is absorbed into DSP mul_ln1118_437_reg_94140_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1408/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_437_reg_94140_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1408/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_437_reg_94140_reg.
DSP Report: Generating DSP mul_ln1118_1323_reg_98570_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2294/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1323_reg_98570_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2078/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1323_reg_98570_reg.
DSP Report: register mul_ln1118_1323_reg_98570_reg is absorbed into DSP mul_ln1118_1323_reg_98570_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2294/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1323_reg_98570_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2294/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1323_reg_98570_reg.
DSP Report: Generating DSP mul_ln1118_1322_reg_98565_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2293/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1322_reg_98565_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2077/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1322_reg_98565_reg.
DSP Report: register mul_ln1118_1322_reg_98565_reg is absorbed into DSP mul_ln1118_1322_reg_98565_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2293/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1322_reg_98565_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2293/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1322_reg_98565_reg.
DSP Report: Generating DSP mul_ln1118_1326_reg_98585_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2297/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1326_reg_98585_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2081/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1326_reg_98585_reg.
DSP Report: register mul_ln1118_1326_reg_98585_reg is absorbed into DSP mul_ln1118_1326_reg_98585_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2297/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1326_reg_98585_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2297/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1326_reg_98585_reg.
DSP Report: Generating DSP mul_ln1118_1324_reg_98575_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2295/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1324_reg_98575_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2079/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1324_reg_98575_reg.
DSP Report: register mul_ln1118_1324_reg_98575_reg is absorbed into DSP mul_ln1118_1324_reg_98575_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2295/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1324_reg_98575_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2295/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1324_reg_98575_reg.
DSP Report: Generating DSP mul_ln1118_1325_reg_98580_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2296/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1325_reg_98580_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2080/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1325_reg_98580_reg.
DSP Report: register mul_ln1118_1325_reg_98580_reg is absorbed into DSP mul_ln1118_1325_reg_98580_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2296/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1325_reg_98580_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2296/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1325_reg_98580_reg.
DSP Report: Generating DSP mul_ln1118_505_reg_94480_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_499_reg_77480_reg is absorbed into DSP mul_ln1118_505_reg_94480_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1476/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_505_reg_94480_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2076/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_505_reg_94480_reg.
DSP Report: register mul_ln1118_505_reg_94480_reg is absorbed into DSP mul_ln1118_505_reg_94480_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1476/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_505_reg_94480_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1476/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_505_reg_94480_reg.
DSP Report: Generating DSP mul_ln1118_507_reg_94490_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_501_reg_77490_reg is absorbed into DSP mul_ln1118_507_reg_94490_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1478/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_507_reg_94490_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2078/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_507_reg_94490_reg.
DSP Report: register mul_ln1118_507_reg_94490_reg is absorbed into DSP mul_ln1118_507_reg_94490_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1478/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_507_reg_94490_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1478/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_507_reg_94490_reg.
DSP Report: Generating DSP mul_ln1118_506_reg_94485_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_500_reg_77485_reg is absorbed into DSP mul_ln1118_506_reg_94485_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1477/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_506_reg_94485_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2077/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_506_reg_94485_reg.
DSP Report: register mul_ln1118_506_reg_94485_reg is absorbed into DSP mul_ln1118_506_reg_94485_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1477/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_506_reg_94485_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1477/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_506_reg_94485_reg.
DSP Report: Generating DSP mul_ln1118_510_reg_94505_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_504_reg_77505_reg is absorbed into DSP mul_ln1118_510_reg_94505_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1481/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_510_reg_94505_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2081/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_510_reg_94505_reg.
DSP Report: register mul_ln1118_510_reg_94505_reg is absorbed into DSP mul_ln1118_510_reg_94505_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1481/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_510_reg_94505_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1481/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_510_reg_94505_reg.
DSP Report: Generating DSP mul_ln1118_508_reg_94495_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_502_reg_77495_reg is absorbed into DSP mul_ln1118_508_reg_94495_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1479/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_508_reg_94495_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2079/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_508_reg_94495_reg.
DSP Report: register mul_ln1118_508_reg_94495_reg is absorbed into DSP mul_ln1118_508_reg_94495_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1479/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_508_reg_94495_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1479/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_508_reg_94495_reg.
DSP Report: Generating DSP mul_ln1118_509_reg_94500_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_503_reg_77500_reg is absorbed into DSP mul_ln1118_509_reg_94500_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1480/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_509_reg_94500_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2080/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_509_reg_94500_reg.
DSP Report: register mul_ln1118_509_reg_94500_reg is absorbed into DSP mul_ln1118_509_reg_94500_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1480/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_509_reg_94500_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1480/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_509_reg_94500_reg.
DSP Report: Generating DSP mul_ln1118_697_reg_95440_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1668/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_697_reg_95440_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2076/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_697_reg_95440_reg.
DSP Report: register mul_ln1118_697_reg_95440_reg is absorbed into DSP mul_ln1118_697_reg_95440_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1668/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_697_reg_95440_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1668/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_697_reg_95440_reg.
DSP Report: Generating DSP mul_ln1118_699_reg_95450_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1670/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_699_reg_95450_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2078/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_699_reg_95450_reg.
DSP Report: register mul_ln1118_699_reg_95450_reg is absorbed into DSP mul_ln1118_699_reg_95450_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1670/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_699_reg_95450_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1670/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_699_reg_95450_reg.
DSP Report: Generating DSP mul_ln1118_698_reg_95445_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1669/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_698_reg_95445_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2077/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_698_reg_95445_reg.
DSP Report: register mul_ln1118_698_reg_95445_reg is absorbed into DSP mul_ln1118_698_reg_95445_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1669/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_698_reg_95445_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1669/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_698_reg_95445_reg.
DSP Report: Generating DSP mul_ln1118_702_reg_95465_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1673/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_702_reg_95465_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2081/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_702_reg_95465_reg.
DSP Report: register mul_ln1118_702_reg_95465_reg is absorbed into DSP mul_ln1118_702_reg_95465_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1673/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_702_reg_95465_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1673/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_702_reg_95465_reg.
DSP Report: Generating DSP mul_ln1118_700_reg_95455_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1671/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_700_reg_95455_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2079/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_700_reg_95455_reg.
DSP Report: register mul_ln1118_700_reg_95455_reg is absorbed into DSP mul_ln1118_700_reg_95455_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1671/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_700_reg_95455_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1671/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_700_reg_95455_reg.
DSP Report: Generating DSP mul_ln1118_701_reg_95460_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1672/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_701_reg_95460_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2080/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_701_reg_95460_reg.
DSP Report: register mul_ln1118_701_reg_95460_reg is absorbed into DSP mul_ln1118_701_reg_95460_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1672/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_701_reg_95460_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1672/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_701_reg_95460_reg.
DSP Report: Generating DSP mul_ln1118_553_reg_94720_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_547_reg_77720_reg is absorbed into DSP mul_ln1118_553_reg_94720_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1524/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_553_reg_94720_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2076/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_553_reg_94720_reg.
DSP Report: register mul_ln1118_553_reg_94720_reg is absorbed into DSP mul_ln1118_553_reg_94720_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1524/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_553_reg_94720_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1524/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_553_reg_94720_reg.
DSP Report: Generating DSP mul_ln1118_555_reg_94730_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_549_reg_77730_reg is absorbed into DSP mul_ln1118_555_reg_94730_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1526/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_555_reg_94730_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2078/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_555_reg_94730_reg.
DSP Report: register mul_ln1118_555_reg_94730_reg is absorbed into DSP mul_ln1118_555_reg_94730_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1526/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_555_reg_94730_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1526/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_555_reg_94730_reg.
DSP Report: Generating DSP mul_ln1118_554_reg_94725_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_548_reg_77725_reg is absorbed into DSP mul_ln1118_554_reg_94725_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1525/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_554_reg_94725_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2077/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_554_reg_94725_reg.
DSP Report: register mul_ln1118_554_reg_94725_reg is absorbed into DSP mul_ln1118_554_reg_94725_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1525/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_554_reg_94725_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1525/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_554_reg_94725_reg.
DSP Report: Generating DSP mul_ln1118_558_reg_94745_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_552_reg_77745_reg is absorbed into DSP mul_ln1118_558_reg_94745_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1529/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_558_reg_94745_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2081/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_558_reg_94745_reg.
DSP Report: register mul_ln1118_558_reg_94745_reg is absorbed into DSP mul_ln1118_558_reg_94745_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1529/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_558_reg_94745_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1529/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_558_reg_94745_reg.
DSP Report: Generating DSP mul_ln1118_556_reg_94735_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1527/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_556_reg_94735_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2079/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_556_reg_94735_reg.
DSP Report: register mul_ln1118_556_reg_94735_reg is absorbed into DSP mul_ln1118_556_reg_94735_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1527/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_556_reg_94735_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1527/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_556_reg_94735_reg.
DSP Report: Generating DSP mul_ln1118_557_reg_94740_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1528/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_557_reg_94740_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2080/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_557_reg_94740_reg.
DSP Report: register mul_ln1118_557_reg_94740_reg is absorbed into DSP mul_ln1118_557_reg_94740_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1528/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_557_reg_94740_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1528/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_557_reg_94740_reg.
DSP Report: Generating DSP mul_ln1118_649_reg_95200_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1620/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_649_reg_95200_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2076/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_649_reg_95200_reg.
DSP Report: register mul_ln1118_649_reg_95200_reg is absorbed into DSP mul_ln1118_649_reg_95200_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1620/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_649_reg_95200_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1620/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_649_reg_95200_reg.
DSP Report: Generating DSP mul_ln1118_651_reg_95210_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1622/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_651_reg_95210_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2078/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_651_reg_95210_reg.
DSP Report: register mul_ln1118_651_reg_95210_reg is absorbed into DSP mul_ln1118_651_reg_95210_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1622/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_651_reg_95210_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1622/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_651_reg_95210_reg.
DSP Report: Generating DSP mul_ln1118_650_reg_95205_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1621/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_650_reg_95205_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2077/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_650_reg_95205_reg.
DSP Report: register mul_ln1118_650_reg_95205_reg is absorbed into DSP mul_ln1118_650_reg_95205_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1621/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_650_reg_95205_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1621/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_650_reg_95205_reg.
DSP Report: Generating DSP mul_ln1118_654_reg_95225_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1625/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_654_reg_95225_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2081/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_654_reg_95225_reg.
DSP Report: register mul_ln1118_654_reg_95225_reg is absorbed into DSP mul_ln1118_654_reg_95225_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1625/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_654_reg_95225_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1625/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_654_reg_95225_reg.
DSP Report: Generating DSP mul_ln1118_652_reg_95215_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1623/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_652_reg_95215_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2079/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_652_reg_95215_reg.
DSP Report: register mul_ln1118_652_reg_95215_reg is absorbed into DSP mul_ln1118_652_reg_95215_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1623/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_652_reg_95215_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1623/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_652_reg_95215_reg.
DSP Report: Generating DSP mul_ln1118_653_reg_95220_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1624/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_653_reg_95220_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2080/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_653_reg_95220_reg.
DSP Report: register mul_ln1118_653_reg_95220_reg is absorbed into DSP mul_ln1118_653_reg_95220_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1624/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_653_reg_95220_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1624/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_653_reg_95220_reg.
DSP Report: Generating DSP mul_ln1118_1513_reg_99520_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2484/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1513_reg_99520_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2076/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1513_reg_99520_reg.
DSP Report: register mul_ln1118_1513_reg_99520_reg is absorbed into DSP mul_ln1118_1513_reg_99520_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2484/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1513_reg_99520_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2484/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1513_reg_99520_reg.
DSP Report: Generating DSP mul_ln1118_1515_reg_99530_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2486/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1515_reg_99530_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2078/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1515_reg_99530_reg.
DSP Report: register mul_ln1118_1515_reg_99530_reg is absorbed into DSP mul_ln1118_1515_reg_99530_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2486/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1515_reg_99530_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2486/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1515_reg_99530_reg.
DSP Report: Generating DSP mul_ln1118_1514_reg_99525_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2485/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1514_reg_99525_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2077/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1514_reg_99525_reg.
DSP Report: register mul_ln1118_1514_reg_99525_reg is absorbed into DSP mul_ln1118_1514_reg_99525_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2485/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1514_reg_99525_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2485/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1514_reg_99525_reg.
DSP Report: Generating DSP mul_ln1118_1518_reg_99545_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2489/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1518_reg_99545_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2081/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1518_reg_99545_reg.
DSP Report: register mul_ln1118_1518_reg_99545_reg is absorbed into DSP mul_ln1118_1518_reg_99545_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2489/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1518_reg_99545_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2489/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1518_reg_99545_reg.
DSP Report: Generating DSP mul_ln1118_1516_reg_99535_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2487/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1516_reg_99535_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2079/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1516_reg_99535_reg.
DSP Report: register mul_ln1118_1516_reg_99535_reg is absorbed into DSP mul_ln1118_1516_reg_99535_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2487/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1516_reg_99535_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2487/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1516_reg_99535_reg.
DSP Report: Generating DSP mul_ln1118_1517_reg_99540_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2488/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1517_reg_99540_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2080/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1517_reg_99540_reg.
DSP Report: register mul_ln1118_1517_reg_99540_reg is absorbed into DSP mul_ln1118_1517_reg_99540_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2488/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1517_reg_99540_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2488/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1517_reg_99540_reg.
DSP Report: Generating DSP mul_ln1118_1341_reg_98660_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2312/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1341_reg_98660_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1736/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1341_reg_98660_reg.
DSP Report: register mul_ln1118_1341_reg_98660_reg is absorbed into DSP mul_ln1118_1341_reg_98660_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2312/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1341_reg_98660_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2312/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1341_reg_98660_reg.
DSP Report: Generating DSP mul_ln1118_1339_reg_98650_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2310/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1339_reg_98650_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1734/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1339_reg_98650_reg.
DSP Report: register mul_ln1118_1339_reg_98650_reg is absorbed into DSP mul_ln1118_1339_reg_98650_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2310/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1339_reg_98650_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2310/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1339_reg_98650_reg.
DSP Report: Generating DSP mul_ln1118_1340_reg_98655_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2311/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1340_reg_98655_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1735/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1340_reg_98655_reg.
DSP Report: register mul_ln1118_1340_reg_98655_reg is absorbed into DSP mul_ln1118_1340_reg_98655_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2311/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1340_reg_98655_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2311/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1340_reg_98655_reg.
DSP Report: Generating DSP mul_ln1118_1344_reg_98675_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2315/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1344_reg_98675_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2315/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1344_reg_98675_reg.
DSP Report: register mul_ln1118_1344_reg_98675_reg is absorbed into DSP mul_ln1118_1344_reg_98675_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2315/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1344_reg_98675_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2315/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1344_reg_98675_reg.
DSP Report: Generating DSP mul_ln1118_1342_reg_98665_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2313/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1342_reg_98665_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2313/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1342_reg_98665_reg.
DSP Report: register mul_ln1118_1342_reg_98665_reg is absorbed into DSP mul_ln1118_1342_reg_98665_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2313/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1342_reg_98665_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2313/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1342_reg_98665_reg.
DSP Report: Generating DSP mul_ln1118_1343_reg_98670_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2314/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1343_reg_98670_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2314/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1343_reg_98670_reg.
DSP Report: register mul_ln1118_1343_reg_98670_reg is absorbed into DSP mul_ln1118_1343_reg_98670_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2314/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1343_reg_98670_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2314/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1343_reg_98670_reg.
DSP Report: Generating DSP mul_ln1118_1345_reg_98680_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2316/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1345_reg_98680_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1596/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1345_reg_98680_reg.
DSP Report: register mul_ln1118_1345_reg_98680_reg is absorbed into DSP mul_ln1118_1345_reg_98680_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2316/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1345_reg_98680_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2316/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1345_reg_98680_reg.
DSP Report: Generating DSP mul_ln1118_1347_reg_98690_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2318/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1347_reg_98690_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1574/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1347_reg_98690_reg.
DSP Report: register mul_ln1118_1347_reg_98690_reg is absorbed into DSP mul_ln1118_1347_reg_98690_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2318/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1347_reg_98690_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2318/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1347_reg_98690_reg.
DSP Report: Generating DSP mul_ln1118_1346_reg_98685_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2317/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1346_reg_98685_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1573/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1346_reg_98685_reg.
DSP Report: register mul_ln1118_1346_reg_98685_reg is absorbed into DSP mul_ln1118_1346_reg_98685_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2317/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1346_reg_98685_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2317/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1346_reg_98685_reg.
DSP Report: Generating DSP mul_ln1118_1350_reg_98705_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2321/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1350_reg_98705_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1577/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1350_reg_98705_reg.
DSP Report: register mul_ln1118_1350_reg_98705_reg is absorbed into DSP mul_ln1118_1350_reg_98705_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2321/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1350_reg_98705_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2321/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1350_reg_98705_reg.
DSP Report: Generating DSP mul_ln1118_1348_reg_98695_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2319/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1348_reg_98695_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1575/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1348_reg_98695_reg.
DSP Report: register mul_ln1118_1348_reg_98695_reg is absorbed into DSP mul_ln1118_1348_reg_98695_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2319/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1348_reg_98695_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2319/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1348_reg_98695_reg.
DSP Report: Generating DSP mul_ln1118_1349_reg_98700_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2320/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1349_reg_98700_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1576/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1349_reg_98700_reg.
DSP Report: register mul_ln1118_1349_reg_98700_reg is absorbed into DSP mul_ln1118_1349_reg_98700_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2320/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1349_reg_98700_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2320/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1349_reg_98700_reg.
DSP Report: Generating DSP mul_ln1118_1321_reg_98560_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2292/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1321_reg_98560_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1596/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1321_reg_98560_reg.
DSP Report: register mul_ln1118_1321_reg_98560_reg is absorbed into DSP mul_ln1118_1321_reg_98560_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2292/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1321_reg_98560_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2292/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1321_reg_98560_reg.
DSP Report: Generating DSP mul_ln1118_1369_reg_98800_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2340/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1369_reg_98800_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1596/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1369_reg_98800_reg.
DSP Report: register mul_ln1118_1369_reg_98800_reg is absorbed into DSP mul_ln1118_1369_reg_98800_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2340/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1369_reg_98800_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2340/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1369_reg_98800_reg.
DSP Report: Generating DSP mul_ln1118_1371_reg_98810_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2342/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1371_reg_98810_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1574/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1371_reg_98810_reg.
DSP Report: register mul_ln1118_1371_reg_98810_reg is absorbed into DSP mul_ln1118_1371_reg_98810_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2342/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1371_reg_98810_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2342/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1371_reg_98810_reg.
DSP Report: Generating DSP mul_ln1118_1370_reg_98805_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2341/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1370_reg_98805_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1573/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1370_reg_98805_reg.
DSP Report: register mul_ln1118_1370_reg_98805_reg is absorbed into DSP mul_ln1118_1370_reg_98805_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2341/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1370_reg_98805_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2341/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1370_reg_98805_reg.
DSP Report: Generating DSP mul_ln1118_1374_reg_98825_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2345/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1374_reg_98825_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1577/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1374_reg_98825_reg.
DSP Report: register mul_ln1118_1374_reg_98825_reg is absorbed into DSP mul_ln1118_1374_reg_98825_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2345/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1374_reg_98825_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2345/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1374_reg_98825_reg.
DSP Report: Generating DSP mul_ln1118_1372_reg_98815_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2343/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1372_reg_98815_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1575/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1372_reg_98815_reg.
DSP Report: register mul_ln1118_1372_reg_98815_reg is absorbed into DSP mul_ln1118_1372_reg_98815_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2343/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1372_reg_98815_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2343/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1372_reg_98815_reg.
DSP Report: Generating DSP mul_ln1118_1373_reg_98820_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2344/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1373_reg_98820_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1576/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1373_reg_98820_reg.
DSP Report: register mul_ln1118_1373_reg_98820_reg is absorbed into DSP mul_ln1118_1373_reg_98820_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2344/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1373_reg_98820_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2344/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1373_reg_98820_reg.
DSP Report: Generating DSP mul_ln1118_1219_reg_98050_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2190/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1219_reg_98050_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1734/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1219_reg_98050_reg.
DSP Report: register mul_ln1118_1219_reg_98050_reg is absorbed into DSP mul_ln1118_1219_reg_98050_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2190/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1219_reg_98050_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2190/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1219_reg_98050_reg.
DSP Report: Generating DSP mul_ln1118_1392_reg_98915_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2363/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1392_reg_98915_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2315/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1392_reg_98915_reg.
DSP Report: register mul_ln1118_1392_reg_98915_reg is absorbed into DSP mul_ln1118_1392_reg_98915_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2363/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1392_reg_98915_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2363/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1392_reg_98915_reg.
DSP Report: Generating DSP mul_ln1118_1390_reg_98905_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2361/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1390_reg_98905_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2313/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1390_reg_98905_reg.
DSP Report: register mul_ln1118_1390_reg_98905_reg is absorbed into DSP mul_ln1118_1390_reg_98905_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2361/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1390_reg_98905_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2361/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1390_reg_98905_reg.
DSP Report: Generating DSP mul_ln1118_1391_reg_98910_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2362/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1391_reg_98910_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2314/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1391_reg_98910_reg.
DSP Report: register mul_ln1118_1391_reg_98910_reg is absorbed into DSP mul_ln1118_1391_reg_98910_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2362/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1391_reg_98910_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2362/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1391_reg_98910_reg.
DSP Report: Generating DSP mul_ln1118_1038_reg_97145_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2009/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1038_reg_97145_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1577/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1038_reg_97145_reg.
DSP Report: register mul_ln1118_1038_reg_97145_reg is absorbed into DSP mul_ln1118_1038_reg_97145_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2009/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1038_reg_97145_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2009/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1038_reg_97145_reg.
DSP Report: Generating DSP mul_ln1118_1036_reg_97135_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2007/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1036_reg_97135_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1575/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1036_reg_97135_reg.
DSP Report: register mul_ln1118_1036_reg_97135_reg is absorbed into DSP mul_ln1118_1036_reg_97135_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2007/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1036_reg_97135_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2007/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1036_reg_97135_reg.
DSP Report: Generating DSP mul_ln1118_1037_reg_97140_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2008/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1037_reg_97140_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1576/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1037_reg_97140_reg.
DSP Report: register mul_ln1118_1037_reg_97140_reg is absorbed into DSP mul_ln1118_1037_reg_97140_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2008/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1037_reg_97140_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2008/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1037_reg_97140_reg.
DSP Report: Generating DSP mul_ln1118_985_reg_96880_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1956/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_985_reg_96880_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1596/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_985_reg_96880_reg.
DSP Report: register mul_ln1118_985_reg_96880_reg is absorbed into DSP mul_ln1118_985_reg_96880_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1956/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_985_reg_96880_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1956/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_985_reg_96880_reg.
DSP Report: Generating DSP mul_ln1118_987_reg_96890_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1958/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_987_reg_96890_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1574/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_987_reg_96890_reg.
DSP Report: register mul_ln1118_987_reg_96890_reg is absorbed into DSP mul_ln1118_987_reg_96890_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1958/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_987_reg_96890_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1958/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_987_reg_96890_reg.
DSP Report: Generating DSP mul_ln1118_986_reg_96885_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1957/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_986_reg_96885_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1573/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_986_reg_96885_reg.
DSP Report: register mul_ln1118_986_reg_96885_reg is absorbed into DSP mul_ln1118_986_reg_96885_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1957/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_986_reg_96885_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1957/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_986_reg_96885_reg.
DSP Report: Generating DSP mul_ln1118_990_reg_96905_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1961/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_990_reg_96905_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1577/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_990_reg_96905_reg.
DSP Report: register mul_ln1118_990_reg_96905_reg is absorbed into DSP mul_ln1118_990_reg_96905_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1961/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_990_reg_96905_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1961/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_990_reg_96905_reg.
DSP Report: Generating DSP mul_ln1118_988_reg_96895_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1959/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_988_reg_96895_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1575/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_988_reg_96895_reg.
DSP Report: register mul_ln1118_988_reg_96895_reg is absorbed into DSP mul_ln1118_988_reg_96895_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1959/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_988_reg_96895_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1959/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_988_reg_96895_reg.
DSP Report: Generating DSP mul_ln1118_989_reg_96900_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1960/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_989_reg_96900_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1576/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_989_reg_96900_reg.
DSP Report: register mul_ln1118_989_reg_96900_reg is absorbed into DSP mul_ln1118_989_reg_96900_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1960/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_989_reg_96900_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1960/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_989_reg_96900_reg.
DSP Report: Generating DSP mul_ln1118_978_reg_96845_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1949/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_978_reg_96845_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1661/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_978_reg_96845_reg.
DSP Report: register mul_ln1118_978_reg_96845_reg is absorbed into DSP mul_ln1118_978_reg_96845_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1949/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_978_reg_96845_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1949/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_978_reg_96845_reg.
DSP Report: Generating DSP mul_ln1118_976_reg_96835_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1947/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_976_reg_96835_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1659/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_976_reg_96835_reg.
DSP Report: register mul_ln1118_976_reg_96835_reg is absorbed into DSP mul_ln1118_976_reg_96835_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1947/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_976_reg_96835_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1947/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_976_reg_96835_reg.
DSP Report: Generating DSP mul_ln1118_977_reg_96840_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1948/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_977_reg_96840_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1660/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_977_reg_96840_reg.
DSP Report: register mul_ln1118_977_reg_96840_reg is absorbed into DSP mul_ln1118_977_reg_96840_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1948/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_977_reg_96840_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1948/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_977_reg_96840_reg.
DSP Report: Generating DSP mul_ln1118_1413_reg_99020_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2384/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1413_reg_99020_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1736/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1413_reg_99020_reg.
DSP Report: register mul_ln1118_1413_reg_99020_reg is absorbed into DSP mul_ln1118_1413_reg_99020_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2384/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1413_reg_99020_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2384/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1413_reg_99020_reg.
DSP Report: Generating DSP mul_ln1118_1411_reg_99010_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2382/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1411_reg_99010_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1734/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1411_reg_99010_reg.
DSP Report: register mul_ln1118_1411_reg_99010_reg is absorbed into DSP mul_ln1118_1411_reg_99010_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2382/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1411_reg_99010_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2382/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1411_reg_99010_reg.
DSP Report: Generating DSP mul_ln1118_1412_reg_99015_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2383/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1412_reg_99015_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1735/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1412_reg_99015_reg.
DSP Report: register mul_ln1118_1412_reg_99015_reg is absorbed into DSP mul_ln1118_1412_reg_99015_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2383/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1412_reg_99015_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2383/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1412_reg_99015_reg.
DSP Report: Generating DSP mul_ln1118_1416_reg_99035_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2387/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1416_reg_99035_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2315/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1416_reg_99035_reg.
DSP Report: register mul_ln1118_1416_reg_99035_reg is absorbed into DSP mul_ln1118_1416_reg_99035_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2387/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1416_reg_99035_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2387/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1416_reg_99035_reg.
DSP Report: Generating DSP mul_ln1118_1414_reg_99025_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2385/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1414_reg_99025_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2313/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1414_reg_99025_reg.
DSP Report: register mul_ln1118_1414_reg_99025_reg is absorbed into DSP mul_ln1118_1414_reg_99025_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2385/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1414_reg_99025_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2385/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1414_reg_99025_reg.
DSP Report: Generating DSP mul_ln1118_1415_reg_99030_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2386/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1415_reg_99030_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2314/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1415_reg_99030_reg.
DSP Report: register mul_ln1118_1415_reg_99030_reg is absorbed into DSP mul_ln1118_1415_reg_99030_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2386/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1415_reg_99030_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2386/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1415_reg_99030_reg.
DSP Report: Generating DSP mul_ln1118_1417_reg_99040_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2388/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1417_reg_99040_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1596/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1417_reg_99040_reg.
DSP Report: register mul_ln1118_1417_reg_99040_reg is absorbed into DSP mul_ln1118_1417_reg_99040_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2388/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1417_reg_99040_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2388/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1417_reg_99040_reg.
DSP Report: Generating DSP mul_ln1118_1419_reg_99050_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2390/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1419_reg_99050_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1574/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1419_reg_99050_reg.
DSP Report: register mul_ln1118_1419_reg_99050_reg is absorbed into DSP mul_ln1118_1419_reg_99050_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2390/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1419_reg_99050_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2390/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1419_reg_99050_reg.
DSP Report: Generating DSP mul_ln1118_1418_reg_99045_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2389/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1418_reg_99045_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1573/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1418_reg_99045_reg.
DSP Report: register mul_ln1118_1418_reg_99045_reg is absorbed into DSP mul_ln1118_1418_reg_99045_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2389/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1418_reg_99045_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2389/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1418_reg_99045_reg.
DSP Report: Generating DSP mul_ln1118_1422_reg_99065_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2393/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1422_reg_99065_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1577/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1422_reg_99065_reg.
DSP Report: register mul_ln1118_1422_reg_99065_reg is absorbed into DSP mul_ln1118_1422_reg_99065_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2393/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1422_reg_99065_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2393/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1422_reg_99065_reg.
DSP Report: Generating DSP mul_ln1118_1420_reg_99055_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2391/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1420_reg_99055_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1575/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1420_reg_99055_reg.
DSP Report: register mul_ln1118_1420_reg_99055_reg is absorbed into DSP mul_ln1118_1420_reg_99055_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2391/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1420_reg_99055_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2391/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1420_reg_99055_reg.
DSP Report: Generating DSP mul_ln1118_1421_reg_99060_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2392/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1421_reg_99060_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1576/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1421_reg_99060_reg.
DSP Report: register mul_ln1118_1421_reg_99060_reg is absorbed into DSP mul_ln1118_1421_reg_99060_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2392/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1421_reg_99060_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2392/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1421_reg_99060_reg.
DSP Report: Generating DSP mul_ln1118_178_reg_92845_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1149/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_178_reg_92845_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1557/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_178_reg_92845_reg.
DSP Report: register mul_ln1118_178_reg_92845_reg is absorbed into DSP mul_ln1118_178_reg_92845_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1149/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_178_reg_92845_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1149/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_178_reg_92845_reg.
DSP Report: Generating DSP mul_ln1118_179_reg_92850_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_173_reg_75850_reg is absorbed into DSP mul_ln1118_179_reg_92850_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1150/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_179_reg_92850_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1558/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_179_reg_92850_reg.
DSP Report: register mul_ln1118_179_reg_92850_reg is absorbed into DSP mul_ln1118_179_reg_92850_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1150/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_179_reg_92850_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1150/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_179_reg_92850_reg.
DSP Report: Generating DSP mul_ln1118_181_reg_92860_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_175_reg_75860_reg is absorbed into DSP mul_ln1118_181_reg_92860_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1152/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_181_reg_92860_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1392/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_181_reg_92860_reg.
DSP Report: register mul_ln1118_181_reg_92860_reg is absorbed into DSP mul_ln1118_181_reg_92860_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1152/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_181_reg_92860_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1152/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_181_reg_92860_reg.
DSP Report: Generating DSP mul_ln1118_183_reg_92870_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_177_reg_75870_reg is absorbed into DSP mul_ln1118_183_reg_92870_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1154/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_183_reg_92870_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1394/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_183_reg_92870_reg.
DSP Report: register mul_ln1118_183_reg_92870_reg is absorbed into DSP mul_ln1118_183_reg_92870_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1154/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_183_reg_92870_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1154/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_183_reg_92870_reg.
DSP Report: Generating DSP mul_ln1118_182_reg_92865_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_176_reg_75865_reg is absorbed into DSP mul_ln1118_182_reg_92865_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1153/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_182_reg_92865_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1393/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_182_reg_92865_reg.
DSP Report: register mul_ln1118_182_reg_92865_reg is absorbed into DSP mul_ln1118_182_reg_92865_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1153/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_182_reg_92865_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1153/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_182_reg_92865_reg.
DSP Report: Generating DSP mul_ln1118_186_reg_92885_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_180_reg_75885_reg is absorbed into DSP mul_ln1118_186_reg_92885_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1157/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_186_reg_92885_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1661/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_186_reg_92885_reg.
DSP Report: register mul_ln1118_186_reg_92885_reg is absorbed into DSP mul_ln1118_186_reg_92885_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1157/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_186_reg_92885_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1157/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_186_reg_92885_reg.
DSP Report: Generating DSP mul_ln1118_184_reg_92875_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_178_reg_75875_reg is absorbed into DSP mul_ln1118_184_reg_92875_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1155/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_184_reg_92875_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1659/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_184_reg_92875_reg.
DSP Report: register mul_ln1118_184_reg_92875_reg is absorbed into DSP mul_ln1118_184_reg_92875_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1155/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_184_reg_92875_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1155/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_184_reg_92875_reg.
DSP Report: Generating DSP mul_ln1118_185_reg_92880_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_179_reg_75880_reg is absorbed into DSP mul_ln1118_185_reg_92880_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1156/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_185_reg_92880_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1660/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_185_reg_92880_reg.
DSP Report: register mul_ln1118_185_reg_92880_reg is absorbed into DSP mul_ln1118_185_reg_92880_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1156/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_185_reg_92880_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1156/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_185_reg_92880_reg.
DSP Report: Generating DSP mul_ln1118_189_reg_92900_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_183_reg_75900_reg is absorbed into DSP mul_ln1118_189_reg_92900_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1160/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_189_reg_92900_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1736/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_189_reg_92900_reg.
DSP Report: register mul_ln1118_189_reg_92900_reg is absorbed into DSP mul_ln1118_189_reg_92900_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1160/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_189_reg_92900_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1160/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_189_reg_92900_reg.
DSP Report: Generating DSP mul_ln1118_187_reg_92890_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_181_reg_75890_reg is absorbed into DSP mul_ln1118_187_reg_92890_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1158/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_187_reg_92890_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1734/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_187_reg_92890_reg.
DSP Report: register mul_ln1118_187_reg_92890_reg is absorbed into DSP mul_ln1118_187_reg_92890_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1158/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_187_reg_92890_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1158/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_187_reg_92890_reg.
DSP Report: Generating DSP mul_ln1118_188_reg_92895_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_182_reg_75895_reg is absorbed into DSP mul_ln1118_188_reg_92895_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1159/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_188_reg_92895_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1735/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_188_reg_92895_reg.
DSP Report: register mul_ln1118_188_reg_92895_reg is absorbed into DSP mul_ln1118_188_reg_92895_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1159/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_188_reg_92895_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1159/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_188_reg_92895_reg.
DSP Report: Generating DSP mul_ln1118_192_reg_92915_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_186_reg_75915_reg is absorbed into DSP mul_ln1118_192_reg_92915_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1163/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_192_reg_92915_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2315/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_192_reg_92915_reg.
DSP Report: register mul_ln1118_192_reg_92915_reg is absorbed into DSP mul_ln1118_192_reg_92915_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1163/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_192_reg_92915_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1163/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_192_reg_92915_reg.
DSP Report: Generating DSP mul_ln1118_190_reg_92905_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_184_reg_75905_reg is absorbed into DSP mul_ln1118_190_reg_92905_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1161/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_190_reg_92905_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2313/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_190_reg_92905_reg.
DSP Report: register mul_ln1118_190_reg_92905_reg is absorbed into DSP mul_ln1118_190_reg_92905_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1161/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_190_reg_92905_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1161/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_190_reg_92905_reg.
DSP Report: Generating DSP mul_ln1118_191_reg_92910_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_185_reg_75910_reg is absorbed into DSP mul_ln1118_191_reg_92910_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1162/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_191_reg_92910_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2314/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_191_reg_92910_reg.
DSP Report: register mul_ln1118_191_reg_92910_reg is absorbed into DSP mul_ln1118_191_reg_92910_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1162/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_191_reg_92910_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1162/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_191_reg_92910_reg.
DSP Report: Generating DSP mul_ln1118_193_reg_92920_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_187_reg_75920_reg is absorbed into DSP mul_ln1118_193_reg_92920_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1164/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_193_reg_92920_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1596/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_193_reg_92920_reg.
DSP Report: register mul_ln1118_193_reg_92920_reg is absorbed into DSP mul_ln1118_193_reg_92920_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1164/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_193_reg_92920_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1164/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_193_reg_92920_reg.
DSP Report: Generating DSP mul_ln1118_195_reg_92930_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_189_reg_75930_reg is absorbed into DSP mul_ln1118_195_reg_92930_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1166/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_195_reg_92930_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1574/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_195_reg_92930_reg.
DSP Report: register mul_ln1118_195_reg_92930_reg is absorbed into DSP mul_ln1118_195_reg_92930_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1166/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_195_reg_92930_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1166/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_195_reg_92930_reg.
DSP Report: Generating DSP mul_ln1118_194_reg_92925_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_188_reg_75925_reg is absorbed into DSP mul_ln1118_194_reg_92925_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1165/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_194_reg_92925_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1573/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_194_reg_92925_reg.
DSP Report: register mul_ln1118_194_reg_92925_reg is absorbed into DSP mul_ln1118_194_reg_92925_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1165/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_194_reg_92925_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1165/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_194_reg_92925_reg.
DSP Report: Generating DSP mul_ln1118_198_reg_92945_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_192_reg_75945_reg is absorbed into DSP mul_ln1118_198_reg_92945_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1169/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_198_reg_92945_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1577/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_198_reg_92945_reg.
DSP Report: register mul_ln1118_198_reg_92945_reg is absorbed into DSP mul_ln1118_198_reg_92945_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1169/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_198_reg_92945_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1169/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_198_reg_92945_reg.
DSP Report: Generating DSP mul_ln1118_196_reg_92935_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_190_reg_75935_reg is absorbed into DSP mul_ln1118_196_reg_92935_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1167/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_196_reg_92935_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1575/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_196_reg_92935_reg.
DSP Report: register mul_ln1118_196_reg_92935_reg is absorbed into DSP mul_ln1118_196_reg_92935_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1167/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_196_reg_92935_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1167/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_196_reg_92935_reg.
DSP Report: Generating DSP mul_ln1118_197_reg_92940_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_191_reg_75940_reg is absorbed into DSP mul_ln1118_197_reg_92940_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1168/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_197_reg_92940_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1576/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_197_reg_92940_reg.
DSP Report: register mul_ln1118_197_reg_92940_reg is absorbed into DSP mul_ln1118_197_reg_92940_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1168/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_197_reg_92940_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1168/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_197_reg_92940_reg.
DSP Report: Generating DSP mul_ln1118_217_reg_93040_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_211_reg_76040_reg is absorbed into DSP mul_ln1118_217_reg_93040_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1188/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_217_reg_93040_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1596/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_217_reg_93040_reg.
DSP Report: register mul_ln1118_217_reg_93040_reg is absorbed into DSP mul_ln1118_217_reg_93040_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1188/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_217_reg_93040_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1188/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_217_reg_93040_reg.
DSP Report: Generating DSP mul_ln1118_219_reg_93050_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_213_reg_76050_reg is absorbed into DSP mul_ln1118_219_reg_93050_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1190/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_219_reg_93050_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1574/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_219_reg_93050_reg.
DSP Report: register mul_ln1118_219_reg_93050_reg is absorbed into DSP mul_ln1118_219_reg_93050_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1190/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_219_reg_93050_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1190/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_219_reg_93050_reg.
DSP Report: Generating DSP mul_ln1118_218_reg_93045_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_212_reg_76045_reg is absorbed into DSP mul_ln1118_218_reg_93045_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1189/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_218_reg_93045_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1573/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_218_reg_93045_reg.
DSP Report: register mul_ln1118_218_reg_93045_reg is absorbed into DSP mul_ln1118_218_reg_93045_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1189/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_218_reg_93045_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1189/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_218_reg_93045_reg.
DSP Report: Generating DSP mul_ln1118_222_reg_93065_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_216_reg_76065_reg is absorbed into DSP mul_ln1118_222_reg_93065_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1193/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_222_reg_93065_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1577/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_222_reg_93065_reg.
DSP Report: register mul_ln1118_222_reg_93065_reg is absorbed into DSP mul_ln1118_222_reg_93065_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1193/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_222_reg_93065_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1193/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_222_reg_93065_reg.
DSP Report: Generating DSP mul_ln1118_220_reg_93055_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_214_reg_76055_reg is absorbed into DSP mul_ln1118_220_reg_93055_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1191/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_220_reg_93055_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1575/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_220_reg_93055_reg.
DSP Report: register mul_ln1118_220_reg_93055_reg is absorbed into DSP mul_ln1118_220_reg_93055_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1191/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_220_reg_93055_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1191/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_220_reg_93055_reg.
DSP Report: Generating DSP mul_ln1118_221_reg_93060_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_215_reg_76060_reg is absorbed into DSP mul_ln1118_221_reg_93060_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1192/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_221_reg_93060_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1576/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_221_reg_93060_reg.
DSP Report: register mul_ln1118_221_reg_93060_reg is absorbed into DSP mul_ln1118_221_reg_93060_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1192/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_221_reg_93060_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1192/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_221_reg_93060_reg.
DSP Report: Generating DSP mul_ln1118_228_reg_93095_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_222_reg_76095_reg is absorbed into DSP mul_ln1118_228_reg_93095_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1199/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_228_reg_93095_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1559/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_228_reg_93095_reg.
DSP Report: register mul_ln1118_228_reg_93095_reg is absorbed into DSP mul_ln1118_228_reg_93095_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1199/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_228_reg_93095_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1199/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_228_reg_93095_reg.
DSP Report: Generating DSP mul_ln1118_226_reg_93085_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_220_reg_76085_reg is absorbed into DSP mul_ln1118_226_reg_93085_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1197/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_226_reg_93085_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1557/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_226_reg_93085_reg.
DSP Report: register mul_ln1118_226_reg_93085_reg is absorbed into DSP mul_ln1118_226_reg_93085_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1197/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_226_reg_93085_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1197/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_226_reg_93085_reg.
DSP Report: Generating DSP mul_ln1118_227_reg_93090_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_221_reg_76090_reg is absorbed into DSP mul_ln1118_227_reg_93090_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1198/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_227_reg_93090_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1558/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_227_reg_93090_reg.
DSP Report: register mul_ln1118_227_reg_93090_reg is absorbed into DSP mul_ln1118_227_reg_93090_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1198/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_227_reg_93090_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1198/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_227_reg_93090_reg.
DSP Report: Generating DSP mul_ln1118_229_reg_93100_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_223_reg_76100_reg is absorbed into DSP mul_ln1118_229_reg_93100_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1200/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_229_reg_93100_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1392/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_229_reg_93100_reg.
DSP Report: register mul_ln1118_229_reg_93100_reg is absorbed into DSP mul_ln1118_229_reg_93100_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1200/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_229_reg_93100_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1200/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_229_reg_93100_reg.
DSP Report: Generating DSP mul_ln1118_231_reg_93110_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_225_reg_76110_reg is absorbed into DSP mul_ln1118_231_reg_93110_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1202/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_231_reg_93110_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1394/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_231_reg_93110_reg.
DSP Report: register mul_ln1118_231_reg_93110_reg is absorbed into DSP mul_ln1118_231_reg_93110_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1202/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_231_reg_93110_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1202/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_231_reg_93110_reg.
DSP Report: Generating DSP mul_ln1118_230_reg_93105_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_224_reg_76105_reg is absorbed into DSP mul_ln1118_230_reg_93105_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1201/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_230_reg_93105_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1393/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_230_reg_93105_reg.
DSP Report: register mul_ln1118_230_reg_93105_reg is absorbed into DSP mul_ln1118_230_reg_93105_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1201/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_230_reg_93105_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1201/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_230_reg_93105_reg.
DSP Report: Generating DSP mul_ln1118_234_reg_93125_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_228_reg_76125_reg is absorbed into DSP mul_ln1118_234_reg_93125_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1205/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_234_reg_93125_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1661/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_234_reg_93125_reg.
DSP Report: register mul_ln1118_234_reg_93125_reg is absorbed into DSP mul_ln1118_234_reg_93125_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1205/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_234_reg_93125_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1205/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_234_reg_93125_reg.
DSP Report: Generating DSP mul_ln1118_232_reg_93115_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_226_reg_76115_reg is absorbed into DSP mul_ln1118_232_reg_93115_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1203/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_232_reg_93115_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1659/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_232_reg_93115_reg.
DSP Report: register mul_ln1118_232_reg_93115_reg is absorbed into DSP mul_ln1118_232_reg_93115_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1203/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_232_reg_93115_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1203/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_232_reg_93115_reg.
DSP Report: Generating DSP mul_ln1118_233_reg_93120_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_227_reg_76120_reg is absorbed into DSP mul_ln1118_233_reg_93120_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1204/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_233_reg_93120_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1660/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_233_reg_93120_reg.
DSP Report: register mul_ln1118_233_reg_93120_reg is absorbed into DSP mul_ln1118_233_reg_93120_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1204/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_233_reg_93120_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1204/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_233_reg_93120_reg.
DSP Report: Generating DSP mul_ln1118_237_reg_93140_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_231_reg_76140_reg is absorbed into DSP mul_ln1118_237_reg_93140_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1208/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_237_reg_93140_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1736/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_237_reg_93140_reg.
DSP Report: register mul_ln1118_237_reg_93140_reg is absorbed into DSP mul_ln1118_237_reg_93140_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1208/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_237_reg_93140_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1208/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_237_reg_93140_reg.
DSP Report: Generating DSP mul_ln1118_235_reg_93130_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_229_reg_76130_reg is absorbed into DSP mul_ln1118_235_reg_93130_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1206/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_235_reg_93130_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1734/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_235_reg_93130_reg.
DSP Report: register mul_ln1118_235_reg_93130_reg is absorbed into DSP mul_ln1118_235_reg_93130_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1206/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_235_reg_93130_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1206/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_235_reg_93130_reg.
DSP Report: Generating DSP mul_ln1118_236_reg_93135_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_230_reg_76135_reg is absorbed into DSP mul_ln1118_236_reg_93135_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1207/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_236_reg_93135_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1735/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_236_reg_93135_reg.
DSP Report: register mul_ln1118_236_reg_93135_reg is absorbed into DSP mul_ln1118_236_reg_93135_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1207/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_236_reg_93135_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1207/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_236_reg_93135_reg.
DSP Report: Generating DSP mul_ln1118_240_reg_93155_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_234_reg_76155_reg is absorbed into DSP mul_ln1118_240_reg_93155_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1211/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_240_reg_93155_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2315/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_240_reg_93155_reg.
DSP Report: register mul_ln1118_240_reg_93155_reg is absorbed into DSP mul_ln1118_240_reg_93155_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1211/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_240_reg_93155_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1211/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_240_reg_93155_reg.
DSP Report: Generating DSP mul_ln1118_238_reg_93145_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_232_reg_76145_reg is absorbed into DSP mul_ln1118_238_reg_93145_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1209/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_238_reg_93145_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2313/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_238_reg_93145_reg.
DSP Report: register mul_ln1118_238_reg_93145_reg is absorbed into DSP mul_ln1118_238_reg_93145_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1209/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_238_reg_93145_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1209/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_238_reg_93145_reg.
DSP Report: Generating DSP mul_ln1118_239_reg_93150_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_233_reg_76150_reg is absorbed into DSP mul_ln1118_239_reg_93150_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1210/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_239_reg_93150_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2314/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_239_reg_93150_reg.
DSP Report: register mul_ln1118_239_reg_93150_reg is absorbed into DSP mul_ln1118_239_reg_93150_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1210/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_239_reg_93150_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1210/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_239_reg_93150_reg.
DSP Report: Generating DSP mul_ln1118_241_reg_93160_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_235_reg_76160_reg is absorbed into DSP mul_ln1118_241_reg_93160_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1212/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_241_reg_93160_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1596/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_241_reg_93160_reg.
DSP Report: register mul_ln1118_241_reg_93160_reg is absorbed into DSP mul_ln1118_241_reg_93160_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1212/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_241_reg_93160_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1212/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_241_reg_93160_reg.
DSP Report: Generating DSP mul_ln1118_243_reg_93170_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_237_reg_76170_reg is absorbed into DSP mul_ln1118_243_reg_93170_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1214/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_243_reg_93170_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1574/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_243_reg_93170_reg.
DSP Report: register mul_ln1118_243_reg_93170_reg is absorbed into DSP mul_ln1118_243_reg_93170_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1214/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_243_reg_93170_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1214/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_243_reg_93170_reg.
DSP Report: Generating DSP mul_ln1118_242_reg_93165_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_236_reg_76165_reg is absorbed into DSP mul_ln1118_242_reg_93165_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1213/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_242_reg_93165_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1573/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_242_reg_93165_reg.
DSP Report: register mul_ln1118_242_reg_93165_reg is absorbed into DSP mul_ln1118_242_reg_93165_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1213/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_242_reg_93165_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1213/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_242_reg_93165_reg.
DSP Report: Generating DSP mul_ln1118_246_reg_93185_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_240_reg_76185_reg is absorbed into DSP mul_ln1118_246_reg_93185_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1217/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_246_reg_93185_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1577/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_246_reg_93185_reg.
DSP Report: register mul_ln1118_246_reg_93185_reg is absorbed into DSP mul_ln1118_246_reg_93185_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1217/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_246_reg_93185_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1217/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_246_reg_93185_reg.
DSP Report: Generating DSP mul_ln1118_244_reg_93175_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_238_reg_76175_reg is absorbed into DSP mul_ln1118_244_reg_93175_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1215/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_244_reg_93175_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1575/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_244_reg_93175_reg.
DSP Report: register mul_ln1118_244_reg_93175_reg is absorbed into DSP mul_ln1118_244_reg_93175_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1215/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_244_reg_93175_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1215/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_244_reg_93175_reg.
DSP Report: Generating DSP mul_ln1118_245_reg_93180_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_239_reg_76180_reg is absorbed into DSP mul_ln1118_245_reg_93180_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1216/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_245_reg_93180_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1576/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_245_reg_93180_reg.
DSP Report: register mul_ln1118_245_reg_93180_reg is absorbed into DSP mul_ln1118_245_reg_93180_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1216/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_245_reg_93180_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1216/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_245_reg_93180_reg.
DSP Report: Generating DSP mul_ln1118_252_reg_93215_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_246_reg_76215_reg is absorbed into DSP mul_ln1118_252_reg_93215_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1223/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_252_reg_93215_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1559/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_252_reg_93215_reg.
DSP Report: register mul_ln1118_252_reg_93215_reg is absorbed into DSP mul_ln1118_252_reg_93215_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1223/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_252_reg_93215_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1223/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_252_reg_93215_reg.
DSP Report: Generating DSP mul_ln1118_250_reg_93205_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_244_reg_76205_reg is absorbed into DSP mul_ln1118_250_reg_93205_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1221/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_250_reg_93205_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1557/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_250_reg_93205_reg.
DSP Report: register mul_ln1118_250_reg_93205_reg is absorbed into DSP mul_ln1118_250_reg_93205_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1221/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_250_reg_93205_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1221/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_250_reg_93205_reg.
DSP Report: Generating DSP mul_ln1118_251_reg_93210_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_245_reg_76210_reg is absorbed into DSP mul_ln1118_251_reg_93210_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1222/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_251_reg_93210_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1558/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_251_reg_93210_reg.
DSP Report: register mul_ln1118_251_reg_93210_reg is absorbed into DSP mul_ln1118_251_reg_93210_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1222/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_251_reg_93210_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1222/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_251_reg_93210_reg.
DSP Report: Generating DSP mul_ln1118_258_reg_93245_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_252_reg_76245_reg is absorbed into DSP mul_ln1118_258_reg_93245_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1229/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_258_reg_93245_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1661/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_258_reg_93245_reg.
DSP Report: register mul_ln1118_258_reg_93245_reg is absorbed into DSP mul_ln1118_258_reg_93245_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1229/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_258_reg_93245_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1229/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_258_reg_93245_reg.
DSP Report: Generating DSP mul_ln1118_256_reg_93235_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_250_reg_76235_reg is absorbed into DSP mul_ln1118_256_reg_93235_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1227/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_256_reg_93235_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1659/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_256_reg_93235_reg.
DSP Report: register mul_ln1118_256_reg_93235_reg is absorbed into DSP mul_ln1118_256_reg_93235_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1227/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_256_reg_93235_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1227/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_256_reg_93235_reg.
DSP Report: Generating DSP mul_ln1118_257_reg_93240_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_251_reg_76240_reg is absorbed into DSP mul_ln1118_257_reg_93240_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1228/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_257_reg_93240_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1660/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_257_reg_93240_reg.
DSP Report: register mul_ln1118_257_reg_93240_reg is absorbed into DSP mul_ln1118_257_reg_93240_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1228/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_257_reg_93240_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1228/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_257_reg_93240_reg.
DSP Report: Generating DSP mul_ln1118_261_reg_93260_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_255_reg_76260_reg is absorbed into DSP mul_ln1118_261_reg_93260_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1232/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_261_reg_93260_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1736/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_261_reg_93260_reg.
DSP Report: register mul_ln1118_261_reg_93260_reg is absorbed into DSP mul_ln1118_261_reg_93260_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1232/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_261_reg_93260_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1232/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_261_reg_93260_reg.
DSP Report: Generating DSP mul_ln1118_259_reg_93250_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_253_reg_76250_reg is absorbed into DSP mul_ln1118_259_reg_93250_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1230/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_259_reg_93250_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1734/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_259_reg_93250_reg.
DSP Report: register mul_ln1118_259_reg_93250_reg is absorbed into DSP mul_ln1118_259_reg_93250_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1230/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_259_reg_93250_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1230/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_259_reg_93250_reg.
DSP Report: Generating DSP mul_ln1118_260_reg_93255_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_254_reg_76255_reg is absorbed into DSP mul_ln1118_260_reg_93255_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1231/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_260_reg_93255_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1735/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_260_reg_93255_reg.
DSP Report: register mul_ln1118_260_reg_93255_reg is absorbed into DSP mul_ln1118_260_reg_93255_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1231/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_260_reg_93255_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1231/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_260_reg_93255_reg.
DSP Report: Generating DSP mul_ln1118_420_reg_94055_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_414_reg_77055_reg is absorbed into DSP mul_ln1118_420_reg_94055_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1391/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_420_reg_94055_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1559/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_420_reg_94055_reg.
DSP Report: register mul_ln1118_420_reg_94055_reg is absorbed into DSP mul_ln1118_420_reg_94055_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1391/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_420_reg_94055_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1391/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_420_reg_94055_reg.
DSP Report: Generating DSP mul_ln1118_418_reg_94045_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_412_reg_77045_reg is absorbed into DSP mul_ln1118_418_reg_94045_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1389/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_418_reg_94045_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1557/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_418_reg_94045_reg.
DSP Report: register mul_ln1118_418_reg_94045_reg is absorbed into DSP mul_ln1118_418_reg_94045_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1389/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_418_reg_94045_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1389/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_418_reg_94045_reg.
DSP Report: Generating DSP mul_ln1118_419_reg_94050_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_413_reg_77050_reg is absorbed into DSP mul_ln1118_419_reg_94050_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1390/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_419_reg_94050_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1558/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_419_reg_94050_reg.
DSP Report: register mul_ln1118_419_reg_94050_reg is absorbed into DSP mul_ln1118_419_reg_94050_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1390/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_419_reg_94050_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1390/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_419_reg_94050_reg.
DSP Report: Generating DSP mul_ln1118_421_reg_94060_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_415_reg_77060_reg is absorbed into DSP mul_ln1118_421_reg_94060_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1392/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_421_reg_94060_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1392/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_421_reg_94060_reg.
DSP Report: register mul_ln1118_421_reg_94060_reg is absorbed into DSP mul_ln1118_421_reg_94060_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1392/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_421_reg_94060_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1392/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_421_reg_94060_reg.
DSP Report: Generating DSP mul_ln1118_423_reg_94070_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_417_reg_77070_reg is absorbed into DSP mul_ln1118_423_reg_94070_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1394/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_423_reg_94070_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1394/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_423_reg_94070_reg.
DSP Report: register mul_ln1118_423_reg_94070_reg is absorbed into DSP mul_ln1118_423_reg_94070_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1394/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_423_reg_94070_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1394/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_423_reg_94070_reg.
DSP Report: Generating DSP mul_ln1118_422_reg_94065_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_416_reg_77065_reg is absorbed into DSP mul_ln1118_422_reg_94065_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1393/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_422_reg_94065_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1393/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_422_reg_94065_reg.
DSP Report: register mul_ln1118_422_reg_94065_reg is absorbed into DSP mul_ln1118_422_reg_94065_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1393/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_422_reg_94065_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1393/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_422_reg_94065_reg.
DSP Report: Generating DSP mul_ln1118_426_reg_94085_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_420_reg_77085_reg is absorbed into DSP mul_ln1118_426_reg_94085_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1397/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_426_reg_94085_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1661/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_426_reg_94085_reg.
DSP Report: register mul_ln1118_426_reg_94085_reg is absorbed into DSP mul_ln1118_426_reg_94085_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1397/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_426_reg_94085_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1397/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_426_reg_94085_reg.
DSP Report: Generating DSP mul_ln1118_424_reg_94075_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_418_reg_77075_reg is absorbed into DSP mul_ln1118_424_reg_94075_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1395/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_424_reg_94075_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1659/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_424_reg_94075_reg.
DSP Report: register mul_ln1118_424_reg_94075_reg is absorbed into DSP mul_ln1118_424_reg_94075_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1395/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_424_reg_94075_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1395/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_424_reg_94075_reg.
DSP Report: Generating DSP mul_ln1118_425_reg_94080_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_419_reg_77080_reg is absorbed into DSP mul_ln1118_425_reg_94080_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1396/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_425_reg_94080_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1660/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_425_reg_94080_reg.
DSP Report: register mul_ln1118_425_reg_94080_reg is absorbed into DSP mul_ln1118_425_reg_94080_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1396/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_425_reg_94080_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1396/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_425_reg_94080_reg.
DSP Report: Generating DSP mul_ln1118_765_reg_95780_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1736/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_765_reg_95780_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1736/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_765_reg_95780_reg.
DSP Report: register mul_ln1118_765_reg_95780_reg is absorbed into DSP mul_ln1118_765_reg_95780_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1736/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_765_reg_95780_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1736/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_765_reg_95780_reg.
DSP Report: Generating DSP mul_ln1118_763_reg_95770_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1734/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_763_reg_95770_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1734/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_763_reg_95770_reg.
DSP Report: register mul_ln1118_763_reg_95770_reg is absorbed into DSP mul_ln1118_763_reg_95770_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1734/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_763_reg_95770_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1734/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_763_reg_95770_reg.
DSP Report: Generating DSP mul_ln1118_764_reg_95775_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1735/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_764_reg_95775_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1735/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_764_reg_95775_reg.
DSP Report: register mul_ln1118_764_reg_95775_reg is absorbed into DSP mul_ln1118_764_reg_95775_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1735/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_764_reg_95775_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1735/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_764_reg_95775_reg.
DSP Report: Generating DSP mul_ln1118_429_reg_94100_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_423_reg_77100_reg is absorbed into DSP mul_ln1118_429_reg_94100_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1400/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_429_reg_94100_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1736/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_429_reg_94100_reg.
DSP Report: register mul_ln1118_429_reg_94100_reg is absorbed into DSP mul_ln1118_429_reg_94100_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1400/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_429_reg_94100_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1400/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_429_reg_94100_reg.
DSP Report: Generating DSP mul_ln1118_427_reg_94090_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_421_reg_77090_reg is absorbed into DSP mul_ln1118_427_reg_94090_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1398/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_427_reg_94090_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1734/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_427_reg_94090_reg.
DSP Report: register mul_ln1118_427_reg_94090_reg is absorbed into DSP mul_ln1118_427_reg_94090_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1398/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_427_reg_94090_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1398/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_427_reg_94090_reg.
DSP Report: Generating DSP mul_ln1118_499_reg_94450_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_493_reg_77450_reg is absorbed into DSP mul_ln1118_499_reg_94450_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1470/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_499_reg_94450_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1734/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_499_reg_94450_reg.
DSP Report: register mul_ln1118_499_reg_94450_reg is absorbed into DSP mul_ln1118_499_reg_94450_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1470/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_499_reg_94450_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1470/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_499_reg_94450_reg.
DSP Report: Generating DSP mul_ln1118_690_reg_95405_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1661/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_690_reg_95405_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1661/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_690_reg_95405_reg.
DSP Report: register mul_ln1118_690_reg_95405_reg is absorbed into DSP mul_ln1118_690_reg_95405_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1661/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_690_reg_95405_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1661/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_690_reg_95405_reg.
DSP Report: Generating DSP mul_ln1118_688_reg_95395_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1659/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_688_reg_95395_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1659/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_688_reg_95395_reg.
DSP Report: register mul_ln1118_688_reg_95395_reg is absorbed into DSP mul_ln1118_688_reg_95395_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1659/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_688_reg_95395_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1659/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_688_reg_95395_reg.
DSP Report: Generating DSP mul_ln1118_689_reg_95400_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1660/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_689_reg_95400_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1660/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_689_reg_95400_reg.
DSP Report: register mul_ln1118_689_reg_95400_reg is absorbed into DSP mul_ln1118_689_reg_95400_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1660/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_689_reg_95400_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1660/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_689_reg_95400_reg.
DSP Report: Generating DSP mul_ln1118_1506_reg_99485_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2477/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1506_reg_99485_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1661/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1506_reg_99485_reg.
DSP Report: register mul_ln1118_1506_reg_99485_reg is absorbed into DSP mul_ln1118_1506_reg_99485_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2477/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1506_reg_99485_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2477/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1506_reg_99485_reg.
DSP Report: Generating DSP mul_ln1118_1504_reg_99475_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2475/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1504_reg_99475_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1659/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1504_reg_99475_reg.
DSP Report: register mul_ln1118_1504_reg_99475_reg is absorbed into DSP mul_ln1118_1504_reg_99475_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2475/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1504_reg_99475_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2475/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1504_reg_99475_reg.
DSP Report: Generating DSP mul_ln1118_1505_reg_99480_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2476/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1505_reg_99480_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1660/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1505_reg_99480_reg.
DSP Report: register mul_ln1118_1505_reg_99480_reg is absorbed into DSP mul_ln1118_1505_reg_99480_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2476/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1505_reg_99480_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2476/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1505_reg_99480_reg.
DSP Report: Generating DSP mul_ln1118_588_reg_94895_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1559/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_588_reg_94895_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1559/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_588_reg_94895_reg.
DSP Report: register mul_ln1118_588_reg_94895_reg is absorbed into DSP mul_ln1118_588_reg_94895_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1559/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_588_reg_94895_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1559/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_588_reg_94895_reg.
DSP Report: Generating DSP mul_ln1118_586_reg_94885_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1557/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_586_reg_94885_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1557/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_586_reg_94885_reg.
DSP Report: register mul_ln1118_586_reg_94885_reg is absorbed into DSP mul_ln1118_586_reg_94885_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1557/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_586_reg_94885_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1557/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_586_reg_94885_reg.
DSP Report: Generating DSP mul_ln1118_587_reg_94890_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1558/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_587_reg_94890_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1558/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_587_reg_94890_reg.
DSP Report: register mul_ln1118_587_reg_94890_reg is absorbed into DSP mul_ln1118_587_reg_94890_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1558/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_587_reg_94890_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1558/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_587_reg_94890_reg.
DSP Report: Generating DSP mul_ln1118_625_reg_95080_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1596/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_625_reg_95080_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1596/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_625_reg_95080_reg.
DSP Report: register mul_ln1118_625_reg_95080_reg is absorbed into DSP mul_ln1118_625_reg_95080_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1596/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_625_reg_95080_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1596/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_625_reg_95080_reg.
DSP Report: Generating DSP mul_ln1118_627_reg_95090_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1598/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_627_reg_95090_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1574/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_627_reg_95090_reg.
DSP Report: register mul_ln1118_627_reg_95090_reg is absorbed into DSP mul_ln1118_627_reg_95090_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1598/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_627_reg_95090_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1598/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_627_reg_95090_reg.
DSP Report: Generating DSP mul_ln1118_626_reg_95085_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1597/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_626_reg_95085_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1573/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_626_reg_95085_reg.
DSP Report: register mul_ln1118_626_reg_95085_reg is absorbed into DSP mul_ln1118_626_reg_95085_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1597/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_626_reg_95085_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1597/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_626_reg_95085_reg.
DSP Report: Generating DSP mul_ln1118_630_reg_95105_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1601/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_630_reg_95105_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1577/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_630_reg_95105_reg.
DSP Report: register mul_ln1118_630_reg_95105_reg is absorbed into DSP mul_ln1118_630_reg_95105_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1601/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_630_reg_95105_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1601/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_630_reg_95105_reg.
DSP Report: Generating DSP mul_ln1118_628_reg_95095_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1599/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_628_reg_95095_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1575/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_628_reg_95095_reg.
DSP Report: register mul_ln1118_628_reg_95095_reg is absorbed into DSP mul_ln1118_628_reg_95095_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1599/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_628_reg_95095_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1599/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_628_reg_95095_reg.
DSP Report: Generating DSP mul_ln1118_629_reg_95100_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1600/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_629_reg_95100_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1576/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_629_reg_95100_reg.
DSP Report: register mul_ln1118_629_reg_95100_reg is absorbed into DSP mul_ln1118_629_reg_95100_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1600/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_629_reg_95100_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1600/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_629_reg_95100_reg.
DSP Report: Generating DSP mul_ln1118_597_reg_94940_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1568/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_597_reg_94940_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1736/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_597_reg_94940_reg.
DSP Report: register mul_ln1118_597_reg_94940_reg is absorbed into DSP mul_ln1118_597_reg_94940_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1568/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_597_reg_94940_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1568/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_597_reg_94940_reg.
DSP Report: Generating DSP mul_ln1118_595_reg_94930_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1566/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_595_reg_94930_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1734/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_595_reg_94930_reg.
DSP Report: register mul_ln1118_595_reg_94930_reg is absorbed into DSP mul_ln1118_595_reg_94930_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1566/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_595_reg_94930_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1566/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_595_reg_94930_reg.
DSP Report: Generating DSP mul_ln1118_596_reg_94935_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1567/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_596_reg_94935_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1735/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_596_reg_94935_reg.
DSP Report: register mul_ln1118_596_reg_94935_reg is absorbed into DSP mul_ln1118_596_reg_94935_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1567/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_596_reg_94935_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1567/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_596_reg_94935_reg.
DSP Report: Generating DSP mul_ln1118_600_reg_94955_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1571/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_600_reg_94955_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2315/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_600_reg_94955_reg.
DSP Report: register mul_ln1118_600_reg_94955_reg is absorbed into DSP mul_ln1118_600_reg_94955_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1571/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_600_reg_94955_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1571/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_600_reg_94955_reg.
DSP Report: Generating DSP mul_ln1118_598_reg_94945_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1569/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_598_reg_94945_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2313/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_598_reg_94945_reg.
DSP Report: register mul_ln1118_598_reg_94945_reg is absorbed into DSP mul_ln1118_598_reg_94945_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1569/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_598_reg_94945_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1569/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_598_reg_94945_reg.
DSP Report: Generating DSP mul_ln1118_599_reg_94950_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1570/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_599_reg_94950_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2314/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_599_reg_94950_reg.
DSP Report: register mul_ln1118_599_reg_94950_reg is absorbed into DSP mul_ln1118_599_reg_94950_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1570/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_599_reg_94950_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1570/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_599_reg_94950_reg.
DSP Report: Generating DSP mul_ln1118_601_reg_94960_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1572/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_601_reg_94960_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1596/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_601_reg_94960_reg.
DSP Report: register mul_ln1118_601_reg_94960_reg is absorbed into DSP mul_ln1118_601_reg_94960_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1572/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_601_reg_94960_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1572/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_601_reg_94960_reg.
DSP Report: Generating DSP mul_ln1118_603_reg_94970_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1574/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_603_reg_94970_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1574/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_603_reg_94970_reg.
DSP Report: register mul_ln1118_603_reg_94970_reg is absorbed into DSP mul_ln1118_603_reg_94970_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1574/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_603_reg_94970_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1574/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_603_reg_94970_reg.
DSP Report: Generating DSP mul_ln1118_602_reg_94965_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1573/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_602_reg_94965_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1573/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_602_reg_94965_reg.
DSP Report: register mul_ln1118_602_reg_94965_reg is absorbed into DSP mul_ln1118_602_reg_94965_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1573/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_602_reg_94965_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1573/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_602_reg_94965_reg.
DSP Report: Generating DSP mul_ln1118_606_reg_94985_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1577/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_606_reg_94985_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1577/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_606_reg_94985_reg.
DSP Report: register mul_ln1118_606_reg_94985_reg is absorbed into DSP mul_ln1118_606_reg_94985_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1577/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_606_reg_94985_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1577/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_606_reg_94985_reg.
DSP Report: Generating DSP mul_ln1118_604_reg_94975_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1575/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_604_reg_94975_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1575/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_604_reg_94975_reg.
DSP Report: register mul_ln1118_604_reg_94975_reg is absorbed into DSP mul_ln1118_604_reg_94975_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1575/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_604_reg_94975_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1575/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_604_reg_94975_reg.
DSP Report: Generating DSP mul_ln1118_605_reg_94980_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1576/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_605_reg_94980_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1576/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_605_reg_94980_reg.
DSP Report: register mul_ln1118_605_reg_94980_reg is absorbed into DSP mul_ln1118_605_reg_94980_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1576/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_605_reg_94980_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1576/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_605_reg_94980_reg.
DSP Report: Generating DSP mul_ln1118_24_reg_92075_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_18_reg_75039_reg is absorbed into DSP mul_ln1118_24_reg_92075_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U995/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_24_reg_92075_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U995/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_24_reg_92075_reg.
DSP Report: register mul_ln1118_24_reg_92075_reg is absorbed into DSP mul_ln1118_24_reg_92075_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U995/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_24_reg_92075_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U995/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_24_reg_92075_reg.
DSP Report: Generating DSP mul_ln1118_22_reg_92065_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_16_reg_75019_reg is absorbed into DSP mul_ln1118_22_reg_92065_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U993/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_22_reg_92065_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U993/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_22_reg_92065_reg.
DSP Report: register mul_ln1118_22_reg_92065_reg is absorbed into DSP mul_ln1118_22_reg_92065_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U993/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_22_reg_92065_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U993/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_22_reg_92065_reg.
DSP Report: Generating DSP mul_ln1118_23_reg_92070_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_17_reg_75029_reg is absorbed into DSP mul_ln1118_23_reg_92070_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U994/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_23_reg_92070_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U994/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_23_reg_92070_reg.
DSP Report: register mul_ln1118_23_reg_92070_reg is absorbed into DSP mul_ln1118_23_reg_92070_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U994/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_23_reg_92070_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U994/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_23_reg_92070_reg.
DSP Report: Generating DSP mul_ln1118_9_reg_92000_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_9_reg_74889_reg is absorbed into DSP mul_ln1118_9_reg_92000_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U980/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_9_reg_92000_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U980/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_9_reg_92000_reg.
DSP Report: register mul_ln1118_9_reg_92000_reg is absorbed into DSP mul_ln1118_9_reg_92000_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U980/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_9_reg_92000_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U980/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_9_reg_92000_reg.
DSP Report: Generating DSP mul_ln1118_8_reg_91995_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_8_reg_74879_reg is absorbed into DSP mul_ln1118_8_reg_91995_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U979/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_8_reg_91995_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U979/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_8_reg_91995_reg.
DSP Report: register mul_ln1118_8_reg_91995_reg is absorbed into DSP mul_ln1118_8_reg_91995_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U979/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_8_reg_91995_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U979/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_8_reg_91995_reg.
DSP Report: Generating DSP mul_ln1118_12_reg_92015_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_3_reg_74919_reg is absorbed into DSP mul_ln1118_12_reg_92015_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U983/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_12_reg_92015_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U983/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_12_reg_92015_reg.
DSP Report: register mul_ln1118_12_reg_92015_reg is absorbed into DSP mul_ln1118_12_reg_92015_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U983/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_12_reg_92015_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U983/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_12_reg_92015_reg.
DSP Report: Generating DSP mul_ln1118_10_reg_92005_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1_reg_74899_reg is absorbed into DSP mul_ln1118_10_reg_92005_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U981/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_10_reg_92005_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U981/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_10_reg_92005_reg.
DSP Report: register mul_ln1118_10_reg_92005_reg is absorbed into DSP mul_ln1118_10_reg_92005_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U981/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_10_reg_92005_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U981/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_10_reg_92005_reg.
DSP Report: Generating DSP mul_ln1118_11_reg_92010_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_2_reg_74909_reg is absorbed into DSP mul_ln1118_11_reg_92010_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U982/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_11_reg_92010_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U982/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_11_reg_92010_reg.
DSP Report: register mul_ln1118_11_reg_92010_reg is absorbed into DSP mul_ln1118_11_reg_92010_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U982/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_11_reg_92010_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U982/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_11_reg_92010_reg.
DSP Report: Generating DSP mul_ln1118_13_reg_92020_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_4_reg_74929_reg is absorbed into DSP mul_ln1118_13_reg_92020_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U984/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_13_reg_92020_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U984/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_13_reg_92020_reg.
DSP Report: register mul_ln1118_13_reg_92020_reg is absorbed into DSP mul_ln1118_13_reg_92020_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U984/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_13_reg_92020_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U984/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_13_reg_92020_reg.
DSP Report: Generating DSP mul_ln1118_15_reg_92030_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_6_reg_74949_reg is absorbed into DSP mul_ln1118_15_reg_92030_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U986/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_15_reg_92030_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U986/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_15_reg_92030_reg.
DSP Report: register mul_ln1118_15_reg_92030_reg is absorbed into DSP mul_ln1118_15_reg_92030_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U986/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_15_reg_92030_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U986/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_15_reg_92030_reg.
DSP Report: Generating DSP mul_ln1118_14_reg_92025_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_5_reg_74939_reg is absorbed into DSP mul_ln1118_14_reg_92025_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U985/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_14_reg_92025_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U985/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_14_reg_92025_reg.
DSP Report: register mul_ln1118_14_reg_92025_reg is absorbed into DSP mul_ln1118_14_reg_92025_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U985/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_14_reg_92025_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U985/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_14_reg_92025_reg.
DSP Report: Generating DSP mul_ln1118_18_reg_92045_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_12_reg_74979_reg is absorbed into DSP mul_ln1118_18_reg_92045_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U989/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_18_reg_92045_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U989/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_18_reg_92045_reg.
DSP Report: register mul_ln1118_18_reg_92045_reg is absorbed into DSP mul_ln1118_18_reg_92045_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U989/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_18_reg_92045_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U989/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_18_reg_92045_reg.
DSP Report: Generating DSP mul_ln1118_16_reg_92035_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_10_reg_74959_reg is absorbed into DSP mul_ln1118_16_reg_92035_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U987/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_16_reg_92035_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U987/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_16_reg_92035_reg.
DSP Report: register mul_ln1118_16_reg_92035_reg is absorbed into DSP mul_ln1118_16_reg_92035_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U987/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_16_reg_92035_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U987/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_16_reg_92035_reg.
DSP Report: Generating DSP mul_ln1118_17_reg_92040_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_11_reg_74969_reg is absorbed into DSP mul_ln1118_17_reg_92040_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U988/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_17_reg_92040_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U988/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_17_reg_92040_reg.
DSP Report: register mul_ln1118_17_reg_92040_reg is absorbed into DSP mul_ln1118_17_reg_92040_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U988/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_17_reg_92040_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U988/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_17_reg_92040_reg.
DSP Report: Generating DSP mul_ln1118_21_reg_92060_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_15_reg_75009_reg is absorbed into DSP mul_ln1118_21_reg_92060_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U992/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_21_reg_92060_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U992/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_21_reg_92060_reg.
DSP Report: register mul_ln1118_21_reg_92060_reg is absorbed into DSP mul_ln1118_21_reg_92060_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U992/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_21_reg_92060_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U992/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_21_reg_92060_reg.
DSP Report: Generating DSP mul_ln1118_19_reg_92050_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_13_reg_74989_reg is absorbed into DSP mul_ln1118_19_reg_92050_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U990/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_19_reg_92050_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U990/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_19_reg_92050_reg.
DSP Report: register mul_ln1118_19_reg_92050_reg is absorbed into DSP mul_ln1118_19_reg_92050_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U990/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_19_reg_92050_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U990/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_19_reg_92050_reg.
DSP Report: Generating DSP mul_ln1118_20_reg_92055_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_14_reg_74999_reg is absorbed into DSP mul_ln1118_20_reg_92055_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U991/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_20_reg_92055_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U991/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_20_reg_92055_reg.
DSP Report: register mul_ln1118_20_reg_92055_reg is absorbed into DSP mul_ln1118_20_reg_92055_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U991/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_20_reg_92055_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U991/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_20_reg_92055_reg.
DSP Report: Generating DSP mul_ln1118_25_reg_92080_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_19_reg_75049_reg is absorbed into DSP mul_ln1118_25_reg_92080_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U996/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_25_reg_92080_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U996/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_25_reg_92080_reg.
DSP Report: register mul_ln1118_25_reg_92080_reg is absorbed into DSP mul_ln1118_25_reg_92080_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U996/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_25_reg_92080_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U996/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_25_reg_92080_reg.
DSP Report: Generating DSP mul_ln1118_27_reg_92090_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_21_reg_75069_reg is absorbed into DSP mul_ln1118_27_reg_92090_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U998/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_27_reg_92090_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U998/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_27_reg_92090_reg.
DSP Report: register mul_ln1118_27_reg_92090_reg is absorbed into DSP mul_ln1118_27_reg_92090_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U998/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_27_reg_92090_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U998/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_27_reg_92090_reg.
DSP Report: Generating DSP mul_ln1118_26_reg_92085_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_20_reg_75059_reg is absorbed into DSP mul_ln1118_26_reg_92085_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U997/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_26_reg_92085_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U997/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_26_reg_92085_reg.
DSP Report: register mul_ln1118_26_reg_92085_reg is absorbed into DSP mul_ln1118_26_reg_92085_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U997/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_26_reg_92085_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U997/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_26_reg_92085_reg.
DSP Report: Generating DSP mul_ln1118_30_reg_92105_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_24_reg_75100_reg is absorbed into DSP mul_ln1118_30_reg_92105_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1001/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_30_reg_92105_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1001/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_30_reg_92105_reg.
DSP Report: register mul_ln1118_30_reg_92105_reg is absorbed into DSP mul_ln1118_30_reg_92105_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1001/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_30_reg_92105_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1001/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_30_reg_92105_reg.
DSP Report: Generating DSP mul_ln1118_28_reg_92095_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_22_reg_75079_reg is absorbed into DSP mul_ln1118_28_reg_92095_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U999/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_28_reg_92095_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U999/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_28_reg_92095_reg.
DSP Report: register mul_ln1118_28_reg_92095_reg is absorbed into DSP mul_ln1118_28_reg_92095_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U999/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_28_reg_92095_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U999/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_28_reg_92095_reg.
DSP Report: Generating DSP mul_ln1118_29_reg_92100_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_23_reg_75089_reg is absorbed into DSP mul_ln1118_29_reg_92100_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1000/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_29_reg_92100_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1000/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_29_reg_92100_reg.
DSP Report: register mul_ln1118_29_reg_92100_reg is absorbed into DSP mul_ln1118_29_reg_92100_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1000/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_29_reg_92100_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1000/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_29_reg_92100_reg.
DSP Report: Generating DSP mul_ln1118_36_reg_92135_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_30_reg_75135_reg is absorbed into DSP mul_ln1118_36_reg_92135_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1007/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_36_reg_92135_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U983/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_36_reg_92135_reg.
DSP Report: register mul_ln1118_36_reg_92135_reg is absorbed into DSP mul_ln1118_36_reg_92135_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1007/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_36_reg_92135_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1007/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_36_reg_92135_reg.
DSP Report: Generating DSP mul_ln1118_34_reg_92125_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_28_reg_75125_reg is absorbed into DSP mul_ln1118_34_reg_92125_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1005/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_34_reg_92125_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U981/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_34_reg_92125_reg.
DSP Report: register mul_ln1118_34_reg_92125_reg is absorbed into DSP mul_ln1118_34_reg_92125_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1005/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_34_reg_92125_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1005/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_34_reg_92125_reg.
DSP Report: Generating DSP mul_ln1118_35_reg_92130_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_29_reg_75130_reg is absorbed into DSP mul_ln1118_35_reg_92130_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1006/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_35_reg_92130_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U982/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_35_reg_92130_reg.
DSP Report: register mul_ln1118_35_reg_92130_reg is absorbed into DSP mul_ln1118_35_reg_92130_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1006/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_35_reg_92130_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1006/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_35_reg_92130_reg.
DSP Report: Generating DSP mul_ln1118_33_reg_92120_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_27_reg_75120_reg is absorbed into DSP mul_ln1118_33_reg_92120_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1004/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_33_reg_92120_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U980/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_33_reg_92120_reg.
DSP Report: register mul_ln1118_33_reg_92120_reg is absorbed into DSP mul_ln1118_33_reg_92120_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1004/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_33_reg_92120_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1004/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_33_reg_92120_reg.
DSP Report: Generating DSP mul_ln1118_31_reg_92110_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_25_reg_75110_reg is absorbed into DSP mul_ln1118_31_reg_92110_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1002/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_31_reg_92110_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1002/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_31_reg_92110_reg.
DSP Report: register mul_ln1118_31_reg_92110_reg is absorbed into DSP mul_ln1118_31_reg_92110_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1002/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_31_reg_92110_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1002/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_31_reg_92110_reg.
DSP Report: Generating DSP mul_ln1118_32_reg_92115_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_26_reg_75115_reg is absorbed into DSP mul_ln1118_32_reg_92115_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1003/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_32_reg_92115_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U979/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_32_reg_92115_reg.
DSP Report: register mul_ln1118_32_reg_92115_reg is absorbed into DSP mul_ln1118_32_reg_92115_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1003/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_32_reg_92115_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1003/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_32_reg_92115_reg.
DSP Report: Generating DSP mul_ln1118_37_reg_92140_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_31_reg_75140_reg is absorbed into DSP mul_ln1118_37_reg_92140_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1008/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_37_reg_92140_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U984/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_37_reg_92140_reg.
DSP Report: register mul_ln1118_37_reg_92140_reg is absorbed into DSP mul_ln1118_37_reg_92140_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1008/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_37_reg_92140_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1008/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_37_reg_92140_reg.
DSP Report: Generating DSP mul_ln1118_39_reg_92150_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_33_reg_75150_reg is absorbed into DSP mul_ln1118_39_reg_92150_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1010/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_39_reg_92150_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U986/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_39_reg_92150_reg.
DSP Report: register mul_ln1118_39_reg_92150_reg is absorbed into DSP mul_ln1118_39_reg_92150_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1010/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_39_reg_92150_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1010/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_39_reg_92150_reg.
DSP Report: Generating DSP mul_ln1118_38_reg_92145_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_32_reg_75145_reg is absorbed into DSP mul_ln1118_38_reg_92145_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1009/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_38_reg_92145_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U985/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_38_reg_92145_reg.
DSP Report: register mul_ln1118_38_reg_92145_reg is absorbed into DSP mul_ln1118_38_reg_92145_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1009/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_38_reg_92145_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1009/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_38_reg_92145_reg.
DSP Report: Generating DSP mul_ln1118_42_reg_92165_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_36_reg_75165_reg is absorbed into DSP mul_ln1118_42_reg_92165_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1013/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_42_reg_92165_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U989/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_42_reg_92165_reg.
DSP Report: register mul_ln1118_42_reg_92165_reg is absorbed into DSP mul_ln1118_42_reg_92165_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1013/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_42_reg_92165_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1013/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_42_reg_92165_reg.
DSP Report: Generating DSP mul_ln1118_40_reg_92155_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_34_reg_75155_reg is absorbed into DSP mul_ln1118_40_reg_92155_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1011/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_40_reg_92155_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U987/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_40_reg_92155_reg.
DSP Report: register mul_ln1118_40_reg_92155_reg is absorbed into DSP mul_ln1118_40_reg_92155_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1011/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_40_reg_92155_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1011/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_40_reg_92155_reg.
DSP Report: Generating DSP mul_ln1118_41_reg_92160_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_35_reg_75160_reg is absorbed into DSP mul_ln1118_41_reg_92160_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1012/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_41_reg_92160_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U988/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_41_reg_92160_reg.
DSP Report: register mul_ln1118_41_reg_92160_reg is absorbed into DSP mul_ln1118_41_reg_92160_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1012/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_41_reg_92160_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1012/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_41_reg_92160_reg.
DSP Report: Generating DSP mul_ln1118_45_reg_92180_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_39_reg_75180_reg is absorbed into DSP mul_ln1118_45_reg_92180_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1016/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_45_reg_92180_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U992/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_45_reg_92180_reg.
DSP Report: register mul_ln1118_45_reg_92180_reg is absorbed into DSP mul_ln1118_45_reg_92180_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1016/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_45_reg_92180_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1016/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_45_reg_92180_reg.
DSP Report: Generating DSP mul_ln1118_43_reg_92170_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_37_reg_75170_reg is absorbed into DSP mul_ln1118_43_reg_92170_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1014/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_43_reg_92170_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U990/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_43_reg_92170_reg.
DSP Report: register mul_ln1118_43_reg_92170_reg is absorbed into DSP mul_ln1118_43_reg_92170_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1014/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_43_reg_92170_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1014/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_43_reg_92170_reg.
DSP Report: Generating DSP mul_ln1118_44_reg_92175_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_38_reg_75175_reg is absorbed into DSP mul_ln1118_44_reg_92175_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1015/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_44_reg_92175_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U991/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_44_reg_92175_reg.
DSP Report: register mul_ln1118_44_reg_92175_reg is absorbed into DSP mul_ln1118_44_reg_92175_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1015/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_44_reg_92175_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1015/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_44_reg_92175_reg.
DSP Report: Generating DSP mul_ln1118_48_reg_92195_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_42_reg_75195_reg is absorbed into DSP mul_ln1118_48_reg_92195_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1019/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_48_reg_92195_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U995/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_48_reg_92195_reg.
DSP Report: register mul_ln1118_48_reg_92195_reg is absorbed into DSP mul_ln1118_48_reg_92195_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1019/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_48_reg_92195_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1019/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_48_reg_92195_reg.
DSP Report: Generating DSP mul_ln1118_46_reg_92185_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_40_reg_75185_reg is absorbed into DSP mul_ln1118_46_reg_92185_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1017/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_46_reg_92185_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U993/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_46_reg_92185_reg.
DSP Report: register mul_ln1118_46_reg_92185_reg is absorbed into DSP mul_ln1118_46_reg_92185_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1017/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_46_reg_92185_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1017/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_46_reg_92185_reg.
DSP Report: Generating DSP mul_ln1118_47_reg_92190_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_41_reg_75190_reg is absorbed into DSP mul_ln1118_47_reg_92190_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1018/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_47_reg_92190_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U994/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_47_reg_92190_reg.
DSP Report: register mul_ln1118_47_reg_92190_reg is absorbed into DSP mul_ln1118_47_reg_92190_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1018/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_47_reg_92190_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1018/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_47_reg_92190_reg.
DSP Report: Generating DSP mul_ln1118_49_reg_92200_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_43_reg_75200_reg is absorbed into DSP mul_ln1118_49_reg_92200_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1020/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_49_reg_92200_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U996/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_49_reg_92200_reg.
DSP Report: register mul_ln1118_49_reg_92200_reg is absorbed into DSP mul_ln1118_49_reg_92200_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1020/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_49_reg_92200_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1020/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_49_reg_92200_reg.
DSP Report: Generating DSP mul_ln1118_51_reg_92210_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_45_reg_75210_reg is absorbed into DSP mul_ln1118_51_reg_92210_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1022/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_51_reg_92210_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U998/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_51_reg_92210_reg.
DSP Report: register mul_ln1118_51_reg_92210_reg is absorbed into DSP mul_ln1118_51_reg_92210_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1022/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_51_reg_92210_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1022/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_51_reg_92210_reg.
DSP Report: Generating DSP mul_ln1118_50_reg_92205_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_44_reg_75205_reg is absorbed into DSP mul_ln1118_50_reg_92205_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1021/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_50_reg_92205_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U997/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_50_reg_92205_reg.
DSP Report: register mul_ln1118_50_reg_92205_reg is absorbed into DSP mul_ln1118_50_reg_92205_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1021/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_50_reg_92205_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1021/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_50_reg_92205_reg.
DSP Report: Generating DSP mul_ln1118_54_reg_92225_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_48_reg_75225_reg is absorbed into DSP mul_ln1118_54_reg_92225_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1025/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_54_reg_92225_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1001/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_54_reg_92225_reg.
DSP Report: register mul_ln1118_54_reg_92225_reg is absorbed into DSP mul_ln1118_54_reg_92225_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1025/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_54_reg_92225_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1025/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_54_reg_92225_reg.
DSP Report: Generating DSP mul_ln1118_52_reg_92215_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_46_reg_75215_reg is absorbed into DSP mul_ln1118_52_reg_92215_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1023/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_52_reg_92215_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U999/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_52_reg_92215_reg.
DSP Report: register mul_ln1118_52_reg_92215_reg is absorbed into DSP mul_ln1118_52_reg_92215_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1023/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_52_reg_92215_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1023/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_52_reg_92215_reg.
DSP Report: Generating DSP mul_ln1118_53_reg_92220_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_47_reg_75220_reg is absorbed into DSP mul_ln1118_53_reg_92220_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1024/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_53_reg_92220_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1000/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_53_reg_92220_reg.
DSP Report: register mul_ln1118_53_reg_92220_reg is absorbed into DSP mul_ln1118_53_reg_92220_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1024/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_53_reg_92220_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1024/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_53_reg_92220_reg.
DSP Report: Generating DSP mul_ln1118_1542_reg_99665_reg, operation Mode is: (A2*B2)'.
DSP Report: register myproject_mul_mul_16s_8s_24_3_1_U2513/myproject_mul_mul_16s_8s_24_3_1_DSP48_2_U/b_reg_reg is absorbed into DSP mul_ln1118_1542_reg_99665_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1001/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1542_reg_99665_reg.
DSP Report: register mul_ln1118_1542_reg_99665_reg is absorbed into DSP mul_ln1118_1542_reg_99665_reg.
DSP Report: register myproject_mul_mul_16s_8s_24_3_1_U2513/myproject_mul_mul_16s_8s_24_3_1_DSP48_2_U/p_reg_reg is absorbed into DSP mul_ln1118_1542_reg_99665_reg.
DSP Report: operator myproject_mul_mul_16s_8s_24_3_1_U2513/myproject_mul_mul_16s_8s_24_3_1_DSP48_2_U/p_reg0 is absorbed into DSP mul_ln1118_1542_reg_99665_reg.
DSP Report: Generating DSP mul_ln1118_1540_reg_99655_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1534_reg_82655_reg is absorbed into DSP mul_ln1118_1540_reg_99655_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2511/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1540_reg_99655_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U999/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1540_reg_99655_reg.
DSP Report: register mul_ln1118_1540_reg_99655_reg is absorbed into DSP mul_ln1118_1540_reg_99655_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2511/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1540_reg_99655_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2511/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1540_reg_99655_reg.
DSP Report: Generating DSP mul_ln1118_1541_reg_99660_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1535_reg_82660_reg is absorbed into DSP mul_ln1118_1541_reg_99660_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2512/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1541_reg_99660_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1000/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1541_reg_99660_reg.
DSP Report: register mul_ln1118_1541_reg_99660_reg is absorbed into DSP mul_ln1118_1541_reg_99660_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2512/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1541_reg_99660_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2512/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1541_reg_99660_reg.
DSP Report: Generating DSP mul_ln1118_1525_reg_99580_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1519_reg_82580_reg is absorbed into DSP mul_ln1118_1525_reg_99580_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2496/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1525_reg_99580_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U984/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1525_reg_99580_reg.
DSP Report: register mul_ln1118_1525_reg_99580_reg is absorbed into DSP mul_ln1118_1525_reg_99580_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2496/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1525_reg_99580_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2496/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1525_reg_99580_reg.
DSP Report: Generating DSP mul_ln1118_1527_reg_99590_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1521_reg_82590_reg is absorbed into DSP mul_ln1118_1527_reg_99590_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2498/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1527_reg_99590_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U986/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1527_reg_99590_reg.
DSP Report: register mul_ln1118_1527_reg_99590_reg is absorbed into DSP mul_ln1118_1527_reg_99590_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2498/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1527_reg_99590_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2498/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1527_reg_99590_reg.
DSP Report: Generating DSP mul_ln1118_1526_reg_99585_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1520_reg_82585_reg is absorbed into DSP mul_ln1118_1526_reg_99585_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2497/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1526_reg_99585_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U985/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1526_reg_99585_reg.
DSP Report: register mul_ln1118_1526_reg_99585_reg is absorbed into DSP mul_ln1118_1526_reg_99585_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2497/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1526_reg_99585_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2497/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1526_reg_99585_reg.
DSP Report: Generating DSP mul_ln1118_1530_reg_99605_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1524_reg_82605_reg is absorbed into DSP mul_ln1118_1530_reg_99605_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2501/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1530_reg_99605_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U989/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1530_reg_99605_reg.
DSP Report: register mul_ln1118_1530_reg_99605_reg is absorbed into DSP mul_ln1118_1530_reg_99605_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2501/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1530_reg_99605_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2501/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1530_reg_99605_reg.
DSP Report: Generating DSP mul_ln1118_1528_reg_99595_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1522_reg_82595_reg is absorbed into DSP mul_ln1118_1528_reg_99595_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2499/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1528_reg_99595_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U987/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1528_reg_99595_reg.
DSP Report: register mul_ln1118_1528_reg_99595_reg is absorbed into DSP mul_ln1118_1528_reg_99595_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2499/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1528_reg_99595_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2499/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1528_reg_99595_reg.
DSP Report: Generating DSP mul_ln1118_1529_reg_99600_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1523_reg_82600_reg is absorbed into DSP mul_ln1118_1529_reg_99600_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2500/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1529_reg_99600_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U988/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1529_reg_99600_reg.
DSP Report: register mul_ln1118_1529_reg_99600_reg is absorbed into DSP mul_ln1118_1529_reg_99600_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2500/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1529_reg_99600_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2500/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1529_reg_99600_reg.
DSP Report: Generating DSP mul_ln1118_1452_reg_99215_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1446_reg_82215_reg is absorbed into DSP mul_ln1118_1452_reg_99215_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2423/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1452_reg_99215_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U983/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1452_reg_99215_reg.
DSP Report: register mul_ln1118_1452_reg_99215_reg is absorbed into DSP mul_ln1118_1452_reg_99215_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2423/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1452_reg_99215_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2423/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1452_reg_99215_reg.
DSP Report: Generating DSP mul_ln1118_1450_reg_99205_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1444_reg_82205_reg is absorbed into DSP mul_ln1118_1450_reg_99205_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2421/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1450_reg_99205_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U981/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1450_reg_99205_reg.
DSP Report: register mul_ln1118_1450_reg_99205_reg is absorbed into DSP mul_ln1118_1450_reg_99205_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2421/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1450_reg_99205_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2421/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1450_reg_99205_reg.
DSP Report: Generating DSP mul_ln1118_1451_reg_99210_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1445_reg_82210_reg is absorbed into DSP mul_ln1118_1451_reg_99210_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2422/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1451_reg_99210_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U982/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1451_reg_99210_reg.
DSP Report: register mul_ln1118_1451_reg_99210_reg is absorbed into DSP mul_ln1118_1451_reg_99210_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2422/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1451_reg_99210_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2422/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1451_reg_99210_reg.
DSP Report: Generating DSP mul_ln1118_1453_reg_99220_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1447_reg_82220_reg is absorbed into DSP mul_ln1118_1453_reg_99220_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2424/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1453_reg_99220_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U984/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1453_reg_99220_reg.
DSP Report: register mul_ln1118_1453_reg_99220_reg is absorbed into DSP mul_ln1118_1453_reg_99220_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2424/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1453_reg_99220_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2424/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1453_reg_99220_reg.
DSP Report: Generating DSP mul_ln1118_1455_reg_99230_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1449_reg_82230_reg is absorbed into DSP mul_ln1118_1455_reg_99230_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2426/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1455_reg_99230_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U986/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1455_reg_99230_reg.
DSP Report: register mul_ln1118_1455_reg_99230_reg is absorbed into DSP mul_ln1118_1455_reg_99230_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2426/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1455_reg_99230_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2426/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1455_reg_99230_reg.
DSP Report: Generating DSP mul_ln1118_1454_reg_99225_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1448_reg_82225_reg is absorbed into DSP mul_ln1118_1454_reg_99225_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2425/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1454_reg_99225_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U985/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1454_reg_99225_reg.
DSP Report: register mul_ln1118_1454_reg_99225_reg is absorbed into DSP mul_ln1118_1454_reg_99225_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2425/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1454_reg_99225_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2425/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1454_reg_99225_reg.
DSP Report: Generating DSP mul_ln1118_1458_reg_99245_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1452_reg_82245_reg is absorbed into DSP mul_ln1118_1458_reg_99245_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2429/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1458_reg_99245_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U989/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1458_reg_99245_reg.
DSP Report: register mul_ln1118_1458_reg_99245_reg is absorbed into DSP mul_ln1118_1458_reg_99245_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2429/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1458_reg_99245_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2429/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1458_reg_99245_reg.
DSP Report: Generating DSP mul_ln1118_1456_reg_99235_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1450_reg_82235_reg is absorbed into DSP mul_ln1118_1456_reg_99235_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2427/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1456_reg_99235_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U987/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1456_reg_99235_reg.
DSP Report: register mul_ln1118_1456_reg_99235_reg is absorbed into DSP mul_ln1118_1456_reg_99235_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2427/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1456_reg_99235_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2427/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1456_reg_99235_reg.
DSP Report: Generating DSP mul_ln1118_1457_reg_99240_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1451_reg_82240_reg is absorbed into DSP mul_ln1118_1457_reg_99240_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2428/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1457_reg_99240_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U988/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1457_reg_99240_reg.
DSP Report: register mul_ln1118_1457_reg_99240_reg is absorbed into DSP mul_ln1118_1457_reg_99240_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2428/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1457_reg_99240_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2428/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1457_reg_99240_reg.
DSP Report: Generating DSP mul_ln1118_1461_reg_99260_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1455_reg_82260_reg is absorbed into DSP mul_ln1118_1461_reg_99260_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2432/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1461_reg_99260_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U992/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1461_reg_99260_reg.
DSP Report: register mul_ln1118_1461_reg_99260_reg is absorbed into DSP mul_ln1118_1461_reg_99260_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2432/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1461_reg_99260_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2432/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1461_reg_99260_reg.
DSP Report: Generating DSP mul_ln1118_1459_reg_99250_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1453_reg_82250_reg is absorbed into DSP mul_ln1118_1459_reg_99250_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2430/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1459_reg_99250_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U990/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1459_reg_99250_reg.
DSP Report: register mul_ln1118_1459_reg_99250_reg is absorbed into DSP mul_ln1118_1459_reg_99250_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2430/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1459_reg_99250_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2430/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1459_reg_99250_reg.
DSP Report: Generating DSP mul_ln1118_1460_reg_99255_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1454_reg_82255_reg is absorbed into DSP mul_ln1118_1460_reg_99255_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2431/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1460_reg_99255_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U991/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1460_reg_99255_reg.
DSP Report: register mul_ln1118_1460_reg_99255_reg is absorbed into DSP mul_ln1118_1460_reg_99255_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2431/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1460_reg_99255_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2431/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1460_reg_99255_reg.
DSP Report: Generating DSP mul_ln1118_1428_reg_99095_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1422_reg_82095_reg is absorbed into DSP mul_ln1118_1428_reg_99095_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2399/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1428_reg_99095_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U983/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1428_reg_99095_reg.
DSP Report: register mul_ln1118_1428_reg_99095_reg is absorbed into DSP mul_ln1118_1428_reg_99095_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2399/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1428_reg_99095_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2399/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1428_reg_99095_reg.
DSP Report: Generating DSP mul_ln1118_1426_reg_99085_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1420_reg_82085_reg is absorbed into DSP mul_ln1118_1426_reg_99085_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2397/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1426_reg_99085_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U981/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1426_reg_99085_reg.
DSP Report: register mul_ln1118_1426_reg_99085_reg is absorbed into DSP mul_ln1118_1426_reg_99085_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2397/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1426_reg_99085_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2397/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1426_reg_99085_reg.
DSP Report: Generating DSP mul_ln1118_1427_reg_99090_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_1421_reg_82090_reg is absorbed into DSP mul_ln1118_1427_reg_99090_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2398/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1427_reg_99090_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U982/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1427_reg_99090_reg.
DSP Report: register mul_ln1118_1427_reg_99090_reg is absorbed into DSP mul_ln1118_1427_reg_99090_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2398/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1427_reg_99090_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2398/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1427_reg_99090_reg.
DSP Report: Generating DSP mul_ln1118_69_reg_92300_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_63_reg_75300_reg is absorbed into DSP mul_ln1118_69_reg_92300_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1040/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_69_reg_92300_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U992/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_69_reg_92300_reg.
DSP Report: register mul_ln1118_69_reg_92300_reg is absorbed into DSP mul_ln1118_69_reg_92300_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1040/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_69_reg_92300_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1040/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_69_reg_92300_reg.
DSP Report: Generating DSP mul_ln1118_67_reg_92290_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_61_reg_75290_reg is absorbed into DSP mul_ln1118_67_reg_92290_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1038/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_67_reg_92290_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U990/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_67_reg_92290_reg.
DSP Report: register mul_ln1118_67_reg_92290_reg is absorbed into DSP mul_ln1118_67_reg_92290_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1038/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_67_reg_92290_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1038/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_67_reg_92290_reg.
DSP Report: Generating DSP mul_ln1118_68_reg_92295_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_62_reg_75295_reg is absorbed into DSP mul_ln1118_68_reg_92295_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1039/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_68_reg_92295_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U991/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_68_reg_92295_reg.
DSP Report: register mul_ln1118_68_reg_92295_reg is absorbed into DSP mul_ln1118_68_reg_92295_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1039/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_68_reg_92295_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1039/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_68_reg_92295_reg.
DSP Report: Generating DSP mul_ln1118_888_reg_96395_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_882_reg_79395_reg is absorbed into DSP mul_ln1118_888_reg_96395_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1859/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_888_reg_96395_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U995/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_888_reg_96395_reg.
DSP Report: register mul_ln1118_888_reg_96395_reg is absorbed into DSP mul_ln1118_888_reg_96395_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1859/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_888_reg_96395_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1859/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_888_reg_96395_reg.
DSP Report: Generating DSP mul_ln1118_886_reg_96385_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_880_reg_79385_reg is absorbed into DSP mul_ln1118_886_reg_96385_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1857/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_886_reg_96385_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U993/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_886_reg_96385_reg.
DSP Report: register mul_ln1118_886_reg_96385_reg is absorbed into DSP mul_ln1118_886_reg_96385_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1857/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_886_reg_96385_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1857/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_886_reg_96385_reg.
DSP Report: Generating DSP mul_ln1118_887_reg_96390_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_881_reg_79390_reg is absorbed into DSP mul_ln1118_887_reg_96390_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1858/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_887_reg_96390_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U994/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_887_reg_96390_reg.
DSP Report: register mul_ln1118_887_reg_96390_reg is absorbed into DSP mul_ln1118_887_reg_96390_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1858/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_887_reg_96390_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1858/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_887_reg_96390_reg.
DSP Report: Generating DSP mul_ln1118_820_reg_96055_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_814_reg_79055_reg is absorbed into DSP mul_ln1118_820_reg_96055_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1791/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_820_reg_96055_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U999/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_820_reg_96055_reg.
DSP Report: register mul_ln1118_820_reg_96055_reg is absorbed into DSP mul_ln1118_820_reg_96055_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1791/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_820_reg_96055_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1791/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_820_reg_96055_reg.
DSP Report: Generating DSP mul_ln1118_589_reg_94900_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_583_reg_77900_reg is absorbed into DSP mul_ln1118_589_reg_94900_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1560/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_589_reg_94900_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U984/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_589_reg_94900_reg.
DSP Report: register mul_ln1118_589_reg_94900_reg is absorbed into DSP mul_ln1118_589_reg_94900_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1560/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_589_reg_94900_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1560/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_589_reg_94900_reg.
DSP Report: Generating DSP mul_ln1118_591_reg_94910_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_585_reg_77910_reg is absorbed into DSP mul_ln1118_591_reg_94910_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1562/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_591_reg_94910_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U986/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_591_reg_94910_reg.
DSP Report: register mul_ln1118_591_reg_94910_reg is absorbed into DSP mul_ln1118_591_reg_94910_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1562/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_591_reg_94910_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1562/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_591_reg_94910_reg.
DSP Report: Generating DSP mul_ln1118_590_reg_94905_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_584_reg_77905_reg is absorbed into DSP mul_ln1118_590_reg_94905_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1561/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_590_reg_94905_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U985/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_590_reg_94905_reg.
DSP Report: register mul_ln1118_590_reg_94905_reg is absorbed into DSP mul_ln1118_590_reg_94905_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1561/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_590_reg_94905_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1561/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_590_reg_94905_reg.
DSP Report: Generating DSP mul_ln1118_594_reg_94925_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_588_reg_77925_reg is absorbed into DSP mul_ln1118_594_reg_94925_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1565/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_594_reg_94925_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U989/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_594_reg_94925_reg.
DSP Report: register mul_ln1118_594_reg_94925_reg is absorbed into DSP mul_ln1118_594_reg_94925_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1565/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_594_reg_94925_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1565/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_594_reg_94925_reg.
DSP Report: Generating DSP mul_ln1118_592_reg_94915_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_586_reg_77915_reg is absorbed into DSP mul_ln1118_592_reg_94915_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1563/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_592_reg_94915_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U987/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_592_reg_94915_reg.
DSP Report: register mul_ln1118_592_reg_94915_reg is absorbed into DSP mul_ln1118_592_reg_94915_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1563/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_592_reg_94915_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1563/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_592_reg_94915_reg.
DSP Report: Generating DSP mul_ln1118_593_reg_94920_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_587_reg_77920_reg is absorbed into DSP mul_ln1118_593_reg_94920_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1564/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_593_reg_94920_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U988/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_593_reg_94920_reg.
DSP Report: register mul_ln1118_593_reg_94920_reg is absorbed into DSP mul_ln1118_593_reg_94920_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1564/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_593_reg_94920_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1564/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_593_reg_94920_reg.
DSP Report: Generating DSP mul_ln1118_576_reg_94835_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_570_reg_77835_reg is absorbed into DSP mul_ln1118_576_reg_94835_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1547/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_576_reg_94835_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U995/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_576_reg_94835_reg.
DSP Report: register mul_ln1118_576_reg_94835_reg is absorbed into DSP mul_ln1118_576_reg_94835_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1547/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_576_reg_94835_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1547/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_576_reg_94835_reg.
DSP Report: Generating DSP mul_ln1118_574_reg_94825_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_568_reg_77825_reg is absorbed into DSP mul_ln1118_574_reg_94825_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1545/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_574_reg_94825_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U993/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_574_reg_94825_reg.
DSP Report: register mul_ln1118_574_reg_94825_reg is absorbed into DSP mul_ln1118_574_reg_94825_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1545/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_574_reg_94825_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1545/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_574_reg_94825_reg.
DSP Report: Generating DSP mul_ln1118_575_reg_94830_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_569_reg_77830_reg is absorbed into DSP mul_ln1118_575_reg_94830_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1546/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_575_reg_94830_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U994/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_575_reg_94830_reg.
DSP Report: register mul_ln1118_575_reg_94830_reg is absorbed into DSP mul_ln1118_575_reg_94830_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1546/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_575_reg_94830_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1546/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_575_reg_94830_reg.
DSP Report: Generating DSP mul_ln1118_564_reg_94775_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_558_reg_77775_reg is absorbed into DSP mul_ln1118_564_reg_94775_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1535/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_564_reg_94775_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U983/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_564_reg_94775_reg.
DSP Report: register mul_ln1118_564_reg_94775_reg is absorbed into DSP mul_ln1118_564_reg_94775_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1535/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_564_reg_94775_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1535/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_564_reg_94775_reg.
DSP Report: Generating DSP mul_ln1118_562_reg_94765_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_556_reg_77765_reg is absorbed into DSP mul_ln1118_562_reg_94765_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1533/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_562_reg_94765_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U981/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_562_reg_94765_reg.
DSP Report: register mul_ln1118_562_reg_94765_reg is absorbed into DSP mul_ln1118_562_reg_94765_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1533/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_562_reg_94765_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1533/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_562_reg_94765_reg.
DSP Report: Generating DSP mul_ln1118_563_reg_94770_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_557_reg_77770_reg is absorbed into DSP mul_ln1118_563_reg_94770_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1534/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_563_reg_94770_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U982/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_563_reg_94770_reg.
DSP Report: register mul_ln1118_563_reg_94770_reg is absorbed into DSP mul_ln1118_563_reg_94770_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1534/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_563_reg_94770_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1534/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_563_reg_94770_reg.
DSP Report: Generating DSP mul_ln1118_57_reg_92240_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_51_reg_75240_reg is absorbed into DSP mul_ln1118_57_reg_92240_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1028/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_57_reg_92240_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U980/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_57_reg_92240_reg.
DSP Report: register mul_ln1118_57_reg_92240_reg is absorbed into DSP mul_ln1118_57_reg_92240_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1028/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_57_reg_92240_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1028/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_57_reg_92240_reg.
DSP Report: Generating DSP mul_ln1118_55_reg_92230_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_49_reg_75230_reg is absorbed into DSP mul_ln1118_55_reg_92230_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1026/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_55_reg_92230_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1002/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_55_reg_92230_reg.
DSP Report: register mul_ln1118_55_reg_92230_reg is absorbed into DSP mul_ln1118_55_reg_92230_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1026/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_55_reg_92230_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1026/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_55_reg_92230_reg.
DSP Report: Generating DSP mul_ln1118_56_reg_92235_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_50_reg_75235_reg is absorbed into DSP mul_ln1118_56_reg_92235_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1027/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_56_reg_92235_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U979/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_56_reg_92235_reg.
DSP Report: register mul_ln1118_56_reg_92235_reg is absorbed into DSP mul_ln1118_56_reg_92235_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1027/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_56_reg_92235_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1027/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_56_reg_92235_reg.
DSP Report: Generating DSP mul_ln1118_60_reg_92255_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_54_reg_75255_reg is absorbed into DSP mul_ln1118_60_reg_92255_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1031/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_60_reg_92255_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U983/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_60_reg_92255_reg.
DSP Report: register mul_ln1118_60_reg_92255_reg is absorbed into DSP mul_ln1118_60_reg_92255_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1031/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_60_reg_92255_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1031/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_60_reg_92255_reg.
DSP Report: Generating DSP mul_ln1118_58_reg_92245_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_52_reg_75245_reg is absorbed into DSP mul_ln1118_58_reg_92245_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1029/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_58_reg_92245_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U981/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_58_reg_92245_reg.
DSP Report: register mul_ln1118_58_reg_92245_reg is absorbed into DSP mul_ln1118_58_reg_92245_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1029/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_58_reg_92245_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1029/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_58_reg_92245_reg.
DSP Report: Generating DSP mul_ln1118_59_reg_92250_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_53_reg_75250_reg is absorbed into DSP mul_ln1118_59_reg_92250_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1030/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_59_reg_92250_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U982/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_59_reg_92250_reg.
DSP Report: register mul_ln1118_59_reg_92250_reg is absorbed into DSP mul_ln1118_59_reg_92250_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1030/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_59_reg_92250_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1030/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_59_reg_92250_reg.
DSP Report: Generating DSP mul_ln1118_61_reg_92260_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_55_reg_75260_reg is absorbed into DSP mul_ln1118_61_reg_92260_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1032/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_61_reg_92260_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U984/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_61_reg_92260_reg.
DSP Report: register mul_ln1118_61_reg_92260_reg is absorbed into DSP mul_ln1118_61_reg_92260_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1032/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_61_reg_92260_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1032/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_61_reg_92260_reg.
DSP Report: Generating DSP mul_ln1118_63_reg_92270_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_57_reg_75270_reg is absorbed into DSP mul_ln1118_63_reg_92270_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1034/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_63_reg_92270_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U986/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_63_reg_92270_reg.
DSP Report: register mul_ln1118_63_reg_92270_reg is absorbed into DSP mul_ln1118_63_reg_92270_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1034/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_63_reg_92270_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1034/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_63_reg_92270_reg.
DSP Report: Generating DSP mul_ln1118_62_reg_92265_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_56_reg_75265_reg is absorbed into DSP mul_ln1118_62_reg_92265_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1033/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_62_reg_92265_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U985/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_62_reg_92265_reg.
DSP Report: register mul_ln1118_62_reg_92265_reg is absorbed into DSP mul_ln1118_62_reg_92265_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1033/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_62_reg_92265_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1033/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_62_reg_92265_reg.
DSP Report: Generating DSP mul_ln1118_66_reg_92285_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_60_reg_75285_reg is absorbed into DSP mul_ln1118_66_reg_92285_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1037/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_66_reg_92285_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U989/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_66_reg_92285_reg.
DSP Report: register mul_ln1118_66_reg_92285_reg is absorbed into DSP mul_ln1118_66_reg_92285_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1037/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_66_reg_92285_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1037/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_66_reg_92285_reg.
DSP Report: Generating DSP mul_ln1118_64_reg_92275_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_58_reg_75275_reg is absorbed into DSP mul_ln1118_64_reg_92275_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1035/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_64_reg_92275_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U987/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_64_reg_92275_reg.
DSP Report: register mul_ln1118_64_reg_92275_reg is absorbed into DSP mul_ln1118_64_reg_92275_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1035/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_64_reg_92275_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1035/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_64_reg_92275_reg.
DSP Report: Generating DSP mul_ln1118_65_reg_92280_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_59_reg_75280_reg is absorbed into DSP mul_ln1118_65_reg_92280_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1036/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_65_reg_92280_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U988/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_65_reg_92280_reg.
DSP Report: register mul_ln1118_65_reg_92280_reg is absorbed into DSP mul_ln1118_65_reg_92280_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1036/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_65_reg_92280_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1036/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_65_reg_92280_reg.
DSP Report: Generating DSP mul_ln1118_72_reg_92315_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_66_reg_75315_reg is absorbed into DSP mul_ln1118_72_reg_92315_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1043/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_72_reg_92315_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U995/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_72_reg_92315_reg.
DSP Report: register mul_ln1118_72_reg_92315_reg is absorbed into DSP mul_ln1118_72_reg_92315_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1043/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_72_reg_92315_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1043/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_72_reg_92315_reg.
DSP Report: Generating DSP mul_ln1118_70_reg_92305_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_64_reg_75305_reg is absorbed into DSP mul_ln1118_70_reg_92305_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1041/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_70_reg_92305_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U993/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_70_reg_92305_reg.
DSP Report: register mul_ln1118_70_reg_92305_reg is absorbed into DSP mul_ln1118_70_reg_92305_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1041/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_70_reg_92305_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1041/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_70_reg_92305_reg.
DSP Report: Generating DSP mul_ln1118_71_reg_92310_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_65_reg_75310_reg is absorbed into DSP mul_ln1118_71_reg_92310_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1042/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_71_reg_92310_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U994/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_71_reg_92310_reg.
DSP Report: register mul_ln1118_71_reg_92310_reg is absorbed into DSP mul_ln1118_71_reg_92310_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1042/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_71_reg_92310_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1042/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_71_reg_92310_reg.
DSP Report: Generating DSP mul_ln1118_73_reg_92320_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_67_reg_75320_reg is absorbed into DSP mul_ln1118_73_reg_92320_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1044/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_73_reg_92320_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U996/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_73_reg_92320_reg.
DSP Report: register mul_ln1118_73_reg_92320_reg is absorbed into DSP mul_ln1118_73_reg_92320_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1044/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_73_reg_92320_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1044/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_73_reg_92320_reg.
DSP Report: Generating DSP mul_ln1118_75_reg_92330_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_69_reg_75330_reg is absorbed into DSP mul_ln1118_75_reg_92330_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1046/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_75_reg_92330_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U998/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_75_reg_92330_reg.
DSP Report: register mul_ln1118_75_reg_92330_reg is absorbed into DSP mul_ln1118_75_reg_92330_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1046/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_75_reg_92330_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1046/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_75_reg_92330_reg.
DSP Report: Generating DSP mul_ln1118_74_reg_92325_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_68_reg_75325_reg is absorbed into DSP mul_ln1118_74_reg_92325_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1045/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_74_reg_92325_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U997/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_74_reg_92325_reg.
DSP Report: register mul_ln1118_74_reg_92325_reg is absorbed into DSP mul_ln1118_74_reg_92325_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1045/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_74_reg_92325_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1045/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_74_reg_92325_reg.
DSP Report: Generating DSP mul_ln1118_78_reg_92345_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_72_reg_75345_reg is absorbed into DSP mul_ln1118_78_reg_92345_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1049/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_78_reg_92345_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1001/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_78_reg_92345_reg.
DSP Report: register mul_ln1118_78_reg_92345_reg is absorbed into DSP mul_ln1118_78_reg_92345_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1049/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_78_reg_92345_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1049/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_78_reg_92345_reg.
DSP Report: Generating DSP mul_ln1118_76_reg_92335_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_70_reg_75335_reg is absorbed into DSP mul_ln1118_76_reg_92335_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1047/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_76_reg_92335_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U999/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_76_reg_92335_reg.
DSP Report: register mul_ln1118_76_reg_92335_reg is absorbed into DSP mul_ln1118_76_reg_92335_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1047/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_76_reg_92335_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1047/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_76_reg_92335_reg.
DSP Report: Generating DSP mul_ln1118_77_reg_92340_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_71_reg_75340_reg is absorbed into DSP mul_ln1118_77_reg_92340_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1048/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_77_reg_92340_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1000/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_77_reg_92340_reg.
DSP Report: register mul_ln1118_77_reg_92340_reg is absorbed into DSP mul_ln1118_77_reg_92340_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1048/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_77_reg_92340_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1048/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_77_reg_92340_reg.
DSP Report: Generating DSP mul_ln1118_486_reg_94385_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_480_reg_77385_reg is absorbed into DSP mul_ln1118_486_reg_94385_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1457/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_486_reg_94385_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1001/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_486_reg_94385_reg.
DSP Report: register mul_ln1118_486_reg_94385_reg is absorbed into DSP mul_ln1118_486_reg_94385_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1457/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_486_reg_94385_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1457/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_486_reg_94385_reg.
DSP Report: Generating DSP mul_ln1118_484_reg_94375_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_478_reg_77375_reg is absorbed into DSP mul_ln1118_484_reg_94375_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1455/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_484_reg_94375_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U999/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_484_reg_94375_reg.
DSP Report: register mul_ln1118_484_reg_94375_reg is absorbed into DSP mul_ln1118_484_reg_94375_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1455/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_484_reg_94375_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1455/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_484_reg_94375_reg.
DSP Report: Generating DSP mul_ln1118_485_reg_94380_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_479_reg_77380_reg is absorbed into DSP mul_ln1118_485_reg_94380_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1456/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_485_reg_94380_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1000/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_485_reg_94380_reg.
DSP Report: register mul_ln1118_485_reg_94380_reg is absorbed into DSP mul_ln1118_485_reg_94380_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1456/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_485_reg_94380_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1456/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_485_reg_94380_reg.
DSP Report: Generating DSP mul_ln1118_468_reg_94295_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_462_reg_77295_reg is absorbed into DSP mul_ln1118_468_reg_94295_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1439/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_468_reg_94295_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U983/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_468_reg_94295_reg.
DSP Report: register mul_ln1118_468_reg_94295_reg is absorbed into DSP mul_ln1118_468_reg_94295_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1439/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_468_reg_94295_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1439/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_468_reg_94295_reg.
DSP Report: Generating DSP mul_ln1118_466_reg_94285_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_460_reg_77285_reg is absorbed into DSP mul_ln1118_466_reg_94285_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1437/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_466_reg_94285_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U981/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_466_reg_94285_reg.
DSP Report: register mul_ln1118_466_reg_94285_reg is absorbed into DSP mul_ln1118_466_reg_94285_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1437/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_466_reg_94285_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1437/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_466_reg_94285_reg.
DSP Report: Generating DSP mul_ln1118_467_reg_94290_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_461_reg_77290_reg is absorbed into DSP mul_ln1118_467_reg_94290_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1438/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_467_reg_94290_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U982/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_467_reg_94290_reg.
DSP Report: register mul_ln1118_467_reg_94290_reg is absorbed into DSP mul_ln1118_467_reg_94290_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1438/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_467_reg_94290_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1438/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_467_reg_94290_reg.
DSP Report: Generating DSP mul_ln1118_390_reg_93905_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_384_reg_76905_reg is absorbed into DSP mul_ln1118_390_reg_93905_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1361/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_390_reg_93905_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1001/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_390_reg_93905_reg.
DSP Report: register mul_ln1118_390_reg_93905_reg is absorbed into DSP mul_ln1118_390_reg_93905_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1361/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_390_reg_93905_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1361/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_390_reg_93905_reg.
DSP Report: Generating DSP mul_ln1118_388_reg_93895_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_382_reg_76895_reg is absorbed into DSP mul_ln1118_388_reg_93895_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1359/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_388_reg_93895_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U999/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_388_reg_93895_reg.
DSP Report: register mul_ln1118_388_reg_93895_reg is absorbed into DSP mul_ln1118_388_reg_93895_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1359/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_388_reg_93895_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1359/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_388_reg_93895_reg.
DSP Report: Generating DSP mul_ln1118_389_reg_93900_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_383_reg_76900_reg is absorbed into DSP mul_ln1118_389_reg_93900_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1360/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_389_reg_93900_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1000/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_389_reg_93900_reg.
DSP Report: register mul_ln1118_389_reg_93900_reg is absorbed into DSP mul_ln1118_389_reg_93900_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1360/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_389_reg_93900_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1360/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_389_reg_93900_reg.
DSP Report: Generating DSP mul_ln1118_348_reg_93695_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_342_reg_76695_reg is absorbed into DSP mul_ln1118_348_reg_93695_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1319/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_348_reg_93695_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U983/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_348_reg_93695_reg.
DSP Report: register mul_ln1118_348_reg_93695_reg is absorbed into DSP mul_ln1118_348_reg_93695_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1319/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_348_reg_93695_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1319/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_348_reg_93695_reg.
DSP Report: Generating DSP mul_ln1118_346_reg_93685_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_340_reg_76685_reg is absorbed into DSP mul_ln1118_346_reg_93685_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1317/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_346_reg_93685_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U981/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_346_reg_93685_reg.
DSP Report: register mul_ln1118_346_reg_93685_reg is absorbed into DSP mul_ln1118_346_reg_93685_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1317/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_346_reg_93685_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1317/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_346_reg_93685_reg.
DSP Report: Generating DSP mul_ln1118_347_reg_93690_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_341_reg_76690_reg is absorbed into DSP mul_ln1118_347_reg_93690_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1318/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_347_reg_93690_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U982/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_347_reg_93690_reg.
DSP Report: register mul_ln1118_347_reg_93690_reg is absorbed into DSP mul_ln1118_347_reg_93690_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1318/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_347_reg_93690_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1318/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_347_reg_93690_reg.
DSP Report: Generating DSP mul_ln1118_349_reg_93700_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_343_reg_76700_reg is absorbed into DSP mul_ln1118_349_reg_93700_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1320/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_349_reg_93700_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U984/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_349_reg_93700_reg.
DSP Report: register mul_ln1118_349_reg_93700_reg is absorbed into DSP mul_ln1118_349_reg_93700_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1320/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_349_reg_93700_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1320/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_349_reg_93700_reg.
DSP Report: Generating DSP mul_ln1118_351_reg_93710_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_345_reg_76710_reg is absorbed into DSP mul_ln1118_351_reg_93710_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1322/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_351_reg_93710_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U986/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_351_reg_93710_reg.
DSP Report: register mul_ln1118_351_reg_93710_reg is absorbed into DSP mul_ln1118_351_reg_93710_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1322/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_351_reg_93710_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1322/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_351_reg_93710_reg.
DSP Report: Generating DSP mul_ln1118_350_reg_93705_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_344_reg_76705_reg is absorbed into DSP mul_ln1118_350_reg_93705_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1321/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_350_reg_93705_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U985/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_350_reg_93705_reg.
DSP Report: register mul_ln1118_350_reg_93705_reg is absorbed into DSP mul_ln1118_350_reg_93705_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1321/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_350_reg_93705_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1321/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_350_reg_93705_reg.
DSP Report: Generating DSP mul_ln1118_354_reg_93725_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_348_reg_76725_reg is absorbed into DSP mul_ln1118_354_reg_93725_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1325/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_354_reg_93725_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U989/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_354_reg_93725_reg.
DSP Report: register mul_ln1118_354_reg_93725_reg is absorbed into DSP mul_ln1118_354_reg_93725_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1325/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_354_reg_93725_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1325/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_354_reg_93725_reg.
DSP Report: Generating DSP mul_ln1118_352_reg_93715_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_346_reg_76715_reg is absorbed into DSP mul_ln1118_352_reg_93715_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1323/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_352_reg_93715_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U987/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_352_reg_93715_reg.
DSP Report: register mul_ln1118_352_reg_93715_reg is absorbed into DSP mul_ln1118_352_reg_93715_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1323/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_352_reg_93715_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1323/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_352_reg_93715_reg.
DSP Report: Generating DSP mul_ln1118_353_reg_93720_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_347_reg_76720_reg is absorbed into DSP mul_ln1118_353_reg_93720_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1324/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_353_reg_93720_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U988/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_353_reg_93720_reg.
DSP Report: register mul_ln1118_353_reg_93720_reg is absorbed into DSP mul_ln1118_353_reg_93720_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1324/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_353_reg_93720_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1324/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_353_reg_93720_reg.
DSP Report: Generating DSP mul_ln1118_355_reg_93730_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_349_reg_76730_reg is absorbed into DSP mul_ln1118_355_reg_93730_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1326/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_355_reg_93730_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U990/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_355_reg_93730_reg.
DSP Report: register mul_ln1118_355_reg_93730_reg is absorbed into DSP mul_ln1118_355_reg_93730_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1326/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_355_reg_93730_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1326/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_355_reg_93730_reg.
DSP Report: Generating DSP mul_ln1118_356_reg_93735_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_350_reg_76735_reg is absorbed into DSP mul_ln1118_356_reg_93735_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1327/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_356_reg_93735_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U991/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_356_reg_93735_reg.
DSP Report: register mul_ln1118_356_reg_93735_reg is absorbed into DSP mul_ln1118_356_reg_93735_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1327/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_356_reg_93735_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1327/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_356_reg_93735_reg.
DSP Report: Generating DSP mul_ln1118_361_reg_93760_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_355_reg_76760_reg is absorbed into DSP mul_ln1118_361_reg_93760_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1332/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_361_reg_93760_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U996/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_361_reg_93760_reg.
DSP Report: register mul_ln1118_361_reg_93760_reg is absorbed into DSP mul_ln1118_361_reg_93760_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1332/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_361_reg_93760_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1332/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_361_reg_93760_reg.
DSP Report: Generating DSP mul_ln1118_363_reg_93770_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_357_reg_76770_reg is absorbed into DSP mul_ln1118_363_reg_93770_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1334/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_363_reg_93770_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U998/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_363_reg_93770_reg.
DSP Report: register mul_ln1118_363_reg_93770_reg is absorbed into DSP mul_ln1118_363_reg_93770_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1334/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_363_reg_93770_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1334/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_363_reg_93770_reg.
DSP Report: Generating DSP mul_ln1118_362_reg_93765_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_356_reg_76765_reg is absorbed into DSP mul_ln1118_362_reg_93765_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1333/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_362_reg_93765_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U997/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_362_reg_93765_reg.
DSP Report: register mul_ln1118_362_reg_93765_reg is absorbed into DSP mul_ln1118_362_reg_93765_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1333/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_362_reg_93765_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1333/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_362_reg_93765_reg.
DSP Report: Generating DSP mul_ln1118_366_reg_93785_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_360_reg_76785_reg is absorbed into DSP mul_ln1118_366_reg_93785_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1337/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_366_reg_93785_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1001/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_366_reg_93785_reg.
DSP Report: register mul_ln1118_366_reg_93785_reg is absorbed into DSP mul_ln1118_366_reg_93785_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1337/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_366_reg_93785_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1337/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_366_reg_93785_reg.
DSP Report: Generating DSP mul_ln1118_364_reg_93775_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_358_reg_76775_reg is absorbed into DSP mul_ln1118_364_reg_93775_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1335/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_364_reg_93775_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U999/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_364_reg_93775_reg.
DSP Report: register mul_ln1118_364_reg_93775_reg is absorbed into DSP mul_ln1118_364_reg_93775_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1335/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_364_reg_93775_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1335/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_364_reg_93775_reg.
DSP Report: Generating DSP mul_ln1118_365_reg_93780_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_359_reg_76780_reg is absorbed into DSP mul_ln1118_365_reg_93780_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1336/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_365_reg_93780_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1000/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_365_reg_93780_reg.
DSP Report: register mul_ln1118_365_reg_93780_reg is absorbed into DSP mul_ln1118_365_reg_93780_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1336/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_365_reg_93780_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1336/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_365_reg_93780_reg.
DSP Report: Generating DSP mul_ln1118_321_reg_93560_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_315_reg_76560_reg is absorbed into DSP mul_ln1118_321_reg_93560_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1292/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_321_reg_93560_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U980/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_321_reg_93560_reg.
DSP Report: register mul_ln1118_321_reg_93560_reg is absorbed into DSP mul_ln1118_321_reg_93560_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1292/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_321_reg_93560_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1292/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_321_reg_93560_reg.
DSP Report: Generating DSP mul_ln1118_319_reg_93550_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_313_reg_76550_reg is absorbed into DSP mul_ln1118_319_reg_93550_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1290/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_319_reg_93550_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1002/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_319_reg_93550_reg.
DSP Report: register mul_ln1118_319_reg_93550_reg is absorbed into DSP mul_ln1118_319_reg_93550_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1290/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_319_reg_93550_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1290/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_319_reg_93550_reg.
DSP Report: Generating DSP mul_ln1118_320_reg_93555_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_314_reg_76555_reg is absorbed into DSP mul_ln1118_320_reg_93555_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1291/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_320_reg_93555_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U979/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_320_reg_93555_reg.
DSP Report: register mul_ln1118_320_reg_93555_reg is absorbed into DSP mul_ln1118_320_reg_93555_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1291/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_320_reg_93555_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1291/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_320_reg_93555_reg.
DSP Report: Generating DSP mul_ln1118_324_reg_93575_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_318_reg_76575_reg is absorbed into DSP mul_ln1118_324_reg_93575_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1295/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_324_reg_93575_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U983/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_324_reg_93575_reg.
DSP Report: register mul_ln1118_324_reg_93575_reg is absorbed into DSP mul_ln1118_324_reg_93575_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1295/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_324_reg_93575_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1295/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_324_reg_93575_reg.
DSP Report: Generating DSP mul_ln1118_322_reg_93565_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_316_reg_76565_reg is absorbed into DSP mul_ln1118_322_reg_93565_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1293/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_322_reg_93565_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U981/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_322_reg_93565_reg.
DSP Report: register mul_ln1118_322_reg_93565_reg is absorbed into DSP mul_ln1118_322_reg_93565_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1293/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_322_reg_93565_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1293/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_322_reg_93565_reg.
DSP Report: Generating DSP mul_ln1118_323_reg_93570_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_317_reg_76570_reg is absorbed into DSP mul_ln1118_323_reg_93570_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1294/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_323_reg_93570_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U982/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_323_reg_93570_reg.
DSP Report: register mul_ln1118_323_reg_93570_reg is absorbed into DSP mul_ln1118_323_reg_93570_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1294/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_323_reg_93570_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1294/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_323_reg_93570_reg.
DSP Report: Generating DSP mul_ln1118_325_reg_93580_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_319_reg_76580_reg is absorbed into DSP mul_ln1118_325_reg_93580_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1296/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_325_reg_93580_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U984/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_325_reg_93580_reg.
DSP Report: register mul_ln1118_325_reg_93580_reg is absorbed into DSP mul_ln1118_325_reg_93580_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1296/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_325_reg_93580_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1296/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_325_reg_93580_reg.
DSP Report: Generating DSP mul_ln1118_327_reg_93590_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_321_reg_76590_reg is absorbed into DSP mul_ln1118_327_reg_93590_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1298/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_327_reg_93590_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U986/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_327_reg_93590_reg.
DSP Report: register mul_ln1118_327_reg_93590_reg is absorbed into DSP mul_ln1118_327_reg_93590_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1298/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_327_reg_93590_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1298/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_327_reg_93590_reg.
DSP Report: Generating DSP mul_ln1118_326_reg_93585_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_320_reg_76585_reg is absorbed into DSP mul_ln1118_326_reg_93585_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1297/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_326_reg_93585_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U985/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_326_reg_93585_reg.
DSP Report: register mul_ln1118_326_reg_93585_reg is absorbed into DSP mul_ln1118_326_reg_93585_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1297/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_326_reg_93585_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1297/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_326_reg_93585_reg.
DSP Report: Generating DSP mul_ln1118_330_reg_93605_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_324_reg_76605_reg is absorbed into DSP mul_ln1118_330_reg_93605_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1301/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_330_reg_93605_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U989/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_330_reg_93605_reg.
DSP Report: register mul_ln1118_330_reg_93605_reg is absorbed into DSP mul_ln1118_330_reg_93605_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1301/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_330_reg_93605_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1301/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_330_reg_93605_reg.
DSP Report: Generating DSP mul_ln1118_328_reg_93595_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_322_reg_76595_reg is absorbed into DSP mul_ln1118_328_reg_93595_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1299/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_328_reg_93595_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U987/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_328_reg_93595_reg.
DSP Report: register mul_ln1118_328_reg_93595_reg is absorbed into DSP mul_ln1118_328_reg_93595_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1299/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_328_reg_93595_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1299/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_328_reg_93595_reg.
DSP Report: Generating DSP mul_ln1118_329_reg_93600_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_323_reg_76600_reg is absorbed into DSP mul_ln1118_329_reg_93600_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1300/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_329_reg_93600_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U988/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_329_reg_93600_reg.
DSP Report: register mul_ln1118_329_reg_93600_reg is absorbed into DSP mul_ln1118_329_reg_93600_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1300/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_329_reg_93600_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1300/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_329_reg_93600_reg.
DSP Report: Generating DSP mul_ln1118_342_reg_93665_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_336_reg_76665_reg is absorbed into DSP mul_ln1118_342_reg_93665_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1313/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_342_reg_93665_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1001/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_342_reg_93665_reg.
DSP Report: register mul_ln1118_342_reg_93665_reg is absorbed into DSP mul_ln1118_342_reg_93665_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1313/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_342_reg_93665_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1313/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_342_reg_93665_reg.
DSP Report: Generating DSP mul_ln1118_340_reg_93655_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_334_reg_76655_reg is absorbed into DSP mul_ln1118_340_reg_93655_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1311/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_340_reg_93655_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U999/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_340_reg_93655_reg.
DSP Report: register mul_ln1118_340_reg_93655_reg is absorbed into DSP mul_ln1118_340_reg_93655_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1311/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_340_reg_93655_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1311/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_340_reg_93655_reg.
DSP Report: Generating DSP mul_ln1118_341_reg_93660_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_335_reg_76660_reg is absorbed into DSP mul_ln1118_341_reg_93660_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1312/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_341_reg_93660_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1000/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_341_reg_93660_reg.
DSP Report: register mul_ln1118_341_reg_93660_reg is absorbed into DSP mul_ln1118_341_reg_93660_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1312/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_341_reg_93660_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1312/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_341_reg_93660_reg.
DSP Report: Generating DSP mul_ln1118_309_reg_93500_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_303_reg_76500_reg is absorbed into DSP mul_ln1118_309_reg_93500_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1280/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_309_reg_93500_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U992/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_309_reg_93500_reg.
DSP Report: register mul_ln1118_309_reg_93500_reg is absorbed into DSP mul_ln1118_309_reg_93500_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1280/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_309_reg_93500_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1280/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_309_reg_93500_reg.
DSP Report: Generating DSP mul_ln1118_307_reg_93490_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_301_reg_76490_reg is absorbed into DSP mul_ln1118_307_reg_93490_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1278/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_307_reg_93490_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U990/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_307_reg_93490_reg.
DSP Report: register mul_ln1118_307_reg_93490_reg is absorbed into DSP mul_ln1118_307_reg_93490_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1278/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_307_reg_93490_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1278/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_307_reg_93490_reg.
DSP Report: Generating DSP mul_ln1118_308_reg_93495_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_302_reg_76495_reg is absorbed into DSP mul_ln1118_308_reg_93495_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1279/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_308_reg_93495_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U991/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_308_reg_93495_reg.
DSP Report: register mul_ln1118_308_reg_93495_reg is absorbed into DSP mul_ln1118_308_reg_93495_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1279/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_308_reg_93495_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1279/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_308_reg_93495_reg.
DSP Report: Generating DSP mul_ln1118_313_reg_93520_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_307_reg_76520_reg is absorbed into DSP mul_ln1118_313_reg_93520_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1284/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_313_reg_93520_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U996/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_313_reg_93520_reg.
DSP Report: register mul_ln1118_313_reg_93520_reg is absorbed into DSP mul_ln1118_313_reg_93520_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1284/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_313_reg_93520_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1284/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_313_reg_93520_reg.
DSP Report: Generating DSP mul_ln1118_315_reg_93530_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_309_reg_76530_reg is absorbed into DSP mul_ln1118_315_reg_93530_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1286/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_315_reg_93530_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U998/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_315_reg_93530_reg.
DSP Report: register mul_ln1118_315_reg_93530_reg is absorbed into DSP mul_ln1118_315_reg_93530_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1286/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_315_reg_93530_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1286/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_315_reg_93530_reg.
DSP Report: Generating DSP mul_ln1118_314_reg_93525_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_308_reg_76525_reg is absorbed into DSP mul_ln1118_314_reg_93525_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1285/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_314_reg_93525_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U997/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_314_reg_93525_reg.
DSP Report: register mul_ln1118_314_reg_93525_reg is absorbed into DSP mul_ln1118_314_reg_93525_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1285/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_314_reg_93525_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1285/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_314_reg_93525_reg.
DSP Report: Generating DSP mul_ln1118_318_reg_93545_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_312_reg_76545_reg is absorbed into DSP mul_ln1118_318_reg_93545_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1289/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_318_reg_93545_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1001/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_318_reg_93545_reg.
DSP Report: register mul_ln1118_318_reg_93545_reg is absorbed into DSP mul_ln1118_318_reg_93545_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1289/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_318_reg_93545_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1289/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_318_reg_93545_reg.
DSP Report: Generating DSP mul_ln1118_316_reg_93535_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_310_reg_76535_reg is absorbed into DSP mul_ln1118_316_reg_93535_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1287/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_316_reg_93535_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U999/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_316_reg_93535_reg.
DSP Report: register mul_ln1118_316_reg_93535_reg is absorbed into DSP mul_ln1118_316_reg_93535_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1287/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_316_reg_93535_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1287/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_316_reg_93535_reg.
DSP Report: Generating DSP mul_ln1118_317_reg_93540_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_311_reg_76540_reg is absorbed into DSP mul_ln1118_317_reg_93540_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1288/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_317_reg_93540_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1000/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_317_reg_93540_reg.
DSP Report: register mul_ln1118_317_reg_93540_reg is absorbed into DSP mul_ln1118_317_reg_93540_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1288/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_317_reg_93540_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1288/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_317_reg_93540_reg.
DSP Report: Generating DSP mul_ln1118_303_reg_93470_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_297_reg_76470_reg is absorbed into DSP mul_ln1118_303_reg_93470_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1274/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_303_reg_93470_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U986/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_303_reg_93470_reg.
DSP Report: register mul_ln1118_303_reg_93470_reg is absorbed into DSP mul_ln1118_303_reg_93470_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1274/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_303_reg_93470_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1274/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_303_reg_93470_reg.
DSP Report: Generating DSP mul_ln1118_302_reg_93465_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_296_reg_76465_reg is absorbed into DSP mul_ln1118_302_reg_93465_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1273/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_302_reg_93465_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U985/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_302_reg_93465_reg.
DSP Report: register mul_ln1118_302_reg_93465_reg is absorbed into DSP mul_ln1118_302_reg_93465_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1273/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_302_reg_93465_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1273/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_302_reg_93465_reg.
DSP Report: Generating DSP mul_ln1118_289_reg_93400_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_283_reg_76400_reg is absorbed into DSP mul_ln1118_289_reg_93400_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1260/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_289_reg_93400_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U996/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_289_reg_93400_reg.
DSP Report: register mul_ln1118_289_reg_93400_reg is absorbed into DSP mul_ln1118_289_reg_93400_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1260/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_289_reg_93400_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1260/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_289_reg_93400_reg.
DSP Report: Generating DSP mul_ln1118_291_reg_93410_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_285_reg_76410_reg is absorbed into DSP mul_ln1118_291_reg_93410_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1262/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_291_reg_93410_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U998/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_291_reg_93410_reg.
DSP Report: register mul_ln1118_291_reg_93410_reg is absorbed into DSP mul_ln1118_291_reg_93410_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1262/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_291_reg_93410_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1262/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_291_reg_93410_reg.
DSP Report: Generating DSP mul_ln1118_290_reg_93405_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_284_reg_76405_reg is absorbed into DSP mul_ln1118_290_reg_93405_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1261/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_290_reg_93405_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U997/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_290_reg_93405_reg.
DSP Report: register mul_ln1118_290_reg_93405_reg is absorbed into DSP mul_ln1118_290_reg_93405_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1261/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_290_reg_93405_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1261/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_290_reg_93405_reg.
DSP Report: Generating DSP mul_ln1118_294_reg_93425_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_288_reg_76425_reg is absorbed into DSP mul_ln1118_294_reg_93425_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1265/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_294_reg_93425_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1001/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_294_reg_93425_reg.
DSP Report: register mul_ln1118_294_reg_93425_reg is absorbed into DSP mul_ln1118_294_reg_93425_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1265/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_294_reg_93425_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1265/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_294_reg_93425_reg.
DSP Report: Generating DSP mul_ln1118_292_reg_93415_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_286_reg_76415_reg is absorbed into DSP mul_ln1118_292_reg_93415_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1263/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_292_reg_93415_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U999/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_292_reg_93415_reg.
DSP Report: register mul_ln1118_292_reg_93415_reg is absorbed into DSP mul_ln1118_292_reg_93415_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1263/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_292_reg_93415_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1263/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_292_reg_93415_reg.
DSP Report: Generating DSP mul_ln1118_293_reg_93420_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_287_reg_76420_reg is absorbed into DSP mul_ln1118_293_reg_93420_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1264/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_293_reg_93420_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1000/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_293_reg_93420_reg.
DSP Report: register mul_ln1118_293_reg_93420_reg is absorbed into DSP mul_ln1118_293_reg_93420_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1264/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_293_reg_93420_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1264/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_293_reg_93420_reg.
DSP Report: Generating DSP mul_ln1118_265_reg_93280_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_259_reg_76280_reg is absorbed into DSP mul_ln1118_265_reg_93280_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1236/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_265_reg_93280_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U996/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_265_reg_93280_reg.
DSP Report: register mul_ln1118_265_reg_93280_reg is absorbed into DSP mul_ln1118_265_reg_93280_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1236/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_265_reg_93280_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1236/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_265_reg_93280_reg.
DSP Report: Generating DSP mul_ln1118_267_reg_93290_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_261_reg_76290_reg is absorbed into DSP mul_ln1118_267_reg_93290_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1238/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_267_reg_93290_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U998/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_267_reg_93290_reg.
DSP Report: register mul_ln1118_267_reg_93290_reg is absorbed into DSP mul_ln1118_267_reg_93290_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1238/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_267_reg_93290_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1238/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_267_reg_93290_reg.
DSP Report: Generating DSP mul_ln1118_266_reg_93285_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_260_reg_76285_reg is absorbed into DSP mul_ln1118_266_reg_93285_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1237/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_266_reg_93285_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U997/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_266_reg_93285_reg.
DSP Report: register mul_ln1118_266_reg_93285_reg is absorbed into DSP mul_ln1118_266_reg_93285_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1237/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_266_reg_93285_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1237/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_266_reg_93285_reg.
DSP Report: Generating DSP mul_ln1118_270_reg_93305_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_264_reg_76305_reg is absorbed into DSP mul_ln1118_270_reg_93305_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1241/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_270_reg_93305_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1001/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_270_reg_93305_reg.
DSP Report: register mul_ln1118_270_reg_93305_reg is absorbed into DSP mul_ln1118_270_reg_93305_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1241/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_270_reg_93305_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1241/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_270_reg_93305_reg.
DSP Report: Generating DSP mul_ln1118_268_reg_93295_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_262_reg_76295_reg is absorbed into DSP mul_ln1118_268_reg_93295_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1239/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_268_reg_93295_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U999/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_268_reg_93295_reg.
DSP Report: register mul_ln1118_268_reg_93295_reg is absorbed into DSP mul_ln1118_268_reg_93295_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1239/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_268_reg_93295_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1239/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_268_reg_93295_reg.
DSP Report: Generating DSP mul_ln1118_269_reg_93300_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_263_reg_76300_reg is absorbed into DSP mul_ln1118_269_reg_93300_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1240/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_269_reg_93300_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1000/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_269_reg_93300_reg.
DSP Report: register mul_ln1118_269_reg_93300_reg is absorbed into DSP mul_ln1118_269_reg_93300_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1240/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_269_reg_93300_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1240/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_269_reg_93300_reg.
DSP Report: Generating DSP mul_ln1118_264_reg_93275_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_258_reg_76275_reg is absorbed into DSP mul_ln1118_264_reg_93275_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1235/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_264_reg_93275_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U995/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_264_reg_93275_reg.
DSP Report: register mul_ln1118_264_reg_93275_reg is absorbed into DSP mul_ln1118_264_reg_93275_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1235/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_264_reg_93275_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1235/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_264_reg_93275_reg.
DSP Report: Generating DSP mul_ln1118_262_reg_93265_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_256_reg_76265_reg is absorbed into DSP mul_ln1118_262_reg_93265_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1233/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_262_reg_93265_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U993/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_262_reg_93265_reg.
DSP Report: register mul_ln1118_262_reg_93265_reg is absorbed into DSP mul_ln1118_262_reg_93265_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1233/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_262_reg_93265_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1233/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_262_reg_93265_reg.
DSP Report: Generating DSP mul_ln1118_263_reg_93270_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_257_reg_76270_reg is absorbed into DSP mul_ln1118_263_reg_93270_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1234/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_263_reg_93270_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U994/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_263_reg_93270_reg.
DSP Report: register mul_ln1118_263_reg_93270_reg is absorbed into DSP mul_ln1118_263_reg_93270_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1234/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_263_reg_93270_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1234/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_263_reg_93270_reg.
DSP Report: Generating DSP mul_ln1118_213_reg_93020_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_207_reg_76020_reg is absorbed into DSP mul_ln1118_213_reg_93020_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1184/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_213_reg_93020_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U992/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_213_reg_93020_reg.
DSP Report: register mul_ln1118_213_reg_93020_reg is absorbed into DSP mul_ln1118_213_reg_93020_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1184/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_213_reg_93020_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1184/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_213_reg_93020_reg.
DSP Report: Generating DSP mul_ln1118_211_reg_93010_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_205_reg_76010_reg is absorbed into DSP mul_ln1118_211_reg_93010_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1182/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_211_reg_93010_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U990/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_211_reg_93010_reg.
DSP Report: register mul_ln1118_211_reg_93010_reg is absorbed into DSP mul_ln1118_211_reg_93010_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1182/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_211_reg_93010_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1182/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_211_reg_93010_reg.
DSP Report: Generating DSP mul_ln1118_212_reg_93015_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_206_reg_76015_reg is absorbed into DSP mul_ln1118_212_reg_93015_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1183/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_212_reg_93015_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U991/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_212_reg_93015_reg.
DSP Report: register mul_ln1118_212_reg_93015_reg is absorbed into DSP mul_ln1118_212_reg_93015_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1183/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_212_reg_93015_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1183/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_212_reg_93015_reg.
DSP Report: Generating DSP mul_ln1118_216_reg_93035_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_210_reg_76035_reg is absorbed into DSP mul_ln1118_216_reg_93035_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1187/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_216_reg_93035_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U995/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_216_reg_93035_reg.
DSP Report: register mul_ln1118_216_reg_93035_reg is absorbed into DSP mul_ln1118_216_reg_93035_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1187/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_216_reg_93035_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1187/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_216_reg_93035_reg.
DSP Report: Generating DSP mul_ln1118_214_reg_93025_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_208_reg_76025_reg is absorbed into DSP mul_ln1118_214_reg_93025_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1185/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_214_reg_93025_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U993/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_214_reg_93025_reg.
DSP Report: register mul_ln1118_214_reg_93025_reg is absorbed into DSP mul_ln1118_214_reg_93025_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1185/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_214_reg_93025_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1185/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_214_reg_93025_reg.
DSP Report: Generating DSP mul_ln1118_215_reg_93030_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_209_reg_76030_reg is absorbed into DSP mul_ln1118_215_reg_93030_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1186/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_215_reg_93030_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U994/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_215_reg_93030_reg.
DSP Report: register mul_ln1118_215_reg_93030_reg is absorbed into DSP mul_ln1118_215_reg_93030_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1186/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_215_reg_93030_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1186/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_215_reg_93030_reg.
DSP Report: Generating DSP mul_ln1118_205_reg_92980_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_199_reg_75980_reg is absorbed into DSP mul_ln1118_205_reg_92980_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1176/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_205_reg_92980_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U984/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_205_reg_92980_reg.
DSP Report: register mul_ln1118_205_reg_92980_reg is absorbed into DSP mul_ln1118_205_reg_92980_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1176/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_205_reg_92980_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1176/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_205_reg_92980_reg.
DSP Report: Generating DSP mul_ln1118_207_reg_92990_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_201_reg_75990_reg is absorbed into DSP mul_ln1118_207_reg_92990_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1178/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_207_reg_92990_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U986/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_207_reg_92990_reg.
DSP Report: register mul_ln1118_207_reg_92990_reg is absorbed into DSP mul_ln1118_207_reg_92990_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1178/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_207_reg_92990_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1178/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_207_reg_92990_reg.
DSP Report: Generating DSP mul_ln1118_206_reg_92985_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_200_reg_75985_reg is absorbed into DSP mul_ln1118_206_reg_92985_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1177/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_206_reg_92985_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U985/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_206_reg_92985_reg.
DSP Report: register mul_ln1118_206_reg_92985_reg is absorbed into DSP mul_ln1118_206_reg_92985_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1177/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_206_reg_92985_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1177/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_206_reg_92985_reg.
DSP Report: Generating DSP mul_ln1118_210_reg_93005_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_204_reg_76005_reg is absorbed into DSP mul_ln1118_210_reg_93005_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1181/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_210_reg_93005_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U989/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_210_reg_93005_reg.
DSP Report: register mul_ln1118_210_reg_93005_reg is absorbed into DSP mul_ln1118_210_reg_93005_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1181/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_210_reg_93005_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1181/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_210_reg_93005_reg.
DSP Report: Generating DSP mul_ln1118_208_reg_92995_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_202_reg_75995_reg is absorbed into DSP mul_ln1118_208_reg_92995_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1179/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_208_reg_92995_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U987/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_208_reg_92995_reg.
DSP Report: register mul_ln1118_208_reg_92995_reg is absorbed into DSP mul_ln1118_208_reg_92995_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1179/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_208_reg_92995_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1179/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_208_reg_92995_reg.
DSP Report: Generating DSP mul_ln1118_209_reg_93000_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_203_reg_76000_reg is absorbed into DSP mul_ln1118_209_reg_93000_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1180/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_209_reg_93000_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U988/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_209_reg_93000_reg.
DSP Report: register mul_ln1118_209_reg_93000_reg is absorbed into DSP mul_ln1118_209_reg_93000_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1180/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_209_reg_93000_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1180/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_209_reg_93000_reg.
DSP Report: Generating DSP mul_ln1118_150_reg_92705_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_144_reg_75705_reg is absorbed into DSP mul_ln1118_150_reg_92705_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1121/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_150_reg_92705_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1001/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_150_reg_92705_reg.
DSP Report: register mul_ln1118_150_reg_92705_reg is absorbed into DSP mul_ln1118_150_reg_92705_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1121/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_150_reg_92705_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1121/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_150_reg_92705_reg.
DSP Report: Generating DSP mul_ln1118_148_reg_92695_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_142_reg_75695_reg is absorbed into DSP mul_ln1118_148_reg_92695_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1119/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_148_reg_92695_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U999/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_148_reg_92695_reg.
DSP Report: register mul_ln1118_148_reg_92695_reg is absorbed into DSP mul_ln1118_148_reg_92695_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1119/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_148_reg_92695_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1119/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_148_reg_92695_reg.
DSP Report: Generating DSP mul_ln1118_149_reg_92700_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_143_reg_75700_reg is absorbed into DSP mul_ln1118_149_reg_92700_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1120/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_149_reg_92700_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1000/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_149_reg_92700_reg.
DSP Report: register mul_ln1118_149_reg_92700_reg is absorbed into DSP mul_ln1118_149_reg_92700_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1120/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_149_reg_92700_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1120/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_149_reg_92700_reg.
DSP Report: Generating DSP mul_ln1118_129_reg_92600_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_123_reg_75600_reg is absorbed into DSP mul_ln1118_129_reg_92600_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1100/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_129_reg_92600_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U980/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_129_reg_92600_reg.
DSP Report: register mul_ln1118_129_reg_92600_reg is absorbed into DSP mul_ln1118_129_reg_92600_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1100/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_129_reg_92600_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1100/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_129_reg_92600_reg.
DSP Report: Generating DSP mul_ln1118_127_reg_92590_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_121_reg_75590_reg is absorbed into DSP mul_ln1118_127_reg_92590_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1098/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_127_reg_92590_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1002/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_127_reg_92590_reg.
DSP Report: register mul_ln1118_127_reg_92590_reg is absorbed into DSP mul_ln1118_127_reg_92590_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1098/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_127_reg_92590_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1098/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_127_reg_92590_reg.
DSP Report: Generating DSP mul_ln1118_128_reg_92595_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_122_reg_75595_reg is absorbed into DSP mul_ln1118_128_reg_92595_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1099/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_128_reg_92595_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U979/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_128_reg_92595_reg.
DSP Report: register mul_ln1118_128_reg_92595_reg is absorbed into DSP mul_ln1118_128_reg_92595_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1099/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_128_reg_92595_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1099/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_128_reg_92595_reg.
DSP Report: Generating DSP mul_ln1118_132_reg_92615_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_126_reg_75615_reg is absorbed into DSP mul_ln1118_132_reg_92615_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1103/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_132_reg_92615_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U983/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_132_reg_92615_reg.
DSP Report: register mul_ln1118_132_reg_92615_reg is absorbed into DSP mul_ln1118_132_reg_92615_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1103/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_132_reg_92615_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1103/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_132_reg_92615_reg.
DSP Report: Generating DSP mul_ln1118_130_reg_92605_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_124_reg_75605_reg is absorbed into DSP mul_ln1118_130_reg_92605_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1101/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_130_reg_92605_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U981/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_130_reg_92605_reg.
DSP Report: register mul_ln1118_130_reg_92605_reg is absorbed into DSP mul_ln1118_130_reg_92605_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1101/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_130_reg_92605_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1101/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_130_reg_92605_reg.
DSP Report: Generating DSP mul_ln1118_131_reg_92610_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_125_reg_75610_reg is absorbed into DSP mul_ln1118_131_reg_92610_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1102/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_131_reg_92610_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U982/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_131_reg_92610_reg.
DSP Report: register mul_ln1118_131_reg_92610_reg is absorbed into DSP mul_ln1118_131_reg_92610_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1102/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_131_reg_92610_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1102/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_131_reg_92610_reg.
DSP Report: Generating DSP mul_ln1118_133_reg_92620_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_127_reg_75620_reg is absorbed into DSP mul_ln1118_133_reg_92620_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1104/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_133_reg_92620_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U984/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_133_reg_92620_reg.
DSP Report: register mul_ln1118_133_reg_92620_reg is absorbed into DSP mul_ln1118_133_reg_92620_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1104/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_133_reg_92620_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1104/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_133_reg_92620_reg.
DSP Report: Generating DSP mul_ln1118_135_reg_92630_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_129_reg_75630_reg is absorbed into DSP mul_ln1118_135_reg_92630_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1106/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_135_reg_92630_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U986/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_135_reg_92630_reg.
DSP Report: register mul_ln1118_135_reg_92630_reg is absorbed into DSP mul_ln1118_135_reg_92630_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1106/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_135_reg_92630_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1106/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_135_reg_92630_reg.
DSP Report: Generating DSP mul_ln1118_105_reg_92480_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_99_reg_75480_reg is absorbed into DSP mul_ln1118_105_reg_92480_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1076/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_105_reg_92480_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U980/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_105_reg_92480_reg.
DSP Report: register mul_ln1118_105_reg_92480_reg is absorbed into DSP mul_ln1118_105_reg_92480_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1076/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_105_reg_92480_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1076/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_105_reg_92480_reg.
DSP Report: Generating DSP mul_ln1118_103_reg_92470_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_97_reg_75470_reg is absorbed into DSP mul_ln1118_103_reg_92470_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1074/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_103_reg_92470_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1002/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_103_reg_92470_reg.
DSP Report: register mul_ln1118_103_reg_92470_reg is absorbed into DSP mul_ln1118_103_reg_92470_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1074/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_103_reg_92470_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1074/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_103_reg_92470_reg.
DSP Report: Generating DSP mul_ln1118_104_reg_92475_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_98_reg_75475_reg is absorbed into DSP mul_ln1118_104_reg_92475_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1075/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_104_reg_92475_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U979/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_104_reg_92475_reg.
DSP Report: register mul_ln1118_104_reg_92475_reg is absorbed into DSP mul_ln1118_104_reg_92475_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1075/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_104_reg_92475_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1075/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_104_reg_92475_reg.
DSP Report: Generating DSP mul_ln1118_108_reg_92495_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_102_reg_75495_reg is absorbed into DSP mul_ln1118_108_reg_92495_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1079/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_108_reg_92495_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U983/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_108_reg_92495_reg.
DSP Report: register mul_ln1118_108_reg_92495_reg is absorbed into DSP mul_ln1118_108_reg_92495_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1079/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_108_reg_92495_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1079/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_108_reg_92495_reg.
DSP Report: Generating DSP mul_ln1118_106_reg_92485_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_100_reg_75485_reg is absorbed into DSP mul_ln1118_106_reg_92485_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1077/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_106_reg_92485_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U981/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_106_reg_92485_reg.
DSP Report: register mul_ln1118_106_reg_92485_reg is absorbed into DSP mul_ln1118_106_reg_92485_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1077/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_106_reg_92485_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1077/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_106_reg_92485_reg.
DSP Report: Generating DSP mul_ln1118_107_reg_92490_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_101_reg_75490_reg is absorbed into DSP mul_ln1118_107_reg_92490_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1078/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_107_reg_92490_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U982/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_107_reg_92490_reg.
DSP Report: register mul_ln1118_107_reg_92490_reg is absorbed into DSP mul_ln1118_107_reg_92490_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1078/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_107_reg_92490_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1078/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_107_reg_92490_reg.
DSP Report: Generating DSP mul_ln1118_109_reg_92500_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_103_reg_75500_reg is absorbed into DSP mul_ln1118_109_reg_92500_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1080/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_109_reg_92500_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U984/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_109_reg_92500_reg.
DSP Report: register mul_ln1118_109_reg_92500_reg is absorbed into DSP mul_ln1118_109_reg_92500_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1080/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_109_reg_92500_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1080/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_109_reg_92500_reg.
DSP Report: Generating DSP mul_ln1118_111_reg_92510_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_105_reg_75510_reg is absorbed into DSP mul_ln1118_111_reg_92510_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1082/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_111_reg_92510_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U986/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_111_reg_92510_reg.
DSP Report: register mul_ln1118_111_reg_92510_reg is absorbed into DSP mul_ln1118_111_reg_92510_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1082/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_111_reg_92510_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1082/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_111_reg_92510_reg.
DSP Report: Generating DSP mul_ln1118_110_reg_92505_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_104_reg_75505_reg is absorbed into DSP mul_ln1118_110_reg_92505_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1081/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_110_reg_92505_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U985/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_110_reg_92505_reg.
DSP Report: register mul_ln1118_110_reg_92505_reg is absorbed into DSP mul_ln1118_110_reg_92505_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1081/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_110_reg_92505_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1081/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_110_reg_92505_reg.
DSP Report: Generating DSP mul_ln1118_114_reg_92525_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_108_reg_75525_reg is absorbed into DSP mul_ln1118_114_reg_92525_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1085/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_114_reg_92525_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U989/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_114_reg_92525_reg.
DSP Report: register mul_ln1118_114_reg_92525_reg is absorbed into DSP mul_ln1118_114_reg_92525_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1085/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_114_reg_92525_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1085/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_114_reg_92525_reg.
DSP Report: Generating DSP mul_ln1118_112_reg_92515_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_106_reg_75515_reg is absorbed into DSP mul_ln1118_112_reg_92515_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1083/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_112_reg_92515_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U987/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_112_reg_92515_reg.
DSP Report: register mul_ln1118_112_reg_92515_reg is absorbed into DSP mul_ln1118_112_reg_92515_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1083/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_112_reg_92515_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1083/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_112_reg_92515_reg.
DSP Report: Generating DSP mul_ln1118_113_reg_92520_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_107_reg_75520_reg is absorbed into DSP mul_ln1118_113_reg_92520_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1084/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_113_reg_92520_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U988/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_113_reg_92520_reg.
DSP Report: register mul_ln1118_113_reg_92520_reg is absorbed into DSP mul_ln1118_113_reg_92520_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1084/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_113_reg_92520_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1084/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_113_reg_92520_reg.
DSP Report: Generating DSP mul_ln1118_117_reg_92540_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_111_reg_75540_reg is absorbed into DSP mul_ln1118_117_reg_92540_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1088/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_117_reg_92540_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U992/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_117_reg_92540_reg.
DSP Report: register mul_ln1118_117_reg_92540_reg is absorbed into DSP mul_ln1118_117_reg_92540_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1088/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_117_reg_92540_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1088/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_117_reg_92540_reg.
DSP Report: Generating DSP mul_ln1118_115_reg_92530_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_109_reg_75530_reg is absorbed into DSP mul_ln1118_115_reg_92530_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1086/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_115_reg_92530_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U990/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_115_reg_92530_reg.
DSP Report: register mul_ln1118_115_reg_92530_reg is absorbed into DSP mul_ln1118_115_reg_92530_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1086/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_115_reg_92530_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1086/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_115_reg_92530_reg.
DSP Report: Generating DSP mul_ln1118_116_reg_92535_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_110_reg_75535_reg is absorbed into DSP mul_ln1118_116_reg_92535_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1087/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_116_reg_92535_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U991/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_116_reg_92535_reg.
DSP Report: register mul_ln1118_116_reg_92535_reg is absorbed into DSP mul_ln1118_116_reg_92535_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1087/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_116_reg_92535_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1087/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_116_reg_92535_reg.
DSP Report: Generating DSP mul_ln1118_120_reg_92555_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_114_reg_75555_reg is absorbed into DSP mul_ln1118_120_reg_92555_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1091/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_120_reg_92555_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U995/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_120_reg_92555_reg.
DSP Report: register mul_ln1118_120_reg_92555_reg is absorbed into DSP mul_ln1118_120_reg_92555_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1091/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_120_reg_92555_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1091/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_120_reg_92555_reg.
DSP Report: Generating DSP mul_ln1118_118_reg_92545_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_112_reg_75545_reg is absorbed into DSP mul_ln1118_118_reg_92545_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1089/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_118_reg_92545_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U993/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_118_reg_92545_reg.
DSP Report: register mul_ln1118_118_reg_92545_reg is absorbed into DSP mul_ln1118_118_reg_92545_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1089/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_118_reg_92545_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1089/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_118_reg_92545_reg.
DSP Report: Generating DSP mul_ln1118_119_reg_92550_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_113_reg_75550_reg is absorbed into DSP mul_ln1118_119_reg_92550_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1090/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_119_reg_92550_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U994/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_119_reg_92550_reg.
DSP Report: register mul_ln1118_119_reg_92550_reg is absorbed into DSP mul_ln1118_119_reg_92550_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1090/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_119_reg_92550_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1090/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_119_reg_92550_reg.
DSP Report: Generating DSP mul_ln1118_126_reg_92585_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_120_reg_75585_reg is absorbed into DSP mul_ln1118_126_reg_92585_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1097/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_126_reg_92585_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1001/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_126_reg_92585_reg.
DSP Report: register mul_ln1118_126_reg_92585_reg is absorbed into DSP mul_ln1118_126_reg_92585_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1097/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_126_reg_92585_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1097/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_126_reg_92585_reg.
DSP Report: Generating DSP mul_ln1118_124_reg_92575_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_118_reg_75575_reg is absorbed into DSP mul_ln1118_124_reg_92575_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1095/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_124_reg_92575_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U999/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_124_reg_92575_reg.
DSP Report: register mul_ln1118_124_reg_92575_reg is absorbed into DSP mul_ln1118_124_reg_92575_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1095/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_124_reg_92575_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1095/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_124_reg_92575_reg.
DSP Report: Generating DSP mul_ln1118_125_reg_92580_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_119_reg_75580_reg is absorbed into DSP mul_ln1118_125_reg_92580_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1096/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_125_reg_92580_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1000/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_125_reg_92580_reg.
DSP Report: register mul_ln1118_125_reg_92580_reg is absorbed into DSP mul_ln1118_125_reg_92580_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1096/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_125_reg_92580_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1096/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_125_reg_92580_reg.
DSP Report: Generating DSP mul_ln1118_81_reg_92360_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_75_reg_75360_reg is absorbed into DSP mul_ln1118_81_reg_92360_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1052/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_81_reg_92360_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U980/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_81_reg_92360_reg.
DSP Report: register mul_ln1118_81_reg_92360_reg is absorbed into DSP mul_ln1118_81_reg_92360_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1052/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_81_reg_92360_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1052/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_81_reg_92360_reg.
DSP Report: Generating DSP mul_ln1118_79_reg_92350_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_73_reg_75350_reg is absorbed into DSP mul_ln1118_79_reg_92350_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1050/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_79_reg_92350_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1002/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_79_reg_92350_reg.
DSP Report: register mul_ln1118_79_reg_92350_reg is absorbed into DSP mul_ln1118_79_reg_92350_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1050/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_79_reg_92350_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1050/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_79_reg_92350_reg.
DSP Report: Generating DSP mul_ln1118_80_reg_92355_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_74_reg_75355_reg is absorbed into DSP mul_ln1118_80_reg_92355_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1051/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_80_reg_92355_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U979/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_80_reg_92355_reg.
DSP Report: register mul_ln1118_80_reg_92355_reg is absorbed into DSP mul_ln1118_80_reg_92355_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1051/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_80_reg_92355_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1051/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_80_reg_92355_reg.
DSP Report: Generating DSP mul_ln1118_84_reg_92375_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_78_reg_75375_reg is absorbed into DSP mul_ln1118_84_reg_92375_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1055/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_84_reg_92375_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U983/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_84_reg_92375_reg.
DSP Report: register mul_ln1118_84_reg_92375_reg is absorbed into DSP mul_ln1118_84_reg_92375_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1055/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_84_reg_92375_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1055/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_84_reg_92375_reg.
DSP Report: Generating DSP mul_ln1118_82_reg_92365_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_76_reg_75365_reg is absorbed into DSP mul_ln1118_82_reg_92365_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1053/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_82_reg_92365_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U981/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_82_reg_92365_reg.
DSP Report: register mul_ln1118_82_reg_92365_reg is absorbed into DSP mul_ln1118_82_reg_92365_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1053/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_82_reg_92365_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1053/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_82_reg_92365_reg.
DSP Report: Generating DSP mul_ln1118_83_reg_92370_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_77_reg_75370_reg is absorbed into DSP mul_ln1118_83_reg_92370_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1054/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_83_reg_92370_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U982/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_83_reg_92370_reg.
DSP Report: register mul_ln1118_83_reg_92370_reg is absorbed into DSP mul_ln1118_83_reg_92370_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1054/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_83_reg_92370_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1054/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_83_reg_92370_reg.
DSP Report: Generating DSP mul_ln1118_85_reg_92380_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_79_reg_75380_reg is absorbed into DSP mul_ln1118_85_reg_92380_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1056/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_85_reg_92380_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U984/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_85_reg_92380_reg.
DSP Report: register mul_ln1118_85_reg_92380_reg is absorbed into DSP mul_ln1118_85_reg_92380_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1056/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_85_reg_92380_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1056/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_85_reg_92380_reg.
DSP Report: Generating DSP mul_ln1118_87_reg_92390_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_81_reg_75390_reg is absorbed into DSP mul_ln1118_87_reg_92390_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1058/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_87_reg_92390_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U986/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_87_reg_92390_reg.
DSP Report: register mul_ln1118_87_reg_92390_reg is absorbed into DSP mul_ln1118_87_reg_92390_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1058/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_87_reg_92390_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1058/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_87_reg_92390_reg.
DSP Report: Generating DSP mul_ln1118_86_reg_92385_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_80_reg_75385_reg is absorbed into DSP mul_ln1118_86_reg_92385_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1057/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_86_reg_92385_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U985/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_86_reg_92385_reg.
DSP Report: register mul_ln1118_86_reg_92385_reg is absorbed into DSP mul_ln1118_86_reg_92385_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1057/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_86_reg_92385_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1057/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_86_reg_92385_reg.
DSP Report: Generating DSP mul_ln1118_90_reg_92405_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_84_reg_75405_reg is absorbed into DSP mul_ln1118_90_reg_92405_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1061/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_90_reg_92405_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U989/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_90_reg_92405_reg.
DSP Report: register mul_ln1118_90_reg_92405_reg is absorbed into DSP mul_ln1118_90_reg_92405_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1061/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_90_reg_92405_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1061/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_90_reg_92405_reg.
DSP Report: Generating DSP mul_ln1118_88_reg_92395_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_82_reg_75395_reg is absorbed into DSP mul_ln1118_88_reg_92395_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1059/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_88_reg_92395_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U987/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_88_reg_92395_reg.
DSP Report: register mul_ln1118_88_reg_92395_reg is absorbed into DSP mul_ln1118_88_reg_92395_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1059/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_88_reg_92395_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1059/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_88_reg_92395_reg.
DSP Report: Generating DSP mul_ln1118_89_reg_92400_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_83_reg_75400_reg is absorbed into DSP mul_ln1118_89_reg_92400_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1060/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_89_reg_92400_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U988/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_89_reg_92400_reg.
DSP Report: register mul_ln1118_89_reg_92400_reg is absorbed into DSP mul_ln1118_89_reg_92400_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1060/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_89_reg_92400_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1060/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_89_reg_92400_reg.
DSP Report: Generating DSP mul_ln1118_93_reg_92420_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_87_reg_75420_reg is absorbed into DSP mul_ln1118_93_reg_92420_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1064/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_93_reg_92420_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U992/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_93_reg_92420_reg.
DSP Report: register mul_ln1118_93_reg_92420_reg is absorbed into DSP mul_ln1118_93_reg_92420_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1064/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_93_reg_92420_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1064/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_93_reg_92420_reg.
DSP Report: Generating DSP mul_ln1118_91_reg_92410_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_85_reg_75410_reg is absorbed into DSP mul_ln1118_91_reg_92410_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1062/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_91_reg_92410_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U990/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_91_reg_92410_reg.
DSP Report: register mul_ln1118_91_reg_92410_reg is absorbed into DSP mul_ln1118_91_reg_92410_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1062/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_91_reg_92410_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1062/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_91_reg_92410_reg.
DSP Report: Generating DSP mul_ln1118_92_reg_92415_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_86_reg_75415_reg is absorbed into DSP mul_ln1118_92_reg_92415_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1063/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_92_reg_92415_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U991/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_92_reg_92415_reg.
DSP Report: register mul_ln1118_92_reg_92415_reg is absorbed into DSP mul_ln1118_92_reg_92415_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1063/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_92_reg_92415_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1063/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_92_reg_92415_reg.
DSP Report: Generating DSP mul_ln1118_96_reg_92435_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_90_reg_75435_reg is absorbed into DSP mul_ln1118_96_reg_92435_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1067/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_96_reg_92435_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U995/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_96_reg_92435_reg.
DSP Report: register mul_ln1118_96_reg_92435_reg is absorbed into DSP mul_ln1118_96_reg_92435_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1067/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_96_reg_92435_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1067/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_96_reg_92435_reg.
DSP Report: Generating DSP mul_ln1118_94_reg_92425_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_88_reg_75425_reg is absorbed into DSP mul_ln1118_94_reg_92425_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1065/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_94_reg_92425_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U993/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_94_reg_92425_reg.
DSP Report: register mul_ln1118_94_reg_92425_reg is absorbed into DSP mul_ln1118_94_reg_92425_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1065/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_94_reg_92425_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1065/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_94_reg_92425_reg.
DSP Report: Generating DSP mul_ln1118_95_reg_92430_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_89_reg_75430_reg is absorbed into DSP mul_ln1118_95_reg_92430_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1066/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_95_reg_92430_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U994/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_95_reg_92430_reg.
DSP Report: register mul_ln1118_95_reg_92430_reg is absorbed into DSP mul_ln1118_95_reg_92430_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1066/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_95_reg_92430_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1066/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_95_reg_92430_reg.
DSP Report: Generating DSP mul_ln1118_97_reg_92440_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_91_reg_75440_reg is absorbed into DSP mul_ln1118_97_reg_92440_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1068/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_97_reg_92440_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U996/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_97_reg_92440_reg.
DSP Report: register mul_ln1118_97_reg_92440_reg is absorbed into DSP mul_ln1118_97_reg_92440_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1068/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_97_reg_92440_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1068/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_97_reg_92440_reg.
DSP Report: Generating DSP mul_ln1118_99_reg_92450_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_93_reg_75450_reg is absorbed into DSP mul_ln1118_99_reg_92450_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1070/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_99_reg_92450_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U998/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_99_reg_92450_reg.
DSP Report: register mul_ln1118_99_reg_92450_reg is absorbed into DSP mul_ln1118_99_reg_92450_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1070/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_99_reg_92450_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1070/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_99_reg_92450_reg.
DSP Report: Generating DSP mul_ln1118_98_reg_92445_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_92_reg_75445_reg is absorbed into DSP mul_ln1118_98_reg_92445_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1069/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_98_reg_92445_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U997/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_98_reg_92445_reg.
DSP Report: register mul_ln1118_98_reg_92445_reg is absorbed into DSP mul_ln1118_98_reg_92445_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1069/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_98_reg_92445_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1069/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_98_reg_92445_reg.
DSP Report: Generating DSP mul_ln1118_102_reg_92465_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_96_reg_75465_reg is absorbed into DSP mul_ln1118_102_reg_92465_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1073/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_102_reg_92465_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1001/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_102_reg_92465_reg.
DSP Report: register mul_ln1118_102_reg_92465_reg is absorbed into DSP mul_ln1118_102_reg_92465_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1073/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_102_reg_92465_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1073/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_102_reg_92465_reg.
DSP Report: Generating DSP mul_ln1118_100_reg_92455_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_94_reg_75455_reg is absorbed into DSP mul_ln1118_100_reg_92455_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1071/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_100_reg_92455_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U999/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_100_reg_92455_reg.
DSP Report: register mul_ln1118_100_reg_92455_reg is absorbed into DSP mul_ln1118_100_reg_92455_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1071/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_100_reg_92455_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1071/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_100_reg_92455_reg.
DSP Report: Generating DSP mul_ln1118_101_reg_92460_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_95_reg_75460_reg is absorbed into DSP mul_ln1118_101_reg_92460_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1072/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_101_reg_92460_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1000/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_101_reg_92460_reg.
DSP Report: register mul_ln1118_101_reg_92460_reg is absorbed into DSP mul_ln1118_101_reg_92460_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1072/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_101_reg_92460_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1072/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_101_reg_92460_reg.
DSP Report: Generating DSP mul_ln1118_121_reg_92560_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_115_reg_75560_reg is absorbed into DSP mul_ln1118_121_reg_92560_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1092/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_121_reg_92560_reg.
DSP Report: register select_ln76_197_reg_75044_reg is absorbed into DSP mul_ln1118_121_reg_92560_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1980/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_121_reg_92560_reg.
DSP Report: register mul_ln1118_121_reg_92560_reg is absorbed into DSP mul_ln1118_121_reg_92560_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1092/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_121_reg_92560_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1092/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_121_reg_92560_reg.
DSP Report: Generating DSP mul_ln1118_123_reg_92570_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_117_reg_75570_reg is absorbed into DSP mul_ln1118_123_reg_92570_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1094/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_123_reg_92570_reg.
DSP Report: register select_ln76_219_reg_75064_reg is absorbed into DSP mul_ln1118_123_reg_92570_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1310/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_123_reg_92570_reg.
DSP Report: register mul_ln1118_123_reg_92570_reg is absorbed into DSP mul_ln1118_123_reg_92570_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1094/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_123_reg_92570_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1094/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_123_reg_92570_reg.
DSP Report: Generating DSP mul_ln1118_122_reg_92565_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_116_reg_75565_reg is absorbed into DSP mul_ln1118_122_reg_92565_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1093/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_122_reg_92565_reg.
DSP Report: register select_ln76_208_reg_75054_reg is absorbed into DSP mul_ln1118_122_reg_92565_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1309/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_122_reg_92565_reg.
DSP Report: register mul_ln1118_122_reg_92565_reg is absorbed into DSP mul_ln1118_122_reg_92565_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1093/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_122_reg_92565_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1093/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_122_reg_92565_reg.
DSP Report: Generating DSP mul_ln1118_339_reg_93650_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_333_reg_76650_reg is absorbed into DSP mul_ln1118_339_reg_93650_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1310/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_339_reg_93650_reg.
DSP Report: register select_ln76_219_reg_75064_reg is absorbed into DSP mul_ln1118_339_reg_93650_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1310/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_339_reg_93650_reg.
DSP Report: register mul_ln1118_339_reg_93650_reg is absorbed into DSP mul_ln1118_339_reg_93650_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1310/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_339_reg_93650_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1310/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_339_reg_93650_reg.
DSP Report: Generating DSP mul_ln1118_338_reg_93645_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_332_reg_76645_reg is absorbed into DSP mul_ln1118_338_reg_93645_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1309/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_338_reg_93645_reg.
DSP Report: register select_ln76_208_reg_75054_reg is absorbed into DSP mul_ln1118_338_reg_93645_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1309/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_338_reg_93645_reg.
DSP Report: register mul_ln1118_338_reg_93645_reg is absorbed into DSP mul_ln1118_338_reg_93645_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1309/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_338_reg_93645_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1309/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_338_reg_93645_reg.
DSP Report: Generating DSP mul_ln1118_385_reg_93880_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_379_reg_76880_reg is absorbed into DSP mul_ln1118_385_reg_93880_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1356/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_385_reg_93880_reg.
DSP Report: register select_ln76_197_reg_75044_reg is absorbed into DSP mul_ln1118_385_reg_93880_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1980/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_385_reg_93880_reg.
DSP Report: register mul_ln1118_385_reg_93880_reg is absorbed into DSP mul_ln1118_385_reg_93880_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1356/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_385_reg_93880_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1356/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_385_reg_93880_reg.
DSP Report: Generating DSP mul_ln1118_546_reg_94685_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_540_reg_77685_reg is absorbed into DSP mul_ln1118_546_reg_94685_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1517/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_546_reg_94685_reg.
DSP Report: register select_ln76_120_reg_74974_reg is absorbed into DSP mul_ln1118_546_reg_94685_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1517/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_546_reg_94685_reg.
DSP Report: register mul_ln1118_546_reg_94685_reg is absorbed into DSP mul_ln1118_546_reg_94685_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1517/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_546_reg_94685_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1517/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_546_reg_94685_reg.
DSP Report: Generating DSP mul_ln1118_544_reg_94675_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_538_reg_77675_reg is absorbed into DSP mul_ln1118_544_reg_94675_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1515/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_544_reg_94675_reg.
DSP Report: register select_ln76_98_reg_74954_reg is absorbed into DSP mul_ln1118_544_reg_94675_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1515/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_544_reg_94675_reg.
DSP Report: register mul_ln1118_544_reg_94675_reg is absorbed into DSP mul_ln1118_544_reg_94675_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1515/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_544_reg_94675_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1515/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_544_reg_94675_reg.
DSP Report: Generating DSP mul_ln1118_545_reg_94680_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_539_reg_77680_reg is absorbed into DSP mul_ln1118_545_reg_94680_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1516/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_545_reg_94680_reg.
DSP Report: register select_ln76_109_reg_74964_reg is absorbed into DSP mul_ln1118_545_reg_94680_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1516/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_545_reg_94680_reg.
DSP Report: register mul_ln1118_545_reg_94680_reg is absorbed into DSP mul_ln1118_545_reg_94680_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1516/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_545_reg_94680_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1516/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_545_reg_94680_reg.
DSP Report: Generating DSP mul_ln1118_745_reg_95680_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_739_reg_78680_reg is absorbed into DSP mul_ln1118_745_reg_95680_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1716/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_745_reg_95680_reg.
DSP Report: register select_ln76_197_reg_75044_reg is absorbed into DSP mul_ln1118_745_reg_95680_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1980/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_745_reg_95680_reg.
DSP Report: register mul_ln1118_745_reg_95680_reg is absorbed into DSP mul_ln1118_745_reg_95680_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1716/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_745_reg_95680_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1716/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_745_reg_95680_reg.
DSP Report: Generating DSP mul_ln1118_1009_reg_97000_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1003_reg_80000_reg is absorbed into DSP mul_ln1118_1009_reg_97000_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1980/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1009_reg_97000_reg.
DSP Report: register select_ln76_197_reg_75044_reg is absorbed into DSP mul_ln1118_1009_reg_97000_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1980/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1009_reg_97000_reg.
DSP Report: register mul_ln1118_1009_reg_97000_reg is absorbed into DSP mul_ln1118_1009_reg_97000_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U1980/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1009_reg_97000_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U1980/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1009_reg_97000_reg.
DSP Report: Generating DSP mul_ln1118_1195_reg_97930_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1189_reg_80930_reg is absorbed into DSP mul_ln1118_1195_reg_97930_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2166/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1195_reg_97930_reg.
DSP Report: register select_ln76_131_reg_74984_reg is absorbed into DSP mul_ln1118_1195_reg_97930_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2166/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1195_reg_97930_reg.
DSP Report: register mul_ln1118_1195_reg_97930_reg is absorbed into DSP mul_ln1118_1195_reg_97930_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2166/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1195_reg_97930_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2166/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1195_reg_97930_reg.
DSP Report: Generating DSP mul_ln1118_1512_reg_99515_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1506_reg_82515_reg is absorbed into DSP mul_ln1118_1512_reg_99515_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2483/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1512_reg_99515_reg.
DSP Report: register select_ln76_186_reg_75034_reg is absorbed into DSP mul_ln1118_1512_reg_99515_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2483/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1512_reg_99515_reg.
DSP Report: register mul_ln1118_1512_reg_99515_reg is absorbed into DSP mul_ln1118_1512_reg_99515_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2483/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1512_reg_99515_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2483/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1512_reg_99515_reg.
DSP Report: Generating DSP mul_ln1118_1510_reg_99505_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1504_reg_82505_reg is absorbed into DSP mul_ln1118_1510_reg_99505_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2481/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1510_reg_99505_reg.
DSP Report: register select_ln76_164_reg_75014_reg is absorbed into DSP mul_ln1118_1510_reg_99505_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2481/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1510_reg_99505_reg.
DSP Report: register mul_ln1118_1510_reg_99505_reg is absorbed into DSP mul_ln1118_1510_reg_99505_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2481/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1510_reg_99505_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2481/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1510_reg_99505_reg.
DSP Report: Generating DSP mul_ln1118_1511_reg_99510_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1505_reg_82510_reg is absorbed into DSP mul_ln1118_1511_reg_99510_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2482/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1511_reg_99510_reg.
DSP Report: register select_ln76_175_reg_75024_reg is absorbed into DSP mul_ln1118_1511_reg_99510_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2482/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1511_reg_99510_reg.
DSP Report: register mul_ln1118_1511_reg_99510_reg is absorbed into DSP mul_ln1118_1511_reg_99510_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U2482/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1511_reg_99510_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U2482/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1511_reg_99510_reg.
DSP Report: Generating DSP mul_ln1118_reg_91990_reg, operation Mode is: (A''*B'')'.
DSP Report: register phi_ln_reg_74864_reg is absorbed into DSP mul_ln1118_reg_91990_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U978/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_reg_91990_reg.
DSP Report: register trunc_ln76_reg_74869_reg is absorbed into DSP mul_ln1118_reg_91990_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U978/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_reg_91990_reg.
DSP Report: register mul_ln1118_reg_91990_reg is absorbed into DSP mul_ln1118_reg_91990_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U978/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_reg_91990_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U978/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_reg_91990_reg.
INFO: [Synth 8-5544] ROM "data31" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
DSP Report: Generating DSP mul_ln1118_reg_1757_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1543_reg_1699_reg is absorbed into DSP mul_ln1118_reg_1757_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U9/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_reg_1757_reg.
DSP Report: register trunc_ln160_1_reg_1704_reg is absorbed into DSP mul_ln1118_reg_1757_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U9/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_reg_1757_reg.
DSP Report: register mul_ln1118_reg_1757_reg is absorbed into DSP mul_ln1118_reg_1757_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U9/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_reg_1757_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U9/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_reg_1757_reg.
DSP Report: Generating DSP mul_ln1118_1543_reg_1762_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1543_reg_1699_reg is absorbed into DSP mul_ln1118_1543_reg_1762_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U9/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1543_reg_1762_reg.
DSP Report: register tmp_1544_reg_1709_reg is absorbed into DSP mul_ln1118_1543_reg_1762_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U10/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1543_reg_1762_reg.
DSP Report: register mul_ln1118_1543_reg_1762_reg is absorbed into DSP mul_ln1118_1543_reg_1762_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U10/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1543_reg_1762_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U10/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1543_reg_1762_reg.
DSP Report: Generating DSP mul_ln1118_1544_reg_1767_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1543_reg_1699_reg is absorbed into DSP mul_ln1118_1544_reg_1767_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U9/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1544_reg_1767_reg.
DSP Report: register tmp_1545_reg_1714_reg is absorbed into DSP mul_ln1118_1544_reg_1767_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U11/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1544_reg_1767_reg.
DSP Report: register mul_ln1118_1544_reg_1767_reg is absorbed into DSP mul_ln1118_1544_reg_1767_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U11/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1544_reg_1767_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U11/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1544_reg_1767_reg.
DSP Report: Generating DSP mul_ln1118_1545_reg_1772_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1543_reg_1699_reg is absorbed into DSP mul_ln1118_1545_reg_1772_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U9/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1545_reg_1772_reg.
DSP Report: register tmp_1546_reg_1719_reg is absorbed into DSP mul_ln1118_1545_reg_1772_reg.
DSP Report: register myproject_mul_mul_16s_10s_26_3_1_U12/myproject_mul_mul_16s_10s_26_3_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_ln1118_1545_reg_1772_reg.
DSP Report: register mul_ln1118_1545_reg_1772_reg is absorbed into DSP mul_ln1118_1545_reg_1772_reg.
DSP Report: register myproject_mul_mul_16s_10s_26_3_1_U12/myproject_mul_mul_16s_10s_26_3_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_ln1118_1545_reg_1772_reg.
DSP Report: operator myproject_mul_mul_16s_10s_26_3_1_U12/myproject_mul_mul_16s_10s_26_3_1_DSP48_1_U/p_reg0 is absorbed into DSP mul_ln1118_1545_reg_1772_reg.
INFO: [Synth 8-3886] merging instance 'conv_1d_cl_array_array_ap_fixed_16u_config2_U0/w2_V_U/conv_1d_cl_array_array_ap_fixed_16u_config2_s_w2_V_rom_U/q0_reg[41]' (FDE) to 'conv_1d_cl_array_array_ap_fixed_16u_config2_U0/w2_V_U/conv_1d_cl_array_array_ap_fixed_16u_config2_s_w2_V_rom_U/q0_reg[42]'
INFO: [Synth 8-3886] merging instance 'conv_1d_cl_array_array_ap_fixed_16u_config2_U0/w2_V_U/conv_1d_cl_array_array_ap_fixed_16u_config2_s_w2_V_rom_U/q0_reg[42]' (FDE) to 'conv_1d_cl_array_array_ap_fixed_16u_config2_U0/w2_V_U/conv_1d_cl_array_array_ap_fixed_16u_config2_s_w2_V_rom_U/q0_reg[43]'
INFO: [Synth 8-3886] merging instance 'conv_1d_cl_array_array_ap_fixed_16u_config2_U0/w2_V_U/conv_1d_cl_array_array_ap_fixed_16u_config2_s_w2_V_rom_U/q0_reg[43]' (FDE) to 'conv_1d_cl_array_array_ap_fixed_16u_config2_U0/w2_V_U/conv_1d_cl_array_array_ap_fixed_16u_config2_s_w2_V_rom_U/q0_reg[44]'
INFO: [Synth 8-3886] merging instance 'conv_1d_cl_array_array_ap_fixed_16u_config2_U0/w2_V_U/conv_1d_cl_array_array_ap_fixed_16u_config2_s_w2_V_rom_U/q0_reg[44]' (FDE) to 'conv_1d_cl_array_array_ap_fixed_16u_config2_U0/w2_V_U/conv_1d_cl_array_array_ap_fixed_16u_config2_s_w2_V_rom_U/q0_reg[45]'
INFO: [Synth 8-3886] merging instance 'conv_1d_cl_array_array_ap_fixed_16u_config2_U0/w2_V_U/conv_1d_cl_array_array_ap_fixed_16u_config2_s_w2_V_rom_U/q0_reg[45]' (FDE) to 'conv_1d_cl_array_array_ap_fixed_16u_config2_U0/w2_V_U/conv_1d_cl_array_array_ap_fixed_16u_config2_s_w2_V_rom_U/q0_reg[46]'
INFO: [Synth 8-3886] merging instance 'conv_1d_cl_array_array_ap_fixed_16u_config2_U0/w2_V_U/conv_1d_cl_array_array_ap_fixed_16u_config2_s_w2_V_rom_U/q0_reg[46]' (FDE) to 'conv_1d_cl_array_array_ap_fixed_16u_config2_U0/w2_V_U/conv_1d_cl_array_array_ap_fixed_16u_config2_s_w2_V_rom_U/q0_reg[47]'
INFO: [Synth 8-3886] merging instance 'conv_1d_cl_array_array_ap_fixed_16u_config2_U0/w2_V_U/conv_1d_cl_array_array_ap_fixed_16u_config2_s_w2_V_rom_U/q0_reg[25]' (FDE) to 'conv_1d_cl_array_array_ap_fixed_16u_config2_U0/w2_V_U/conv_1d_cl_array_array_ap_fixed_16u_config2_s_w2_V_rom_U/q0_reg[26]'
INFO: [Synth 8-3886] merging instance 'conv_1d_cl_array_array_ap_fixed_16u_config2_U0/w2_V_U/conv_1d_cl_array_array_ap_fixed_16u_config2_s_w2_V_rom_U/q0_reg[26]' (FDE) to 'conv_1d_cl_array_array_ap_fixed_16u_config2_U0/w2_V_U/conv_1d_cl_array_array_ap_fixed_16u_config2_s_w2_V_rom_U/q0_reg[27]'
INFO: [Synth 8-3886] merging instance 'conv_1d_cl_array_array_ap_fixed_16u_config2_U0/w2_V_U/conv_1d_cl_array_array_ap_fixed_16u_config2_s_w2_V_rom_U/q0_reg[27]' (FDE) to 'conv_1d_cl_array_array_ap_fixed_16u_config2_U0/w2_V_U/conv_1d_cl_array_array_ap_fixed_16u_config2_s_w2_V_rom_U/q0_reg[28]'
INFO: [Synth 8-3886] merging instance 'conv_1d_cl_array_array_ap_fixed_16u_config2_U0/w2_V_U/conv_1d_cl_array_array_ap_fixed_16u_config2_s_w2_V_rom_U/q0_reg[28]' (FDE) to 'conv_1d_cl_array_array_ap_fixed_16u_config2_U0/w2_V_U/conv_1d_cl_array_array_ap_fixed_16u_config2_s_w2_V_rom_U/q0_reg[29]'
INFO: [Synth 8-3886] merging instance 'conv_1d_cl_array_array_ap_fixed_16u_config2_U0/w2_V_U/conv_1d_cl_array_array_ap_fixed_16u_config2_s_w2_V_rom_U/q0_reg[29]' (FDE) to 'conv_1d_cl_array_array_ap_fixed_16u_config2_U0/w2_V_U/conv_1d_cl_array_array_ap_fixed_16u_config2_s_w2_V_rom_U/q0_reg[30]'
INFO: [Synth 8-3886] merging instance 'conv_1d_cl_array_array_ap_fixed_16u_config2_U0/w2_V_U/conv_1d_cl_array_array_ap_fixed_16u_config2_s_w2_V_rom_U/q0_reg[30]' (FDE) to 'conv_1d_cl_array_array_ap_fixed_16u_config2_U0/w2_V_U/conv_1d_cl_array_array_ap_fixed_16u_config2_s_w2_V_rom_U/q0_reg[31]'
INFO: [Synth 8-3886] merging instance 'conv_1d_cl_array_array_ap_fixed_16u_config2_U0/w2_V_U/conv_1d_cl_array_array_ap_fixed_16u_config2_s_w2_V_rom_U/q0_reg[9]' (FDE) to 'conv_1d_cl_array_array_ap_fixed_16u_config2_U0/w2_V_U/conv_1d_cl_array_array_ap_fixed_16u_config2_s_w2_V_rom_U/q0_reg[10]'
INFO: [Synth 8-3886] merging instance 'conv_1d_cl_array_array_ap_fixed_16u_config2_U0/w2_V_U/conv_1d_cl_array_array_ap_fixed_16u_config2_s_w2_V_rom_U/q0_reg[10]' (FDE) to 'conv_1d_cl_array_array_ap_fixed_16u_config2_U0/w2_V_U/conv_1d_cl_array_array_ap_fixed_16u_config2_s_w2_V_rom_U/q0_reg[11]'
INFO: [Synth 8-3886] merging instance 'conv_1d_cl_array_array_ap_fixed_16u_config2_U0/w2_V_U/conv_1d_cl_array_array_ap_fixed_16u_config2_s_w2_V_rom_U/q0_reg[11]' (FDE) to 'conv_1d_cl_array_array_ap_fixed_16u_config2_U0/w2_V_U/conv_1d_cl_array_array_ap_fixed_16u_config2_s_w2_V_rom_U/q0_reg[12]'
INFO: [Synth 8-3886] merging instance 'conv_1d_cl_array_array_ap_fixed_16u_config2_U0/w2_V_U/conv_1d_cl_array_array_ap_fixed_16u_config2_s_w2_V_rom_U/q0_reg[12]' (FDE) to 'conv_1d_cl_array_array_ap_fixed_16u_config2_U0/w2_V_U/conv_1d_cl_array_array_ap_fixed_16u_config2_s_w2_V_rom_U/q0_reg[13]'
INFO: [Synth 8-3886] merging instance 'conv_1d_cl_array_array_ap_fixed_16u_config2_U0/w2_V_U/conv_1d_cl_array_array_ap_fixed_16u_config2_s_w2_V_rom_U/q0_reg[13]' (FDE) to 'conv_1d_cl_array_array_ap_fixed_16u_config2_U0/w2_V_U/conv_1d_cl_array_array_ap_fixed_16u_config2_s_w2_V_rom_U/q0_reg[14]'
INFO: [Synth 8-3886] merging instance 'conv_1d_cl_array_array_ap_fixed_16u_config2_U0/w2_V_U/conv_1d_cl_array_array_ap_fixed_16u_config2_s_w2_V_rom_U/q0_reg[14]' (FDE) to 'conv_1d_cl_array_array_ap_fixed_16u_config2_U0/w2_V_U/conv_1d_cl_array_array_ap_fixed_16u_config2_s_w2_V_rom_U/q0_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pooling1d_cl_array_array_ap_fixed_16u_config4_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (relu_array_array_ap_fixed_16u_relu_config3_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv_1d_cl_array_array_ap_fixed_16u_config2_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\relu_array_array_ap_fixed_32u_relu_config6_U0/ap_done_reg_reg )
WARNING: [Synth 8-3917] design myproject__GCB2 has port const_size_in_1[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port const_size_in_1[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port const_size_in_1[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port const_size_in_1[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port const_size_in_1[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port const_size_in_1[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port const_size_in_1[9] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port const_size_in_1[8] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port const_size_in_1[7] driven by constant 1
WARNING: [Synth 8-3917] design myproject__GCB2 has port const_size_in_1[6] driven by constant 1
WARNING: [Synth 8-3917] design myproject__GCB2 has port const_size_in_1[5] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port const_size_in_1[4] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port const_size_in_1[3] driven by constant 1
WARNING: [Synth 8-3917] design myproject__GCB2 has port const_size_in_1[2] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port const_size_in_1[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port const_size_in_1[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port const_size_out_1[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port const_size_out_1[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port const_size_out_1[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port const_size_out_1[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port const_size_out_1[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port const_size_out_1[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port const_size_out_1[9] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port const_size_out_1[8] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port const_size_out_1[7] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port const_size_out_1[6] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port const_size_out_1[5] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port const_size_out_1[4] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port const_size_out_1[3] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port const_size_out_1[2] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port const_size_out_1[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port const_size_out_1[0] driven by constant 1
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pooling1d_cl_array_array_ap_fixed_32u_config7_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Block_proc_U0/ap_CS_fsm_reg[0] )
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
DSP Report: Generating DSP mul_ln1118_1_reg_4100_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1_reg_3950_reg is absorbed into DSP mul_ln1118_1_reg_4100_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U3294/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_1_reg_4100_reg.
DSP Report: register phi_ln76_1_reg_3945_reg is absorbed into DSP mul_ln1118_1_reg_4100_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U3294/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_1_reg_4100_reg.
DSP Report: register mul_ln1118_1_reg_4100_reg is absorbed into DSP mul_ln1118_1_reg_4100_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U3294/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_1_reg_4100_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U3294/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_1_reg_4100_reg.
DSP Report: Generating DSP mul_ln1118_reg_4095_reg, operation Mode is: (A''*B'')'.
DSP Report: register phi_ln_reg_3935_reg is absorbed into DSP mul_ln1118_reg_4095_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U3293/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_reg_4095_reg.
DSP Report: register trunc_ln76_reg_3940_reg is absorbed into DSP mul_ln1118_reg_4095_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U3293/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_reg_4095_reg.
DSP Report: register mul_ln1118_reg_4095_reg is absorbed into DSP mul_ln1118_reg_4095_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U3293/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_reg_4095_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U3293/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_reg_4095_reg.
DSP Report: Generating DSP mul_ln1118_3_reg_4110_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_3_reg_3970_reg is absorbed into DSP mul_ln1118_3_reg_4110_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U3296/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_3_reg_4110_reg.
DSP Report: register phi_ln76_3_reg_3965_reg is absorbed into DSP mul_ln1118_3_reg_4110_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U3296/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_3_reg_4110_reg.
DSP Report: register mul_ln1118_3_reg_4110_reg is absorbed into DSP mul_ln1118_3_reg_4110_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U3296/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_3_reg_4110_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U3296/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_3_reg_4110_reg.
DSP Report: Generating DSP mul_ln1118_2_reg_4105_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_2_reg_3960_reg is absorbed into DSP mul_ln1118_2_reg_4105_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U3295/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_2_reg_4105_reg.
DSP Report: register phi_ln76_2_reg_3955_reg is absorbed into DSP mul_ln1118_2_reg_4105_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U3295/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_2_reg_4105_reg.
DSP Report: register mul_ln1118_2_reg_4105_reg is absorbed into DSP mul_ln1118_2_reg_4105_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U3295/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_2_reg_4105_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U3295/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_2_reg_4105_reg.
DSP Report: Generating DSP mul_ln1118_5_reg_4120_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_5_reg_3990_reg is absorbed into DSP mul_ln1118_5_reg_4120_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U3298/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_5_reg_4120_reg.
DSP Report: register phi_ln76_5_reg_3985_reg is absorbed into DSP mul_ln1118_5_reg_4120_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U3298/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_5_reg_4120_reg.
DSP Report: register mul_ln1118_5_reg_4120_reg is absorbed into DSP mul_ln1118_5_reg_4120_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U3298/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_5_reg_4120_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U3298/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_5_reg_4120_reg.
DSP Report: Generating DSP mul_ln1118_4_reg_4115_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_4_reg_3980_reg is absorbed into DSP mul_ln1118_4_reg_4115_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U3297/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_4_reg_4115_reg.
DSP Report: register phi_ln76_4_reg_3975_reg is absorbed into DSP mul_ln1118_4_reg_4115_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U3297/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_4_reg_4115_reg.
DSP Report: register mul_ln1118_4_reg_4115_reg is absorbed into DSP mul_ln1118_4_reg_4115_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U3297/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_4_reg_4115_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U3297/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_4_reg_4115_reg.
DSP Report: Generating DSP mul_ln1118_7_reg_4130_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_7_reg_4010_reg is absorbed into DSP mul_ln1118_7_reg_4130_reg.
DSP Report: register myproject_mul_mul_16s_10s_26_3_1_U3300/myproject_mul_mul_16s_10s_26_3_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_ln1118_7_reg_4130_reg.
DSP Report: register phi_ln76_7_reg_4005_reg is absorbed into DSP mul_ln1118_7_reg_4130_reg.
DSP Report: register myproject_mul_mul_16s_10s_26_3_1_U3300/myproject_mul_mul_16s_10s_26_3_1_DSP48_1_U/a_reg_reg is absorbed into DSP mul_ln1118_7_reg_4130_reg.
DSP Report: register mul_ln1118_7_reg_4130_reg is absorbed into DSP mul_ln1118_7_reg_4130_reg.
DSP Report: register myproject_mul_mul_16s_10s_26_3_1_U3300/myproject_mul_mul_16s_10s_26_3_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_ln1118_7_reg_4130_reg.
DSP Report: operator myproject_mul_mul_16s_10s_26_3_1_U3300/myproject_mul_mul_16s_10s_26_3_1_DSP48_1_U/p_reg0 is absorbed into DSP mul_ln1118_7_reg_4130_reg.
DSP Report: Generating DSP mul_ln1118_6_reg_4125_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_6_reg_4000_reg is absorbed into DSP mul_ln1118_6_reg_4125_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U3299/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_ln1118_6_reg_4125_reg.
DSP Report: register phi_ln76_6_reg_3995_reg is absorbed into DSP mul_ln1118_6_reg_4125_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U3299/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_ln1118_6_reg_4125_reg.
DSP Report: register mul_ln1118_6_reg_4125_reg is absorbed into DSP mul_ln1118_6_reg_4125_reg.
DSP Report: register myproject_mul_mul_16s_16s_26_3_1_U3299/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_ln1118_6_reg_4125_reg.
DSP Report: operator myproject_mul_mul_16s_16s_26_3_1_U3299/myproject_mul_mul_16s_16s_26_3_1_DSP48_0_U/p_reg0 is absorbed into DSP mul_ln1118_6_reg_4125_reg.
INFO: [Synth 8-3886] merging instance 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_fu_1073/w12_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V_rom_U/q0_reg[98]' (FDE) to 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_fu_1073/w12_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V_rom_U/q0_reg[85]'
INFO: [Synth 8-3886] merging instance 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_fu_1073/w12_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V_rom_U/q0_reg[99]' (FDE) to 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_fu_1073/w12_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V_rom_U/q0_reg[115]'
INFO: [Synth 8-3886] merging instance 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_fu_1073/w12_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V_rom_U/q0_reg[101]' (FDE) to 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_fu_1073/w12_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V_rom_U/q0_reg[103]'
INFO: [Synth 8-3886] merging instance 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_fu_1073/w12_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V_rom_U/q0_reg[104]' (FDE) to 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_fu_1073/w12_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V_rom_U/q0_reg[38]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_fu_1073 /\w12_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V_rom_U/q0_reg[105] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_fu_1073 /\w12_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V_rom_U/q0_reg[106] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_fu_1073 /\w12_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V_rom_U/q0_reg[107] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_fu_1073 /\w12_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V_rom_U/q0_reg[108] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_fu_1073 /\w12_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V_rom_U/q0_reg[109] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_fu_1073 /\w12_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V_rom_U/q0_reg[110] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_fu_1073 /\w12_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V_rom_U/q0_reg[111] )
INFO: [Synth 8-3886] merging instance 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_fu_1073/w12_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V_rom_U/q0_reg[112]' (FDE) to 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_fu_1073/w12_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V_rom_U/q0_reg[23]'
INFO: [Synth 8-3886] merging instance 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_fu_1073/w12_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V_rom_U/q0_reg[113]' (FDE) to 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_fu_1073/w12_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V_rom_U/q0_reg[54]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_fu_1073 /\w12_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V_rom_U/q0_reg[72] )
INFO: [Synth 8-3886] merging instance 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_fu_1073/w12_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V_rom_U/q0_reg[73]' (FDE) to 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_fu_1073/w12_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V_rom_U/q0_reg[74]'
INFO: [Synth 8-3886] merging instance 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_fu_1073/w12_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V_rom_U/q0_reg[74]' (FDE) to 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_fu_1073/w12_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V_rom_U/q0_reg[75]'
INFO: [Synth 8-3886] merging instance 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_fu_1073/w12_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V_rom_U/q0_reg[75]' (FDE) to 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_fu_1073/w12_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V_rom_U/q0_reg[76]'
INFO: [Synth 8-3886] merging instance 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_fu_1073/w12_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V_rom_U/q0_reg[76]' (FDE) to 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_fu_1073/w12_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V_rom_U/q0_reg[77]'
INFO: [Synth 8-3886] merging instance 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_fu_1073/w12_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V_rom_U/q0_reg[77]' (FDE) to 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_fu_1073/w12_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V_rom_U/q0_reg[78]'
INFO: [Synth 8-3886] merging instance 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_fu_1073/w12_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V_rom_U/q0_reg[78]' (FDE) to 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_fu_1073/w12_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V_rom_U/q0_reg[79]'
INFO: [Synth 8-3886] merging instance 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_fu_1073/w12_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V_rom_U/q0_reg[83]' (FDE) to 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_fu_1073/w12_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V_rom_U/q0_reg[19]'
INFO: [Synth 8-3886] merging instance 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_fu_1073/w12_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V_rom_U/q0_reg[89]' (FDE) to 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_fu_1073/w12_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V_rom_U/q0_reg[90]'
INFO: [Synth 8-3886] merging instance 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_fu_1073/w12_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V_rom_U/q0_reg[90]' (FDE) to 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_fu_1073/w12_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V_rom_U/q0_reg[91]'
INFO: [Synth 8-3886] merging instance 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_fu_1073/w12_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V_rom_U/q0_reg[91]' (FDE) to 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_fu_1073/w12_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V_rom_U/q0_reg[92]'
INFO: [Synth 8-3886] merging instance 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_fu_1073/w12_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V_rom_U/q0_reg[92]' (FDE) to 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_fu_1073/w12_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V_rom_U/q0_reg[93]'
INFO: [Synth 8-3886] merging instance 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_fu_1073/w12_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V_rom_U/q0_reg[93]' (FDE) to 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_fu_1073/w12_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V_rom_U/q0_reg[94]'
INFO: [Synth 8-3886] merging instance 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_fu_1073/w12_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V_rom_U/q0_reg[94]' (FDE) to 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_fu_1073/w12_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V_rom_U/q0_reg[95]'
INFO: [Synth 8-3886] merging instance 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_fu_1073/w12_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V_rom_U/q0_reg[95]' (FDE) to 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_fu_1073/w12_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V_rom_U/q0_reg[52]'
INFO: [Synth 8-3886] merging instance 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_fu_1073/w12_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V_rom_U/q0_reg[34]' (FDE) to 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_fu_1073/w12_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V_rom_U/q0_reg[39]'
INFO: [Synth 8-3886] merging instance 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_fu_1073/w12_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V_rom_U/q0_reg[35]' (FDE) to 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_fu_1073/w12_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V_rom_U/q0_reg[24]'
INFO: [Synth 8-3886] merging instance 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_fu_1073/w12_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V_rom_U/q0_reg[41]' (FDE) to 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_fu_1073/w12_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V_rom_U/q0_reg[42]'
INFO: [Synth 8-3886] merging instance 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_fu_1073/w12_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V_rom_U/q0_reg[42]' (FDE) to 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_fu_1073/w12_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V_rom_U/q0_reg[43]'
INFO: [Synth 8-3886] merging instance 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_fu_1073/w12_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V_rom_U/q0_reg[43]' (FDE) to 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_fu_1073/w12_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V_rom_U/q0_reg[44]'
INFO: [Synth 8-3886] merging instance 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_fu_1073/w12_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V_rom_U/q0_reg[44]' (FDE) to 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_fu_1073/w12_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V_rom_U/q0_reg[45]'
INFO: [Synth 8-3886] merging instance 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_fu_1073/w12_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V_rom_U/q0_reg[45]' (FDE) to 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_fu_1073/w12_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V_rom_U/q0_reg[46]'
INFO: [Synth 8-3886] merging instance 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_fu_1073/w12_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V_rom_U/q0_reg[46]' (FDE) to 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_fu_1073/w12_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V_rom_U/q0_reg[47]'
INFO: [Synth 8-3886] merging instance 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_fu_1073/w12_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V_rom_U/q0_reg[50]' (FDE) to 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_fu_1073/w12_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V_rom_U/q0_reg[53]'
INFO: [Synth 8-3886] merging instance 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_fu_1073/w12_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V_rom_U/q0_reg[54]' (FDE) to 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_fu_1073/w12_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V_rom_U/q0_reg[4]'
INFO: [Synth 8-3886] merging instance 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_fu_1073/w12_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V_rom_U/q0_reg[57]' (FDE) to 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_fu_1073/w12_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V_rom_U/q0_reg[58]'
INFO: [Synth 8-3886] merging instance 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_fu_1073/w12_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V_rom_U/q0_reg[58]' (FDE) to 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_fu_1073/w12_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V_rom_U/q0_reg[59]'
INFO: [Synth 8-3886] merging instance 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_fu_1073/w12_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V_rom_U/q0_reg[59]' (FDE) to 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_fu_1073/w12_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V_rom_U/q0_reg[60]'
INFO: [Synth 8-3886] merging instance 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_fu_1073/w12_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V_rom_U/q0_reg[60]' (FDE) to 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_fu_1073/w12_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V_rom_U/q0_reg[61]'
INFO: [Synth 8-3886] merging instance 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_fu_1073/w12_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V_rom_U/q0_reg[61]' (FDE) to 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_fu_1073/w12_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V_rom_U/q0_reg[62]'
INFO: [Synth 8-3886] merging instance 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_fu_1073/w12_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V_rom_U/q0_reg[62]' (FDE) to 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_fu_1073/w12_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V_rom_U/q0_reg[63]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_fu_1073 /\w12_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V_rom_U/q0_reg[8] )
INFO: [Synth 8-3886] merging instance 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_fu_1073/w12_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V_rom_U/q0_reg[9]' (FDE) to 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_fu_1073/w12_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V_rom_U/q0_reg[10]'
INFO: [Synth 8-3886] merging instance 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_fu_1073/w12_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V_rom_U/q0_reg[10]' (FDE) to 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_fu_1073/w12_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V_rom_U/q0_reg[11]'
INFO: [Synth 8-3886] merging instance 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_fu_1073/w12_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V_rom_U/q0_reg[11]' (FDE) to 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_fu_1073/w12_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V_rom_U/q0_reg[12]'
INFO: [Synth 8-3886] merging instance 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_fu_1073/w12_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V_rom_U/q0_reg[12]' (FDE) to 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_fu_1073/w12_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V_rom_U/q0_reg[13]'
INFO: [Synth 8-3886] merging instance 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_fu_1073/w12_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V_rom_U/q0_reg[13]' (FDE) to 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_fu_1073/w12_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V_rom_U/q0_reg[14]'
INFO: [Synth 8-3886] merging instance 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_fu_1073/w12_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V_rom_U/q0_reg[14]' (FDE) to 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_fu_1073/w12_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V_rom_U/q0_reg[15]'
INFO: [Synth 8-3886] merging instance 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_fu_1073/w12_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V_rom_U/q0_reg[25]' (FDE) to 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_fu_1073/w12_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V_rom_U/q0_reg[26]'
INFO: [Synth 8-3886] merging instance 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_fu_1073/w12_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V_rom_U/q0_reg[26]' (FDE) to 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_fu_1073/w12_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V_rom_U/q0_reg[27]'
INFO: [Synth 8-3886] merging instance 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_fu_1073/w12_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V_rom_U/q0_reg[27]' (FDE) to 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_fu_1073/w12_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V_rom_U/q0_reg[28]'
INFO: [Synth 8-3886] merging instance 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_fu_1073/w12_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V_rom_U/q0_reg[28]' (FDE) to 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_fu_1073/w12_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V_rom_U/q0_reg[29]'
INFO: [Synth 8-3886] merging instance 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_fu_1073/w12_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V_rom_U/q0_reg[29]' (FDE) to 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_fu_1073/w12_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V_rom_U/q0_reg[30]'
INFO: [Synth 8-3886] merging instance 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_fu_1073/w12_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V_rom_U/q0_reg[30]' (FDE) to 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_fu_1073/w12_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V_rom_U/q0_reg[31]'
INFO: [Synth 8-3886] merging instance 'sigmoid_array_array_ap_fixed_1u_sigmoid_config13_U0/sext_ln850_reg_253_reg[11]' (FDE) to 'sigmoid_array_array_ap_fixed_1u_sigmoid_config13_U0/sext_ln850_reg_253_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_array_array_ap_fixed_1u_sigmoid_config13_U0/regslice_both_res_V_data_V_U/ibuf_inst/ireg_reg[10]' (FDRE) to 'sigmoid_array_array_ap_fixed_1u_sigmoid_config13_U0/regslice_both_res_V_data_V_U/ibuf_inst/ireg_reg[15]'
INFO: [Synth 8-3886] merging instance 'sigmoid_array_array_ap_fixed_1u_sigmoid_config13_U0/regslice_both_res_V_data_V_U/ibuf_inst/ireg_reg[11]' (FDRE) to 'sigmoid_array_array_ap_fixed_1u_sigmoid_config13_U0/regslice_both_res_V_data_V_U/ibuf_inst/ireg_reg[15]'
INFO: [Synth 8-3886] merging instance 'sigmoid_array_array_ap_fixed_1u_sigmoid_config13_U0/regslice_both_res_V_data_V_U/ibuf_inst/ireg_reg[12]' (FDRE) to 'sigmoid_array_array_ap_fixed_1u_sigmoid_config13_U0/regslice_both_res_V_data_V_U/ibuf_inst/ireg_reg[15]'
INFO: [Synth 8-3886] merging instance 'sigmoid_array_array_ap_fixed_1u_sigmoid_config13_U0/regslice_both_res_V_data_V_U/ibuf_inst/ireg_reg[13]' (FDRE) to 'sigmoid_array_array_ap_fixed_1u_sigmoid_config13_U0/regslice_both_res_V_data_V_U/ibuf_inst/ireg_reg[15]'
INFO: [Synth 8-3886] merging instance 'sigmoid_array_array_ap_fixed_1u_sigmoid_config13_U0/regslice_both_res_V_data_V_U/ibuf_inst/ireg_reg[14]' (FDRE) to 'sigmoid_array_array_ap_fixed_1u_sigmoid_config13_U0/regslice_both_res_V_data_V_U/ibuf_inst/ireg_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sigmoid_array_array_ap_fixed_1u_sigmoid_config13_U0/regslice_both_res_V_data_V_U/ibuf_inst/ireg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\sigmoid_array_array_ap_fixed_1u_sigmoid_config13_U0/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\global_pooling1d_cl_array_array_ap_fixed_64u_config10_U0/ap_done_reg_reg )
INFO: [Synth 8-3886] merging instance 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_fu_1073/w12_V_U/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V_rom_U/q0_reg[81]' (FDE) to 'dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_fu_1073/w_index_reg_3921_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (relu_array_array_ap_fixed_64u_relu_config9_U0/ap_done_reg_reg)
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:06:29 ; elapsed = 00:13:33 . Memory (MB): peak = 3575.449 ; gain = 2542.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+-----------------------------------------------------------------+------------+---------------+----------------+
|Module Name                                                      | RTL Object | Depth x Width | Implemented As | 
+-----------------------------------------------------------------+------------+---------------+----------------+
|conv_1d_cl_array_array_ap_fixed_16u_config2_s_outidx_rom         | p_0_out    | 16x2          | LUT            | 
|conv_1d_cl_array_array_ap_fixed_16u_config2_s_w2_V_rom           | p_0_out    | 16x58         | LUT            | 
|pooling1d_cl_array_array_ap_fixed_16u_config4_s_pool_tablbkb_rom | p_0_out    | 128x1         | LUT            | 
|pooling1d_cl_array_array_ap_fixed_32u_config7_s_pool_tablcud_rom | p_0_out    | 32x1          | LUT            | 
|dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_w12_V_rom  | p_0_out    | 8x122         | LUT            | 
+-----------------------------------------------------------------+------------+---------------+----------------+


Block RAM: Preliminary Mapping	Report (see note below)
+-----------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                    | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|conv_1d_cl_array_array_ap_fixed_16u_config2_U0 | data_window_0_V_V_fifo_U/mem_reg | 99 x 16(READ_FIRST)    | W |   | 99 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|conv_1d_cl_array_array_ap_fixed_16u_config2_U0 | data_window_1_V_V_fifo_U/mem_reg | 99 x 16(READ_FIRST)    | W |   | 99 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|conv_1d_cl_array_array_ap_fixed_16u_config2_U0 | data_window_2_V_V_fifo_U/mem_reg | 99 x 16(READ_FIRST)    | W |   | 99 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_0_V_U                        | mem_reg                          | 99 x 16(READ_FIRST)    | W |   | 99 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_1_V_U                        | mem_reg                          | 99 x 16(READ_FIRST)    | W |   | 99 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_2_V_U                        | mem_reg                          | 99 x 16(READ_FIRST)    | W |   | 99 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_3_V_U                        | mem_reg                          | 99 x 16(READ_FIRST)    | W |   | 99 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_4_V_U                        | mem_reg                          | 99 x 16(READ_FIRST)    | W |   | 99 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_5_V_U                        | mem_reg                          | 99 x 16(READ_FIRST)    | W |   | 99 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_6_V_U                        | mem_reg                          | 99 x 16(READ_FIRST)    | W |   | 99 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_7_V_U                        | mem_reg                          | 99 x 16(READ_FIRST)    | W |   | 99 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_8_V_U                        | mem_reg                          | 99 x 16(READ_FIRST)    | W |   | 99 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_9_V_U                        | mem_reg                          | 99 x 16(READ_FIRST)    | W |   | 99 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_10_V_U                       | mem_reg                          | 99 x 16(READ_FIRST)    | W |   | 99 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_11_V_U                       | mem_reg                          | 99 x 16(READ_FIRST)    | W |   | 99 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_12_V_U                       | mem_reg                          | 99 x 16(READ_FIRST)    | W |   | 99 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_13_V_U                       | mem_reg                          | 99 x 16(READ_FIRST)    | W |   | 99 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_14_V_U                       | mem_reg                          | 99 x 16(READ_FIRST)    | W |   | 99 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_15_V_U                       | mem_reg                          | 99 x 16(READ_FIRST)    | W |   | 99 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer3_out_V_data_0_V_U                        | mem_reg                          | 99 x 16(READ_FIRST)    | W |   | 99 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer3_out_V_data_1_V_U                        | mem_reg                          | 99 x 16(READ_FIRST)    | W |   | 99 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer3_out_V_data_2_V_U                        | mem_reg                          | 99 x 16(READ_FIRST)    | W |   | 99 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer3_out_V_data_3_V_U                        | mem_reg                          | 99 x 16(READ_FIRST)    | W |   | 99 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer3_out_V_data_4_V_U                        | mem_reg                          | 99 x 16(READ_FIRST)    | W |   | 99 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer3_out_V_data_5_V_U                        | mem_reg                          | 99 x 16(READ_FIRST)    | W |   | 99 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer3_out_V_data_6_V_U                        | mem_reg                          | 99 x 16(READ_FIRST)    | W |   | 99 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer3_out_V_data_7_V_U                        | mem_reg                          | 99 x 16(READ_FIRST)    | W |   | 99 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer3_out_V_data_8_V_U                        | mem_reg                          | 99 x 16(READ_FIRST)    | W |   | 99 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer3_out_V_data_9_V_U                        | mem_reg                          | 99 x 16(READ_FIRST)    | W |   | 99 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer3_out_V_data_10_V_U                       | mem_reg                          | 99 x 16(READ_FIRST)    | W |   | 99 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer3_out_V_data_11_V_U                       | mem_reg                          | 99 x 16(READ_FIRST)    | W |   | 99 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer3_out_V_data_12_V_U                       | mem_reg                          | 99 x 16(READ_FIRST)    | W |   | 99 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer3_out_V_data_13_V_U                       | mem_reg                          | 99 x 16(READ_FIRST)    | W |   | 99 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer3_out_V_data_14_V_U                       | mem_reg                          | 99 x 16(READ_FIRST)    | W |   | 99 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer3_out_V_data_15_V_U                       | mem_reg                          | 99 x 16(READ_FIRST)    | W |   | 99 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+-----------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping	Report (see note below)
+------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                           | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject                                             | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB0   | (A''*B'')'  | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB0   | (A''*B'')'  | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB0   | (A''*B'')'  | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB0   | (A''*B'')'  | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A''*B2)'   | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A''*B2)'   | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_10s_26_3_1_DSP48_1              | (A''*B2)'   | 16     | 10     | -      | -      | 26     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A''*B2)'   | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB0   | (A''*B'')'  | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB0   | (A''*B'')'  | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB0   | (A''*B'')'  | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB0   | (A''*B'')'  | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB0   | (A''*B'')'  | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB0   | (A''*B'')'  | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB0   | (A''*B'')'  | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB0   | (A''*B'')'  | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB0   | (A''*B'')'  | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB0   | (A''*B'')'  | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB0   | (A''*B'')'  | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB0   | (A''*B'')'  | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB0   | (A''*B'')'  | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB0   | (A''*B'')'  | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB0   | (A''*B'')'  | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB0   | (A''*B'')'  | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB0   | (A''*B'')'  | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB0   | (A''*B'')'  | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB0   | (A''*B'')'  | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB0   | (A''*B'')'  | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB0   | (A''*B'')'  | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB0   | (A''*B'')'  | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB0   | (A''*B'')'  | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB0   | (A''*B'')'  | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB0   | (A''*B'')'  | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB0   | (A''*B'')'  | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB0   | (A''*B'')'  | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB0   | (A''*B'')'  | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB0   | (A''*B'')'  | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB0   | (A''*B'')'  | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB0   | (A''*B'')'  | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB0   | (A''*B'')'  | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A''*B2)'   | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A''*B2)'   | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A''*B2)'   | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A''*B2)'   | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A''*B2)'   | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A''*B2)'   | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A''*B2)'   | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A''*B2)'   | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB0   | (A''*B'')'  | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB0   | (A''*B'')'  | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB0   | (A''*B'')'  | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB0   | (A''*B'')'  | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB0   | (A''*B'')'  | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB0   | (A''*B'')'  | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB0   | (A''*B'')'  | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB0   | (A''*B'')'  | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A''*B2)'   | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A''*B2)'   | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A''*B2)'   | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A''*B2)'   | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A''*B2)'   | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A''*B2)'   | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A''*B2)'   | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB0   | (A''*B'')'  | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB0   | (A''*B'')'  | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB0   | (A''*B'')'  | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB0   | (A''*B'')'  | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB0   | (A''*B'')'  | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB0   | (A''*B'')'  | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB0   | (A''*B'')'  | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB0   | (A''*B'')'  | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A''*B2)'   | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB0   | (A''*B'')'  | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB0   | (A''*B'')'  | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB0   | (A''*B'')'  | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB0   | (A''*B'')'  | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB0   | (A''*B'')'  | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB0   | (A''*B'')'  | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB0   | (A''*B'')'  | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB0   | (A''*B'')'  | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB0   | (A''*B'')'  | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB0   | (A''*B'')'  | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB0   | (A''*B'')'  | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB0   | (A''*B'')'  | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB0   | (A''*B'')'  | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB0   | (A''*B'')'  | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB0   | (A''*B'')'  | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB0   | (A''*B'')'  | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB0   | (A''*B'')'  | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB0   | (A''*B'')'  | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB0   | (A''*B'')'  | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB0   | (A''*B'')'  | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB0   | (A''*B'')'  | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB0   | (A''*B'')'  | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB0   | (A''*B'')'  | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB0   | (A''*B'')'  | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB0   | (A''*B'')'  | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB0   | (A''*B'')'  | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB0   | (A''*B'')'  | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB0   | (A''*B'')'  | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB0   | (A''*B'')'  | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB0   | (A''*B'')'  | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB0   | (A''*B'')'  | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB0   | (A''*B'')'  | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB0   | (A''*B'')'  | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB0   | (A''*B'')'  | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB0   | (A''*B'')'  | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB0   | (A''*B'')'  | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB0   | (A''*B'')'  | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB0   | (A''*B'')'  | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB0   | (A''*B'')'  | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB0   | (A''*B'')'  | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB0   | (A''*B'')'  | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB0   | (A''*B'')'  | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB0   | (A''*B'')'  | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB0   | (A''*B'')'  | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB0   | (A''*B'')'  | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB0   | (A''*B'')'  | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB0   | (A''*B'')'  | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB0   | (A''*B'')'  | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB0   | (A''*B'')'  | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB0   | (A''*B'')'  | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB0   | (A''*B'')'  | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB0   | (A''*B'')'  | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB0   | (A''*B'')'  | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB0   | (A''*B'')'  | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB0   | (A''*B'')'  | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB0   | (A''*B'')'  | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB0   | (A''*B'')'  | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB0   | (A''*B'')'  | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB0   | (A''*B'')'  | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB0   | (A''*B'')'  | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB0   | (A''*B'')'  | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB0   | (A''*B'')'  | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB0   | (A''*B'')'  | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A''*B2)'   | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A''*B2)'   | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A''*B2)'   | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A''*B2)'   | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A''*B2)'   | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A''*B2)'   | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A''*B2)'   | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A''*B2)'   | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A''*B2)'   | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A''*B2)'   | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A''*B2)'   | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A''*B2)'   | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A''*B2)'   | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A''*B2)'   | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A''*B2)'   | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A''*B2)'   | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A''*B2)'   | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A''*B2)'   | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A''*B2)'   | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A''*B2)'   | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A''*B2)'   | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A''*B2)'   | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A''*B2)'   | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A''*B2)'   | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A''*B2)'   | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A''*B2)'   | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A''*B2)'   | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A''*B2)'   | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A''*B2)'   | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A''*B2)'   | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A''*B2)'   | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A''*B2)'   | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A''*B2)'   | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A''*B2)'   | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A''*B2)'   | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A''*B2)'   | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A''*B2)'   | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A''*B2)'   | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A''*B2)'   | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A''*B2)'   | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A''*B2)'   | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A''*B2)'   | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A''*B2)'   | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A''*B2)'   | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A''*B2)'   | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A''*B2)'   | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A''*B2)'   | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A''*B2)'   | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A''*B2)'   | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A''*B2)'   | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A''*B2)'   | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A''*B2)'   | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A''*B2)'   | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A''*B2)'   | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A''*B2)'   | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A''*B2)'   | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A''*B2)'   | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A''*B2)'   | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A''*B2)'   | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A''*B2)'   | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A''*B2)'   | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A''*B2)'   | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A''*B2)'   | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A''*B2)'   | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A''*B2)'   | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A''*B2)'   | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A''*B2)'   | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A''*B2)'   | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A''*B2)'   | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A''*B2)'   | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A''*B2)'   | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A''*B2)'   | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A''*B2)'   | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A''*B2)'   | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A''*B2)'   | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A''*B2)'   | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A''*B2)'   | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A''*B2)'   | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A''*B2)'   | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A''*B2)'   | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A''*B2)'   | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A''*B2)'   | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A''*B2)'   | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A''*B2)'   | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A''*B2)'   | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A''*B2)'   | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A''*B2)'   | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A''*B2)'   | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A''*B2)'   | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A''*B2)'   | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A''*B2)'   | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A''*B2)'   | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A''*B2)'   | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A''*B2)'   | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A''*B2)'   | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A''*B2)'   | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A''*B2)'   | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A''*B2)'   | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A''*B2)'   | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A''*B2)'   | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A''*B2)'   | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A''*B2)'   | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A''*B2)'   | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A''*B2)'   | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A''*B2)'   | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A''*B2)'   | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A''*B2)'   | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A''*B2)'   | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A''*B2)'   | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A''*B2)'   | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A''*B2)'   | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A''*B2)'   | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A''*B2)'   | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A''*B2)'   | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A''*B2)'   | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A''*B2)'   | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A''*B2)'   | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A''*B2)'   | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A''*B2)'   | 16     | 16     | -      | -      | 32     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_32u_config5_s__GCB2   | (A''*B'')'  | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB0   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB3   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB5   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB5   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB5   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB5   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB5   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB5   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB5   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB5   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB5   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB5   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB5   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB5   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB5   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB5   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB5   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB5   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB5   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB5   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB5   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB5   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB5   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB6   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB6   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB6   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB6   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB6   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB6   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB6   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB6   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB6   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB6   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB6   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB6   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB6   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB6   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB6   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB6   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB6   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB6   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB6   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB6   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB7   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB8   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB8   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB8   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB8   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB8   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB8   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB8   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB8   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB8   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB8   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB8   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB8   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB8   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB8   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB8   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB8   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB8   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB8   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB8   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB8   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB8   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB8   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB8   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB8   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB8   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB8   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB8   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB8   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB8   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB8   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB8   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB8   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB8   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB8   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB8   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB8   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB8   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB8   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB8   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB8   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB8   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB8   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB8   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB8   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB8   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB8   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB8   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB8   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB8   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB8   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB8   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB8   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB8   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB8   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB8   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB8   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB8   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB8   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB8   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB8   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB8   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB8   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB8   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB8   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB8   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB8   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB8   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_16s_26_3_1_DSP48_0              | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|myproject_mul_mul_16s_8s_24_3_1_DSP48_2               | (A2*B2)'    | 16     | 8      | -      | -      | 24     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB9   | (A2*B'')'   | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB10  | (A''*B'')'  | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB10  | (A''*B'')'  | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB10  | (A''*B'')'  | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB10  | (A''*B'')'  | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB10  | (A''*B'')'  | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB10  | (A''*B'')'  | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB10  | (A''*B'')'  | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB10  | (A''*B'')'  | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB10  | (A''*B'')'  | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB10  | (A''*B'')'  | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB10  | (A''*B'')'  | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB10  | (A''*B'')'  | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB10  | (A''*B'')'  | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB10  | (A''*B'')'  | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB10  | (A''*B'')'  | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_64u_config8_s__GCB10  | (A''*B'')'  | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_16u_config2_s         | (A''*B'')'  | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_16u_config2_s         | (A''*B'')'  | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_16u_config2_s         | (A''*B'')'  | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv_1d_cl_array_array_ap_fixed_16u_config2_s         | (A''*B'')'  | 16     | 10     | -      | -      | 26     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s | (A''*B'')'  | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s | (A''*B'')'  | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s | (A''*B'')'  | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s | (A''*B'')'  | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s | (A''*B'')'  | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s | (A''*B'')'  | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s | (A''*B'')'  | 16     | 10     | -      | -      | 26     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s | (A''*B'')'  | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
+------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:06:48 ; elapsed = 00:14:26 . Memory (MB): peak = 3575.449 ; gain = 2542.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:07:05 ; elapsed = 00:15:04 . Memory (MB): peak = 3575.449 ; gain = 2542.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+-----------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                    | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|conv_1d_cl_array_array_ap_fixed_16u_config2_U0 | data_window_0_V_V_fifo_U/mem_reg | 99 x 16(READ_FIRST)    | W |   | 99 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|conv_1d_cl_array_array_ap_fixed_16u_config2_U0 | data_window_1_V_V_fifo_U/mem_reg | 99 x 16(READ_FIRST)    | W |   | 99 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|conv_1d_cl_array_array_ap_fixed_16u_config2_U0 | data_window_2_V_V_fifo_U/mem_reg | 99 x 16(READ_FIRST)    | W |   | 99 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_0_V_U                        | mem_reg                          | 99 x 16(READ_FIRST)    | W |   | 99 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_1_V_U                        | mem_reg                          | 99 x 16(READ_FIRST)    | W |   | 99 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_2_V_U                        | mem_reg                          | 99 x 16(READ_FIRST)    | W |   | 99 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_3_V_U                        | mem_reg                          | 99 x 16(READ_FIRST)    | W |   | 99 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_4_V_U                        | mem_reg                          | 99 x 16(READ_FIRST)    | W |   | 99 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_5_V_U                        | mem_reg                          | 99 x 16(READ_FIRST)    | W |   | 99 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_6_V_U                        | mem_reg                          | 99 x 16(READ_FIRST)    | W |   | 99 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_7_V_U                        | mem_reg                          | 99 x 16(READ_FIRST)    | W |   | 99 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_8_V_U                        | mem_reg                          | 99 x 16(READ_FIRST)    | W |   | 99 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_9_V_U                        | mem_reg                          | 99 x 16(READ_FIRST)    | W |   | 99 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_10_V_U                       | mem_reg                          | 99 x 16(READ_FIRST)    | W |   | 99 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_11_V_U                       | mem_reg                          | 99 x 16(READ_FIRST)    | W |   | 99 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_12_V_U                       | mem_reg                          | 99 x 16(READ_FIRST)    | W |   | 99 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_13_V_U                       | mem_reg                          | 99 x 16(READ_FIRST)    | W |   | 99 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_14_V_U                       | mem_reg                          | 99 x 16(READ_FIRST)    | W |   | 99 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer2_out_V_data_15_V_U                       | mem_reg                          | 99 x 16(READ_FIRST)    | W |   | 99 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer3_out_V_data_0_V_U                        | mem_reg                          | 99 x 16(READ_FIRST)    | W |   | 99 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer3_out_V_data_1_V_U                        | mem_reg                          | 99 x 16(READ_FIRST)    | W |   | 99 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer3_out_V_data_2_V_U                        | mem_reg                          | 99 x 16(READ_FIRST)    | W |   | 99 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer3_out_V_data_3_V_U                        | mem_reg                          | 99 x 16(READ_FIRST)    | W |   | 99 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer3_out_V_data_4_V_U                        | mem_reg                          | 99 x 16(READ_FIRST)    | W |   | 99 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer3_out_V_data_5_V_U                        | mem_reg                          | 99 x 16(READ_FIRST)    | W |   | 99 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer3_out_V_data_6_V_U                        | mem_reg                          | 99 x 16(READ_FIRST)    | W |   | 99 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer3_out_V_data_7_V_U                        | mem_reg                          | 99 x 16(READ_FIRST)    | W |   | 99 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer3_out_V_data_8_V_U                        | mem_reg                          | 99 x 16(READ_FIRST)    | W |   | 99 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer3_out_V_data_9_V_U                        | mem_reg                          | 99 x 16(READ_FIRST)    | W |   | 99 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer3_out_V_data_10_V_U                       | mem_reg                          | 99 x 16(READ_FIRST)    | W |   | 99 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer3_out_V_data_11_V_U                       | mem_reg                          | 99 x 16(READ_FIRST)    | W |   | 99 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer3_out_V_data_12_V_U                       | mem_reg                          | 99 x 16(READ_FIRST)    | W |   | 99 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer3_out_V_data_13_V_U                       | mem_reg                          | 99 x 16(READ_FIRST)    | W |   | 99 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer3_out_V_data_14_V_U                       | mem_reg                          | 99 x 16(READ_FIRST)    | W |   | 99 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|layer3_out_V_data_15_V_U                       | mem_reg                          | 99 x 16(READ_FIRST)    | W |   | 99 x 16(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+-----------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance i_1_0/conv_1d_cl_array_array_ap_fixed_16u_config2_U0/data_window_0_V_V_fifo_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1_0/conv_1d_cl_array_array_ap_fixed_16u_config2_U0/data_window_1_V_V_fifo_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1_0/conv_1d_cl_array_array_ap_fixed_16u_config2_U0/data_window_2_V_V_fifo_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1_0/layer2_out_V_data_0_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1_0/layer2_out_V_data_1_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1_0/layer2_out_V_data_2_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1_0/layer2_out_V_data_3_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1_0/layer2_out_V_data_4_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1_0/layer2_out_V_data_5_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1_0/layer2_out_V_data_6_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1_0/layer2_out_V_data_7_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1_0/layer2_out_V_data_8_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1_0/layer2_out_V_data_9_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1_0/layer2_out_V_data_10_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1_0/layer2_out_V_data_11_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1_0/layer2_out_V_data_12_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1_0/layer2_out_V_data_13_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1_0/layer2_out_V_data_14_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1_0/layer2_out_V_data_15_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1_0/layer3_out_V_data_0_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1_0/layer3_out_V_data_1_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1_0/layer3_out_V_data_2_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1_0/layer3_out_V_data_3_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1_0/layer3_out_V_data_4_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1_0/layer3_out_V_data_5_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1_0/layer3_out_V_data_6_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1_0/layer3_out_V_data_7_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1_0/layer3_out_V_data_8_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1_0/layer3_out_V_data_9_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1_0/layer3_out_V_data_10_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1_0/layer3_out_V_data_11_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1_0/layer3_out_V_data_12_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1_0/layer3_out_V_data_13_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1_0/layer3_out_V_data_14_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1_0/layer3_out_V_data_15_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_3/sigmoid_array_array_ap_fixed_1u_sigmoid_config13_U0/sigmoid_table10_U/sigmoid_array_array_ap_fixed_1u_sigmoid_config13_s_sigmoidEe_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:08:06 ; elapsed = 00:17:22 . Memory (MB): peak = 3575.449 ; gain = 2542.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance conv_1d_cl_array_array_ap_fixed_16u_config2_U0/data_window_0_V_V_fifo_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance conv_1d_cl_array_array_ap_fixed_16u_config2_U0/data_window_1_V_V_fifo_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance conv_1d_cl_array_array_ap_fixed_16u_config2_U0/data_window_2_V_V_fifo_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer2_out_V_data_0_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer2_out_V_data_1_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer2_out_V_data_2_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer2_out_V_data_3_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer2_out_V_data_4_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer2_out_V_data_5_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer2_out_V_data_6_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer2_out_V_data_7_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer2_out_V_data_8_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer2_out_V_data_9_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer2_out_V_data_10_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer2_out_V_data_11_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer2_out_V_data_12_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer2_out_V_data_13_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer2_out_V_data_14_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer2_out_V_data_15_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer3_out_V_data_0_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer3_out_V_data_1_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer3_out_V_data_2_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer3_out_V_data_3_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer3_out_V_data_4_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer3_out_V_data_5_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer3_out_V_data_6_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer3_out_V_data_7_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer3_out_V_data_8_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer3_out_V_data_9_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer3_out_V_data_10_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer3_out_V_data_11_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer3_out_V_data_12_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer3_out_V_data_13_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer3_out_V_data_14_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer3_out_V_data_15_V_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sigmoid_array_array_ap_fixed_1u_sigmoid_config13_U0/sigmoid_table10_U/sigmoid_array_array_ap_fixed_1u_sigmoid_config13_s_sigmoidEe_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:08:42 ; elapsed = 00:18:48 . Memory (MB): peak = 3575.449 ; gain = 2542.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:08:43 ; elapsed = 00:18:49 . Memory (MB): peak = 3575.449 ; gain = 2542.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:09:07 ; elapsed = 00:19:44 . Memory (MB): peak = 3575.449 ; gain = 2542.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:09:07 ; elapsed = 00:19:45 . Memory (MB): peak = 3575.449 ; gain = 2542.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:09:22 ; elapsed = 00:20:27 . Memory (MB): peak = 3575.449 ; gain = 2542.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:09:23 ; elapsed = 00:20:28 . Memory (MB): peak = 3575.449 ; gain = 2542.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                                                                                       | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|myproject   | conv_1d_cl_array_array_ap_fixed_32u_config5_U0/icmp_ln64_reg_82120_pp0_iter6_reg_reg[0]                                                                        | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|myproject   | conv_1d_cl_array_array_ap_fixed_64u_config8_U0/icmp_ln64_reg_74860_pp0_iter7_reg_reg[0]                                                                        | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|myproject   | conv_1d_cl_array_array_ap_fixed_16u_config2_U0/out_index_reg_1692_pp0_iter4_reg_reg[1]                                                                         | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|myproject   | conv_1d_cl_array_array_ap_fixed_16u_config2_U0/icmp_ln151_reg_1688_pp0_iter4_reg_reg[0]                                                                        | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|myproject   | dense_array_array_ap_fixed_16_6_5_3_0_1u_config12_U0/grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s_fu_1073/icmp_ln64_reg_3931_pp0_iter6_reg_reg[0] | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|myproject   | conv_1d_cl_array_array_ap_fixed_32u_config5_U0/ap_enable_reg_pp0_iter6_reg                                                                                     | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|myproject   | conv_1d_cl_array_array_ap_fixed_64u_config8_U0/ap_enable_reg_pp0_iter7_reg                                                                                     | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+-----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name        | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | SRL_SIG_reg[48] | 16     | 16         | 0      | 32      | 16     | 0      | 0      | 
|dsrl__1     | SRL_SIG_reg[22] | 16     | 16         | 0      | 16      | 0      | 0      | 0      | 
|dsrl__2     | SRL_SIG_reg[10] | 16     | 16         | 16     | 0       | 0      | 0      | 0      | 
|dsrl__3     | SRL_SIG_reg[2]  | 16     | 16         | 16     | 0       | 0      | 0      | 0      | 
|dsrl__4     | SRL_SIG_reg[48] | 16     | 16         | 0      | 32      | 16     | 0      | 0      | 
|dsrl__5     | SRL_SIG_reg[22] | 16     | 16         | 0      | 16      | 0      | 0      | 0      | 
|dsrl__6     | SRL_SIG_reg[10] | 16     | 16         | 16     | 0       | 0      | 0      | 0      | 
|dsrl__7     | SRL_SIG_reg[2]  | 16     | 16         | 16     | 0       | 0      | 0      | 0      | 
+------------+-----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |  4701|
|3     |DSP48E1  |  1804|
|5     |LUT1     |   404|
|6     |LUT2     | 11096|
|7     |LUT3     | 16788|
|8     |LUT4     | 34599|
|9     |LUT5     |  6001|
|10    |LUT6     |  9357|
|11    |MUXF7    |  2048|
|12    |RAMB18E1 |    36|
|14    |SRL16E   |  8200|
|15    |SRLC32E  |  3840|
|16    |FDRE     | 68302|
|17    |FDSE     |  4203|
|18    |IBUF     |    21|
|19    |OBUF     |    55|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:09:23 ; elapsed = 00:20:28 . Memory (MB): peak = 3575.449 ; gain = 2542.688
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 32 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:06:33 ; elapsed = 00:16:31 . Memory (MB): peak = 3575.449 ; gain = 1141.160
Synthesis Optimization Complete : Time (s): cpu = 00:09:23 ; elapsed = 00:20:31 . Memory (MB): peak = 3575.449 ; gain = 2542.688
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 3575.449 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8589 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.119 . Memory (MB): peak = 3575.449 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
586 Infos, 133 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:10:26 ; elapsed = 00:22:59 . Memory (MB): peak = 3575.449 ; gain = 2542.688
INFO: [Common 17-1381] The checkpoint 'C:/Users/steph/Desktop/HLS4ML_NeutDetector/tools/xilinx/Neutrino12/Neutrino12.runs/synth_1/myproject.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:36 ; elapsed = 00:01:01 . Memory (MB): peak = 3575.449 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file myproject_utilization_synth.rpt -pb myproject_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Feb 23 12:19:29 2023...
