Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Wed May  1 18:07:05 2024
| Host         : tardis running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_control_sets -verbose -file uart_top_control_sets_placed.rpt
| Design       : uart_top
| Device       : xc7z020
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    14 |
|    Minimum number of control sets                        |    14 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    18 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    14 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     5 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            2 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |            1616 |          423 |
| Yes          | No                    | No                     |             505 |          143 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1091 |          264 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------+----------------------------------------------+------------------------------------------------+------------------+----------------+--------------+
|   Clock Signal  |                 Enable Signal                |                Set/Reset Signal                | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------+----------------------------------------------+------------------------------------------------+------------------+----------------+--------------+
|  iClk_IBUF_BUFG | UART_RX_INST/rRx1_i_1_n_0                    |                                                |                1 |              1 |         1.00 |
|  iClk_IBUF_BUFG |                                              |                                                |                2 |              2 |         1.00 |
|  iClk_IBUF_BUFG | UART_RX_INST/E[0]                            | iRst_IBUF                                      |                2 |              7 |         3.50 |
|  iClk_IBUF_BUFG | UART_TX_INST/FSM_sequential_rFSM_reg[1]      | UART_TX_INST/FSM_sequential_rFSM_reg[0]_rep__2 |                2 |              7 |         3.50 |
|  iClk_IBUF_BUFG | UART_RX_INST/rRxData_Current[7]_i_1_n_0      | iRst_IBUF                                      |                2 |              8 |         4.00 |
|  iClk_IBUF_BUFG | UART_RX_INST/FSM_sequential_rFSM_reg[2]_0[0] | iRst_IBUF                                      |                4 |              8 |         2.00 |
|  iClk_IBUF_BUFG | UART_TX_INST/FSM_sequential_rFSM_reg[1]      | UART_TX_INST/FSM_sequential_rFSM_reg[2]        |                7 |              8 |         1.14 |
|  iClk_IBUF_BUFG | UART_TX_INST/wTxData_Next                    | iRst_IBUF                                      |                2 |              8 |         4.00 |
|  iClk_IBUF_BUFG | rTxByte                                      | iRst_IBUF                                      |                3 |              8 |         2.67 |
|  iClk_IBUF_BUFG | UART_RX_INST/rCnt_Current[12]_i_1_n_0        | iRst_IBUF                                      |                5 |             13 |         2.60 |
|  iClk_IBUF_BUFG | UART_TX_INST/FSM_sequential_rFSM_reg[1]      |                                                |              142 |            504 |         3.55 |
|  iClk_IBUF_BUFG | UART_RX_INST/FSM_sequential_rFSM_reg[2][0]   | iRst_IBUF                                      |              151 |            512 |         3.39 |
|  iClk_IBUF_BUFG | UART_RX_INST/rCnt_reg[6][0]                  | iRst_IBUF                                      |               86 |            512 |         5.95 |
|  iClk_IBUF_BUFG |                                              | iRst_IBUF                                      |              423 |           1616 |         3.82 |
+-----------------+----------------------------------------------+------------------------------------------------+------------------+----------------+--------------+


