Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Reading design: main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "main.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "main"
Output Format                      : NGC
Target Device                      : xc6slx9-3-tqg144

---- Source Options
Top Module Name                    : main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "D:\ForME\0_Code\GitHub\hardware-design\Ora_Food_Cat\T_FLIPFLOP.vhd" into library work
Parsing entity <T_FLIPFLOP>.
Parsing architecture <Behavioral> of entity <t_flipflop>.
Parsing VHDL file "D:\ForME\0_Code\GitHub\hardware-design\Ora_Food_Cat\Encoder_4_2.vhd" into library work
Parsing entity <Encoder_4_2>.
Parsing architecture <Behavioral> of entity <encoder_4_2>.
Parsing VHDL file "D:\ForME\0_Code\GitHub\hardware-design\Ora_Food_Cat\D_FLIPFLOP.vhd" into library work
Parsing entity <D_FLIPFLOP>.
Parsing architecture <Behavioral> of entity <d_flipflop>.
Parsing VHDL file "D:\ForME\0_Code\GitHub\hardware-design\Ora_Food_Cat\DIV20M_80K.vhd" into library work
Parsing entity <DIV20M_80K>.
Parsing architecture <Behavioral> of entity <div20m_80k>.
Parsing VHDL file "D:\ForME\0_Code\GitHub\hardware-design\Ora_Food_Cat\DIV20M_1K.vhd" into library work
Parsing entity <DIV20M_1K>.
Parsing architecture <Behavioral> of entity <div20m_1k>.
Parsing VHDL file "D:\ForME\0_Code\GitHub\hardware-design\Ora_Food_Cat\DIV20M_160K.vhd" into library work
Parsing entity <DIV20M_160K>.
Parsing architecture <Behavioral> of entity <div20m_160k>.
Parsing VHDL file "D:\ForME\0_Code\GitHub\hardware-design\Ora_Food_Cat\Decoder_2_4.vhd" into library work
Parsing entity <Decoder_2_4>.
Parsing architecture <Behavioral> of entity <decoder_2_4>.
Parsing VHDL file "D:\ForME\0_Code\GitHub\hardware-design\Ora_Food_Cat\Counter_0_9.vhd" into library work
Parsing entity <Counter_0_9>.
Parsing architecture <Behavioral> of entity <counter_0_9>.
Parsing VHDL file "D:\ForME\0_Code\GitHub\hardware-design\Ora_Food_Cat\Counter_0_7.vhd" into library work
Parsing entity <Counter_0_7>.
Parsing architecture <Behavioral> of entity <counter_0_7>.
Parsing VHDL file "D:\ForME\0_Code\GitHub\hardware-design\Ora_Food_Cat\Counter_0_20.vhd" into library work
Parsing entity <Counter_0_20>.
Parsing architecture <Behavioral> of entity <counter_0_20>.
Parsing VHDL file "D:\ForME\0_Code\GitHub\hardware-design\Ora_Food_Cat\Counter_0_15.vhd" into library work
Parsing entity <Counter_0_15>.
Parsing architecture <Behavioral> of entity <counter_0_15>.
Parsing VHDL file "D:\ForME\0_Code\GitHub\hardware-design\Ora_Food_Cat\Counter_0_10.vhd" into library work
Parsing entity <Counter_0_10>.
Parsing architecture <Behavioral> of entity <counter_0_10>.
Parsing VHDL file "D:\ForME\0_Code\GitHub\hardware-design\Ora_Food_Cat\UART_Transmitter.vhd" into library work
Parsing entity <UART_Transmitter>.
Parsing architecture <Behavioral> of entity <uart_transmitter>.
Parsing VHDL file "D:\ForME\0_Code\GitHub\hardware-design\Ora_Food_Cat\UART_Receiver.vhd" into library work
Parsing entity <UART_Receiver>.
Parsing architecture <Behavioral> of entity <uart_receiver>.
Parsing VHDL file "D:\ForME\0_Code\GitHub\hardware-design\Ora_Food_Cat\Servo_Controller.vhd" into library work
Parsing entity <Servo_Controller>.
Parsing architecture <Behavioral> of entity <servo_controller>.
Parsing VHDL file "D:\ForME\0_Code\GitHub\hardware-design\Ora_Food_Cat\Input_Controller.vhd" into library work
Parsing entity <Input_Controller>.
Parsing architecture <Behavioral> of entity <input_controller>.
Parsing VHDL file "D:\ForME\0_Code\GitHub\hardware-design\Ora_Food_Cat\Command_Handler.vhd" into library work
Parsing entity <Command_Handler>.
Parsing architecture <Behavioral> of entity <command_handler>.
Parsing VHDL file "D:\ForME\0_Code\GitHub\hardware-design\Ora_Food_Cat\Button_Input.vhd" into library work
Parsing entity <Button_Input>.
Parsing architecture <Behavioral> of entity <button_input>.
Parsing VHDL file "D:\ForME\0_Code\GitHub\hardware-design\Ora_Food_Cat\main.vhd" into library work
Parsing entity <main>.
Parsing architecture <Behavioral> of entity <main>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <main> (architecture <Behavioral>) from library <work>.

Elaborating entity <UART_Receiver> (architecture <Behavioral>) from library <work>.

Elaborating entity <T_FLIPFLOP> (architecture <Behavioral>) from library <work>.

Elaborating entity <DIV20M_160K> (architecture <Behavioral>) from library <work>.

Elaborating entity <Counter_0_7> (architecture <Behavioral>) from library <work>.

Elaborating entity <Counter_0_15> (architecture <Behavioral>) from library <work>.

Elaborating entity <Button_Input> (architecture <Behavioral>) from library <work>.

Elaborating entity <Encoder_4_2> (architecture <Behavioral>) from library <work>.

Elaborating entity <DIV20M_1K> (architecture <Behavioral>) from library <work>.

Elaborating entity <Counter_0_20> (architecture <Behavioral>) from library <work>.

Elaborating entity <Input_Controller> (architecture <Behavioral>) from library <work>.

Elaborating entity <Command_Handler> (architecture <Behavioral>) from library <work>.

Elaborating entity <UART_Transmitter> (architecture <Behavioral>) from library <work>.

Elaborating entity <DIV20M_80K> (architecture <Behavioral>) from library <work>.

Elaborating entity <D_FLIPFLOP> (architecture <Behavioral>) from library <work>.

Elaborating entity <Counter_0_10> (architecture <Behavioral>) from library <work>.

Elaborating entity <Counter_0_9> (architecture <Behavioral>) from library <work>.

Elaborating entity <Servo_Controller> (architecture <Behavioral>) from library <work>.

Elaborating entity <Decoder_2_4> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <main>.
    Related source file is "D:\ForME\0_Code\GitHub\hardware-design\Ora_Food_Cat\main.vhd".
INFO:Xst:3210 - "D:\ForME\0_Code\GitHub\hardware-design\Ora_Food_Cat\main.vhd" line 121: Output port <LOG> of the instance <UR> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ForME\0_Code\GitHub\hardware-design\Ora_Food_Cat\main.vhd" line 122: Output port <LOG> of the instance <BN> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ForME\0_Code\GitHub\hardware-design\Ora_Food_Cat\main.vhd" line 125: Output port <SOUT> of the instance <UT> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ForME\0_Code\GitHub\hardware-design\Ora_Food_Cat\main.vhd" line 125: Output port <LOG> of the instance <UT> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <main> synthesized.

Synthesizing Unit <UART_Receiver>.
    Related source file is "D:\ForME\0_Code\GitHub\hardware-design\Ora_Food_Cat\UART_Receiver.vhd".
INFO:Xst:3210 - "D:\ForME\0_Code\GitHub\hardware-design\Ora_Food_Cat\UART_Receiver.vhd" line 96: Output port <S> of the instance <C71> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ForME\0_Code\GitHub\hardware-design\Ora_Food_Cat\UART_Receiver.vhd" line 106: Output port <S> of the instance <C15> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ForME\0_Code\GitHub\hardware-design\Ora_Food_Cat\UART_Receiver.vhd" line 108: Output port <S> of the instance <C72> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <LOG> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <C15RESETEN>.
    Found 7-bit register for signal <SRGDATA<7:1>>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <UART_Receiver> synthesized.

Synthesizing Unit <T_FLIPFLOP>.
    Related source file is "D:\ForME\0_Code\GitHub\hardware-design\Ora_Food_Cat\T_FLIPFLOP.vhd".
    Found 1-bit register for signal <tmp>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <T_FLIPFLOP> synthesized.

Synthesizing Unit <DIV20M_160K>.
    Related source file is "D:\ForME\0_Code\GitHub\hardware-design\Ora_Food_Cat\DIV20M_160K.vhd".
    Found 1-bit register for signal <tmp>.
    Found 32-bit register for signal <count>.
    Found 32-bit adder for signal <count[31]_GND_6_o_add_0_OUT> created at line 47.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
Unit <DIV20M_160K> synthesized.

Synthesizing Unit <Counter_0_7>.
    Related source file is "D:\ForME\0_Code\GitHub\hardware-design\Ora_Food_Cat\Counter_0_7.vhd".
    Found 1-bit register for signal <C>.
    Found 3-bit register for signal <count>.
    Found 3-bit adder for signal <count[2]_GND_8_o_add_0_OUT> created at line 51.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
Unit <Counter_0_7> synthesized.

Synthesizing Unit <Counter_0_15>.
    Related source file is "D:\ForME\0_Code\GitHub\hardware-design\Ora_Food_Cat\Counter_0_15.vhd".
    Found 1-bit register for signal <C>.
    Found 4-bit register for signal <count>.
    Found 4-bit adder for signal <count[3]_GND_9_o_add_0_OUT> created at line 51.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   5 D-type flip-flop(s).
Unit <Counter_0_15> synthesized.

Synthesizing Unit <Button_Input>.
    Related source file is "D:\ForME\0_Code\GitHub\hardware-design\Ora_Food_Cat\Button_Input.vhd".
INFO:Xst:3210 - "D:\ForME\0_Code\GitHub\hardware-design\Ora_Food_Cat\Button_Input.vhd" line 79: Output port <NOTQ> of the instance <TFF> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ForME\0_Code\GitHub\hardware-design\Ora_Food_Cat\Button_Input.vhd" line 81: Output port <S> of the instance <C20> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <LOG> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <Button_Input> synthesized.

Synthesizing Unit <Encoder_4_2>.
    Related source file is "D:\ForME\0_Code\GitHub\hardware-design\Ora_Food_Cat\Encoder_4_2.vhd".
    Found 16x2-bit Read Only RAM for signal <EOUT>
    Summary:
	inferred   1 RAM(s).
Unit <Encoder_4_2> synthesized.

Synthesizing Unit <DIV20M_1K>.
    Related source file is "D:\ForME\0_Code\GitHub\hardware-design\Ora_Food_Cat\DIV20M_1K.vhd".
    Found 1-bit register for signal <tmp>.
    Found 32-bit register for signal <count>.
    Found 32-bit adder for signal <count[31]_GND_13_o_add_0_OUT> created at line 47.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
Unit <DIV20M_1K> synthesized.

Synthesizing Unit <Counter_0_20>.
    Related source file is "D:\ForME\0_Code\GitHub\hardware-design\Ora_Food_Cat\Counter_0_20.vhd".
    Found 1-bit register for signal <C>.
    Found 5-bit register for signal <count>.
    Found 5-bit adder for signal <count[4]_GND_14_o_add_0_OUT> created at line 51.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   6 D-type flip-flop(s).
Unit <Counter_0_20> synthesized.

Synthesizing Unit <Input_Controller>.
    Related source file is "D:\ForME\0_Code\GitHub\hardware-design\Ora_Food_Cat\Input_Controller.vhd".
INFO:Xst:3210 - "D:\ForME\0_Code\GitHub\hardware-design\Ora_Food_Cat\Input_Controller.vhd" line 105: Output port <S> of the instance <C72> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <DFF3Q_DFF3R_TRIG>.
    Found 2-bit register for signal <SRGCOM>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <Input_Controller> synthesized.

Synthesizing Unit <Command_Handler>.
    Related source file is "D:\ForME\0_Code\GitHub\hardware-design\Ora_Food_Cat\Command_Handler.vhd".
    Found 1-bit 4-to-1 multiplexer for signal <SELRDY> created at line 62.
    Summary:
	inferred   2 Multiplexer(s).
Unit <Command_Handler> synthesized.

Synthesizing Unit <UART_Transmitter>.
    Related source file is "D:\ForME\0_Code\GitHub\hardware-design\Ora_Food_Cat\UART_Transmitter.vhd".
INFO:Xst:3210 - "D:\ForME\0_Code\GitHub\hardware-design\Ora_Food_Cat\UART_Transmitter.vhd" line 86: Output port <S> of the instance <C7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ForME\0_Code\GitHub\hardware-design\Ora_Food_Cat\UART_Transmitter.vhd" line 87: Output port <S> of the instance <C10> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ForME\0_Code\GitHub\hardware-design\Ora_Food_Cat\UART_Transmitter.vhd" line 88: Output port <TC> of the instance <C9> is unconnected or connected to loadless signal.
    Found 1-bit 12-to-1 multiplexer for signal <TX> created at line 90.
    Summary:
	inferred   1 Multiplexer(s).
Unit <UART_Transmitter> synthesized.

Synthesizing Unit <DIV20M_80K>.
    Related source file is "D:\ForME\0_Code\GitHub\hardware-design\Ora_Food_Cat\DIV20M_80K.vhd".
    Found 1-bit register for signal <tmp>.
    Found 32-bit register for signal <count>.
    Found 32-bit adder for signal <count[31]_GND_18_o_add_0_OUT> created at line 47.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
Unit <DIV20M_80K> synthesized.

Synthesizing Unit <D_FLIPFLOP>.
    Related source file is "D:\ForME\0_Code\GitHub\hardware-design\Ora_Food_Cat\D_FLIPFLOP.vhd".
    Found 1-bit register for signal <temp>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <D_FLIPFLOP> synthesized.

Synthesizing Unit <Counter_0_10>.
    Related source file is "D:\ForME\0_Code\GitHub\hardware-design\Ora_Food_Cat\Counter_0_10.vhd".
    Found 1-bit register for signal <C>.
    Found 4-bit register for signal <count>.
    Found 4-bit adder for signal <count[3]_GND_20_o_add_1_OUT> created at line 53.
    Found 4-bit comparator greater for signal <count[3]_PWR_20_o_LessThan_1_o> created at line 51
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   5 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <Counter_0_10> synthesized.

Synthesizing Unit <Counter_0_9>.
    Related source file is "D:\ForME\0_Code\GitHub\hardware-design\Ora_Food_Cat\Counter_0_9.vhd".
    Found 1-bit register for signal <C>.
    Found 4-bit register for signal <count>.
    Found 4-bit adder for signal <count[3]_GND_21_o_add_1_OUT> created at line 53.
    Found 4-bit comparator greater for signal <count[3]_PWR_21_o_LessThan_1_o> created at line 51
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   5 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <Counter_0_9> synthesized.

Synthesizing Unit <Servo_Controller>.
    Related source file is "D:\ForME\0_Code\GitHub\hardware-design\Ora_Food_Cat\Servo_Controller.vhd".
INFO:Xst:3210 - "D:\ForME\0_Code\GitHub\hardware-design\Ora_Food_Cat\Servo_Controller.vhd" line 77: Output port <S> of the instance <C72> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <DFFQ>.
    Found 4-bit register for signal <SRGMODE>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <Servo_Controller> synthesized.

Synthesizing Unit <Decoder_2_4>.
    Related source file is "D:\ForME\0_Code\GitHub\hardware-design\Ora_Food_Cat\Decoder_2_4.vhd".
    Found 4x4-bit Read Only RAM for signal <DOUT>
    Summary:
	inferred   1 RAM(s).
Unit <Decoder_2_4> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x2-bit single-port Read Only RAM                    : 1
 4x4-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 14
 3-bit adder                                           : 5
 32-bit adder                                          : 5
 4-bit adder                                           : 3
 5-bit adder                                           : 1
# Registers                                            : 38
 1-bit register                                        : 21
 2-bit register                                        : 1
 3-bit register                                        : 5
 32-bit register                                       : 5
 4-bit register                                        : 4
 5-bit register                                        : 1
 7-bit register                                        : 1
# Comparators                                          : 2
 4-bit comparator greater                              : 2
# Multiplexers                                         : 5
 1-bit 12-to-1 multiplexer                             : 1
 1-bit 2-to-1 multiplexer                              : 1
 1-bit 4-to-1 multiplexer                              : 1
 4-bit 2-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <Counter_0_10>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <Counter_0_10> synthesized (advanced).

Synthesizing (advanced) Unit <Counter_0_15>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <Counter_0_15> synthesized (advanced).

Synthesizing (advanced) Unit <Counter_0_20>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <Counter_0_20> synthesized (advanced).

Synthesizing (advanced) Unit <Counter_0_7>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <Counter_0_7> synthesized (advanced).

Synthesizing (advanced) Unit <Counter_0_9>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <Counter_0_9> synthesized (advanced).

Synthesizing (advanced) Unit <DIV20M_160K>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <DIV20M_160K> synthesized (advanced).

Synthesizing (advanced) Unit <DIV20M_1K>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <DIV20M_1K> synthesized (advanced).

Synthesizing (advanced) Unit <DIV20M_80K>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <DIV20M_80K> synthesized (advanced).

Synthesizing (advanced) Unit <Decoder_2_4>.
INFO:Xst:3231 - The small RAM <Mram_DOUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <DIN>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <DOUT>          |          |
    -----------------------------------------------------------------------
INFO:Xst:3217 - HDL ADVISOR - Register <SRGMODE> currently described with an asynchronous reset, could be combined with distributed RAM <Mram_DOUT> for implementation on block RAM resources if you made this reset synchronous instead.
Unit <Decoder_2_4> synthesized (advanced).

Synthesizing (advanced) Unit <Encoder_4_2>.
INFO:Xst:3231 - The small RAM <Mram_EOUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 2-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <EIN>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <EOUT>          |          |
    -----------------------------------------------------------------------
Unit <Encoder_4_2> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x2-bit single-port distributed Read Only RAM        : 1
 4x4-bit single-port distributed Read Only RAM         : 1
# Counters                                             : 14
 3-bit up counter                                      : 5
 32-bit up counter                                     : 5
 4-bit up counter                                      : 3
 5-bit up counter                                      : 1
# Registers                                            : 34
 Flip-Flops                                            : 34
# Comparators                                          : 2
 4-bit comparator greater                              : 2
# Multiplexers                                         : 3
 1-bit 12-to-1 multiplexer                             : 1
 1-bit 2-to-1 multiplexer                              : 1
 1-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <UT/C9/C> of sequential type is unconnected in block <main>.
WARNING:Xst:3002 - This design contains one or more registers/latches that are directly
   incompatible with the Spartan6 architecture. The two primary causes of this is
   either a register or latch described with both an asynchronous set and
   asynchronous reset, or a register or latch described with an asynchronous
   set or reset which however has an initialization value of the opposite 
   polarity (i.e. asynchronous reset with an initialization value of 1).
    While this circuit can be built, it creates a sub-optimal implementation
   in terms of area, power and performance. For a more optimal implementation
   Xilinx highly recommends one of the following:

          1) Remove either the set or reset from all registers and latches
             if not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Ensure all registers have the same initialization value as the
             described asynchronous set or reset polarity
          4) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Spartan6 asynchronous set/reset" for more details.

  List of register instances with asynchronous set or reset and opposite initialization value:
    UT/C10/C in unit <main>


Optimizing unit <main> ...

Optimizing unit <UART_Receiver> ...

Optimizing unit <Input_Controller> ...

Optimizing unit <Servo_Controller> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block main, actual ratio is 5.
WARNING:Xst:1426 - The value init of the FF/Latch UT/C10/C_LD hinder the constant cleaning in the block main.
   You should achieve better results by setting this init to 0.
FlipFlop SC/SRGMODE_3 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop SC/SRGMODE_2 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop SC/SRGMODE_1 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop SC/SRGMODE_0 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop IC/SRGCOM_1 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop IC/SRGCOM_0 has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

Processing Unit <main> :
	Found 4-bit shift register for signal <UR/SRGDATA_4>.
Unit <main> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 228
 Flip-Flops                                            : 228
# Shift Registers                                      : 1
 4-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : main.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 754
#      GND                         : 1
#      INV                         : 16
#      LUT1                        : 155
#      LUT2                        : 185
#      LUT3                        : 21
#      LUT4                        : 10
#      LUT5                        : 6
#      LUT6                        : 44
#      MUXCY                       : 155
#      VCC                         : 1
#      XORCY                       : 160
# FlipFlops/Latches                : 234
#      FD                          : 170
#      FDC                         : 50
#      FDC_1                       : 3
#      FDCE                        : 4
#      FDE                         : 5
#      FDP                         : 1
#      LD                          : 1
# Shift Registers                  : 1
#      SRLC16E                     : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 24
#      IBUF                        : 11
#      OBUF                        : 13

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:             224  out of  11440     1%  
 Number of Slice LUTs:                  438  out of   5720     7%  
    Number used as Logic:               437  out of   5720     7%  
    Number used as Memory:                1  out of   1440     0%  
       Number used as SRL:                1

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    447
   Number with an unused Flip Flop:     223  out of    447    49%  
   Number with an unused LUT:             9  out of    447     2%  
   Number of fully used LUT-FF pairs:   215  out of    447    48%  
   Number of unique control sets:        22

IO Utilization: 
 Number of IOs:                          25
 Number of bonded IOBs:                  25  out of    102    24%  
    IOB Flip Flops/Latches:              10

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------------------------+------------------------+-------+
Clock Signal                                                     | Clock buffer(FF name)  | Load  |
-----------------------------------------------------------------+------------------------+-------+
BN/C20CLK(BN/C20CLK1:O)                                          | NONE(*)(BN/C20/C)      | 6     |
BN/TFFCLK(BN/TFFCLK1:O)                                          | NONE(*)(BN/TFF/tmp)    | 1     |
UT/DIVOUTANDDFFQ_C7CLK(UT/DIVOUTANDDFFQ_C7CLK1:O)                | NONE(*)(UT/C7/C)       | 4     |
CSEND(CM/SEND1:O)                                                | NONE(*)(UT/DFF/temp)   | 1     |
UT/C7/C                                                          | NONE(UT/C10/count_0)   | 10    |
UR/C71CLK_C15CLK(UR/C71CLK_C15CLK1:O)                            | NONE(*)(UR/C15/count_3)| 9     |
UR/C15/C                                                         | NONE(UR/C72/count_2)   | 13    |
UR/TFFCLK(UR/TFFCLK1:O)                                          | NONE(*)(UR/TFF/tmp)    | 1     |
UR/C71/C                                                         | NONE(UR/C15RESETEN)    | 1     |
IC/C7CLK(IC/C7CLK1:O)                                            | NONE(*)(IC/C72/count_2)| 4     |
IC/TFFCLK_TFFNOTQAND_ENUORENBT(IC/TFFCLK_TFFNOTQAND_ENUORENBT1:O)| NONE(*)(IC/TFF/tmp)    | 1     |
IC/TFF/tmp                                                       | NONE(IC/SRGCOM_1)      | 5     |
SC/C7CLK(SC/C7CLK1:O)                                            | NONE(*)(SC/C72/count_2)| 4     |
IC/C72/C                                                         | NONE(SC/DFFQ)          | 9     |
CLK                                                              | BUFGP                  | 165   |
UT/C10/C(UT/C10/C1:O)                                            | NONE(*)(UT/C10/C_LD)   | 1     |
-----------------------------------------------------------------+------------------------+-------+
(*) These 10 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.164ns (Maximum Frequency: 240.136MHz)
   Minimum input arrival time before clock: 2.522ns
   Maximum output required time after clock: 6.883ns
   Maximum combinational path delay: 7.318ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'BN/C20CLK'
  Clock period: 2.078ns (frequency: 481.325MHz)
  Total number of paths / destination ports: 26 / 12
-------------------------------------------------------------------------
Delay:               2.078ns (Levels of Logic = 1)
  Source:            BN/C20/count_0 (FF)
  Destination:       BN/C20/count_0 (FF)
  Source Clock:      BN/C20CLK rising
  Destination Clock: BN/C20CLK rising

  Data Path: BN/C20/count_0 to BN/C20/count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              6   0.447   0.744  BN/C20/count_0 (BN/C20/count_0)
     INV:I->O              1   0.206   0.579  BN/C20/Mcount_count_xor<0>11_INV_0 (Result<0>)
     FDC:D                     0.102          BN/C20/count_0
    ----------------------------------------
    Total                      2.078ns (0.755ns logic, 1.323ns route)
                                       (36.3% logic, 63.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'BN/TFFCLK'
  Clock period: 1.984ns (frequency: 504.007MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.984ns (Levels of Logic = 1)
  Source:            BN/TFF/tmp (FF)
  Destination:       BN/TFF/tmp (FF)
  Source Clock:      BN/TFFCLK falling
  Destination Clock: BN/TFFCLK falling

  Data Path: BN/TFF/tmp to BN/TFF/tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q            3   0.447   0.650  BN/TFF/tmp (BN/TFF/tmp)
     INV:I->O              1   0.206   0.579  BN/TFF/NOTQ1_INV_0 (BN/TFF/NOTQ)
     FDC_1:D                   0.102          BN/TFF/tmp
    ----------------------------------------
    Total                      1.984ns (0.755ns logic, 1.229ns route)
                                       (38.1% logic, 61.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'UT/DIVOUTANDDFFQ_C7CLK'
  Clock period: 2.016ns (frequency: 495.933MHz)
  Total number of paths / destination ports: 9 / 4
-------------------------------------------------------------------------
Delay:               2.016ns (Levels of Logic = 1)
  Source:            UT/C7/count_0 (FF)
  Destination:       UT/C7/count_0 (FF)
  Source Clock:      UT/DIVOUTANDDFFQ_C7CLK rising
  Destination Clock: UT/DIVOUTANDDFFQ_C7CLK rising

  Data Path: UT/C7/count_0 to UT/C7/count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.447   0.683  UT/C7/count_0 (UT/C7/count_0)
     INV:I->O              1   0.206   0.579  UT/C7/Mcount_count_xor<0>11_INV_0 (Result<0>2)
     FDC:D                     0.102          UT/C7/count_0
    ----------------------------------------
    Total                      2.016ns (0.755ns logic, 1.261ns route)
                                       (37.4% logic, 62.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'UT/C7/C'
  Clock period: 2.745ns (frequency: 364.332MHz)
  Total number of paths / destination ports: 55 / 19
-------------------------------------------------------------------------
Delay:               2.745ns (Levels of Logic = 1)
  Source:            UT/C10/C_P (FF)
  Destination:       UT/C10/count_0 (FF)
  Source Clock:      UT/C7/C rising
  Destination Clock: UT/C7/C rising

  Data Path: UT/C10/C_P to UT/C10/count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.684  UT/C10/C_P (UT/C10/C_P)
     LUT3:I1->O           15   0.203   0.981  UT/C10/C1 (UT/C10/C)
     FDC:CLR                   0.430          UT/C10/count_0
    ----------------------------------------
    Total                      2.745ns (1.080ns logic, 1.665ns route)
                                       (39.3% logic, 60.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'UR/C71CLK_C15CLK'
  Clock period: 2.515ns (frequency: 397.575MHz)
  Total number of paths / destination ports: 28 / 14
-------------------------------------------------------------------------
Delay:               2.515ns (Levels of Logic = 1)
  Source:            UR/C71/C (FF)
  Destination:       UR/C15/count_3 (FF)
  Source Clock:      UR/C71CLK_C15CLK rising
  Destination Clock: UR/C71CLK_C15CLK rising

  Data Path: UR/C71/C to UR/C15/count_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.721  UR/C71/C (UR/C71/C)
     LUT2:I0->O            5   0.203   0.714  UR/C15R1 (UR/C15R)
     FDC:CLR                   0.430          UR/C15/C
    ----------------------------------------
    Total                      2.515ns (1.080ns logic, 1.435ns route)
                                       (42.9% logic, 57.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'UR/C15/C'
  Clock period: 2.016ns (frequency: 495.933MHz)
  Total number of paths / destination ports: 21 / 15
-------------------------------------------------------------------------
Delay:               2.016ns (Levels of Logic = 1)
  Source:            UR/C72/count_0 (FF)
  Destination:       UR/C72/count_0 (FF)
  Source Clock:      UR/C15/C rising
  Destination Clock: UR/C15/C rising

  Data Path: UR/C72/count_0 to UR/C72/count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.447   0.683  UR/C72/count_0 (UR/C72/count_0)
     INV:I->O              1   0.206   0.579  UR/C72/Mcount_count_xor<0>11_INV_0 (UR/Result<0>1)
     FDC:D                     0.102          UR/C72/count_0
    ----------------------------------------
    Total                      2.016ns (0.755ns logic, 1.261ns route)
                                       (37.4% logic, 62.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'UR/TFFCLK'
  Clock period: 1.984ns (frequency: 504.007MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.984ns (Levels of Logic = 1)
  Source:            UR/TFF/tmp (FF)
  Destination:       UR/TFF/tmp (FF)
  Source Clock:      UR/TFFCLK falling
  Destination Clock: UR/TFFCLK falling

  Data Path: UR/TFF/tmp to UR/TFF/tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q            3   0.447   0.650  UR/TFF/tmp (UR/TFF/tmp)
     INV:I->O              1   0.206   0.579  UR/TFF/NOTQ1_INV_0 (UR/TFFNOTQ)
     FDC_1:D                   0.102          UR/TFF/tmp
    ----------------------------------------
    Total                      1.984ns (0.755ns logic, 1.229ns route)
                                       (38.1% logic, 61.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'IC/C7CLK'
  Clock period: 2.016ns (frequency: 495.933MHz)
  Total number of paths / destination ports: 13 / 8
-------------------------------------------------------------------------
Delay:               2.016ns (Levels of Logic = 1)
  Source:            IC/C72/count_0 (FF)
  Destination:       IC/C72/count_0 (FF)
  Source Clock:      IC/C7CLK rising
  Destination Clock: IC/C7CLK rising

  Data Path: IC/C72/count_0 to IC/C72/count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.447   0.683  IC/C72/count_0 (IC/C72/count_0)
     INV:I->O              1   0.206   0.579  IC/C72/Mcount_count_xor<0>11_INV_0 (IC/Result<0>1)
     FDC:D                     0.102          IC/C72/count_0
    ----------------------------------------
    Total                      2.016ns (0.755ns logic, 1.261ns route)
                                       (37.4% logic, 62.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'IC/TFFCLK_TFFNOTQAND_ENUORENBT'
  Clock period: 2.106ns (frequency: 474.721MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.106ns (Levels of Logic = 1)
  Source:            IC/TFF/tmp (FF)
  Destination:       IC/TFF/tmp (FF)
  Source Clock:      IC/TFFCLK_TFFNOTQAND_ENUORENBT falling
  Destination Clock: IC/TFFCLK_TFFNOTQAND_ENUORENBT falling

  Data Path: IC/TFF/tmp to IC/TFF/tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q            7   0.447   0.773  IC/TFF/tmp (IC/TFF/tmp)
     INV:I->O              1   0.206   0.579  IC/TFF/NOTQ1_INV_0 (IC/TFFNOTQ)
     FDC_1:D                   0.102          IC/TFF/tmp
    ----------------------------------------
    Total                      2.106ns (0.755ns logic, 1.352ns route)
                                       (35.8% logic, 64.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'SC/C7CLK'
  Clock period: 2.016ns (frequency: 495.933MHz)
  Total number of paths / destination ports: 13 / 8
-------------------------------------------------------------------------
Delay:               2.016ns (Levels of Logic = 1)
  Source:            SC/C72/count_0 (FF)
  Destination:       SC/C72/count_0 (FF)
  Source Clock:      SC/C7CLK rising
  Destination Clock: SC/C7CLK rising

  Data Path: SC/C72/count_0 to SC/C72/count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.447   0.683  SC/C72/count_0 (SC/C72/count_0)
     INV:I->O              1   0.206   0.579  SC/C72/Mcount_count_xor<0>11_INV_0 (SC/Result<0>1)
     FDC:D                     0.102          SC/C72/count_0
    ----------------------------------------
    Total                      2.016ns (0.755ns logic, 1.261ns route)
                                       (37.4% logic, 62.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 4.164ns (frequency: 240.136MHz)
  Total number of paths / destination ports: 7930 / 165
-------------------------------------------------------------------------
Delay:               4.164ns (Levels of Logic = 3)
  Source:            BN/DIV/count_25 (FF)
  Destination:       BN/DIV/count_2 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: BN/DIV/count_25 to BN/DIV/count_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.981  BN/DIV/count_25 (BN/DIV/count_25)
     LUT6:I0->O            3   0.203   0.995  BN/DIV/GND_13_o_count[31]_equal_2_o<31>5 (BN/DIV/GND_13_o_count[31]_equal_2_o<31>4)
     LUT6:I1->O           17   0.203   1.028  BN/DIV/GND_13_o_count[31]_equal_2_o<31>7 (BN/DIV/GND_13_o_count[31]_equal_2_o)
     LUT2:I1->O            1   0.205   0.000  BN/DIV/count_2_rstpot (BN/DIV/count_2_rstpot)
     FD:D                      0.102          BN/DIV/count_2
    ----------------------------------------
    Total                      4.164ns (1.160ns logic, 3.004ns route)
                                       (27.9% logic, 72.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'UR/C15/C'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              2.481ns (Levels of Logic = 1)
  Source:            FNH (PAD)
  Destination:       UR/SRGDATA_3 (FF)
  Destination Clock: UR/C15/C rising

  Data Path: FNH to UR/SRGDATA_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             9   1.222   0.829  FNH_IBUF (FNH_IBUF)
     FDC:CLR                   0.430          UR/SRGDATA_1
    ----------------------------------------
    Total                      2.481ns (1.652ns logic, 0.829ns route)
                                       (66.6% logic, 33.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'IC/TFFCLK_TFFNOTQAND_ENUORENBT'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.481ns (Levels of Logic = 1)
  Source:            FNH (PAD)
  Destination:       IC/TFF/tmp (FF)
  Destination Clock: IC/TFFCLK_TFFNOTQAND_ENUORENBT falling

  Data Path: FNH to IC/TFF/tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             9   1.222   0.829  FNH_IBUF (FNH_IBUF)
     FDC_1:CLR                 0.430          IC/TFF/tmp
    ----------------------------------------
    Total                      2.481ns (1.652ns logic, 0.829ns route)
                                       (66.6% logic, 33.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'IC/TFF/tmp'
  Total number of paths / destination ports: 16 / 4
-------------------------------------------------------------------------
Offset:              2.522ns (Levels of Logic = 2)
  Source:            BTIN<0> (PAD)
  Destination:       IC/SRGCOM_1 (FF)
  Destination Clock: IC/TFF/tmp rising

  Data Path: BTIN<0> to IC/SRGCOM_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.222   0.995  BTIN_0_IBUF (BTIN_0_IBUF)
     LUT5:I0->O            2   0.203   0.000  IC/DFF2D_UIN1ORBIIN11 (IC/DFF2D_UIN1ORBIIN1)
     FDE:D                     0.102          IC/SRGCOM_1
    ----------------------------------------
    Total                      2.522ns (1.527ns logic, 0.995ns route)
                                       (60.5% logic, 39.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'IC/C72/C'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            SC/SRGMODE_3_1 (FF)
  Destination:       MODE<3> (PAD)
  Source Clock:      IC/C72/C rising

  Data Path: SC/SRGMODE_3_1 to MODE<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  SC/SRGMODE_3_1 (SC/SRGMODE_3_1)
     OBUF:I->O                 2.571          MODE_3_OBUF (MODE<3>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'IC/TFF/tmp'
  Total number of paths / destination ports: 9 / 3
-------------------------------------------------------------------------
Offset:              6.863ns (Levels of Logic = 4)
  Source:            IC/SRGCOM_0 (FF)
  Destination:       TX (PAD)
  Source Clock:      IC/TFF/tmp rising

  Data Path: IC/SRGCOM_0 to TX
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              8   0.447   1.147  IC/SRGCOM_0 (IC/SRGCOM_0)
     LUT6:I1->O            1   0.203   0.684  UT/Mmux_TX22 (UT/Mmux_TX21)
     LUT6:I4->O            1   0.203   0.827  UT/Mmux_TX23 (UT/Mmux_TX22)
     LUT5:I1->O            1   0.203   0.579  UT/Mmux_TX25 (TX_OBUF)
     OBUF:I->O                 2.571          TX_OBUF (TX)
    ----------------------------------------
    Total                      6.863ns (3.627ns logic, 3.236ns route)
                                       (52.8% logic, 47.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'UT/C7/C'
  Total number of paths / destination ports: 13 / 1
-------------------------------------------------------------------------
Offset:              6.883ns (Levels of Logic = 4)
  Source:            UT/C9/count_3 (FF)
  Destination:       TX (PAD)
  Source Clock:      UT/C7/C rising

  Data Path: UT/C9/count_3 to TX
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              8   0.447   1.167  UT/C9/count_3 (UT/C9/count_3)
     LUT6:I0->O            1   0.203   0.684  UT/Mmux_TX22 (UT/Mmux_TX21)
     LUT6:I4->O            1   0.203   0.827  UT/Mmux_TX23 (UT/Mmux_TX22)
     LUT5:I1->O            1   0.203   0.579  UT/Mmux_TX25 (TX_OBUF)
     OBUF:I->O                 2.571          TX_OBUF (TX)
    ----------------------------------------
    Total                      6.883ns (3.627ns logic, 3.256ns route)
                                       (52.7% logic, 47.3% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 5 / 1
-------------------------------------------------------------------------
Delay:               7.318ns (Levels of Logic = 5)
  Source:            STA (PAD)
  Destination:       TX (PAD)

  Data Path: STA to TX
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.827  STA_IBUF (STA_IBUF)
     LUT6:I2->O            1   0.203   0.684  UT/Mmux_TX22 (UT/Mmux_TX21)
     LUT6:I4->O            1   0.203   0.827  UT/Mmux_TX23 (UT/Mmux_TX22)
     LUT5:I1->O            1   0.203   0.579  UT/Mmux_TX25 (TX_OBUF)
     OBUF:I->O                 2.571          TX_OBUF (TX)
    ----------------------------------------
    Total                      7.318ns (4.402ns logic, 2.916ns route)
                                       (60.1% logic, 39.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock BN/C20CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
BN/C20CLK      |    2.078|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock BN/TFFCLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
BN/C20CLK      |         |         |    1.679|         |
BN/TFFCLK      |         |         |    1.984|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    4.164|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CSEND
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
UT/C10/C       |         |    2.922|         |         |
UT/C7/C        |    2.745|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock IC/C72/C
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
IC/TFF/tmp     |    1.659|         |         |         |
SC/C7CLK       |    1.809|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock IC/C7CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
IC/C7CLK       |    2.016|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock IC/TFF/tmp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
IC/C7CLK       |    2.661|         |         |         |
UR/C15/C       |    1.371|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock IC/TFFCLK_TFFNOTQAND_ENUORENBT
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
IC/TFFCLK_TFFNOTQAND_ENUORENBT|         |         |    2.106|         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock SC/C7CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
SC/C7CLK       |    2.016|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock UR/C15/C
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
UR/C15/C       |    2.016|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock UR/C71/C
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
UR/C15/C       |    1.650|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock UR/C71CLK_C15CLK
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
UR/C71/C        |    2.376|         |         |         |
UR/C71CLK_C15CLK|    2.515|         |         |         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock UR/TFFCLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
UR/C15/C       |         |         |    1.650|         |
UR/TFFCLK      |         |         |    1.984|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock UT/C7/C
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
UT/C10/C       |         |    2.922|         |         |
UT/C7/C        |    2.745|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock UT/DIVOUTANDDFFQ_C7CLK
----------------------+---------+---------+---------+---------+
                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------+---------+---------+---------+---------+
UT/C10/C              |         |    2.922|         |         |
UT/C7/C               |    2.745|         |         |         |
UT/DIVOUTANDDFFQ_C7CLK|    2.016|         |         |         |
----------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.74 secs
 
--> 

Total memory usage is 4502376 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    5 (   0 filtered)
Number of infos    :   18 (   0 filtered)

