// Seed: 1309495979
module module_0 (
    output wire  id_0,
    input  uwire id_1,
    output uwire id_2,
    output uwire id_3,
    input  tri0  id_4,
    output tri1  id_5,
    output tri0  id_6
);
  assign id_5 = id_4;
  assign id_6 = id_1 & 1 && id_4;
  wire id_8;
endmodule
module module_1 (
    output wand id_0,
    input tri0 id_1,
    inout supply1 id_2,
    output uwire id_3,
    input wand id_4,
    input wand id_5,
    output wire id_6
);
  tri id_8;
  assign id_2 = id_8;
  module_0(
      id_2, id_5, id_6, id_0, id_4, id_6, id_8
  );
  wire id_9;
endmodule
