#!SPYGLASS_PROJECT_FILE
#!VERSION 3.0
#  -------------------------------------------------------------------
#  This is a software generated project file. Manual edits to this file could be lost during the next save operation
#  Copyright Synopsys Inc.
#  Last Updated By: SpyGlass SpyGlass_vT-2022.06-1
#  Last Updated On Sun Apr 13 14:03:28 2025
#
#  -------------------------------------------------------------------

##Data Import Section

read_file -type sgdc ../script/advtim_sg.sgdc
read_file -type awl ../script/advtim_top.awl
read_file -type verilog ../../../user/verilog/advtim/advtim_apb_cfg.v
#BackRefFile:/home/master/project/cm3_ahbmtx_mcu/sim/spyglass_prj/advtim_sg/advtim_sg.prj #LineNumber:15
read_file -type verilog ../../../user/verilog/advtim/advtim_regs_wrap.v
#BackRefFile:/home/master/project/cm3_ahbmtx_mcu/sim/spyglass_prj/advtim_sg/advtim_sg.prj #LineNumber:17
read_file -type verilog ../../../user/verilog/advtim/advtim_top.v
#BackRefFile:/home/master/project/cm3_ahbmtx_mcu/sim/spyglass_prj/advtim_sg/advtim_sg.prj #LineNumber:19
read_file -type verilog ../../../user/verilog/advtim/advtim_pe_core/advtim_cnt_gen.v
#BackRefFile:/home/master/project/cm3_ahbmtx_mcu/sim/spyglass_prj/advtim_sg/advtim_sg.prj #LineNumber:21
read_file -type verilog ../../../user/verilog/advtim/advtim_pe_core/advtim_pe_core.v
#BackRefFile:/home/master/project/cm3_ahbmtx_mcu/sim/spyglass_prj/advtim_sg/advtim_sg.prj #LineNumber:23
read_file -type verilog ../../../library/rtl_logic/edge_detect.v
#BackRefFile:/home/master/project/cm3_ahbmtx_mcu/sim/spyglass_prj/advtim_sg/advtim_sg.prj #LineNumber:25
read_file -type verilog ../../../library/rtl_logic/pulse_sync.v
#BackRefFile:/home/master/project/cm3_ahbmtx_mcu/sim/spyglass_prj/advtim_sg/advtim_sg.prj #LineNumber:27
read_file -type verilog ../../../library/rtl_logic/interrupt_gen.v
#BackRefFile:/home/master/project/cm3_ahbmtx_mcu/sim/spyglass_prj/advtim_sg/advtim_sg.prj #LineNumber:29
read_file -type verilog ../../../library/rtl_logic/sync_ff.v
#BackRefFile:/home/master/project/cm3_ahbmtx_mcu/sim/spyglass_prj/advtim_sg/advtim_sg.prj #LineNumber:31
read_file -type verilog ../tb/advtim_sg.v
#BackRefFile:/home/master/project/cm3_ahbmtx_mcu/sim/spyglass_prj/advtim_sg/advtim_sg.prj #LineNumber:33
read_file -type verilog ../../../library/rtl_logic/rst_sync.v
#BackRefFile:/home/master/project/cm3_ahbmtx_mcu/sim/spyglass_prj/advtim_sg/advtim_sg.prj #LineNumber:35
read_file -type verilog ../../../user/verilog/advtim/advtim_pe_core/advtim_cnt_cap.v
#BackRefFile:/home/master/project/cm3_ahbmtx_mcu/sim/spyglass_prj/advtim_sg/advtim_sg.prj #LineNumber:37
read_file -type verilog ../../../user/verilog/advtim/advtim_pe_core/channel_ctrl.v
#BackRefFile:/home/master/project/cm3_ahbmtx_mcu/sim/spyglass_prj/advtim_sg/advtim_sg.prj #LineNumber:39
read_file -type verilog ../../../user/verilog/advtim/advtim_pe_core/channel_input_capture.v
#BackRefFile:/home/master/project/cm3_ahbmtx_mcu/sim/spyglass_prj/advtim_sg/advtim_sg.prj #LineNumber:41
read_file -type verilog ../../../user/verilog/advtim/advtim_pe_core/channel_output_compare.v
#BackRefFile:/home/master/project/cm3_ahbmtx_mcu/sim/spyglass_prj/advtim_sg/advtim_sg.prj #LineNumber:43
read_file -type verilog ../../../user/verilog/advtim/advtim_pe_core/deadzone.v
#BackRefFile:/home/master/project/cm3_ahbmtx_mcu/sim/spyglass_prj/advtim_sg/advtim_sg.prj #LineNumber:45
read_file -type verilog ../../../user/verilog/advtim/advtim_pe_core/fault_detection.v
#BackRefFile:/home/master/project/cm3_ahbmtx_mcu/sim/spyglass_prj/advtim_sg/advtim_sg.prj #LineNumber:47
read_file -type verilog ../../../library/rtl_logic/delay_detect.v
#BackRefFile:/home/master/project/cm3_ahbmtx_mcu/sim/spyglass_prj/advtim_sg/advtim_sg.prj #LineNumber:49
read_file -type verilog ../../../user/verilog/advtim/advtim_pe_core/advtim_cnt_enc.v
#BackRefFile:/home/master/project/cm3_ahbmtx_mcu/sim/spyglass_prj/advtim_sg/advtim_sg.prj #LineNumber:51
read_file -type verilog ../../../user/verilog/advtim/advtim_pe_core/channel_encoder_input.v
#BackRefFile:/home/master/project/cm3_ahbmtx_mcu/sim/spyglass_prj/advtim_sg/advtim_sg.prj #LineNumber:53

##Common Options Section

set_option projectwdir .
set_option language_mode mixed
set_option designread_enable_synthesis no
set_option designread_disable_flatten no
set_option active_methodology $SPYGLASS_HOME/GuideWare/latest/block/rtl_handoff
set_option enableSV yes
set_option top advtim_sg


##Goal Setup Section

current_methodology $SPYGLASS_HOME/GuideWare/latest/block/rtl_handoff


current_goal lint/lint_rtl -top advtim_sg
set_goal_option default_waiver_file ../script/advtim_top.awl


current_goal lint/lint_rtl_enhanced -top advtim_sg
set_goal_option default_waiver_file ../script/advtim_top.awl


current_goal lint/lint_turbo_rtl -top advtim_sg
set_goal_option default_waiver_file ../script/advtim_top.awl


current_goal cdc/cdc_verify -top advtim_sg
set_goal_option default_waiver_file ../script/advtim_top.awl

