<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="logic_gates.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="logic_gates.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_BIN" xil_pn:name="logic_gates.bin"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="logic_gates.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="logic_gates.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="logic_gates.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="logic_gates.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="logic_gates.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="logic_gates.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="logic_gates.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="logic_gates.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="logic_gates.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="logic_gates.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="logic_gates.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="logic_gates.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="logic_gates.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="logic_gates.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="logic_gates.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="logic_gates.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="logic_gates.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="logic_gates.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="logic_gates.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="logic_gates.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="logic_gates.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="logic_gates.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="logic_gates_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="logic_gates_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="logic_gates_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="logic_gates_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="logic_gates_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="logic_gates_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="logic_gates_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="logic_gates_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="logic_gates_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="logic_gates_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="logic_gates_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="logic_gates_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="logic_gates_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="logic_gates_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="logic_gates_xst.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1572129995" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1572129995">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1572129995" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-5442545956177447956" xil_pn:start_ts="1572129995">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1572129995" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-7159531191688207695" xil_pn:start_ts="1572129995">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1572129995" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1572129995">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1572129995" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-8934074674682146876" xil_pn:start_ts="1572129995">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1572129995" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1430049303116325842" xil_pn:start_ts="1572129995">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1572129995" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="3855335807476257723" xil_pn:start_ts="1572129995">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1572130001" xil_pn:in_ck="-2459557256441934831" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-2579222752735743796" xil_pn:start_ts="1572129995">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="logic_gates.lso"/>
      <outfile xil_pn:name="logic_gates.ngc"/>
      <outfile xil_pn:name="logic_gates.ngr"/>
      <outfile xil_pn:name="logic_gates.prj"/>
      <outfile xil_pn:name="logic_gates.stx"/>
      <outfile xil_pn:name="logic_gates.syr"/>
      <outfile xil_pn:name="logic_gates.xst"/>
      <outfile xil_pn:name="logic_gates_vhdl.prj"/>
      <outfile xil_pn:name="logic_gates_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1572130001" xil_pn:in_ck="149147977771488" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-313296559547413639" xil_pn:start_ts="1572130001">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1572130005" xil_pn:in_ck="3820974339635877831" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="1427813699143726696" xil_pn:start_ts="1572130001">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="logic_gates.bld"/>
      <outfile xil_pn:name="logic_gates.ngd"/>
      <outfile xil_pn:name="logic_gates_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1572130009" xil_pn:in_ck="3820974339635877832" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="6301418164239633844" xil_pn:start_ts="1572130005">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="logic_gates.pcf"/>
      <outfile xil_pn:name="logic_gates_map.map"/>
      <outfile xil_pn:name="logic_gates_map.mrp"/>
      <outfile xil_pn:name="logic_gates_map.ncd"/>
      <outfile xil_pn:name="logic_gates_map.ngm"/>
      <outfile xil_pn:name="logic_gates_map.xrpt"/>
      <outfile xil_pn:name="logic_gates_summary.xml"/>
      <outfile xil_pn:name="logic_gates_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1572130017" xil_pn:in_ck="4815106950151572193" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="4891759239423368658" xil_pn:start_ts="1572130009">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="logic_gates.ncd"/>
      <outfile xil_pn:name="logic_gates.pad"/>
      <outfile xil_pn:name="logic_gates.par"/>
      <outfile xil_pn:name="logic_gates.ptwx"/>
      <outfile xil_pn:name="logic_gates.unroutes"/>
      <outfile xil_pn:name="logic_gates.xpi"/>
      <outfile xil_pn:name="logic_gates_pad.csv"/>
      <outfile xil_pn:name="logic_gates_pad.txt"/>
      <outfile xil_pn:name="logic_gates_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1572130024" xil_pn:in_ck="-2459557256441943708" xil_pn:name="TRANEXT_bitFile_spartan3a" xil_pn:prop_ck="-4676327763442794107" xil_pn:start_ts="1572130017">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="logic_gates.bgn"/>
      <outfile xil_pn:name="logic_gates.bin"/>
      <outfile xil_pn:name="logic_gates.bit"/>
      <outfile xil_pn:name="logic_gates.drc"/>
      <outfile xil_pn:name="logic_gates.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1572130017" xil_pn:in_ck="3820974339635877700" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416187" xil_pn:start_ts="1572130014">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="logic_gates.twr"/>
      <outfile xil_pn:name="logic_gates.twx"/>
    </transform>
  </transforms>

</generated_project>
