
spi_test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008e10  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000028  08008f98  08008f98  00009f98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008fc0  08008fc0  0000a07c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08008fc0  08008fc0  00009fc0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008fc8  08008fc8  0000a07c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008fc8  08008fc8  00009fc8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008fcc  08008fcc  00009fcc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000007c  20000000  08008fd0  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000a07c  2**0
                  CONTENTS
 10 .bss          000009d4  2000007c  2000007c  0000a07c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000a50  20000a50  0000a07c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000a07c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00012d63  00000000  00000000  0000a0ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003281  00000000  00000000  0001ce0f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000fd8  00000000  00000000  00020090  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000c10  00000000  00000000  00021068  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00021f67  00000000  00000000  00021c78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00014f75  00000000  00000000  00043bdf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c9eff  00000000  00000000  00058b54  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00122a53  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000457c  00000000  00000000  00122a98  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000050  00000000  00000000  00127014  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000007c 	.word	0x2000007c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08008f80 	.word	0x08008f80

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000080 	.word	0x20000080
 80001c4:	08008f80 	.word	0x08008f80

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295
 80001dc:	f000 b988 	b.w	80004f0 <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9d08      	ldr	r5, [sp, #32]
 80001fe:	468e      	mov	lr, r1
 8000200:	4604      	mov	r4, r0
 8000202:	4688      	mov	r8, r1
 8000204:	2b00      	cmp	r3, #0
 8000206:	d14a      	bne.n	800029e <__udivmoddi4+0xa6>
 8000208:	428a      	cmp	r2, r1
 800020a:	4617      	mov	r7, r2
 800020c:	d962      	bls.n	80002d4 <__udivmoddi4+0xdc>
 800020e:	fab2 f682 	clz	r6, r2
 8000212:	b14e      	cbz	r6, 8000228 <__udivmoddi4+0x30>
 8000214:	f1c6 0320 	rsb	r3, r6, #32
 8000218:	fa01 f806 	lsl.w	r8, r1, r6
 800021c:	fa20 f303 	lsr.w	r3, r0, r3
 8000220:	40b7      	lsls	r7, r6
 8000222:	ea43 0808 	orr.w	r8, r3, r8
 8000226:	40b4      	lsls	r4, r6
 8000228:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800022c:	fa1f fc87 	uxth.w	ip, r7
 8000230:	fbb8 f1fe 	udiv	r1, r8, lr
 8000234:	0c23      	lsrs	r3, r4, #16
 8000236:	fb0e 8811 	mls	r8, lr, r1, r8
 800023a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800023e:	fb01 f20c 	mul.w	r2, r1, ip
 8000242:	429a      	cmp	r2, r3
 8000244:	d909      	bls.n	800025a <__udivmoddi4+0x62>
 8000246:	18fb      	adds	r3, r7, r3
 8000248:	f101 30ff 	add.w	r0, r1, #4294967295
 800024c:	f080 80ea 	bcs.w	8000424 <__udivmoddi4+0x22c>
 8000250:	429a      	cmp	r2, r3
 8000252:	f240 80e7 	bls.w	8000424 <__udivmoddi4+0x22c>
 8000256:	3902      	subs	r1, #2
 8000258:	443b      	add	r3, r7
 800025a:	1a9a      	subs	r2, r3, r2
 800025c:	b2a3      	uxth	r3, r4
 800025e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000262:	fb0e 2210 	mls	r2, lr, r0, r2
 8000266:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800026a:	fb00 fc0c 	mul.w	ip, r0, ip
 800026e:	459c      	cmp	ip, r3
 8000270:	d909      	bls.n	8000286 <__udivmoddi4+0x8e>
 8000272:	18fb      	adds	r3, r7, r3
 8000274:	f100 32ff 	add.w	r2, r0, #4294967295
 8000278:	f080 80d6 	bcs.w	8000428 <__udivmoddi4+0x230>
 800027c:	459c      	cmp	ip, r3
 800027e:	f240 80d3 	bls.w	8000428 <__udivmoddi4+0x230>
 8000282:	443b      	add	r3, r7
 8000284:	3802      	subs	r0, #2
 8000286:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800028a:	eba3 030c 	sub.w	r3, r3, ip
 800028e:	2100      	movs	r1, #0
 8000290:	b11d      	cbz	r5, 800029a <__udivmoddi4+0xa2>
 8000292:	40f3      	lsrs	r3, r6
 8000294:	2200      	movs	r2, #0
 8000296:	e9c5 3200 	strd	r3, r2, [r5]
 800029a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800029e:	428b      	cmp	r3, r1
 80002a0:	d905      	bls.n	80002ae <__udivmoddi4+0xb6>
 80002a2:	b10d      	cbz	r5, 80002a8 <__udivmoddi4+0xb0>
 80002a4:	e9c5 0100 	strd	r0, r1, [r5]
 80002a8:	2100      	movs	r1, #0
 80002aa:	4608      	mov	r0, r1
 80002ac:	e7f5      	b.n	800029a <__udivmoddi4+0xa2>
 80002ae:	fab3 f183 	clz	r1, r3
 80002b2:	2900      	cmp	r1, #0
 80002b4:	d146      	bne.n	8000344 <__udivmoddi4+0x14c>
 80002b6:	4573      	cmp	r3, lr
 80002b8:	d302      	bcc.n	80002c0 <__udivmoddi4+0xc8>
 80002ba:	4282      	cmp	r2, r0
 80002bc:	f200 8105 	bhi.w	80004ca <__udivmoddi4+0x2d2>
 80002c0:	1a84      	subs	r4, r0, r2
 80002c2:	eb6e 0203 	sbc.w	r2, lr, r3
 80002c6:	2001      	movs	r0, #1
 80002c8:	4690      	mov	r8, r2
 80002ca:	2d00      	cmp	r5, #0
 80002cc:	d0e5      	beq.n	800029a <__udivmoddi4+0xa2>
 80002ce:	e9c5 4800 	strd	r4, r8, [r5]
 80002d2:	e7e2      	b.n	800029a <__udivmoddi4+0xa2>
 80002d4:	2a00      	cmp	r2, #0
 80002d6:	f000 8090 	beq.w	80003fa <__udivmoddi4+0x202>
 80002da:	fab2 f682 	clz	r6, r2
 80002de:	2e00      	cmp	r6, #0
 80002e0:	f040 80a4 	bne.w	800042c <__udivmoddi4+0x234>
 80002e4:	1a8a      	subs	r2, r1, r2
 80002e6:	0c03      	lsrs	r3, r0, #16
 80002e8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002ec:	b280      	uxth	r0, r0
 80002ee:	b2bc      	uxth	r4, r7
 80002f0:	2101      	movs	r1, #1
 80002f2:	fbb2 fcfe 	udiv	ip, r2, lr
 80002f6:	fb0e 221c 	mls	r2, lr, ip, r2
 80002fa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002fe:	fb04 f20c 	mul.w	r2, r4, ip
 8000302:	429a      	cmp	r2, r3
 8000304:	d907      	bls.n	8000316 <__udivmoddi4+0x11e>
 8000306:	18fb      	adds	r3, r7, r3
 8000308:	f10c 38ff 	add.w	r8, ip, #4294967295
 800030c:	d202      	bcs.n	8000314 <__udivmoddi4+0x11c>
 800030e:	429a      	cmp	r2, r3
 8000310:	f200 80e0 	bhi.w	80004d4 <__udivmoddi4+0x2dc>
 8000314:	46c4      	mov	ip, r8
 8000316:	1a9b      	subs	r3, r3, r2
 8000318:	fbb3 f2fe 	udiv	r2, r3, lr
 800031c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000320:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000324:	fb02 f404 	mul.w	r4, r2, r4
 8000328:	429c      	cmp	r4, r3
 800032a:	d907      	bls.n	800033c <__udivmoddi4+0x144>
 800032c:	18fb      	adds	r3, r7, r3
 800032e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000332:	d202      	bcs.n	800033a <__udivmoddi4+0x142>
 8000334:	429c      	cmp	r4, r3
 8000336:	f200 80ca 	bhi.w	80004ce <__udivmoddi4+0x2d6>
 800033a:	4602      	mov	r2, r0
 800033c:	1b1b      	subs	r3, r3, r4
 800033e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000342:	e7a5      	b.n	8000290 <__udivmoddi4+0x98>
 8000344:	f1c1 0620 	rsb	r6, r1, #32
 8000348:	408b      	lsls	r3, r1
 800034a:	fa22 f706 	lsr.w	r7, r2, r6
 800034e:	431f      	orrs	r7, r3
 8000350:	fa0e f401 	lsl.w	r4, lr, r1
 8000354:	fa20 f306 	lsr.w	r3, r0, r6
 8000358:	fa2e fe06 	lsr.w	lr, lr, r6
 800035c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000360:	4323      	orrs	r3, r4
 8000362:	fa00 f801 	lsl.w	r8, r0, r1
 8000366:	fa1f fc87 	uxth.w	ip, r7
 800036a:	fbbe f0f9 	udiv	r0, lr, r9
 800036e:	0c1c      	lsrs	r4, r3, #16
 8000370:	fb09 ee10 	mls	lr, r9, r0, lr
 8000374:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000378:	fb00 fe0c 	mul.w	lr, r0, ip
 800037c:	45a6      	cmp	lr, r4
 800037e:	fa02 f201 	lsl.w	r2, r2, r1
 8000382:	d909      	bls.n	8000398 <__udivmoddi4+0x1a0>
 8000384:	193c      	adds	r4, r7, r4
 8000386:	f100 3aff 	add.w	sl, r0, #4294967295
 800038a:	f080 809c 	bcs.w	80004c6 <__udivmoddi4+0x2ce>
 800038e:	45a6      	cmp	lr, r4
 8000390:	f240 8099 	bls.w	80004c6 <__udivmoddi4+0x2ce>
 8000394:	3802      	subs	r0, #2
 8000396:	443c      	add	r4, r7
 8000398:	eba4 040e 	sub.w	r4, r4, lr
 800039c:	fa1f fe83 	uxth.w	lr, r3
 80003a0:	fbb4 f3f9 	udiv	r3, r4, r9
 80003a4:	fb09 4413 	mls	r4, r9, r3, r4
 80003a8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003ac:	fb03 fc0c 	mul.w	ip, r3, ip
 80003b0:	45a4      	cmp	ip, r4
 80003b2:	d908      	bls.n	80003c6 <__udivmoddi4+0x1ce>
 80003b4:	193c      	adds	r4, r7, r4
 80003b6:	f103 3eff 	add.w	lr, r3, #4294967295
 80003ba:	f080 8082 	bcs.w	80004c2 <__udivmoddi4+0x2ca>
 80003be:	45a4      	cmp	ip, r4
 80003c0:	d97f      	bls.n	80004c2 <__udivmoddi4+0x2ca>
 80003c2:	3b02      	subs	r3, #2
 80003c4:	443c      	add	r4, r7
 80003c6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003ca:	eba4 040c 	sub.w	r4, r4, ip
 80003ce:	fba0 ec02 	umull	lr, ip, r0, r2
 80003d2:	4564      	cmp	r4, ip
 80003d4:	4673      	mov	r3, lr
 80003d6:	46e1      	mov	r9, ip
 80003d8:	d362      	bcc.n	80004a0 <__udivmoddi4+0x2a8>
 80003da:	d05f      	beq.n	800049c <__udivmoddi4+0x2a4>
 80003dc:	b15d      	cbz	r5, 80003f6 <__udivmoddi4+0x1fe>
 80003de:	ebb8 0203 	subs.w	r2, r8, r3
 80003e2:	eb64 0409 	sbc.w	r4, r4, r9
 80003e6:	fa04 f606 	lsl.w	r6, r4, r6
 80003ea:	fa22 f301 	lsr.w	r3, r2, r1
 80003ee:	431e      	orrs	r6, r3
 80003f0:	40cc      	lsrs	r4, r1
 80003f2:	e9c5 6400 	strd	r6, r4, [r5]
 80003f6:	2100      	movs	r1, #0
 80003f8:	e74f      	b.n	800029a <__udivmoddi4+0xa2>
 80003fa:	fbb1 fcf2 	udiv	ip, r1, r2
 80003fe:	0c01      	lsrs	r1, r0, #16
 8000400:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000404:	b280      	uxth	r0, r0
 8000406:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800040a:	463b      	mov	r3, r7
 800040c:	4638      	mov	r0, r7
 800040e:	463c      	mov	r4, r7
 8000410:	46b8      	mov	r8, r7
 8000412:	46be      	mov	lr, r7
 8000414:	2620      	movs	r6, #32
 8000416:	fbb1 f1f7 	udiv	r1, r1, r7
 800041a:	eba2 0208 	sub.w	r2, r2, r8
 800041e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000422:	e766      	b.n	80002f2 <__udivmoddi4+0xfa>
 8000424:	4601      	mov	r1, r0
 8000426:	e718      	b.n	800025a <__udivmoddi4+0x62>
 8000428:	4610      	mov	r0, r2
 800042a:	e72c      	b.n	8000286 <__udivmoddi4+0x8e>
 800042c:	f1c6 0220 	rsb	r2, r6, #32
 8000430:	fa2e f302 	lsr.w	r3, lr, r2
 8000434:	40b7      	lsls	r7, r6
 8000436:	40b1      	lsls	r1, r6
 8000438:	fa20 f202 	lsr.w	r2, r0, r2
 800043c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000440:	430a      	orrs	r2, r1
 8000442:	fbb3 f8fe 	udiv	r8, r3, lr
 8000446:	b2bc      	uxth	r4, r7
 8000448:	fb0e 3318 	mls	r3, lr, r8, r3
 800044c:	0c11      	lsrs	r1, r2, #16
 800044e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000452:	fb08 f904 	mul.w	r9, r8, r4
 8000456:	40b0      	lsls	r0, r6
 8000458:	4589      	cmp	r9, r1
 800045a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800045e:	b280      	uxth	r0, r0
 8000460:	d93e      	bls.n	80004e0 <__udivmoddi4+0x2e8>
 8000462:	1879      	adds	r1, r7, r1
 8000464:	f108 3cff 	add.w	ip, r8, #4294967295
 8000468:	d201      	bcs.n	800046e <__udivmoddi4+0x276>
 800046a:	4589      	cmp	r9, r1
 800046c:	d81f      	bhi.n	80004ae <__udivmoddi4+0x2b6>
 800046e:	eba1 0109 	sub.w	r1, r1, r9
 8000472:	fbb1 f9fe 	udiv	r9, r1, lr
 8000476:	fb09 f804 	mul.w	r8, r9, r4
 800047a:	fb0e 1119 	mls	r1, lr, r9, r1
 800047e:	b292      	uxth	r2, r2
 8000480:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000484:	4542      	cmp	r2, r8
 8000486:	d229      	bcs.n	80004dc <__udivmoddi4+0x2e4>
 8000488:	18ba      	adds	r2, r7, r2
 800048a:	f109 31ff 	add.w	r1, r9, #4294967295
 800048e:	d2c4      	bcs.n	800041a <__udivmoddi4+0x222>
 8000490:	4542      	cmp	r2, r8
 8000492:	d2c2      	bcs.n	800041a <__udivmoddi4+0x222>
 8000494:	f1a9 0102 	sub.w	r1, r9, #2
 8000498:	443a      	add	r2, r7
 800049a:	e7be      	b.n	800041a <__udivmoddi4+0x222>
 800049c:	45f0      	cmp	r8, lr
 800049e:	d29d      	bcs.n	80003dc <__udivmoddi4+0x1e4>
 80004a0:	ebbe 0302 	subs.w	r3, lr, r2
 80004a4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004a8:	3801      	subs	r0, #1
 80004aa:	46e1      	mov	r9, ip
 80004ac:	e796      	b.n	80003dc <__udivmoddi4+0x1e4>
 80004ae:	eba7 0909 	sub.w	r9, r7, r9
 80004b2:	4449      	add	r1, r9
 80004b4:	f1a8 0c02 	sub.w	ip, r8, #2
 80004b8:	fbb1 f9fe 	udiv	r9, r1, lr
 80004bc:	fb09 f804 	mul.w	r8, r9, r4
 80004c0:	e7db      	b.n	800047a <__udivmoddi4+0x282>
 80004c2:	4673      	mov	r3, lr
 80004c4:	e77f      	b.n	80003c6 <__udivmoddi4+0x1ce>
 80004c6:	4650      	mov	r0, sl
 80004c8:	e766      	b.n	8000398 <__udivmoddi4+0x1a0>
 80004ca:	4608      	mov	r0, r1
 80004cc:	e6fd      	b.n	80002ca <__udivmoddi4+0xd2>
 80004ce:	443b      	add	r3, r7
 80004d0:	3a02      	subs	r2, #2
 80004d2:	e733      	b.n	800033c <__udivmoddi4+0x144>
 80004d4:	f1ac 0c02 	sub.w	ip, ip, #2
 80004d8:	443b      	add	r3, r7
 80004da:	e71c      	b.n	8000316 <__udivmoddi4+0x11e>
 80004dc:	4649      	mov	r1, r9
 80004de:	e79c      	b.n	800041a <__udivmoddi4+0x222>
 80004e0:	eba1 0109 	sub.w	r1, r1, r9
 80004e4:	46c4      	mov	ip, r8
 80004e6:	fbb1 f9fe 	udiv	r9, r1, lr
 80004ea:	fb09 f804 	mul.w	r8, r9, r4
 80004ee:	e7c4      	b.n	800047a <__udivmoddi4+0x282>

080004f0 <__aeabi_idiv0>:
 80004f0:	4770      	bx	lr
 80004f2:	bf00      	nop

080004f4 <dwm_read_reg_32>:
 *
	 read 4 octet registers
	 max reg id = 0x3F, to allow two MSBs for SPI header bits
 *
 */
uint32_t dwm_read_reg_32(uint8_t reg_id){
 80004f4:	b580      	push	{r7, lr}
 80004f6:	b08a      	sub	sp, #40	@ 0x28
 80004f8:	af02      	add	r7, sp, #8
 80004fa:	4603      	mov	r3, r0
 80004fc:	71fb      	strb	r3, [r7, #7]

	// SPI
	uint8_t tx[5] = {0};
 80004fe:	f107 0314 	add.w	r3, r7, #20
 8000502:	2200      	movs	r2, #0
 8000504:	601a      	str	r2, [r3, #0]
 8000506:	711a      	strb	r2, [r3, #4]
	uint8_t rx[5] = {0};
 8000508:	f107 030c 	add.w	r3, r7, #12
 800050c:	2200      	movs	r2, #0
 800050e:	601a      	str	r2, [r3, #0]
 8000510:	711a      	strb	r2, [r3, #4]
	uint32_t reg_read = 0; // temp
 8000512:	2300      	movs	r3, #0
 8000514:	61fb      	str	r3, [r7, #28]

	// Bit 7 = 0 (read)
	// Bit 6 = 0 (no sub index present)
	tx[0] = ((0 << SPI_OPERATION_OFFSET) | (0 << SPI_SUB_INDEX_PRESENT_OFFSET) | (reg_id & 0x3F));
 8000516:	79fb      	ldrb	r3, [r7, #7]
 8000518:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800051c:	b2db      	uxtb	r3, r3
 800051e:	753b      	strb	r3, [r7, #20]
    HAL_GPIO_WritePin(CS_N_GPIO_Port, CS_N_Pin, GPIO_PIN_RESET);
 8000520:	2200      	movs	r2, #0
 8000522:	2110      	movs	r1, #16
 8000524:	4811      	ldr	r0, [pc, #68]	@ (800056c <dwm_read_reg_32+0x78>)
 8000526:	f001 fa1b 	bl	8001960 <HAL_GPIO_WritePin>
    HAL_SPI_TransmitReceive(&hspi1, tx, rx, sizeof(tx), HAL_MAX_DELAY);
 800052a:	f107 020c 	add.w	r2, r7, #12
 800052e:	f107 0114 	add.w	r1, r7, #20
 8000532:	f04f 33ff 	mov.w	r3, #4294967295
 8000536:	9300      	str	r3, [sp, #0]
 8000538:	2305      	movs	r3, #5
 800053a:	480d      	ldr	r0, [pc, #52]	@ (8000570 <dwm_read_reg_32+0x7c>)
 800053c:	f004 fbe8 	bl	8004d10 <HAL_SPI_TransmitReceive>
    HAL_GPIO_WritePin(CS_N_GPIO_Port, CS_N_Pin, GPIO_PIN_SET);
 8000540:	2201      	movs	r2, #1
 8000542:	2110      	movs	r1, #16
 8000544:	4809      	ldr	r0, [pc, #36]	@ (800056c <dwm_read_reg_32+0x78>)
 8000546:	f001 fa0b 	bl	8001960 <HAL_GPIO_WritePin>

    // first byte has to be discarded (dummy)
    reg_read  = (rx[4] << 24) | (rx[3] << 16) | (rx[2] << 8) | rx[1];
 800054a:	7c3b      	ldrb	r3, [r7, #16]
 800054c:	061a      	lsls	r2, r3, #24
 800054e:	7bfb      	ldrb	r3, [r7, #15]
 8000550:	041b      	lsls	r3, r3, #16
 8000552:	431a      	orrs	r2, r3
 8000554:	7bbb      	ldrb	r3, [r7, #14]
 8000556:	021b      	lsls	r3, r3, #8
 8000558:	4313      	orrs	r3, r2
 800055a:	7b7a      	ldrb	r2, [r7, #13]
 800055c:	4313      	orrs	r3, r2
 800055e:	61fb      	str	r3, [r7, #28]

    return reg_read;
 8000560:	69fb      	ldr	r3, [r7, #28]

}
 8000562:	4618      	mov	r0, r3
 8000564:	3720      	adds	r7, #32
 8000566:	46bd      	mov	sp, r7
 8000568:	bd80      	pop	{r7, pc}
 800056a:	bf00      	nop
 800056c:	40020000 	.word	0x40020000
 8000570:	200000ec 	.word	0x200000ec

08000574 <dwm_read_reg>:


//////////////////////////////////////////////////////////////////////////////////////\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\

void dwm_read_reg(uint8_t reg_id, uint8_t *data, uint8_t len)
{
 8000574:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000578:	b08b      	sub	sp, #44	@ 0x2c
 800057a:	af02      	add	r7, sp, #8
 800057c:	4603      	mov	r3, r0
 800057e:	60b9      	str	r1, [r7, #8]
 8000580:	73fb      	strb	r3, [r7, #15]
 8000582:	4613      	mov	r3, r2
 8000584:	73bb      	strb	r3, [r7, #14]
 8000586:	466b      	mov	r3, sp
 8000588:	461e      	mov	r6, r3
    uint8_t tx[1 + len];
 800058a:	7bbb      	ldrb	r3, [r7, #14]
 800058c:	1c59      	adds	r1, r3, #1
 800058e:	1e4b      	subs	r3, r1, #1
 8000590:	61fb      	str	r3, [r7, #28]
 8000592:	460a      	mov	r2, r1
 8000594:	2300      	movs	r3, #0
 8000596:	603a      	str	r2, [r7, #0]
 8000598:	607b      	str	r3, [r7, #4]
 800059a:	f04f 0200 	mov.w	r2, #0
 800059e:	f04f 0300 	mov.w	r3, #0
 80005a2:	6878      	ldr	r0, [r7, #4]
 80005a4:	00c3      	lsls	r3, r0, #3
 80005a6:	6838      	ldr	r0, [r7, #0]
 80005a8:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 80005ac:	6838      	ldr	r0, [r7, #0]
 80005ae:	00c2      	lsls	r2, r0, #3
 80005b0:	460a      	mov	r2, r1
 80005b2:	2300      	movs	r3, #0
 80005b4:	4692      	mov	sl, r2
 80005b6:	469b      	mov	fp, r3
 80005b8:	f04f 0200 	mov.w	r2, #0
 80005bc:	f04f 0300 	mov.w	r3, #0
 80005c0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80005c4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80005c8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80005cc:	460b      	mov	r3, r1
 80005ce:	3307      	adds	r3, #7
 80005d0:	08db      	lsrs	r3, r3, #3
 80005d2:	00db      	lsls	r3, r3, #3
 80005d4:	ebad 0d03 	sub.w	sp, sp, r3
 80005d8:	ab02      	add	r3, sp, #8
 80005da:	3300      	adds	r3, #0
 80005dc:	61bb      	str	r3, [r7, #24]
    uint8_t rx[1 + len];
 80005de:	7bbb      	ldrb	r3, [r7, #14]
 80005e0:	1c59      	adds	r1, r3, #1
 80005e2:	1e4b      	subs	r3, r1, #1
 80005e4:	617b      	str	r3, [r7, #20]
 80005e6:	460a      	mov	r2, r1
 80005e8:	2300      	movs	r3, #0
 80005ea:	4690      	mov	r8, r2
 80005ec:	4699      	mov	r9, r3
 80005ee:	f04f 0200 	mov.w	r2, #0
 80005f2:	f04f 0300 	mov.w	r3, #0
 80005f6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80005fa:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80005fe:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8000602:	460a      	mov	r2, r1
 8000604:	2300      	movs	r3, #0
 8000606:	4614      	mov	r4, r2
 8000608:	461d      	mov	r5, r3
 800060a:	f04f 0200 	mov.w	r2, #0
 800060e:	f04f 0300 	mov.w	r3, #0
 8000612:	00eb      	lsls	r3, r5, #3
 8000614:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8000618:	00e2      	lsls	r2, r4, #3
 800061a:	460b      	mov	r3, r1
 800061c:	3307      	adds	r3, #7
 800061e:	08db      	lsrs	r3, r3, #3
 8000620:	00db      	lsls	r3, r3, #3
 8000622:	ebad 0d03 	sub.w	sp, sp, r3
 8000626:	ab02      	add	r3, sp, #8
 8000628:	3300      	adds	r3, #0
 800062a:	613b      	str	r3, [r7, #16]

    tx[0] = reg_id & 0x3F;  // read, no sub-index
 800062c:	7bfb      	ldrb	r3, [r7, #15]
 800062e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8000632:	b2da      	uxtb	r2, r3
 8000634:	69bb      	ldr	r3, [r7, #24]
 8000636:	701a      	strb	r2, [r3, #0]
    memset(&tx[1], 0, len);
 8000638:	69bb      	ldr	r3, [r7, #24]
 800063a:	3301      	adds	r3, #1
 800063c:	7bba      	ldrb	r2, [r7, #14]
 800063e:	2100      	movs	r1, #0
 8000640:	4618      	mov	r0, r3
 8000642:	f008 fc01 	bl	8008e48 <memset>

    HAL_GPIO_WritePin(CS_N_GPIO_Port, CS_N_Pin, GPIO_PIN_RESET);
 8000646:	2200      	movs	r2, #0
 8000648:	2110      	movs	r1, #16
 800064a:	4810      	ldr	r0, [pc, #64]	@ (800068c <dwm_read_reg+0x118>)
 800064c:	f001 f988 	bl	8001960 <HAL_GPIO_WritePin>
    HAL_SPI_TransmitReceive(&hspi1, tx, rx, 1 + len, HAL_MAX_DELAY);
 8000650:	7bbb      	ldrb	r3, [r7, #14]
 8000652:	b29b      	uxth	r3, r3
 8000654:	3301      	adds	r3, #1
 8000656:	b29b      	uxth	r3, r3
 8000658:	f04f 32ff 	mov.w	r2, #4294967295
 800065c:	9200      	str	r2, [sp, #0]
 800065e:	693a      	ldr	r2, [r7, #16]
 8000660:	69b9      	ldr	r1, [r7, #24]
 8000662:	480b      	ldr	r0, [pc, #44]	@ (8000690 <dwm_read_reg+0x11c>)
 8000664:	f004 fb54 	bl	8004d10 <HAL_SPI_TransmitReceive>
    HAL_GPIO_WritePin(CS_N_GPIO_Port, CS_N_Pin, GPIO_PIN_SET);
 8000668:	2201      	movs	r2, #1
 800066a:	2110      	movs	r1, #16
 800066c:	4807      	ldr	r0, [pc, #28]	@ (800068c <dwm_read_reg+0x118>)
 800066e:	f001 f977 	bl	8001960 <HAL_GPIO_WritePin>

    memcpy(data, &rx[1], len);
 8000672:	693b      	ldr	r3, [r7, #16]
 8000674:	3301      	adds	r3, #1
 8000676:	7bba      	ldrb	r2, [r7, #14]
 8000678:	4619      	mov	r1, r3
 800067a:	68b8      	ldr	r0, [r7, #8]
 800067c:	f008 fc28 	bl	8008ed0 <memcpy>
 8000680:	46b5      	mov	sp, r6
}
 8000682:	bf00      	nop
 8000684:	3724      	adds	r7, #36	@ 0x24
 8000686:	46bd      	mov	sp, r7
 8000688:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800068c:	40020000 	.word	0x40020000
 8000690:	200000ec 	.word	0x200000ec

08000694 <dwm_write_reg>:


void dwm_write_reg(uint8_t reg_id, uint8_t *data, uint8_t len)
{
 8000694:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000698:	b085      	sub	sp, #20
 800069a:	af00      	add	r7, sp, #0
 800069c:	4603      	mov	r3, r0
 800069e:	6039      	str	r1, [r7, #0]
 80006a0:	71fb      	strb	r3, [r7, #7]
 80006a2:	4613      	mov	r3, r2
 80006a4:	71bb      	strb	r3, [r7, #6]
 80006a6:	466b      	mov	r3, sp
 80006a8:	461e      	mov	r6, r3
    uint8_t tx[1 + len];
 80006aa:	79bb      	ldrb	r3, [r7, #6]
 80006ac:	1c59      	adds	r1, r3, #1
 80006ae:	1e4b      	subs	r3, r1, #1
 80006b0:	60fb      	str	r3, [r7, #12]
 80006b2:	460a      	mov	r2, r1
 80006b4:	2300      	movs	r3, #0
 80006b6:	4690      	mov	r8, r2
 80006b8:	4699      	mov	r9, r3
 80006ba:	f04f 0200 	mov.w	r2, #0
 80006be:	f04f 0300 	mov.w	r3, #0
 80006c2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80006c6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80006ca:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80006ce:	460a      	mov	r2, r1
 80006d0:	2300      	movs	r3, #0
 80006d2:	4614      	mov	r4, r2
 80006d4:	461d      	mov	r5, r3
 80006d6:	f04f 0200 	mov.w	r2, #0
 80006da:	f04f 0300 	mov.w	r3, #0
 80006de:	00eb      	lsls	r3, r5, #3
 80006e0:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80006e4:	00e2      	lsls	r2, r4, #3
 80006e6:	460b      	mov	r3, r1
 80006e8:	3307      	adds	r3, #7
 80006ea:	08db      	lsrs	r3, r3, #3
 80006ec:	00db      	lsls	r3, r3, #3
 80006ee:	ebad 0d03 	sub.w	sp, sp, r3
 80006f2:	466b      	mov	r3, sp
 80006f4:	3300      	adds	r3, #0
 80006f6:	60bb      	str	r3, [r7, #8]

    tx[0] = 0x80 | (reg_id & 0x3F);  // write bit = 1
 80006f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006fc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8000700:	b25b      	sxtb	r3, r3
 8000702:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000706:	b25b      	sxtb	r3, r3
 8000708:	b2da      	uxtb	r2, r3
 800070a:	68bb      	ldr	r3, [r7, #8]
 800070c:	701a      	strb	r2, [r3, #0]
    memcpy(&tx[1], data, len);
 800070e:	68bb      	ldr	r3, [r7, #8]
 8000710:	3301      	adds	r3, #1
 8000712:	79ba      	ldrb	r2, [r7, #6]
 8000714:	6839      	ldr	r1, [r7, #0]
 8000716:	4618      	mov	r0, r3
 8000718:	f008 fbda 	bl	8008ed0 <memcpy>

    HAL_GPIO_WritePin(CS_N_GPIO_Port, CS_N_Pin, GPIO_PIN_RESET);
 800071c:	2200      	movs	r2, #0
 800071e:	2110      	movs	r1, #16
 8000720:	480b      	ldr	r0, [pc, #44]	@ (8000750 <dwm_write_reg+0xbc>)
 8000722:	f001 f91d 	bl	8001960 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi1, tx, 1 + len, HAL_MAX_DELAY);
 8000726:	79bb      	ldrb	r3, [r7, #6]
 8000728:	b29b      	uxth	r3, r3
 800072a:	3301      	adds	r3, #1
 800072c:	b29a      	uxth	r2, r3
 800072e:	f04f 33ff 	mov.w	r3, #4294967295
 8000732:	68b9      	ldr	r1, [r7, #8]
 8000734:	4807      	ldr	r0, [pc, #28]	@ (8000754 <dwm_write_reg+0xc0>)
 8000736:	f004 f88e 	bl	8004856 <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(CS_N_GPIO_Port, CS_N_Pin, GPIO_PIN_SET);
 800073a:	2201      	movs	r2, #1
 800073c:	2110      	movs	r1, #16
 800073e:	4804      	ldr	r0, [pc, #16]	@ (8000750 <dwm_write_reg+0xbc>)
 8000740:	f001 f90e 	bl	8001960 <HAL_GPIO_WritePin>
 8000744:	46b5      	mov	sp, r6
}
 8000746:	bf00      	nop
 8000748:	3714      	adds	r7, #20
 800074a:	46bd      	mov	sp, r7
 800074c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8000750:	40020000 	.word	0x40020000
 8000754:	200000ec 	.word	0x200000ec

08000758 <dwm_write_reg_sub>:

void dwm_write_reg_sub(uint8_t reg_id,
                       uint16_t subaddr,
                       uint8_t *data,
                       uint16_t len)
{
 8000758:	b580      	push	{r7, lr}
 800075a:	b086      	sub	sp, #24
 800075c:	af00      	add	r7, sp, #0
 800075e:	60ba      	str	r2, [r7, #8]
 8000760:	461a      	mov	r2, r3
 8000762:	4603      	mov	r3, r0
 8000764:	73fb      	strb	r3, [r7, #15]
 8000766:	460b      	mov	r3, r1
 8000768:	81bb      	strh	r3, [r7, #12]
 800076a:	4613      	mov	r3, r2
 800076c:	80fb      	strh	r3, [r7, #6]
    uint8_t header[3];
    uint8_t header_len = 1;
 800076e:	2301      	movs	r3, #1
 8000770:	75fb      	strb	r3, [r7, #23]

    // First header byte: write + reg ID
    header[0] = 0x80 | (reg_id & 0x3F);
 8000772:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000776:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800077a:	b25b      	sxtb	r3, r3
 800077c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000780:	b25b      	sxtb	r3, r3
 8000782:	b2db      	uxtb	r3, r3
 8000784:	753b      	strb	r3, [r7, #20]

    if (subaddr != 0xFFFF) {  // sentinel = no subaddr
 8000786:	89bb      	ldrh	r3, [r7, #12]
 8000788:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800078c:	4293      	cmp	r3, r2
 800078e:	d01b      	beq.n	80007c8 <dwm_write_reg_sub+0x70>
        header[0] |= 0x40;    // subaddress flag
 8000790:	7d3b      	ldrb	r3, [r7, #20]
 8000792:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000796:	b2db      	uxtb	r3, r3
 8000798:	753b      	strb	r3, [r7, #20]

        header[1] = subaddr & 0x7F;
 800079a:	89bb      	ldrh	r3, [r7, #12]
 800079c:	b2db      	uxtb	r3, r3
 800079e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80007a2:	b2db      	uxtb	r3, r3
 80007a4:	757b      	strb	r3, [r7, #21]
        header_len = 2;
 80007a6:	2302      	movs	r3, #2
 80007a8:	75fb      	strb	r3, [r7, #23]

        if (subaddr > 0x7F) {
 80007aa:	89bb      	ldrh	r3, [r7, #12]
 80007ac:	2b7f      	cmp	r3, #127	@ 0x7f
 80007ae:	d90b      	bls.n	80007c8 <dwm_write_reg_sub+0x70>
            header[1] |= 0x80;
 80007b0:	7d7b      	ldrb	r3, [r7, #21]
 80007b2:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80007b6:	b2db      	uxtb	r3, r3
 80007b8:	757b      	strb	r3, [r7, #21]
            header[2] = (subaddr >> 7) & 0xFF;
 80007ba:	89bb      	ldrh	r3, [r7, #12]
 80007bc:	09db      	lsrs	r3, r3, #7
 80007be:	b29b      	uxth	r3, r3
 80007c0:	b2db      	uxtb	r3, r3
 80007c2:	75bb      	strb	r3, [r7, #22]
            header_len = 3;
 80007c4:	2303      	movs	r3, #3
 80007c6:	75fb      	strb	r3, [r7, #23]
        }
    }

    HAL_GPIO_WritePin(CS_N_GPIO_Port, CS_N_Pin, GPIO_PIN_RESET);
 80007c8:	2200      	movs	r2, #0
 80007ca:	2110      	movs	r1, #16
 80007cc:	480d      	ldr	r0, [pc, #52]	@ (8000804 <dwm_write_reg_sub+0xac>)
 80007ce:	f001 f8c7 	bl	8001960 <HAL_GPIO_WritePin>

    HAL_SPI_Transmit(&hspi1, header, header_len, HAL_MAX_DELAY);
 80007d2:	7dfb      	ldrb	r3, [r7, #23]
 80007d4:	b29a      	uxth	r2, r3
 80007d6:	f107 0114 	add.w	r1, r7, #20
 80007da:	f04f 33ff 	mov.w	r3, #4294967295
 80007de:	480a      	ldr	r0, [pc, #40]	@ (8000808 <dwm_write_reg_sub+0xb0>)
 80007e0:	f004 f839 	bl	8004856 <HAL_SPI_Transmit>
    HAL_SPI_Transmit(&hspi1, data, len, HAL_MAX_DELAY);
 80007e4:	88fa      	ldrh	r2, [r7, #6]
 80007e6:	f04f 33ff 	mov.w	r3, #4294967295
 80007ea:	68b9      	ldr	r1, [r7, #8]
 80007ec:	4806      	ldr	r0, [pc, #24]	@ (8000808 <dwm_write_reg_sub+0xb0>)
 80007ee:	f004 f832 	bl	8004856 <HAL_SPI_Transmit>

    HAL_GPIO_WritePin(CS_N_GPIO_Port, CS_N_Pin, GPIO_PIN_SET);
 80007f2:	2201      	movs	r2, #1
 80007f4:	2110      	movs	r1, #16
 80007f6:	4803      	ldr	r0, [pc, #12]	@ (8000804 <dwm_write_reg_sub+0xac>)
 80007f8:	f001 f8b2 	bl	8001960 <HAL_GPIO_WritePin>
}
 80007fc:	bf00      	nop
 80007fe:	3718      	adds	r7, #24
 8000800:	46bd      	mov	sp, r7
 8000802:	bd80      	pop	{r7, pc}
 8000804:	40020000 	.word	0x40020000
 8000808:	200000ec 	.word	0x200000ec

0800080c <dwm_read_reg_sub>:

void dwm_read_reg_sub(uint8_t reg_id,
                      uint16_t subaddr,
                      uint8_t *data,
                      uint16_t len)
{
 800080c:	b580      	push	{r7, lr}
 800080e:	b086      	sub	sp, #24
 8000810:	af00      	add	r7, sp, #0
 8000812:	60ba      	str	r2, [r7, #8]
 8000814:	461a      	mov	r2, r3
 8000816:	4603      	mov	r3, r0
 8000818:	73fb      	strb	r3, [r7, #15]
 800081a:	460b      	mov	r3, r1
 800081c:	81bb      	strh	r3, [r7, #12]
 800081e:	4613      	mov	r3, r2
 8000820:	80fb      	strh	r3, [r7, #6]
    uint8_t header[3];
    uint8_t header_len = 1;
 8000822:	2301      	movs	r3, #1
 8000824:	75fb      	strb	r3, [r7, #23]

    // Base read header
    header[0] = reg_id & 0x3F;
 8000826:	7bfb      	ldrb	r3, [r7, #15]
 8000828:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800082c:	b2db      	uxtb	r3, r3
 800082e:	753b      	strb	r3, [r7, #20]

    // Add sub-address if requested
    if (subaddr != 0xFFFF) {   // sentinel: no subaddress
 8000830:	89bb      	ldrh	r3, [r7, #12]
 8000832:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000836:	4293      	cmp	r3, r2
 8000838:	d01b      	beq.n	8000872 <dwm_read_reg_sub+0x66>
        header[0] |= 0x40;     // sub-address flag
 800083a:	7d3b      	ldrb	r3, [r7, #20]
 800083c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000840:	b2db      	uxtb	r3, r3
 8000842:	753b      	strb	r3, [r7, #20]

        header[1] = subaddr & 0x7F;
 8000844:	89bb      	ldrh	r3, [r7, #12]
 8000846:	b2db      	uxtb	r3, r3
 8000848:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800084c:	b2db      	uxtb	r3, r3
 800084e:	757b      	strb	r3, [r7, #21]
        header_len = 2;
 8000850:	2302      	movs	r3, #2
 8000852:	75fb      	strb	r3, [r7, #23]

        if (subaddr > 0x7F) {
 8000854:	89bb      	ldrh	r3, [r7, #12]
 8000856:	2b7f      	cmp	r3, #127	@ 0x7f
 8000858:	d90b      	bls.n	8000872 <dwm_read_reg_sub+0x66>
            header[1] |= 0x80;           // extension flag
 800085a:	7d7b      	ldrb	r3, [r7, #21]
 800085c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000860:	b2db      	uxtb	r3, r3
 8000862:	757b      	strb	r3, [r7, #21]
            header[2] = subaddr >> 7;
 8000864:	89bb      	ldrh	r3, [r7, #12]
 8000866:	09db      	lsrs	r3, r3, #7
 8000868:	b29b      	uxth	r3, r3
 800086a:	b2db      	uxtb	r3, r3
 800086c:	75bb      	strb	r3, [r7, #22]
            header_len = 3;
 800086e:	2303      	movs	r3, #3
 8000870:	75fb      	strb	r3, [r7, #23]
        }
    }

    HAL_GPIO_WritePin(CS_N_GPIO_Port, CS_N_Pin, GPIO_PIN_RESET);
 8000872:	2200      	movs	r2, #0
 8000874:	2110      	movs	r1, #16
 8000876:	480e      	ldr	r0, [pc, #56]	@ (80008b0 <dwm_read_reg_sub+0xa4>)
 8000878:	f001 f872 	bl	8001960 <HAL_GPIO_WritePin>

    // Send header
    HAL_SPI_Transmit(&hspi1, header, header_len, HAL_MAX_DELAY);
 800087c:	7dfb      	ldrb	r3, [r7, #23]
 800087e:	b29a      	uxth	r2, r3
 8000880:	f107 0114 	add.w	r1, r7, #20
 8000884:	f04f 33ff 	mov.w	r3, #4294967295
 8000888:	480a      	ldr	r0, [pc, #40]	@ (80008b4 <dwm_read_reg_sub+0xa8>)
 800088a:	f003 ffe4 	bl	8004856 <HAL_SPI_Transmit>

    // Receive data
    HAL_SPI_Receive(&hspi1, data, len, HAL_MAX_DELAY);
 800088e:	88fa      	ldrh	r2, [r7, #6]
 8000890:	f04f 33ff 	mov.w	r3, #4294967295
 8000894:	68b9      	ldr	r1, [r7, #8]
 8000896:	4807      	ldr	r0, [pc, #28]	@ (80008b4 <dwm_read_reg_sub+0xa8>)
 8000898:	f004 f921 	bl	8004ade <HAL_SPI_Receive>

    HAL_GPIO_WritePin(CS_N_GPIO_Port, CS_N_Pin, GPIO_PIN_SET);
 800089c:	2201      	movs	r2, #1
 800089e:	2110      	movs	r1, #16
 80008a0:	4803      	ldr	r0, [pc, #12]	@ (80008b0 <dwm_read_reg_sub+0xa4>)
 80008a2:	f001 f85d 	bl	8001960 <HAL_GPIO_WritePin>
}
 80008a6:	bf00      	nop
 80008a8:	3718      	adds	r7, #24
 80008aa:	46bd      	mov	sp, r7
 80008ac:	bd80      	pop	{r7, pc}
 80008ae:	bf00      	nop
 80008b0:	40020000 	.word	0x40020000
 80008b4:	200000ec 	.word	0x200000ec

080008b8 <dwm_reset>:




void dwm_reset(void)
{
 80008b8:	b580      	push	{r7, lr}
 80008ba:	af00      	add	r7, sp, #0


    HAL_GPIO_WritePin(DWM_RESET_N_GPIO_Port,
 80008bc:	2200      	movs	r2, #0
 80008be:	2104      	movs	r1, #4
 80008c0:	4807      	ldr	r0, [pc, #28]	@ (80008e0 <dwm_reset+0x28>)
 80008c2:	f001 f84d 	bl	8001960 <HAL_GPIO_WritePin>
                      DWM_RESET_N_Pin,
                      GPIO_PIN_RESET);

    HAL_Delay(1);   // 1ms is more than enough
 80008c6:	2001      	movs	r0, #1
 80008c8:	f000 fd78 	bl	80013bc <HAL_Delay>

    // Release reset (Hi-Z because open-drain)
    HAL_GPIO_WritePin(DWM_RESET_N_GPIO_Port,
 80008cc:	2201      	movs	r2, #1
 80008ce:	2104      	movs	r1, #4
 80008d0:	4803      	ldr	r0, [pc, #12]	@ (80008e0 <dwm_reset+0x28>)
 80008d2:	f001 f845 	bl	8001960 <HAL_GPIO_WritePin>
                      DWM_RESET_N_Pin,
                      GPIO_PIN_SET);

    HAL_Delay(10);   // allow DW1000 time to boot
 80008d6:	200a      	movs	r0, #10
 80008d8:	f000 fd70 	bl	80013bc <HAL_Delay>
}
 80008dc:	bf00      	nop
 80008de:	bd80      	pop	{r7, pc}
 80008e0:	40020000 	.word	0x40020000

080008e4 <dwm_read_sys_state>:


uint32_t dwm_read_sys_state(void)
{
 80008e4:	b580      	push	{r7, lr}
 80008e6:	b082      	sub	sp, #8
 80008e8:	af00      	add	r7, sp, #0
    uint8_t tx[2] = {0};
 80008ea:	2300      	movs	r3, #0
 80008ec:	80bb      	strh	r3, [r7, #4]
    uint8_t rx[4] = {0};
 80008ee:	2300      	movs	r3, #0
 80008f0:	603b      	str	r3, [r7, #0]

    tx[0] = 0x19;  // SYS_STATE register ID
 80008f2:	2319      	movs	r3, #25
 80008f4:	713b      	strb	r3, [r7, #4]
    tx[1] = 0x00;  // sub-address
 80008f6:	2300      	movs	r3, #0
 80008f8:	717b      	strb	r3, [r7, #5]

    HAL_GPIO_WritePin(CS_N_GPIO_Port, CS_N_Pin, GPIO_PIN_RESET);
 80008fa:	2200      	movs	r2, #0
 80008fc:	2110      	movs	r1, #16
 80008fe:	4812      	ldr	r0, [pc, #72]	@ (8000948 <dwm_read_sys_state+0x64>)
 8000900:	f001 f82e 	bl	8001960 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi1, tx, 2, HAL_MAX_DELAY);
 8000904:	1d39      	adds	r1, r7, #4
 8000906:	f04f 33ff 	mov.w	r3, #4294967295
 800090a:	2202      	movs	r2, #2
 800090c:	480f      	ldr	r0, [pc, #60]	@ (800094c <dwm_read_sys_state+0x68>)
 800090e:	f003 ffa2 	bl	8004856 <HAL_SPI_Transmit>
    HAL_SPI_Receive(&hspi1, rx, 4, HAL_MAX_DELAY);
 8000912:	4639      	mov	r1, r7
 8000914:	f04f 33ff 	mov.w	r3, #4294967295
 8000918:	2204      	movs	r2, #4
 800091a:	480c      	ldr	r0, [pc, #48]	@ (800094c <dwm_read_sys_state+0x68>)
 800091c:	f004 f8df 	bl	8004ade <HAL_SPI_Receive>
    HAL_GPIO_WritePin(CS_N_GPIO_Port, CS_N_Pin, GPIO_PIN_SET);
 8000920:	2201      	movs	r2, #1
 8000922:	2110      	movs	r1, #16
 8000924:	4808      	ldr	r0, [pc, #32]	@ (8000948 <dwm_read_sys_state+0x64>)
 8000926:	f001 f81b 	bl	8001960 <HAL_GPIO_WritePin>

    return (rx[3] << 24) | (rx[2] << 16) | (rx[1] << 8) | rx[0];
 800092a:	78fb      	ldrb	r3, [r7, #3]
 800092c:	061a      	lsls	r2, r3, #24
 800092e:	78bb      	ldrb	r3, [r7, #2]
 8000930:	041b      	lsls	r3, r3, #16
 8000932:	431a      	orrs	r2, r3
 8000934:	787b      	ldrb	r3, [r7, #1]
 8000936:	021b      	lsls	r3, r3, #8
 8000938:	4313      	orrs	r3, r2
 800093a:	783a      	ldrb	r2, [r7, #0]
 800093c:	4313      	orrs	r3, r2
}
 800093e:	4618      	mov	r0, r3
 8000940:	3708      	adds	r7, #8
 8000942:	46bd      	mov	sp, r7
 8000944:	bd80      	pop	{r7, pc}
 8000946:	bf00      	nop
 8000948:	40020000 	.word	0x40020000
 800094c:	200000ec 	.word	0x200000ec

08000950 <modify_default_config>:
/*
 * SPI lets u read more than the reg if octets do not match
 */


void modify_default_config(void){
 8000950:	b580      	push	{r7, lr}
 8000952:	b08c      	sub	sp, #48	@ 0x30
 8000954:	af00      	add	r7, sp, #0

	//1. AGC Tune1 - 2 octets
	uint8_t current_agc1_config[2] = {0};
 8000956:	2300      	movs	r3, #0
 8000958:	85bb      	strh	r3, [r7, #44]	@ 0x2c
	dwm_read_reg_sub(0x23,0x04,current_agc1_config,2);
 800095a:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 800095e:	2302      	movs	r3, #2
 8000960:	2104      	movs	r1, #4
 8000962:	2023      	movs	r0, #35	@ 0x23
 8000964:	f7ff ff52 	bl	800080c <dwm_read_reg_sub>

	current_agc1_config[0] = 0x70;
 8000968:	2370      	movs	r3, #112	@ 0x70
 800096a:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
	current_agc1_config[1] = 0x88;
 800096e:	2388      	movs	r3, #136	@ 0x88
 8000970:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d

	dwm_write_reg_sub(0x23,0x04,current_agc1_config,2);
 8000974:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 8000978:	2302      	movs	r3, #2
 800097a:	2104      	movs	r1, #4
 800097c:	2023      	movs	r0, #35	@ 0x23
 800097e:	f7ff feeb 	bl	8000758 <dwm_write_reg_sub>
	dwm_read_reg_sub(0x23,0x04,current_agc1_config,2);
 8000982:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 8000986:	2302      	movs	r3, #2
 8000988:	2104      	movs	r1, #4
 800098a:	2023      	movs	r0, #35	@ 0x23
 800098c:	f7ff ff3e 	bl	800080c <dwm_read_reg_sub>


	//2.AGC Tune2 (4 oct)
	uint8_t new_agc2_config[4] = {0x07,0xa9,0x02,0x25};
 8000990:	4b44      	ldr	r3, [pc, #272]	@ (8000aa4 <modify_default_config+0x154>)
 8000992:	62bb      	str	r3, [r7, #40]	@ 0x28
	dwm_write_reg_sub(0x23,0x0c,new_agc2_config,4);
 8000994:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8000998:	2304      	movs	r3, #4
 800099a:	210c      	movs	r1, #12
 800099c:	2023      	movs	r0, #35	@ 0x23
 800099e:	f7ff fedb 	bl	8000758 <dwm_write_reg_sub>

	//	//3. DRX_Tune_2 (4 oct)
	uint8_t new_drx2_config[4] = {0x2d,0x00,0x1a,0x31};
 80009a2:	4b41      	ldr	r3, [pc, #260]	@ (8000aa8 <modify_default_config+0x158>)
 80009a4:	627b      	str	r3, [r7, #36]	@ 0x24
	dwm_write_reg_sub(0x27,0x08,new_drx2_config,4);
 80009a6:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 80009aa:	2304      	movs	r3, #4
 80009ac:	2108      	movs	r1, #8
 80009ae:	2027      	movs	r0, #39	@ 0x27
 80009b0:	f7ff fed2 	bl	8000758 <dwm_write_reg_sub>

	//4. NTM
	uint8_t lde_cfg_1[1] = {0};
 80009b4:	2300      	movs	r3, #0
 80009b6:	f887 3020 	strb.w	r3, [r7, #32]
	dwm_read_reg_sub(0x2E,0x0806,lde_cfg_1,1);
 80009ba:	f107 0220 	add.w	r2, r7, #32
 80009be:	2301      	movs	r3, #1
 80009c0:	f640 0106 	movw	r1, #2054	@ 0x806
 80009c4:	202e      	movs	r0, #46	@ 0x2e
 80009c6:	f7ff ff21 	bl	800080c <dwm_read_reg_sub>
	lde_cfg_1[0] = (lde_cfg_1[0] & ~0x1F) | (0x0D & 0x1F);
 80009ca:	f897 3020 	ldrb.w	r3, [r7, #32]
 80009ce:	b25b      	sxtb	r3, r3
 80009d0:	f023 031f 	bic.w	r3, r3, #31
 80009d4:	b25b      	sxtb	r3, r3
 80009d6:	f043 030d 	orr.w	r3, r3, #13
 80009da:	b25b      	sxtb	r3, r3
 80009dc:	b2db      	uxtb	r3, r3
 80009de:	f887 3020 	strb.w	r3, [r7, #32]
	dwm_write_reg_sub(0x2E,0x0806,lde_cfg_1,1);
 80009e2:	f107 0220 	add.w	r2, r7, #32
 80009e6:	2301      	movs	r3, #1
 80009e8:	f640 0106 	movw	r1, #2054	@ 0x806
 80009ec:	202e      	movs	r0, #46	@ 0x2e
 80009ee:	f7ff feb3 	bl	8000758 <dwm_write_reg_sub>

//	5.LDE Config 2
	uint8_t lde_cfg_2[2] = {0x07,0x16};
 80009f2:	f241 6307 	movw	r3, #5639	@ 0x1607
 80009f6:	83bb      	strh	r3, [r7, #28]
	dwm_write_reg_sub(0x2E,0x1806,lde_cfg_2,2);
 80009f8:	f107 021c 	add.w	r2, r7, #28
 80009fc:	2302      	movs	r3, #2
 80009fe:	f641 0106 	movw	r1, #6150	@ 0x1806
 8000a02:	202e      	movs	r0, #46	@ 0x2e
 8000a04:	f7ff fea8 	bl	8000758 <dwm_write_reg_sub>

//	//6. Tx Power
	uint8_t tx_power_ctrl[4] ={0x48,0x28,0x08,0x0e};
 8000a08:	4b28      	ldr	r3, [pc, #160]	@ (8000aac <modify_default_config+0x15c>)
 8000a0a:	61bb      	str	r3, [r7, #24]
	dwm_write_reg_sub(0x1E,0x00,tx_power_ctrl,4);
 8000a0c:	f107 0218 	add.w	r2, r7, #24
 8000a10:	2304      	movs	r3, #4
 8000a12:	2100      	movs	r1, #0
 8000a14:	201e      	movs	r0, #30
 8000a16:	f7ff fe9f 	bl	8000758 <dwm_write_reg_sub>


//	7. RF_TXCTRL (3 oct)
//	 DATASHEET_UNCLEAR (refer pg 153)
//	 The data sheet says set 24 bits,  last oct is reserved and set to 0x00 but when reading it has 0xde, might have to set to 0x00 of issues
	uint8_t rf_txctrl[3] = {0xe3,0x3f,0x1e};
 8000a1a:	4a25      	ldr	r2, [pc, #148]	@ (8000ab0 <modify_default_config+0x160>)
 8000a1c:	f107 0314 	add.w	r3, r7, #20
 8000a20:	6812      	ldr	r2, [r2, #0]
 8000a22:	4611      	mov	r1, r2
 8000a24:	8019      	strh	r1, [r3, #0]
 8000a26:	3302      	adds	r3, #2
 8000a28:	0c12      	lsrs	r2, r2, #16
 8000a2a:	701a      	strb	r2, [r3, #0]
	dwm_write_reg_sub(0x28,0x0c,rf_txctrl,3);
 8000a2c:	f107 0214 	add.w	r2, r7, #20
 8000a30:	2303      	movs	r3, #3
 8000a32:	210c      	movs	r1, #12
 8000a34:	2028      	movs	r0, #40	@ 0x28
 8000a36:	f7ff fe8f 	bl	8000758 <dwm_write_reg_sub>

//	8.TC_PGDELAY (1 oct)
	uint8_t tc_pgdelay[1] = {0xc0};
 8000a3a:	23c0      	movs	r3, #192	@ 0xc0
 8000a3c:	743b      	strb	r3, [r7, #16]
	dwm_write_reg_sub(0x2A,0x0b,tc_pgdelay,1);
 8000a3e:	f107 0210 	add.w	r2, r7, #16
 8000a42:	2301      	movs	r3, #1
 8000a44:	210b      	movs	r1, #11
 8000a46:	202a      	movs	r0, #42	@ 0x2a
 8000a48:	f7ff fe86 	bl	8000758 <dwm_write_reg_sub>

//	9.PLL_TUNE (1 oct)
	uint8_t fs_pll_tune[1] = {0xbe};
 8000a4c:	23be      	movs	r3, #190	@ 0xbe
 8000a4e:	733b      	strb	r3, [r7, #12]
	dwm_write_reg_sub(0x2b,0x0b,fs_pll_tune,1);
 8000a50:	f107 020c 	add.w	r2, r7, #12
 8000a54:	2301      	movs	r3, #1
 8000a56:	210b      	movs	r1, #11
 8000a58:	202b      	movs	r0, #43	@ 0x2b
 8000a5a:	f7ff fe7d 	bl	8000758 <dwm_write_reg_sub>

//	10. LDE_LOAD
	//NOTE: refer page 176 for ldeload instruction if waking up from sleep/deep sleep

	//L1 - write to PMSC Control0 lower 16 bits
	uint8_t pmsc_ctrl_0_lower_2_oct[2] = {0x01,0x03};
 8000a5e:	f240 3301 	movw	r3, #769	@ 0x301
 8000a62:	813b      	strh	r3, [r7, #8]
	dwm_write_reg_sub(0x36, 0x00, pmsc_ctrl_0_lower_2_oct, 2);
 8000a64:	f107 0208 	add.w	r2, r7, #8
 8000a68:	2302      	movs	r3, #2
 8000a6a:	2100      	movs	r1, #0
 8000a6c:	2036      	movs	r0, #54	@ 0x36
 8000a6e:	f7ff fe73 	bl	8000758 <dwm_write_reg_sub>

	//L2 - set OTP control LDELOAD bit (write entire reg)
	uint8_t otp_control[2] = {0x00,0x80};
 8000a72:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000a76:	80bb      	strh	r3, [r7, #4]
	dwm_write_reg_sub(0x2d, 0x06, otp_control, 2);
 8000a78:	1d3a      	adds	r2, r7, #4
 8000a7a:	2302      	movs	r3, #2
 8000a7c:	2106      	movs	r1, #6
 8000a7e:	202d      	movs	r0, #45	@ 0x2d
 8000a80:	f7ff fe6a 	bl	8000758 <dwm_write_reg_sub>

	//Wait 150us
	HAL_Delay(1);
 8000a84:	2001      	movs	r0, #1
 8000a86:	f000 fc99 	bl	80013bc <HAL_Delay>

	// L-3
	uint8_t pmsc_ctrl_0_lower_2_oct_L3[2] = {0x00,0x02};
 8000a8a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000a8e:	803b      	strh	r3, [r7, #0]
	dwm_write_reg_sub(0x36, 0x00, pmsc_ctrl_0_lower_2_oct_L3, 2);
 8000a90:	463a      	mov	r2, r7
 8000a92:	2302      	movs	r3, #2
 8000a94:	2100      	movs	r1, #0
 8000a96:	2036      	movs	r0, #54	@ 0x36
 8000a98:	f7ff fe5e 	bl	8000758 <dwm_write_reg_sub>


// 10.LDO TUNE
	//NOTE: can be skipped ig
}
 8000a9c:	bf00      	nop
 8000a9e:	3730      	adds	r7, #48	@ 0x30
 8000aa0:	46bd      	mov	sp, r7
 8000aa2:	bd80      	pop	{r7, pc}
 8000aa4:	2502a907 	.word	0x2502a907
 8000aa8:	311a002d 	.word	0x311a002d
 8000aac:	0e082848 	.word	0x0e082848
 8000ab0:	08008fa0 	.word	0x08008fa0

08000ab4 <transmit>:



void transmit(){
 8000ab4:	b580      	push	{r7, lr}
 8000ab6:	b084      	sub	sp, #16
 8000ab8:	af00      	add	r7, sp, #0
	 *
	 */


	// WRITE DATA TO TX BUFFER
	uint8_t tx_data[4] ={0xAA,0xBB,0xCC,0xDD};
 8000aba:	4b22      	ldr	r3, [pc, #136]	@ (8000b44 <transmit+0x90>)
 8000abc:	60fb      	str	r3, [r7, #12]
	dwm_write_reg(0x09, tx_data, 4);
 8000abe:	f107 030c 	add.w	r3, r7, #12
 8000ac2:	2204      	movs	r2, #4
 8000ac4:	4619      	mov	r1, r3
 8000ac6:	2009      	movs	r0, #9
 8000ac8:	f7ff fde4 	bl	8000694 <dwm_write_reg>

	//SET FRAME LENGTH AND PREAMBLE LENGTH
	uint8_t tx_frame_control[5] = {0};
 8000acc:	1d3b      	adds	r3, r7, #4
 8000ace:	2200      	movs	r2, #0
 8000ad0:	601a      	str	r2, [r3, #0]
 8000ad2:	711a      	strb	r2, [r3, #4]
	dwm_read_reg(0x08, tx_frame_control, 5);
 8000ad4:	1d3b      	adds	r3, r7, #4
 8000ad6:	2205      	movs	r2, #5
 8000ad8:	4619      	mov	r1, r3
 8000ada:	2008      	movs	r0, #8
 8000adc:	f7ff fd4a 	bl	8000574 <dwm_read_reg>
	// fr_len = 4 + 2 =
	// Set frame length
	tx_frame_control[0] &= 0x80;
 8000ae0:	793b      	ldrb	r3, [r7, #4]
 8000ae2:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8000ae6:	b2db      	uxtb	r3, r3
 8000ae8:	713b      	strb	r3, [r7, #4]
	tx_frame_control[0] |= 6;
 8000aea:	793b      	ldrb	r3, [r7, #4]
 8000aec:	f043 0306 	orr.w	r3, r3, #6
 8000af0:	b2db      	uxtb	r3, r3
 8000af2:	713b      	strb	r3, [r7, #4]
	// Set TXPSR=10, PE=00
	tx_frame_control[2] &= ~(0x3C);
 8000af4:	79bb      	ldrb	r3, [r7, #6]
 8000af6:	f023 033c 	bic.w	r3, r3, #60	@ 0x3c
 8000afa:	b2db      	uxtb	r3, r3
 8000afc:	71bb      	strb	r3, [r7, #6]
	tx_frame_control[2] |= (0b10 << 2);
 8000afe:	79bb      	ldrb	r3, [r7, #6]
 8000b00:	f043 0308 	orr.w	r3, r3, #8
 8000b04:	b2db      	uxtb	r3, r3
 8000b06:	71bb      	strb	r3, [r7, #6]
	dwm_write_reg(0x08, tx_frame_control, 5);
 8000b08:	1d3b      	adds	r3, r7, #4
 8000b0a:	2205      	movs	r2, #5
 8000b0c:	4619      	mov	r1, r3
 8000b0e:	2008      	movs	r0, #8
 8000b10:	f7ff fdc0 	bl	8000694 <dwm_write_reg>


	//TRASMIT
	uint8_t sys_ctrl[4] = {0};
 8000b14:	2300      	movs	r3, #0
 8000b16:	603b      	str	r3, [r7, #0]
	dwm_read_reg(0x0D, sys_ctrl, 4);
 8000b18:	463b      	mov	r3, r7
 8000b1a:	2204      	movs	r2, #4
 8000b1c:	4619      	mov	r1, r3
 8000b1e:	200d      	movs	r0, #13
 8000b20:	f7ff fd28 	bl	8000574 <dwm_read_reg>
	sys_ctrl[0] |= (1 << 1);
 8000b24:	783b      	ldrb	r3, [r7, #0]
 8000b26:	f043 0302 	orr.w	r3, r3, #2
 8000b2a:	b2db      	uxtb	r3, r3
 8000b2c:	703b      	strb	r3, [r7, #0]
	dwm_write_reg(0x0D, sys_ctrl, 4);
 8000b2e:	463b      	mov	r3, r7
 8000b30:	2204      	movs	r2, #4
 8000b32:	4619      	mov	r1, r3
 8000b34:	200d      	movs	r0, #13
 8000b36:	f7ff fdad 	bl	8000694 <dwm_write_reg>



}
 8000b3a:	bf00      	nop
 8000b3c:	3710      	adds	r7, #16
 8000b3e:	46bd      	mov	sp, r7
 8000b40:	bd80      	pop	{r7, pc}
 8000b42:	bf00      	nop
 8000b44:	ddccbbaa 	.word	0xddccbbaa

08000b48 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000b48:	b580      	push	{r7, lr}
 8000b4a:	b08a      	sub	sp, #40	@ 0x28
 8000b4c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000b4e:	f000 fbc3 	bl	80012d8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000b52:	f000 f859 	bl	8000c08 <SystemClock_Config>
//  HAL_Delay(1000); // to allow pll to lock

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000b56:	f000 f925 	bl	8000da4 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000b5a:	f000 f8bf 	bl	8000cdc <MX_I2C1_Init>
  MX_SPI1_Init();
 8000b5e:	f000 f8eb 	bl	8000d38 <MX_SPI1_Init>
  MX_USB_HOST_Init();
 8000b62:	f007 fdbb 	bl	80086dc <MX_USB_HOST_Init>
  /* USER CODE BEGIN 2 */

  HAL_Delay(10);
 8000b66:	200a      	movs	r0, #10
 8000b68:	f000 fc28 	bl	80013bc <HAL_Delay>
  dwm_reset();
 8000b6c:	f7ff fea4 	bl	80008b8 <dwm_reset>
  uint32_t id = dwm_read_reg_32(DEV_ID);
 8000b70:	2000      	movs	r0, #0
 8000b72:	f7ff fcbf 	bl	80004f4 <dwm_read_reg_32>
 8000b76:	61b8      	str	r0, [r7, #24]

  int count = 0;
 8000b78:	2300      	movs	r3, #0
 8000b7a:	627b      	str	r3, [r7, #36]	@ 0x24
//  int run_count = 0;
  int clk_pll_error_count = 0;
 8000b7c:	2300      	movs	r3, #0
 8000b7e:	623b      	str	r3, [r7, #32]
  int txfrs_error_count = 0;
 8000b80:	2300      	movs	r3, #0
 8000b82:	61fb      	str	r3, [r7, #28]
//  uint32_t sys_status = dwm_read_reg_32(SYS_STATUS);
//  uint32_t sys_config = 0;
  uint8_t sys_status_reg_arr[5];

  modify_default_config();
 8000b84:	f7ff fee4 	bl	8000950 <modify_default_config>

  //set PLLLDT  bit high
  uint8_t ec_ctrl_reg[4] = {0};
 8000b88:	2300      	movs	r3, #0
 8000b8a:	607b      	str	r3, [r7, #4]
  dwm_read_reg_sub(0x24,0x00,ec_ctrl_reg,4);
 8000b8c:	1d3a      	adds	r2, r7, #4
 8000b8e:	2304      	movs	r3, #4
 8000b90:	2100      	movs	r1, #0
 8000b92:	2024      	movs	r0, #36	@ 0x24
 8000b94:	f7ff fe3a 	bl	800080c <dwm_read_reg_sub>
  ec_ctrl_reg[0] = ec_ctrl_reg[0]|0x04;
 8000b98:	793b      	ldrb	r3, [r7, #4]
 8000b9a:	f043 0304 	orr.w	r3, r3, #4
 8000b9e:	b2db      	uxtb	r3, r3
 8000ba0:	713b      	strb	r3, [r7, #4]
  dwm_write_reg_sub(0x24,0x00,ec_ctrl_reg,4);
 8000ba2:	1d3a      	adds	r2, r7, #4
 8000ba4:	2304      	movs	r3, #4
 8000ba6:	2100      	movs	r1, #0
 8000ba8:	2024      	movs	r0, #36	@ 0x24
 8000baa:	f7ff fdd5 	bl	8000758 <dwm_write_reg_sub>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
    MX_USB_HOST_Process();
 8000bae:	f007 fdbb 	bl	8008728 <MX_USB_HOST_Process>

    /* USER CODE BEGIN 3 */

    uint32_t sys_status = dwm_read_reg_32(SYS_STATUS);
 8000bb2:	200f      	movs	r0, #15
 8000bb4:	f7ff fc9e 	bl	80004f4 <dwm_read_reg_32>
 8000bb8:	6178      	str	r0, [r7, #20]




    if(sys_status & 0x2000000){
 8000bba:	697b      	ldr	r3, [r7, #20]
 8000bbc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000bc0:	2b00      	cmp	r3, #0
 8000bc2:	d002      	beq.n	8000bca <main+0x82>
			clk_pll_error_count++;
 8000bc4:	6a3b      	ldr	r3, [r7, #32]
 8000bc6:	3301      	adds	r3, #1
 8000bc8:	623b      	str	r3, [r7, #32]
    }
    count++;
 8000bca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000bcc:	3301      	adds	r3, #1
 8000bce:	627b      	str	r3, [r7, #36]	@ 0x24

    uint32_t sys_status_idle = dwm_read_sys_state();
 8000bd0:	f7ff fe88 	bl	80008e4 <dwm_read_sys_state>
 8000bd4:	6138      	str	r0, [r7, #16]

//    dwm_tx_test();
    transmit();
 8000bd6:	f7ff ff6d 	bl	8000ab4 <transmit>
    HAL_Delay(1);
 8000bda:	2001      	movs	r0, #1
 8000bdc:	f000 fbee 	bl	80013bc <HAL_Delay>

    dwm_read_reg(0x0F, sys_status_reg_arr, 5);
 8000be0:	f107 0308 	add.w	r3, r7, #8
 8000be4:	2205      	movs	r2, #5
 8000be6:	4619      	mov	r1, r3
 8000be8:	200f      	movs	r0, #15
 8000bea:	f7ff fcc3 	bl	8000574 <dwm_read_reg>
    sys_status = dwm_read_reg_32(SYS_STATUS);
 8000bee:	200f      	movs	r0, #15
 8000bf0:	f7ff fc80 	bl	80004f4 <dwm_read_reg_32>
 8000bf4:	6178      	str	r0, [r7, #20]


    if(!(sys_status_reg_arr[0]&0x80)){
 8000bf6:	7a3b      	ldrb	r3, [r7, #8]
 8000bf8:	b25b      	sxtb	r3, r3
 8000bfa:	2b00      	cmp	r3, #0
 8000bfc:	dbd7      	blt.n	8000bae <main+0x66>
    	txfrs_error_count++;
 8000bfe:	69fb      	ldr	r3, [r7, #28]
 8000c00:	3301      	adds	r3, #1
 8000c02:	61fb      	str	r3, [r7, #28]
  {
 8000c04:	e7d3      	b.n	8000bae <main+0x66>
	...

08000c08 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000c08:	b580      	push	{r7, lr}
 8000c0a:	b094      	sub	sp, #80	@ 0x50
 8000c0c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c0e:	f107 0320 	add.w	r3, r7, #32
 8000c12:	2230      	movs	r2, #48	@ 0x30
 8000c14:	2100      	movs	r1, #0
 8000c16:	4618      	mov	r0, r3
 8000c18:	f008 f916 	bl	8008e48 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c1c:	f107 030c 	add.w	r3, r7, #12
 8000c20:	2200      	movs	r2, #0
 8000c22:	601a      	str	r2, [r3, #0]
 8000c24:	605a      	str	r2, [r3, #4]
 8000c26:	609a      	str	r2, [r3, #8]
 8000c28:	60da      	str	r2, [r3, #12]
 8000c2a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c2c:	2300      	movs	r3, #0
 8000c2e:	60bb      	str	r3, [r7, #8]
 8000c30:	4b28      	ldr	r3, [pc, #160]	@ (8000cd4 <SystemClock_Config+0xcc>)
 8000c32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c34:	4a27      	ldr	r2, [pc, #156]	@ (8000cd4 <SystemClock_Config+0xcc>)
 8000c36:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000c3a:	6413      	str	r3, [r2, #64]	@ 0x40
 8000c3c:	4b25      	ldr	r3, [pc, #148]	@ (8000cd4 <SystemClock_Config+0xcc>)
 8000c3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c40:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000c44:	60bb      	str	r3, [r7, #8]
 8000c46:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000c48:	2300      	movs	r3, #0
 8000c4a:	607b      	str	r3, [r7, #4]
 8000c4c:	4b22      	ldr	r3, [pc, #136]	@ (8000cd8 <SystemClock_Config+0xd0>)
 8000c4e:	681b      	ldr	r3, [r3, #0]
 8000c50:	4a21      	ldr	r2, [pc, #132]	@ (8000cd8 <SystemClock_Config+0xd0>)
 8000c52:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000c56:	6013      	str	r3, [r2, #0]
 8000c58:	4b1f      	ldr	r3, [pc, #124]	@ (8000cd8 <SystemClock_Config+0xd0>)
 8000c5a:	681b      	ldr	r3, [r3, #0]
 8000c5c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000c60:	607b      	str	r3, [r7, #4]
 8000c62:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000c64:	2301      	movs	r3, #1
 8000c66:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000c68:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000c6c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000c6e:	2302      	movs	r3, #2
 8000c70:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000c72:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000c76:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000c78:	2308      	movs	r3, #8
 8000c7a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000c7c:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8000c80:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000c82:	2302      	movs	r3, #2
 8000c84:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000c86:	2307      	movs	r3, #7
 8000c88:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c8a:	f107 0320 	add.w	r3, r7, #32
 8000c8e:	4618      	mov	r0, r3
 8000c90:	f003 f8d4 	bl	8003e3c <HAL_RCC_OscConfig>
 8000c94:	4603      	mov	r3, r0
 8000c96:	2b00      	cmp	r3, #0
 8000c98:	d001      	beq.n	8000c9e <SystemClock_Config+0x96>
  {
    Error_Handler();
 8000c9a:	f000 f9b3 	bl	8001004 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000c9e:	230f      	movs	r3, #15
 8000ca0:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000ca2:	2302      	movs	r3, #2
 8000ca4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000ca6:	2300      	movs	r3, #0
 8000ca8:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000caa:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000cae:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000cb0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000cb4:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000cb6:	f107 030c 	add.w	r3, r7, #12
 8000cba:	2105      	movs	r1, #5
 8000cbc:	4618      	mov	r0, r3
 8000cbe:	f003 fb35 	bl	800432c <HAL_RCC_ClockConfig>
 8000cc2:	4603      	mov	r3, r0
 8000cc4:	2b00      	cmp	r3, #0
 8000cc6:	d001      	beq.n	8000ccc <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8000cc8:	f000 f99c 	bl	8001004 <Error_Handler>
  }
}
 8000ccc:	bf00      	nop
 8000cce:	3750      	adds	r7, #80	@ 0x50
 8000cd0:	46bd      	mov	sp, r7
 8000cd2:	bd80      	pop	{r7, pc}
 8000cd4:	40023800 	.word	0x40023800
 8000cd8:	40007000 	.word	0x40007000

08000cdc <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000cdc:	b580      	push	{r7, lr}
 8000cde:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000ce0:	4b12      	ldr	r3, [pc, #72]	@ (8000d2c <MX_I2C1_Init+0x50>)
 8000ce2:	4a13      	ldr	r2, [pc, #76]	@ (8000d30 <MX_I2C1_Init+0x54>)
 8000ce4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000ce6:	4b11      	ldr	r3, [pc, #68]	@ (8000d2c <MX_I2C1_Init+0x50>)
 8000ce8:	4a12      	ldr	r2, [pc, #72]	@ (8000d34 <MX_I2C1_Init+0x58>)
 8000cea:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000cec:	4b0f      	ldr	r3, [pc, #60]	@ (8000d2c <MX_I2C1_Init+0x50>)
 8000cee:	2200      	movs	r2, #0
 8000cf0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000cf2:	4b0e      	ldr	r3, [pc, #56]	@ (8000d2c <MX_I2C1_Init+0x50>)
 8000cf4:	2200      	movs	r2, #0
 8000cf6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000cf8:	4b0c      	ldr	r3, [pc, #48]	@ (8000d2c <MX_I2C1_Init+0x50>)
 8000cfa:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000cfe:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000d00:	4b0a      	ldr	r3, [pc, #40]	@ (8000d2c <MX_I2C1_Init+0x50>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000d06:	4b09      	ldr	r3, [pc, #36]	@ (8000d2c <MX_I2C1_Init+0x50>)
 8000d08:	2200      	movs	r2, #0
 8000d0a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000d0c:	4b07      	ldr	r3, [pc, #28]	@ (8000d2c <MX_I2C1_Init+0x50>)
 8000d0e:	2200      	movs	r2, #0
 8000d10:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000d12:	4b06      	ldr	r3, [pc, #24]	@ (8000d2c <MX_I2C1_Init+0x50>)
 8000d14:	2200      	movs	r2, #0
 8000d16:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000d18:	4804      	ldr	r0, [pc, #16]	@ (8000d2c <MX_I2C1_Init+0x50>)
 8000d1a:	f002 ff4b 	bl	8003bb4 <HAL_I2C_Init>
 8000d1e:	4603      	mov	r3, r0
 8000d20:	2b00      	cmp	r3, #0
 8000d22:	d001      	beq.n	8000d28 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000d24:	f000 f96e 	bl	8001004 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000d28:	bf00      	nop
 8000d2a:	bd80      	pop	{r7, pc}
 8000d2c:	20000098 	.word	0x20000098
 8000d30:	40005400 	.word	0x40005400
 8000d34:	000186a0 	.word	0x000186a0

08000d38 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000d38:	b580      	push	{r7, lr}
 8000d3a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000d3c:	4b17      	ldr	r3, [pc, #92]	@ (8000d9c <MX_SPI1_Init+0x64>)
 8000d3e:	4a18      	ldr	r2, [pc, #96]	@ (8000da0 <MX_SPI1_Init+0x68>)
 8000d40:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000d42:	4b16      	ldr	r3, [pc, #88]	@ (8000d9c <MX_SPI1_Init+0x64>)
 8000d44:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000d48:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000d4a:	4b14      	ldr	r3, [pc, #80]	@ (8000d9c <MX_SPI1_Init+0x64>)
 8000d4c:	2200      	movs	r2, #0
 8000d4e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000d50:	4b12      	ldr	r3, [pc, #72]	@ (8000d9c <MX_SPI1_Init+0x64>)
 8000d52:	2200      	movs	r2, #0
 8000d54:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000d56:	4b11      	ldr	r3, [pc, #68]	@ (8000d9c <MX_SPI1_Init+0x64>)
 8000d58:	2200      	movs	r2, #0
 8000d5a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000d5c:	4b0f      	ldr	r3, [pc, #60]	@ (8000d9c <MX_SPI1_Init+0x64>)
 8000d5e:	2200      	movs	r2, #0
 8000d60:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000d62:	4b0e      	ldr	r3, [pc, #56]	@ (8000d9c <MX_SPI1_Init+0x64>)
 8000d64:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000d68:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8000d6a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d9c <MX_SPI1_Init+0x64>)
 8000d6c:	2238      	movs	r2, #56	@ 0x38
 8000d6e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000d70:	4b0a      	ldr	r3, [pc, #40]	@ (8000d9c <MX_SPI1_Init+0x64>)
 8000d72:	2200      	movs	r2, #0
 8000d74:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000d76:	4b09      	ldr	r3, [pc, #36]	@ (8000d9c <MX_SPI1_Init+0x64>)
 8000d78:	2200      	movs	r2, #0
 8000d7a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000d7c:	4b07      	ldr	r3, [pc, #28]	@ (8000d9c <MX_SPI1_Init+0x64>)
 8000d7e:	2200      	movs	r2, #0
 8000d80:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000d82:	4b06      	ldr	r3, [pc, #24]	@ (8000d9c <MX_SPI1_Init+0x64>)
 8000d84:	220a      	movs	r2, #10
 8000d86:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000d88:	4804      	ldr	r0, [pc, #16]	@ (8000d9c <MX_SPI1_Init+0x64>)
 8000d8a:	f003 fcdb 	bl	8004744 <HAL_SPI_Init>
 8000d8e:	4603      	mov	r3, r0
 8000d90:	2b00      	cmp	r3, #0
 8000d92:	d001      	beq.n	8000d98 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000d94:	f000 f936 	bl	8001004 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000d98:	bf00      	nop
 8000d9a:	bd80      	pop	{r7, pc}
 8000d9c:	200000ec 	.word	0x200000ec
 8000da0:	40013000 	.word	0x40013000

08000da4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000da4:	b580      	push	{r7, lr}
 8000da6:	b08c      	sub	sp, #48	@ 0x30
 8000da8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000daa:	f107 031c 	add.w	r3, r7, #28
 8000dae:	2200      	movs	r2, #0
 8000db0:	601a      	str	r2, [r3, #0]
 8000db2:	605a      	str	r2, [r3, #4]
 8000db4:	609a      	str	r2, [r3, #8]
 8000db6:	60da      	str	r2, [r3, #12]
 8000db8:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000dba:	2300      	movs	r3, #0
 8000dbc:	61bb      	str	r3, [r7, #24]
 8000dbe:	4b8b      	ldr	r3, [pc, #556]	@ (8000fec <MX_GPIO_Init+0x248>)
 8000dc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dc2:	4a8a      	ldr	r2, [pc, #552]	@ (8000fec <MX_GPIO_Init+0x248>)
 8000dc4:	f043 0310 	orr.w	r3, r3, #16
 8000dc8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000dca:	4b88      	ldr	r3, [pc, #544]	@ (8000fec <MX_GPIO_Init+0x248>)
 8000dcc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dce:	f003 0310 	and.w	r3, r3, #16
 8000dd2:	61bb      	str	r3, [r7, #24]
 8000dd4:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000dd6:	2300      	movs	r3, #0
 8000dd8:	617b      	str	r3, [r7, #20]
 8000dda:	4b84      	ldr	r3, [pc, #528]	@ (8000fec <MX_GPIO_Init+0x248>)
 8000ddc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dde:	4a83      	ldr	r2, [pc, #524]	@ (8000fec <MX_GPIO_Init+0x248>)
 8000de0:	f043 0304 	orr.w	r3, r3, #4
 8000de4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000de6:	4b81      	ldr	r3, [pc, #516]	@ (8000fec <MX_GPIO_Init+0x248>)
 8000de8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dea:	f003 0304 	and.w	r3, r3, #4
 8000dee:	617b      	str	r3, [r7, #20]
 8000df0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000df2:	2300      	movs	r3, #0
 8000df4:	613b      	str	r3, [r7, #16]
 8000df6:	4b7d      	ldr	r3, [pc, #500]	@ (8000fec <MX_GPIO_Init+0x248>)
 8000df8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dfa:	4a7c      	ldr	r2, [pc, #496]	@ (8000fec <MX_GPIO_Init+0x248>)
 8000dfc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000e00:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e02:	4b7a      	ldr	r3, [pc, #488]	@ (8000fec <MX_GPIO_Init+0x248>)
 8000e04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e06:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000e0a:	613b      	str	r3, [r7, #16]
 8000e0c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e0e:	2300      	movs	r3, #0
 8000e10:	60fb      	str	r3, [r7, #12]
 8000e12:	4b76      	ldr	r3, [pc, #472]	@ (8000fec <MX_GPIO_Init+0x248>)
 8000e14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e16:	4a75      	ldr	r2, [pc, #468]	@ (8000fec <MX_GPIO_Init+0x248>)
 8000e18:	f043 0301 	orr.w	r3, r3, #1
 8000e1c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e1e:	4b73      	ldr	r3, [pc, #460]	@ (8000fec <MX_GPIO_Init+0x248>)
 8000e20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e22:	f003 0301 	and.w	r3, r3, #1
 8000e26:	60fb      	str	r3, [r7, #12]
 8000e28:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e2a:	2300      	movs	r3, #0
 8000e2c:	60bb      	str	r3, [r7, #8]
 8000e2e:	4b6f      	ldr	r3, [pc, #444]	@ (8000fec <MX_GPIO_Init+0x248>)
 8000e30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e32:	4a6e      	ldr	r2, [pc, #440]	@ (8000fec <MX_GPIO_Init+0x248>)
 8000e34:	f043 0302 	orr.w	r3, r3, #2
 8000e38:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e3a:	4b6c      	ldr	r3, [pc, #432]	@ (8000fec <MX_GPIO_Init+0x248>)
 8000e3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e3e:	f003 0302 	and.w	r3, r3, #2
 8000e42:	60bb      	str	r3, [r7, #8]
 8000e44:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000e46:	2300      	movs	r3, #0
 8000e48:	607b      	str	r3, [r7, #4]
 8000e4a:	4b68      	ldr	r3, [pc, #416]	@ (8000fec <MX_GPIO_Init+0x248>)
 8000e4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e4e:	4a67      	ldr	r2, [pc, #412]	@ (8000fec <MX_GPIO_Init+0x248>)
 8000e50:	f043 0308 	orr.w	r3, r3, #8
 8000e54:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e56:	4b65      	ldr	r3, [pc, #404]	@ (8000fec <MX_GPIO_Init+0x248>)
 8000e58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e5a:	f003 0308 	and.w	r3, r3, #8
 8000e5e:	607b      	str	r3, [r7, #4]
 8000e60:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 8000e62:	2200      	movs	r2, #0
 8000e64:	2108      	movs	r1, #8
 8000e66:	4862      	ldr	r0, [pc, #392]	@ (8000ff0 <MX_GPIO_Init+0x24c>)
 8000e68:	f000 fd7a 	bl	8001960 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8000e6c:	2201      	movs	r2, #1
 8000e6e:	2101      	movs	r1, #1
 8000e70:	4860      	ldr	r0, [pc, #384]	@ (8000ff4 <MX_GPIO_Init+0x250>)
 8000e72:	f000 fd75 	bl	8001960 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, DWM_RESET_N_Pin|CS_N_Pin, GPIO_PIN_RESET);
 8000e76:	2200      	movs	r2, #0
 8000e78:	2114      	movs	r1, #20
 8000e7a:	485f      	ldr	r0, [pc, #380]	@ (8000ff8 <MX_GPIO_Init+0x254>)
 8000e7c:	f000 fd70 	bl	8001960 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8000e80:	2200      	movs	r2, #0
 8000e82:	f24f 0110 	movw	r1, #61456	@ 0xf010
 8000e86:	485d      	ldr	r0, [pc, #372]	@ (8000ffc <MX_GPIO_Init+0x258>)
 8000e88:	f000 fd6a 	bl	8001960 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 8000e8c:	2308      	movs	r3, #8
 8000e8e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e90:	2301      	movs	r3, #1
 8000e92:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e94:	2300      	movs	r3, #0
 8000e96:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e98:	2300      	movs	r3, #0
 8000e9a:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 8000e9c:	f107 031c 	add.w	r3, r7, #28
 8000ea0:	4619      	mov	r1, r3
 8000ea2:	4853      	ldr	r0, [pc, #332]	@ (8000ff0 <MX_GPIO_Init+0x24c>)
 8000ea4:	f000 fbc0 	bl	8001628 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8000ea8:	2301      	movs	r3, #1
 8000eaa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000eac:	2301      	movs	r3, #1
 8000eae:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eb0:	2300      	movs	r3, #0
 8000eb2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000eb4:	2300      	movs	r3, #0
 8000eb6:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000eb8:	f107 031c 	add.w	r3, r7, #28
 8000ebc:	4619      	mov	r1, r3
 8000ebe:	484d      	ldr	r0, [pc, #308]	@ (8000ff4 <MX_GPIO_Init+0x250>)
 8000ec0:	f000 fbb2 	bl	8001628 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 8000ec4:	2308      	movs	r3, #8
 8000ec6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ec8:	2302      	movs	r3, #2
 8000eca:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ecc:	2300      	movs	r3, #0
 8000ece:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ed0:	2300      	movs	r3, #0
 8000ed2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000ed4:	2305      	movs	r3, #5
 8000ed6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8000ed8:	f107 031c 	add.w	r3, r7, #28
 8000edc:	4619      	mov	r1, r3
 8000ede:	4845      	ldr	r0, [pc, #276]	@ (8000ff4 <MX_GPIO_Init+0x250>)
 8000ee0:	f000 fba2 	bl	8001628 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000ee4:	2301      	movs	r3, #1
 8000ee6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000ee8:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8000eec:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eee:	2300      	movs	r3, #0
 8000ef0:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000ef2:	f107 031c 	add.w	r3, r7, #28
 8000ef6:	4619      	mov	r1, r3
 8000ef8:	483f      	ldr	r0, [pc, #252]	@ (8000ff8 <MX_GPIO_Init+0x254>)
 8000efa:	f000 fb95 	bl	8001628 <HAL_GPIO_Init>

  /*Configure GPIO pin : DWM_RESET_N_Pin */
  GPIO_InitStruct.Pin = DWM_RESET_N_Pin;
 8000efe:	2304      	movs	r3, #4
 8000f00:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8000f02:	2311      	movs	r3, #17
 8000f04:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000f06:	2301      	movs	r3, #1
 8000f08:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f0a:	2300      	movs	r3, #0
 8000f0c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(DWM_RESET_N_GPIO_Port, &GPIO_InitStruct);
 8000f0e:	f107 031c 	add.w	r3, r7, #28
 8000f12:	4619      	mov	r1, r3
 8000f14:	4838      	ldr	r0, [pc, #224]	@ (8000ff8 <MX_GPIO_Init+0x254>)
 8000f16:	f000 fb87 	bl	8001628 <HAL_GPIO_Init>

  /*Configure GPIO pin : CS_N_Pin */
  GPIO_InitStruct.Pin = CS_N_Pin;
 8000f1a:	2310      	movs	r3, #16
 8000f1c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f1e:	2301      	movs	r3, #1
 8000f20:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f22:	2300      	movs	r3, #0
 8000f24:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f26:	2300      	movs	r3, #0
 8000f28:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(CS_N_GPIO_Port, &GPIO_InitStruct);
 8000f2a:	f107 031c 	add.w	r3, r7, #28
 8000f2e:	4619      	mov	r1, r3
 8000f30:	4831      	ldr	r0, [pc, #196]	@ (8000ff8 <MX_GPIO_Init+0x254>)
 8000f32:	f000 fb79 	bl	8001628 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8000f36:	2304      	movs	r3, #4
 8000f38:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f3a:	2300      	movs	r3, #0
 8000f3c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f3e:	2300      	movs	r3, #0
 8000f40:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8000f42:	f107 031c 	add.w	r3, r7, #28
 8000f46:	4619      	mov	r1, r3
 8000f48:	482d      	ldr	r0, [pc, #180]	@ (8001000 <MX_GPIO_Init+0x25c>)
 8000f4a:	f000 fb6d 	bl	8001628 <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 8000f4e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000f52:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f54:	2302      	movs	r3, #2
 8000f56:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f58:	2300      	movs	r3, #0
 8000f5a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f5c:	2300      	movs	r3, #0
 8000f5e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000f60:	2305      	movs	r3, #5
 8000f62:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 8000f64:	f107 031c 	add.w	r3, r7, #28
 8000f68:	4619      	mov	r1, r3
 8000f6a:	4825      	ldr	r0, [pc, #148]	@ (8001000 <MX_GPIO_Init+0x25c>)
 8000f6c:	f000 fb5c 	bl	8001628 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8000f70:	f24f 0310 	movw	r3, #61456	@ 0xf010
 8000f74:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f76:	2301      	movs	r3, #1
 8000f78:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f7a:	2300      	movs	r3, #0
 8000f7c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f7e:	2300      	movs	r3, #0
 8000f80:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000f82:	f107 031c 	add.w	r3, r7, #28
 8000f86:	4619      	mov	r1, r3
 8000f88:	481c      	ldr	r0, [pc, #112]	@ (8000ffc <MX_GPIO_Init+0x258>)
 8000f8a:	f000 fb4d 	bl	8001628 <HAL_GPIO_Init>

  /*Configure GPIO pins : I2S3_MCK_Pin I2S3_SCK_Pin I2S3_SD_Pin */
  GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8000f8e:	f44f 53a4 	mov.w	r3, #5248	@ 0x1480
 8000f92:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f94:	2302      	movs	r3, #2
 8000f96:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f98:	2300      	movs	r3, #0
 8000f9a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f9c:	2300      	movs	r3, #0
 8000f9e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000fa0:	2306      	movs	r3, #6
 8000fa2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000fa4:	f107 031c 	add.w	r3, r7, #28
 8000fa8:	4619      	mov	r1, r3
 8000faa:	4812      	ldr	r0, [pc, #72]	@ (8000ff4 <MX_GPIO_Init+0x250>)
 8000fac:	f000 fb3c 	bl	8001628 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8000fb0:	2320      	movs	r3, #32
 8000fb2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000fb4:	2300      	movs	r3, #0
 8000fb6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fb8:	2300      	movs	r3, #0
 8000fba:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000fbc:	f107 031c 	add.w	r3, r7, #28
 8000fc0:	4619      	mov	r1, r3
 8000fc2:	480e      	ldr	r0, [pc, #56]	@ (8000ffc <MX_GPIO_Init+0x258>)
 8000fc4:	f000 fb30 	bl	8001628 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 8000fc8:	2302      	movs	r3, #2
 8000fca:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000fcc:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8000fd0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fd2:	2300      	movs	r3, #0
 8000fd4:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 8000fd6:	f107 031c 	add.w	r3, r7, #28
 8000fda:	4619      	mov	r1, r3
 8000fdc:	4804      	ldr	r0, [pc, #16]	@ (8000ff0 <MX_GPIO_Init+0x24c>)
 8000fde:	f000 fb23 	bl	8001628 <HAL_GPIO_Init>
  /* USER CODE BEGIN MX_GPIO_Init_2 */



  /* USER CODE END MX_GPIO_Init_2 */
}
 8000fe2:	bf00      	nop
 8000fe4:	3730      	adds	r7, #48	@ 0x30
 8000fe6:	46bd      	mov	sp, r7
 8000fe8:	bd80      	pop	{r7, pc}
 8000fea:	bf00      	nop
 8000fec:	40023800 	.word	0x40023800
 8000ff0:	40021000 	.word	0x40021000
 8000ff4:	40020800 	.word	0x40020800
 8000ff8:	40020000 	.word	0x40020000
 8000ffc:	40020c00 	.word	0x40020c00
 8001000:	40020400 	.word	0x40020400

08001004 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001004:	b480      	push	{r7}
 8001006:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001008:	b672      	cpsid	i
}
 800100a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800100c:	bf00      	nop
 800100e:	e7fd      	b.n	800100c <Error_Handler+0x8>

08001010 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001010:	b580      	push	{r7, lr}
 8001012:	b082      	sub	sp, #8
 8001014:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001016:	2300      	movs	r3, #0
 8001018:	607b      	str	r3, [r7, #4]
 800101a:	4b10      	ldr	r3, [pc, #64]	@ (800105c <HAL_MspInit+0x4c>)
 800101c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800101e:	4a0f      	ldr	r2, [pc, #60]	@ (800105c <HAL_MspInit+0x4c>)
 8001020:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001024:	6453      	str	r3, [r2, #68]	@ 0x44
 8001026:	4b0d      	ldr	r3, [pc, #52]	@ (800105c <HAL_MspInit+0x4c>)
 8001028:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800102a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800102e:	607b      	str	r3, [r7, #4]
 8001030:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001032:	2300      	movs	r3, #0
 8001034:	603b      	str	r3, [r7, #0]
 8001036:	4b09      	ldr	r3, [pc, #36]	@ (800105c <HAL_MspInit+0x4c>)
 8001038:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800103a:	4a08      	ldr	r2, [pc, #32]	@ (800105c <HAL_MspInit+0x4c>)
 800103c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001040:	6413      	str	r3, [r2, #64]	@ 0x40
 8001042:	4b06      	ldr	r3, [pc, #24]	@ (800105c <HAL_MspInit+0x4c>)
 8001044:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001046:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800104a:	603b      	str	r3, [r7, #0]
 800104c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800104e:	2007      	movs	r0, #7
 8001050:	f000 faa8 	bl	80015a4 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001054:	bf00      	nop
 8001056:	3708      	adds	r7, #8
 8001058:	46bd      	mov	sp, r7
 800105a:	bd80      	pop	{r7, pc}
 800105c:	40023800 	.word	0x40023800

08001060 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001060:	b580      	push	{r7, lr}
 8001062:	b08a      	sub	sp, #40	@ 0x28
 8001064:	af00      	add	r7, sp, #0
 8001066:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001068:	f107 0314 	add.w	r3, r7, #20
 800106c:	2200      	movs	r2, #0
 800106e:	601a      	str	r2, [r3, #0]
 8001070:	605a      	str	r2, [r3, #4]
 8001072:	609a      	str	r2, [r3, #8]
 8001074:	60da      	str	r2, [r3, #12]
 8001076:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	681b      	ldr	r3, [r3, #0]
 800107c:	4a19      	ldr	r2, [pc, #100]	@ (80010e4 <HAL_I2C_MspInit+0x84>)
 800107e:	4293      	cmp	r3, r2
 8001080:	d12c      	bne.n	80010dc <HAL_I2C_MspInit+0x7c>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001082:	2300      	movs	r3, #0
 8001084:	613b      	str	r3, [r7, #16]
 8001086:	4b18      	ldr	r3, [pc, #96]	@ (80010e8 <HAL_I2C_MspInit+0x88>)
 8001088:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800108a:	4a17      	ldr	r2, [pc, #92]	@ (80010e8 <HAL_I2C_MspInit+0x88>)
 800108c:	f043 0302 	orr.w	r3, r3, #2
 8001090:	6313      	str	r3, [r2, #48]	@ 0x30
 8001092:	4b15      	ldr	r3, [pc, #84]	@ (80010e8 <HAL_I2C_MspInit+0x88>)
 8001094:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001096:	f003 0302 	and.w	r3, r3, #2
 800109a:	613b      	str	r3, [r7, #16]
 800109c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 800109e:	f44f 7310 	mov.w	r3, #576	@ 0x240
 80010a2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80010a4:	2312      	movs	r3, #18
 80010a6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80010a8:	2301      	movs	r3, #1
 80010aa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010ac:	2300      	movs	r3, #0
 80010ae:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80010b0:	2304      	movs	r3, #4
 80010b2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010b4:	f107 0314 	add.w	r3, r7, #20
 80010b8:	4619      	mov	r1, r3
 80010ba:	480c      	ldr	r0, [pc, #48]	@ (80010ec <HAL_I2C_MspInit+0x8c>)
 80010bc:	f000 fab4 	bl	8001628 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80010c0:	2300      	movs	r3, #0
 80010c2:	60fb      	str	r3, [r7, #12]
 80010c4:	4b08      	ldr	r3, [pc, #32]	@ (80010e8 <HAL_I2C_MspInit+0x88>)
 80010c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010c8:	4a07      	ldr	r2, [pc, #28]	@ (80010e8 <HAL_I2C_MspInit+0x88>)
 80010ca:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80010ce:	6413      	str	r3, [r2, #64]	@ 0x40
 80010d0:	4b05      	ldr	r3, [pc, #20]	@ (80010e8 <HAL_I2C_MspInit+0x88>)
 80010d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010d4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80010d8:	60fb      	str	r3, [r7, #12]
 80010da:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 80010dc:	bf00      	nop
 80010de:	3728      	adds	r7, #40	@ 0x28
 80010e0:	46bd      	mov	sp, r7
 80010e2:	bd80      	pop	{r7, pc}
 80010e4:	40005400 	.word	0x40005400
 80010e8:	40023800 	.word	0x40023800
 80010ec:	40020400 	.word	0x40020400

080010f0 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80010f0:	b580      	push	{r7, lr}
 80010f2:	b08a      	sub	sp, #40	@ 0x28
 80010f4:	af00      	add	r7, sp, #0
 80010f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010f8:	f107 0314 	add.w	r3, r7, #20
 80010fc:	2200      	movs	r2, #0
 80010fe:	601a      	str	r2, [r3, #0]
 8001100:	605a      	str	r2, [r3, #4]
 8001102:	609a      	str	r2, [r3, #8]
 8001104:	60da      	str	r2, [r3, #12]
 8001106:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	4a19      	ldr	r2, [pc, #100]	@ (8001174 <HAL_SPI_MspInit+0x84>)
 800110e:	4293      	cmp	r3, r2
 8001110:	d12b      	bne.n	800116a <HAL_SPI_MspInit+0x7a>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001112:	2300      	movs	r3, #0
 8001114:	613b      	str	r3, [r7, #16]
 8001116:	4b18      	ldr	r3, [pc, #96]	@ (8001178 <HAL_SPI_MspInit+0x88>)
 8001118:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800111a:	4a17      	ldr	r2, [pc, #92]	@ (8001178 <HAL_SPI_MspInit+0x88>)
 800111c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001120:	6453      	str	r3, [r2, #68]	@ 0x44
 8001122:	4b15      	ldr	r3, [pc, #84]	@ (8001178 <HAL_SPI_MspInit+0x88>)
 8001124:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001126:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800112a:	613b      	str	r3, [r7, #16]
 800112c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800112e:	2300      	movs	r3, #0
 8001130:	60fb      	str	r3, [r7, #12]
 8001132:	4b11      	ldr	r3, [pc, #68]	@ (8001178 <HAL_SPI_MspInit+0x88>)
 8001134:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001136:	4a10      	ldr	r2, [pc, #64]	@ (8001178 <HAL_SPI_MspInit+0x88>)
 8001138:	f043 0301 	orr.w	r3, r3, #1
 800113c:	6313      	str	r3, [r2, #48]	@ 0x30
 800113e:	4b0e      	ldr	r3, [pc, #56]	@ (8001178 <HAL_SPI_MspInit+0x88>)
 8001140:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001142:	f003 0301 	and.w	r3, r3, #1
 8001146:	60fb      	str	r3, [r7, #12]
 8001148:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800114a:	23e0      	movs	r3, #224	@ 0xe0
 800114c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800114e:	2302      	movs	r3, #2
 8001150:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001152:	2300      	movs	r3, #0
 8001154:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001156:	2303      	movs	r3, #3
 8001158:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800115a:	2305      	movs	r3, #5
 800115c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800115e:	f107 0314 	add.w	r3, r7, #20
 8001162:	4619      	mov	r1, r3
 8001164:	4805      	ldr	r0, [pc, #20]	@ (800117c <HAL_SPI_MspInit+0x8c>)
 8001166:	f000 fa5f 	bl	8001628 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 800116a:	bf00      	nop
 800116c:	3728      	adds	r7, #40	@ 0x28
 800116e:	46bd      	mov	sp, r7
 8001170:	bd80      	pop	{r7, pc}
 8001172:	bf00      	nop
 8001174:	40013000 	.word	0x40013000
 8001178:	40023800 	.word	0x40023800
 800117c:	40020000 	.word	0x40020000

08001180 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001180:	b480      	push	{r7}
 8001182:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001184:	bf00      	nop
 8001186:	e7fd      	b.n	8001184 <NMI_Handler+0x4>

08001188 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001188:	b480      	push	{r7}
 800118a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800118c:	bf00      	nop
 800118e:	e7fd      	b.n	800118c <HardFault_Handler+0x4>

08001190 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001190:	b480      	push	{r7}
 8001192:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001194:	bf00      	nop
 8001196:	e7fd      	b.n	8001194 <MemManage_Handler+0x4>

08001198 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001198:	b480      	push	{r7}
 800119a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800119c:	bf00      	nop
 800119e:	e7fd      	b.n	800119c <BusFault_Handler+0x4>

080011a0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80011a0:	b480      	push	{r7}
 80011a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80011a4:	bf00      	nop
 80011a6:	e7fd      	b.n	80011a4 <UsageFault_Handler+0x4>

080011a8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80011a8:	b480      	push	{r7}
 80011aa:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80011ac:	bf00      	nop
 80011ae:	46bd      	mov	sp, r7
 80011b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011b4:	4770      	bx	lr

080011b6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80011b6:	b480      	push	{r7}
 80011b8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80011ba:	bf00      	nop
 80011bc:	46bd      	mov	sp, r7
 80011be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c2:	4770      	bx	lr

080011c4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80011c4:	b480      	push	{r7}
 80011c6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80011c8:	bf00      	nop
 80011ca:	46bd      	mov	sp, r7
 80011cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d0:	4770      	bx	lr

080011d2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80011d2:	b580      	push	{r7, lr}
 80011d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80011d6:	f000 f8d1 	bl	800137c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80011da:	bf00      	nop
 80011dc:	bd80      	pop	{r7, pc}
	...

080011e0 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80011e0:	b580      	push	{r7, lr}
 80011e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 80011e4:	4802      	ldr	r0, [pc, #8]	@ (80011f0 <OTG_FS_IRQHandler+0x10>)
 80011e6:	f000 fe91 	bl	8001f0c <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80011ea:	bf00      	nop
 80011ec:	bd80      	pop	{r7, pc}
 80011ee:	bf00      	nop
 80011f0:	20000528 	.word	0x20000528

080011f4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80011f4:	b580      	push	{r7, lr}
 80011f6:	b086      	sub	sp, #24
 80011f8:	af00      	add	r7, sp, #0
 80011fa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80011fc:	4a14      	ldr	r2, [pc, #80]	@ (8001250 <_sbrk+0x5c>)
 80011fe:	4b15      	ldr	r3, [pc, #84]	@ (8001254 <_sbrk+0x60>)
 8001200:	1ad3      	subs	r3, r2, r3
 8001202:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001204:	697b      	ldr	r3, [r7, #20]
 8001206:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001208:	4b13      	ldr	r3, [pc, #76]	@ (8001258 <_sbrk+0x64>)
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	2b00      	cmp	r3, #0
 800120e:	d102      	bne.n	8001216 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001210:	4b11      	ldr	r3, [pc, #68]	@ (8001258 <_sbrk+0x64>)
 8001212:	4a12      	ldr	r2, [pc, #72]	@ (800125c <_sbrk+0x68>)
 8001214:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001216:	4b10      	ldr	r3, [pc, #64]	@ (8001258 <_sbrk+0x64>)
 8001218:	681a      	ldr	r2, [r3, #0]
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	4413      	add	r3, r2
 800121e:	693a      	ldr	r2, [r7, #16]
 8001220:	429a      	cmp	r2, r3
 8001222:	d207      	bcs.n	8001234 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001224:	f007 fe28 	bl	8008e78 <__errno>
 8001228:	4603      	mov	r3, r0
 800122a:	220c      	movs	r2, #12
 800122c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800122e:	f04f 33ff 	mov.w	r3, #4294967295
 8001232:	e009      	b.n	8001248 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001234:	4b08      	ldr	r3, [pc, #32]	@ (8001258 <_sbrk+0x64>)
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800123a:	4b07      	ldr	r3, [pc, #28]	@ (8001258 <_sbrk+0x64>)
 800123c:	681a      	ldr	r2, [r3, #0]
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	4413      	add	r3, r2
 8001242:	4a05      	ldr	r2, [pc, #20]	@ (8001258 <_sbrk+0x64>)
 8001244:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001246:	68fb      	ldr	r3, [r7, #12]
}
 8001248:	4618      	mov	r0, r3
 800124a:	3718      	adds	r7, #24
 800124c:	46bd      	mov	sp, r7
 800124e:	bd80      	pop	{r7, pc}
 8001250:	20020000 	.word	0x20020000
 8001254:	00000400 	.word	0x00000400
 8001258:	20000144 	.word	0x20000144
 800125c:	20000a50 	.word	0x20000a50

08001260 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001260:	b480      	push	{r7}
 8001262:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001264:	4b06      	ldr	r3, [pc, #24]	@ (8001280 <SystemInit+0x20>)
 8001266:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800126a:	4a05      	ldr	r2, [pc, #20]	@ (8001280 <SystemInit+0x20>)
 800126c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001270:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001274:	bf00      	nop
 8001276:	46bd      	mov	sp, r7
 8001278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800127c:	4770      	bx	lr
 800127e:	bf00      	nop
 8001280:	e000ed00 	.word	0xe000ed00

08001284 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001284:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80012bc <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001288:	f7ff ffea 	bl	8001260 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800128c:	480c      	ldr	r0, [pc, #48]	@ (80012c0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800128e:	490d      	ldr	r1, [pc, #52]	@ (80012c4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001290:	4a0d      	ldr	r2, [pc, #52]	@ (80012c8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001292:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001294:	e002      	b.n	800129c <LoopCopyDataInit>

08001296 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001296:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001298:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800129a:	3304      	adds	r3, #4

0800129c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800129c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800129e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80012a0:	d3f9      	bcc.n	8001296 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80012a2:	4a0a      	ldr	r2, [pc, #40]	@ (80012cc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80012a4:	4c0a      	ldr	r4, [pc, #40]	@ (80012d0 <LoopFillZerobss+0x22>)
  movs r3, #0
 80012a6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80012a8:	e001      	b.n	80012ae <LoopFillZerobss>

080012aa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80012aa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80012ac:	3204      	adds	r2, #4

080012ae <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80012ae:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80012b0:	d3fb      	bcc.n	80012aa <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80012b2:	f007 fde7 	bl	8008e84 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80012b6:	f7ff fc47 	bl	8000b48 <main>
  bx  lr    
 80012ba:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80012bc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80012c0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80012c4:	2000007c 	.word	0x2000007c
  ldr r2, =_sidata
 80012c8:	08008fd0 	.word	0x08008fd0
  ldr r2, =_sbss
 80012cc:	2000007c 	.word	0x2000007c
  ldr r4, =_ebss
 80012d0:	20000a50 	.word	0x20000a50

080012d4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80012d4:	e7fe      	b.n	80012d4 <ADC_IRQHandler>
	...

080012d8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80012d8:	b580      	push	{r7, lr}
 80012da:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80012dc:	4b0e      	ldr	r3, [pc, #56]	@ (8001318 <HAL_Init+0x40>)
 80012de:	681b      	ldr	r3, [r3, #0]
 80012e0:	4a0d      	ldr	r2, [pc, #52]	@ (8001318 <HAL_Init+0x40>)
 80012e2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80012e6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80012e8:	4b0b      	ldr	r3, [pc, #44]	@ (8001318 <HAL_Init+0x40>)
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	4a0a      	ldr	r2, [pc, #40]	@ (8001318 <HAL_Init+0x40>)
 80012ee:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80012f2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80012f4:	4b08      	ldr	r3, [pc, #32]	@ (8001318 <HAL_Init+0x40>)
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	4a07      	ldr	r2, [pc, #28]	@ (8001318 <HAL_Init+0x40>)
 80012fa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80012fe:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001300:	2003      	movs	r0, #3
 8001302:	f000 f94f 	bl	80015a4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001306:	2000      	movs	r0, #0
 8001308:	f000 f808 	bl	800131c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800130c:	f7ff fe80 	bl	8001010 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001310:	2300      	movs	r3, #0
}
 8001312:	4618      	mov	r0, r3
 8001314:	bd80      	pop	{r7, pc}
 8001316:	bf00      	nop
 8001318:	40023c00 	.word	0x40023c00

0800131c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800131c:	b580      	push	{r7, lr}
 800131e:	b082      	sub	sp, #8
 8001320:	af00      	add	r7, sp, #0
 8001322:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001324:	4b12      	ldr	r3, [pc, #72]	@ (8001370 <HAL_InitTick+0x54>)
 8001326:	681a      	ldr	r2, [r3, #0]
 8001328:	4b12      	ldr	r3, [pc, #72]	@ (8001374 <HAL_InitTick+0x58>)
 800132a:	781b      	ldrb	r3, [r3, #0]
 800132c:	4619      	mov	r1, r3
 800132e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001332:	fbb3 f3f1 	udiv	r3, r3, r1
 8001336:	fbb2 f3f3 	udiv	r3, r2, r3
 800133a:	4618      	mov	r0, r3
 800133c:	f000 f967 	bl	800160e <HAL_SYSTICK_Config>
 8001340:	4603      	mov	r3, r0
 8001342:	2b00      	cmp	r3, #0
 8001344:	d001      	beq.n	800134a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001346:	2301      	movs	r3, #1
 8001348:	e00e      	b.n	8001368 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	2b0f      	cmp	r3, #15
 800134e:	d80a      	bhi.n	8001366 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001350:	2200      	movs	r2, #0
 8001352:	6879      	ldr	r1, [r7, #4]
 8001354:	f04f 30ff 	mov.w	r0, #4294967295
 8001358:	f000 f92f 	bl	80015ba <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800135c:	4a06      	ldr	r2, [pc, #24]	@ (8001378 <HAL_InitTick+0x5c>)
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001362:	2300      	movs	r3, #0
 8001364:	e000      	b.n	8001368 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001366:	2301      	movs	r3, #1
}
 8001368:	4618      	mov	r0, r3
 800136a:	3708      	adds	r7, #8
 800136c:	46bd      	mov	sp, r7
 800136e:	bd80      	pop	{r7, pc}
 8001370:	20000000 	.word	0x20000000
 8001374:	20000008 	.word	0x20000008
 8001378:	20000004 	.word	0x20000004

0800137c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800137c:	b480      	push	{r7}
 800137e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001380:	4b06      	ldr	r3, [pc, #24]	@ (800139c <HAL_IncTick+0x20>)
 8001382:	781b      	ldrb	r3, [r3, #0]
 8001384:	461a      	mov	r2, r3
 8001386:	4b06      	ldr	r3, [pc, #24]	@ (80013a0 <HAL_IncTick+0x24>)
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	4413      	add	r3, r2
 800138c:	4a04      	ldr	r2, [pc, #16]	@ (80013a0 <HAL_IncTick+0x24>)
 800138e:	6013      	str	r3, [r2, #0]
}
 8001390:	bf00      	nop
 8001392:	46bd      	mov	sp, r7
 8001394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001398:	4770      	bx	lr
 800139a:	bf00      	nop
 800139c:	20000008 	.word	0x20000008
 80013a0:	20000148 	.word	0x20000148

080013a4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80013a4:	b480      	push	{r7}
 80013a6:	af00      	add	r7, sp, #0
  return uwTick;
 80013a8:	4b03      	ldr	r3, [pc, #12]	@ (80013b8 <HAL_GetTick+0x14>)
 80013aa:	681b      	ldr	r3, [r3, #0]
}
 80013ac:	4618      	mov	r0, r3
 80013ae:	46bd      	mov	sp, r7
 80013b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b4:	4770      	bx	lr
 80013b6:	bf00      	nop
 80013b8:	20000148 	.word	0x20000148

080013bc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80013bc:	b580      	push	{r7, lr}
 80013be:	b084      	sub	sp, #16
 80013c0:	af00      	add	r7, sp, #0
 80013c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80013c4:	f7ff ffee 	bl	80013a4 <HAL_GetTick>
 80013c8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80013ce:	68fb      	ldr	r3, [r7, #12]
 80013d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80013d4:	d005      	beq.n	80013e2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80013d6:	4b0a      	ldr	r3, [pc, #40]	@ (8001400 <HAL_Delay+0x44>)
 80013d8:	781b      	ldrb	r3, [r3, #0]
 80013da:	461a      	mov	r2, r3
 80013dc:	68fb      	ldr	r3, [r7, #12]
 80013de:	4413      	add	r3, r2
 80013e0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80013e2:	bf00      	nop
 80013e4:	f7ff ffde 	bl	80013a4 <HAL_GetTick>
 80013e8:	4602      	mov	r2, r0
 80013ea:	68bb      	ldr	r3, [r7, #8]
 80013ec:	1ad3      	subs	r3, r2, r3
 80013ee:	68fa      	ldr	r2, [r7, #12]
 80013f0:	429a      	cmp	r2, r3
 80013f2:	d8f7      	bhi.n	80013e4 <HAL_Delay+0x28>
  {
  }
}
 80013f4:	bf00      	nop
 80013f6:	bf00      	nop
 80013f8:	3710      	adds	r7, #16
 80013fa:	46bd      	mov	sp, r7
 80013fc:	bd80      	pop	{r7, pc}
 80013fe:	bf00      	nop
 8001400:	20000008 	.word	0x20000008

08001404 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001404:	b480      	push	{r7}
 8001406:	b085      	sub	sp, #20
 8001408:	af00      	add	r7, sp, #0
 800140a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	f003 0307 	and.w	r3, r3, #7
 8001412:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001414:	4b0c      	ldr	r3, [pc, #48]	@ (8001448 <__NVIC_SetPriorityGrouping+0x44>)
 8001416:	68db      	ldr	r3, [r3, #12]
 8001418:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800141a:	68ba      	ldr	r2, [r7, #8]
 800141c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001420:	4013      	ands	r3, r2
 8001422:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001424:	68fb      	ldr	r3, [r7, #12]
 8001426:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001428:	68bb      	ldr	r3, [r7, #8]
 800142a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800142c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001430:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001434:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001436:	4a04      	ldr	r2, [pc, #16]	@ (8001448 <__NVIC_SetPriorityGrouping+0x44>)
 8001438:	68bb      	ldr	r3, [r7, #8]
 800143a:	60d3      	str	r3, [r2, #12]
}
 800143c:	bf00      	nop
 800143e:	3714      	adds	r7, #20
 8001440:	46bd      	mov	sp, r7
 8001442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001446:	4770      	bx	lr
 8001448:	e000ed00 	.word	0xe000ed00

0800144c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800144c:	b480      	push	{r7}
 800144e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001450:	4b04      	ldr	r3, [pc, #16]	@ (8001464 <__NVIC_GetPriorityGrouping+0x18>)
 8001452:	68db      	ldr	r3, [r3, #12]
 8001454:	0a1b      	lsrs	r3, r3, #8
 8001456:	f003 0307 	and.w	r3, r3, #7
}
 800145a:	4618      	mov	r0, r3
 800145c:	46bd      	mov	sp, r7
 800145e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001462:	4770      	bx	lr
 8001464:	e000ed00 	.word	0xe000ed00

08001468 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001468:	b480      	push	{r7}
 800146a:	b083      	sub	sp, #12
 800146c:	af00      	add	r7, sp, #0
 800146e:	4603      	mov	r3, r0
 8001470:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001472:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001476:	2b00      	cmp	r3, #0
 8001478:	db0b      	blt.n	8001492 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800147a:	79fb      	ldrb	r3, [r7, #7]
 800147c:	f003 021f 	and.w	r2, r3, #31
 8001480:	4907      	ldr	r1, [pc, #28]	@ (80014a0 <__NVIC_EnableIRQ+0x38>)
 8001482:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001486:	095b      	lsrs	r3, r3, #5
 8001488:	2001      	movs	r0, #1
 800148a:	fa00 f202 	lsl.w	r2, r0, r2
 800148e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001492:	bf00      	nop
 8001494:	370c      	adds	r7, #12
 8001496:	46bd      	mov	sp, r7
 8001498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800149c:	4770      	bx	lr
 800149e:	bf00      	nop
 80014a0:	e000e100 	.word	0xe000e100

080014a4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80014a4:	b480      	push	{r7}
 80014a6:	b083      	sub	sp, #12
 80014a8:	af00      	add	r7, sp, #0
 80014aa:	4603      	mov	r3, r0
 80014ac:	6039      	str	r1, [r7, #0]
 80014ae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80014b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014b4:	2b00      	cmp	r3, #0
 80014b6:	db0a      	blt.n	80014ce <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014b8:	683b      	ldr	r3, [r7, #0]
 80014ba:	b2da      	uxtb	r2, r3
 80014bc:	490c      	ldr	r1, [pc, #48]	@ (80014f0 <__NVIC_SetPriority+0x4c>)
 80014be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014c2:	0112      	lsls	r2, r2, #4
 80014c4:	b2d2      	uxtb	r2, r2
 80014c6:	440b      	add	r3, r1
 80014c8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80014cc:	e00a      	b.n	80014e4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014ce:	683b      	ldr	r3, [r7, #0]
 80014d0:	b2da      	uxtb	r2, r3
 80014d2:	4908      	ldr	r1, [pc, #32]	@ (80014f4 <__NVIC_SetPriority+0x50>)
 80014d4:	79fb      	ldrb	r3, [r7, #7]
 80014d6:	f003 030f 	and.w	r3, r3, #15
 80014da:	3b04      	subs	r3, #4
 80014dc:	0112      	lsls	r2, r2, #4
 80014de:	b2d2      	uxtb	r2, r2
 80014e0:	440b      	add	r3, r1
 80014e2:	761a      	strb	r2, [r3, #24]
}
 80014e4:	bf00      	nop
 80014e6:	370c      	adds	r7, #12
 80014e8:	46bd      	mov	sp, r7
 80014ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ee:	4770      	bx	lr
 80014f0:	e000e100 	.word	0xe000e100
 80014f4:	e000ed00 	.word	0xe000ed00

080014f8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80014f8:	b480      	push	{r7}
 80014fa:	b089      	sub	sp, #36	@ 0x24
 80014fc:	af00      	add	r7, sp, #0
 80014fe:	60f8      	str	r0, [r7, #12]
 8001500:	60b9      	str	r1, [r7, #8]
 8001502:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001504:	68fb      	ldr	r3, [r7, #12]
 8001506:	f003 0307 	and.w	r3, r3, #7
 800150a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800150c:	69fb      	ldr	r3, [r7, #28]
 800150e:	f1c3 0307 	rsb	r3, r3, #7
 8001512:	2b04      	cmp	r3, #4
 8001514:	bf28      	it	cs
 8001516:	2304      	movcs	r3, #4
 8001518:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800151a:	69fb      	ldr	r3, [r7, #28]
 800151c:	3304      	adds	r3, #4
 800151e:	2b06      	cmp	r3, #6
 8001520:	d902      	bls.n	8001528 <NVIC_EncodePriority+0x30>
 8001522:	69fb      	ldr	r3, [r7, #28]
 8001524:	3b03      	subs	r3, #3
 8001526:	e000      	b.n	800152a <NVIC_EncodePriority+0x32>
 8001528:	2300      	movs	r3, #0
 800152a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800152c:	f04f 32ff 	mov.w	r2, #4294967295
 8001530:	69bb      	ldr	r3, [r7, #24]
 8001532:	fa02 f303 	lsl.w	r3, r2, r3
 8001536:	43da      	mvns	r2, r3
 8001538:	68bb      	ldr	r3, [r7, #8]
 800153a:	401a      	ands	r2, r3
 800153c:	697b      	ldr	r3, [r7, #20]
 800153e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001540:	f04f 31ff 	mov.w	r1, #4294967295
 8001544:	697b      	ldr	r3, [r7, #20]
 8001546:	fa01 f303 	lsl.w	r3, r1, r3
 800154a:	43d9      	mvns	r1, r3
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001550:	4313      	orrs	r3, r2
         );
}
 8001552:	4618      	mov	r0, r3
 8001554:	3724      	adds	r7, #36	@ 0x24
 8001556:	46bd      	mov	sp, r7
 8001558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800155c:	4770      	bx	lr
	...

08001560 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001560:	b580      	push	{r7, lr}
 8001562:	b082      	sub	sp, #8
 8001564:	af00      	add	r7, sp, #0
 8001566:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	3b01      	subs	r3, #1
 800156c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001570:	d301      	bcc.n	8001576 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001572:	2301      	movs	r3, #1
 8001574:	e00f      	b.n	8001596 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001576:	4a0a      	ldr	r2, [pc, #40]	@ (80015a0 <SysTick_Config+0x40>)
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	3b01      	subs	r3, #1
 800157c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800157e:	210f      	movs	r1, #15
 8001580:	f04f 30ff 	mov.w	r0, #4294967295
 8001584:	f7ff ff8e 	bl	80014a4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001588:	4b05      	ldr	r3, [pc, #20]	@ (80015a0 <SysTick_Config+0x40>)
 800158a:	2200      	movs	r2, #0
 800158c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800158e:	4b04      	ldr	r3, [pc, #16]	@ (80015a0 <SysTick_Config+0x40>)
 8001590:	2207      	movs	r2, #7
 8001592:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001594:	2300      	movs	r3, #0
}
 8001596:	4618      	mov	r0, r3
 8001598:	3708      	adds	r7, #8
 800159a:	46bd      	mov	sp, r7
 800159c:	bd80      	pop	{r7, pc}
 800159e:	bf00      	nop
 80015a0:	e000e010 	.word	0xe000e010

080015a4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80015a4:	b580      	push	{r7, lr}
 80015a6:	b082      	sub	sp, #8
 80015a8:	af00      	add	r7, sp, #0
 80015aa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80015ac:	6878      	ldr	r0, [r7, #4]
 80015ae:	f7ff ff29 	bl	8001404 <__NVIC_SetPriorityGrouping>
}
 80015b2:	bf00      	nop
 80015b4:	3708      	adds	r7, #8
 80015b6:	46bd      	mov	sp, r7
 80015b8:	bd80      	pop	{r7, pc}

080015ba <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80015ba:	b580      	push	{r7, lr}
 80015bc:	b086      	sub	sp, #24
 80015be:	af00      	add	r7, sp, #0
 80015c0:	4603      	mov	r3, r0
 80015c2:	60b9      	str	r1, [r7, #8]
 80015c4:	607a      	str	r2, [r7, #4]
 80015c6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80015c8:	2300      	movs	r3, #0
 80015ca:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80015cc:	f7ff ff3e 	bl	800144c <__NVIC_GetPriorityGrouping>
 80015d0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80015d2:	687a      	ldr	r2, [r7, #4]
 80015d4:	68b9      	ldr	r1, [r7, #8]
 80015d6:	6978      	ldr	r0, [r7, #20]
 80015d8:	f7ff ff8e 	bl	80014f8 <NVIC_EncodePriority>
 80015dc:	4602      	mov	r2, r0
 80015de:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80015e2:	4611      	mov	r1, r2
 80015e4:	4618      	mov	r0, r3
 80015e6:	f7ff ff5d 	bl	80014a4 <__NVIC_SetPriority>
}
 80015ea:	bf00      	nop
 80015ec:	3718      	adds	r7, #24
 80015ee:	46bd      	mov	sp, r7
 80015f0:	bd80      	pop	{r7, pc}

080015f2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80015f2:	b580      	push	{r7, lr}
 80015f4:	b082      	sub	sp, #8
 80015f6:	af00      	add	r7, sp, #0
 80015f8:	4603      	mov	r3, r0
 80015fa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80015fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001600:	4618      	mov	r0, r3
 8001602:	f7ff ff31 	bl	8001468 <__NVIC_EnableIRQ>
}
 8001606:	bf00      	nop
 8001608:	3708      	adds	r7, #8
 800160a:	46bd      	mov	sp, r7
 800160c:	bd80      	pop	{r7, pc}

0800160e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800160e:	b580      	push	{r7, lr}
 8001610:	b082      	sub	sp, #8
 8001612:	af00      	add	r7, sp, #0
 8001614:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001616:	6878      	ldr	r0, [r7, #4]
 8001618:	f7ff ffa2 	bl	8001560 <SysTick_Config>
 800161c:	4603      	mov	r3, r0
}
 800161e:	4618      	mov	r0, r3
 8001620:	3708      	adds	r7, #8
 8001622:	46bd      	mov	sp, r7
 8001624:	bd80      	pop	{r7, pc}
	...

08001628 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001628:	b480      	push	{r7}
 800162a:	b089      	sub	sp, #36	@ 0x24
 800162c:	af00      	add	r7, sp, #0
 800162e:	6078      	str	r0, [r7, #4]
 8001630:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001632:	2300      	movs	r3, #0
 8001634:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001636:	2300      	movs	r3, #0
 8001638:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800163a:	2300      	movs	r3, #0
 800163c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800163e:	2300      	movs	r3, #0
 8001640:	61fb      	str	r3, [r7, #28]
 8001642:	e16b      	b.n	800191c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001644:	2201      	movs	r2, #1
 8001646:	69fb      	ldr	r3, [r7, #28]
 8001648:	fa02 f303 	lsl.w	r3, r2, r3
 800164c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800164e:	683b      	ldr	r3, [r7, #0]
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	697a      	ldr	r2, [r7, #20]
 8001654:	4013      	ands	r3, r2
 8001656:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001658:	693a      	ldr	r2, [r7, #16]
 800165a:	697b      	ldr	r3, [r7, #20]
 800165c:	429a      	cmp	r2, r3
 800165e:	f040 815a 	bne.w	8001916 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001662:	683b      	ldr	r3, [r7, #0]
 8001664:	685b      	ldr	r3, [r3, #4]
 8001666:	f003 0303 	and.w	r3, r3, #3
 800166a:	2b01      	cmp	r3, #1
 800166c:	d005      	beq.n	800167a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800166e:	683b      	ldr	r3, [r7, #0]
 8001670:	685b      	ldr	r3, [r3, #4]
 8001672:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001676:	2b02      	cmp	r3, #2
 8001678:	d130      	bne.n	80016dc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	689b      	ldr	r3, [r3, #8]
 800167e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001680:	69fb      	ldr	r3, [r7, #28]
 8001682:	005b      	lsls	r3, r3, #1
 8001684:	2203      	movs	r2, #3
 8001686:	fa02 f303 	lsl.w	r3, r2, r3
 800168a:	43db      	mvns	r3, r3
 800168c:	69ba      	ldr	r2, [r7, #24]
 800168e:	4013      	ands	r3, r2
 8001690:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001692:	683b      	ldr	r3, [r7, #0]
 8001694:	68da      	ldr	r2, [r3, #12]
 8001696:	69fb      	ldr	r3, [r7, #28]
 8001698:	005b      	lsls	r3, r3, #1
 800169a:	fa02 f303 	lsl.w	r3, r2, r3
 800169e:	69ba      	ldr	r2, [r7, #24]
 80016a0:	4313      	orrs	r3, r2
 80016a2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	69ba      	ldr	r2, [r7, #24]
 80016a8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	685b      	ldr	r3, [r3, #4]
 80016ae:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80016b0:	2201      	movs	r2, #1
 80016b2:	69fb      	ldr	r3, [r7, #28]
 80016b4:	fa02 f303 	lsl.w	r3, r2, r3
 80016b8:	43db      	mvns	r3, r3
 80016ba:	69ba      	ldr	r2, [r7, #24]
 80016bc:	4013      	ands	r3, r2
 80016be:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80016c0:	683b      	ldr	r3, [r7, #0]
 80016c2:	685b      	ldr	r3, [r3, #4]
 80016c4:	091b      	lsrs	r3, r3, #4
 80016c6:	f003 0201 	and.w	r2, r3, #1
 80016ca:	69fb      	ldr	r3, [r7, #28]
 80016cc:	fa02 f303 	lsl.w	r3, r2, r3
 80016d0:	69ba      	ldr	r2, [r7, #24]
 80016d2:	4313      	orrs	r3, r2
 80016d4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	69ba      	ldr	r2, [r7, #24]
 80016da:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80016dc:	683b      	ldr	r3, [r7, #0]
 80016de:	685b      	ldr	r3, [r3, #4]
 80016e0:	f003 0303 	and.w	r3, r3, #3
 80016e4:	2b03      	cmp	r3, #3
 80016e6:	d017      	beq.n	8001718 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	68db      	ldr	r3, [r3, #12]
 80016ec:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80016ee:	69fb      	ldr	r3, [r7, #28]
 80016f0:	005b      	lsls	r3, r3, #1
 80016f2:	2203      	movs	r2, #3
 80016f4:	fa02 f303 	lsl.w	r3, r2, r3
 80016f8:	43db      	mvns	r3, r3
 80016fa:	69ba      	ldr	r2, [r7, #24]
 80016fc:	4013      	ands	r3, r2
 80016fe:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001700:	683b      	ldr	r3, [r7, #0]
 8001702:	689a      	ldr	r2, [r3, #8]
 8001704:	69fb      	ldr	r3, [r7, #28]
 8001706:	005b      	lsls	r3, r3, #1
 8001708:	fa02 f303 	lsl.w	r3, r2, r3
 800170c:	69ba      	ldr	r2, [r7, #24]
 800170e:	4313      	orrs	r3, r2
 8001710:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	69ba      	ldr	r2, [r7, #24]
 8001716:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001718:	683b      	ldr	r3, [r7, #0]
 800171a:	685b      	ldr	r3, [r3, #4]
 800171c:	f003 0303 	and.w	r3, r3, #3
 8001720:	2b02      	cmp	r3, #2
 8001722:	d123      	bne.n	800176c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001724:	69fb      	ldr	r3, [r7, #28]
 8001726:	08da      	lsrs	r2, r3, #3
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	3208      	adds	r2, #8
 800172c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001730:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001732:	69fb      	ldr	r3, [r7, #28]
 8001734:	f003 0307 	and.w	r3, r3, #7
 8001738:	009b      	lsls	r3, r3, #2
 800173a:	220f      	movs	r2, #15
 800173c:	fa02 f303 	lsl.w	r3, r2, r3
 8001740:	43db      	mvns	r3, r3
 8001742:	69ba      	ldr	r2, [r7, #24]
 8001744:	4013      	ands	r3, r2
 8001746:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001748:	683b      	ldr	r3, [r7, #0]
 800174a:	691a      	ldr	r2, [r3, #16]
 800174c:	69fb      	ldr	r3, [r7, #28]
 800174e:	f003 0307 	and.w	r3, r3, #7
 8001752:	009b      	lsls	r3, r3, #2
 8001754:	fa02 f303 	lsl.w	r3, r2, r3
 8001758:	69ba      	ldr	r2, [r7, #24]
 800175a:	4313      	orrs	r3, r2
 800175c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800175e:	69fb      	ldr	r3, [r7, #28]
 8001760:	08da      	lsrs	r2, r3, #3
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	3208      	adds	r2, #8
 8001766:	69b9      	ldr	r1, [r7, #24]
 8001768:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001772:	69fb      	ldr	r3, [r7, #28]
 8001774:	005b      	lsls	r3, r3, #1
 8001776:	2203      	movs	r2, #3
 8001778:	fa02 f303 	lsl.w	r3, r2, r3
 800177c:	43db      	mvns	r3, r3
 800177e:	69ba      	ldr	r2, [r7, #24]
 8001780:	4013      	ands	r3, r2
 8001782:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001784:	683b      	ldr	r3, [r7, #0]
 8001786:	685b      	ldr	r3, [r3, #4]
 8001788:	f003 0203 	and.w	r2, r3, #3
 800178c:	69fb      	ldr	r3, [r7, #28]
 800178e:	005b      	lsls	r3, r3, #1
 8001790:	fa02 f303 	lsl.w	r3, r2, r3
 8001794:	69ba      	ldr	r2, [r7, #24]
 8001796:	4313      	orrs	r3, r2
 8001798:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	69ba      	ldr	r2, [r7, #24]
 800179e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80017a0:	683b      	ldr	r3, [r7, #0]
 80017a2:	685b      	ldr	r3, [r3, #4]
 80017a4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80017a8:	2b00      	cmp	r3, #0
 80017aa:	f000 80b4 	beq.w	8001916 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80017ae:	2300      	movs	r3, #0
 80017b0:	60fb      	str	r3, [r7, #12]
 80017b2:	4b60      	ldr	r3, [pc, #384]	@ (8001934 <HAL_GPIO_Init+0x30c>)
 80017b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80017b6:	4a5f      	ldr	r2, [pc, #380]	@ (8001934 <HAL_GPIO_Init+0x30c>)
 80017b8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80017bc:	6453      	str	r3, [r2, #68]	@ 0x44
 80017be:	4b5d      	ldr	r3, [pc, #372]	@ (8001934 <HAL_GPIO_Init+0x30c>)
 80017c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80017c2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80017c6:	60fb      	str	r3, [r7, #12]
 80017c8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80017ca:	4a5b      	ldr	r2, [pc, #364]	@ (8001938 <HAL_GPIO_Init+0x310>)
 80017cc:	69fb      	ldr	r3, [r7, #28]
 80017ce:	089b      	lsrs	r3, r3, #2
 80017d0:	3302      	adds	r3, #2
 80017d2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80017d6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80017d8:	69fb      	ldr	r3, [r7, #28]
 80017da:	f003 0303 	and.w	r3, r3, #3
 80017de:	009b      	lsls	r3, r3, #2
 80017e0:	220f      	movs	r2, #15
 80017e2:	fa02 f303 	lsl.w	r3, r2, r3
 80017e6:	43db      	mvns	r3, r3
 80017e8:	69ba      	ldr	r2, [r7, #24]
 80017ea:	4013      	ands	r3, r2
 80017ec:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	4a52      	ldr	r2, [pc, #328]	@ (800193c <HAL_GPIO_Init+0x314>)
 80017f2:	4293      	cmp	r3, r2
 80017f4:	d02b      	beq.n	800184e <HAL_GPIO_Init+0x226>
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	4a51      	ldr	r2, [pc, #324]	@ (8001940 <HAL_GPIO_Init+0x318>)
 80017fa:	4293      	cmp	r3, r2
 80017fc:	d025      	beq.n	800184a <HAL_GPIO_Init+0x222>
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	4a50      	ldr	r2, [pc, #320]	@ (8001944 <HAL_GPIO_Init+0x31c>)
 8001802:	4293      	cmp	r3, r2
 8001804:	d01f      	beq.n	8001846 <HAL_GPIO_Init+0x21e>
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	4a4f      	ldr	r2, [pc, #316]	@ (8001948 <HAL_GPIO_Init+0x320>)
 800180a:	4293      	cmp	r3, r2
 800180c:	d019      	beq.n	8001842 <HAL_GPIO_Init+0x21a>
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	4a4e      	ldr	r2, [pc, #312]	@ (800194c <HAL_GPIO_Init+0x324>)
 8001812:	4293      	cmp	r3, r2
 8001814:	d013      	beq.n	800183e <HAL_GPIO_Init+0x216>
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	4a4d      	ldr	r2, [pc, #308]	@ (8001950 <HAL_GPIO_Init+0x328>)
 800181a:	4293      	cmp	r3, r2
 800181c:	d00d      	beq.n	800183a <HAL_GPIO_Init+0x212>
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	4a4c      	ldr	r2, [pc, #304]	@ (8001954 <HAL_GPIO_Init+0x32c>)
 8001822:	4293      	cmp	r3, r2
 8001824:	d007      	beq.n	8001836 <HAL_GPIO_Init+0x20e>
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	4a4b      	ldr	r2, [pc, #300]	@ (8001958 <HAL_GPIO_Init+0x330>)
 800182a:	4293      	cmp	r3, r2
 800182c:	d101      	bne.n	8001832 <HAL_GPIO_Init+0x20a>
 800182e:	2307      	movs	r3, #7
 8001830:	e00e      	b.n	8001850 <HAL_GPIO_Init+0x228>
 8001832:	2308      	movs	r3, #8
 8001834:	e00c      	b.n	8001850 <HAL_GPIO_Init+0x228>
 8001836:	2306      	movs	r3, #6
 8001838:	e00a      	b.n	8001850 <HAL_GPIO_Init+0x228>
 800183a:	2305      	movs	r3, #5
 800183c:	e008      	b.n	8001850 <HAL_GPIO_Init+0x228>
 800183e:	2304      	movs	r3, #4
 8001840:	e006      	b.n	8001850 <HAL_GPIO_Init+0x228>
 8001842:	2303      	movs	r3, #3
 8001844:	e004      	b.n	8001850 <HAL_GPIO_Init+0x228>
 8001846:	2302      	movs	r3, #2
 8001848:	e002      	b.n	8001850 <HAL_GPIO_Init+0x228>
 800184a:	2301      	movs	r3, #1
 800184c:	e000      	b.n	8001850 <HAL_GPIO_Init+0x228>
 800184e:	2300      	movs	r3, #0
 8001850:	69fa      	ldr	r2, [r7, #28]
 8001852:	f002 0203 	and.w	r2, r2, #3
 8001856:	0092      	lsls	r2, r2, #2
 8001858:	4093      	lsls	r3, r2
 800185a:	69ba      	ldr	r2, [r7, #24]
 800185c:	4313      	orrs	r3, r2
 800185e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001860:	4935      	ldr	r1, [pc, #212]	@ (8001938 <HAL_GPIO_Init+0x310>)
 8001862:	69fb      	ldr	r3, [r7, #28]
 8001864:	089b      	lsrs	r3, r3, #2
 8001866:	3302      	adds	r3, #2
 8001868:	69ba      	ldr	r2, [r7, #24]
 800186a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800186e:	4b3b      	ldr	r3, [pc, #236]	@ (800195c <HAL_GPIO_Init+0x334>)
 8001870:	689b      	ldr	r3, [r3, #8]
 8001872:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001874:	693b      	ldr	r3, [r7, #16]
 8001876:	43db      	mvns	r3, r3
 8001878:	69ba      	ldr	r2, [r7, #24]
 800187a:	4013      	ands	r3, r2
 800187c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800187e:	683b      	ldr	r3, [r7, #0]
 8001880:	685b      	ldr	r3, [r3, #4]
 8001882:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001886:	2b00      	cmp	r3, #0
 8001888:	d003      	beq.n	8001892 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800188a:	69ba      	ldr	r2, [r7, #24]
 800188c:	693b      	ldr	r3, [r7, #16]
 800188e:	4313      	orrs	r3, r2
 8001890:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001892:	4a32      	ldr	r2, [pc, #200]	@ (800195c <HAL_GPIO_Init+0x334>)
 8001894:	69bb      	ldr	r3, [r7, #24]
 8001896:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001898:	4b30      	ldr	r3, [pc, #192]	@ (800195c <HAL_GPIO_Init+0x334>)
 800189a:	68db      	ldr	r3, [r3, #12]
 800189c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800189e:	693b      	ldr	r3, [r7, #16]
 80018a0:	43db      	mvns	r3, r3
 80018a2:	69ba      	ldr	r2, [r7, #24]
 80018a4:	4013      	ands	r3, r2
 80018a6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80018a8:	683b      	ldr	r3, [r7, #0]
 80018aa:	685b      	ldr	r3, [r3, #4]
 80018ac:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	d003      	beq.n	80018bc <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80018b4:	69ba      	ldr	r2, [r7, #24]
 80018b6:	693b      	ldr	r3, [r7, #16]
 80018b8:	4313      	orrs	r3, r2
 80018ba:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80018bc:	4a27      	ldr	r2, [pc, #156]	@ (800195c <HAL_GPIO_Init+0x334>)
 80018be:	69bb      	ldr	r3, [r7, #24]
 80018c0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80018c2:	4b26      	ldr	r3, [pc, #152]	@ (800195c <HAL_GPIO_Init+0x334>)
 80018c4:	685b      	ldr	r3, [r3, #4]
 80018c6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80018c8:	693b      	ldr	r3, [r7, #16]
 80018ca:	43db      	mvns	r3, r3
 80018cc:	69ba      	ldr	r2, [r7, #24]
 80018ce:	4013      	ands	r3, r2
 80018d0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80018d2:	683b      	ldr	r3, [r7, #0]
 80018d4:	685b      	ldr	r3, [r3, #4]
 80018d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d003      	beq.n	80018e6 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80018de:	69ba      	ldr	r2, [r7, #24]
 80018e0:	693b      	ldr	r3, [r7, #16]
 80018e2:	4313      	orrs	r3, r2
 80018e4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80018e6:	4a1d      	ldr	r2, [pc, #116]	@ (800195c <HAL_GPIO_Init+0x334>)
 80018e8:	69bb      	ldr	r3, [r7, #24]
 80018ea:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80018ec:	4b1b      	ldr	r3, [pc, #108]	@ (800195c <HAL_GPIO_Init+0x334>)
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80018f2:	693b      	ldr	r3, [r7, #16]
 80018f4:	43db      	mvns	r3, r3
 80018f6:	69ba      	ldr	r2, [r7, #24]
 80018f8:	4013      	ands	r3, r2
 80018fa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80018fc:	683b      	ldr	r3, [r7, #0]
 80018fe:	685b      	ldr	r3, [r3, #4]
 8001900:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001904:	2b00      	cmp	r3, #0
 8001906:	d003      	beq.n	8001910 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001908:	69ba      	ldr	r2, [r7, #24]
 800190a:	693b      	ldr	r3, [r7, #16]
 800190c:	4313      	orrs	r3, r2
 800190e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001910:	4a12      	ldr	r2, [pc, #72]	@ (800195c <HAL_GPIO_Init+0x334>)
 8001912:	69bb      	ldr	r3, [r7, #24]
 8001914:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001916:	69fb      	ldr	r3, [r7, #28]
 8001918:	3301      	adds	r3, #1
 800191a:	61fb      	str	r3, [r7, #28]
 800191c:	69fb      	ldr	r3, [r7, #28]
 800191e:	2b0f      	cmp	r3, #15
 8001920:	f67f ae90 	bls.w	8001644 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001924:	bf00      	nop
 8001926:	bf00      	nop
 8001928:	3724      	adds	r7, #36	@ 0x24
 800192a:	46bd      	mov	sp, r7
 800192c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001930:	4770      	bx	lr
 8001932:	bf00      	nop
 8001934:	40023800 	.word	0x40023800
 8001938:	40013800 	.word	0x40013800
 800193c:	40020000 	.word	0x40020000
 8001940:	40020400 	.word	0x40020400
 8001944:	40020800 	.word	0x40020800
 8001948:	40020c00 	.word	0x40020c00
 800194c:	40021000 	.word	0x40021000
 8001950:	40021400 	.word	0x40021400
 8001954:	40021800 	.word	0x40021800
 8001958:	40021c00 	.word	0x40021c00
 800195c:	40013c00 	.word	0x40013c00

08001960 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001960:	b480      	push	{r7}
 8001962:	b083      	sub	sp, #12
 8001964:	af00      	add	r7, sp, #0
 8001966:	6078      	str	r0, [r7, #4]
 8001968:	460b      	mov	r3, r1
 800196a:	807b      	strh	r3, [r7, #2]
 800196c:	4613      	mov	r3, r2
 800196e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001970:	787b      	ldrb	r3, [r7, #1]
 8001972:	2b00      	cmp	r3, #0
 8001974:	d003      	beq.n	800197e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001976:	887a      	ldrh	r2, [r7, #2]
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800197c:	e003      	b.n	8001986 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800197e:	887b      	ldrh	r3, [r7, #2]
 8001980:	041a      	lsls	r2, r3, #16
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	619a      	str	r2, [r3, #24]
}
 8001986:	bf00      	nop
 8001988:	370c      	adds	r7, #12
 800198a:	46bd      	mov	sp, r7
 800198c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001990:	4770      	bx	lr

08001992 <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 8001992:	b580      	push	{r7, lr}
 8001994:	b086      	sub	sp, #24
 8001996:	af02      	add	r7, sp, #8
 8001998:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	2b00      	cmp	r3, #0
 800199e:	d101      	bne.n	80019a4 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 80019a0:	2301      	movs	r3, #1
 80019a2:	e059      	b.n	8001a58 <HAL_HCD_Init+0xc6>

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hhcd->Instance;
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) */

  if (hhcd->State == HAL_HCD_STATE_RESET)
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	f893 33d5 	ldrb.w	r3, [r3, #981]	@ 0x3d5
 80019b0:	b2db      	uxtb	r3, r3
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d106      	bne.n	80019c4 <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	2200      	movs	r2, #0
 80019ba:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 80019be:	6878      	ldr	r0, [r7, #4]
 80019c0:	f006 feea 	bl	8008798 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	2203      	movs	r2, #3
 80019c8:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 80019cc:	68fb      	ldr	r3, [r7, #12]
 80019ce:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80019d2:	d102      	bne.n	80019da <HAL_HCD_Init+0x48>
  {
    hhcd->Init.dma_enable = 0U;
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	2200      	movs	r2, #0
 80019d8:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	4618      	mov	r0, r3
 80019e0:	f003 fcf7 	bl	80053d2 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  if (USB_CoreInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	6818      	ldr	r0, [r3, #0]
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	7c1a      	ldrb	r2, [r3, #16]
 80019ec:	f88d 2000 	strb.w	r2, [sp]
 80019f0:	3304      	adds	r3, #4
 80019f2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80019f4:	f003 fc78 	bl	80052e8 <USB_CoreInit>
 80019f8:	4603      	mov	r3, r0
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	d005      	beq.n	8001a0a <HAL_HCD_Init+0x78>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	2202      	movs	r2, #2
 8001a02:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8001a06:	2301      	movs	r3, #1
 8001a08:	e026      	b.n	8001a58 <HAL_HCD_Init+0xc6>
  }

  /* Force Host Mode */
  if (USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE) != HAL_OK)
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	2101      	movs	r1, #1
 8001a10:	4618      	mov	r0, r3
 8001a12:	f003 fcef 	bl	80053f4 <USB_SetCurrentMode>
 8001a16:	4603      	mov	r3, r0
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d005      	beq.n	8001a28 <HAL_HCD_Init+0x96>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	2202      	movs	r2, #2
 8001a20:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8001a24:	2301      	movs	r3, #1
 8001a26:	e017      	b.n	8001a58 <HAL_HCD_Init+0xc6>
  }

  /* Init Host */
  if (USB_HostInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	6818      	ldr	r0, [r3, #0]
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	7c1a      	ldrb	r2, [r3, #16]
 8001a30:	f88d 2000 	strb.w	r2, [sp]
 8001a34:	3304      	adds	r3, #4
 8001a36:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001a38:	f003 fe98 	bl	800576c <USB_HostInit>
 8001a3c:	4603      	mov	r3, r0
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d005      	beq.n	8001a4e <HAL_HCD_Init+0xbc>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	2202      	movs	r2, #2
 8001a46:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8001a4a:	2301      	movs	r3, #1
 8001a4c:	e004      	b.n	8001a58 <HAL_HCD_Init+0xc6>
  }

  hhcd->State = HAL_HCD_STATE_READY;
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	2201      	movs	r2, #1
 8001a52:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

  return HAL_OK;
 8001a56:	2300      	movs	r3, #0
}
 8001a58:	4618      	mov	r0, r3
 8001a5a:	3710      	adds	r7, #16
 8001a5c:	46bd      	mov	sp, r7
 8001a5e:	bd80      	pop	{r7, pc}

08001a60 <HAL_HCD_HC_Init>:
  *          This parameter can be a value from 0 to32K
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Init(HCD_HandleTypeDef *hhcd, uint8_t ch_num, uint8_t epnum,
                                  uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8001a60:	b590      	push	{r4, r7, lr}
 8001a62:	b08b      	sub	sp, #44	@ 0x2c
 8001a64:	af04      	add	r7, sp, #16
 8001a66:	6078      	str	r0, [r7, #4]
 8001a68:	4608      	mov	r0, r1
 8001a6a:	4611      	mov	r1, r2
 8001a6c:	461a      	mov	r2, r3
 8001a6e:	4603      	mov	r3, r0
 8001a70:	70fb      	strb	r3, [r7, #3]
 8001a72:	460b      	mov	r3, r1
 8001a74:	70bb      	strb	r3, [r7, #2]
 8001a76:	4613      	mov	r3, r2
 8001a78:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;
  uint32_t HostCoreSpeed;
  uint32_t HCcharMps = mps;
 8001a7a:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8001a7c:	617b      	str	r3, [r7, #20]

  __HAL_LOCK(hhcd);
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8001a84:	2b01      	cmp	r3, #1
 8001a86:	d101      	bne.n	8001a8c <HAL_HCD_HC_Init+0x2c>
 8001a88:	2302      	movs	r3, #2
 8001a8a:	e09d      	b.n	8001bc8 <HAL_HCD_HC_Init+0x168>
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	2201      	movs	r2, #1
 8001a90:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  hhcd->hc[ch_num].do_ping = 0U;
 8001a94:	78fa      	ldrb	r2, [r7, #3]
 8001a96:	6879      	ldr	r1, [r7, #4]
 8001a98:	4613      	mov	r3, r2
 8001a9a:	011b      	lsls	r3, r3, #4
 8001a9c:	1a9b      	subs	r3, r3, r2
 8001a9e:	009b      	lsls	r3, r3, #2
 8001aa0:	440b      	add	r3, r1
 8001aa2:	3319      	adds	r3, #25
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8001aa8:	78fa      	ldrb	r2, [r7, #3]
 8001aaa:	6879      	ldr	r1, [r7, #4]
 8001aac:	4613      	mov	r3, r2
 8001aae:	011b      	lsls	r3, r3, #4
 8001ab0:	1a9b      	subs	r3, r3, r2
 8001ab2:	009b      	lsls	r3, r3, #2
 8001ab4:	440b      	add	r3, r1
 8001ab6:	3314      	adds	r3, #20
 8001ab8:	787a      	ldrb	r2, [r7, #1]
 8001aba:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8001abc:	78fa      	ldrb	r2, [r7, #3]
 8001abe:	6879      	ldr	r1, [r7, #4]
 8001ac0:	4613      	mov	r3, r2
 8001ac2:	011b      	lsls	r3, r3, #4
 8001ac4:	1a9b      	subs	r3, r3, r2
 8001ac6:	009b      	lsls	r3, r3, #2
 8001ac8:	440b      	add	r3, r1
 8001aca:	3315      	adds	r3, #21
 8001acc:	78fa      	ldrb	r2, [r7, #3]
 8001ace:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8001ad0:	78fa      	ldrb	r2, [r7, #3]
 8001ad2:	6879      	ldr	r1, [r7, #4]
 8001ad4:	4613      	mov	r3, r2
 8001ad6:	011b      	lsls	r3, r3, #4
 8001ad8:	1a9b      	subs	r3, r3, r2
 8001ada:	009b      	lsls	r3, r3, #2
 8001adc:	440b      	add	r3, r1
 8001ade:	3326      	adds	r3, #38	@ 0x26
 8001ae0:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 8001ae4:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 8001ae6:	78fa      	ldrb	r2, [r7, #3]
 8001ae8:	78bb      	ldrb	r3, [r7, #2]
 8001aea:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001aee:	b2d8      	uxtb	r0, r3
 8001af0:	6879      	ldr	r1, [r7, #4]
 8001af2:	4613      	mov	r3, r2
 8001af4:	011b      	lsls	r3, r3, #4
 8001af6:	1a9b      	subs	r3, r3, r2
 8001af8:	009b      	lsls	r3, r3, #2
 8001afa:	440b      	add	r3, r1
 8001afc:	3316      	adds	r3, #22
 8001afe:	4602      	mov	r2, r0
 8001b00:	701a      	strb	r2, [r3, #0]

  (void)HAL_HCD_HC_ClearHubInfo(hhcd, ch_num);
 8001b02:	78fb      	ldrb	r3, [r7, #3]
 8001b04:	4619      	mov	r1, r3
 8001b06:	6878      	ldr	r0, [r7, #4]
 8001b08:	f000 fba4 	bl	8002254 <HAL_HCD_HC_ClearHubInfo>

  if ((epnum & 0x80U) == 0x80U)
 8001b0c:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	da0a      	bge.n	8001b2a <HAL_HCD_HC_Init+0xca>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 8001b14:	78fa      	ldrb	r2, [r7, #3]
 8001b16:	6879      	ldr	r1, [r7, #4]
 8001b18:	4613      	mov	r3, r2
 8001b1a:	011b      	lsls	r3, r3, #4
 8001b1c:	1a9b      	subs	r3, r3, r2
 8001b1e:	009b      	lsls	r3, r3, #2
 8001b20:	440b      	add	r3, r1
 8001b22:	3317      	adds	r3, #23
 8001b24:	2201      	movs	r2, #1
 8001b26:	701a      	strb	r2, [r3, #0]
 8001b28:	e009      	b.n	8001b3e <HAL_HCD_HC_Init+0xde>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 8001b2a:	78fa      	ldrb	r2, [r7, #3]
 8001b2c:	6879      	ldr	r1, [r7, #4]
 8001b2e:	4613      	mov	r3, r2
 8001b30:	011b      	lsls	r3, r3, #4
 8001b32:	1a9b      	subs	r3, r3, r2
 8001b34:	009b      	lsls	r3, r3, #2
 8001b36:	440b      	add	r3, r1
 8001b38:	3317      	adds	r3, #23
 8001b3a:	2200      	movs	r2, #0
 8001b3c:	701a      	strb	r2, [r3, #0]
  }

  HostCoreSpeed = USB_GetHostSpeed(hhcd->Instance);
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	4618      	mov	r0, r3
 8001b44:	f003 ff76 	bl	8005a34 <USB_GetHostSpeed>
 8001b48:	6138      	str	r0, [r7, #16]

  if (ep_type == EP_TYPE_ISOC)
 8001b4a:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001b4e:	2b01      	cmp	r3, #1
 8001b50:	d10b      	bne.n	8001b6a <HAL_HCD_HC_Init+0x10a>
  {
    /* FS device plugged to HS HUB */
    if ((speed == HCD_DEVICE_SPEED_FULL) && (HostCoreSpeed == HPRT0_PRTSPD_HIGH_SPEED))
 8001b52:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001b56:	2b01      	cmp	r3, #1
 8001b58:	d107      	bne.n	8001b6a <HAL_HCD_HC_Init+0x10a>
 8001b5a:	693b      	ldr	r3, [r7, #16]
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	d104      	bne.n	8001b6a <HAL_HCD_HC_Init+0x10a>
    {
      if (HCcharMps > ISO_SPLT_MPS)
 8001b60:	697b      	ldr	r3, [r7, #20]
 8001b62:	2bbc      	cmp	r3, #188	@ 0xbc
 8001b64:	d901      	bls.n	8001b6a <HAL_HCD_HC_Init+0x10a>
      {
        /* ISO Max Packet Size for Split mode */
        HCcharMps = ISO_SPLT_MPS;
 8001b66:	23bc      	movs	r3, #188	@ 0xbc
 8001b68:	617b      	str	r3, [r7, #20]
      }
    }
  }

  hhcd->hc[ch_num].speed = speed;
 8001b6a:	78fa      	ldrb	r2, [r7, #3]
 8001b6c:	6879      	ldr	r1, [r7, #4]
 8001b6e:	4613      	mov	r3, r2
 8001b70:	011b      	lsls	r3, r3, #4
 8001b72:	1a9b      	subs	r3, r3, r2
 8001b74:	009b      	lsls	r3, r3, #2
 8001b76:	440b      	add	r3, r1
 8001b78:	3318      	adds	r3, #24
 8001b7a:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8001b7e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = (uint16_t)HCcharMps;
 8001b80:	78fa      	ldrb	r2, [r7, #3]
 8001b82:	697b      	ldr	r3, [r7, #20]
 8001b84:	b298      	uxth	r0, r3
 8001b86:	6879      	ldr	r1, [r7, #4]
 8001b88:	4613      	mov	r3, r2
 8001b8a:	011b      	lsls	r3, r3, #4
 8001b8c:	1a9b      	subs	r3, r3, r2
 8001b8e:	009b      	lsls	r3, r3, #2
 8001b90:	440b      	add	r3, r1
 8001b92:	3328      	adds	r3, #40	@ 0x28
 8001b94:	4602      	mov	r2, r0
 8001b96:	801a      	strh	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance, ch_num, epnum,
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	6818      	ldr	r0, [r3, #0]
 8001b9c:	697b      	ldr	r3, [r7, #20]
 8001b9e:	b29b      	uxth	r3, r3
 8001ba0:	787c      	ldrb	r4, [r7, #1]
 8001ba2:	78ba      	ldrb	r2, [r7, #2]
 8001ba4:	78f9      	ldrb	r1, [r7, #3]
 8001ba6:	9302      	str	r3, [sp, #8]
 8001ba8:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001bac:	9301      	str	r3, [sp, #4]
 8001bae:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001bb2:	9300      	str	r3, [sp, #0]
 8001bb4:	4623      	mov	r3, r4
 8001bb6:	f003 ff65 	bl	8005a84 <USB_HC_Init>
 8001bba:	4603      	mov	r3, r0
 8001bbc:	73fb      	strb	r3, [r7, #15]
                        dev_address, speed, ep_type, (uint16_t)HCcharMps);

  __HAL_UNLOCK(hhcd);
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	2200      	movs	r2, #0
 8001bc2:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return status;
 8001bc6:	7bfb      	ldrb	r3, [r7, #15]
}
 8001bc8:	4618      	mov	r0, r3
 8001bca:	371c      	adds	r7, #28
 8001bcc:	46bd      	mov	sp, r7
 8001bce:	bd90      	pop	{r4, r7, pc}

08001bd0 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8001bd0:	b580      	push	{r7, lr}
 8001bd2:	b082      	sub	sp, #8
 8001bd4:	af00      	add	r7, sp, #0
 8001bd6:	6078      	str	r0, [r7, #4]
 8001bd8:	4608      	mov	r0, r1
 8001bda:	4611      	mov	r1, r2
 8001bdc:	461a      	mov	r2, r3
 8001bde:	4603      	mov	r3, r0
 8001be0:	70fb      	strb	r3, [r7, #3]
 8001be2:	460b      	mov	r3, r1
 8001be4:	70bb      	strb	r3, [r7, #2]
 8001be6:	4613      	mov	r3, r2
 8001be8:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 8001bea:	78fa      	ldrb	r2, [r7, #3]
 8001bec:	6879      	ldr	r1, [r7, #4]
 8001bee:	4613      	mov	r3, r2
 8001bf0:	011b      	lsls	r3, r3, #4
 8001bf2:	1a9b      	subs	r3, r3, r2
 8001bf4:	009b      	lsls	r3, r3, #2
 8001bf6:	440b      	add	r3, r1
 8001bf8:	3317      	adds	r3, #23
 8001bfa:	78ba      	ldrb	r2, [r7, #2]
 8001bfc:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 8001bfe:	78fa      	ldrb	r2, [r7, #3]
 8001c00:	6879      	ldr	r1, [r7, #4]
 8001c02:	4613      	mov	r3, r2
 8001c04:	011b      	lsls	r3, r3, #4
 8001c06:	1a9b      	subs	r3, r3, r2
 8001c08:	009b      	lsls	r3, r3, #2
 8001c0a:	440b      	add	r3, r1
 8001c0c:	3326      	adds	r3, #38	@ 0x26
 8001c0e:	787a      	ldrb	r2, [r7, #1]
 8001c10:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 8001c12:	7c3b      	ldrb	r3, [r7, #16]
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d114      	bne.n	8001c42 <HAL_HCD_HC_SubmitRequest+0x72>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8001c18:	78fa      	ldrb	r2, [r7, #3]
 8001c1a:	6879      	ldr	r1, [r7, #4]
 8001c1c:	4613      	mov	r3, r2
 8001c1e:	011b      	lsls	r3, r3, #4
 8001c20:	1a9b      	subs	r3, r3, r2
 8001c22:	009b      	lsls	r3, r3, #2
 8001c24:	440b      	add	r3, r1
 8001c26:	332a      	adds	r3, #42	@ 0x2a
 8001c28:	2203      	movs	r2, #3
 8001c2a:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 8001c2c:	78fa      	ldrb	r2, [r7, #3]
 8001c2e:	6879      	ldr	r1, [r7, #4]
 8001c30:	4613      	mov	r3, r2
 8001c32:	011b      	lsls	r3, r3, #4
 8001c34:	1a9b      	subs	r3, r3, r2
 8001c36:	009b      	lsls	r3, r3, #2
 8001c38:	440b      	add	r3, r1
 8001c3a:	3319      	adds	r3, #25
 8001c3c:	7f3a      	ldrb	r2, [r7, #28]
 8001c3e:	701a      	strb	r2, [r3, #0]
 8001c40:	e009      	b.n	8001c56 <HAL_HCD_HC_SubmitRequest+0x86>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001c42:	78fa      	ldrb	r2, [r7, #3]
 8001c44:	6879      	ldr	r1, [r7, #4]
 8001c46:	4613      	mov	r3, r2
 8001c48:	011b      	lsls	r3, r3, #4
 8001c4a:	1a9b      	subs	r3, r3, r2
 8001c4c:	009b      	lsls	r3, r3, #2
 8001c4e:	440b      	add	r3, r1
 8001c50:	332a      	adds	r3, #42	@ 0x2a
 8001c52:	2202      	movs	r2, #2
 8001c54:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 8001c56:	787b      	ldrb	r3, [r7, #1]
 8001c58:	2b03      	cmp	r3, #3
 8001c5a:	f200 8102 	bhi.w	8001e62 <HAL_HCD_HC_SubmitRequest+0x292>
 8001c5e:	a201      	add	r2, pc, #4	@ (adr r2, 8001c64 <HAL_HCD_HC_SubmitRequest+0x94>)
 8001c60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c64:	08001c75 	.word	0x08001c75
 8001c68:	08001e4d 	.word	0x08001e4d
 8001c6c:	08001d39 	.word	0x08001d39
 8001c70:	08001dc3 	.word	0x08001dc3
  {
    case EP_TYPE_CTRL:
      if (token == 1U) /* send data */
 8001c74:	7c3b      	ldrb	r3, [r7, #16]
 8001c76:	2b01      	cmp	r3, #1
 8001c78:	f040 80f5 	bne.w	8001e66 <HAL_HCD_HC_SubmitRequest+0x296>
      {
        if (direction == 0U)
 8001c7c:	78bb      	ldrb	r3, [r7, #2]
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d12d      	bne.n	8001cde <HAL_HCD_HC_SubmitRequest+0x10e>
        {
          if (length == 0U)
 8001c82:	8b3b      	ldrh	r3, [r7, #24]
 8001c84:	2b00      	cmp	r3, #0
 8001c86:	d109      	bne.n	8001c9c <HAL_HCD_HC_SubmitRequest+0xcc>
          {
            /* For Status OUT stage, Length == 0U, Status Out PID = 1 */
            hhcd->hc[ch_num].toggle_out = 1U;
 8001c88:	78fa      	ldrb	r2, [r7, #3]
 8001c8a:	6879      	ldr	r1, [r7, #4]
 8001c8c:	4613      	mov	r3, r2
 8001c8e:	011b      	lsls	r3, r3, #4
 8001c90:	1a9b      	subs	r3, r3, r2
 8001c92:	009b      	lsls	r3, r3, #2
 8001c94:	440b      	add	r3, r1
 8001c96:	333d      	adds	r3, #61	@ 0x3d
 8001c98:	2201      	movs	r2, #1
 8001c9a:	701a      	strb	r2, [r3, #0]
          }

          /* Set the Data Toggle bit as per the Flag */
          if (hhcd->hc[ch_num].toggle_out == 0U)
 8001c9c:	78fa      	ldrb	r2, [r7, #3]
 8001c9e:	6879      	ldr	r1, [r7, #4]
 8001ca0:	4613      	mov	r3, r2
 8001ca2:	011b      	lsls	r3, r3, #4
 8001ca4:	1a9b      	subs	r3, r3, r2
 8001ca6:	009b      	lsls	r3, r3, #2
 8001ca8:	440b      	add	r3, r1
 8001caa:	333d      	adds	r3, #61	@ 0x3d
 8001cac:	781b      	ldrb	r3, [r3, #0]
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d10a      	bne.n	8001cc8 <HAL_HCD_HC_SubmitRequest+0xf8>
          {
            /* Put the PID 0 */
            hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001cb2:	78fa      	ldrb	r2, [r7, #3]
 8001cb4:	6879      	ldr	r1, [r7, #4]
 8001cb6:	4613      	mov	r3, r2
 8001cb8:	011b      	lsls	r3, r3, #4
 8001cba:	1a9b      	subs	r3, r3, r2
 8001cbc:	009b      	lsls	r3, r3, #2
 8001cbe:	440b      	add	r3, r1
 8001cc0:	332a      	adds	r3, #42	@ 0x2a
 8001cc2:	2200      	movs	r2, #0
 8001cc4:	701a      	strb	r2, [r3, #0]
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
            }
          }
        }
      }
      break;
 8001cc6:	e0ce      	b.n	8001e66 <HAL_HCD_HC_SubmitRequest+0x296>
            hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001cc8:	78fa      	ldrb	r2, [r7, #3]
 8001cca:	6879      	ldr	r1, [r7, #4]
 8001ccc:	4613      	mov	r3, r2
 8001cce:	011b      	lsls	r3, r3, #4
 8001cd0:	1a9b      	subs	r3, r3, r2
 8001cd2:	009b      	lsls	r3, r3, #2
 8001cd4:	440b      	add	r3, r1
 8001cd6:	332a      	adds	r3, #42	@ 0x2a
 8001cd8:	2202      	movs	r2, #2
 8001cda:	701a      	strb	r2, [r3, #0]
      break;
 8001cdc:	e0c3      	b.n	8001e66 <HAL_HCD_HC_SubmitRequest+0x296>
          if (hhcd->hc[ch_num].do_ssplit == 1U)
 8001cde:	78fa      	ldrb	r2, [r7, #3]
 8001ce0:	6879      	ldr	r1, [r7, #4]
 8001ce2:	4613      	mov	r3, r2
 8001ce4:	011b      	lsls	r3, r3, #4
 8001ce6:	1a9b      	subs	r3, r3, r2
 8001ce8:	009b      	lsls	r3, r3, #2
 8001cea:	440b      	add	r3, r1
 8001cec:	331a      	adds	r3, #26
 8001cee:	781b      	ldrb	r3, [r3, #0]
 8001cf0:	2b01      	cmp	r3, #1
 8001cf2:	f040 80b8 	bne.w	8001e66 <HAL_HCD_HC_SubmitRequest+0x296>
            if (hhcd->hc[ch_num].toggle_in == 0U)
 8001cf6:	78fa      	ldrb	r2, [r7, #3]
 8001cf8:	6879      	ldr	r1, [r7, #4]
 8001cfa:	4613      	mov	r3, r2
 8001cfc:	011b      	lsls	r3, r3, #4
 8001cfe:	1a9b      	subs	r3, r3, r2
 8001d00:	009b      	lsls	r3, r3, #2
 8001d02:	440b      	add	r3, r1
 8001d04:	333c      	adds	r3, #60	@ 0x3c
 8001d06:	781b      	ldrb	r3, [r3, #0]
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d10a      	bne.n	8001d22 <HAL_HCD_HC_SubmitRequest+0x152>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001d0c:	78fa      	ldrb	r2, [r7, #3]
 8001d0e:	6879      	ldr	r1, [r7, #4]
 8001d10:	4613      	mov	r3, r2
 8001d12:	011b      	lsls	r3, r3, #4
 8001d14:	1a9b      	subs	r3, r3, r2
 8001d16:	009b      	lsls	r3, r3, #2
 8001d18:	440b      	add	r3, r1
 8001d1a:	332a      	adds	r3, #42	@ 0x2a
 8001d1c:	2200      	movs	r2, #0
 8001d1e:	701a      	strb	r2, [r3, #0]
      break;
 8001d20:	e0a1      	b.n	8001e66 <HAL_HCD_HC_SubmitRequest+0x296>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001d22:	78fa      	ldrb	r2, [r7, #3]
 8001d24:	6879      	ldr	r1, [r7, #4]
 8001d26:	4613      	mov	r3, r2
 8001d28:	011b      	lsls	r3, r3, #4
 8001d2a:	1a9b      	subs	r3, r3, r2
 8001d2c:	009b      	lsls	r3, r3, #2
 8001d2e:	440b      	add	r3, r1
 8001d30:	332a      	adds	r3, #42	@ 0x2a
 8001d32:	2202      	movs	r2, #2
 8001d34:	701a      	strb	r2, [r3, #0]
      break;
 8001d36:	e096      	b.n	8001e66 <HAL_HCD_HC_SubmitRequest+0x296>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8001d38:	78bb      	ldrb	r3, [r7, #2]
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d120      	bne.n	8001d80 <HAL_HCD_HC_SubmitRequest+0x1b0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8001d3e:	78fa      	ldrb	r2, [r7, #3]
 8001d40:	6879      	ldr	r1, [r7, #4]
 8001d42:	4613      	mov	r3, r2
 8001d44:	011b      	lsls	r3, r3, #4
 8001d46:	1a9b      	subs	r3, r3, r2
 8001d48:	009b      	lsls	r3, r3, #2
 8001d4a:	440b      	add	r3, r1
 8001d4c:	333d      	adds	r3, #61	@ 0x3d
 8001d4e:	781b      	ldrb	r3, [r3, #0]
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d10a      	bne.n	8001d6a <HAL_HCD_HC_SubmitRequest+0x19a>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001d54:	78fa      	ldrb	r2, [r7, #3]
 8001d56:	6879      	ldr	r1, [r7, #4]
 8001d58:	4613      	mov	r3, r2
 8001d5a:	011b      	lsls	r3, r3, #4
 8001d5c:	1a9b      	subs	r3, r3, r2
 8001d5e:	009b      	lsls	r3, r3, #2
 8001d60:	440b      	add	r3, r1
 8001d62:	332a      	adds	r3, #42	@ 0x2a
 8001d64:	2200      	movs	r2, #0
 8001d66:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8001d68:	e07e      	b.n	8001e68 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001d6a:	78fa      	ldrb	r2, [r7, #3]
 8001d6c:	6879      	ldr	r1, [r7, #4]
 8001d6e:	4613      	mov	r3, r2
 8001d70:	011b      	lsls	r3, r3, #4
 8001d72:	1a9b      	subs	r3, r3, r2
 8001d74:	009b      	lsls	r3, r3, #2
 8001d76:	440b      	add	r3, r1
 8001d78:	332a      	adds	r3, #42	@ 0x2a
 8001d7a:	2202      	movs	r2, #2
 8001d7c:	701a      	strb	r2, [r3, #0]
      break;
 8001d7e:	e073      	b.n	8001e68 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8001d80:	78fa      	ldrb	r2, [r7, #3]
 8001d82:	6879      	ldr	r1, [r7, #4]
 8001d84:	4613      	mov	r3, r2
 8001d86:	011b      	lsls	r3, r3, #4
 8001d88:	1a9b      	subs	r3, r3, r2
 8001d8a:	009b      	lsls	r3, r3, #2
 8001d8c:	440b      	add	r3, r1
 8001d8e:	333c      	adds	r3, #60	@ 0x3c
 8001d90:	781b      	ldrb	r3, [r3, #0]
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d10a      	bne.n	8001dac <HAL_HCD_HC_SubmitRequest+0x1dc>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001d96:	78fa      	ldrb	r2, [r7, #3]
 8001d98:	6879      	ldr	r1, [r7, #4]
 8001d9a:	4613      	mov	r3, r2
 8001d9c:	011b      	lsls	r3, r3, #4
 8001d9e:	1a9b      	subs	r3, r3, r2
 8001da0:	009b      	lsls	r3, r3, #2
 8001da2:	440b      	add	r3, r1
 8001da4:	332a      	adds	r3, #42	@ 0x2a
 8001da6:	2200      	movs	r2, #0
 8001da8:	701a      	strb	r2, [r3, #0]
      break;
 8001daa:	e05d      	b.n	8001e68 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001dac:	78fa      	ldrb	r2, [r7, #3]
 8001dae:	6879      	ldr	r1, [r7, #4]
 8001db0:	4613      	mov	r3, r2
 8001db2:	011b      	lsls	r3, r3, #4
 8001db4:	1a9b      	subs	r3, r3, r2
 8001db6:	009b      	lsls	r3, r3, #2
 8001db8:	440b      	add	r3, r1
 8001dba:	332a      	adds	r3, #42	@ 0x2a
 8001dbc:	2202      	movs	r2, #2
 8001dbe:	701a      	strb	r2, [r3, #0]
      break;
 8001dc0:	e052      	b.n	8001e68 <HAL_HCD_HC_SubmitRequest+0x298>
    case EP_TYPE_INTR:
      if (direction == 0U)
 8001dc2:	78bb      	ldrb	r3, [r7, #2]
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	d120      	bne.n	8001e0a <HAL_HCD_HC_SubmitRequest+0x23a>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8001dc8:	78fa      	ldrb	r2, [r7, #3]
 8001dca:	6879      	ldr	r1, [r7, #4]
 8001dcc:	4613      	mov	r3, r2
 8001dce:	011b      	lsls	r3, r3, #4
 8001dd0:	1a9b      	subs	r3, r3, r2
 8001dd2:	009b      	lsls	r3, r3, #2
 8001dd4:	440b      	add	r3, r1
 8001dd6:	333d      	adds	r3, #61	@ 0x3d
 8001dd8:	781b      	ldrb	r3, [r3, #0]
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	d10a      	bne.n	8001df4 <HAL_HCD_HC_SubmitRequest+0x224>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001dde:	78fa      	ldrb	r2, [r7, #3]
 8001de0:	6879      	ldr	r1, [r7, #4]
 8001de2:	4613      	mov	r3, r2
 8001de4:	011b      	lsls	r3, r3, #4
 8001de6:	1a9b      	subs	r3, r3, r2
 8001de8:	009b      	lsls	r3, r3, #2
 8001dea:	440b      	add	r3, r1
 8001dec:	332a      	adds	r3, #42	@ 0x2a
 8001dee:	2200      	movs	r2, #0
 8001df0:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8001df2:	e039      	b.n	8001e68 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001df4:	78fa      	ldrb	r2, [r7, #3]
 8001df6:	6879      	ldr	r1, [r7, #4]
 8001df8:	4613      	mov	r3, r2
 8001dfa:	011b      	lsls	r3, r3, #4
 8001dfc:	1a9b      	subs	r3, r3, r2
 8001dfe:	009b      	lsls	r3, r3, #2
 8001e00:	440b      	add	r3, r1
 8001e02:	332a      	adds	r3, #42	@ 0x2a
 8001e04:	2202      	movs	r2, #2
 8001e06:	701a      	strb	r2, [r3, #0]
      break;
 8001e08:	e02e      	b.n	8001e68 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8001e0a:	78fa      	ldrb	r2, [r7, #3]
 8001e0c:	6879      	ldr	r1, [r7, #4]
 8001e0e:	4613      	mov	r3, r2
 8001e10:	011b      	lsls	r3, r3, #4
 8001e12:	1a9b      	subs	r3, r3, r2
 8001e14:	009b      	lsls	r3, r3, #2
 8001e16:	440b      	add	r3, r1
 8001e18:	333c      	adds	r3, #60	@ 0x3c
 8001e1a:	781b      	ldrb	r3, [r3, #0]
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d10a      	bne.n	8001e36 <HAL_HCD_HC_SubmitRequest+0x266>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001e20:	78fa      	ldrb	r2, [r7, #3]
 8001e22:	6879      	ldr	r1, [r7, #4]
 8001e24:	4613      	mov	r3, r2
 8001e26:	011b      	lsls	r3, r3, #4
 8001e28:	1a9b      	subs	r3, r3, r2
 8001e2a:	009b      	lsls	r3, r3, #2
 8001e2c:	440b      	add	r3, r1
 8001e2e:	332a      	adds	r3, #42	@ 0x2a
 8001e30:	2200      	movs	r2, #0
 8001e32:	701a      	strb	r2, [r3, #0]
      break;
 8001e34:	e018      	b.n	8001e68 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001e36:	78fa      	ldrb	r2, [r7, #3]
 8001e38:	6879      	ldr	r1, [r7, #4]
 8001e3a:	4613      	mov	r3, r2
 8001e3c:	011b      	lsls	r3, r3, #4
 8001e3e:	1a9b      	subs	r3, r3, r2
 8001e40:	009b      	lsls	r3, r3, #2
 8001e42:	440b      	add	r3, r1
 8001e44:	332a      	adds	r3, #42	@ 0x2a
 8001e46:	2202      	movs	r2, #2
 8001e48:	701a      	strb	r2, [r3, #0]
      break;
 8001e4a:	e00d      	b.n	8001e68 <HAL_HCD_HC_SubmitRequest+0x298>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001e4c:	78fa      	ldrb	r2, [r7, #3]
 8001e4e:	6879      	ldr	r1, [r7, #4]
 8001e50:	4613      	mov	r3, r2
 8001e52:	011b      	lsls	r3, r3, #4
 8001e54:	1a9b      	subs	r3, r3, r2
 8001e56:	009b      	lsls	r3, r3, #2
 8001e58:	440b      	add	r3, r1
 8001e5a:	332a      	adds	r3, #42	@ 0x2a
 8001e5c:	2200      	movs	r2, #0
 8001e5e:	701a      	strb	r2, [r3, #0]
      break;
 8001e60:	e002      	b.n	8001e68 <HAL_HCD_HC_SubmitRequest+0x298>

    default:
      break;
 8001e62:	bf00      	nop
 8001e64:	e000      	b.n	8001e68 <HAL_HCD_HC_SubmitRequest+0x298>
      break;
 8001e66:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 8001e68:	78fa      	ldrb	r2, [r7, #3]
 8001e6a:	6879      	ldr	r1, [r7, #4]
 8001e6c:	4613      	mov	r3, r2
 8001e6e:	011b      	lsls	r3, r3, #4
 8001e70:	1a9b      	subs	r3, r3, r2
 8001e72:	009b      	lsls	r3, r3, #2
 8001e74:	440b      	add	r3, r1
 8001e76:	332c      	adds	r3, #44	@ 0x2c
 8001e78:	697a      	ldr	r2, [r7, #20]
 8001e7a:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8001e7c:	78fa      	ldrb	r2, [r7, #3]
 8001e7e:	8b39      	ldrh	r1, [r7, #24]
 8001e80:	6878      	ldr	r0, [r7, #4]
 8001e82:	4613      	mov	r3, r2
 8001e84:	011b      	lsls	r3, r3, #4
 8001e86:	1a9b      	subs	r3, r3, r2
 8001e88:	009b      	lsls	r3, r3, #2
 8001e8a:	4403      	add	r3, r0
 8001e8c:	3334      	adds	r3, #52	@ 0x34
 8001e8e:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 8001e90:	78fa      	ldrb	r2, [r7, #3]
 8001e92:	6879      	ldr	r1, [r7, #4]
 8001e94:	4613      	mov	r3, r2
 8001e96:	011b      	lsls	r3, r3, #4
 8001e98:	1a9b      	subs	r3, r3, r2
 8001e9a:	009b      	lsls	r3, r3, #2
 8001e9c:	440b      	add	r3, r1
 8001e9e:	334c      	adds	r3, #76	@ 0x4c
 8001ea0:	2200      	movs	r2, #0
 8001ea2:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8001ea4:	78fa      	ldrb	r2, [r7, #3]
 8001ea6:	6879      	ldr	r1, [r7, #4]
 8001ea8:	4613      	mov	r3, r2
 8001eaa:	011b      	lsls	r3, r3, #4
 8001eac:	1a9b      	subs	r3, r3, r2
 8001eae:	009b      	lsls	r3, r3, #2
 8001eb0:	440b      	add	r3, r1
 8001eb2:	3338      	adds	r3, #56	@ 0x38
 8001eb4:	2200      	movs	r2, #0
 8001eb6:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8001eb8:	78fa      	ldrb	r2, [r7, #3]
 8001eba:	6879      	ldr	r1, [r7, #4]
 8001ebc:	4613      	mov	r3, r2
 8001ebe:	011b      	lsls	r3, r3, #4
 8001ec0:	1a9b      	subs	r3, r3, r2
 8001ec2:	009b      	lsls	r3, r3, #2
 8001ec4:	440b      	add	r3, r1
 8001ec6:	3315      	adds	r3, #21
 8001ec8:	78fa      	ldrb	r2, [r7, #3]
 8001eca:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8001ecc:	78fa      	ldrb	r2, [r7, #3]
 8001ece:	6879      	ldr	r1, [r7, #4]
 8001ed0:	4613      	mov	r3, r2
 8001ed2:	011b      	lsls	r3, r3, #4
 8001ed4:	1a9b      	subs	r3, r3, r2
 8001ed6:	009b      	lsls	r3, r3, #2
 8001ed8:	440b      	add	r3, r1
 8001eda:	334d      	adds	r3, #77	@ 0x4d
 8001edc:	2200      	movs	r2, #0
 8001ede:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	6818      	ldr	r0, [r3, #0]
 8001ee4:	78fa      	ldrb	r2, [r7, #3]
 8001ee6:	4613      	mov	r3, r2
 8001ee8:	011b      	lsls	r3, r3, #4
 8001eea:	1a9b      	subs	r3, r3, r2
 8001eec:	009b      	lsls	r3, r3, #2
 8001eee:	3310      	adds	r3, #16
 8001ef0:	687a      	ldr	r2, [r7, #4]
 8001ef2:	4413      	add	r3, r2
 8001ef4:	1d19      	adds	r1, r3, #4
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	799b      	ldrb	r3, [r3, #6]
 8001efa:	461a      	mov	r2, r3
 8001efc:	f003 feee 	bl	8005cdc <USB_HC_StartXfer>
 8001f00:	4603      	mov	r3, r0
}
 8001f02:	4618      	mov	r0, r3
 8001f04:	3708      	adds	r7, #8
 8001f06:	46bd      	mov	sp, r7
 8001f08:	bd80      	pop	{r7, pc}
 8001f0a:	bf00      	nop

08001f0c <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8001f0c:	b580      	push	{r7, lr}
 8001f0e:	b086      	sub	sp, #24
 8001f10:	af00      	add	r7, sp, #0
 8001f12:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001f1a:	693b      	ldr	r3, [r7, #16]
 8001f1c:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	4618      	mov	r0, r3
 8001f24:	f003 fbdc 	bl	80056e0 <USB_GetMode>
 8001f28:	4603      	mov	r3, r0
 8001f2a:	2b01      	cmp	r3, #1
 8001f2c:	f040 80fb 	bne.w	8002126 <HAL_HCD_IRQHandler+0x21a>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	4618      	mov	r0, r3
 8001f36:	f003 fb9f 	bl	8005678 <USB_ReadInterrupts>
 8001f3a:	4603      	mov	r3, r0
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	f000 80f1 	beq.w	8002124 <HAL_HCD_IRQHandler+0x218>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	4618      	mov	r0, r3
 8001f48:	f003 fb96 	bl	8005678 <USB_ReadInterrupts>
 8001f4c:	4603      	mov	r3, r0
 8001f4e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001f52:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8001f56:	d104      	bne.n	8001f62 <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8001f60:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	4618      	mov	r0, r3
 8001f68:	f003 fb86 	bl	8005678 <USB_ReadInterrupts>
 8001f6c:	4603      	mov	r3, r0
 8001f6e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001f72:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8001f76:	d104      	bne.n	8001f82 <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8001f80:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	4618      	mov	r0, r3
 8001f88:	f003 fb76 	bl	8005678 <USB_ReadInterrupts>
 8001f8c:	4603      	mov	r3, r0
 8001f8e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001f92:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8001f96:	d104      	bne.n	8001fa2 <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8001fa0:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	4618      	mov	r0, r3
 8001fa8:	f003 fb66 	bl	8005678 <USB_ReadInterrupts>
 8001fac:	4603      	mov	r3, r0
 8001fae:	f003 0302 	and.w	r3, r3, #2
 8001fb2:	2b02      	cmp	r3, #2
 8001fb4:	d103      	bne.n	8001fbe <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	2202      	movs	r2, #2
 8001fbc:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	4618      	mov	r0, r3
 8001fc4:	f003 fb58 	bl	8005678 <USB_ReadInterrupts>
 8001fc8:	4603      	mov	r3, r0
 8001fca:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001fce:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001fd2:	d120      	bne.n	8002016 <HAL_HCD_IRQHandler+0x10a>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8001fdc:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 8001fde:	68fb      	ldr	r3, [r7, #12]
 8001fe0:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	f003 0301 	and.w	r3, r3, #1
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d113      	bne.n	8002016 <HAL_HCD_IRQHandler+0x10a>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 8001fee:	2110      	movs	r1, #16
 8001ff0:	6938      	ldr	r0, [r7, #16]
 8001ff2:	f003 fa4b 	bl	800548c <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 8001ff6:	6938      	ldr	r0, [r7, #16]
 8001ff8:	f003 fa7a 	bl	80054f0 <USB_FlushRxFifo>

        if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	7a5b      	ldrb	r3, [r3, #9]
 8002000:	2b02      	cmp	r3, #2
 8002002:	d105      	bne.n	8002010 <HAL_HCD_IRQHandler+0x104>
        {
          /* Restore FS Clock */
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	2101      	movs	r1, #1
 800200a:	4618      	mov	r0, r3
 800200c:	f003 fc72 	bl	80058f4 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8002010:	6878      	ldr	r0, [r7, #4]
 8002012:	f006 fc3f 	bl	8008894 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	4618      	mov	r0, r3
 800201c:	f003 fb2c 	bl	8005678 <USB_ReadInterrupts>
 8002020:	4603      	mov	r3, r0
 8002022:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002026:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800202a:	d102      	bne.n	8002032 <HAL_HCD_IRQHandler+0x126>
    {
      HCD_Port_IRQHandler(hhcd);
 800202c:	6878      	ldr	r0, [r7, #4]
 800202e:	f001 fd4d 	bl	8003acc <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	4618      	mov	r0, r3
 8002038:	f003 fb1e 	bl	8005678 <USB_ReadInterrupts>
 800203c:	4603      	mov	r3, r0
 800203e:	f003 0308 	and.w	r3, r3, #8
 8002042:	2b08      	cmp	r3, #8
 8002044:	d106      	bne.n	8002054 <HAL_HCD_IRQHandler+0x148>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8002046:	6878      	ldr	r0, [r7, #4]
 8002048:	f006 fc08 	bl	800885c <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	2208      	movs	r2, #8
 8002052:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	4618      	mov	r0, r3
 800205a:	f003 fb0d 	bl	8005678 <USB_ReadInterrupts>
 800205e:	4603      	mov	r3, r0
 8002060:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002064:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002068:	d139      	bne.n	80020de <HAL_HCD_IRQHandler+0x1d2>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	4618      	mov	r0, r3
 8002070:	f004 f8ae 	bl	80061d0 <USB_HC_ReadInterrupt>
 8002074:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8002076:	2300      	movs	r3, #0
 8002078:	617b      	str	r3, [r7, #20]
 800207a:	e025      	b.n	80020c8 <HAL_HCD_IRQHandler+0x1bc>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 800207c:	697b      	ldr	r3, [r7, #20]
 800207e:	f003 030f 	and.w	r3, r3, #15
 8002082:	68ba      	ldr	r2, [r7, #8]
 8002084:	fa22 f303 	lsr.w	r3, r2, r3
 8002088:	f003 0301 	and.w	r3, r3, #1
 800208c:	2b00      	cmp	r3, #0
 800208e:	d018      	beq.n	80020c2 <HAL_HCD_IRQHandler+0x1b6>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8002090:	697b      	ldr	r3, [r7, #20]
 8002092:	015a      	lsls	r2, r3, #5
 8002094:	68fb      	ldr	r3, [r7, #12]
 8002096:	4413      	add	r3, r2
 8002098:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80020a2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80020a6:	d106      	bne.n	80020b6 <HAL_HCD_IRQHandler+0x1aa>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 80020a8:	697b      	ldr	r3, [r7, #20]
 80020aa:	b2db      	uxtb	r3, r3
 80020ac:	4619      	mov	r1, r3
 80020ae:	6878      	ldr	r0, [r7, #4]
 80020b0:	f000 f905 	bl	80022be <HCD_HC_IN_IRQHandler>
 80020b4:	e005      	b.n	80020c2 <HAL_HCD_IRQHandler+0x1b6>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 80020b6:	697b      	ldr	r3, [r7, #20]
 80020b8:	b2db      	uxtb	r3, r3
 80020ba:	4619      	mov	r1, r3
 80020bc:	6878      	ldr	r0, [r7, #4]
 80020be:	f000 ff67 	bl	8002f90 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 80020c2:	697b      	ldr	r3, [r7, #20]
 80020c4:	3301      	adds	r3, #1
 80020c6:	617b      	str	r3, [r7, #20]
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	795b      	ldrb	r3, [r3, #5]
 80020cc:	461a      	mov	r2, r3
 80020ce:	697b      	ldr	r3, [r7, #20]
 80020d0:	4293      	cmp	r3, r2
 80020d2:	d3d3      	bcc.n	800207c <HAL_HCD_IRQHandler+0x170>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80020dc:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	4618      	mov	r0, r3
 80020e4:	f003 fac8 	bl	8005678 <USB_ReadInterrupts>
 80020e8:	4603      	mov	r3, r0
 80020ea:	f003 0310 	and.w	r3, r3, #16
 80020ee:	2b10      	cmp	r3, #16
 80020f0:	d101      	bne.n	80020f6 <HAL_HCD_IRQHandler+0x1ea>
 80020f2:	2301      	movs	r3, #1
 80020f4:	e000      	b.n	80020f8 <HAL_HCD_IRQHandler+0x1ec>
 80020f6:	2300      	movs	r3, #0
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	d014      	beq.n	8002126 <HAL_HCD_IRQHandler+0x21a>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	699a      	ldr	r2, [r3, #24]
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	f022 0210 	bic.w	r2, r2, #16
 800210a:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 800210c:	6878      	ldr	r0, [r7, #4]
 800210e:	f001 fbfe 	bl	800390e <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	699a      	ldr	r2, [r3, #24]
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	f042 0210 	orr.w	r2, r2, #16
 8002120:	619a      	str	r2, [r3, #24]
 8002122:	e000      	b.n	8002126 <HAL_HCD_IRQHandler+0x21a>
      return;
 8002124:	bf00      	nop
    }
  }
}
 8002126:	3718      	adds	r7, #24
 8002128:	46bd      	mov	sp, r7
 800212a:	bd80      	pop	{r7, pc}

0800212c <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 800212c:	b580      	push	{r7, lr}
 800212e:	b082      	sub	sp, #8
 8002130:	af00      	add	r7, sp, #0
 8002132:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 800213a:	2b01      	cmp	r3, #1
 800213c:	d101      	bne.n	8002142 <HAL_HCD_Start+0x16>
 800213e:	2302      	movs	r3, #2
 8002140:	e013      	b.n	800216a <HAL_HCD_Start+0x3e>
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	2201      	movs	r2, #1
 8002146:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	2101      	movs	r1, #1
 8002150:	4618      	mov	r0, r3
 8002152:	f003 fc36 	bl	80059c2 <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	4618      	mov	r0, r3
 800215c:	f003 f928 	bl	80053b0 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	2200      	movs	r2, #0
 8002164:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 8002168:	2300      	movs	r3, #0
}
 800216a:	4618      	mov	r0, r3
 800216c:	3708      	adds	r7, #8
 800216e:	46bd      	mov	sp, r7
 8002170:	bd80      	pop	{r7, pc}

08002172 <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8002172:	b580      	push	{r7, lr}
 8002174:	b082      	sub	sp, #8
 8002176:	af00      	add	r7, sp, #0
 8002178:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8002180:	2b01      	cmp	r3, #1
 8002182:	d101      	bne.n	8002188 <HAL_HCD_Stop+0x16>
 8002184:	2302      	movs	r3, #2
 8002186:	e00d      	b.n	80021a4 <HAL_HCD_Stop+0x32>
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	2201      	movs	r2, #1
 800218c:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_StopHost(hhcd->Instance);
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	4618      	mov	r0, r3
 8002196:	f004 f989 	bl	80064ac <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	2200      	movs	r2, #0
 800219e:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 80021a2:	2300      	movs	r3, #0
}
 80021a4:	4618      	mov	r0, r3
 80021a6:	3708      	adds	r7, #8
 80021a8:	46bd      	mov	sp, r7
 80021aa:	bd80      	pop	{r7, pc}

080021ac <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 80021ac:	b580      	push	{r7, lr}
 80021ae:	b082      	sub	sp, #8
 80021b0:	af00      	add	r7, sp, #0
 80021b2:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	4618      	mov	r0, r3
 80021ba:	f003 fbd8 	bl	800596e <USB_ResetPort>
 80021be:	4603      	mov	r3, r0
}
 80021c0:	4618      	mov	r0, r3
 80021c2:	3708      	adds	r7, #8
 80021c4:	46bd      	mov	sp, r7
 80021c6:	bd80      	pop	{r7, pc}

080021c8 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 80021c8:	b480      	push	{r7}
 80021ca:	b083      	sub	sp, #12
 80021cc:	af00      	add	r7, sp, #0
 80021ce:	6078      	str	r0, [r7, #4]
 80021d0:	460b      	mov	r3, r1
 80021d2:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 80021d4:	78fa      	ldrb	r2, [r7, #3]
 80021d6:	6879      	ldr	r1, [r7, #4]
 80021d8:	4613      	mov	r3, r2
 80021da:	011b      	lsls	r3, r3, #4
 80021dc:	1a9b      	subs	r3, r3, r2
 80021de:	009b      	lsls	r3, r3, #2
 80021e0:	440b      	add	r3, r1
 80021e2:	334c      	adds	r3, #76	@ 0x4c
 80021e4:	781b      	ldrb	r3, [r3, #0]
}
 80021e6:	4618      	mov	r0, r3
 80021e8:	370c      	adds	r7, #12
 80021ea:	46bd      	mov	sp, r7
 80021ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f0:	4770      	bx	lr

080021f2 <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 80021f2:	b480      	push	{r7}
 80021f4:	b083      	sub	sp, #12
 80021f6:	af00      	add	r7, sp, #0
 80021f8:	6078      	str	r0, [r7, #4]
 80021fa:	460b      	mov	r3, r1
 80021fc:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 80021fe:	78fa      	ldrb	r2, [r7, #3]
 8002200:	6879      	ldr	r1, [r7, #4]
 8002202:	4613      	mov	r3, r2
 8002204:	011b      	lsls	r3, r3, #4
 8002206:	1a9b      	subs	r3, r3, r2
 8002208:	009b      	lsls	r3, r3, #2
 800220a:	440b      	add	r3, r1
 800220c:	3338      	adds	r3, #56	@ 0x38
 800220e:	681b      	ldr	r3, [r3, #0]
}
 8002210:	4618      	mov	r0, r3
 8002212:	370c      	adds	r7, #12
 8002214:	46bd      	mov	sp, r7
 8002216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800221a:	4770      	bx	lr

0800221c <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 800221c:	b580      	push	{r7, lr}
 800221e:	b082      	sub	sp, #8
 8002220:	af00      	add	r7, sp, #0
 8002222:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	4618      	mov	r0, r3
 800222a:	f003 fc1a 	bl	8005a62 <USB_GetCurrentFrame>
 800222e:	4603      	mov	r3, r0
}
 8002230:	4618      	mov	r0, r3
 8002232:	3708      	adds	r7, #8
 8002234:	46bd      	mov	sp, r7
 8002236:	bd80      	pop	{r7, pc}

08002238 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 8002238:	b580      	push	{r7, lr}
 800223a:	b082      	sub	sp, #8
 800223c:	af00      	add	r7, sp, #0
 800223e:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	4618      	mov	r0, r3
 8002246:	f003 fbf5 	bl	8005a34 <USB_GetHostSpeed>
 800224a:	4603      	mov	r3, r0
}
 800224c:	4618      	mov	r0, r3
 800224e:	3708      	adds	r7, #8
 8002250:	46bd      	mov	sp, r7
 8002252:	bd80      	pop	{r7, pc}

08002254 <HAL_HCD_HC_ClearHubInfo>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_ClearHubInfo(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8002254:	b480      	push	{r7}
 8002256:	b083      	sub	sp, #12
 8002258:	af00      	add	r7, sp, #0
 800225a:	6078      	str	r0, [r7, #4]
 800225c:	460b      	mov	r3, r1
 800225e:	70fb      	strb	r3, [r7, #3]
  hhcd->hc[ch_num].do_ssplit = 0U;
 8002260:	78fa      	ldrb	r2, [r7, #3]
 8002262:	6879      	ldr	r1, [r7, #4]
 8002264:	4613      	mov	r3, r2
 8002266:	011b      	lsls	r3, r3, #4
 8002268:	1a9b      	subs	r3, r3, r2
 800226a:	009b      	lsls	r3, r3, #2
 800226c:	440b      	add	r3, r1
 800226e:	331a      	adds	r3, #26
 8002270:	2200      	movs	r2, #0
 8002272:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].do_csplit = 0U;
 8002274:	78fa      	ldrb	r2, [r7, #3]
 8002276:	6879      	ldr	r1, [r7, #4]
 8002278:	4613      	mov	r3, r2
 800227a:	011b      	lsls	r3, r3, #4
 800227c:	1a9b      	subs	r3, r3, r2
 800227e:	009b      	lsls	r3, r3, #2
 8002280:	440b      	add	r3, r1
 8002282:	331b      	adds	r3, #27
 8002284:	2200      	movs	r2, #0
 8002286:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_addr = 0U;
 8002288:	78fa      	ldrb	r2, [r7, #3]
 800228a:	6879      	ldr	r1, [r7, #4]
 800228c:	4613      	mov	r3, r2
 800228e:	011b      	lsls	r3, r3, #4
 8002290:	1a9b      	subs	r3, r3, r2
 8002292:	009b      	lsls	r3, r3, #2
 8002294:	440b      	add	r3, r1
 8002296:	3325      	adds	r3, #37	@ 0x25
 8002298:	2200      	movs	r2, #0
 800229a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_port_nbr = 0U;
 800229c:	78fa      	ldrb	r2, [r7, #3]
 800229e:	6879      	ldr	r1, [r7, #4]
 80022a0:	4613      	mov	r3, r2
 80022a2:	011b      	lsls	r3, r3, #4
 80022a4:	1a9b      	subs	r3, r3, r2
 80022a6:	009b      	lsls	r3, r3, #2
 80022a8:	440b      	add	r3, r1
 80022aa:	3324      	adds	r3, #36	@ 0x24
 80022ac:	2200      	movs	r2, #0
 80022ae:	701a      	strb	r2, [r3, #0]

  return HAL_OK;
 80022b0:	2300      	movs	r3, #0
}
 80022b2:	4618      	mov	r0, r3
 80022b4:	370c      	adds	r7, #12
 80022b6:	46bd      	mov	sp, r7
 80022b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022bc:	4770      	bx	lr

080022be <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80022be:	b580      	push	{r7, lr}
 80022c0:	b086      	sub	sp, #24
 80022c2:	af00      	add	r7, sp, #0
 80022c4:	6078      	str	r0, [r7, #4]
 80022c6:	460b      	mov	r3, r1
 80022c8:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80022d0:	697b      	ldr	r3, [r7, #20]
 80022d2:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	78fa      	ldrb	r2, [r7, #3]
 80022da:	4611      	mov	r1, r2
 80022dc:	4618      	mov	r0, r3
 80022de:	f003 f9de 	bl	800569e <USB_ReadChInterrupts>
 80022e2:	4603      	mov	r3, r0
 80022e4:	f003 0304 	and.w	r3, r3, #4
 80022e8:	2b04      	cmp	r3, #4
 80022ea:	d11a      	bne.n	8002322 <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 80022ec:	78fb      	ldrb	r3, [r7, #3]
 80022ee:	015a      	lsls	r2, r3, #5
 80022f0:	693b      	ldr	r3, [r7, #16]
 80022f2:	4413      	add	r3, r2
 80022f4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80022f8:	461a      	mov	r2, r3
 80022fa:	2304      	movs	r3, #4
 80022fc:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 80022fe:	78fa      	ldrb	r2, [r7, #3]
 8002300:	6879      	ldr	r1, [r7, #4]
 8002302:	4613      	mov	r3, r2
 8002304:	011b      	lsls	r3, r3, #4
 8002306:	1a9b      	subs	r3, r3, r2
 8002308:	009b      	lsls	r3, r3, #2
 800230a:	440b      	add	r3, r1
 800230c:	334d      	adds	r3, #77	@ 0x4d
 800230e:	2207      	movs	r2, #7
 8002310:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	78fa      	ldrb	r2, [r7, #3]
 8002318:	4611      	mov	r1, r2
 800231a:	4618      	mov	r0, r3
 800231c:	f003 ff69 	bl	80061f2 <USB_HC_Halt>
 8002320:	e09e      	b.n	8002460 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_BBERR))
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	78fa      	ldrb	r2, [r7, #3]
 8002328:	4611      	mov	r1, r2
 800232a:	4618      	mov	r0, r3
 800232c:	f003 f9b7 	bl	800569e <USB_ReadChInterrupts>
 8002330:	4603      	mov	r3, r0
 8002332:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002336:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800233a:	d11b      	bne.n	8002374 <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_BBERR);
 800233c:	78fb      	ldrb	r3, [r7, #3]
 800233e:	015a      	lsls	r2, r3, #5
 8002340:	693b      	ldr	r3, [r7, #16]
 8002342:	4413      	add	r3, r2
 8002344:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002348:	461a      	mov	r2, r3
 800234a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800234e:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_BBLERR;
 8002350:	78fa      	ldrb	r2, [r7, #3]
 8002352:	6879      	ldr	r1, [r7, #4]
 8002354:	4613      	mov	r3, r2
 8002356:	011b      	lsls	r3, r3, #4
 8002358:	1a9b      	subs	r3, r3, r2
 800235a:	009b      	lsls	r3, r3, #2
 800235c:	440b      	add	r3, r1
 800235e:	334d      	adds	r3, #77	@ 0x4d
 8002360:	2208      	movs	r2, #8
 8002362:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	78fa      	ldrb	r2, [r7, #3]
 800236a:	4611      	mov	r1, r2
 800236c:	4618      	mov	r0, r3
 800236e:	f003 ff40 	bl	80061f2 <USB_HC_Halt>
 8002372:	e075      	b.n	8002460 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	78fa      	ldrb	r2, [r7, #3]
 800237a:	4611      	mov	r1, r2
 800237c:	4618      	mov	r0, r3
 800237e:	f003 f98e 	bl	800569e <USB_ReadChInterrupts>
 8002382:	4603      	mov	r3, r0
 8002384:	f003 0308 	and.w	r3, r3, #8
 8002388:	2b08      	cmp	r3, #8
 800238a:	d11a      	bne.n	80023c2 <HCD_HC_IN_IRQHandler+0x104>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 800238c:	78fb      	ldrb	r3, [r7, #3]
 800238e:	015a      	lsls	r2, r3, #5
 8002390:	693b      	ldr	r3, [r7, #16]
 8002392:	4413      	add	r3, r2
 8002394:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002398:	461a      	mov	r2, r3
 800239a:	2308      	movs	r3, #8
 800239c:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 800239e:	78fa      	ldrb	r2, [r7, #3]
 80023a0:	6879      	ldr	r1, [r7, #4]
 80023a2:	4613      	mov	r3, r2
 80023a4:	011b      	lsls	r3, r3, #4
 80023a6:	1a9b      	subs	r3, r3, r2
 80023a8:	009b      	lsls	r3, r3, #2
 80023aa:	440b      	add	r3, r1
 80023ac:	334d      	adds	r3, #77	@ 0x4d
 80023ae:	2206      	movs	r2, #6
 80023b0:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	78fa      	ldrb	r2, [r7, #3]
 80023b8:	4611      	mov	r1, r2
 80023ba:	4618      	mov	r0, r3
 80023bc:	f003 ff19 	bl	80061f2 <USB_HC_Halt>
 80023c0:	e04e      	b.n	8002460 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	78fa      	ldrb	r2, [r7, #3]
 80023c8:	4611      	mov	r1, r2
 80023ca:	4618      	mov	r0, r3
 80023cc:	f003 f967 	bl	800569e <USB_ReadChInterrupts>
 80023d0:	4603      	mov	r3, r0
 80023d2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80023d6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80023da:	d11b      	bne.n	8002414 <HCD_HC_IN_IRQHandler+0x156>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 80023dc:	78fb      	ldrb	r3, [r7, #3]
 80023de:	015a      	lsls	r2, r3, #5
 80023e0:	693b      	ldr	r3, [r7, #16]
 80023e2:	4413      	add	r3, r2
 80023e4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80023e8:	461a      	mov	r2, r3
 80023ea:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80023ee:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_DATATGLERR;
 80023f0:	78fa      	ldrb	r2, [r7, #3]
 80023f2:	6879      	ldr	r1, [r7, #4]
 80023f4:	4613      	mov	r3, r2
 80023f6:	011b      	lsls	r3, r3, #4
 80023f8:	1a9b      	subs	r3, r3, r2
 80023fa:	009b      	lsls	r3, r3, #2
 80023fc:	440b      	add	r3, r1
 80023fe:	334d      	adds	r3, #77	@ 0x4d
 8002400:	2209      	movs	r2, #9
 8002402:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	78fa      	ldrb	r2, [r7, #3]
 800240a:	4611      	mov	r1, r2
 800240c:	4618      	mov	r0, r3
 800240e:	f003 fef0 	bl	80061f2 <USB_HC_Halt>
 8002412:	e025      	b.n	8002460 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	78fa      	ldrb	r2, [r7, #3]
 800241a:	4611      	mov	r1, r2
 800241c:	4618      	mov	r0, r3
 800241e:	f003 f93e 	bl	800569e <USB_ReadChInterrupts>
 8002422:	4603      	mov	r3, r0
 8002424:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002428:	2b80      	cmp	r3, #128	@ 0x80
 800242a:	d119      	bne.n	8002460 <HCD_HC_IN_IRQHandler+0x1a2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 800242c:	78fb      	ldrb	r3, [r7, #3]
 800242e:	015a      	lsls	r2, r3, #5
 8002430:	693b      	ldr	r3, [r7, #16]
 8002432:	4413      	add	r3, r2
 8002434:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002438:	461a      	mov	r2, r3
 800243a:	2380      	movs	r3, #128	@ 0x80
 800243c:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 800243e:	78fa      	ldrb	r2, [r7, #3]
 8002440:	6879      	ldr	r1, [r7, #4]
 8002442:	4613      	mov	r3, r2
 8002444:	011b      	lsls	r3, r3, #4
 8002446:	1a9b      	subs	r3, r3, r2
 8002448:	009b      	lsls	r3, r3, #2
 800244a:	440b      	add	r3, r1
 800244c:	334d      	adds	r3, #77	@ 0x4d
 800244e:	2207      	movs	r2, #7
 8002450:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	78fa      	ldrb	r2, [r7, #3]
 8002458:	4611      	mov	r1, r2
 800245a:	4618      	mov	r0, r3
 800245c:	f003 fec9 	bl	80061f2 <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	78fa      	ldrb	r2, [r7, #3]
 8002466:	4611      	mov	r1, r2
 8002468:	4618      	mov	r0, r3
 800246a:	f003 f918 	bl	800569e <USB_ReadChInterrupts>
 800246e:	4603      	mov	r3, r0
 8002470:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002474:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002478:	d112      	bne.n	80024a0 <HCD_HC_IN_IRQHandler+0x1e2>
  {
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	78fa      	ldrb	r2, [r7, #3]
 8002480:	4611      	mov	r1, r2
 8002482:	4618      	mov	r0, r3
 8002484:	f003 feb5 	bl	80061f2 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8002488:	78fb      	ldrb	r3, [r7, #3]
 800248a:	015a      	lsls	r2, r3, #5
 800248c:	693b      	ldr	r3, [r7, #16]
 800248e:	4413      	add	r3, r2
 8002490:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002494:	461a      	mov	r2, r3
 8002496:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800249a:	6093      	str	r3, [r2, #8]
 800249c:	f000 bd75 	b.w	8002f8a <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	78fa      	ldrb	r2, [r7, #3]
 80024a6:	4611      	mov	r1, r2
 80024a8:	4618      	mov	r0, r3
 80024aa:	f003 f8f8 	bl	800569e <USB_ReadChInterrupts>
 80024ae:	4603      	mov	r3, r0
 80024b0:	f003 0301 	and.w	r3, r3, #1
 80024b4:	2b01      	cmp	r3, #1
 80024b6:	f040 8128 	bne.w	800270a <HCD_HC_IN_IRQHandler+0x44c>
  {
    /* Clear any pending ACK IT */
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 80024ba:	78fb      	ldrb	r3, [r7, #3]
 80024bc:	015a      	lsls	r2, r3, #5
 80024be:	693b      	ldr	r3, [r7, #16]
 80024c0:	4413      	add	r3, r2
 80024c2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80024c6:	461a      	mov	r2, r3
 80024c8:	2320      	movs	r3, #32
 80024ca:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_csplit == 1U)
 80024cc:	78fa      	ldrb	r2, [r7, #3]
 80024ce:	6879      	ldr	r1, [r7, #4]
 80024d0:	4613      	mov	r3, r2
 80024d2:	011b      	lsls	r3, r3, #4
 80024d4:	1a9b      	subs	r3, r3, r2
 80024d6:	009b      	lsls	r3, r3, #2
 80024d8:	440b      	add	r3, r1
 80024da:	331b      	adds	r3, #27
 80024dc:	781b      	ldrb	r3, [r3, #0]
 80024de:	2b01      	cmp	r3, #1
 80024e0:	d119      	bne.n	8002516 <HCD_HC_IN_IRQHandler+0x258>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 80024e2:	78fa      	ldrb	r2, [r7, #3]
 80024e4:	6879      	ldr	r1, [r7, #4]
 80024e6:	4613      	mov	r3, r2
 80024e8:	011b      	lsls	r3, r3, #4
 80024ea:	1a9b      	subs	r3, r3, r2
 80024ec:	009b      	lsls	r3, r3, #2
 80024ee:	440b      	add	r3, r1
 80024f0:	331b      	adds	r3, #27
 80024f2:	2200      	movs	r2, #0
 80024f4:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80024f6:	78fb      	ldrb	r3, [r7, #3]
 80024f8:	015a      	lsls	r2, r3, #5
 80024fa:	693b      	ldr	r3, [r7, #16]
 80024fc:	4413      	add	r3, r2
 80024fe:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002502:	685b      	ldr	r3, [r3, #4]
 8002504:	78fa      	ldrb	r2, [r7, #3]
 8002506:	0151      	lsls	r1, r2, #5
 8002508:	693a      	ldr	r2, [r7, #16]
 800250a:	440a      	add	r2, r1
 800250c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002510:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002514:	6053      	str	r3, [r2, #4]
    }

    if (hhcd->Init.dma_enable != 0U)
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	799b      	ldrb	r3, [r3, #6]
 800251a:	2b00      	cmp	r3, #0
 800251c:	d01b      	beq.n	8002556 <HCD_HC_IN_IRQHandler+0x298>
    {
      hhcd->hc[chnum].xfer_count = hhcd->hc[chnum].XferSize - (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 800251e:	78fa      	ldrb	r2, [r7, #3]
 8002520:	6879      	ldr	r1, [r7, #4]
 8002522:	4613      	mov	r3, r2
 8002524:	011b      	lsls	r3, r3, #4
 8002526:	1a9b      	subs	r3, r3, r2
 8002528:	009b      	lsls	r3, r3, #2
 800252a:	440b      	add	r3, r1
 800252c:	3330      	adds	r3, #48	@ 0x30
 800252e:	6819      	ldr	r1, [r3, #0]
 8002530:	78fb      	ldrb	r3, [r7, #3]
 8002532:	015a      	lsls	r2, r3, #5
 8002534:	693b      	ldr	r3, [r7, #16]
 8002536:	4413      	add	r3, r2
 8002538:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800253c:	691b      	ldr	r3, [r3, #16]
 800253e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002542:	78fa      	ldrb	r2, [r7, #3]
 8002544:	1ac9      	subs	r1, r1, r3
 8002546:	6878      	ldr	r0, [r7, #4]
 8002548:	4613      	mov	r3, r2
 800254a:	011b      	lsls	r3, r3, #4
 800254c:	1a9b      	subs	r3, r3, r2
 800254e:	009b      	lsls	r3, r3, #2
 8002550:	4403      	add	r3, r0
 8002552:	3338      	adds	r3, #56	@ 0x38
 8002554:	6019      	str	r1, [r3, #0]
    }

    hhcd->hc[chnum].state = HC_XFRC;
 8002556:	78fa      	ldrb	r2, [r7, #3]
 8002558:	6879      	ldr	r1, [r7, #4]
 800255a:	4613      	mov	r3, r2
 800255c:	011b      	lsls	r3, r3, #4
 800255e:	1a9b      	subs	r3, r3, r2
 8002560:	009b      	lsls	r3, r3, #2
 8002562:	440b      	add	r3, r1
 8002564:	334d      	adds	r3, #77	@ 0x4d
 8002566:	2201      	movs	r2, #1
 8002568:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 800256a:	78fa      	ldrb	r2, [r7, #3]
 800256c:	6879      	ldr	r1, [r7, #4]
 800256e:	4613      	mov	r3, r2
 8002570:	011b      	lsls	r3, r3, #4
 8002572:	1a9b      	subs	r3, r3, r2
 8002574:	009b      	lsls	r3, r3, #2
 8002576:	440b      	add	r3, r1
 8002578:	3344      	adds	r3, #68	@ 0x44
 800257a:	2200      	movs	r2, #0
 800257c:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 800257e:	78fb      	ldrb	r3, [r7, #3]
 8002580:	015a      	lsls	r2, r3, #5
 8002582:	693b      	ldr	r3, [r7, #16]
 8002584:	4413      	add	r3, r2
 8002586:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800258a:	461a      	mov	r2, r3
 800258c:	2301      	movs	r3, #1
 800258e:	6093      	str	r3, [r2, #8]

    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002590:	78fa      	ldrb	r2, [r7, #3]
 8002592:	6879      	ldr	r1, [r7, #4]
 8002594:	4613      	mov	r3, r2
 8002596:	011b      	lsls	r3, r3, #4
 8002598:	1a9b      	subs	r3, r3, r2
 800259a:	009b      	lsls	r3, r3, #2
 800259c:	440b      	add	r3, r1
 800259e:	3326      	adds	r3, #38	@ 0x26
 80025a0:	781b      	ldrb	r3, [r3, #0]
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d00a      	beq.n	80025bc <HCD_HC_IN_IRQHandler+0x2fe>
        (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80025a6:	78fa      	ldrb	r2, [r7, #3]
 80025a8:	6879      	ldr	r1, [r7, #4]
 80025aa:	4613      	mov	r3, r2
 80025ac:	011b      	lsls	r3, r3, #4
 80025ae:	1a9b      	subs	r3, r3, r2
 80025b0:	009b      	lsls	r3, r3, #2
 80025b2:	440b      	add	r3, r1
 80025b4:	3326      	adds	r3, #38	@ 0x26
 80025b6:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80025b8:	2b02      	cmp	r3, #2
 80025ba:	d110      	bne.n	80025de <HCD_HC_IN_IRQHandler+0x320>
    {
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	78fa      	ldrb	r2, [r7, #3]
 80025c2:	4611      	mov	r1, r2
 80025c4:	4618      	mov	r0, r3
 80025c6:	f003 fe14 	bl	80061f2 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 80025ca:	78fb      	ldrb	r3, [r7, #3]
 80025cc:	015a      	lsls	r2, r3, #5
 80025ce:	693b      	ldr	r3, [r7, #16]
 80025d0:	4413      	add	r3, r2
 80025d2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80025d6:	461a      	mov	r2, r3
 80025d8:	2310      	movs	r3, #16
 80025da:	6093      	str	r3, [r2, #8]
 80025dc:	e03d      	b.n	800265a <HCD_HC_IN_IRQHandler+0x39c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 80025de:	78fa      	ldrb	r2, [r7, #3]
 80025e0:	6879      	ldr	r1, [r7, #4]
 80025e2:	4613      	mov	r3, r2
 80025e4:	011b      	lsls	r3, r3, #4
 80025e6:	1a9b      	subs	r3, r3, r2
 80025e8:	009b      	lsls	r3, r3, #2
 80025ea:	440b      	add	r3, r1
 80025ec:	3326      	adds	r3, #38	@ 0x26
 80025ee:	781b      	ldrb	r3, [r3, #0]
 80025f0:	2b03      	cmp	r3, #3
 80025f2:	d00a      	beq.n	800260a <HCD_HC_IN_IRQHandler+0x34c>
             (hhcd->hc[chnum].ep_type == EP_TYPE_ISOC))
 80025f4:	78fa      	ldrb	r2, [r7, #3]
 80025f6:	6879      	ldr	r1, [r7, #4]
 80025f8:	4613      	mov	r3, r2
 80025fa:	011b      	lsls	r3, r3, #4
 80025fc:	1a9b      	subs	r3, r3, r2
 80025fe:	009b      	lsls	r3, r3, #2
 8002600:	440b      	add	r3, r1
 8002602:	3326      	adds	r3, #38	@ 0x26
 8002604:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8002606:	2b01      	cmp	r3, #1
 8002608:	d127      	bne.n	800265a <HCD_HC_IN_IRQHandler+0x39c>
    {
      USBx_HC(chnum)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 800260a:	78fb      	ldrb	r3, [r7, #3]
 800260c:	015a      	lsls	r2, r3, #5
 800260e:	693b      	ldr	r3, [r7, #16]
 8002610:	4413      	add	r3, r2
 8002612:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	78fa      	ldrb	r2, [r7, #3]
 800261a:	0151      	lsls	r1, r2, #5
 800261c:	693a      	ldr	r2, [r7, #16]
 800261e:	440a      	add	r2, r1
 8002620:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002624:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8002628:	6013      	str	r3, [r2, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 800262a:	78fa      	ldrb	r2, [r7, #3]
 800262c:	6879      	ldr	r1, [r7, #4]
 800262e:	4613      	mov	r3, r2
 8002630:	011b      	lsls	r3, r3, #4
 8002632:	1a9b      	subs	r3, r3, r2
 8002634:	009b      	lsls	r3, r3, #2
 8002636:	440b      	add	r3, r1
 8002638:	334c      	adds	r3, #76	@ 0x4c
 800263a:	2201      	movs	r2, #1
 800263c:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 800263e:	78fa      	ldrb	r2, [r7, #3]
 8002640:	6879      	ldr	r1, [r7, #4]
 8002642:	4613      	mov	r3, r2
 8002644:	011b      	lsls	r3, r3, #4
 8002646:	1a9b      	subs	r3, r3, r2
 8002648:	009b      	lsls	r3, r3, #2
 800264a:	440b      	add	r3, r1
 800264c:	334c      	adds	r3, #76	@ 0x4c
 800264e:	781a      	ldrb	r2, [r3, #0]
 8002650:	78fb      	ldrb	r3, [r7, #3]
 8002652:	4619      	mov	r1, r3
 8002654:	6878      	ldr	r0, [r7, #4]
 8002656:	f006 f92b 	bl	80088b0 <HAL_HCD_HC_NotifyURBChange_Callback>
    else
    {
      /* ... */
    }

    if (hhcd->Init.dma_enable == 1U)
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	799b      	ldrb	r3, [r3, #6]
 800265e:	2b01      	cmp	r3, #1
 8002660:	d13b      	bne.n	80026da <HCD_HC_IN_IRQHandler+0x41c>
    {
      if ((((hhcd->hc[chnum].xfer_count + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet) & 1U) != 0U)
 8002662:	78fa      	ldrb	r2, [r7, #3]
 8002664:	6879      	ldr	r1, [r7, #4]
 8002666:	4613      	mov	r3, r2
 8002668:	011b      	lsls	r3, r3, #4
 800266a:	1a9b      	subs	r3, r3, r2
 800266c:	009b      	lsls	r3, r3, #2
 800266e:	440b      	add	r3, r1
 8002670:	3338      	adds	r3, #56	@ 0x38
 8002672:	6819      	ldr	r1, [r3, #0]
 8002674:	78fa      	ldrb	r2, [r7, #3]
 8002676:	6878      	ldr	r0, [r7, #4]
 8002678:	4613      	mov	r3, r2
 800267a:	011b      	lsls	r3, r3, #4
 800267c:	1a9b      	subs	r3, r3, r2
 800267e:	009b      	lsls	r3, r3, #2
 8002680:	4403      	add	r3, r0
 8002682:	3328      	adds	r3, #40	@ 0x28
 8002684:	881b      	ldrh	r3, [r3, #0]
 8002686:	440b      	add	r3, r1
 8002688:	1e59      	subs	r1, r3, #1
 800268a:	78fa      	ldrb	r2, [r7, #3]
 800268c:	6878      	ldr	r0, [r7, #4]
 800268e:	4613      	mov	r3, r2
 8002690:	011b      	lsls	r3, r3, #4
 8002692:	1a9b      	subs	r3, r3, r2
 8002694:	009b      	lsls	r3, r3, #2
 8002696:	4403      	add	r3, r0
 8002698:	3328      	adds	r3, #40	@ 0x28
 800269a:	881b      	ldrh	r3, [r3, #0]
 800269c:	fbb1 f3f3 	udiv	r3, r1, r3
 80026a0:	f003 0301 	and.w	r3, r3, #1
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	f000 8470 	beq.w	8002f8a <HCD_HC_IN_IRQHandler+0xccc>
      {
        hhcd->hc[chnum].toggle_in ^= 1U;
 80026aa:	78fa      	ldrb	r2, [r7, #3]
 80026ac:	6879      	ldr	r1, [r7, #4]
 80026ae:	4613      	mov	r3, r2
 80026b0:	011b      	lsls	r3, r3, #4
 80026b2:	1a9b      	subs	r3, r3, r2
 80026b4:	009b      	lsls	r3, r3, #2
 80026b6:	440b      	add	r3, r1
 80026b8:	333c      	adds	r3, #60	@ 0x3c
 80026ba:	781b      	ldrb	r3, [r3, #0]
 80026bc:	78fa      	ldrb	r2, [r7, #3]
 80026be:	f083 0301 	eor.w	r3, r3, #1
 80026c2:	b2d8      	uxtb	r0, r3
 80026c4:	6879      	ldr	r1, [r7, #4]
 80026c6:	4613      	mov	r3, r2
 80026c8:	011b      	lsls	r3, r3, #4
 80026ca:	1a9b      	subs	r3, r3, r2
 80026cc:	009b      	lsls	r3, r3, #2
 80026ce:	440b      	add	r3, r1
 80026d0:	333c      	adds	r3, #60	@ 0x3c
 80026d2:	4602      	mov	r2, r0
 80026d4:	701a      	strb	r2, [r3, #0]
 80026d6:	f000 bc58 	b.w	8002f8a <HCD_HC_IN_IRQHandler+0xccc>
      }
    }
    else
    {
      hhcd->hc[chnum].toggle_in ^= 1U;
 80026da:	78fa      	ldrb	r2, [r7, #3]
 80026dc:	6879      	ldr	r1, [r7, #4]
 80026de:	4613      	mov	r3, r2
 80026e0:	011b      	lsls	r3, r3, #4
 80026e2:	1a9b      	subs	r3, r3, r2
 80026e4:	009b      	lsls	r3, r3, #2
 80026e6:	440b      	add	r3, r1
 80026e8:	333c      	adds	r3, #60	@ 0x3c
 80026ea:	781b      	ldrb	r3, [r3, #0]
 80026ec:	78fa      	ldrb	r2, [r7, #3]
 80026ee:	f083 0301 	eor.w	r3, r3, #1
 80026f2:	b2d8      	uxtb	r0, r3
 80026f4:	6879      	ldr	r1, [r7, #4]
 80026f6:	4613      	mov	r3, r2
 80026f8:	011b      	lsls	r3, r3, #4
 80026fa:	1a9b      	subs	r3, r3, r2
 80026fc:	009b      	lsls	r3, r3, #2
 80026fe:	440b      	add	r3, r1
 8002700:	333c      	adds	r3, #60	@ 0x3c
 8002702:	4602      	mov	r2, r0
 8002704:	701a      	strb	r2, [r3, #0]
 8002706:	f000 bc40 	b.w	8002f8a <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	78fa      	ldrb	r2, [r7, #3]
 8002710:	4611      	mov	r1, r2
 8002712:	4618      	mov	r0, r3
 8002714:	f002 ffc3 	bl	800569e <USB_ReadChInterrupts>
 8002718:	4603      	mov	r3, r0
 800271a:	f003 0320 	and.w	r3, r3, #32
 800271e:	2b20      	cmp	r3, #32
 8002720:	d131      	bne.n	8002786 <HCD_HC_IN_IRQHandler+0x4c8>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8002722:	78fb      	ldrb	r3, [r7, #3]
 8002724:	015a      	lsls	r2, r3, #5
 8002726:	693b      	ldr	r3, [r7, #16]
 8002728:	4413      	add	r3, r2
 800272a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800272e:	461a      	mov	r2, r3
 8002730:	2320      	movs	r3, #32
 8002732:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ssplit == 1U)
 8002734:	78fa      	ldrb	r2, [r7, #3]
 8002736:	6879      	ldr	r1, [r7, #4]
 8002738:	4613      	mov	r3, r2
 800273a:	011b      	lsls	r3, r3, #4
 800273c:	1a9b      	subs	r3, r3, r2
 800273e:	009b      	lsls	r3, r3, #2
 8002740:	440b      	add	r3, r1
 8002742:	331a      	adds	r3, #26
 8002744:	781b      	ldrb	r3, [r3, #0]
 8002746:	2b01      	cmp	r3, #1
 8002748:	f040 841f 	bne.w	8002f8a <HCD_HC_IN_IRQHandler+0xccc>
    {
      hhcd->hc[chnum].do_csplit = 1U;
 800274c:	78fa      	ldrb	r2, [r7, #3]
 800274e:	6879      	ldr	r1, [r7, #4]
 8002750:	4613      	mov	r3, r2
 8002752:	011b      	lsls	r3, r3, #4
 8002754:	1a9b      	subs	r3, r3, r2
 8002756:	009b      	lsls	r3, r3, #2
 8002758:	440b      	add	r3, r1
 800275a:	331b      	adds	r3, #27
 800275c:	2201      	movs	r2, #1
 800275e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8002760:	78fa      	ldrb	r2, [r7, #3]
 8002762:	6879      	ldr	r1, [r7, #4]
 8002764:	4613      	mov	r3, r2
 8002766:	011b      	lsls	r3, r3, #4
 8002768:	1a9b      	subs	r3, r3, r2
 800276a:	009b      	lsls	r3, r3, #2
 800276c:	440b      	add	r3, r1
 800276e:	334d      	adds	r3, #77	@ 0x4d
 8002770:	2203      	movs	r2, #3
 8002772:	701a      	strb	r2, [r3, #0]

      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	78fa      	ldrb	r2, [r7, #3]
 800277a:	4611      	mov	r1, r2
 800277c:	4618      	mov	r0, r3
 800277e:	f003 fd38 	bl	80061f2 <USB_HC_Halt>
 8002782:	f000 bc02 	b.w	8002f8a <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	78fa      	ldrb	r2, [r7, #3]
 800278c:	4611      	mov	r1, r2
 800278e:	4618      	mov	r0, r3
 8002790:	f002 ff85 	bl	800569e <USB_ReadChInterrupts>
 8002794:	4603      	mov	r3, r0
 8002796:	f003 0302 	and.w	r3, r3, #2
 800279a:	2b02      	cmp	r3, #2
 800279c:	f040 8305 	bne.w	8002daa <HCD_HC_IN_IRQHandler+0xaec>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 80027a0:	78fb      	ldrb	r3, [r7, #3]
 80027a2:	015a      	lsls	r2, r3, #5
 80027a4:	693b      	ldr	r3, [r7, #16]
 80027a6:	4413      	add	r3, r2
 80027a8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80027ac:	461a      	mov	r2, r3
 80027ae:	2302      	movs	r3, #2
 80027b0:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 80027b2:	78fa      	ldrb	r2, [r7, #3]
 80027b4:	6879      	ldr	r1, [r7, #4]
 80027b6:	4613      	mov	r3, r2
 80027b8:	011b      	lsls	r3, r3, #4
 80027ba:	1a9b      	subs	r3, r3, r2
 80027bc:	009b      	lsls	r3, r3, #2
 80027be:	440b      	add	r3, r1
 80027c0:	334d      	adds	r3, #77	@ 0x4d
 80027c2:	781b      	ldrb	r3, [r3, #0]
 80027c4:	2b01      	cmp	r3, #1
 80027c6:	d114      	bne.n	80027f2 <HCD_HC_IN_IRQHandler+0x534>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80027c8:	78fa      	ldrb	r2, [r7, #3]
 80027ca:	6879      	ldr	r1, [r7, #4]
 80027cc:	4613      	mov	r3, r2
 80027ce:	011b      	lsls	r3, r3, #4
 80027d0:	1a9b      	subs	r3, r3, r2
 80027d2:	009b      	lsls	r3, r3, #2
 80027d4:	440b      	add	r3, r1
 80027d6:	334d      	adds	r3, #77	@ 0x4d
 80027d8:	2202      	movs	r2, #2
 80027da:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 80027dc:	78fa      	ldrb	r2, [r7, #3]
 80027de:	6879      	ldr	r1, [r7, #4]
 80027e0:	4613      	mov	r3, r2
 80027e2:	011b      	lsls	r3, r3, #4
 80027e4:	1a9b      	subs	r3, r3, r2
 80027e6:	009b      	lsls	r3, r3, #2
 80027e8:	440b      	add	r3, r1
 80027ea:	334c      	adds	r3, #76	@ 0x4c
 80027ec:	2201      	movs	r2, #1
 80027ee:	701a      	strb	r2, [r3, #0]
 80027f0:	e2cc      	b.n	8002d8c <HCD_HC_IN_IRQHandler+0xace>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 80027f2:	78fa      	ldrb	r2, [r7, #3]
 80027f4:	6879      	ldr	r1, [r7, #4]
 80027f6:	4613      	mov	r3, r2
 80027f8:	011b      	lsls	r3, r3, #4
 80027fa:	1a9b      	subs	r3, r3, r2
 80027fc:	009b      	lsls	r3, r3, #2
 80027fe:	440b      	add	r3, r1
 8002800:	334d      	adds	r3, #77	@ 0x4d
 8002802:	781b      	ldrb	r3, [r3, #0]
 8002804:	2b06      	cmp	r3, #6
 8002806:	d114      	bne.n	8002832 <HCD_HC_IN_IRQHandler+0x574>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002808:	78fa      	ldrb	r2, [r7, #3]
 800280a:	6879      	ldr	r1, [r7, #4]
 800280c:	4613      	mov	r3, r2
 800280e:	011b      	lsls	r3, r3, #4
 8002810:	1a9b      	subs	r3, r3, r2
 8002812:	009b      	lsls	r3, r3, #2
 8002814:	440b      	add	r3, r1
 8002816:	334d      	adds	r3, #77	@ 0x4d
 8002818:	2202      	movs	r2, #2
 800281a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_STALL;
 800281c:	78fa      	ldrb	r2, [r7, #3]
 800281e:	6879      	ldr	r1, [r7, #4]
 8002820:	4613      	mov	r3, r2
 8002822:	011b      	lsls	r3, r3, #4
 8002824:	1a9b      	subs	r3, r3, r2
 8002826:	009b      	lsls	r3, r3, #2
 8002828:	440b      	add	r3, r1
 800282a:	334c      	adds	r3, #76	@ 0x4c
 800282c:	2205      	movs	r2, #5
 800282e:	701a      	strb	r2, [r3, #0]
 8002830:	e2ac      	b.n	8002d8c <HCD_HC_IN_IRQHandler+0xace>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8002832:	78fa      	ldrb	r2, [r7, #3]
 8002834:	6879      	ldr	r1, [r7, #4]
 8002836:	4613      	mov	r3, r2
 8002838:	011b      	lsls	r3, r3, #4
 800283a:	1a9b      	subs	r3, r3, r2
 800283c:	009b      	lsls	r3, r3, #2
 800283e:	440b      	add	r3, r1
 8002840:	334d      	adds	r3, #77	@ 0x4d
 8002842:	781b      	ldrb	r3, [r3, #0]
 8002844:	2b07      	cmp	r3, #7
 8002846:	d00b      	beq.n	8002860 <HCD_HC_IN_IRQHandler+0x5a2>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8002848:	78fa      	ldrb	r2, [r7, #3]
 800284a:	6879      	ldr	r1, [r7, #4]
 800284c:	4613      	mov	r3, r2
 800284e:	011b      	lsls	r3, r3, #4
 8002850:	1a9b      	subs	r3, r3, r2
 8002852:	009b      	lsls	r3, r3, #2
 8002854:	440b      	add	r3, r1
 8002856:	334d      	adds	r3, #77	@ 0x4d
 8002858:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 800285a:	2b09      	cmp	r3, #9
 800285c:	f040 80a6 	bne.w	80029ac <HCD_HC_IN_IRQHandler+0x6ee>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002860:	78fa      	ldrb	r2, [r7, #3]
 8002862:	6879      	ldr	r1, [r7, #4]
 8002864:	4613      	mov	r3, r2
 8002866:	011b      	lsls	r3, r3, #4
 8002868:	1a9b      	subs	r3, r3, r2
 800286a:	009b      	lsls	r3, r3, #2
 800286c:	440b      	add	r3, r1
 800286e:	334d      	adds	r3, #77	@ 0x4d
 8002870:	2202      	movs	r2, #2
 8002872:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8002874:	78fa      	ldrb	r2, [r7, #3]
 8002876:	6879      	ldr	r1, [r7, #4]
 8002878:	4613      	mov	r3, r2
 800287a:	011b      	lsls	r3, r3, #4
 800287c:	1a9b      	subs	r3, r3, r2
 800287e:	009b      	lsls	r3, r3, #2
 8002880:	440b      	add	r3, r1
 8002882:	3344      	adds	r3, #68	@ 0x44
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	1c59      	adds	r1, r3, #1
 8002888:	6878      	ldr	r0, [r7, #4]
 800288a:	4613      	mov	r3, r2
 800288c:	011b      	lsls	r3, r3, #4
 800288e:	1a9b      	subs	r3, r3, r2
 8002890:	009b      	lsls	r3, r3, #2
 8002892:	4403      	add	r3, r0
 8002894:	3344      	adds	r3, #68	@ 0x44
 8002896:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8002898:	78fa      	ldrb	r2, [r7, #3]
 800289a:	6879      	ldr	r1, [r7, #4]
 800289c:	4613      	mov	r3, r2
 800289e:	011b      	lsls	r3, r3, #4
 80028a0:	1a9b      	subs	r3, r3, r2
 80028a2:	009b      	lsls	r3, r3, #2
 80028a4:	440b      	add	r3, r1
 80028a6:	3344      	adds	r3, #68	@ 0x44
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	2b02      	cmp	r3, #2
 80028ac:	d943      	bls.n	8002936 <HCD_HC_IN_IRQHandler+0x678>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 80028ae:	78fa      	ldrb	r2, [r7, #3]
 80028b0:	6879      	ldr	r1, [r7, #4]
 80028b2:	4613      	mov	r3, r2
 80028b4:	011b      	lsls	r3, r3, #4
 80028b6:	1a9b      	subs	r3, r3, r2
 80028b8:	009b      	lsls	r3, r3, #2
 80028ba:	440b      	add	r3, r1
 80028bc:	3344      	adds	r3, #68	@ 0x44
 80028be:	2200      	movs	r2, #0
 80028c0:	601a      	str	r2, [r3, #0]

        if (hhcd->hc[chnum].do_ssplit == 1U)
 80028c2:	78fa      	ldrb	r2, [r7, #3]
 80028c4:	6879      	ldr	r1, [r7, #4]
 80028c6:	4613      	mov	r3, r2
 80028c8:	011b      	lsls	r3, r3, #4
 80028ca:	1a9b      	subs	r3, r3, r2
 80028cc:	009b      	lsls	r3, r3, #2
 80028ce:	440b      	add	r3, r1
 80028d0:	331a      	adds	r3, #26
 80028d2:	781b      	ldrb	r3, [r3, #0]
 80028d4:	2b01      	cmp	r3, #1
 80028d6:	d123      	bne.n	8002920 <HCD_HC_IN_IRQHandler+0x662>
        {
          hhcd->hc[chnum].do_csplit = 0U;
 80028d8:	78fa      	ldrb	r2, [r7, #3]
 80028da:	6879      	ldr	r1, [r7, #4]
 80028dc:	4613      	mov	r3, r2
 80028de:	011b      	lsls	r3, r3, #4
 80028e0:	1a9b      	subs	r3, r3, r2
 80028e2:	009b      	lsls	r3, r3, #2
 80028e4:	440b      	add	r3, r1
 80028e6:	331b      	adds	r3, #27
 80028e8:	2200      	movs	r2, #0
 80028ea:	701a      	strb	r2, [r3, #0]
          hhcd->hc[chnum].ep_ss_schedule = 0U;
 80028ec:	78fa      	ldrb	r2, [r7, #3]
 80028ee:	6879      	ldr	r1, [r7, #4]
 80028f0:	4613      	mov	r3, r2
 80028f2:	011b      	lsls	r3, r3, #4
 80028f4:	1a9b      	subs	r3, r3, r2
 80028f6:	009b      	lsls	r3, r3, #2
 80028f8:	440b      	add	r3, r1
 80028fa:	331c      	adds	r3, #28
 80028fc:	2200      	movs	r2, #0
 80028fe:	701a      	strb	r2, [r3, #0]
          __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8002900:	78fb      	ldrb	r3, [r7, #3]
 8002902:	015a      	lsls	r2, r3, #5
 8002904:	693b      	ldr	r3, [r7, #16]
 8002906:	4413      	add	r3, r2
 8002908:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800290c:	685b      	ldr	r3, [r3, #4]
 800290e:	78fa      	ldrb	r2, [r7, #3]
 8002910:	0151      	lsls	r1, r2, #5
 8002912:	693a      	ldr	r2, [r7, #16]
 8002914:	440a      	add	r2, r1
 8002916:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800291a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800291e:	6053      	str	r3, [r2, #4]
        }

        hhcd->hc[chnum].urb_state = URB_ERROR;
 8002920:	78fa      	ldrb	r2, [r7, #3]
 8002922:	6879      	ldr	r1, [r7, #4]
 8002924:	4613      	mov	r3, r2
 8002926:	011b      	lsls	r3, r3, #4
 8002928:	1a9b      	subs	r3, r3, r2
 800292a:	009b      	lsls	r3, r3, #2
 800292c:	440b      	add	r3, r1
 800292e:	334c      	adds	r3, #76	@ 0x4c
 8002930:	2204      	movs	r2, #4
 8002932:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8002934:	e229      	b.n	8002d8a <HCD_HC_IN_IRQHandler+0xacc>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002936:	78fa      	ldrb	r2, [r7, #3]
 8002938:	6879      	ldr	r1, [r7, #4]
 800293a:	4613      	mov	r3, r2
 800293c:	011b      	lsls	r3, r3, #4
 800293e:	1a9b      	subs	r3, r3, r2
 8002940:	009b      	lsls	r3, r3, #2
 8002942:	440b      	add	r3, r1
 8002944:	334c      	adds	r3, #76	@ 0x4c
 8002946:	2202      	movs	r2, #2
 8002948:	701a      	strb	r2, [r3, #0]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800294a:	78fa      	ldrb	r2, [r7, #3]
 800294c:	6879      	ldr	r1, [r7, #4]
 800294e:	4613      	mov	r3, r2
 8002950:	011b      	lsls	r3, r3, #4
 8002952:	1a9b      	subs	r3, r3, r2
 8002954:	009b      	lsls	r3, r3, #2
 8002956:	440b      	add	r3, r1
 8002958:	3326      	adds	r3, #38	@ 0x26
 800295a:	781b      	ldrb	r3, [r3, #0]
 800295c:	2b00      	cmp	r3, #0
 800295e:	d00b      	beq.n	8002978 <HCD_HC_IN_IRQHandler+0x6ba>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8002960:	78fa      	ldrb	r2, [r7, #3]
 8002962:	6879      	ldr	r1, [r7, #4]
 8002964:	4613      	mov	r3, r2
 8002966:	011b      	lsls	r3, r3, #4
 8002968:	1a9b      	subs	r3, r3, r2
 800296a:	009b      	lsls	r3, r3, #2
 800296c:	440b      	add	r3, r1
 800296e:	3326      	adds	r3, #38	@ 0x26
 8002970:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002972:	2b02      	cmp	r3, #2
 8002974:	f040 8209 	bne.w	8002d8a <HCD_HC_IN_IRQHandler+0xacc>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8002978:	78fb      	ldrb	r3, [r7, #3]
 800297a:	015a      	lsls	r2, r3, #5
 800297c:	693b      	ldr	r3, [r7, #16]
 800297e:	4413      	add	r3, r2
 8002980:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800298e:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8002996:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8002998:	78fb      	ldrb	r3, [r7, #3]
 800299a:	015a      	lsls	r2, r3, #5
 800299c:	693b      	ldr	r3, [r7, #16]
 800299e:	4413      	add	r3, r2
 80029a0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80029a4:	461a      	mov	r2, r3
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80029aa:	e1ee      	b.n	8002d8a <HCD_HC_IN_IRQHandler+0xacc>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 80029ac:	78fa      	ldrb	r2, [r7, #3]
 80029ae:	6879      	ldr	r1, [r7, #4]
 80029b0:	4613      	mov	r3, r2
 80029b2:	011b      	lsls	r3, r3, #4
 80029b4:	1a9b      	subs	r3, r3, r2
 80029b6:	009b      	lsls	r3, r3, #2
 80029b8:	440b      	add	r3, r1
 80029ba:	334d      	adds	r3, #77	@ 0x4d
 80029bc:	781b      	ldrb	r3, [r3, #0]
 80029be:	2b05      	cmp	r3, #5
 80029c0:	f040 80c8 	bne.w	8002b54 <HCD_HC_IN_IRQHandler+0x896>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80029c4:	78fa      	ldrb	r2, [r7, #3]
 80029c6:	6879      	ldr	r1, [r7, #4]
 80029c8:	4613      	mov	r3, r2
 80029ca:	011b      	lsls	r3, r3, #4
 80029cc:	1a9b      	subs	r3, r3, r2
 80029ce:	009b      	lsls	r3, r3, #2
 80029d0:	440b      	add	r3, r1
 80029d2:	334d      	adds	r3, #77	@ 0x4d
 80029d4:	2202      	movs	r2, #2
 80029d6:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 80029d8:	78fa      	ldrb	r2, [r7, #3]
 80029da:	6879      	ldr	r1, [r7, #4]
 80029dc:	4613      	mov	r3, r2
 80029de:	011b      	lsls	r3, r3, #4
 80029e0:	1a9b      	subs	r3, r3, r2
 80029e2:	009b      	lsls	r3, r3, #2
 80029e4:	440b      	add	r3, r1
 80029e6:	331b      	adds	r3, #27
 80029e8:	781b      	ldrb	r3, [r3, #0]
 80029ea:	2b01      	cmp	r3, #1
 80029ec:	f040 81ce 	bne.w	8002d8c <HCD_HC_IN_IRQHandler+0xace>
      {
        if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 80029f0:	78fa      	ldrb	r2, [r7, #3]
 80029f2:	6879      	ldr	r1, [r7, #4]
 80029f4:	4613      	mov	r3, r2
 80029f6:	011b      	lsls	r3, r3, #4
 80029f8:	1a9b      	subs	r3, r3, r2
 80029fa:	009b      	lsls	r3, r3, #2
 80029fc:	440b      	add	r3, r1
 80029fe:	3326      	adds	r3, #38	@ 0x26
 8002a00:	781b      	ldrb	r3, [r3, #0]
 8002a02:	2b03      	cmp	r3, #3
 8002a04:	d16b      	bne.n	8002ade <HCD_HC_IN_IRQHandler+0x820>
        {
          hhcd->hc[chnum].NyetErrCnt++;
 8002a06:	78fa      	ldrb	r2, [r7, #3]
 8002a08:	6879      	ldr	r1, [r7, #4]
 8002a0a:	4613      	mov	r3, r2
 8002a0c:	011b      	lsls	r3, r3, #4
 8002a0e:	1a9b      	subs	r3, r3, r2
 8002a10:	009b      	lsls	r3, r3, #2
 8002a12:	440b      	add	r3, r1
 8002a14:	3348      	adds	r3, #72	@ 0x48
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	1c59      	adds	r1, r3, #1
 8002a1a:	6878      	ldr	r0, [r7, #4]
 8002a1c:	4613      	mov	r3, r2
 8002a1e:	011b      	lsls	r3, r3, #4
 8002a20:	1a9b      	subs	r3, r3, r2
 8002a22:	009b      	lsls	r3, r3, #2
 8002a24:	4403      	add	r3, r0
 8002a26:	3348      	adds	r3, #72	@ 0x48
 8002a28:	6019      	str	r1, [r3, #0]
          if (hhcd->hc[chnum].NyetErrCnt > 2U)
 8002a2a:	78fa      	ldrb	r2, [r7, #3]
 8002a2c:	6879      	ldr	r1, [r7, #4]
 8002a2e:	4613      	mov	r3, r2
 8002a30:	011b      	lsls	r3, r3, #4
 8002a32:	1a9b      	subs	r3, r3, r2
 8002a34:	009b      	lsls	r3, r3, #2
 8002a36:	440b      	add	r3, r1
 8002a38:	3348      	adds	r3, #72	@ 0x48
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	2b02      	cmp	r3, #2
 8002a3e:	d943      	bls.n	8002ac8 <HCD_HC_IN_IRQHandler+0x80a>
          {
            hhcd->hc[chnum].NyetErrCnt = 0U;
 8002a40:	78fa      	ldrb	r2, [r7, #3]
 8002a42:	6879      	ldr	r1, [r7, #4]
 8002a44:	4613      	mov	r3, r2
 8002a46:	011b      	lsls	r3, r3, #4
 8002a48:	1a9b      	subs	r3, r3, r2
 8002a4a:	009b      	lsls	r3, r3, #2
 8002a4c:	440b      	add	r3, r1
 8002a4e:	3348      	adds	r3, #72	@ 0x48
 8002a50:	2200      	movs	r2, #0
 8002a52:	601a      	str	r2, [r3, #0]
            hhcd->hc[chnum].do_csplit = 0U;
 8002a54:	78fa      	ldrb	r2, [r7, #3]
 8002a56:	6879      	ldr	r1, [r7, #4]
 8002a58:	4613      	mov	r3, r2
 8002a5a:	011b      	lsls	r3, r3, #4
 8002a5c:	1a9b      	subs	r3, r3, r2
 8002a5e:	009b      	lsls	r3, r3, #2
 8002a60:	440b      	add	r3, r1
 8002a62:	331b      	adds	r3, #27
 8002a64:	2200      	movs	r2, #0
 8002a66:	701a      	strb	r2, [r3, #0]

            if (hhcd->hc[chnum].ErrCnt < 3U)
 8002a68:	78fa      	ldrb	r2, [r7, #3]
 8002a6a:	6879      	ldr	r1, [r7, #4]
 8002a6c:	4613      	mov	r3, r2
 8002a6e:	011b      	lsls	r3, r3, #4
 8002a70:	1a9b      	subs	r3, r3, r2
 8002a72:	009b      	lsls	r3, r3, #2
 8002a74:	440b      	add	r3, r1
 8002a76:	3344      	adds	r3, #68	@ 0x44
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	2b02      	cmp	r3, #2
 8002a7c:	d809      	bhi.n	8002a92 <HCD_HC_IN_IRQHandler+0x7d4>
            {
              hhcd->hc[chnum].ep_ss_schedule = 1U;
 8002a7e:	78fa      	ldrb	r2, [r7, #3]
 8002a80:	6879      	ldr	r1, [r7, #4]
 8002a82:	4613      	mov	r3, r2
 8002a84:	011b      	lsls	r3, r3, #4
 8002a86:	1a9b      	subs	r3, r3, r2
 8002a88:	009b      	lsls	r3, r3, #2
 8002a8a:	440b      	add	r3, r1
 8002a8c:	331c      	adds	r3, #28
 8002a8e:	2201      	movs	r2, #1
 8002a90:	701a      	strb	r2, [r3, #0]
            }
            __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8002a92:	78fb      	ldrb	r3, [r7, #3]
 8002a94:	015a      	lsls	r2, r3, #5
 8002a96:	693b      	ldr	r3, [r7, #16]
 8002a98:	4413      	add	r3, r2
 8002a9a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002a9e:	685b      	ldr	r3, [r3, #4]
 8002aa0:	78fa      	ldrb	r2, [r7, #3]
 8002aa2:	0151      	lsls	r1, r2, #5
 8002aa4:	693a      	ldr	r2, [r7, #16]
 8002aa6:	440a      	add	r2, r1
 8002aa8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002aac:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002ab0:	6053      	str	r3, [r2, #4]
            hhcd->hc[chnum].urb_state = URB_ERROR;
 8002ab2:	78fa      	ldrb	r2, [r7, #3]
 8002ab4:	6879      	ldr	r1, [r7, #4]
 8002ab6:	4613      	mov	r3, r2
 8002ab8:	011b      	lsls	r3, r3, #4
 8002aba:	1a9b      	subs	r3, r3, r2
 8002abc:	009b      	lsls	r3, r3, #2
 8002abe:	440b      	add	r3, r1
 8002ac0:	334c      	adds	r3, #76	@ 0x4c
 8002ac2:	2204      	movs	r2, #4
 8002ac4:	701a      	strb	r2, [r3, #0]
 8002ac6:	e014      	b.n	8002af2 <HCD_HC_IN_IRQHandler+0x834>
          }
          else
          {
            hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002ac8:	78fa      	ldrb	r2, [r7, #3]
 8002aca:	6879      	ldr	r1, [r7, #4]
 8002acc:	4613      	mov	r3, r2
 8002ace:	011b      	lsls	r3, r3, #4
 8002ad0:	1a9b      	subs	r3, r3, r2
 8002ad2:	009b      	lsls	r3, r3, #2
 8002ad4:	440b      	add	r3, r1
 8002ad6:	334c      	adds	r3, #76	@ 0x4c
 8002ad8:	2202      	movs	r2, #2
 8002ada:	701a      	strb	r2, [r3, #0]
 8002adc:	e009      	b.n	8002af2 <HCD_HC_IN_IRQHandler+0x834>
          }
        }
        else
        {
          hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002ade:	78fa      	ldrb	r2, [r7, #3]
 8002ae0:	6879      	ldr	r1, [r7, #4]
 8002ae2:	4613      	mov	r3, r2
 8002ae4:	011b      	lsls	r3, r3, #4
 8002ae6:	1a9b      	subs	r3, r3, r2
 8002ae8:	009b      	lsls	r3, r3, #2
 8002aea:	440b      	add	r3, r1
 8002aec:	334c      	adds	r3, #76	@ 0x4c
 8002aee:	2202      	movs	r2, #2
 8002af0:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002af2:	78fa      	ldrb	r2, [r7, #3]
 8002af4:	6879      	ldr	r1, [r7, #4]
 8002af6:	4613      	mov	r3, r2
 8002af8:	011b      	lsls	r3, r3, #4
 8002afa:	1a9b      	subs	r3, r3, r2
 8002afc:	009b      	lsls	r3, r3, #2
 8002afe:	440b      	add	r3, r1
 8002b00:	3326      	adds	r3, #38	@ 0x26
 8002b02:	781b      	ldrb	r3, [r3, #0]
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d00b      	beq.n	8002b20 <HCD_HC_IN_IRQHandler+0x862>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8002b08:	78fa      	ldrb	r2, [r7, #3]
 8002b0a:	6879      	ldr	r1, [r7, #4]
 8002b0c:	4613      	mov	r3, r2
 8002b0e:	011b      	lsls	r3, r3, #4
 8002b10:	1a9b      	subs	r3, r3, r2
 8002b12:	009b      	lsls	r3, r3, #2
 8002b14:	440b      	add	r3, r1
 8002b16:	3326      	adds	r3, #38	@ 0x26
 8002b18:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002b1a:	2b02      	cmp	r3, #2
 8002b1c:	f040 8136 	bne.w	8002d8c <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8002b20:	78fb      	ldrb	r3, [r7, #3]
 8002b22:	015a      	lsls	r2, r3, #5
 8002b24:	693b      	ldr	r3, [r7, #16]
 8002b26:	4413      	add	r3, r2
 8002b28:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8002b36:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8002b3e:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8002b40:	78fb      	ldrb	r3, [r7, #3]
 8002b42:	015a      	lsls	r2, r3, #5
 8002b44:	693b      	ldr	r3, [r7, #16]
 8002b46:	4413      	add	r3, r2
 8002b48:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002b4c:	461a      	mov	r2, r3
 8002b4e:	68fb      	ldr	r3, [r7, #12]
 8002b50:	6013      	str	r3, [r2, #0]
 8002b52:	e11b      	b.n	8002d8c <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8002b54:	78fa      	ldrb	r2, [r7, #3]
 8002b56:	6879      	ldr	r1, [r7, #4]
 8002b58:	4613      	mov	r3, r2
 8002b5a:	011b      	lsls	r3, r3, #4
 8002b5c:	1a9b      	subs	r3, r3, r2
 8002b5e:	009b      	lsls	r3, r3, #2
 8002b60:	440b      	add	r3, r1
 8002b62:	334d      	adds	r3, #77	@ 0x4d
 8002b64:	781b      	ldrb	r3, [r3, #0]
 8002b66:	2b03      	cmp	r3, #3
 8002b68:	f040 8081 	bne.w	8002c6e <HCD_HC_IN_IRQHandler+0x9b0>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002b6c:	78fa      	ldrb	r2, [r7, #3]
 8002b6e:	6879      	ldr	r1, [r7, #4]
 8002b70:	4613      	mov	r3, r2
 8002b72:	011b      	lsls	r3, r3, #4
 8002b74:	1a9b      	subs	r3, r3, r2
 8002b76:	009b      	lsls	r3, r3, #2
 8002b78:	440b      	add	r3, r1
 8002b7a:	334d      	adds	r3, #77	@ 0x4d
 8002b7c:	2202      	movs	r2, #2
 8002b7e:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8002b80:	78fa      	ldrb	r2, [r7, #3]
 8002b82:	6879      	ldr	r1, [r7, #4]
 8002b84:	4613      	mov	r3, r2
 8002b86:	011b      	lsls	r3, r3, #4
 8002b88:	1a9b      	subs	r3, r3, r2
 8002b8a:	009b      	lsls	r3, r3, #2
 8002b8c:	440b      	add	r3, r1
 8002b8e:	331b      	adds	r3, #27
 8002b90:	781b      	ldrb	r3, [r3, #0]
 8002b92:	2b01      	cmp	r3, #1
 8002b94:	f040 80fa 	bne.w	8002d8c <HCD_HC_IN_IRQHandler+0xace>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002b98:	78fa      	ldrb	r2, [r7, #3]
 8002b9a:	6879      	ldr	r1, [r7, #4]
 8002b9c:	4613      	mov	r3, r2
 8002b9e:	011b      	lsls	r3, r3, #4
 8002ba0:	1a9b      	subs	r3, r3, r2
 8002ba2:	009b      	lsls	r3, r3, #2
 8002ba4:	440b      	add	r3, r1
 8002ba6:	334c      	adds	r3, #76	@ 0x4c
 8002ba8:	2202      	movs	r2, #2
 8002baa:	701a      	strb	r2, [r3, #0]

        /* Set Complete split and re-activate the channel */
        USBx_HC(chnum)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8002bac:	78fb      	ldrb	r3, [r7, #3]
 8002bae:	015a      	lsls	r2, r3, #5
 8002bb0:	693b      	ldr	r3, [r7, #16]
 8002bb2:	4413      	add	r3, r2
 8002bb4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002bb8:	685b      	ldr	r3, [r3, #4]
 8002bba:	78fa      	ldrb	r2, [r7, #3]
 8002bbc:	0151      	lsls	r1, r2, #5
 8002bbe:	693a      	ldr	r2, [r7, #16]
 8002bc0:	440a      	add	r2, r1
 8002bc2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002bc6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002bca:	6053      	str	r3, [r2, #4]
        USBx_HC(chnum)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 8002bcc:	78fb      	ldrb	r3, [r7, #3]
 8002bce:	015a      	lsls	r2, r3, #5
 8002bd0:	693b      	ldr	r3, [r7, #16]
 8002bd2:	4413      	add	r3, r2
 8002bd4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002bd8:	68db      	ldr	r3, [r3, #12]
 8002bda:	78fa      	ldrb	r2, [r7, #3]
 8002bdc:	0151      	lsls	r1, r2, #5
 8002bde:	693a      	ldr	r2, [r7, #16]
 8002be0:	440a      	add	r2, r1
 8002be2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002be6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002bea:	60d3      	str	r3, [r2, #12]
        USBx_HC(chnum)->HCINTMSK &= ~USB_OTG_HCINT_ACK;
 8002bec:	78fb      	ldrb	r3, [r7, #3]
 8002bee:	015a      	lsls	r2, r3, #5
 8002bf0:	693b      	ldr	r3, [r7, #16]
 8002bf2:	4413      	add	r3, r2
 8002bf4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002bf8:	68db      	ldr	r3, [r3, #12]
 8002bfa:	78fa      	ldrb	r2, [r7, #3]
 8002bfc:	0151      	lsls	r1, r2, #5
 8002bfe:	693a      	ldr	r2, [r7, #16]
 8002c00:	440a      	add	r2, r1
 8002c02:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002c06:	f023 0320 	bic.w	r3, r3, #32
 8002c0a:	60d3      	str	r3, [r2, #12]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002c0c:	78fa      	ldrb	r2, [r7, #3]
 8002c0e:	6879      	ldr	r1, [r7, #4]
 8002c10:	4613      	mov	r3, r2
 8002c12:	011b      	lsls	r3, r3, #4
 8002c14:	1a9b      	subs	r3, r3, r2
 8002c16:	009b      	lsls	r3, r3, #2
 8002c18:	440b      	add	r3, r1
 8002c1a:	3326      	adds	r3, #38	@ 0x26
 8002c1c:	781b      	ldrb	r3, [r3, #0]
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d00b      	beq.n	8002c3a <HCD_HC_IN_IRQHandler+0x97c>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8002c22:	78fa      	ldrb	r2, [r7, #3]
 8002c24:	6879      	ldr	r1, [r7, #4]
 8002c26:	4613      	mov	r3, r2
 8002c28:	011b      	lsls	r3, r3, #4
 8002c2a:	1a9b      	subs	r3, r3, r2
 8002c2c:	009b      	lsls	r3, r3, #2
 8002c2e:	440b      	add	r3, r1
 8002c30:	3326      	adds	r3, #38	@ 0x26
 8002c32:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002c34:	2b02      	cmp	r3, #2
 8002c36:	f040 80a9 	bne.w	8002d8c <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8002c3a:	78fb      	ldrb	r3, [r7, #3]
 8002c3c:	015a      	lsls	r2, r3, #5
 8002c3e:	693b      	ldr	r3, [r7, #16]
 8002c40:	4413      	add	r3, r2
 8002c42:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8002c50:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8002c58:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8002c5a:	78fb      	ldrb	r3, [r7, #3]
 8002c5c:	015a      	lsls	r2, r3, #5
 8002c5e:	693b      	ldr	r3, [r7, #16]
 8002c60:	4413      	add	r3, r2
 8002c62:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002c66:	461a      	mov	r2, r3
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	6013      	str	r3, [r2, #0]
 8002c6c:	e08e      	b.n	8002d8c <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8002c6e:	78fa      	ldrb	r2, [r7, #3]
 8002c70:	6879      	ldr	r1, [r7, #4]
 8002c72:	4613      	mov	r3, r2
 8002c74:	011b      	lsls	r3, r3, #4
 8002c76:	1a9b      	subs	r3, r3, r2
 8002c78:	009b      	lsls	r3, r3, #2
 8002c7a:	440b      	add	r3, r1
 8002c7c:	334d      	adds	r3, #77	@ 0x4d
 8002c7e:	781b      	ldrb	r3, [r3, #0]
 8002c80:	2b04      	cmp	r3, #4
 8002c82:	d143      	bne.n	8002d0c <HCD_HC_IN_IRQHandler+0xa4e>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002c84:	78fa      	ldrb	r2, [r7, #3]
 8002c86:	6879      	ldr	r1, [r7, #4]
 8002c88:	4613      	mov	r3, r2
 8002c8a:	011b      	lsls	r3, r3, #4
 8002c8c:	1a9b      	subs	r3, r3, r2
 8002c8e:	009b      	lsls	r3, r3, #2
 8002c90:	440b      	add	r3, r1
 8002c92:	334d      	adds	r3, #77	@ 0x4d
 8002c94:	2202      	movs	r2, #2
 8002c96:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002c98:	78fa      	ldrb	r2, [r7, #3]
 8002c9a:	6879      	ldr	r1, [r7, #4]
 8002c9c:	4613      	mov	r3, r2
 8002c9e:	011b      	lsls	r3, r3, #4
 8002ca0:	1a9b      	subs	r3, r3, r2
 8002ca2:	009b      	lsls	r3, r3, #2
 8002ca4:	440b      	add	r3, r1
 8002ca6:	334c      	adds	r3, #76	@ 0x4c
 8002ca8:	2202      	movs	r2, #2
 8002caa:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002cac:	78fa      	ldrb	r2, [r7, #3]
 8002cae:	6879      	ldr	r1, [r7, #4]
 8002cb0:	4613      	mov	r3, r2
 8002cb2:	011b      	lsls	r3, r3, #4
 8002cb4:	1a9b      	subs	r3, r3, r2
 8002cb6:	009b      	lsls	r3, r3, #2
 8002cb8:	440b      	add	r3, r1
 8002cba:	3326      	adds	r3, #38	@ 0x26
 8002cbc:	781b      	ldrb	r3, [r3, #0]
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d00a      	beq.n	8002cd8 <HCD_HC_IN_IRQHandler+0xa1a>
          (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8002cc2:	78fa      	ldrb	r2, [r7, #3]
 8002cc4:	6879      	ldr	r1, [r7, #4]
 8002cc6:	4613      	mov	r3, r2
 8002cc8:	011b      	lsls	r3, r3, #4
 8002cca:	1a9b      	subs	r3, r3, r2
 8002ccc:	009b      	lsls	r3, r3, #2
 8002cce:	440b      	add	r3, r1
 8002cd0:	3326      	adds	r3, #38	@ 0x26
 8002cd2:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002cd4:	2b02      	cmp	r3, #2
 8002cd6:	d159      	bne.n	8002d8c <HCD_HC_IN_IRQHandler+0xace>
      {
        /* re-activate the channel */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8002cd8:	78fb      	ldrb	r3, [r7, #3]
 8002cda:	015a      	lsls	r2, r3, #5
 8002cdc:	693b      	ldr	r3, [r7, #16]
 8002cde:	4413      	add	r3, r2
 8002ce0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8002cee:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8002cf6:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8002cf8:	78fb      	ldrb	r3, [r7, #3]
 8002cfa:	015a      	lsls	r2, r3, #5
 8002cfc:	693b      	ldr	r3, [r7, #16]
 8002cfe:	4413      	add	r3, r2
 8002d00:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002d04:	461a      	mov	r2, r3
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	6013      	str	r3, [r2, #0]
 8002d0a:	e03f      	b.n	8002d8c <HCD_HC_IN_IRQHandler+0xace>
      }
    }
    else if (hhcd->hc[chnum].state == HC_BBLERR)
 8002d0c:	78fa      	ldrb	r2, [r7, #3]
 8002d0e:	6879      	ldr	r1, [r7, #4]
 8002d10:	4613      	mov	r3, r2
 8002d12:	011b      	lsls	r3, r3, #4
 8002d14:	1a9b      	subs	r3, r3, r2
 8002d16:	009b      	lsls	r3, r3, #2
 8002d18:	440b      	add	r3, r1
 8002d1a:	334d      	adds	r3, #77	@ 0x4d
 8002d1c:	781b      	ldrb	r3, [r3, #0]
 8002d1e:	2b08      	cmp	r3, #8
 8002d20:	d126      	bne.n	8002d70 <HCD_HC_IN_IRQHandler+0xab2>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002d22:	78fa      	ldrb	r2, [r7, #3]
 8002d24:	6879      	ldr	r1, [r7, #4]
 8002d26:	4613      	mov	r3, r2
 8002d28:	011b      	lsls	r3, r3, #4
 8002d2a:	1a9b      	subs	r3, r3, r2
 8002d2c:	009b      	lsls	r3, r3, #2
 8002d2e:	440b      	add	r3, r1
 8002d30:	334d      	adds	r3, #77	@ 0x4d
 8002d32:	2202      	movs	r2, #2
 8002d34:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8002d36:	78fa      	ldrb	r2, [r7, #3]
 8002d38:	6879      	ldr	r1, [r7, #4]
 8002d3a:	4613      	mov	r3, r2
 8002d3c:	011b      	lsls	r3, r3, #4
 8002d3e:	1a9b      	subs	r3, r3, r2
 8002d40:	009b      	lsls	r3, r3, #2
 8002d42:	440b      	add	r3, r1
 8002d44:	3344      	adds	r3, #68	@ 0x44
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	1c59      	adds	r1, r3, #1
 8002d4a:	6878      	ldr	r0, [r7, #4]
 8002d4c:	4613      	mov	r3, r2
 8002d4e:	011b      	lsls	r3, r3, #4
 8002d50:	1a9b      	subs	r3, r3, r2
 8002d52:	009b      	lsls	r3, r3, #2
 8002d54:	4403      	add	r3, r0
 8002d56:	3344      	adds	r3, #68	@ 0x44
 8002d58:	6019      	str	r1, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_ERROR;
 8002d5a:	78fa      	ldrb	r2, [r7, #3]
 8002d5c:	6879      	ldr	r1, [r7, #4]
 8002d5e:	4613      	mov	r3, r2
 8002d60:	011b      	lsls	r3, r3, #4
 8002d62:	1a9b      	subs	r3, r3, r2
 8002d64:	009b      	lsls	r3, r3, #2
 8002d66:	440b      	add	r3, r1
 8002d68:	334c      	adds	r3, #76	@ 0x4c
 8002d6a:	2204      	movs	r2, #4
 8002d6c:	701a      	strb	r2, [r3, #0]
 8002d6e:	e00d      	b.n	8002d8c <HCD_HC_IN_IRQHandler+0xace>
    }
    else
    {
      if (hhcd->hc[chnum].state == HC_HALTED)
 8002d70:	78fa      	ldrb	r2, [r7, #3]
 8002d72:	6879      	ldr	r1, [r7, #4]
 8002d74:	4613      	mov	r3, r2
 8002d76:	011b      	lsls	r3, r3, #4
 8002d78:	1a9b      	subs	r3, r3, r2
 8002d7a:	009b      	lsls	r3, r3, #2
 8002d7c:	440b      	add	r3, r1
 8002d7e:	334d      	adds	r3, #77	@ 0x4d
 8002d80:	781b      	ldrb	r3, [r3, #0]
 8002d82:	2b02      	cmp	r3, #2
 8002d84:	f000 8100 	beq.w	8002f88 <HCD_HC_IN_IRQHandler+0xcca>
 8002d88:	e000      	b.n	8002d8c <HCD_HC_IN_IRQHandler+0xace>
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8002d8a:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8002d8c:	78fa      	ldrb	r2, [r7, #3]
 8002d8e:	6879      	ldr	r1, [r7, #4]
 8002d90:	4613      	mov	r3, r2
 8002d92:	011b      	lsls	r3, r3, #4
 8002d94:	1a9b      	subs	r3, r3, r2
 8002d96:	009b      	lsls	r3, r3, #2
 8002d98:	440b      	add	r3, r1
 8002d9a:	334c      	adds	r3, #76	@ 0x4c
 8002d9c:	781a      	ldrb	r2, [r3, #0]
 8002d9e:	78fb      	ldrb	r3, [r7, #3]
 8002da0:	4619      	mov	r1, r3
 8002da2:	6878      	ldr	r0, [r7, #4]
 8002da4:	f005 fd84 	bl	80088b0 <HAL_HCD_HC_NotifyURBChange_Callback>
 8002da8:	e0ef      	b.n	8002f8a <HCD_HC_IN_IRQHandler+0xccc>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	78fa      	ldrb	r2, [r7, #3]
 8002db0:	4611      	mov	r1, r2
 8002db2:	4618      	mov	r0, r3
 8002db4:	f002 fc73 	bl	800569e <USB_ReadChInterrupts>
 8002db8:	4603      	mov	r3, r0
 8002dba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002dbe:	2b40      	cmp	r3, #64	@ 0x40
 8002dc0:	d12f      	bne.n	8002e22 <HCD_HC_IN_IRQHandler+0xb64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8002dc2:	78fb      	ldrb	r3, [r7, #3]
 8002dc4:	015a      	lsls	r2, r3, #5
 8002dc6:	693b      	ldr	r3, [r7, #16]
 8002dc8:	4413      	add	r3, r2
 8002dca:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002dce:	461a      	mov	r2, r3
 8002dd0:	2340      	movs	r3, #64	@ 0x40
 8002dd2:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_NYET;
 8002dd4:	78fa      	ldrb	r2, [r7, #3]
 8002dd6:	6879      	ldr	r1, [r7, #4]
 8002dd8:	4613      	mov	r3, r2
 8002dda:	011b      	lsls	r3, r3, #4
 8002ddc:	1a9b      	subs	r3, r3, r2
 8002dde:	009b      	lsls	r3, r3, #2
 8002de0:	440b      	add	r3, r1
 8002de2:	334d      	adds	r3, #77	@ 0x4d
 8002de4:	2205      	movs	r2, #5
 8002de6:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8002de8:	78fa      	ldrb	r2, [r7, #3]
 8002dea:	6879      	ldr	r1, [r7, #4]
 8002dec:	4613      	mov	r3, r2
 8002dee:	011b      	lsls	r3, r3, #4
 8002df0:	1a9b      	subs	r3, r3, r2
 8002df2:	009b      	lsls	r3, r3, #2
 8002df4:	440b      	add	r3, r1
 8002df6:	331a      	adds	r3, #26
 8002df8:	781b      	ldrb	r3, [r3, #0]
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d109      	bne.n	8002e12 <HCD_HC_IN_IRQHandler+0xb54>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8002dfe:	78fa      	ldrb	r2, [r7, #3]
 8002e00:	6879      	ldr	r1, [r7, #4]
 8002e02:	4613      	mov	r3, r2
 8002e04:	011b      	lsls	r3, r3, #4
 8002e06:	1a9b      	subs	r3, r3, r2
 8002e08:	009b      	lsls	r3, r3, #2
 8002e0a:	440b      	add	r3, r1
 8002e0c:	3344      	adds	r3, #68	@ 0x44
 8002e0e:	2200      	movs	r2, #0
 8002e10:	601a      	str	r2, [r3, #0]
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	78fa      	ldrb	r2, [r7, #3]
 8002e18:	4611      	mov	r1, r2
 8002e1a:	4618      	mov	r0, r3
 8002e1c:	f003 f9e9 	bl	80061f2 <USB_HC_Halt>
 8002e20:	e0b3      	b.n	8002f8a <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	78fa      	ldrb	r2, [r7, #3]
 8002e28:	4611      	mov	r1, r2
 8002e2a:	4618      	mov	r0, r3
 8002e2c:	f002 fc37 	bl	800569e <USB_ReadChInterrupts>
 8002e30:	4603      	mov	r3, r0
 8002e32:	f003 0310 	and.w	r3, r3, #16
 8002e36:	2b10      	cmp	r3, #16
 8002e38:	f040 80a7 	bne.w	8002f8a <HCD_HC_IN_IRQHandler+0xccc>
  {
    if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8002e3c:	78fa      	ldrb	r2, [r7, #3]
 8002e3e:	6879      	ldr	r1, [r7, #4]
 8002e40:	4613      	mov	r3, r2
 8002e42:	011b      	lsls	r3, r3, #4
 8002e44:	1a9b      	subs	r3, r3, r2
 8002e46:	009b      	lsls	r3, r3, #2
 8002e48:	440b      	add	r3, r1
 8002e4a:	3326      	adds	r3, #38	@ 0x26
 8002e4c:	781b      	ldrb	r3, [r3, #0]
 8002e4e:	2b03      	cmp	r3, #3
 8002e50:	d11b      	bne.n	8002e8a <HCD_HC_IN_IRQHandler+0xbcc>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8002e52:	78fa      	ldrb	r2, [r7, #3]
 8002e54:	6879      	ldr	r1, [r7, #4]
 8002e56:	4613      	mov	r3, r2
 8002e58:	011b      	lsls	r3, r3, #4
 8002e5a:	1a9b      	subs	r3, r3, r2
 8002e5c:	009b      	lsls	r3, r3, #2
 8002e5e:	440b      	add	r3, r1
 8002e60:	3344      	adds	r3, #68	@ 0x44
 8002e62:	2200      	movs	r2, #0
 8002e64:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_NAK;
 8002e66:	78fa      	ldrb	r2, [r7, #3]
 8002e68:	6879      	ldr	r1, [r7, #4]
 8002e6a:	4613      	mov	r3, r2
 8002e6c:	011b      	lsls	r3, r3, #4
 8002e6e:	1a9b      	subs	r3, r3, r2
 8002e70:	009b      	lsls	r3, r3, #2
 8002e72:	440b      	add	r3, r1
 8002e74:	334d      	adds	r3, #77	@ 0x4d
 8002e76:	2204      	movs	r2, #4
 8002e78:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	78fa      	ldrb	r2, [r7, #3]
 8002e80:	4611      	mov	r1, r2
 8002e82:	4618      	mov	r0, r3
 8002e84:	f003 f9b5 	bl	80061f2 <USB_HC_Halt>
 8002e88:	e03f      	b.n	8002f0a <HCD_HC_IN_IRQHandler+0xc4c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002e8a:	78fa      	ldrb	r2, [r7, #3]
 8002e8c:	6879      	ldr	r1, [r7, #4]
 8002e8e:	4613      	mov	r3, r2
 8002e90:	011b      	lsls	r3, r3, #4
 8002e92:	1a9b      	subs	r3, r3, r2
 8002e94:	009b      	lsls	r3, r3, #2
 8002e96:	440b      	add	r3, r1
 8002e98:	3326      	adds	r3, #38	@ 0x26
 8002e9a:	781b      	ldrb	r3, [r3, #0]
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	d00a      	beq.n	8002eb6 <HCD_HC_IN_IRQHandler+0xbf8>
             (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8002ea0:	78fa      	ldrb	r2, [r7, #3]
 8002ea2:	6879      	ldr	r1, [r7, #4]
 8002ea4:	4613      	mov	r3, r2
 8002ea6:	011b      	lsls	r3, r3, #4
 8002ea8:	1a9b      	subs	r3, r3, r2
 8002eaa:	009b      	lsls	r3, r3, #2
 8002eac:	440b      	add	r3, r1
 8002eae:	3326      	adds	r3, #38	@ 0x26
 8002eb0:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002eb2:	2b02      	cmp	r3, #2
 8002eb4:	d129      	bne.n	8002f0a <HCD_HC_IN_IRQHandler+0xc4c>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8002eb6:	78fa      	ldrb	r2, [r7, #3]
 8002eb8:	6879      	ldr	r1, [r7, #4]
 8002eba:	4613      	mov	r3, r2
 8002ebc:	011b      	lsls	r3, r3, #4
 8002ebe:	1a9b      	subs	r3, r3, r2
 8002ec0:	009b      	lsls	r3, r3, #2
 8002ec2:	440b      	add	r3, r1
 8002ec4:	3344      	adds	r3, #68	@ 0x44
 8002ec6:	2200      	movs	r2, #0
 8002ec8:	601a      	str	r2, [r3, #0]

      if ((hhcd->Init.dma_enable == 0U) || (hhcd->hc[chnum].do_csplit == 1U))
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	799b      	ldrb	r3, [r3, #6]
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d00a      	beq.n	8002ee8 <HCD_HC_IN_IRQHandler+0xc2a>
 8002ed2:	78fa      	ldrb	r2, [r7, #3]
 8002ed4:	6879      	ldr	r1, [r7, #4]
 8002ed6:	4613      	mov	r3, r2
 8002ed8:	011b      	lsls	r3, r3, #4
 8002eda:	1a9b      	subs	r3, r3, r2
 8002edc:	009b      	lsls	r3, r3, #2
 8002ede:	440b      	add	r3, r1
 8002ee0:	331b      	adds	r3, #27
 8002ee2:	781b      	ldrb	r3, [r3, #0]
 8002ee4:	2b01      	cmp	r3, #1
 8002ee6:	d110      	bne.n	8002f0a <HCD_HC_IN_IRQHandler+0xc4c>
      {
        hhcd->hc[chnum].state = HC_NAK;
 8002ee8:	78fa      	ldrb	r2, [r7, #3]
 8002eea:	6879      	ldr	r1, [r7, #4]
 8002eec:	4613      	mov	r3, r2
 8002eee:	011b      	lsls	r3, r3, #4
 8002ef0:	1a9b      	subs	r3, r3, r2
 8002ef2:	009b      	lsls	r3, r3, #2
 8002ef4:	440b      	add	r3, r1
 8002ef6:	334d      	adds	r3, #77	@ 0x4d
 8002ef8:	2204      	movs	r2, #4
 8002efa:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	78fa      	ldrb	r2, [r7, #3]
 8002f02:	4611      	mov	r1, r2
 8002f04:	4618      	mov	r0, r3
 8002f06:	f003 f974 	bl	80061f2 <USB_HC_Halt>
    else
    {
      /* ... */
    }

    if (hhcd->hc[chnum].do_csplit == 1U)
 8002f0a:	78fa      	ldrb	r2, [r7, #3]
 8002f0c:	6879      	ldr	r1, [r7, #4]
 8002f0e:	4613      	mov	r3, r2
 8002f10:	011b      	lsls	r3, r3, #4
 8002f12:	1a9b      	subs	r3, r3, r2
 8002f14:	009b      	lsls	r3, r3, #2
 8002f16:	440b      	add	r3, r1
 8002f18:	331b      	adds	r3, #27
 8002f1a:	781b      	ldrb	r3, [r3, #0]
 8002f1c:	2b01      	cmp	r3, #1
 8002f1e:	d129      	bne.n	8002f74 <HCD_HC_IN_IRQHandler+0xcb6>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8002f20:	78fa      	ldrb	r2, [r7, #3]
 8002f22:	6879      	ldr	r1, [r7, #4]
 8002f24:	4613      	mov	r3, r2
 8002f26:	011b      	lsls	r3, r3, #4
 8002f28:	1a9b      	subs	r3, r3, r2
 8002f2a:	009b      	lsls	r3, r3, #2
 8002f2c:	440b      	add	r3, r1
 8002f2e:	331b      	adds	r3, #27
 8002f30:	2200      	movs	r2, #0
 8002f32:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8002f34:	78fb      	ldrb	r3, [r7, #3]
 8002f36:	015a      	lsls	r2, r3, #5
 8002f38:	693b      	ldr	r3, [r7, #16]
 8002f3a:	4413      	add	r3, r2
 8002f3c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002f40:	685b      	ldr	r3, [r3, #4]
 8002f42:	78fa      	ldrb	r2, [r7, #3]
 8002f44:	0151      	lsls	r1, r2, #5
 8002f46:	693a      	ldr	r2, [r7, #16]
 8002f48:	440a      	add	r2, r1
 8002f4a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002f4e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002f52:	6053      	str	r3, [r2, #4]
      __HAL_HCD_UNMASK_ACK_HC_INT(chnum);
 8002f54:	78fb      	ldrb	r3, [r7, #3]
 8002f56:	015a      	lsls	r2, r3, #5
 8002f58:	693b      	ldr	r3, [r7, #16]
 8002f5a:	4413      	add	r3, r2
 8002f5c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002f60:	68db      	ldr	r3, [r3, #12]
 8002f62:	78fa      	ldrb	r2, [r7, #3]
 8002f64:	0151      	lsls	r1, r2, #5
 8002f66:	693a      	ldr	r2, [r7, #16]
 8002f68:	440a      	add	r2, r1
 8002f6a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002f6e:	f043 0320 	orr.w	r3, r3, #32
 8002f72:	60d3      	str	r3, [r2, #12]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8002f74:	78fb      	ldrb	r3, [r7, #3]
 8002f76:	015a      	lsls	r2, r3, #5
 8002f78:	693b      	ldr	r3, [r7, #16]
 8002f7a:	4413      	add	r3, r2
 8002f7c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002f80:	461a      	mov	r2, r3
 8002f82:	2310      	movs	r3, #16
 8002f84:	6093      	str	r3, [r2, #8]
 8002f86:	e000      	b.n	8002f8a <HCD_HC_IN_IRQHandler+0xccc>
        return;
 8002f88:	bf00      	nop
  }
  else
  {
    /* ... */
  }
}
 8002f8a:	3718      	adds	r7, #24
 8002f8c:	46bd      	mov	sp, r7
 8002f8e:	bd80      	pop	{r7, pc}

08002f90 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8002f90:	b580      	push	{r7, lr}
 8002f92:	b086      	sub	sp, #24
 8002f94:	af00      	add	r7, sp, #0
 8002f96:	6078      	str	r0, [r7, #4]
 8002f98:	460b      	mov	r3, r1
 8002f9a:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002fa2:	697b      	ldr	r3, [r7, #20]
 8002fa4:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;
  uint32_t num_packets;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	78fa      	ldrb	r2, [r7, #3]
 8002fac:	4611      	mov	r1, r2
 8002fae:	4618      	mov	r0, r3
 8002fb0:	f002 fb75 	bl	800569e <USB_ReadChInterrupts>
 8002fb4:	4603      	mov	r3, r0
 8002fb6:	f003 0304 	and.w	r3, r3, #4
 8002fba:	2b04      	cmp	r3, #4
 8002fbc:	d11b      	bne.n	8002ff6 <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8002fbe:	78fb      	ldrb	r3, [r7, #3]
 8002fc0:	015a      	lsls	r2, r3, #5
 8002fc2:	693b      	ldr	r3, [r7, #16]
 8002fc4:	4413      	add	r3, r2
 8002fc6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002fca:	461a      	mov	r2, r3
 8002fcc:	2304      	movs	r3, #4
 8002fce:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8002fd0:	78fa      	ldrb	r2, [r7, #3]
 8002fd2:	6879      	ldr	r1, [r7, #4]
 8002fd4:	4613      	mov	r3, r2
 8002fd6:	011b      	lsls	r3, r3, #4
 8002fd8:	1a9b      	subs	r3, r3, r2
 8002fda:	009b      	lsls	r3, r3, #2
 8002fdc:	440b      	add	r3, r1
 8002fde:	334d      	adds	r3, #77	@ 0x4d
 8002fe0:	2207      	movs	r2, #7
 8002fe2:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	78fa      	ldrb	r2, [r7, #3]
 8002fea:	4611      	mov	r1, r2
 8002fec:	4618      	mov	r0, r3
 8002fee:	f003 f900 	bl	80061f2 <USB_HC_Halt>
 8002ff2:	f000 bc89 	b.w	8003908 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	78fa      	ldrb	r2, [r7, #3]
 8002ffc:	4611      	mov	r1, r2
 8002ffe:	4618      	mov	r0, r3
 8003000:	f002 fb4d 	bl	800569e <USB_ReadChInterrupts>
 8003004:	4603      	mov	r3, r0
 8003006:	f003 0320 	and.w	r3, r3, #32
 800300a:	2b20      	cmp	r3, #32
 800300c:	f040 8082 	bne.w	8003114 <HCD_HC_OUT_IRQHandler+0x184>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8003010:	78fb      	ldrb	r3, [r7, #3]
 8003012:	015a      	lsls	r2, r3, #5
 8003014:	693b      	ldr	r3, [r7, #16]
 8003016:	4413      	add	r3, r2
 8003018:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800301c:	461a      	mov	r2, r3
 800301e:	2320      	movs	r3, #32
 8003020:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ping == 1U)
 8003022:	78fa      	ldrb	r2, [r7, #3]
 8003024:	6879      	ldr	r1, [r7, #4]
 8003026:	4613      	mov	r3, r2
 8003028:	011b      	lsls	r3, r3, #4
 800302a:	1a9b      	subs	r3, r3, r2
 800302c:	009b      	lsls	r3, r3, #2
 800302e:	440b      	add	r3, r1
 8003030:	3319      	adds	r3, #25
 8003032:	781b      	ldrb	r3, [r3, #0]
 8003034:	2b01      	cmp	r3, #1
 8003036:	d124      	bne.n	8003082 <HCD_HC_OUT_IRQHandler+0xf2>
    {
      hhcd->hc[chnum].do_ping = 0U;
 8003038:	78fa      	ldrb	r2, [r7, #3]
 800303a:	6879      	ldr	r1, [r7, #4]
 800303c:	4613      	mov	r3, r2
 800303e:	011b      	lsls	r3, r3, #4
 8003040:	1a9b      	subs	r3, r3, r2
 8003042:	009b      	lsls	r3, r3, #2
 8003044:	440b      	add	r3, r1
 8003046:	3319      	adds	r3, #25
 8003048:	2200      	movs	r2, #0
 800304a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800304c:	78fa      	ldrb	r2, [r7, #3]
 800304e:	6879      	ldr	r1, [r7, #4]
 8003050:	4613      	mov	r3, r2
 8003052:	011b      	lsls	r3, r3, #4
 8003054:	1a9b      	subs	r3, r3, r2
 8003056:	009b      	lsls	r3, r3, #2
 8003058:	440b      	add	r3, r1
 800305a:	334c      	adds	r3, #76	@ 0x4c
 800305c:	2202      	movs	r2, #2
 800305e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8003060:	78fa      	ldrb	r2, [r7, #3]
 8003062:	6879      	ldr	r1, [r7, #4]
 8003064:	4613      	mov	r3, r2
 8003066:	011b      	lsls	r3, r3, #4
 8003068:	1a9b      	subs	r3, r3, r2
 800306a:	009b      	lsls	r3, r3, #2
 800306c:	440b      	add	r3, r1
 800306e:	334d      	adds	r3, #77	@ 0x4d
 8003070:	2203      	movs	r2, #3
 8003072:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	78fa      	ldrb	r2, [r7, #3]
 800307a:	4611      	mov	r1, r2
 800307c:	4618      	mov	r0, r3
 800307e:	f003 f8b8 	bl	80061f2 <USB_HC_Halt>
    }

    if ((hhcd->hc[chnum].do_ssplit == 1U) && (hhcd->hc[chnum].do_csplit == 0U))
 8003082:	78fa      	ldrb	r2, [r7, #3]
 8003084:	6879      	ldr	r1, [r7, #4]
 8003086:	4613      	mov	r3, r2
 8003088:	011b      	lsls	r3, r3, #4
 800308a:	1a9b      	subs	r3, r3, r2
 800308c:	009b      	lsls	r3, r3, #2
 800308e:	440b      	add	r3, r1
 8003090:	331a      	adds	r3, #26
 8003092:	781b      	ldrb	r3, [r3, #0]
 8003094:	2b01      	cmp	r3, #1
 8003096:	f040 8437 	bne.w	8003908 <HCD_HC_OUT_IRQHandler+0x978>
 800309a:	78fa      	ldrb	r2, [r7, #3]
 800309c:	6879      	ldr	r1, [r7, #4]
 800309e:	4613      	mov	r3, r2
 80030a0:	011b      	lsls	r3, r3, #4
 80030a2:	1a9b      	subs	r3, r3, r2
 80030a4:	009b      	lsls	r3, r3, #2
 80030a6:	440b      	add	r3, r1
 80030a8:	331b      	adds	r3, #27
 80030aa:	781b      	ldrb	r3, [r3, #0]
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	f040 842b 	bne.w	8003908 <HCD_HC_OUT_IRQHandler+0x978>
    {
      if (hhcd->hc[chnum].ep_type != EP_TYPE_ISOC)
 80030b2:	78fa      	ldrb	r2, [r7, #3]
 80030b4:	6879      	ldr	r1, [r7, #4]
 80030b6:	4613      	mov	r3, r2
 80030b8:	011b      	lsls	r3, r3, #4
 80030ba:	1a9b      	subs	r3, r3, r2
 80030bc:	009b      	lsls	r3, r3, #2
 80030be:	440b      	add	r3, r1
 80030c0:	3326      	adds	r3, #38	@ 0x26
 80030c2:	781b      	ldrb	r3, [r3, #0]
 80030c4:	2b01      	cmp	r3, #1
 80030c6:	d009      	beq.n	80030dc <HCD_HC_OUT_IRQHandler+0x14c>
      {
        hhcd->hc[chnum].do_csplit = 1U;
 80030c8:	78fa      	ldrb	r2, [r7, #3]
 80030ca:	6879      	ldr	r1, [r7, #4]
 80030cc:	4613      	mov	r3, r2
 80030ce:	011b      	lsls	r3, r3, #4
 80030d0:	1a9b      	subs	r3, r3, r2
 80030d2:	009b      	lsls	r3, r3, #2
 80030d4:	440b      	add	r3, r1
 80030d6:	331b      	adds	r3, #27
 80030d8:	2201      	movs	r2, #1
 80030da:	701a      	strb	r2, [r3, #0]
      }

      hhcd->hc[chnum].state = HC_ACK;
 80030dc:	78fa      	ldrb	r2, [r7, #3]
 80030de:	6879      	ldr	r1, [r7, #4]
 80030e0:	4613      	mov	r3, r2
 80030e2:	011b      	lsls	r3, r3, #4
 80030e4:	1a9b      	subs	r3, r3, r2
 80030e6:	009b      	lsls	r3, r3, #2
 80030e8:	440b      	add	r3, r1
 80030ea:	334d      	adds	r3, #77	@ 0x4d
 80030ec:	2203      	movs	r2, #3
 80030ee:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	78fa      	ldrb	r2, [r7, #3]
 80030f6:	4611      	mov	r1, r2
 80030f8:	4618      	mov	r0, r3
 80030fa:	f003 f87a 	bl	80061f2 <USB_HC_Halt>

      /* reset error_count */
      hhcd->hc[chnum].ErrCnt = 0U;
 80030fe:	78fa      	ldrb	r2, [r7, #3]
 8003100:	6879      	ldr	r1, [r7, #4]
 8003102:	4613      	mov	r3, r2
 8003104:	011b      	lsls	r3, r3, #4
 8003106:	1a9b      	subs	r3, r3, r2
 8003108:	009b      	lsls	r3, r3, #2
 800310a:	440b      	add	r3, r1
 800310c:	3344      	adds	r3, #68	@ 0x44
 800310e:	2200      	movs	r2, #0
 8003110:	601a      	str	r2, [r3, #0]
 8003112:	e3f9      	b.n	8003908 <HCD_HC_OUT_IRQHandler+0x978>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	78fa      	ldrb	r2, [r7, #3]
 800311a:	4611      	mov	r1, r2
 800311c:	4618      	mov	r0, r3
 800311e:	f002 fabe 	bl	800569e <USB_ReadChInterrupts>
 8003122:	4603      	mov	r3, r0
 8003124:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003128:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800312c:	d111      	bne.n	8003152 <HCD_HC_OUT_IRQHandler+0x1c2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 800312e:	78fb      	ldrb	r3, [r7, #3]
 8003130:	015a      	lsls	r2, r3, #5
 8003132:	693b      	ldr	r3, [r7, #16]
 8003134:	4413      	add	r3, r2
 8003136:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800313a:	461a      	mov	r2, r3
 800313c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003140:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	78fa      	ldrb	r2, [r7, #3]
 8003148:	4611      	mov	r1, r2
 800314a:	4618      	mov	r0, r3
 800314c:	f003 f851 	bl	80061f2 <USB_HC_Halt>
 8003150:	e3da      	b.n	8003908 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	78fa      	ldrb	r2, [r7, #3]
 8003158:	4611      	mov	r1, r2
 800315a:	4618      	mov	r0, r3
 800315c:	f002 fa9f 	bl	800569e <USB_ReadChInterrupts>
 8003160:	4603      	mov	r3, r0
 8003162:	f003 0301 	and.w	r3, r3, #1
 8003166:	2b01      	cmp	r3, #1
 8003168:	d168      	bne.n	800323c <HCD_HC_OUT_IRQHandler+0x2ac>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 800316a:	78fa      	ldrb	r2, [r7, #3]
 800316c:	6879      	ldr	r1, [r7, #4]
 800316e:	4613      	mov	r3, r2
 8003170:	011b      	lsls	r3, r3, #4
 8003172:	1a9b      	subs	r3, r3, r2
 8003174:	009b      	lsls	r3, r3, #2
 8003176:	440b      	add	r3, r1
 8003178:	3344      	adds	r3, #68	@ 0x44
 800317a:	2200      	movs	r2, #0
 800317c:	601a      	str	r2, [r3, #0]

    /* transaction completed with NYET state, update do ping state */
    if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	78fa      	ldrb	r2, [r7, #3]
 8003184:	4611      	mov	r1, r2
 8003186:	4618      	mov	r0, r3
 8003188:	f002 fa89 	bl	800569e <USB_ReadChInterrupts>
 800318c:	4603      	mov	r3, r0
 800318e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003192:	2b40      	cmp	r3, #64	@ 0x40
 8003194:	d112      	bne.n	80031bc <HCD_HC_OUT_IRQHandler+0x22c>
    {
      hhcd->hc[chnum].do_ping = 1U;
 8003196:	78fa      	ldrb	r2, [r7, #3]
 8003198:	6879      	ldr	r1, [r7, #4]
 800319a:	4613      	mov	r3, r2
 800319c:	011b      	lsls	r3, r3, #4
 800319e:	1a9b      	subs	r3, r3, r2
 80031a0:	009b      	lsls	r3, r3, #2
 80031a2:	440b      	add	r3, r1
 80031a4:	3319      	adds	r3, #25
 80031a6:	2201      	movs	r2, #1
 80031a8:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 80031aa:	78fb      	ldrb	r3, [r7, #3]
 80031ac:	015a      	lsls	r2, r3, #5
 80031ae:	693b      	ldr	r3, [r7, #16]
 80031b0:	4413      	add	r3, r2
 80031b2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80031b6:	461a      	mov	r2, r3
 80031b8:	2340      	movs	r3, #64	@ 0x40
 80031ba:	6093      	str	r3, [r2, #8]
    }

    if (hhcd->hc[chnum].do_csplit != 0U)
 80031bc:	78fa      	ldrb	r2, [r7, #3]
 80031be:	6879      	ldr	r1, [r7, #4]
 80031c0:	4613      	mov	r3, r2
 80031c2:	011b      	lsls	r3, r3, #4
 80031c4:	1a9b      	subs	r3, r3, r2
 80031c6:	009b      	lsls	r3, r3, #2
 80031c8:	440b      	add	r3, r1
 80031ca:	331b      	adds	r3, #27
 80031cc:	781b      	ldrb	r3, [r3, #0]
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d019      	beq.n	8003206 <HCD_HC_OUT_IRQHandler+0x276>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 80031d2:	78fa      	ldrb	r2, [r7, #3]
 80031d4:	6879      	ldr	r1, [r7, #4]
 80031d6:	4613      	mov	r3, r2
 80031d8:	011b      	lsls	r3, r3, #4
 80031da:	1a9b      	subs	r3, r3, r2
 80031dc:	009b      	lsls	r3, r3, #2
 80031de:	440b      	add	r3, r1
 80031e0:	331b      	adds	r3, #27
 80031e2:	2200      	movs	r2, #0
 80031e4:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80031e6:	78fb      	ldrb	r3, [r7, #3]
 80031e8:	015a      	lsls	r2, r3, #5
 80031ea:	693b      	ldr	r3, [r7, #16]
 80031ec:	4413      	add	r3, r2
 80031ee:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80031f2:	685b      	ldr	r3, [r3, #4]
 80031f4:	78fa      	ldrb	r2, [r7, #3]
 80031f6:	0151      	lsls	r1, r2, #5
 80031f8:	693a      	ldr	r2, [r7, #16]
 80031fa:	440a      	add	r2, r1
 80031fc:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003200:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003204:	6053      	str	r3, [r2, #4]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8003206:	78fb      	ldrb	r3, [r7, #3]
 8003208:	015a      	lsls	r2, r3, #5
 800320a:	693b      	ldr	r3, [r7, #16]
 800320c:	4413      	add	r3, r2
 800320e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003212:	461a      	mov	r2, r3
 8003214:	2301      	movs	r3, #1
 8003216:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XFRC;
 8003218:	78fa      	ldrb	r2, [r7, #3]
 800321a:	6879      	ldr	r1, [r7, #4]
 800321c:	4613      	mov	r3, r2
 800321e:	011b      	lsls	r3, r3, #4
 8003220:	1a9b      	subs	r3, r3, r2
 8003222:	009b      	lsls	r3, r3, #2
 8003224:	440b      	add	r3, r1
 8003226:	334d      	adds	r3, #77	@ 0x4d
 8003228:	2201      	movs	r2, #1
 800322a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	78fa      	ldrb	r2, [r7, #3]
 8003232:	4611      	mov	r1, r2
 8003234:	4618      	mov	r0, r3
 8003236:	f002 ffdc 	bl	80061f2 <USB_HC_Halt>
 800323a:	e365      	b.n	8003908 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	78fa      	ldrb	r2, [r7, #3]
 8003242:	4611      	mov	r1, r2
 8003244:	4618      	mov	r0, r3
 8003246:	f002 fa2a 	bl	800569e <USB_ReadChInterrupts>
 800324a:	4603      	mov	r3, r0
 800324c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003250:	2b40      	cmp	r3, #64	@ 0x40
 8003252:	d139      	bne.n	80032c8 <HCD_HC_OUT_IRQHandler+0x338>
  {
    hhcd->hc[chnum].state = HC_NYET;
 8003254:	78fa      	ldrb	r2, [r7, #3]
 8003256:	6879      	ldr	r1, [r7, #4]
 8003258:	4613      	mov	r3, r2
 800325a:	011b      	lsls	r3, r3, #4
 800325c:	1a9b      	subs	r3, r3, r2
 800325e:	009b      	lsls	r3, r3, #2
 8003260:	440b      	add	r3, r1
 8003262:	334d      	adds	r3, #77	@ 0x4d
 8003264:	2205      	movs	r2, #5
 8003266:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8003268:	78fa      	ldrb	r2, [r7, #3]
 800326a:	6879      	ldr	r1, [r7, #4]
 800326c:	4613      	mov	r3, r2
 800326e:	011b      	lsls	r3, r3, #4
 8003270:	1a9b      	subs	r3, r3, r2
 8003272:	009b      	lsls	r3, r3, #2
 8003274:	440b      	add	r3, r1
 8003276:	331a      	adds	r3, #26
 8003278:	781b      	ldrb	r3, [r3, #0]
 800327a:	2b00      	cmp	r3, #0
 800327c:	d109      	bne.n	8003292 <HCD_HC_OUT_IRQHandler+0x302>
    {
      hhcd->hc[chnum].do_ping = 1U;
 800327e:	78fa      	ldrb	r2, [r7, #3]
 8003280:	6879      	ldr	r1, [r7, #4]
 8003282:	4613      	mov	r3, r2
 8003284:	011b      	lsls	r3, r3, #4
 8003286:	1a9b      	subs	r3, r3, r2
 8003288:	009b      	lsls	r3, r3, #2
 800328a:	440b      	add	r3, r1
 800328c:	3319      	adds	r3, #25
 800328e:	2201      	movs	r2, #1
 8003290:	701a      	strb	r2, [r3, #0]
    }

    hhcd->hc[chnum].ErrCnt = 0U;
 8003292:	78fa      	ldrb	r2, [r7, #3]
 8003294:	6879      	ldr	r1, [r7, #4]
 8003296:	4613      	mov	r3, r2
 8003298:	011b      	lsls	r3, r3, #4
 800329a:	1a9b      	subs	r3, r3, r2
 800329c:	009b      	lsls	r3, r3, #2
 800329e:	440b      	add	r3, r1
 80032a0:	3344      	adds	r3, #68	@ 0x44
 80032a2:	2200      	movs	r2, #0
 80032a4:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	78fa      	ldrb	r2, [r7, #3]
 80032ac:	4611      	mov	r1, r2
 80032ae:	4618      	mov	r0, r3
 80032b0:	f002 ff9f 	bl	80061f2 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 80032b4:	78fb      	ldrb	r3, [r7, #3]
 80032b6:	015a      	lsls	r2, r3, #5
 80032b8:	693b      	ldr	r3, [r7, #16]
 80032ba:	4413      	add	r3, r2
 80032bc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80032c0:	461a      	mov	r2, r3
 80032c2:	2340      	movs	r3, #64	@ 0x40
 80032c4:	6093      	str	r3, [r2, #8]
 80032c6:	e31f      	b.n	8003908 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	78fa      	ldrb	r2, [r7, #3]
 80032ce:	4611      	mov	r1, r2
 80032d0:	4618      	mov	r0, r3
 80032d2:	f002 f9e4 	bl	800569e <USB_ReadChInterrupts>
 80032d6:	4603      	mov	r3, r0
 80032d8:	f003 0308 	and.w	r3, r3, #8
 80032dc:	2b08      	cmp	r3, #8
 80032de:	d11a      	bne.n	8003316 <HCD_HC_OUT_IRQHandler+0x386>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 80032e0:	78fb      	ldrb	r3, [r7, #3]
 80032e2:	015a      	lsls	r2, r3, #5
 80032e4:	693b      	ldr	r3, [r7, #16]
 80032e6:	4413      	add	r3, r2
 80032e8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80032ec:	461a      	mov	r2, r3
 80032ee:	2308      	movs	r3, #8
 80032f0:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 80032f2:	78fa      	ldrb	r2, [r7, #3]
 80032f4:	6879      	ldr	r1, [r7, #4]
 80032f6:	4613      	mov	r3, r2
 80032f8:	011b      	lsls	r3, r3, #4
 80032fa:	1a9b      	subs	r3, r3, r2
 80032fc:	009b      	lsls	r3, r3, #2
 80032fe:	440b      	add	r3, r1
 8003300:	334d      	adds	r3, #77	@ 0x4d
 8003302:	2206      	movs	r2, #6
 8003304:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	78fa      	ldrb	r2, [r7, #3]
 800330c:	4611      	mov	r1, r2
 800330e:	4618      	mov	r0, r3
 8003310:	f002 ff6f 	bl	80061f2 <USB_HC_Halt>
 8003314:	e2f8      	b.n	8003908 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	78fa      	ldrb	r2, [r7, #3]
 800331c:	4611      	mov	r1, r2
 800331e:	4618      	mov	r0, r3
 8003320:	f002 f9bd 	bl	800569e <USB_ReadChInterrupts>
 8003324:	4603      	mov	r3, r0
 8003326:	f003 0310 	and.w	r3, r3, #16
 800332a:	2b10      	cmp	r3, #16
 800332c:	d144      	bne.n	80033b8 <HCD_HC_OUT_IRQHandler+0x428>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 800332e:	78fa      	ldrb	r2, [r7, #3]
 8003330:	6879      	ldr	r1, [r7, #4]
 8003332:	4613      	mov	r3, r2
 8003334:	011b      	lsls	r3, r3, #4
 8003336:	1a9b      	subs	r3, r3, r2
 8003338:	009b      	lsls	r3, r3, #2
 800333a:	440b      	add	r3, r1
 800333c:	3344      	adds	r3, #68	@ 0x44
 800333e:	2200      	movs	r2, #0
 8003340:	601a      	str	r2, [r3, #0]
    hhcd->hc[chnum].state = HC_NAK;
 8003342:	78fa      	ldrb	r2, [r7, #3]
 8003344:	6879      	ldr	r1, [r7, #4]
 8003346:	4613      	mov	r3, r2
 8003348:	011b      	lsls	r3, r3, #4
 800334a:	1a9b      	subs	r3, r3, r2
 800334c:	009b      	lsls	r3, r3, #2
 800334e:	440b      	add	r3, r1
 8003350:	334d      	adds	r3, #77	@ 0x4d
 8003352:	2204      	movs	r2, #4
 8003354:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ping == 0U)
 8003356:	78fa      	ldrb	r2, [r7, #3]
 8003358:	6879      	ldr	r1, [r7, #4]
 800335a:	4613      	mov	r3, r2
 800335c:	011b      	lsls	r3, r3, #4
 800335e:	1a9b      	subs	r3, r3, r2
 8003360:	009b      	lsls	r3, r3, #2
 8003362:	440b      	add	r3, r1
 8003364:	3319      	adds	r3, #25
 8003366:	781b      	ldrb	r3, [r3, #0]
 8003368:	2b00      	cmp	r3, #0
 800336a:	d114      	bne.n	8003396 <HCD_HC_OUT_IRQHandler+0x406>
    {
      if (hhcd->hc[chnum].speed == HCD_DEVICE_SPEED_HIGH)
 800336c:	78fa      	ldrb	r2, [r7, #3]
 800336e:	6879      	ldr	r1, [r7, #4]
 8003370:	4613      	mov	r3, r2
 8003372:	011b      	lsls	r3, r3, #4
 8003374:	1a9b      	subs	r3, r3, r2
 8003376:	009b      	lsls	r3, r3, #2
 8003378:	440b      	add	r3, r1
 800337a:	3318      	adds	r3, #24
 800337c:	781b      	ldrb	r3, [r3, #0]
 800337e:	2b00      	cmp	r3, #0
 8003380:	d109      	bne.n	8003396 <HCD_HC_OUT_IRQHandler+0x406>
      {
        hhcd->hc[chnum].do_ping = 1U;
 8003382:	78fa      	ldrb	r2, [r7, #3]
 8003384:	6879      	ldr	r1, [r7, #4]
 8003386:	4613      	mov	r3, r2
 8003388:	011b      	lsls	r3, r3, #4
 800338a:	1a9b      	subs	r3, r3, r2
 800338c:	009b      	lsls	r3, r3, #2
 800338e:	440b      	add	r3, r1
 8003390:	3319      	adds	r3, #25
 8003392:	2201      	movs	r2, #1
 8003394:	701a      	strb	r2, [r3, #0]
      }
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	78fa      	ldrb	r2, [r7, #3]
 800339c:	4611      	mov	r1, r2
 800339e:	4618      	mov	r0, r3
 80033a0:	f002 ff27 	bl	80061f2 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 80033a4:	78fb      	ldrb	r3, [r7, #3]
 80033a6:	015a      	lsls	r2, r3, #5
 80033a8:	693b      	ldr	r3, [r7, #16]
 80033aa:	4413      	add	r3, r2
 80033ac:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80033b0:	461a      	mov	r2, r3
 80033b2:	2310      	movs	r3, #16
 80033b4:	6093      	str	r3, [r2, #8]
 80033b6:	e2a7      	b.n	8003908 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	78fa      	ldrb	r2, [r7, #3]
 80033be:	4611      	mov	r1, r2
 80033c0:	4618      	mov	r0, r3
 80033c2:	f002 f96c 	bl	800569e <USB_ReadChInterrupts>
 80033c6:	4603      	mov	r3, r0
 80033c8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80033cc:	2b80      	cmp	r3, #128	@ 0x80
 80033ce:	f040 8083 	bne.w	80034d8 <HCD_HC_OUT_IRQHandler+0x548>
  {
    if (hhcd->Init.dma_enable == 0U)
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	799b      	ldrb	r3, [r3, #6]
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d111      	bne.n	80033fe <HCD_HC_OUT_IRQHandler+0x46e>
    {
      hhcd->hc[chnum].state = HC_XACTERR;
 80033da:	78fa      	ldrb	r2, [r7, #3]
 80033dc:	6879      	ldr	r1, [r7, #4]
 80033de:	4613      	mov	r3, r2
 80033e0:	011b      	lsls	r3, r3, #4
 80033e2:	1a9b      	subs	r3, r3, r2
 80033e4:	009b      	lsls	r3, r3, #2
 80033e6:	440b      	add	r3, r1
 80033e8:	334d      	adds	r3, #77	@ 0x4d
 80033ea:	2207      	movs	r2, #7
 80033ec:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	78fa      	ldrb	r2, [r7, #3]
 80033f4:	4611      	mov	r1, r2
 80033f6:	4618      	mov	r0, r3
 80033f8:	f002 fefb 	bl	80061f2 <USB_HC_Halt>
 80033fc:	e062      	b.n	80034c4 <HCD_HC_OUT_IRQHandler+0x534>
    }
    else
    {
      hhcd->hc[chnum].ErrCnt++;
 80033fe:	78fa      	ldrb	r2, [r7, #3]
 8003400:	6879      	ldr	r1, [r7, #4]
 8003402:	4613      	mov	r3, r2
 8003404:	011b      	lsls	r3, r3, #4
 8003406:	1a9b      	subs	r3, r3, r2
 8003408:	009b      	lsls	r3, r3, #2
 800340a:	440b      	add	r3, r1
 800340c:	3344      	adds	r3, #68	@ 0x44
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	1c59      	adds	r1, r3, #1
 8003412:	6878      	ldr	r0, [r7, #4]
 8003414:	4613      	mov	r3, r2
 8003416:	011b      	lsls	r3, r3, #4
 8003418:	1a9b      	subs	r3, r3, r2
 800341a:	009b      	lsls	r3, r3, #2
 800341c:	4403      	add	r3, r0
 800341e:	3344      	adds	r3, #68	@ 0x44
 8003420:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003422:	78fa      	ldrb	r2, [r7, #3]
 8003424:	6879      	ldr	r1, [r7, #4]
 8003426:	4613      	mov	r3, r2
 8003428:	011b      	lsls	r3, r3, #4
 800342a:	1a9b      	subs	r3, r3, r2
 800342c:	009b      	lsls	r3, r3, #2
 800342e:	440b      	add	r3, r1
 8003430:	3344      	adds	r3, #68	@ 0x44
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	2b02      	cmp	r3, #2
 8003436:	d922      	bls.n	800347e <HCD_HC_OUT_IRQHandler+0x4ee>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8003438:	78fa      	ldrb	r2, [r7, #3]
 800343a:	6879      	ldr	r1, [r7, #4]
 800343c:	4613      	mov	r3, r2
 800343e:	011b      	lsls	r3, r3, #4
 8003440:	1a9b      	subs	r3, r3, r2
 8003442:	009b      	lsls	r3, r3, #2
 8003444:	440b      	add	r3, r1
 8003446:	3344      	adds	r3, #68	@ 0x44
 8003448:	2200      	movs	r2, #0
 800344a:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 800344c:	78fa      	ldrb	r2, [r7, #3]
 800344e:	6879      	ldr	r1, [r7, #4]
 8003450:	4613      	mov	r3, r2
 8003452:	011b      	lsls	r3, r3, #4
 8003454:	1a9b      	subs	r3, r3, r2
 8003456:	009b      	lsls	r3, r3, #2
 8003458:	440b      	add	r3, r1
 800345a:	334c      	adds	r3, #76	@ 0x4c
 800345c:	2204      	movs	r2, #4
 800345e:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8003460:	78fa      	ldrb	r2, [r7, #3]
 8003462:	6879      	ldr	r1, [r7, #4]
 8003464:	4613      	mov	r3, r2
 8003466:	011b      	lsls	r3, r3, #4
 8003468:	1a9b      	subs	r3, r3, r2
 800346a:	009b      	lsls	r3, r3, #2
 800346c:	440b      	add	r3, r1
 800346e:	334c      	adds	r3, #76	@ 0x4c
 8003470:	781a      	ldrb	r2, [r3, #0]
 8003472:	78fb      	ldrb	r3, [r7, #3]
 8003474:	4619      	mov	r1, r3
 8003476:	6878      	ldr	r0, [r7, #4]
 8003478:	f005 fa1a 	bl	80088b0 <HAL_HCD_HC_NotifyURBChange_Callback>
 800347c:	e022      	b.n	80034c4 <HCD_HC_OUT_IRQHandler+0x534>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800347e:	78fa      	ldrb	r2, [r7, #3]
 8003480:	6879      	ldr	r1, [r7, #4]
 8003482:	4613      	mov	r3, r2
 8003484:	011b      	lsls	r3, r3, #4
 8003486:	1a9b      	subs	r3, r3, r2
 8003488:	009b      	lsls	r3, r3, #2
 800348a:	440b      	add	r3, r1
 800348c:	334c      	adds	r3, #76	@ 0x4c
 800348e:	2202      	movs	r2, #2
 8003490:	701a      	strb	r2, [r3, #0]

        /* Re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8003492:	78fb      	ldrb	r3, [r7, #3]
 8003494:	015a      	lsls	r2, r3, #5
 8003496:	693b      	ldr	r3, [r7, #16]
 8003498:	4413      	add	r3, r2
 800349a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80034a8:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80034b0:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 80034b2:	78fb      	ldrb	r3, [r7, #3]
 80034b4:	015a      	lsls	r2, r3, #5
 80034b6:	693b      	ldr	r3, [r7, #16]
 80034b8:	4413      	add	r3, r2
 80034ba:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80034be:	461a      	mov	r2, r3
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	6013      	str	r3, [r2, #0]
      }
    }
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 80034c4:	78fb      	ldrb	r3, [r7, #3]
 80034c6:	015a      	lsls	r2, r3, #5
 80034c8:	693b      	ldr	r3, [r7, #16]
 80034ca:	4413      	add	r3, r2
 80034cc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80034d0:	461a      	mov	r2, r3
 80034d2:	2380      	movs	r3, #128	@ 0x80
 80034d4:	6093      	str	r3, [r2, #8]
 80034d6:	e217      	b.n	8003908 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	78fa      	ldrb	r2, [r7, #3]
 80034de:	4611      	mov	r1, r2
 80034e0:	4618      	mov	r0, r3
 80034e2:	f002 f8dc 	bl	800569e <USB_ReadChInterrupts>
 80034e6:	4603      	mov	r3, r0
 80034e8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80034ec:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80034f0:	d11b      	bne.n	800352a <HCD_HC_OUT_IRQHandler+0x59a>
  {
    hhcd->hc[chnum].state = HC_DATATGLERR;
 80034f2:	78fa      	ldrb	r2, [r7, #3]
 80034f4:	6879      	ldr	r1, [r7, #4]
 80034f6:	4613      	mov	r3, r2
 80034f8:	011b      	lsls	r3, r3, #4
 80034fa:	1a9b      	subs	r3, r3, r2
 80034fc:	009b      	lsls	r3, r3, #2
 80034fe:	440b      	add	r3, r1
 8003500:	334d      	adds	r3, #77	@ 0x4d
 8003502:	2209      	movs	r2, #9
 8003504:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	78fa      	ldrb	r2, [r7, #3]
 800350c:	4611      	mov	r1, r2
 800350e:	4618      	mov	r0, r3
 8003510:	f002 fe6f 	bl	80061f2 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8003514:	78fb      	ldrb	r3, [r7, #3]
 8003516:	015a      	lsls	r2, r3, #5
 8003518:	693b      	ldr	r3, [r7, #16]
 800351a:	4413      	add	r3, r2
 800351c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003520:	461a      	mov	r2, r3
 8003522:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003526:	6093      	str	r3, [r2, #8]
 8003528:	e1ee      	b.n	8003908 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	78fa      	ldrb	r2, [r7, #3]
 8003530:	4611      	mov	r1, r2
 8003532:	4618      	mov	r0, r3
 8003534:	f002 f8b3 	bl	800569e <USB_ReadChInterrupts>
 8003538:	4603      	mov	r3, r0
 800353a:	f003 0302 	and.w	r3, r3, #2
 800353e:	2b02      	cmp	r3, #2
 8003540:	f040 81df 	bne.w	8003902 <HCD_HC_OUT_IRQHandler+0x972>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8003544:	78fb      	ldrb	r3, [r7, #3]
 8003546:	015a      	lsls	r2, r3, #5
 8003548:	693b      	ldr	r3, [r7, #16]
 800354a:	4413      	add	r3, r2
 800354c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003550:	461a      	mov	r2, r3
 8003552:	2302      	movs	r3, #2
 8003554:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 8003556:	78fa      	ldrb	r2, [r7, #3]
 8003558:	6879      	ldr	r1, [r7, #4]
 800355a:	4613      	mov	r3, r2
 800355c:	011b      	lsls	r3, r3, #4
 800355e:	1a9b      	subs	r3, r3, r2
 8003560:	009b      	lsls	r3, r3, #2
 8003562:	440b      	add	r3, r1
 8003564:	334d      	adds	r3, #77	@ 0x4d
 8003566:	781b      	ldrb	r3, [r3, #0]
 8003568:	2b01      	cmp	r3, #1
 800356a:	f040 8093 	bne.w	8003694 <HCD_HC_OUT_IRQHandler+0x704>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800356e:	78fa      	ldrb	r2, [r7, #3]
 8003570:	6879      	ldr	r1, [r7, #4]
 8003572:	4613      	mov	r3, r2
 8003574:	011b      	lsls	r3, r3, #4
 8003576:	1a9b      	subs	r3, r3, r2
 8003578:	009b      	lsls	r3, r3, #2
 800357a:	440b      	add	r3, r1
 800357c:	334d      	adds	r3, #77	@ 0x4d
 800357e:	2202      	movs	r2, #2
 8003580:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8003582:	78fa      	ldrb	r2, [r7, #3]
 8003584:	6879      	ldr	r1, [r7, #4]
 8003586:	4613      	mov	r3, r2
 8003588:	011b      	lsls	r3, r3, #4
 800358a:	1a9b      	subs	r3, r3, r2
 800358c:	009b      	lsls	r3, r3, #2
 800358e:	440b      	add	r3, r1
 8003590:	334c      	adds	r3, #76	@ 0x4c
 8003592:	2201      	movs	r2, #1
 8003594:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8003596:	78fa      	ldrb	r2, [r7, #3]
 8003598:	6879      	ldr	r1, [r7, #4]
 800359a:	4613      	mov	r3, r2
 800359c:	011b      	lsls	r3, r3, #4
 800359e:	1a9b      	subs	r3, r3, r2
 80035a0:	009b      	lsls	r3, r3, #2
 80035a2:	440b      	add	r3, r1
 80035a4:	3326      	adds	r3, #38	@ 0x26
 80035a6:	781b      	ldrb	r3, [r3, #0]
 80035a8:	2b02      	cmp	r3, #2
 80035aa:	d00b      	beq.n	80035c4 <HCD_HC_OUT_IRQHandler+0x634>
          (hhcd->hc[chnum].ep_type == EP_TYPE_INTR))
 80035ac:	78fa      	ldrb	r2, [r7, #3]
 80035ae:	6879      	ldr	r1, [r7, #4]
 80035b0:	4613      	mov	r3, r2
 80035b2:	011b      	lsls	r3, r3, #4
 80035b4:	1a9b      	subs	r3, r3, r2
 80035b6:	009b      	lsls	r3, r3, #2
 80035b8:	440b      	add	r3, r1
 80035ba:	3326      	adds	r3, #38	@ 0x26
 80035bc:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 80035be:	2b03      	cmp	r3, #3
 80035c0:	f040 8190 	bne.w	80038e4 <HCD_HC_OUT_IRQHandler+0x954>
      {
        if (hhcd->Init.dma_enable == 0U)
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	799b      	ldrb	r3, [r3, #6]
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d115      	bne.n	80035f8 <HCD_HC_OUT_IRQHandler+0x668>
        {
          hhcd->hc[chnum].toggle_out ^= 1U;
 80035cc:	78fa      	ldrb	r2, [r7, #3]
 80035ce:	6879      	ldr	r1, [r7, #4]
 80035d0:	4613      	mov	r3, r2
 80035d2:	011b      	lsls	r3, r3, #4
 80035d4:	1a9b      	subs	r3, r3, r2
 80035d6:	009b      	lsls	r3, r3, #2
 80035d8:	440b      	add	r3, r1
 80035da:	333d      	adds	r3, #61	@ 0x3d
 80035dc:	781b      	ldrb	r3, [r3, #0]
 80035de:	78fa      	ldrb	r2, [r7, #3]
 80035e0:	f083 0301 	eor.w	r3, r3, #1
 80035e4:	b2d8      	uxtb	r0, r3
 80035e6:	6879      	ldr	r1, [r7, #4]
 80035e8:	4613      	mov	r3, r2
 80035ea:	011b      	lsls	r3, r3, #4
 80035ec:	1a9b      	subs	r3, r3, r2
 80035ee:	009b      	lsls	r3, r3, #2
 80035f0:	440b      	add	r3, r1
 80035f2:	333d      	adds	r3, #61	@ 0x3d
 80035f4:	4602      	mov	r2, r0
 80035f6:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[chnum].xfer_len > 0U))
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	799b      	ldrb	r3, [r3, #6]
 80035fc:	2b01      	cmp	r3, #1
 80035fe:	f040 8171 	bne.w	80038e4 <HCD_HC_OUT_IRQHandler+0x954>
 8003602:	78fa      	ldrb	r2, [r7, #3]
 8003604:	6879      	ldr	r1, [r7, #4]
 8003606:	4613      	mov	r3, r2
 8003608:	011b      	lsls	r3, r3, #4
 800360a:	1a9b      	subs	r3, r3, r2
 800360c:	009b      	lsls	r3, r3, #2
 800360e:	440b      	add	r3, r1
 8003610:	3334      	adds	r3, #52	@ 0x34
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	2b00      	cmp	r3, #0
 8003616:	f000 8165 	beq.w	80038e4 <HCD_HC_OUT_IRQHandler+0x954>
        {
          num_packets = (hhcd->hc[chnum].xfer_len + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet;
 800361a:	78fa      	ldrb	r2, [r7, #3]
 800361c:	6879      	ldr	r1, [r7, #4]
 800361e:	4613      	mov	r3, r2
 8003620:	011b      	lsls	r3, r3, #4
 8003622:	1a9b      	subs	r3, r3, r2
 8003624:	009b      	lsls	r3, r3, #2
 8003626:	440b      	add	r3, r1
 8003628:	3334      	adds	r3, #52	@ 0x34
 800362a:	6819      	ldr	r1, [r3, #0]
 800362c:	78fa      	ldrb	r2, [r7, #3]
 800362e:	6878      	ldr	r0, [r7, #4]
 8003630:	4613      	mov	r3, r2
 8003632:	011b      	lsls	r3, r3, #4
 8003634:	1a9b      	subs	r3, r3, r2
 8003636:	009b      	lsls	r3, r3, #2
 8003638:	4403      	add	r3, r0
 800363a:	3328      	adds	r3, #40	@ 0x28
 800363c:	881b      	ldrh	r3, [r3, #0]
 800363e:	440b      	add	r3, r1
 8003640:	1e59      	subs	r1, r3, #1
 8003642:	78fa      	ldrb	r2, [r7, #3]
 8003644:	6878      	ldr	r0, [r7, #4]
 8003646:	4613      	mov	r3, r2
 8003648:	011b      	lsls	r3, r3, #4
 800364a:	1a9b      	subs	r3, r3, r2
 800364c:	009b      	lsls	r3, r3, #2
 800364e:	4403      	add	r3, r0
 8003650:	3328      	adds	r3, #40	@ 0x28
 8003652:	881b      	ldrh	r3, [r3, #0]
 8003654:	fbb1 f3f3 	udiv	r3, r1, r3
 8003658:	60bb      	str	r3, [r7, #8]

          if ((num_packets & 1U) != 0U)
 800365a:	68bb      	ldr	r3, [r7, #8]
 800365c:	f003 0301 	and.w	r3, r3, #1
 8003660:	2b00      	cmp	r3, #0
 8003662:	f000 813f 	beq.w	80038e4 <HCD_HC_OUT_IRQHandler+0x954>
          {
            hhcd->hc[chnum].toggle_out ^= 1U;
 8003666:	78fa      	ldrb	r2, [r7, #3]
 8003668:	6879      	ldr	r1, [r7, #4]
 800366a:	4613      	mov	r3, r2
 800366c:	011b      	lsls	r3, r3, #4
 800366e:	1a9b      	subs	r3, r3, r2
 8003670:	009b      	lsls	r3, r3, #2
 8003672:	440b      	add	r3, r1
 8003674:	333d      	adds	r3, #61	@ 0x3d
 8003676:	781b      	ldrb	r3, [r3, #0]
 8003678:	78fa      	ldrb	r2, [r7, #3]
 800367a:	f083 0301 	eor.w	r3, r3, #1
 800367e:	b2d8      	uxtb	r0, r3
 8003680:	6879      	ldr	r1, [r7, #4]
 8003682:	4613      	mov	r3, r2
 8003684:	011b      	lsls	r3, r3, #4
 8003686:	1a9b      	subs	r3, r3, r2
 8003688:	009b      	lsls	r3, r3, #2
 800368a:	440b      	add	r3, r1
 800368c:	333d      	adds	r3, #61	@ 0x3d
 800368e:	4602      	mov	r2, r0
 8003690:	701a      	strb	r2, [r3, #0]
 8003692:	e127      	b.n	80038e4 <HCD_HC_OUT_IRQHandler+0x954>
          }
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8003694:	78fa      	ldrb	r2, [r7, #3]
 8003696:	6879      	ldr	r1, [r7, #4]
 8003698:	4613      	mov	r3, r2
 800369a:	011b      	lsls	r3, r3, #4
 800369c:	1a9b      	subs	r3, r3, r2
 800369e:	009b      	lsls	r3, r3, #2
 80036a0:	440b      	add	r3, r1
 80036a2:	334d      	adds	r3, #77	@ 0x4d
 80036a4:	781b      	ldrb	r3, [r3, #0]
 80036a6:	2b03      	cmp	r3, #3
 80036a8:	d120      	bne.n	80036ec <HCD_HC_OUT_IRQHandler+0x75c>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80036aa:	78fa      	ldrb	r2, [r7, #3]
 80036ac:	6879      	ldr	r1, [r7, #4]
 80036ae:	4613      	mov	r3, r2
 80036b0:	011b      	lsls	r3, r3, #4
 80036b2:	1a9b      	subs	r3, r3, r2
 80036b4:	009b      	lsls	r3, r3, #2
 80036b6:	440b      	add	r3, r1
 80036b8:	334d      	adds	r3, #77	@ 0x4d
 80036ba:	2202      	movs	r2, #2
 80036bc:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 80036be:	78fa      	ldrb	r2, [r7, #3]
 80036c0:	6879      	ldr	r1, [r7, #4]
 80036c2:	4613      	mov	r3, r2
 80036c4:	011b      	lsls	r3, r3, #4
 80036c6:	1a9b      	subs	r3, r3, r2
 80036c8:	009b      	lsls	r3, r3, #2
 80036ca:	440b      	add	r3, r1
 80036cc:	331b      	adds	r3, #27
 80036ce:	781b      	ldrb	r3, [r3, #0]
 80036d0:	2b01      	cmp	r3, #1
 80036d2:	f040 8107 	bne.w	80038e4 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80036d6:	78fa      	ldrb	r2, [r7, #3]
 80036d8:	6879      	ldr	r1, [r7, #4]
 80036da:	4613      	mov	r3, r2
 80036dc:	011b      	lsls	r3, r3, #4
 80036de:	1a9b      	subs	r3, r3, r2
 80036e0:	009b      	lsls	r3, r3, #2
 80036e2:	440b      	add	r3, r1
 80036e4:	334c      	adds	r3, #76	@ 0x4c
 80036e6:	2202      	movs	r2, #2
 80036e8:	701a      	strb	r2, [r3, #0]
 80036ea:	e0fb      	b.n	80038e4 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 80036ec:	78fa      	ldrb	r2, [r7, #3]
 80036ee:	6879      	ldr	r1, [r7, #4]
 80036f0:	4613      	mov	r3, r2
 80036f2:	011b      	lsls	r3, r3, #4
 80036f4:	1a9b      	subs	r3, r3, r2
 80036f6:	009b      	lsls	r3, r3, #2
 80036f8:	440b      	add	r3, r1
 80036fa:	334d      	adds	r3, #77	@ 0x4d
 80036fc:	781b      	ldrb	r3, [r3, #0]
 80036fe:	2b04      	cmp	r3, #4
 8003700:	d13a      	bne.n	8003778 <HCD_HC_OUT_IRQHandler+0x7e8>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003702:	78fa      	ldrb	r2, [r7, #3]
 8003704:	6879      	ldr	r1, [r7, #4]
 8003706:	4613      	mov	r3, r2
 8003708:	011b      	lsls	r3, r3, #4
 800370a:	1a9b      	subs	r3, r3, r2
 800370c:	009b      	lsls	r3, r3, #2
 800370e:	440b      	add	r3, r1
 8003710:	334d      	adds	r3, #77	@ 0x4d
 8003712:	2202      	movs	r2, #2
 8003714:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003716:	78fa      	ldrb	r2, [r7, #3]
 8003718:	6879      	ldr	r1, [r7, #4]
 800371a:	4613      	mov	r3, r2
 800371c:	011b      	lsls	r3, r3, #4
 800371e:	1a9b      	subs	r3, r3, r2
 8003720:	009b      	lsls	r3, r3, #2
 8003722:	440b      	add	r3, r1
 8003724:	334c      	adds	r3, #76	@ 0x4c
 8003726:	2202      	movs	r2, #2
 8003728:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 800372a:	78fa      	ldrb	r2, [r7, #3]
 800372c:	6879      	ldr	r1, [r7, #4]
 800372e:	4613      	mov	r3, r2
 8003730:	011b      	lsls	r3, r3, #4
 8003732:	1a9b      	subs	r3, r3, r2
 8003734:	009b      	lsls	r3, r3, #2
 8003736:	440b      	add	r3, r1
 8003738:	331b      	adds	r3, #27
 800373a:	781b      	ldrb	r3, [r3, #0]
 800373c:	2b01      	cmp	r3, #1
 800373e:	f040 80d1 	bne.w	80038e4 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].do_csplit = 0U;
 8003742:	78fa      	ldrb	r2, [r7, #3]
 8003744:	6879      	ldr	r1, [r7, #4]
 8003746:	4613      	mov	r3, r2
 8003748:	011b      	lsls	r3, r3, #4
 800374a:	1a9b      	subs	r3, r3, r2
 800374c:	009b      	lsls	r3, r3, #2
 800374e:	440b      	add	r3, r1
 8003750:	331b      	adds	r3, #27
 8003752:	2200      	movs	r2, #0
 8003754:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8003756:	78fb      	ldrb	r3, [r7, #3]
 8003758:	015a      	lsls	r2, r3, #5
 800375a:	693b      	ldr	r3, [r7, #16]
 800375c:	4413      	add	r3, r2
 800375e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003762:	685b      	ldr	r3, [r3, #4]
 8003764:	78fa      	ldrb	r2, [r7, #3]
 8003766:	0151      	lsls	r1, r2, #5
 8003768:	693a      	ldr	r2, [r7, #16]
 800376a:	440a      	add	r2, r1
 800376c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003770:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003774:	6053      	str	r3, [r2, #4]
 8003776:	e0b5      	b.n	80038e4 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8003778:	78fa      	ldrb	r2, [r7, #3]
 800377a:	6879      	ldr	r1, [r7, #4]
 800377c:	4613      	mov	r3, r2
 800377e:	011b      	lsls	r3, r3, #4
 8003780:	1a9b      	subs	r3, r3, r2
 8003782:	009b      	lsls	r3, r3, #2
 8003784:	440b      	add	r3, r1
 8003786:	334d      	adds	r3, #77	@ 0x4d
 8003788:	781b      	ldrb	r3, [r3, #0]
 800378a:	2b05      	cmp	r3, #5
 800378c:	d114      	bne.n	80037b8 <HCD_HC_OUT_IRQHandler+0x828>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800378e:	78fa      	ldrb	r2, [r7, #3]
 8003790:	6879      	ldr	r1, [r7, #4]
 8003792:	4613      	mov	r3, r2
 8003794:	011b      	lsls	r3, r3, #4
 8003796:	1a9b      	subs	r3, r3, r2
 8003798:	009b      	lsls	r3, r3, #2
 800379a:	440b      	add	r3, r1
 800379c:	334d      	adds	r3, #77	@ 0x4d
 800379e:	2202      	movs	r2, #2
 80037a0:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_NOTREADY;
 80037a2:	78fa      	ldrb	r2, [r7, #3]
 80037a4:	6879      	ldr	r1, [r7, #4]
 80037a6:	4613      	mov	r3, r2
 80037a8:	011b      	lsls	r3, r3, #4
 80037aa:	1a9b      	subs	r3, r3, r2
 80037ac:	009b      	lsls	r3, r3, #2
 80037ae:	440b      	add	r3, r1
 80037b0:	334c      	adds	r3, #76	@ 0x4c
 80037b2:	2202      	movs	r2, #2
 80037b4:	701a      	strb	r2, [r3, #0]
 80037b6:	e095      	b.n	80038e4 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 80037b8:	78fa      	ldrb	r2, [r7, #3]
 80037ba:	6879      	ldr	r1, [r7, #4]
 80037bc:	4613      	mov	r3, r2
 80037be:	011b      	lsls	r3, r3, #4
 80037c0:	1a9b      	subs	r3, r3, r2
 80037c2:	009b      	lsls	r3, r3, #2
 80037c4:	440b      	add	r3, r1
 80037c6:	334d      	adds	r3, #77	@ 0x4d
 80037c8:	781b      	ldrb	r3, [r3, #0]
 80037ca:	2b06      	cmp	r3, #6
 80037cc:	d114      	bne.n	80037f8 <HCD_HC_OUT_IRQHandler+0x868>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80037ce:	78fa      	ldrb	r2, [r7, #3]
 80037d0:	6879      	ldr	r1, [r7, #4]
 80037d2:	4613      	mov	r3, r2
 80037d4:	011b      	lsls	r3, r3, #4
 80037d6:	1a9b      	subs	r3, r3, r2
 80037d8:	009b      	lsls	r3, r3, #2
 80037da:	440b      	add	r3, r1
 80037dc:	334d      	adds	r3, #77	@ 0x4d
 80037de:	2202      	movs	r2, #2
 80037e0:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_STALL;
 80037e2:	78fa      	ldrb	r2, [r7, #3]
 80037e4:	6879      	ldr	r1, [r7, #4]
 80037e6:	4613      	mov	r3, r2
 80037e8:	011b      	lsls	r3, r3, #4
 80037ea:	1a9b      	subs	r3, r3, r2
 80037ec:	009b      	lsls	r3, r3, #2
 80037ee:	440b      	add	r3, r1
 80037f0:	334c      	adds	r3, #76	@ 0x4c
 80037f2:	2205      	movs	r2, #5
 80037f4:	701a      	strb	r2, [r3, #0]
 80037f6:	e075      	b.n	80038e4 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 80037f8:	78fa      	ldrb	r2, [r7, #3]
 80037fa:	6879      	ldr	r1, [r7, #4]
 80037fc:	4613      	mov	r3, r2
 80037fe:	011b      	lsls	r3, r3, #4
 8003800:	1a9b      	subs	r3, r3, r2
 8003802:	009b      	lsls	r3, r3, #2
 8003804:	440b      	add	r3, r1
 8003806:	334d      	adds	r3, #77	@ 0x4d
 8003808:	781b      	ldrb	r3, [r3, #0]
 800380a:	2b07      	cmp	r3, #7
 800380c:	d00a      	beq.n	8003824 <HCD_HC_OUT_IRQHandler+0x894>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 800380e:	78fa      	ldrb	r2, [r7, #3]
 8003810:	6879      	ldr	r1, [r7, #4]
 8003812:	4613      	mov	r3, r2
 8003814:	011b      	lsls	r3, r3, #4
 8003816:	1a9b      	subs	r3, r3, r2
 8003818:	009b      	lsls	r3, r3, #2
 800381a:	440b      	add	r3, r1
 800381c:	334d      	adds	r3, #77	@ 0x4d
 800381e:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8003820:	2b09      	cmp	r3, #9
 8003822:	d170      	bne.n	8003906 <HCD_HC_OUT_IRQHandler+0x976>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003824:	78fa      	ldrb	r2, [r7, #3]
 8003826:	6879      	ldr	r1, [r7, #4]
 8003828:	4613      	mov	r3, r2
 800382a:	011b      	lsls	r3, r3, #4
 800382c:	1a9b      	subs	r3, r3, r2
 800382e:	009b      	lsls	r3, r3, #2
 8003830:	440b      	add	r3, r1
 8003832:	334d      	adds	r3, #77	@ 0x4d
 8003834:	2202      	movs	r2, #2
 8003836:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8003838:	78fa      	ldrb	r2, [r7, #3]
 800383a:	6879      	ldr	r1, [r7, #4]
 800383c:	4613      	mov	r3, r2
 800383e:	011b      	lsls	r3, r3, #4
 8003840:	1a9b      	subs	r3, r3, r2
 8003842:	009b      	lsls	r3, r3, #2
 8003844:	440b      	add	r3, r1
 8003846:	3344      	adds	r3, #68	@ 0x44
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	1c59      	adds	r1, r3, #1
 800384c:	6878      	ldr	r0, [r7, #4]
 800384e:	4613      	mov	r3, r2
 8003850:	011b      	lsls	r3, r3, #4
 8003852:	1a9b      	subs	r3, r3, r2
 8003854:	009b      	lsls	r3, r3, #2
 8003856:	4403      	add	r3, r0
 8003858:	3344      	adds	r3, #68	@ 0x44
 800385a:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800385c:	78fa      	ldrb	r2, [r7, #3]
 800385e:	6879      	ldr	r1, [r7, #4]
 8003860:	4613      	mov	r3, r2
 8003862:	011b      	lsls	r3, r3, #4
 8003864:	1a9b      	subs	r3, r3, r2
 8003866:	009b      	lsls	r3, r3, #2
 8003868:	440b      	add	r3, r1
 800386a:	3344      	adds	r3, #68	@ 0x44
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	2b02      	cmp	r3, #2
 8003870:	d914      	bls.n	800389c <HCD_HC_OUT_IRQHandler+0x90c>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8003872:	78fa      	ldrb	r2, [r7, #3]
 8003874:	6879      	ldr	r1, [r7, #4]
 8003876:	4613      	mov	r3, r2
 8003878:	011b      	lsls	r3, r3, #4
 800387a:	1a9b      	subs	r3, r3, r2
 800387c:	009b      	lsls	r3, r3, #2
 800387e:	440b      	add	r3, r1
 8003880:	3344      	adds	r3, #68	@ 0x44
 8003882:	2200      	movs	r2, #0
 8003884:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8003886:	78fa      	ldrb	r2, [r7, #3]
 8003888:	6879      	ldr	r1, [r7, #4]
 800388a:	4613      	mov	r3, r2
 800388c:	011b      	lsls	r3, r3, #4
 800388e:	1a9b      	subs	r3, r3, r2
 8003890:	009b      	lsls	r3, r3, #2
 8003892:	440b      	add	r3, r1
 8003894:	334c      	adds	r3, #76	@ 0x4c
 8003896:	2204      	movs	r2, #4
 8003898:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800389a:	e022      	b.n	80038e2 <HCD_HC_OUT_IRQHandler+0x952>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800389c:	78fa      	ldrb	r2, [r7, #3]
 800389e:	6879      	ldr	r1, [r7, #4]
 80038a0:	4613      	mov	r3, r2
 80038a2:	011b      	lsls	r3, r3, #4
 80038a4:	1a9b      	subs	r3, r3, r2
 80038a6:	009b      	lsls	r3, r3, #2
 80038a8:	440b      	add	r3, r1
 80038aa:	334c      	adds	r3, #76	@ 0x4c
 80038ac:	2202      	movs	r2, #2
 80038ae:	701a      	strb	r2, [r3, #0]

        /* re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 80038b0:	78fb      	ldrb	r3, [r7, #3]
 80038b2:	015a      	lsls	r2, r3, #5
 80038b4:	693b      	ldr	r3, [r7, #16]
 80038b6:	4413      	add	r3, r2
 80038b8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80038c6:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80038ce:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 80038d0:	78fb      	ldrb	r3, [r7, #3]
 80038d2:	015a      	lsls	r2, r3, #5
 80038d4:	693b      	ldr	r3, [r7, #16]
 80038d6:	4413      	add	r3, r2
 80038d8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80038dc:	461a      	mov	r2, r3
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80038e2:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 80038e4:	78fa      	ldrb	r2, [r7, #3]
 80038e6:	6879      	ldr	r1, [r7, #4]
 80038e8:	4613      	mov	r3, r2
 80038ea:	011b      	lsls	r3, r3, #4
 80038ec:	1a9b      	subs	r3, r3, r2
 80038ee:	009b      	lsls	r3, r3, #2
 80038f0:	440b      	add	r3, r1
 80038f2:	334c      	adds	r3, #76	@ 0x4c
 80038f4:	781a      	ldrb	r2, [r3, #0]
 80038f6:	78fb      	ldrb	r3, [r7, #3]
 80038f8:	4619      	mov	r1, r3
 80038fa:	6878      	ldr	r0, [r7, #4]
 80038fc:	f004 ffd8 	bl	80088b0 <HAL_HCD_HC_NotifyURBChange_Callback>
 8003900:	e002      	b.n	8003908 <HCD_HC_OUT_IRQHandler+0x978>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else
  {
    return;
 8003902:	bf00      	nop
 8003904:	e000      	b.n	8003908 <HCD_HC_OUT_IRQHandler+0x978>
      return;
 8003906:	bf00      	nop
  }
}
 8003908:	3718      	adds	r7, #24
 800390a:	46bd      	mov	sp, r7
 800390c:	bd80      	pop	{r7, pc}

0800390e <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 800390e:	b580      	push	{r7, lr}
 8003910:	b08a      	sub	sp, #40	@ 0x28
 8003912:	af00      	add	r7, sp, #0
 8003914:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 800391c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800391e:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t chnum;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	6a1b      	ldr	r3, [r3, #32]
 8003926:	61fb      	str	r3, [r7, #28]
  chnum = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 8003928:	69fb      	ldr	r3, [r7, #28]
 800392a:	f003 030f 	and.w	r3, r3, #15
 800392e:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8003930:	69fb      	ldr	r3, [r7, #28]
 8003932:	0c5b      	lsrs	r3, r3, #17
 8003934:	f003 030f 	and.w	r3, r3, #15
 8003938:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 800393a:	69fb      	ldr	r3, [r7, #28]
 800393c:	091b      	lsrs	r3, r3, #4
 800393e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003942:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8003944:	697b      	ldr	r3, [r7, #20]
 8003946:	2b02      	cmp	r3, #2
 8003948:	d004      	beq.n	8003954 <HCD_RXQLVL_IRQHandler+0x46>
 800394a:	697b      	ldr	r3, [r7, #20]
 800394c:	2b05      	cmp	r3, #5
 800394e:	f000 80b6 	beq.w	8003abe <HCD_RXQLVL_IRQHandler+0x1b0>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 8003952:	e0b7      	b.n	8003ac4 <HCD_RXQLVL_IRQHandler+0x1b6>
      if ((pktcnt > 0U) && (hhcd->hc[chnum].xfer_buff != (void *)0))
 8003954:	693b      	ldr	r3, [r7, #16]
 8003956:	2b00      	cmp	r3, #0
 8003958:	f000 80b3 	beq.w	8003ac2 <HCD_RXQLVL_IRQHandler+0x1b4>
 800395c:	6879      	ldr	r1, [r7, #4]
 800395e:	69ba      	ldr	r2, [r7, #24]
 8003960:	4613      	mov	r3, r2
 8003962:	011b      	lsls	r3, r3, #4
 8003964:	1a9b      	subs	r3, r3, r2
 8003966:	009b      	lsls	r3, r3, #2
 8003968:	440b      	add	r3, r1
 800396a:	332c      	adds	r3, #44	@ 0x2c
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	2b00      	cmp	r3, #0
 8003970:	f000 80a7 	beq.w	8003ac2 <HCD_RXQLVL_IRQHandler+0x1b4>
        if ((hhcd->hc[chnum].xfer_count + pktcnt) <= hhcd->hc[chnum].xfer_len)
 8003974:	6879      	ldr	r1, [r7, #4]
 8003976:	69ba      	ldr	r2, [r7, #24]
 8003978:	4613      	mov	r3, r2
 800397a:	011b      	lsls	r3, r3, #4
 800397c:	1a9b      	subs	r3, r3, r2
 800397e:	009b      	lsls	r3, r3, #2
 8003980:	440b      	add	r3, r1
 8003982:	3338      	adds	r3, #56	@ 0x38
 8003984:	681a      	ldr	r2, [r3, #0]
 8003986:	693b      	ldr	r3, [r7, #16]
 8003988:	18d1      	adds	r1, r2, r3
 800398a:	6878      	ldr	r0, [r7, #4]
 800398c:	69ba      	ldr	r2, [r7, #24]
 800398e:	4613      	mov	r3, r2
 8003990:	011b      	lsls	r3, r3, #4
 8003992:	1a9b      	subs	r3, r3, r2
 8003994:	009b      	lsls	r3, r3, #2
 8003996:	4403      	add	r3, r0
 8003998:	3334      	adds	r3, #52	@ 0x34
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	4299      	cmp	r1, r3
 800399e:	f200 8083 	bhi.w	8003aa8 <HCD_RXQLVL_IRQHandler+0x19a>
          (void)USB_ReadPacket(hhcd->Instance,
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	6818      	ldr	r0, [r3, #0]
 80039a6:	6879      	ldr	r1, [r7, #4]
 80039a8:	69ba      	ldr	r2, [r7, #24]
 80039aa:	4613      	mov	r3, r2
 80039ac:	011b      	lsls	r3, r3, #4
 80039ae:	1a9b      	subs	r3, r3, r2
 80039b0:	009b      	lsls	r3, r3, #2
 80039b2:	440b      	add	r3, r1
 80039b4:	332c      	adds	r3, #44	@ 0x2c
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	693a      	ldr	r2, [r7, #16]
 80039ba:	b292      	uxth	r2, r2
 80039bc:	4619      	mov	r1, r3
 80039be:	f001 fe03 	bl	80055c8 <USB_ReadPacket>
          hhcd->hc[chnum].xfer_buff += pktcnt;
 80039c2:	6879      	ldr	r1, [r7, #4]
 80039c4:	69ba      	ldr	r2, [r7, #24]
 80039c6:	4613      	mov	r3, r2
 80039c8:	011b      	lsls	r3, r3, #4
 80039ca:	1a9b      	subs	r3, r3, r2
 80039cc:	009b      	lsls	r3, r3, #2
 80039ce:	440b      	add	r3, r1
 80039d0:	332c      	adds	r3, #44	@ 0x2c
 80039d2:	681a      	ldr	r2, [r3, #0]
 80039d4:	693b      	ldr	r3, [r7, #16]
 80039d6:	18d1      	adds	r1, r2, r3
 80039d8:	6878      	ldr	r0, [r7, #4]
 80039da:	69ba      	ldr	r2, [r7, #24]
 80039dc:	4613      	mov	r3, r2
 80039de:	011b      	lsls	r3, r3, #4
 80039e0:	1a9b      	subs	r3, r3, r2
 80039e2:	009b      	lsls	r3, r3, #2
 80039e4:	4403      	add	r3, r0
 80039e6:	332c      	adds	r3, #44	@ 0x2c
 80039e8:	6019      	str	r1, [r3, #0]
          hhcd->hc[chnum].xfer_count += pktcnt;
 80039ea:	6879      	ldr	r1, [r7, #4]
 80039ec:	69ba      	ldr	r2, [r7, #24]
 80039ee:	4613      	mov	r3, r2
 80039f0:	011b      	lsls	r3, r3, #4
 80039f2:	1a9b      	subs	r3, r3, r2
 80039f4:	009b      	lsls	r3, r3, #2
 80039f6:	440b      	add	r3, r1
 80039f8:	3338      	adds	r3, #56	@ 0x38
 80039fa:	681a      	ldr	r2, [r3, #0]
 80039fc:	693b      	ldr	r3, [r7, #16]
 80039fe:	18d1      	adds	r1, r2, r3
 8003a00:	6878      	ldr	r0, [r7, #4]
 8003a02:	69ba      	ldr	r2, [r7, #24]
 8003a04:	4613      	mov	r3, r2
 8003a06:	011b      	lsls	r3, r3, #4
 8003a08:	1a9b      	subs	r3, r3, r2
 8003a0a:	009b      	lsls	r3, r3, #2
 8003a0c:	4403      	add	r3, r0
 8003a0e:	3338      	adds	r3, #56	@ 0x38
 8003a10:	6019      	str	r1, [r3, #0]
          xferSizePktCnt = (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 8003a12:	69bb      	ldr	r3, [r7, #24]
 8003a14:	015a      	lsls	r2, r3, #5
 8003a16:	6a3b      	ldr	r3, [r7, #32]
 8003a18:	4413      	add	r3, r2
 8003a1a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003a1e:	691b      	ldr	r3, [r3, #16]
 8003a20:	0cdb      	lsrs	r3, r3, #19
 8003a22:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003a26:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[chnum].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 8003a28:	6879      	ldr	r1, [r7, #4]
 8003a2a:	69ba      	ldr	r2, [r7, #24]
 8003a2c:	4613      	mov	r3, r2
 8003a2e:	011b      	lsls	r3, r3, #4
 8003a30:	1a9b      	subs	r3, r3, r2
 8003a32:	009b      	lsls	r3, r3, #2
 8003a34:	440b      	add	r3, r1
 8003a36:	3328      	adds	r3, #40	@ 0x28
 8003a38:	881b      	ldrh	r3, [r3, #0]
 8003a3a:	461a      	mov	r2, r3
 8003a3c:	693b      	ldr	r3, [r7, #16]
 8003a3e:	4293      	cmp	r3, r2
 8003a40:	d13f      	bne.n	8003ac2 <HCD_RXQLVL_IRQHandler+0x1b4>
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d03c      	beq.n	8003ac2 <HCD_RXQLVL_IRQHandler+0x1b4>
            tmpreg = USBx_HC(chnum)->HCCHAR;
 8003a48:	69bb      	ldr	r3, [r7, #24]
 8003a4a:	015a      	lsls	r2, r3, #5
 8003a4c:	6a3b      	ldr	r3, [r7, #32]
 8003a4e:	4413      	add	r3, r2
 8003a50:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003a58:	68bb      	ldr	r3, [r7, #8]
 8003a5a:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8003a5e:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003a60:	68bb      	ldr	r3, [r7, #8]
 8003a62:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003a66:	60bb      	str	r3, [r7, #8]
            USBx_HC(chnum)->HCCHAR = tmpreg;
 8003a68:	69bb      	ldr	r3, [r7, #24]
 8003a6a:	015a      	lsls	r2, r3, #5
 8003a6c:	6a3b      	ldr	r3, [r7, #32]
 8003a6e:	4413      	add	r3, r2
 8003a70:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003a74:	461a      	mov	r2, r3
 8003a76:	68bb      	ldr	r3, [r7, #8]
 8003a78:	6013      	str	r3, [r2, #0]
            hhcd->hc[chnum].toggle_in ^= 1U;
 8003a7a:	6879      	ldr	r1, [r7, #4]
 8003a7c:	69ba      	ldr	r2, [r7, #24]
 8003a7e:	4613      	mov	r3, r2
 8003a80:	011b      	lsls	r3, r3, #4
 8003a82:	1a9b      	subs	r3, r3, r2
 8003a84:	009b      	lsls	r3, r3, #2
 8003a86:	440b      	add	r3, r1
 8003a88:	333c      	adds	r3, #60	@ 0x3c
 8003a8a:	781b      	ldrb	r3, [r3, #0]
 8003a8c:	f083 0301 	eor.w	r3, r3, #1
 8003a90:	b2d8      	uxtb	r0, r3
 8003a92:	6879      	ldr	r1, [r7, #4]
 8003a94:	69ba      	ldr	r2, [r7, #24]
 8003a96:	4613      	mov	r3, r2
 8003a98:	011b      	lsls	r3, r3, #4
 8003a9a:	1a9b      	subs	r3, r3, r2
 8003a9c:	009b      	lsls	r3, r3, #2
 8003a9e:	440b      	add	r3, r1
 8003aa0:	333c      	adds	r3, #60	@ 0x3c
 8003aa2:	4602      	mov	r2, r0
 8003aa4:	701a      	strb	r2, [r3, #0]
      break;
 8003aa6:	e00c      	b.n	8003ac2 <HCD_RXQLVL_IRQHandler+0x1b4>
          hhcd->hc[chnum].urb_state = URB_ERROR;
 8003aa8:	6879      	ldr	r1, [r7, #4]
 8003aaa:	69ba      	ldr	r2, [r7, #24]
 8003aac:	4613      	mov	r3, r2
 8003aae:	011b      	lsls	r3, r3, #4
 8003ab0:	1a9b      	subs	r3, r3, r2
 8003ab2:	009b      	lsls	r3, r3, #2
 8003ab4:	440b      	add	r3, r1
 8003ab6:	334c      	adds	r3, #76	@ 0x4c
 8003ab8:	2204      	movs	r2, #4
 8003aba:	701a      	strb	r2, [r3, #0]
      break;
 8003abc:	e001      	b.n	8003ac2 <HCD_RXQLVL_IRQHandler+0x1b4>
      break;
 8003abe:	bf00      	nop
 8003ac0:	e000      	b.n	8003ac4 <HCD_RXQLVL_IRQHandler+0x1b6>
      break;
 8003ac2:	bf00      	nop
  }
}
 8003ac4:	bf00      	nop
 8003ac6:	3728      	adds	r7, #40	@ 0x28
 8003ac8:	46bd      	mov	sp, r7
 8003aca:	bd80      	pop	{r7, pc}

08003acc <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8003acc:	b580      	push	{r7, lr}
 8003ace:	b086      	sub	sp, #24
 8003ad0:	af00      	add	r7, sp, #0
 8003ad2:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003ada:	697b      	ldr	r3, [r7, #20]
 8003adc:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8003ade:	693b      	ldr	r3, [r7, #16]
 8003ae0:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8003ae8:	693b      	ldr	r3, [r7, #16]
 8003aea:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8003af2:	68bb      	ldr	r3, [r7, #8]
 8003af4:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8003af8:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	f003 0302 	and.w	r3, r3, #2
 8003b00:	2b02      	cmp	r3, #2
 8003b02:	d10b      	bne.n	8003b1c <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	f003 0301 	and.w	r3, r3, #1
 8003b0a:	2b01      	cmp	r3, #1
 8003b0c:	d102      	bne.n	8003b14 <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8003b0e:	6878      	ldr	r0, [r7, #4]
 8003b10:	f004 feb2 	bl	8008878 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 8003b14:	68bb      	ldr	r3, [r7, #8]
 8003b16:	f043 0302 	orr.w	r3, r3, #2
 8003b1a:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	f003 0308 	and.w	r3, r3, #8
 8003b22:	2b08      	cmp	r3, #8
 8003b24:	d132      	bne.n	8003b8c <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8003b26:	68bb      	ldr	r3, [r7, #8]
 8003b28:	f043 0308 	orr.w	r3, r3, #8
 8003b2c:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	f003 0304 	and.w	r3, r3, #4
 8003b34:	2b04      	cmp	r3, #4
 8003b36:	d126      	bne.n	8003b86 <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	7a5b      	ldrb	r3, [r3, #9]
 8003b3c:	2b02      	cmp	r3, #2
 8003b3e:	d113      	bne.n	8003b68 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 8003b46:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003b4a:	d106      	bne.n	8003b5a <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	2102      	movs	r1, #2
 8003b52:	4618      	mov	r0, r3
 8003b54:	f001 fece 	bl	80058f4 <USB_InitFSLSPClkSel>
 8003b58:	e011      	b.n	8003b7e <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	2101      	movs	r1, #1
 8003b60:	4618      	mov	r0, r3
 8003b62:	f001 fec7 	bl	80058f4 <USB_InitFSLSPClkSel>
 8003b66:	e00a      	b.n	8003b7e <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	79db      	ldrb	r3, [r3, #7]
 8003b6c:	2b01      	cmp	r3, #1
 8003b6e:	d106      	bne.n	8003b7e <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = HFIR_60_MHZ;
 8003b70:	693b      	ldr	r3, [r7, #16]
 8003b72:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8003b76:	461a      	mov	r2, r3
 8003b78:	f64e 2360 	movw	r3, #60000	@ 0xea60
 8003b7c:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8003b7e:	6878      	ldr	r0, [r7, #4]
 8003b80:	f004 fea4 	bl	80088cc <HAL_HCD_PortEnabled_Callback>
 8003b84:	e002      	b.n	8003b8c <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 8003b86:	6878      	ldr	r0, [r7, #4]
 8003b88:	f004 feae 	bl	80088e8 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	f003 0320 	and.w	r3, r3, #32
 8003b92:	2b20      	cmp	r3, #32
 8003b94:	d103      	bne.n	8003b9e <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8003b96:	68bb      	ldr	r3, [r7, #8]
 8003b98:	f043 0320 	orr.w	r3, r3, #32
 8003b9c:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8003b9e:	693b      	ldr	r3, [r7, #16]
 8003ba0:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8003ba4:	461a      	mov	r2, r3
 8003ba6:	68bb      	ldr	r3, [r7, #8]
 8003ba8:	6013      	str	r3, [r2, #0]
}
 8003baa:	bf00      	nop
 8003bac:	3718      	adds	r7, #24
 8003bae:	46bd      	mov	sp, r7
 8003bb0:	bd80      	pop	{r7, pc}
	...

08003bb4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003bb4:	b580      	push	{r7, lr}
 8003bb6:	b084      	sub	sp, #16
 8003bb8:	af00      	add	r7, sp, #0
 8003bba:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d101      	bne.n	8003bc6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003bc2:	2301      	movs	r3, #1
 8003bc4:	e12b      	b.n	8003e1e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003bcc:	b2db      	uxtb	r3, r3
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d106      	bne.n	8003be0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	2200      	movs	r2, #0
 8003bd6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003bda:	6878      	ldr	r0, [r7, #4]
 8003bdc:	f7fd fa40 	bl	8001060 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	2224      	movs	r2, #36	@ 0x24
 8003be4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	681a      	ldr	r2, [r3, #0]
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	f022 0201 	bic.w	r2, r2, #1
 8003bf6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	681a      	ldr	r2, [r3, #0]
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003c06:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	681a      	ldr	r2, [r3, #0]
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003c16:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003c18:	f000 fd80 	bl	800471c <HAL_RCC_GetPCLK1Freq>
 8003c1c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	685b      	ldr	r3, [r3, #4]
 8003c22:	4a81      	ldr	r2, [pc, #516]	@ (8003e28 <HAL_I2C_Init+0x274>)
 8003c24:	4293      	cmp	r3, r2
 8003c26:	d807      	bhi.n	8003c38 <HAL_I2C_Init+0x84>
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	4a80      	ldr	r2, [pc, #512]	@ (8003e2c <HAL_I2C_Init+0x278>)
 8003c2c:	4293      	cmp	r3, r2
 8003c2e:	bf94      	ite	ls
 8003c30:	2301      	movls	r3, #1
 8003c32:	2300      	movhi	r3, #0
 8003c34:	b2db      	uxtb	r3, r3
 8003c36:	e006      	b.n	8003c46 <HAL_I2C_Init+0x92>
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	4a7d      	ldr	r2, [pc, #500]	@ (8003e30 <HAL_I2C_Init+0x27c>)
 8003c3c:	4293      	cmp	r3, r2
 8003c3e:	bf94      	ite	ls
 8003c40:	2301      	movls	r3, #1
 8003c42:	2300      	movhi	r3, #0
 8003c44:	b2db      	uxtb	r3, r3
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d001      	beq.n	8003c4e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003c4a:	2301      	movs	r3, #1
 8003c4c:	e0e7      	b.n	8003e1e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	4a78      	ldr	r2, [pc, #480]	@ (8003e34 <HAL_I2C_Init+0x280>)
 8003c52:	fba2 2303 	umull	r2, r3, r2, r3
 8003c56:	0c9b      	lsrs	r3, r3, #18
 8003c58:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	685b      	ldr	r3, [r3, #4]
 8003c60:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	68ba      	ldr	r2, [r7, #8]
 8003c6a:	430a      	orrs	r2, r1
 8003c6c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	6a1b      	ldr	r3, [r3, #32]
 8003c74:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	685b      	ldr	r3, [r3, #4]
 8003c7c:	4a6a      	ldr	r2, [pc, #424]	@ (8003e28 <HAL_I2C_Init+0x274>)
 8003c7e:	4293      	cmp	r3, r2
 8003c80:	d802      	bhi.n	8003c88 <HAL_I2C_Init+0xd4>
 8003c82:	68bb      	ldr	r3, [r7, #8]
 8003c84:	3301      	adds	r3, #1
 8003c86:	e009      	b.n	8003c9c <HAL_I2C_Init+0xe8>
 8003c88:	68bb      	ldr	r3, [r7, #8]
 8003c8a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8003c8e:	fb02 f303 	mul.w	r3, r2, r3
 8003c92:	4a69      	ldr	r2, [pc, #420]	@ (8003e38 <HAL_I2C_Init+0x284>)
 8003c94:	fba2 2303 	umull	r2, r3, r2, r3
 8003c98:	099b      	lsrs	r3, r3, #6
 8003c9a:	3301      	adds	r3, #1
 8003c9c:	687a      	ldr	r2, [r7, #4]
 8003c9e:	6812      	ldr	r2, [r2, #0]
 8003ca0:	430b      	orrs	r3, r1
 8003ca2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	69db      	ldr	r3, [r3, #28]
 8003caa:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8003cae:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	685b      	ldr	r3, [r3, #4]
 8003cb6:	495c      	ldr	r1, [pc, #368]	@ (8003e28 <HAL_I2C_Init+0x274>)
 8003cb8:	428b      	cmp	r3, r1
 8003cba:	d819      	bhi.n	8003cf0 <HAL_I2C_Init+0x13c>
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	1e59      	subs	r1, r3, #1
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	685b      	ldr	r3, [r3, #4]
 8003cc4:	005b      	lsls	r3, r3, #1
 8003cc6:	fbb1 f3f3 	udiv	r3, r1, r3
 8003cca:	1c59      	adds	r1, r3, #1
 8003ccc:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003cd0:	400b      	ands	r3, r1
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d00a      	beq.n	8003cec <HAL_I2C_Init+0x138>
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	1e59      	subs	r1, r3, #1
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	685b      	ldr	r3, [r3, #4]
 8003cde:	005b      	lsls	r3, r3, #1
 8003ce0:	fbb1 f3f3 	udiv	r3, r1, r3
 8003ce4:	3301      	adds	r3, #1
 8003ce6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003cea:	e051      	b.n	8003d90 <HAL_I2C_Init+0x1dc>
 8003cec:	2304      	movs	r3, #4
 8003cee:	e04f      	b.n	8003d90 <HAL_I2C_Init+0x1dc>
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	689b      	ldr	r3, [r3, #8]
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d111      	bne.n	8003d1c <HAL_I2C_Init+0x168>
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	1e58      	subs	r0, r3, #1
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	6859      	ldr	r1, [r3, #4]
 8003d00:	460b      	mov	r3, r1
 8003d02:	005b      	lsls	r3, r3, #1
 8003d04:	440b      	add	r3, r1
 8003d06:	fbb0 f3f3 	udiv	r3, r0, r3
 8003d0a:	3301      	adds	r3, #1
 8003d0c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	bf0c      	ite	eq
 8003d14:	2301      	moveq	r3, #1
 8003d16:	2300      	movne	r3, #0
 8003d18:	b2db      	uxtb	r3, r3
 8003d1a:	e012      	b.n	8003d42 <HAL_I2C_Init+0x18e>
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	1e58      	subs	r0, r3, #1
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	6859      	ldr	r1, [r3, #4]
 8003d24:	460b      	mov	r3, r1
 8003d26:	009b      	lsls	r3, r3, #2
 8003d28:	440b      	add	r3, r1
 8003d2a:	0099      	lsls	r1, r3, #2
 8003d2c:	440b      	add	r3, r1
 8003d2e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003d32:	3301      	adds	r3, #1
 8003d34:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	bf0c      	ite	eq
 8003d3c:	2301      	moveq	r3, #1
 8003d3e:	2300      	movne	r3, #0
 8003d40:	b2db      	uxtb	r3, r3
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d001      	beq.n	8003d4a <HAL_I2C_Init+0x196>
 8003d46:	2301      	movs	r3, #1
 8003d48:	e022      	b.n	8003d90 <HAL_I2C_Init+0x1dc>
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	689b      	ldr	r3, [r3, #8]
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d10e      	bne.n	8003d70 <HAL_I2C_Init+0x1bc>
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	1e58      	subs	r0, r3, #1
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	6859      	ldr	r1, [r3, #4]
 8003d5a:	460b      	mov	r3, r1
 8003d5c:	005b      	lsls	r3, r3, #1
 8003d5e:	440b      	add	r3, r1
 8003d60:	fbb0 f3f3 	udiv	r3, r0, r3
 8003d64:	3301      	adds	r3, #1
 8003d66:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003d6a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003d6e:	e00f      	b.n	8003d90 <HAL_I2C_Init+0x1dc>
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	1e58      	subs	r0, r3, #1
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	6859      	ldr	r1, [r3, #4]
 8003d78:	460b      	mov	r3, r1
 8003d7a:	009b      	lsls	r3, r3, #2
 8003d7c:	440b      	add	r3, r1
 8003d7e:	0099      	lsls	r1, r3, #2
 8003d80:	440b      	add	r3, r1
 8003d82:	fbb0 f3f3 	udiv	r3, r0, r3
 8003d86:	3301      	adds	r3, #1
 8003d88:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003d8c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003d90:	6879      	ldr	r1, [r7, #4]
 8003d92:	6809      	ldr	r1, [r1, #0]
 8003d94:	4313      	orrs	r3, r2
 8003d96:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	69da      	ldr	r2, [r3, #28]
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	6a1b      	ldr	r3, [r3, #32]
 8003daa:	431a      	orrs	r2, r3
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	430a      	orrs	r2, r1
 8003db2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	689b      	ldr	r3, [r3, #8]
 8003dba:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8003dbe:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003dc2:	687a      	ldr	r2, [r7, #4]
 8003dc4:	6911      	ldr	r1, [r2, #16]
 8003dc6:	687a      	ldr	r2, [r7, #4]
 8003dc8:	68d2      	ldr	r2, [r2, #12]
 8003dca:	4311      	orrs	r1, r2
 8003dcc:	687a      	ldr	r2, [r7, #4]
 8003dce:	6812      	ldr	r2, [r2, #0]
 8003dd0:	430b      	orrs	r3, r1
 8003dd2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	68db      	ldr	r3, [r3, #12]
 8003dda:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	695a      	ldr	r2, [r3, #20]
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	699b      	ldr	r3, [r3, #24]
 8003de6:	431a      	orrs	r2, r3
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	430a      	orrs	r2, r1
 8003dee:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	681a      	ldr	r2, [r3, #0]
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	f042 0201 	orr.w	r2, r2, #1
 8003dfe:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	2200      	movs	r2, #0
 8003e04:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	2220      	movs	r2, #32
 8003e0a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	2200      	movs	r2, #0
 8003e12:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	2200      	movs	r2, #0
 8003e18:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003e1c:	2300      	movs	r3, #0
}
 8003e1e:	4618      	mov	r0, r3
 8003e20:	3710      	adds	r7, #16
 8003e22:	46bd      	mov	sp, r7
 8003e24:	bd80      	pop	{r7, pc}
 8003e26:	bf00      	nop
 8003e28:	000186a0 	.word	0x000186a0
 8003e2c:	001e847f 	.word	0x001e847f
 8003e30:	003d08ff 	.word	0x003d08ff
 8003e34:	431bde83 	.word	0x431bde83
 8003e38:	10624dd3 	.word	0x10624dd3

08003e3c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003e3c:	b580      	push	{r7, lr}
 8003e3e:	b086      	sub	sp, #24
 8003e40:	af00      	add	r7, sp, #0
 8003e42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d101      	bne.n	8003e4e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003e4a:	2301      	movs	r3, #1
 8003e4c:	e267      	b.n	800431e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	f003 0301 	and.w	r3, r3, #1
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d075      	beq.n	8003f46 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003e5a:	4b88      	ldr	r3, [pc, #544]	@ (800407c <HAL_RCC_OscConfig+0x240>)
 8003e5c:	689b      	ldr	r3, [r3, #8]
 8003e5e:	f003 030c 	and.w	r3, r3, #12
 8003e62:	2b04      	cmp	r3, #4
 8003e64:	d00c      	beq.n	8003e80 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003e66:	4b85      	ldr	r3, [pc, #532]	@ (800407c <HAL_RCC_OscConfig+0x240>)
 8003e68:	689b      	ldr	r3, [r3, #8]
 8003e6a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003e6e:	2b08      	cmp	r3, #8
 8003e70:	d112      	bne.n	8003e98 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003e72:	4b82      	ldr	r3, [pc, #520]	@ (800407c <HAL_RCC_OscConfig+0x240>)
 8003e74:	685b      	ldr	r3, [r3, #4]
 8003e76:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003e7a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003e7e:	d10b      	bne.n	8003e98 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003e80:	4b7e      	ldr	r3, [pc, #504]	@ (800407c <HAL_RCC_OscConfig+0x240>)
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d05b      	beq.n	8003f44 <HAL_RCC_OscConfig+0x108>
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	685b      	ldr	r3, [r3, #4]
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d157      	bne.n	8003f44 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003e94:	2301      	movs	r3, #1
 8003e96:	e242      	b.n	800431e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	685b      	ldr	r3, [r3, #4]
 8003e9c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003ea0:	d106      	bne.n	8003eb0 <HAL_RCC_OscConfig+0x74>
 8003ea2:	4b76      	ldr	r3, [pc, #472]	@ (800407c <HAL_RCC_OscConfig+0x240>)
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	4a75      	ldr	r2, [pc, #468]	@ (800407c <HAL_RCC_OscConfig+0x240>)
 8003ea8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003eac:	6013      	str	r3, [r2, #0]
 8003eae:	e01d      	b.n	8003eec <HAL_RCC_OscConfig+0xb0>
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	685b      	ldr	r3, [r3, #4]
 8003eb4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003eb8:	d10c      	bne.n	8003ed4 <HAL_RCC_OscConfig+0x98>
 8003eba:	4b70      	ldr	r3, [pc, #448]	@ (800407c <HAL_RCC_OscConfig+0x240>)
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	4a6f      	ldr	r2, [pc, #444]	@ (800407c <HAL_RCC_OscConfig+0x240>)
 8003ec0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003ec4:	6013      	str	r3, [r2, #0]
 8003ec6:	4b6d      	ldr	r3, [pc, #436]	@ (800407c <HAL_RCC_OscConfig+0x240>)
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	4a6c      	ldr	r2, [pc, #432]	@ (800407c <HAL_RCC_OscConfig+0x240>)
 8003ecc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003ed0:	6013      	str	r3, [r2, #0]
 8003ed2:	e00b      	b.n	8003eec <HAL_RCC_OscConfig+0xb0>
 8003ed4:	4b69      	ldr	r3, [pc, #420]	@ (800407c <HAL_RCC_OscConfig+0x240>)
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	4a68      	ldr	r2, [pc, #416]	@ (800407c <HAL_RCC_OscConfig+0x240>)
 8003eda:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003ede:	6013      	str	r3, [r2, #0]
 8003ee0:	4b66      	ldr	r3, [pc, #408]	@ (800407c <HAL_RCC_OscConfig+0x240>)
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	4a65      	ldr	r2, [pc, #404]	@ (800407c <HAL_RCC_OscConfig+0x240>)
 8003ee6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003eea:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	685b      	ldr	r3, [r3, #4]
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d013      	beq.n	8003f1c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ef4:	f7fd fa56 	bl	80013a4 <HAL_GetTick>
 8003ef8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003efa:	e008      	b.n	8003f0e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003efc:	f7fd fa52 	bl	80013a4 <HAL_GetTick>
 8003f00:	4602      	mov	r2, r0
 8003f02:	693b      	ldr	r3, [r7, #16]
 8003f04:	1ad3      	subs	r3, r2, r3
 8003f06:	2b64      	cmp	r3, #100	@ 0x64
 8003f08:	d901      	bls.n	8003f0e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003f0a:	2303      	movs	r3, #3
 8003f0c:	e207      	b.n	800431e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003f0e:	4b5b      	ldr	r3, [pc, #364]	@ (800407c <HAL_RCC_OscConfig+0x240>)
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d0f0      	beq.n	8003efc <HAL_RCC_OscConfig+0xc0>
 8003f1a:	e014      	b.n	8003f46 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f1c:	f7fd fa42 	bl	80013a4 <HAL_GetTick>
 8003f20:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003f22:	e008      	b.n	8003f36 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003f24:	f7fd fa3e 	bl	80013a4 <HAL_GetTick>
 8003f28:	4602      	mov	r2, r0
 8003f2a:	693b      	ldr	r3, [r7, #16]
 8003f2c:	1ad3      	subs	r3, r2, r3
 8003f2e:	2b64      	cmp	r3, #100	@ 0x64
 8003f30:	d901      	bls.n	8003f36 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003f32:	2303      	movs	r3, #3
 8003f34:	e1f3      	b.n	800431e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003f36:	4b51      	ldr	r3, [pc, #324]	@ (800407c <HAL_RCC_OscConfig+0x240>)
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d1f0      	bne.n	8003f24 <HAL_RCC_OscConfig+0xe8>
 8003f42:	e000      	b.n	8003f46 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003f44:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	f003 0302 	and.w	r3, r3, #2
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d063      	beq.n	800401a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003f52:	4b4a      	ldr	r3, [pc, #296]	@ (800407c <HAL_RCC_OscConfig+0x240>)
 8003f54:	689b      	ldr	r3, [r3, #8]
 8003f56:	f003 030c 	and.w	r3, r3, #12
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d00b      	beq.n	8003f76 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003f5e:	4b47      	ldr	r3, [pc, #284]	@ (800407c <HAL_RCC_OscConfig+0x240>)
 8003f60:	689b      	ldr	r3, [r3, #8]
 8003f62:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003f66:	2b08      	cmp	r3, #8
 8003f68:	d11c      	bne.n	8003fa4 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003f6a:	4b44      	ldr	r3, [pc, #272]	@ (800407c <HAL_RCC_OscConfig+0x240>)
 8003f6c:	685b      	ldr	r3, [r3, #4]
 8003f6e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d116      	bne.n	8003fa4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003f76:	4b41      	ldr	r3, [pc, #260]	@ (800407c <HAL_RCC_OscConfig+0x240>)
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	f003 0302 	and.w	r3, r3, #2
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d005      	beq.n	8003f8e <HAL_RCC_OscConfig+0x152>
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	68db      	ldr	r3, [r3, #12]
 8003f86:	2b01      	cmp	r3, #1
 8003f88:	d001      	beq.n	8003f8e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003f8a:	2301      	movs	r3, #1
 8003f8c:	e1c7      	b.n	800431e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003f8e:	4b3b      	ldr	r3, [pc, #236]	@ (800407c <HAL_RCC_OscConfig+0x240>)
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	691b      	ldr	r3, [r3, #16]
 8003f9a:	00db      	lsls	r3, r3, #3
 8003f9c:	4937      	ldr	r1, [pc, #220]	@ (800407c <HAL_RCC_OscConfig+0x240>)
 8003f9e:	4313      	orrs	r3, r2
 8003fa0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003fa2:	e03a      	b.n	800401a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	68db      	ldr	r3, [r3, #12]
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	d020      	beq.n	8003fee <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003fac:	4b34      	ldr	r3, [pc, #208]	@ (8004080 <HAL_RCC_OscConfig+0x244>)
 8003fae:	2201      	movs	r2, #1
 8003fb0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003fb2:	f7fd f9f7 	bl	80013a4 <HAL_GetTick>
 8003fb6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003fb8:	e008      	b.n	8003fcc <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003fba:	f7fd f9f3 	bl	80013a4 <HAL_GetTick>
 8003fbe:	4602      	mov	r2, r0
 8003fc0:	693b      	ldr	r3, [r7, #16]
 8003fc2:	1ad3      	subs	r3, r2, r3
 8003fc4:	2b02      	cmp	r3, #2
 8003fc6:	d901      	bls.n	8003fcc <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003fc8:	2303      	movs	r3, #3
 8003fca:	e1a8      	b.n	800431e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003fcc:	4b2b      	ldr	r3, [pc, #172]	@ (800407c <HAL_RCC_OscConfig+0x240>)
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	f003 0302 	and.w	r3, r3, #2
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d0f0      	beq.n	8003fba <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003fd8:	4b28      	ldr	r3, [pc, #160]	@ (800407c <HAL_RCC_OscConfig+0x240>)
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	691b      	ldr	r3, [r3, #16]
 8003fe4:	00db      	lsls	r3, r3, #3
 8003fe6:	4925      	ldr	r1, [pc, #148]	@ (800407c <HAL_RCC_OscConfig+0x240>)
 8003fe8:	4313      	orrs	r3, r2
 8003fea:	600b      	str	r3, [r1, #0]
 8003fec:	e015      	b.n	800401a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003fee:	4b24      	ldr	r3, [pc, #144]	@ (8004080 <HAL_RCC_OscConfig+0x244>)
 8003ff0:	2200      	movs	r2, #0
 8003ff2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ff4:	f7fd f9d6 	bl	80013a4 <HAL_GetTick>
 8003ff8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003ffa:	e008      	b.n	800400e <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003ffc:	f7fd f9d2 	bl	80013a4 <HAL_GetTick>
 8004000:	4602      	mov	r2, r0
 8004002:	693b      	ldr	r3, [r7, #16]
 8004004:	1ad3      	subs	r3, r2, r3
 8004006:	2b02      	cmp	r3, #2
 8004008:	d901      	bls.n	800400e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800400a:	2303      	movs	r3, #3
 800400c:	e187      	b.n	800431e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800400e:	4b1b      	ldr	r3, [pc, #108]	@ (800407c <HAL_RCC_OscConfig+0x240>)
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	f003 0302 	and.w	r3, r3, #2
 8004016:	2b00      	cmp	r3, #0
 8004018:	d1f0      	bne.n	8003ffc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	f003 0308 	and.w	r3, r3, #8
 8004022:	2b00      	cmp	r3, #0
 8004024:	d036      	beq.n	8004094 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	695b      	ldr	r3, [r3, #20]
 800402a:	2b00      	cmp	r3, #0
 800402c:	d016      	beq.n	800405c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800402e:	4b15      	ldr	r3, [pc, #84]	@ (8004084 <HAL_RCC_OscConfig+0x248>)
 8004030:	2201      	movs	r2, #1
 8004032:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004034:	f7fd f9b6 	bl	80013a4 <HAL_GetTick>
 8004038:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800403a:	e008      	b.n	800404e <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800403c:	f7fd f9b2 	bl	80013a4 <HAL_GetTick>
 8004040:	4602      	mov	r2, r0
 8004042:	693b      	ldr	r3, [r7, #16]
 8004044:	1ad3      	subs	r3, r2, r3
 8004046:	2b02      	cmp	r3, #2
 8004048:	d901      	bls.n	800404e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800404a:	2303      	movs	r3, #3
 800404c:	e167      	b.n	800431e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800404e:	4b0b      	ldr	r3, [pc, #44]	@ (800407c <HAL_RCC_OscConfig+0x240>)
 8004050:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004052:	f003 0302 	and.w	r3, r3, #2
 8004056:	2b00      	cmp	r3, #0
 8004058:	d0f0      	beq.n	800403c <HAL_RCC_OscConfig+0x200>
 800405a:	e01b      	b.n	8004094 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800405c:	4b09      	ldr	r3, [pc, #36]	@ (8004084 <HAL_RCC_OscConfig+0x248>)
 800405e:	2200      	movs	r2, #0
 8004060:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004062:	f7fd f99f 	bl	80013a4 <HAL_GetTick>
 8004066:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004068:	e00e      	b.n	8004088 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800406a:	f7fd f99b 	bl	80013a4 <HAL_GetTick>
 800406e:	4602      	mov	r2, r0
 8004070:	693b      	ldr	r3, [r7, #16]
 8004072:	1ad3      	subs	r3, r2, r3
 8004074:	2b02      	cmp	r3, #2
 8004076:	d907      	bls.n	8004088 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004078:	2303      	movs	r3, #3
 800407a:	e150      	b.n	800431e <HAL_RCC_OscConfig+0x4e2>
 800407c:	40023800 	.word	0x40023800
 8004080:	42470000 	.word	0x42470000
 8004084:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004088:	4b88      	ldr	r3, [pc, #544]	@ (80042ac <HAL_RCC_OscConfig+0x470>)
 800408a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800408c:	f003 0302 	and.w	r3, r3, #2
 8004090:	2b00      	cmp	r3, #0
 8004092:	d1ea      	bne.n	800406a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	f003 0304 	and.w	r3, r3, #4
 800409c:	2b00      	cmp	r3, #0
 800409e:	f000 8097 	beq.w	80041d0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80040a2:	2300      	movs	r3, #0
 80040a4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80040a6:	4b81      	ldr	r3, [pc, #516]	@ (80042ac <HAL_RCC_OscConfig+0x470>)
 80040a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040aa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d10f      	bne.n	80040d2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80040b2:	2300      	movs	r3, #0
 80040b4:	60bb      	str	r3, [r7, #8]
 80040b6:	4b7d      	ldr	r3, [pc, #500]	@ (80042ac <HAL_RCC_OscConfig+0x470>)
 80040b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040ba:	4a7c      	ldr	r2, [pc, #496]	@ (80042ac <HAL_RCC_OscConfig+0x470>)
 80040bc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80040c0:	6413      	str	r3, [r2, #64]	@ 0x40
 80040c2:	4b7a      	ldr	r3, [pc, #488]	@ (80042ac <HAL_RCC_OscConfig+0x470>)
 80040c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040c6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80040ca:	60bb      	str	r3, [r7, #8]
 80040cc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80040ce:	2301      	movs	r3, #1
 80040d0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80040d2:	4b77      	ldr	r3, [pc, #476]	@ (80042b0 <HAL_RCC_OscConfig+0x474>)
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d118      	bne.n	8004110 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80040de:	4b74      	ldr	r3, [pc, #464]	@ (80042b0 <HAL_RCC_OscConfig+0x474>)
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	4a73      	ldr	r2, [pc, #460]	@ (80042b0 <HAL_RCC_OscConfig+0x474>)
 80040e4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80040e8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80040ea:	f7fd f95b 	bl	80013a4 <HAL_GetTick>
 80040ee:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80040f0:	e008      	b.n	8004104 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80040f2:	f7fd f957 	bl	80013a4 <HAL_GetTick>
 80040f6:	4602      	mov	r2, r0
 80040f8:	693b      	ldr	r3, [r7, #16]
 80040fa:	1ad3      	subs	r3, r2, r3
 80040fc:	2b02      	cmp	r3, #2
 80040fe:	d901      	bls.n	8004104 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004100:	2303      	movs	r3, #3
 8004102:	e10c      	b.n	800431e <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004104:	4b6a      	ldr	r3, [pc, #424]	@ (80042b0 <HAL_RCC_OscConfig+0x474>)
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800410c:	2b00      	cmp	r3, #0
 800410e:	d0f0      	beq.n	80040f2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	689b      	ldr	r3, [r3, #8]
 8004114:	2b01      	cmp	r3, #1
 8004116:	d106      	bne.n	8004126 <HAL_RCC_OscConfig+0x2ea>
 8004118:	4b64      	ldr	r3, [pc, #400]	@ (80042ac <HAL_RCC_OscConfig+0x470>)
 800411a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800411c:	4a63      	ldr	r2, [pc, #396]	@ (80042ac <HAL_RCC_OscConfig+0x470>)
 800411e:	f043 0301 	orr.w	r3, r3, #1
 8004122:	6713      	str	r3, [r2, #112]	@ 0x70
 8004124:	e01c      	b.n	8004160 <HAL_RCC_OscConfig+0x324>
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	689b      	ldr	r3, [r3, #8]
 800412a:	2b05      	cmp	r3, #5
 800412c:	d10c      	bne.n	8004148 <HAL_RCC_OscConfig+0x30c>
 800412e:	4b5f      	ldr	r3, [pc, #380]	@ (80042ac <HAL_RCC_OscConfig+0x470>)
 8004130:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004132:	4a5e      	ldr	r2, [pc, #376]	@ (80042ac <HAL_RCC_OscConfig+0x470>)
 8004134:	f043 0304 	orr.w	r3, r3, #4
 8004138:	6713      	str	r3, [r2, #112]	@ 0x70
 800413a:	4b5c      	ldr	r3, [pc, #368]	@ (80042ac <HAL_RCC_OscConfig+0x470>)
 800413c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800413e:	4a5b      	ldr	r2, [pc, #364]	@ (80042ac <HAL_RCC_OscConfig+0x470>)
 8004140:	f043 0301 	orr.w	r3, r3, #1
 8004144:	6713      	str	r3, [r2, #112]	@ 0x70
 8004146:	e00b      	b.n	8004160 <HAL_RCC_OscConfig+0x324>
 8004148:	4b58      	ldr	r3, [pc, #352]	@ (80042ac <HAL_RCC_OscConfig+0x470>)
 800414a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800414c:	4a57      	ldr	r2, [pc, #348]	@ (80042ac <HAL_RCC_OscConfig+0x470>)
 800414e:	f023 0301 	bic.w	r3, r3, #1
 8004152:	6713      	str	r3, [r2, #112]	@ 0x70
 8004154:	4b55      	ldr	r3, [pc, #340]	@ (80042ac <HAL_RCC_OscConfig+0x470>)
 8004156:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004158:	4a54      	ldr	r2, [pc, #336]	@ (80042ac <HAL_RCC_OscConfig+0x470>)
 800415a:	f023 0304 	bic.w	r3, r3, #4
 800415e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	689b      	ldr	r3, [r3, #8]
 8004164:	2b00      	cmp	r3, #0
 8004166:	d015      	beq.n	8004194 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004168:	f7fd f91c 	bl	80013a4 <HAL_GetTick>
 800416c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800416e:	e00a      	b.n	8004186 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004170:	f7fd f918 	bl	80013a4 <HAL_GetTick>
 8004174:	4602      	mov	r2, r0
 8004176:	693b      	ldr	r3, [r7, #16]
 8004178:	1ad3      	subs	r3, r2, r3
 800417a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800417e:	4293      	cmp	r3, r2
 8004180:	d901      	bls.n	8004186 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004182:	2303      	movs	r3, #3
 8004184:	e0cb      	b.n	800431e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004186:	4b49      	ldr	r3, [pc, #292]	@ (80042ac <HAL_RCC_OscConfig+0x470>)
 8004188:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800418a:	f003 0302 	and.w	r3, r3, #2
 800418e:	2b00      	cmp	r3, #0
 8004190:	d0ee      	beq.n	8004170 <HAL_RCC_OscConfig+0x334>
 8004192:	e014      	b.n	80041be <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004194:	f7fd f906 	bl	80013a4 <HAL_GetTick>
 8004198:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800419a:	e00a      	b.n	80041b2 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800419c:	f7fd f902 	bl	80013a4 <HAL_GetTick>
 80041a0:	4602      	mov	r2, r0
 80041a2:	693b      	ldr	r3, [r7, #16]
 80041a4:	1ad3      	subs	r3, r2, r3
 80041a6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80041aa:	4293      	cmp	r3, r2
 80041ac:	d901      	bls.n	80041b2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80041ae:	2303      	movs	r3, #3
 80041b0:	e0b5      	b.n	800431e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80041b2:	4b3e      	ldr	r3, [pc, #248]	@ (80042ac <HAL_RCC_OscConfig+0x470>)
 80041b4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80041b6:	f003 0302 	and.w	r3, r3, #2
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d1ee      	bne.n	800419c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80041be:	7dfb      	ldrb	r3, [r7, #23]
 80041c0:	2b01      	cmp	r3, #1
 80041c2:	d105      	bne.n	80041d0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80041c4:	4b39      	ldr	r3, [pc, #228]	@ (80042ac <HAL_RCC_OscConfig+0x470>)
 80041c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041c8:	4a38      	ldr	r2, [pc, #224]	@ (80042ac <HAL_RCC_OscConfig+0x470>)
 80041ca:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80041ce:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	699b      	ldr	r3, [r3, #24]
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	f000 80a1 	beq.w	800431c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80041da:	4b34      	ldr	r3, [pc, #208]	@ (80042ac <HAL_RCC_OscConfig+0x470>)
 80041dc:	689b      	ldr	r3, [r3, #8]
 80041de:	f003 030c 	and.w	r3, r3, #12
 80041e2:	2b08      	cmp	r3, #8
 80041e4:	d05c      	beq.n	80042a0 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	699b      	ldr	r3, [r3, #24]
 80041ea:	2b02      	cmp	r3, #2
 80041ec:	d141      	bne.n	8004272 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80041ee:	4b31      	ldr	r3, [pc, #196]	@ (80042b4 <HAL_RCC_OscConfig+0x478>)
 80041f0:	2200      	movs	r2, #0
 80041f2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80041f4:	f7fd f8d6 	bl	80013a4 <HAL_GetTick>
 80041f8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80041fa:	e008      	b.n	800420e <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80041fc:	f7fd f8d2 	bl	80013a4 <HAL_GetTick>
 8004200:	4602      	mov	r2, r0
 8004202:	693b      	ldr	r3, [r7, #16]
 8004204:	1ad3      	subs	r3, r2, r3
 8004206:	2b02      	cmp	r3, #2
 8004208:	d901      	bls.n	800420e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800420a:	2303      	movs	r3, #3
 800420c:	e087      	b.n	800431e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800420e:	4b27      	ldr	r3, [pc, #156]	@ (80042ac <HAL_RCC_OscConfig+0x470>)
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004216:	2b00      	cmp	r3, #0
 8004218:	d1f0      	bne.n	80041fc <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	69da      	ldr	r2, [r3, #28]
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	6a1b      	ldr	r3, [r3, #32]
 8004222:	431a      	orrs	r2, r3
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004228:	019b      	lsls	r3, r3, #6
 800422a:	431a      	orrs	r2, r3
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004230:	085b      	lsrs	r3, r3, #1
 8004232:	3b01      	subs	r3, #1
 8004234:	041b      	lsls	r3, r3, #16
 8004236:	431a      	orrs	r2, r3
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800423c:	061b      	lsls	r3, r3, #24
 800423e:	491b      	ldr	r1, [pc, #108]	@ (80042ac <HAL_RCC_OscConfig+0x470>)
 8004240:	4313      	orrs	r3, r2
 8004242:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004244:	4b1b      	ldr	r3, [pc, #108]	@ (80042b4 <HAL_RCC_OscConfig+0x478>)
 8004246:	2201      	movs	r2, #1
 8004248:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800424a:	f7fd f8ab 	bl	80013a4 <HAL_GetTick>
 800424e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004250:	e008      	b.n	8004264 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004252:	f7fd f8a7 	bl	80013a4 <HAL_GetTick>
 8004256:	4602      	mov	r2, r0
 8004258:	693b      	ldr	r3, [r7, #16]
 800425a:	1ad3      	subs	r3, r2, r3
 800425c:	2b02      	cmp	r3, #2
 800425e:	d901      	bls.n	8004264 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004260:	2303      	movs	r3, #3
 8004262:	e05c      	b.n	800431e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004264:	4b11      	ldr	r3, [pc, #68]	@ (80042ac <HAL_RCC_OscConfig+0x470>)
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800426c:	2b00      	cmp	r3, #0
 800426e:	d0f0      	beq.n	8004252 <HAL_RCC_OscConfig+0x416>
 8004270:	e054      	b.n	800431c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004272:	4b10      	ldr	r3, [pc, #64]	@ (80042b4 <HAL_RCC_OscConfig+0x478>)
 8004274:	2200      	movs	r2, #0
 8004276:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004278:	f7fd f894 	bl	80013a4 <HAL_GetTick>
 800427c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800427e:	e008      	b.n	8004292 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004280:	f7fd f890 	bl	80013a4 <HAL_GetTick>
 8004284:	4602      	mov	r2, r0
 8004286:	693b      	ldr	r3, [r7, #16]
 8004288:	1ad3      	subs	r3, r2, r3
 800428a:	2b02      	cmp	r3, #2
 800428c:	d901      	bls.n	8004292 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800428e:	2303      	movs	r3, #3
 8004290:	e045      	b.n	800431e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004292:	4b06      	ldr	r3, [pc, #24]	@ (80042ac <HAL_RCC_OscConfig+0x470>)
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800429a:	2b00      	cmp	r3, #0
 800429c:	d1f0      	bne.n	8004280 <HAL_RCC_OscConfig+0x444>
 800429e:	e03d      	b.n	800431c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	699b      	ldr	r3, [r3, #24]
 80042a4:	2b01      	cmp	r3, #1
 80042a6:	d107      	bne.n	80042b8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80042a8:	2301      	movs	r3, #1
 80042aa:	e038      	b.n	800431e <HAL_RCC_OscConfig+0x4e2>
 80042ac:	40023800 	.word	0x40023800
 80042b0:	40007000 	.word	0x40007000
 80042b4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80042b8:	4b1b      	ldr	r3, [pc, #108]	@ (8004328 <HAL_RCC_OscConfig+0x4ec>)
 80042ba:	685b      	ldr	r3, [r3, #4]
 80042bc:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	699b      	ldr	r3, [r3, #24]
 80042c2:	2b01      	cmp	r3, #1
 80042c4:	d028      	beq.n	8004318 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80042d0:	429a      	cmp	r2, r3
 80042d2:	d121      	bne.n	8004318 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80042de:	429a      	cmp	r2, r3
 80042e0:	d11a      	bne.n	8004318 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80042e2:	68fa      	ldr	r2, [r7, #12]
 80042e4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80042e8:	4013      	ands	r3, r2
 80042ea:	687a      	ldr	r2, [r7, #4]
 80042ec:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80042ee:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80042f0:	4293      	cmp	r3, r2
 80042f2:	d111      	bne.n	8004318 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80042fe:	085b      	lsrs	r3, r3, #1
 8004300:	3b01      	subs	r3, #1
 8004302:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004304:	429a      	cmp	r2, r3
 8004306:	d107      	bne.n	8004318 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004312:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004314:	429a      	cmp	r2, r3
 8004316:	d001      	beq.n	800431c <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004318:	2301      	movs	r3, #1
 800431a:	e000      	b.n	800431e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800431c:	2300      	movs	r3, #0
}
 800431e:	4618      	mov	r0, r3
 8004320:	3718      	adds	r7, #24
 8004322:	46bd      	mov	sp, r7
 8004324:	bd80      	pop	{r7, pc}
 8004326:	bf00      	nop
 8004328:	40023800 	.word	0x40023800

0800432c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800432c:	b580      	push	{r7, lr}
 800432e:	b084      	sub	sp, #16
 8004330:	af00      	add	r7, sp, #0
 8004332:	6078      	str	r0, [r7, #4]
 8004334:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	2b00      	cmp	r3, #0
 800433a:	d101      	bne.n	8004340 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800433c:	2301      	movs	r3, #1
 800433e:	e0cc      	b.n	80044da <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004340:	4b68      	ldr	r3, [pc, #416]	@ (80044e4 <HAL_RCC_ClockConfig+0x1b8>)
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	f003 0307 	and.w	r3, r3, #7
 8004348:	683a      	ldr	r2, [r7, #0]
 800434a:	429a      	cmp	r2, r3
 800434c:	d90c      	bls.n	8004368 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800434e:	4b65      	ldr	r3, [pc, #404]	@ (80044e4 <HAL_RCC_ClockConfig+0x1b8>)
 8004350:	683a      	ldr	r2, [r7, #0]
 8004352:	b2d2      	uxtb	r2, r2
 8004354:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004356:	4b63      	ldr	r3, [pc, #396]	@ (80044e4 <HAL_RCC_ClockConfig+0x1b8>)
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	f003 0307 	and.w	r3, r3, #7
 800435e:	683a      	ldr	r2, [r7, #0]
 8004360:	429a      	cmp	r2, r3
 8004362:	d001      	beq.n	8004368 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004364:	2301      	movs	r3, #1
 8004366:	e0b8      	b.n	80044da <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	f003 0302 	and.w	r3, r3, #2
 8004370:	2b00      	cmp	r3, #0
 8004372:	d020      	beq.n	80043b6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	f003 0304 	and.w	r3, r3, #4
 800437c:	2b00      	cmp	r3, #0
 800437e:	d005      	beq.n	800438c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004380:	4b59      	ldr	r3, [pc, #356]	@ (80044e8 <HAL_RCC_ClockConfig+0x1bc>)
 8004382:	689b      	ldr	r3, [r3, #8]
 8004384:	4a58      	ldr	r2, [pc, #352]	@ (80044e8 <HAL_RCC_ClockConfig+0x1bc>)
 8004386:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800438a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	f003 0308 	and.w	r3, r3, #8
 8004394:	2b00      	cmp	r3, #0
 8004396:	d005      	beq.n	80043a4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004398:	4b53      	ldr	r3, [pc, #332]	@ (80044e8 <HAL_RCC_ClockConfig+0x1bc>)
 800439a:	689b      	ldr	r3, [r3, #8]
 800439c:	4a52      	ldr	r2, [pc, #328]	@ (80044e8 <HAL_RCC_ClockConfig+0x1bc>)
 800439e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80043a2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80043a4:	4b50      	ldr	r3, [pc, #320]	@ (80044e8 <HAL_RCC_ClockConfig+0x1bc>)
 80043a6:	689b      	ldr	r3, [r3, #8]
 80043a8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	689b      	ldr	r3, [r3, #8]
 80043b0:	494d      	ldr	r1, [pc, #308]	@ (80044e8 <HAL_RCC_ClockConfig+0x1bc>)
 80043b2:	4313      	orrs	r3, r2
 80043b4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	f003 0301 	and.w	r3, r3, #1
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d044      	beq.n	800444c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	685b      	ldr	r3, [r3, #4]
 80043c6:	2b01      	cmp	r3, #1
 80043c8:	d107      	bne.n	80043da <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80043ca:	4b47      	ldr	r3, [pc, #284]	@ (80044e8 <HAL_RCC_ClockConfig+0x1bc>)
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d119      	bne.n	800440a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80043d6:	2301      	movs	r3, #1
 80043d8:	e07f      	b.n	80044da <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	685b      	ldr	r3, [r3, #4]
 80043de:	2b02      	cmp	r3, #2
 80043e0:	d003      	beq.n	80043ea <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80043e6:	2b03      	cmp	r3, #3
 80043e8:	d107      	bne.n	80043fa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80043ea:	4b3f      	ldr	r3, [pc, #252]	@ (80044e8 <HAL_RCC_ClockConfig+0x1bc>)
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	d109      	bne.n	800440a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80043f6:	2301      	movs	r3, #1
 80043f8:	e06f      	b.n	80044da <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80043fa:	4b3b      	ldr	r3, [pc, #236]	@ (80044e8 <HAL_RCC_ClockConfig+0x1bc>)
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	f003 0302 	and.w	r3, r3, #2
 8004402:	2b00      	cmp	r3, #0
 8004404:	d101      	bne.n	800440a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004406:	2301      	movs	r3, #1
 8004408:	e067      	b.n	80044da <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800440a:	4b37      	ldr	r3, [pc, #220]	@ (80044e8 <HAL_RCC_ClockConfig+0x1bc>)
 800440c:	689b      	ldr	r3, [r3, #8]
 800440e:	f023 0203 	bic.w	r2, r3, #3
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	685b      	ldr	r3, [r3, #4]
 8004416:	4934      	ldr	r1, [pc, #208]	@ (80044e8 <HAL_RCC_ClockConfig+0x1bc>)
 8004418:	4313      	orrs	r3, r2
 800441a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800441c:	f7fc ffc2 	bl	80013a4 <HAL_GetTick>
 8004420:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004422:	e00a      	b.n	800443a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004424:	f7fc ffbe 	bl	80013a4 <HAL_GetTick>
 8004428:	4602      	mov	r2, r0
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	1ad3      	subs	r3, r2, r3
 800442e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004432:	4293      	cmp	r3, r2
 8004434:	d901      	bls.n	800443a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004436:	2303      	movs	r3, #3
 8004438:	e04f      	b.n	80044da <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800443a:	4b2b      	ldr	r3, [pc, #172]	@ (80044e8 <HAL_RCC_ClockConfig+0x1bc>)
 800443c:	689b      	ldr	r3, [r3, #8]
 800443e:	f003 020c 	and.w	r2, r3, #12
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	685b      	ldr	r3, [r3, #4]
 8004446:	009b      	lsls	r3, r3, #2
 8004448:	429a      	cmp	r2, r3
 800444a:	d1eb      	bne.n	8004424 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800444c:	4b25      	ldr	r3, [pc, #148]	@ (80044e4 <HAL_RCC_ClockConfig+0x1b8>)
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	f003 0307 	and.w	r3, r3, #7
 8004454:	683a      	ldr	r2, [r7, #0]
 8004456:	429a      	cmp	r2, r3
 8004458:	d20c      	bcs.n	8004474 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800445a:	4b22      	ldr	r3, [pc, #136]	@ (80044e4 <HAL_RCC_ClockConfig+0x1b8>)
 800445c:	683a      	ldr	r2, [r7, #0]
 800445e:	b2d2      	uxtb	r2, r2
 8004460:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004462:	4b20      	ldr	r3, [pc, #128]	@ (80044e4 <HAL_RCC_ClockConfig+0x1b8>)
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	f003 0307 	and.w	r3, r3, #7
 800446a:	683a      	ldr	r2, [r7, #0]
 800446c:	429a      	cmp	r2, r3
 800446e:	d001      	beq.n	8004474 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004470:	2301      	movs	r3, #1
 8004472:	e032      	b.n	80044da <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	f003 0304 	and.w	r3, r3, #4
 800447c:	2b00      	cmp	r3, #0
 800447e:	d008      	beq.n	8004492 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004480:	4b19      	ldr	r3, [pc, #100]	@ (80044e8 <HAL_RCC_ClockConfig+0x1bc>)
 8004482:	689b      	ldr	r3, [r3, #8]
 8004484:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	68db      	ldr	r3, [r3, #12]
 800448c:	4916      	ldr	r1, [pc, #88]	@ (80044e8 <HAL_RCC_ClockConfig+0x1bc>)
 800448e:	4313      	orrs	r3, r2
 8004490:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	f003 0308 	and.w	r3, r3, #8
 800449a:	2b00      	cmp	r3, #0
 800449c:	d009      	beq.n	80044b2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800449e:	4b12      	ldr	r3, [pc, #72]	@ (80044e8 <HAL_RCC_ClockConfig+0x1bc>)
 80044a0:	689b      	ldr	r3, [r3, #8]
 80044a2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	691b      	ldr	r3, [r3, #16]
 80044aa:	00db      	lsls	r3, r3, #3
 80044ac:	490e      	ldr	r1, [pc, #56]	@ (80044e8 <HAL_RCC_ClockConfig+0x1bc>)
 80044ae:	4313      	orrs	r3, r2
 80044b0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80044b2:	f000 f821 	bl	80044f8 <HAL_RCC_GetSysClockFreq>
 80044b6:	4602      	mov	r2, r0
 80044b8:	4b0b      	ldr	r3, [pc, #44]	@ (80044e8 <HAL_RCC_ClockConfig+0x1bc>)
 80044ba:	689b      	ldr	r3, [r3, #8]
 80044bc:	091b      	lsrs	r3, r3, #4
 80044be:	f003 030f 	and.w	r3, r3, #15
 80044c2:	490a      	ldr	r1, [pc, #40]	@ (80044ec <HAL_RCC_ClockConfig+0x1c0>)
 80044c4:	5ccb      	ldrb	r3, [r1, r3]
 80044c6:	fa22 f303 	lsr.w	r3, r2, r3
 80044ca:	4a09      	ldr	r2, [pc, #36]	@ (80044f0 <HAL_RCC_ClockConfig+0x1c4>)
 80044cc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80044ce:	4b09      	ldr	r3, [pc, #36]	@ (80044f4 <HAL_RCC_ClockConfig+0x1c8>)
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	4618      	mov	r0, r3
 80044d4:	f7fc ff22 	bl	800131c <HAL_InitTick>

  return HAL_OK;
 80044d8:	2300      	movs	r3, #0
}
 80044da:	4618      	mov	r0, r3
 80044dc:	3710      	adds	r7, #16
 80044de:	46bd      	mov	sp, r7
 80044e0:	bd80      	pop	{r7, pc}
 80044e2:	bf00      	nop
 80044e4:	40023c00 	.word	0x40023c00
 80044e8:	40023800 	.word	0x40023800
 80044ec:	08008fa8 	.word	0x08008fa8
 80044f0:	20000000 	.word	0x20000000
 80044f4:	20000004 	.word	0x20000004

080044f8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80044f8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80044fc:	b094      	sub	sp, #80	@ 0x50
 80044fe:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004500:	2300      	movs	r3, #0
 8004502:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8004504:	2300      	movs	r3, #0
 8004506:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8004508:	2300      	movs	r3, #0
 800450a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 800450c:	2300      	movs	r3, #0
 800450e:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004510:	4b79      	ldr	r3, [pc, #484]	@ (80046f8 <HAL_RCC_GetSysClockFreq+0x200>)
 8004512:	689b      	ldr	r3, [r3, #8]
 8004514:	f003 030c 	and.w	r3, r3, #12
 8004518:	2b08      	cmp	r3, #8
 800451a:	d00d      	beq.n	8004538 <HAL_RCC_GetSysClockFreq+0x40>
 800451c:	2b08      	cmp	r3, #8
 800451e:	f200 80e1 	bhi.w	80046e4 <HAL_RCC_GetSysClockFreq+0x1ec>
 8004522:	2b00      	cmp	r3, #0
 8004524:	d002      	beq.n	800452c <HAL_RCC_GetSysClockFreq+0x34>
 8004526:	2b04      	cmp	r3, #4
 8004528:	d003      	beq.n	8004532 <HAL_RCC_GetSysClockFreq+0x3a>
 800452a:	e0db      	b.n	80046e4 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800452c:	4b73      	ldr	r3, [pc, #460]	@ (80046fc <HAL_RCC_GetSysClockFreq+0x204>)
 800452e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004530:	e0db      	b.n	80046ea <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004532:	4b73      	ldr	r3, [pc, #460]	@ (8004700 <HAL_RCC_GetSysClockFreq+0x208>)
 8004534:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004536:	e0d8      	b.n	80046ea <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004538:	4b6f      	ldr	r3, [pc, #444]	@ (80046f8 <HAL_RCC_GetSysClockFreq+0x200>)
 800453a:	685b      	ldr	r3, [r3, #4]
 800453c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004540:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004542:	4b6d      	ldr	r3, [pc, #436]	@ (80046f8 <HAL_RCC_GetSysClockFreq+0x200>)
 8004544:	685b      	ldr	r3, [r3, #4]
 8004546:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800454a:	2b00      	cmp	r3, #0
 800454c:	d063      	beq.n	8004616 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800454e:	4b6a      	ldr	r3, [pc, #424]	@ (80046f8 <HAL_RCC_GetSysClockFreq+0x200>)
 8004550:	685b      	ldr	r3, [r3, #4]
 8004552:	099b      	lsrs	r3, r3, #6
 8004554:	2200      	movs	r2, #0
 8004556:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004558:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800455a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800455c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004560:	633b      	str	r3, [r7, #48]	@ 0x30
 8004562:	2300      	movs	r3, #0
 8004564:	637b      	str	r3, [r7, #52]	@ 0x34
 8004566:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800456a:	4622      	mov	r2, r4
 800456c:	462b      	mov	r3, r5
 800456e:	f04f 0000 	mov.w	r0, #0
 8004572:	f04f 0100 	mov.w	r1, #0
 8004576:	0159      	lsls	r1, r3, #5
 8004578:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800457c:	0150      	lsls	r0, r2, #5
 800457e:	4602      	mov	r2, r0
 8004580:	460b      	mov	r3, r1
 8004582:	4621      	mov	r1, r4
 8004584:	1a51      	subs	r1, r2, r1
 8004586:	6139      	str	r1, [r7, #16]
 8004588:	4629      	mov	r1, r5
 800458a:	eb63 0301 	sbc.w	r3, r3, r1
 800458e:	617b      	str	r3, [r7, #20]
 8004590:	f04f 0200 	mov.w	r2, #0
 8004594:	f04f 0300 	mov.w	r3, #0
 8004598:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800459c:	4659      	mov	r1, fp
 800459e:	018b      	lsls	r3, r1, #6
 80045a0:	4651      	mov	r1, sl
 80045a2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80045a6:	4651      	mov	r1, sl
 80045a8:	018a      	lsls	r2, r1, #6
 80045aa:	4651      	mov	r1, sl
 80045ac:	ebb2 0801 	subs.w	r8, r2, r1
 80045b0:	4659      	mov	r1, fp
 80045b2:	eb63 0901 	sbc.w	r9, r3, r1
 80045b6:	f04f 0200 	mov.w	r2, #0
 80045ba:	f04f 0300 	mov.w	r3, #0
 80045be:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80045c2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80045c6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80045ca:	4690      	mov	r8, r2
 80045cc:	4699      	mov	r9, r3
 80045ce:	4623      	mov	r3, r4
 80045d0:	eb18 0303 	adds.w	r3, r8, r3
 80045d4:	60bb      	str	r3, [r7, #8]
 80045d6:	462b      	mov	r3, r5
 80045d8:	eb49 0303 	adc.w	r3, r9, r3
 80045dc:	60fb      	str	r3, [r7, #12]
 80045de:	f04f 0200 	mov.w	r2, #0
 80045e2:	f04f 0300 	mov.w	r3, #0
 80045e6:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80045ea:	4629      	mov	r1, r5
 80045ec:	024b      	lsls	r3, r1, #9
 80045ee:	4621      	mov	r1, r4
 80045f0:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80045f4:	4621      	mov	r1, r4
 80045f6:	024a      	lsls	r2, r1, #9
 80045f8:	4610      	mov	r0, r2
 80045fa:	4619      	mov	r1, r3
 80045fc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80045fe:	2200      	movs	r2, #0
 8004600:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004602:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004604:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004608:	f7fb fdde 	bl	80001c8 <__aeabi_uldivmod>
 800460c:	4602      	mov	r2, r0
 800460e:	460b      	mov	r3, r1
 8004610:	4613      	mov	r3, r2
 8004612:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004614:	e058      	b.n	80046c8 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004616:	4b38      	ldr	r3, [pc, #224]	@ (80046f8 <HAL_RCC_GetSysClockFreq+0x200>)
 8004618:	685b      	ldr	r3, [r3, #4]
 800461a:	099b      	lsrs	r3, r3, #6
 800461c:	2200      	movs	r2, #0
 800461e:	4618      	mov	r0, r3
 8004620:	4611      	mov	r1, r2
 8004622:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004626:	623b      	str	r3, [r7, #32]
 8004628:	2300      	movs	r3, #0
 800462a:	627b      	str	r3, [r7, #36]	@ 0x24
 800462c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004630:	4642      	mov	r2, r8
 8004632:	464b      	mov	r3, r9
 8004634:	f04f 0000 	mov.w	r0, #0
 8004638:	f04f 0100 	mov.w	r1, #0
 800463c:	0159      	lsls	r1, r3, #5
 800463e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004642:	0150      	lsls	r0, r2, #5
 8004644:	4602      	mov	r2, r0
 8004646:	460b      	mov	r3, r1
 8004648:	4641      	mov	r1, r8
 800464a:	ebb2 0a01 	subs.w	sl, r2, r1
 800464e:	4649      	mov	r1, r9
 8004650:	eb63 0b01 	sbc.w	fp, r3, r1
 8004654:	f04f 0200 	mov.w	r2, #0
 8004658:	f04f 0300 	mov.w	r3, #0
 800465c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004660:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004664:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004668:	ebb2 040a 	subs.w	r4, r2, sl
 800466c:	eb63 050b 	sbc.w	r5, r3, fp
 8004670:	f04f 0200 	mov.w	r2, #0
 8004674:	f04f 0300 	mov.w	r3, #0
 8004678:	00eb      	lsls	r3, r5, #3
 800467a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800467e:	00e2      	lsls	r2, r4, #3
 8004680:	4614      	mov	r4, r2
 8004682:	461d      	mov	r5, r3
 8004684:	4643      	mov	r3, r8
 8004686:	18e3      	adds	r3, r4, r3
 8004688:	603b      	str	r3, [r7, #0]
 800468a:	464b      	mov	r3, r9
 800468c:	eb45 0303 	adc.w	r3, r5, r3
 8004690:	607b      	str	r3, [r7, #4]
 8004692:	f04f 0200 	mov.w	r2, #0
 8004696:	f04f 0300 	mov.w	r3, #0
 800469a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800469e:	4629      	mov	r1, r5
 80046a0:	028b      	lsls	r3, r1, #10
 80046a2:	4621      	mov	r1, r4
 80046a4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80046a8:	4621      	mov	r1, r4
 80046aa:	028a      	lsls	r2, r1, #10
 80046ac:	4610      	mov	r0, r2
 80046ae:	4619      	mov	r1, r3
 80046b0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80046b2:	2200      	movs	r2, #0
 80046b4:	61bb      	str	r3, [r7, #24]
 80046b6:	61fa      	str	r2, [r7, #28]
 80046b8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80046bc:	f7fb fd84 	bl	80001c8 <__aeabi_uldivmod>
 80046c0:	4602      	mov	r2, r0
 80046c2:	460b      	mov	r3, r1
 80046c4:	4613      	mov	r3, r2
 80046c6:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80046c8:	4b0b      	ldr	r3, [pc, #44]	@ (80046f8 <HAL_RCC_GetSysClockFreq+0x200>)
 80046ca:	685b      	ldr	r3, [r3, #4]
 80046cc:	0c1b      	lsrs	r3, r3, #16
 80046ce:	f003 0303 	and.w	r3, r3, #3
 80046d2:	3301      	adds	r3, #1
 80046d4:	005b      	lsls	r3, r3, #1
 80046d6:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 80046d8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80046da:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80046dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80046e0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80046e2:	e002      	b.n	80046ea <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80046e4:	4b05      	ldr	r3, [pc, #20]	@ (80046fc <HAL_RCC_GetSysClockFreq+0x204>)
 80046e6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80046e8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80046ea:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80046ec:	4618      	mov	r0, r3
 80046ee:	3750      	adds	r7, #80	@ 0x50
 80046f0:	46bd      	mov	sp, r7
 80046f2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80046f6:	bf00      	nop
 80046f8:	40023800 	.word	0x40023800
 80046fc:	00f42400 	.word	0x00f42400
 8004700:	007a1200 	.word	0x007a1200

08004704 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004704:	b480      	push	{r7}
 8004706:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004708:	4b03      	ldr	r3, [pc, #12]	@ (8004718 <HAL_RCC_GetHCLKFreq+0x14>)
 800470a:	681b      	ldr	r3, [r3, #0]
}
 800470c:	4618      	mov	r0, r3
 800470e:	46bd      	mov	sp, r7
 8004710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004714:	4770      	bx	lr
 8004716:	bf00      	nop
 8004718:	20000000 	.word	0x20000000

0800471c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800471c:	b580      	push	{r7, lr}
 800471e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004720:	f7ff fff0 	bl	8004704 <HAL_RCC_GetHCLKFreq>
 8004724:	4602      	mov	r2, r0
 8004726:	4b05      	ldr	r3, [pc, #20]	@ (800473c <HAL_RCC_GetPCLK1Freq+0x20>)
 8004728:	689b      	ldr	r3, [r3, #8]
 800472a:	0a9b      	lsrs	r3, r3, #10
 800472c:	f003 0307 	and.w	r3, r3, #7
 8004730:	4903      	ldr	r1, [pc, #12]	@ (8004740 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004732:	5ccb      	ldrb	r3, [r1, r3]
 8004734:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004738:	4618      	mov	r0, r3
 800473a:	bd80      	pop	{r7, pc}
 800473c:	40023800 	.word	0x40023800
 8004740:	08008fb8 	.word	0x08008fb8

08004744 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004744:	b580      	push	{r7, lr}
 8004746:	b082      	sub	sp, #8
 8004748:	af00      	add	r7, sp, #0
 800474a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	2b00      	cmp	r3, #0
 8004750:	d101      	bne.n	8004756 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004752:	2301      	movs	r3, #1
 8004754:	e07b      	b.n	800484e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800475a:	2b00      	cmp	r3, #0
 800475c:	d108      	bne.n	8004770 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	685b      	ldr	r3, [r3, #4]
 8004762:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004766:	d009      	beq.n	800477c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	2200      	movs	r2, #0
 800476c:	61da      	str	r2, [r3, #28]
 800476e:	e005      	b.n	800477c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	2200      	movs	r2, #0
 8004774:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	2200      	movs	r2, #0
 800477a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	2200      	movs	r2, #0
 8004780:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004788:	b2db      	uxtb	r3, r3
 800478a:	2b00      	cmp	r3, #0
 800478c:	d106      	bne.n	800479c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	2200      	movs	r2, #0
 8004792:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004796:	6878      	ldr	r0, [r7, #4]
 8004798:	f7fc fcaa 	bl	80010f0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	2202      	movs	r2, #2
 80047a0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	681a      	ldr	r2, [r3, #0]
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80047b2:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	685b      	ldr	r3, [r3, #4]
 80047b8:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	689b      	ldr	r3, [r3, #8]
 80047c0:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80047c4:	431a      	orrs	r2, r3
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	68db      	ldr	r3, [r3, #12]
 80047ca:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80047ce:	431a      	orrs	r2, r3
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	691b      	ldr	r3, [r3, #16]
 80047d4:	f003 0302 	and.w	r3, r3, #2
 80047d8:	431a      	orrs	r2, r3
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	695b      	ldr	r3, [r3, #20]
 80047de:	f003 0301 	and.w	r3, r3, #1
 80047e2:	431a      	orrs	r2, r3
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	699b      	ldr	r3, [r3, #24]
 80047e8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80047ec:	431a      	orrs	r2, r3
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	69db      	ldr	r3, [r3, #28]
 80047f2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80047f6:	431a      	orrs	r2, r3
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	6a1b      	ldr	r3, [r3, #32]
 80047fc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004800:	ea42 0103 	orr.w	r1, r2, r3
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004808:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	430a      	orrs	r2, r1
 8004812:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	699b      	ldr	r3, [r3, #24]
 8004818:	0c1b      	lsrs	r3, r3, #16
 800481a:	f003 0104 	and.w	r1, r3, #4
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004822:	f003 0210 	and.w	r2, r3, #16
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	430a      	orrs	r2, r1
 800482c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	69da      	ldr	r2, [r3, #28]
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800483c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	2200      	movs	r2, #0
 8004842:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	2201      	movs	r2, #1
 8004848:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 800484c:	2300      	movs	r3, #0
}
 800484e:	4618      	mov	r0, r3
 8004850:	3708      	adds	r7, #8
 8004852:	46bd      	mov	sp, r7
 8004854:	bd80      	pop	{r7, pc}

08004856 <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004856:	b580      	push	{r7, lr}
 8004858:	b088      	sub	sp, #32
 800485a:	af00      	add	r7, sp, #0
 800485c:	60f8      	str	r0, [r7, #12]
 800485e:	60b9      	str	r1, [r7, #8]
 8004860:	603b      	str	r3, [r7, #0]
 8004862:	4613      	mov	r3, r2
 8004864:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004866:	f7fc fd9d 	bl	80013a4 <HAL_GetTick>
 800486a:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 800486c:	88fb      	ldrh	r3, [r7, #6]
 800486e:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004876:	b2db      	uxtb	r3, r3
 8004878:	2b01      	cmp	r3, #1
 800487a:	d001      	beq.n	8004880 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 800487c:	2302      	movs	r3, #2
 800487e:	e12a      	b.n	8004ad6 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8004880:	68bb      	ldr	r3, [r7, #8]
 8004882:	2b00      	cmp	r3, #0
 8004884:	d002      	beq.n	800488c <HAL_SPI_Transmit+0x36>
 8004886:	88fb      	ldrh	r3, [r7, #6]
 8004888:	2b00      	cmp	r3, #0
 800488a:	d101      	bne.n	8004890 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 800488c:	2301      	movs	r3, #1
 800488e:	e122      	b.n	8004ad6 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004896:	2b01      	cmp	r3, #1
 8004898:	d101      	bne.n	800489e <HAL_SPI_Transmit+0x48>
 800489a:	2302      	movs	r3, #2
 800489c:	e11b      	b.n	8004ad6 <HAL_SPI_Transmit+0x280>
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	2201      	movs	r2, #1
 80048a2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	2203      	movs	r2, #3
 80048aa:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	2200      	movs	r2, #0
 80048b2:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	68ba      	ldr	r2, [r7, #8]
 80048b8:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	88fa      	ldrh	r2, [r7, #6]
 80048be:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	88fa      	ldrh	r2, [r7, #6]
 80048c4:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	2200      	movs	r2, #0
 80048ca:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	2200      	movs	r2, #0
 80048d0:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	2200      	movs	r2, #0
 80048d6:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	2200      	movs	r2, #0
 80048dc:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	2200      	movs	r2, #0
 80048e2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	689b      	ldr	r3, [r3, #8]
 80048e8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80048ec:	d10f      	bne.n	800490e <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	681a      	ldr	r2, [r3, #0]
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80048fc:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	681a      	ldr	r2, [r3, #0]
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800490c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004918:	2b40      	cmp	r3, #64	@ 0x40
 800491a:	d007      	beq.n	800492c <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	681a      	ldr	r2, [r3, #0]
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800492a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	68db      	ldr	r3, [r3, #12]
 8004930:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004934:	d152      	bne.n	80049dc <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	685b      	ldr	r3, [r3, #4]
 800493a:	2b00      	cmp	r3, #0
 800493c:	d002      	beq.n	8004944 <HAL_SPI_Transmit+0xee>
 800493e:	8b7b      	ldrh	r3, [r7, #26]
 8004940:	2b01      	cmp	r3, #1
 8004942:	d145      	bne.n	80049d0 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004948:	881a      	ldrh	r2, [r3, #0]
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004954:	1c9a      	adds	r2, r3, #2
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800495e:	b29b      	uxth	r3, r3
 8004960:	3b01      	subs	r3, #1
 8004962:	b29a      	uxth	r2, r3
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004968:	e032      	b.n	80049d0 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	689b      	ldr	r3, [r3, #8]
 8004970:	f003 0302 	and.w	r3, r3, #2
 8004974:	2b02      	cmp	r3, #2
 8004976:	d112      	bne.n	800499e <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800497c:	881a      	ldrh	r2, [r3, #0]
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004988:	1c9a      	adds	r2, r3, #2
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004992:	b29b      	uxth	r3, r3
 8004994:	3b01      	subs	r3, #1
 8004996:	b29a      	uxth	r2, r3
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	86da      	strh	r2, [r3, #54]	@ 0x36
 800499c:	e018      	b.n	80049d0 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800499e:	f7fc fd01 	bl	80013a4 <HAL_GetTick>
 80049a2:	4602      	mov	r2, r0
 80049a4:	69fb      	ldr	r3, [r7, #28]
 80049a6:	1ad3      	subs	r3, r2, r3
 80049a8:	683a      	ldr	r2, [r7, #0]
 80049aa:	429a      	cmp	r2, r3
 80049ac:	d803      	bhi.n	80049b6 <HAL_SPI_Transmit+0x160>
 80049ae:	683b      	ldr	r3, [r7, #0]
 80049b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80049b4:	d102      	bne.n	80049bc <HAL_SPI_Transmit+0x166>
 80049b6:	683b      	ldr	r3, [r7, #0]
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	d109      	bne.n	80049d0 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	2201      	movs	r2, #1
 80049c0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	2200      	movs	r2, #0
 80049c8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80049cc:	2303      	movs	r3, #3
 80049ce:	e082      	b.n	8004ad6 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80049d4:	b29b      	uxth	r3, r3
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d1c7      	bne.n	800496a <HAL_SPI_Transmit+0x114>
 80049da:	e053      	b.n	8004a84 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	685b      	ldr	r3, [r3, #4]
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	d002      	beq.n	80049ea <HAL_SPI_Transmit+0x194>
 80049e4:	8b7b      	ldrh	r3, [r7, #26]
 80049e6:	2b01      	cmp	r3, #1
 80049e8:	d147      	bne.n	8004a7a <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	330c      	adds	r3, #12
 80049f4:	7812      	ldrb	r2, [r2, #0]
 80049f6:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80049fc:	1c5a      	adds	r2, r3, #1
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004a06:	b29b      	uxth	r3, r3
 8004a08:	3b01      	subs	r3, #1
 8004a0a:	b29a      	uxth	r2, r3
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8004a10:	e033      	b.n	8004a7a <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	689b      	ldr	r3, [r3, #8]
 8004a18:	f003 0302 	and.w	r3, r3, #2
 8004a1c:	2b02      	cmp	r3, #2
 8004a1e:	d113      	bne.n	8004a48 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	330c      	adds	r3, #12
 8004a2a:	7812      	ldrb	r2, [r2, #0]
 8004a2c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a32:	1c5a      	adds	r2, r3, #1
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004a3c:	b29b      	uxth	r3, r3
 8004a3e:	3b01      	subs	r3, #1
 8004a40:	b29a      	uxth	r2, r3
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	86da      	strh	r2, [r3, #54]	@ 0x36
 8004a46:	e018      	b.n	8004a7a <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004a48:	f7fc fcac 	bl	80013a4 <HAL_GetTick>
 8004a4c:	4602      	mov	r2, r0
 8004a4e:	69fb      	ldr	r3, [r7, #28]
 8004a50:	1ad3      	subs	r3, r2, r3
 8004a52:	683a      	ldr	r2, [r7, #0]
 8004a54:	429a      	cmp	r2, r3
 8004a56:	d803      	bhi.n	8004a60 <HAL_SPI_Transmit+0x20a>
 8004a58:	683b      	ldr	r3, [r7, #0]
 8004a5a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a5e:	d102      	bne.n	8004a66 <HAL_SPI_Transmit+0x210>
 8004a60:	683b      	ldr	r3, [r7, #0]
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d109      	bne.n	8004a7a <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	2201      	movs	r2, #1
 8004a6a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	2200      	movs	r2, #0
 8004a72:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004a76:	2303      	movs	r3, #3
 8004a78:	e02d      	b.n	8004ad6 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004a7e:	b29b      	uxth	r3, r3
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	d1c6      	bne.n	8004a12 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004a84:	69fa      	ldr	r2, [r7, #28]
 8004a86:	6839      	ldr	r1, [r7, #0]
 8004a88:	68f8      	ldr	r0, [r7, #12]
 8004a8a:	f000 fbd9 	bl	8005240 <SPI_EndRxTxTransaction>
 8004a8e:	4603      	mov	r3, r0
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	d002      	beq.n	8004a9a <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	2220      	movs	r2, #32
 8004a98:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	689b      	ldr	r3, [r3, #8]
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d10a      	bne.n	8004ab8 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004aa2:	2300      	movs	r3, #0
 8004aa4:	617b      	str	r3, [r7, #20]
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	68db      	ldr	r3, [r3, #12]
 8004aac:	617b      	str	r3, [r7, #20]
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	689b      	ldr	r3, [r3, #8]
 8004ab4:	617b      	str	r3, [r7, #20]
 8004ab6:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	2201      	movs	r2, #1
 8004abc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	2200      	movs	r2, #0
 8004ac4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	d001      	beq.n	8004ad4 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8004ad0:	2301      	movs	r3, #1
 8004ad2:	e000      	b.n	8004ad6 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8004ad4:	2300      	movs	r3, #0
  }
}
 8004ad6:	4618      	mov	r0, r3
 8004ad8:	3720      	adds	r7, #32
 8004ada:	46bd      	mov	sp, r7
 8004adc:	bd80      	pop	{r7, pc}

08004ade <HAL_SPI_Receive>:
  * @note   In master mode, if the direction is set to SPI_DIRECTION_2LINES
  *         the receive buffer is written to data register (DR) to generate
  *         clock pulses and receive data
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004ade:	b580      	push	{r7, lr}
 8004ae0:	b088      	sub	sp, #32
 8004ae2:	af02      	add	r7, sp, #8
 8004ae4:	60f8      	str	r0, [r7, #12]
 8004ae6:	60b9      	str	r1, [r7, #8]
 8004ae8:	603b      	str	r3, [r7, #0]
 8004aea:	4613      	mov	r3, r2
 8004aec:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004af4:	b2db      	uxtb	r3, r3
 8004af6:	2b01      	cmp	r3, #1
 8004af8:	d001      	beq.n	8004afe <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8004afa:	2302      	movs	r3, #2
 8004afc:	e104      	b.n	8004d08 <HAL_SPI_Receive+0x22a>
  }

  if ((pData == NULL) || (Size == 0U))
 8004afe:	68bb      	ldr	r3, [r7, #8]
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	d002      	beq.n	8004b0a <HAL_SPI_Receive+0x2c>
 8004b04:	88fb      	ldrh	r3, [r7, #6]
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d101      	bne.n	8004b0e <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 8004b0a:	2301      	movs	r3, #1
 8004b0c:	e0fc      	b.n	8004d08 <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	685b      	ldr	r3, [r3, #4]
 8004b12:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004b16:	d112      	bne.n	8004b3e <HAL_SPI_Receive+0x60>
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	689b      	ldr	r3, [r3, #8]
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d10e      	bne.n	8004b3e <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	2204      	movs	r2, #4
 8004b24:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8004b28:	88fa      	ldrh	r2, [r7, #6]
 8004b2a:	683b      	ldr	r3, [r7, #0]
 8004b2c:	9300      	str	r3, [sp, #0]
 8004b2e:	4613      	mov	r3, r2
 8004b30:	68ba      	ldr	r2, [r7, #8]
 8004b32:	68b9      	ldr	r1, [r7, #8]
 8004b34:	68f8      	ldr	r0, [r7, #12]
 8004b36:	f000 f8eb 	bl	8004d10 <HAL_SPI_TransmitReceive>
 8004b3a:	4603      	mov	r3, r0
 8004b3c:	e0e4      	b.n	8004d08 <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004b3e:	f7fc fc31 	bl	80013a4 <HAL_GetTick>
 8004b42:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004b4a:	2b01      	cmp	r3, #1
 8004b4c:	d101      	bne.n	8004b52 <HAL_SPI_Receive+0x74>
 8004b4e:	2302      	movs	r3, #2
 8004b50:	e0da      	b.n	8004d08 <HAL_SPI_Receive+0x22a>
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	2201      	movs	r2, #1
 8004b56:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	2204      	movs	r2, #4
 8004b5e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	2200      	movs	r2, #0
 8004b66:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	68ba      	ldr	r2, [r7, #8]
 8004b6c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	88fa      	ldrh	r2, [r7, #6]
 8004b72:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	88fa      	ldrh	r2, [r7, #6]
 8004b78:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	2200      	movs	r2, #0
 8004b7e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	2200      	movs	r2, #0
 8004b84:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	2200      	movs	r2, #0
 8004b8a:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	2200      	movs	r2, #0
 8004b90:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	2200      	movs	r2, #0
 8004b96:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	689b      	ldr	r3, [r3, #8]
 8004b9c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004ba0:	d10f      	bne.n	8004bc2 <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	681a      	ldr	r2, [r3, #0]
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004bb0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	681a      	ldr	r2, [r3, #0]
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8004bc0:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004bcc:	2b40      	cmp	r3, #64	@ 0x40
 8004bce:	d007      	beq.n	8004be0 <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	681a      	ldr	r2, [r3, #0]
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004bde:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	68db      	ldr	r3, [r3, #12]
 8004be4:	2b00      	cmp	r3, #0
 8004be6:	d170      	bne.n	8004cca <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8004be8:	e035      	b.n	8004c56 <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	689b      	ldr	r3, [r3, #8]
 8004bf0:	f003 0301 	and.w	r3, r3, #1
 8004bf4:	2b01      	cmp	r3, #1
 8004bf6:	d115      	bne.n	8004c24 <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	f103 020c 	add.w	r2, r3, #12
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c04:	7812      	ldrb	r2, [r2, #0]
 8004c06:	b2d2      	uxtb	r2, r2
 8004c08:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c0e:	1c5a      	adds	r2, r3, #1
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004c18:	b29b      	uxth	r3, r3
 8004c1a:	3b01      	subs	r3, #1
 8004c1c:	b29a      	uxth	r2, r3
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004c22:	e018      	b.n	8004c56 <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004c24:	f7fc fbbe 	bl	80013a4 <HAL_GetTick>
 8004c28:	4602      	mov	r2, r0
 8004c2a:	697b      	ldr	r3, [r7, #20]
 8004c2c:	1ad3      	subs	r3, r2, r3
 8004c2e:	683a      	ldr	r2, [r7, #0]
 8004c30:	429a      	cmp	r2, r3
 8004c32:	d803      	bhi.n	8004c3c <HAL_SPI_Receive+0x15e>
 8004c34:	683b      	ldr	r3, [r7, #0]
 8004c36:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c3a:	d102      	bne.n	8004c42 <HAL_SPI_Receive+0x164>
 8004c3c:	683b      	ldr	r3, [r7, #0]
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d109      	bne.n	8004c56 <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	2201      	movs	r2, #1
 8004c46:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	2200      	movs	r2, #0
 8004c4e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004c52:	2303      	movs	r3, #3
 8004c54:	e058      	b.n	8004d08 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004c5a:	b29b      	uxth	r3, r3
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d1c4      	bne.n	8004bea <HAL_SPI_Receive+0x10c>
 8004c60:	e038      	b.n	8004cd4 <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	689b      	ldr	r3, [r3, #8]
 8004c68:	f003 0301 	and.w	r3, r3, #1
 8004c6c:	2b01      	cmp	r3, #1
 8004c6e:	d113      	bne.n	8004c98 <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	68da      	ldr	r2, [r3, #12]
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c7a:	b292      	uxth	r2, r2
 8004c7c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c82:	1c9a      	adds	r2, r3, #2
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004c8c:	b29b      	uxth	r3, r3
 8004c8e:	3b01      	subs	r3, #1
 8004c90:	b29a      	uxth	r2, r3
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004c96:	e018      	b.n	8004cca <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004c98:	f7fc fb84 	bl	80013a4 <HAL_GetTick>
 8004c9c:	4602      	mov	r2, r0
 8004c9e:	697b      	ldr	r3, [r7, #20]
 8004ca0:	1ad3      	subs	r3, r2, r3
 8004ca2:	683a      	ldr	r2, [r7, #0]
 8004ca4:	429a      	cmp	r2, r3
 8004ca6:	d803      	bhi.n	8004cb0 <HAL_SPI_Receive+0x1d2>
 8004ca8:	683b      	ldr	r3, [r7, #0]
 8004caa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004cae:	d102      	bne.n	8004cb6 <HAL_SPI_Receive+0x1d8>
 8004cb0:	683b      	ldr	r3, [r7, #0]
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d109      	bne.n	8004cca <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004cb6:	68fb      	ldr	r3, [r7, #12]
 8004cb8:	2201      	movs	r2, #1
 8004cba:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	2200      	movs	r2, #0
 8004cc2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004cc6:	2303      	movs	r3, #3
 8004cc8:	e01e      	b.n	8004d08 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004cce:	b29b      	uxth	r3, r3
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	d1c6      	bne.n	8004c62 <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004cd4:	697a      	ldr	r2, [r7, #20]
 8004cd6:	6839      	ldr	r1, [r7, #0]
 8004cd8:	68f8      	ldr	r0, [r7, #12]
 8004cda:	f000 fa4b 	bl	8005174 <SPI_EndRxTransaction>
 8004cde:	4603      	mov	r3, r0
 8004ce0:	2b00      	cmp	r3, #0
 8004ce2:	d002      	beq.n	8004cea <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	2220      	movs	r2, #32
 8004ce8:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	2201      	movs	r2, #1
 8004cee:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	2200      	movs	r2, #0
 8004cf6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	d001      	beq.n	8004d06 <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 8004d02:	2301      	movs	r3, #1
 8004d04:	e000      	b.n	8004d08 <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 8004d06:	2300      	movs	r3, #0
  }
}
 8004d08:	4618      	mov	r0, r3
 8004d0a:	3718      	adds	r7, #24
 8004d0c:	46bd      	mov	sp, r7
 8004d0e:	bd80      	pop	{r7, pc}

08004d10 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8004d10:	b580      	push	{r7, lr}
 8004d12:	b08a      	sub	sp, #40	@ 0x28
 8004d14:	af00      	add	r7, sp, #0
 8004d16:	60f8      	str	r0, [r7, #12]
 8004d18:	60b9      	str	r1, [r7, #8]
 8004d1a:	607a      	str	r2, [r7, #4]
 8004d1c:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004d1e:	2301      	movs	r3, #1
 8004d20:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004d22:	f7fc fb3f 	bl	80013a4 <HAL_GetTick>
 8004d26:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004d2e:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	685b      	ldr	r3, [r3, #4]
 8004d34:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8004d36:	887b      	ldrh	r3, [r7, #2]
 8004d38:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004d3a:	7ffb      	ldrb	r3, [r7, #31]
 8004d3c:	2b01      	cmp	r3, #1
 8004d3e:	d00c      	beq.n	8004d5a <HAL_SPI_TransmitReceive+0x4a>
 8004d40:	69bb      	ldr	r3, [r7, #24]
 8004d42:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004d46:	d106      	bne.n	8004d56 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	689b      	ldr	r3, [r3, #8]
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d102      	bne.n	8004d56 <HAL_SPI_TransmitReceive+0x46>
 8004d50:	7ffb      	ldrb	r3, [r7, #31]
 8004d52:	2b04      	cmp	r3, #4
 8004d54:	d001      	beq.n	8004d5a <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8004d56:	2302      	movs	r3, #2
 8004d58:	e17f      	b.n	800505a <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004d5a:	68bb      	ldr	r3, [r7, #8]
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	d005      	beq.n	8004d6c <HAL_SPI_TransmitReceive+0x5c>
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	d002      	beq.n	8004d6c <HAL_SPI_TransmitReceive+0x5c>
 8004d66:	887b      	ldrh	r3, [r7, #2]
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	d101      	bne.n	8004d70 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8004d6c:	2301      	movs	r3, #1
 8004d6e:	e174      	b.n	800505a <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004d76:	2b01      	cmp	r3, #1
 8004d78:	d101      	bne.n	8004d7e <HAL_SPI_TransmitReceive+0x6e>
 8004d7a:	2302      	movs	r3, #2
 8004d7c:	e16d      	b.n	800505a <HAL_SPI_TransmitReceive+0x34a>
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	2201      	movs	r2, #1
 8004d82:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004d8c:	b2db      	uxtb	r3, r3
 8004d8e:	2b04      	cmp	r3, #4
 8004d90:	d003      	beq.n	8004d9a <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	2205      	movs	r2, #5
 8004d96:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	2200      	movs	r2, #0
 8004d9e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	687a      	ldr	r2, [r7, #4]
 8004da4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	887a      	ldrh	r2, [r7, #2]
 8004daa:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	887a      	ldrh	r2, [r7, #2]
 8004db0:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	68ba      	ldr	r2, [r7, #8]
 8004db6:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	887a      	ldrh	r2, [r7, #2]
 8004dbc:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	887a      	ldrh	r2, [r7, #2]
 8004dc2:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	2200      	movs	r2, #0
 8004dc8:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	2200      	movs	r2, #0
 8004dce:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004dda:	2b40      	cmp	r3, #64	@ 0x40
 8004ddc:	d007      	beq.n	8004dee <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	681a      	ldr	r2, [r3, #0]
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004dec:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	68db      	ldr	r3, [r3, #12]
 8004df2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004df6:	d17e      	bne.n	8004ef6 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	685b      	ldr	r3, [r3, #4]
 8004dfc:	2b00      	cmp	r3, #0
 8004dfe:	d002      	beq.n	8004e06 <HAL_SPI_TransmitReceive+0xf6>
 8004e00:	8afb      	ldrh	r3, [r7, #22]
 8004e02:	2b01      	cmp	r3, #1
 8004e04:	d16c      	bne.n	8004ee0 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e0a:	881a      	ldrh	r2, [r3, #0]
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e16:	1c9a      	adds	r2, r3, #2
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004e20:	b29b      	uxth	r3, r3
 8004e22:	3b01      	subs	r3, #1
 8004e24:	b29a      	uxth	r2, r3
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004e2a:	e059      	b.n	8004ee0 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	689b      	ldr	r3, [r3, #8]
 8004e32:	f003 0302 	and.w	r3, r3, #2
 8004e36:	2b02      	cmp	r3, #2
 8004e38:	d11b      	bne.n	8004e72 <HAL_SPI_TransmitReceive+0x162>
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004e3e:	b29b      	uxth	r3, r3
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	d016      	beq.n	8004e72 <HAL_SPI_TransmitReceive+0x162>
 8004e44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e46:	2b01      	cmp	r3, #1
 8004e48:	d113      	bne.n	8004e72 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e4e:	881a      	ldrh	r2, [r3, #0]
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e5a:	1c9a      	adds	r2, r3, #2
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004e64:	b29b      	uxth	r3, r3
 8004e66:	3b01      	subs	r3, #1
 8004e68:	b29a      	uxth	r2, r3
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004e6e:	2300      	movs	r3, #0
 8004e70:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	689b      	ldr	r3, [r3, #8]
 8004e78:	f003 0301 	and.w	r3, r3, #1
 8004e7c:	2b01      	cmp	r3, #1
 8004e7e:	d119      	bne.n	8004eb4 <HAL_SPI_TransmitReceive+0x1a4>
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004e84:	b29b      	uxth	r3, r3
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d014      	beq.n	8004eb4 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	68da      	ldr	r2, [r3, #12]
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e94:	b292      	uxth	r2, r2
 8004e96:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e9c:	1c9a      	adds	r2, r3, #2
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004ea6:	b29b      	uxth	r3, r3
 8004ea8:	3b01      	subs	r3, #1
 8004eaa:	b29a      	uxth	r2, r3
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004eb0:	2301      	movs	r3, #1
 8004eb2:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004eb4:	f7fc fa76 	bl	80013a4 <HAL_GetTick>
 8004eb8:	4602      	mov	r2, r0
 8004eba:	6a3b      	ldr	r3, [r7, #32]
 8004ebc:	1ad3      	subs	r3, r2, r3
 8004ebe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004ec0:	429a      	cmp	r2, r3
 8004ec2:	d80d      	bhi.n	8004ee0 <HAL_SPI_TransmitReceive+0x1d0>
 8004ec4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ec6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004eca:	d009      	beq.n	8004ee0 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	2201      	movs	r2, #1
 8004ed0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	2200      	movs	r2, #0
 8004ed8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8004edc:	2303      	movs	r3, #3
 8004ede:	e0bc      	b.n	800505a <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004ee4:	b29b      	uxth	r3, r3
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	d1a0      	bne.n	8004e2c <HAL_SPI_TransmitReceive+0x11c>
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004eee:	b29b      	uxth	r3, r3
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	d19b      	bne.n	8004e2c <HAL_SPI_TransmitReceive+0x11c>
 8004ef4:	e082      	b.n	8004ffc <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	685b      	ldr	r3, [r3, #4]
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	d002      	beq.n	8004f04 <HAL_SPI_TransmitReceive+0x1f4>
 8004efe:	8afb      	ldrh	r3, [r7, #22]
 8004f00:	2b01      	cmp	r3, #1
 8004f02:	d171      	bne.n	8004fe8 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	330c      	adds	r3, #12
 8004f0e:	7812      	ldrb	r2, [r2, #0]
 8004f10:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f16:	1c5a      	adds	r2, r3, #1
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004f20:	b29b      	uxth	r3, r3
 8004f22:	3b01      	subs	r3, #1
 8004f24:	b29a      	uxth	r2, r3
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004f2a:	e05d      	b.n	8004fe8 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	689b      	ldr	r3, [r3, #8]
 8004f32:	f003 0302 	and.w	r3, r3, #2
 8004f36:	2b02      	cmp	r3, #2
 8004f38:	d11c      	bne.n	8004f74 <HAL_SPI_TransmitReceive+0x264>
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004f3e:	b29b      	uxth	r3, r3
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	d017      	beq.n	8004f74 <HAL_SPI_TransmitReceive+0x264>
 8004f44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f46:	2b01      	cmp	r3, #1
 8004f48:	d114      	bne.n	8004f74 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	330c      	adds	r3, #12
 8004f54:	7812      	ldrb	r2, [r2, #0]
 8004f56:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f5c:	1c5a      	adds	r2, r3, #1
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004f66:	b29b      	uxth	r3, r3
 8004f68:	3b01      	subs	r3, #1
 8004f6a:	b29a      	uxth	r2, r3
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004f70:	2300      	movs	r3, #0
 8004f72:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	689b      	ldr	r3, [r3, #8]
 8004f7a:	f003 0301 	and.w	r3, r3, #1
 8004f7e:	2b01      	cmp	r3, #1
 8004f80:	d119      	bne.n	8004fb6 <HAL_SPI_TransmitReceive+0x2a6>
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004f86:	b29b      	uxth	r3, r3
 8004f88:	2b00      	cmp	r3, #0
 8004f8a:	d014      	beq.n	8004fb6 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	68da      	ldr	r2, [r3, #12]
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f96:	b2d2      	uxtb	r2, r2
 8004f98:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f9e:	1c5a      	adds	r2, r3, #1
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004fa8:	b29b      	uxth	r3, r3
 8004faa:	3b01      	subs	r3, #1
 8004fac:	b29a      	uxth	r2, r3
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004fb2:	2301      	movs	r3, #1
 8004fb4:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004fb6:	f7fc f9f5 	bl	80013a4 <HAL_GetTick>
 8004fba:	4602      	mov	r2, r0
 8004fbc:	6a3b      	ldr	r3, [r7, #32]
 8004fbe:	1ad3      	subs	r3, r2, r3
 8004fc0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004fc2:	429a      	cmp	r2, r3
 8004fc4:	d803      	bhi.n	8004fce <HAL_SPI_TransmitReceive+0x2be>
 8004fc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004fc8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004fcc:	d102      	bne.n	8004fd4 <HAL_SPI_TransmitReceive+0x2c4>
 8004fce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	d109      	bne.n	8004fe8 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	2201      	movs	r2, #1
 8004fd8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	2200      	movs	r2, #0
 8004fe0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8004fe4:	2303      	movs	r3, #3
 8004fe6:	e038      	b.n	800505a <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004fec:	b29b      	uxth	r3, r3
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d19c      	bne.n	8004f2c <HAL_SPI_TransmitReceive+0x21c>
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004ff6:	b29b      	uxth	r3, r3
 8004ff8:	2b00      	cmp	r3, #0
 8004ffa:	d197      	bne.n	8004f2c <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004ffc:	6a3a      	ldr	r2, [r7, #32]
 8004ffe:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005000:	68f8      	ldr	r0, [r7, #12]
 8005002:	f000 f91d 	bl	8005240 <SPI_EndRxTxTransaction>
 8005006:	4603      	mov	r3, r0
 8005008:	2b00      	cmp	r3, #0
 800500a:	d008      	beq.n	800501e <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	2220      	movs	r2, #32
 8005010:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	2200      	movs	r2, #0
 8005016:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 800501a:	2301      	movs	r3, #1
 800501c:	e01d      	b.n	800505a <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	689b      	ldr	r3, [r3, #8]
 8005022:	2b00      	cmp	r3, #0
 8005024:	d10a      	bne.n	800503c <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005026:	2300      	movs	r3, #0
 8005028:	613b      	str	r3, [r7, #16]
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	68db      	ldr	r3, [r3, #12]
 8005030:	613b      	str	r3, [r7, #16]
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	689b      	ldr	r3, [r3, #8]
 8005038:	613b      	str	r3, [r7, #16]
 800503a:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	2201      	movs	r2, #1
 8005040:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	2200      	movs	r2, #0
 8005048:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005050:	2b00      	cmp	r3, #0
 8005052:	d001      	beq.n	8005058 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8005054:	2301      	movs	r3, #1
 8005056:	e000      	b.n	800505a <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8005058:	2300      	movs	r3, #0
  }
}
 800505a:	4618      	mov	r0, r3
 800505c:	3728      	adds	r7, #40	@ 0x28
 800505e:	46bd      	mov	sp, r7
 8005060:	bd80      	pop	{r7, pc}
	...

08005064 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005064:	b580      	push	{r7, lr}
 8005066:	b088      	sub	sp, #32
 8005068:	af00      	add	r7, sp, #0
 800506a:	60f8      	str	r0, [r7, #12]
 800506c:	60b9      	str	r1, [r7, #8]
 800506e:	603b      	str	r3, [r7, #0]
 8005070:	4613      	mov	r3, r2
 8005072:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005074:	f7fc f996 	bl	80013a4 <HAL_GetTick>
 8005078:	4602      	mov	r2, r0
 800507a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800507c:	1a9b      	subs	r3, r3, r2
 800507e:	683a      	ldr	r2, [r7, #0]
 8005080:	4413      	add	r3, r2
 8005082:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005084:	f7fc f98e 	bl	80013a4 <HAL_GetTick>
 8005088:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800508a:	4b39      	ldr	r3, [pc, #228]	@ (8005170 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	015b      	lsls	r3, r3, #5
 8005090:	0d1b      	lsrs	r3, r3, #20
 8005092:	69fa      	ldr	r2, [r7, #28]
 8005094:	fb02 f303 	mul.w	r3, r2, r3
 8005098:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800509a:	e055      	b.n	8005148 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 800509c:	683b      	ldr	r3, [r7, #0]
 800509e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80050a2:	d051      	beq.n	8005148 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80050a4:	f7fc f97e 	bl	80013a4 <HAL_GetTick>
 80050a8:	4602      	mov	r2, r0
 80050aa:	69bb      	ldr	r3, [r7, #24]
 80050ac:	1ad3      	subs	r3, r2, r3
 80050ae:	69fa      	ldr	r2, [r7, #28]
 80050b0:	429a      	cmp	r2, r3
 80050b2:	d902      	bls.n	80050ba <SPI_WaitFlagStateUntilTimeout+0x56>
 80050b4:	69fb      	ldr	r3, [r7, #28]
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d13d      	bne.n	8005136 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	685a      	ldr	r2, [r3, #4]
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80050c8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	685b      	ldr	r3, [r3, #4]
 80050ce:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80050d2:	d111      	bne.n	80050f8 <SPI_WaitFlagStateUntilTimeout+0x94>
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	689b      	ldr	r3, [r3, #8]
 80050d8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80050dc:	d004      	beq.n	80050e8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	689b      	ldr	r3, [r3, #8]
 80050e2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80050e6:	d107      	bne.n	80050f8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	681a      	ldr	r2, [r3, #0]
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80050f6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80050fc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005100:	d10f      	bne.n	8005122 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	681a      	ldr	r2, [r3, #0]
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005110:	601a      	str	r2, [r3, #0]
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	681a      	ldr	r2, [r3, #0]
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005120:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	2201      	movs	r2, #1
 8005126:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	2200      	movs	r2, #0
 800512e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8005132:	2303      	movs	r3, #3
 8005134:	e018      	b.n	8005168 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005136:	697b      	ldr	r3, [r7, #20]
 8005138:	2b00      	cmp	r3, #0
 800513a:	d102      	bne.n	8005142 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 800513c:	2300      	movs	r3, #0
 800513e:	61fb      	str	r3, [r7, #28]
 8005140:	e002      	b.n	8005148 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8005142:	697b      	ldr	r3, [r7, #20]
 8005144:	3b01      	subs	r3, #1
 8005146:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	689a      	ldr	r2, [r3, #8]
 800514e:	68bb      	ldr	r3, [r7, #8]
 8005150:	4013      	ands	r3, r2
 8005152:	68ba      	ldr	r2, [r7, #8]
 8005154:	429a      	cmp	r2, r3
 8005156:	bf0c      	ite	eq
 8005158:	2301      	moveq	r3, #1
 800515a:	2300      	movne	r3, #0
 800515c:	b2db      	uxtb	r3, r3
 800515e:	461a      	mov	r2, r3
 8005160:	79fb      	ldrb	r3, [r7, #7]
 8005162:	429a      	cmp	r2, r3
 8005164:	d19a      	bne.n	800509c <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8005166:	2300      	movs	r3, #0
}
 8005168:	4618      	mov	r0, r3
 800516a:	3720      	adds	r7, #32
 800516c:	46bd      	mov	sp, r7
 800516e:	bd80      	pop	{r7, pc}
 8005170:	20000000 	.word	0x20000000

08005174 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8005174:	b580      	push	{r7, lr}
 8005176:	b086      	sub	sp, #24
 8005178:	af02      	add	r7, sp, #8
 800517a:	60f8      	str	r0, [r7, #12]
 800517c:	60b9      	str	r1, [r7, #8]
 800517e:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	685b      	ldr	r3, [r3, #4]
 8005184:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005188:	d111      	bne.n	80051ae <SPI_EndRxTransaction+0x3a>
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	689b      	ldr	r3, [r3, #8]
 800518e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005192:	d004      	beq.n	800519e <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	689b      	ldr	r3, [r3, #8]
 8005198:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800519c:	d107      	bne.n	80051ae <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	681a      	ldr	r2, [r3, #0]
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80051ac:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	685b      	ldr	r3, [r3, #4]
 80051b2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80051b6:	d12a      	bne.n	800520e <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	689b      	ldr	r3, [r3, #8]
 80051bc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80051c0:	d012      	beq.n	80051e8 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	9300      	str	r3, [sp, #0]
 80051c6:	68bb      	ldr	r3, [r7, #8]
 80051c8:	2200      	movs	r2, #0
 80051ca:	2180      	movs	r1, #128	@ 0x80
 80051cc:	68f8      	ldr	r0, [r7, #12]
 80051ce:	f7ff ff49 	bl	8005064 <SPI_WaitFlagStateUntilTimeout>
 80051d2:	4603      	mov	r3, r0
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	d02d      	beq.n	8005234 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80051dc:	f043 0220 	orr.w	r2, r3, #32
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 80051e4:	2303      	movs	r3, #3
 80051e6:	e026      	b.n	8005236 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	9300      	str	r3, [sp, #0]
 80051ec:	68bb      	ldr	r3, [r7, #8]
 80051ee:	2200      	movs	r2, #0
 80051f0:	2101      	movs	r1, #1
 80051f2:	68f8      	ldr	r0, [r7, #12]
 80051f4:	f7ff ff36 	bl	8005064 <SPI_WaitFlagStateUntilTimeout>
 80051f8:	4603      	mov	r3, r0
 80051fa:	2b00      	cmp	r3, #0
 80051fc:	d01a      	beq.n	8005234 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005202:	f043 0220 	orr.w	r2, r3, #32
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 800520a:	2303      	movs	r3, #3
 800520c:	e013      	b.n	8005236 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	9300      	str	r3, [sp, #0]
 8005212:	68bb      	ldr	r3, [r7, #8]
 8005214:	2200      	movs	r2, #0
 8005216:	2101      	movs	r1, #1
 8005218:	68f8      	ldr	r0, [r7, #12]
 800521a:	f7ff ff23 	bl	8005064 <SPI_WaitFlagStateUntilTimeout>
 800521e:	4603      	mov	r3, r0
 8005220:	2b00      	cmp	r3, #0
 8005222:	d007      	beq.n	8005234 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005228:	f043 0220 	orr.w	r2, r3, #32
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8005230:	2303      	movs	r3, #3
 8005232:	e000      	b.n	8005236 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8005234:	2300      	movs	r3, #0
}
 8005236:	4618      	mov	r0, r3
 8005238:	3710      	adds	r7, #16
 800523a:	46bd      	mov	sp, r7
 800523c:	bd80      	pop	{r7, pc}
	...

08005240 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005240:	b580      	push	{r7, lr}
 8005242:	b088      	sub	sp, #32
 8005244:	af02      	add	r7, sp, #8
 8005246:	60f8      	str	r0, [r7, #12]
 8005248:	60b9      	str	r1, [r7, #8]
 800524a:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	9300      	str	r3, [sp, #0]
 8005250:	68bb      	ldr	r3, [r7, #8]
 8005252:	2201      	movs	r2, #1
 8005254:	2102      	movs	r1, #2
 8005256:	68f8      	ldr	r0, [r7, #12]
 8005258:	f7ff ff04 	bl	8005064 <SPI_WaitFlagStateUntilTimeout>
 800525c:	4603      	mov	r3, r0
 800525e:	2b00      	cmp	r3, #0
 8005260:	d007      	beq.n	8005272 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005266:	f043 0220 	orr.w	r2, r3, #32
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800526e:	2303      	movs	r3, #3
 8005270:	e032      	b.n	80052d8 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8005272:	4b1b      	ldr	r3, [pc, #108]	@ (80052e0 <SPI_EndRxTxTransaction+0xa0>)
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	4a1b      	ldr	r2, [pc, #108]	@ (80052e4 <SPI_EndRxTxTransaction+0xa4>)
 8005278:	fba2 2303 	umull	r2, r3, r2, r3
 800527c:	0d5b      	lsrs	r3, r3, #21
 800527e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8005282:	fb02 f303 	mul.w	r3, r2, r3
 8005286:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	685b      	ldr	r3, [r3, #4]
 800528c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005290:	d112      	bne.n	80052b8 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	9300      	str	r3, [sp, #0]
 8005296:	68bb      	ldr	r3, [r7, #8]
 8005298:	2200      	movs	r2, #0
 800529a:	2180      	movs	r1, #128	@ 0x80
 800529c:	68f8      	ldr	r0, [r7, #12]
 800529e:	f7ff fee1 	bl	8005064 <SPI_WaitFlagStateUntilTimeout>
 80052a2:	4603      	mov	r3, r0
 80052a4:	2b00      	cmp	r3, #0
 80052a6:	d016      	beq.n	80052d6 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80052ac:	f043 0220 	orr.w	r2, r3, #32
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80052b4:	2303      	movs	r3, #3
 80052b6:	e00f      	b.n	80052d8 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80052b8:	697b      	ldr	r3, [r7, #20]
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d00a      	beq.n	80052d4 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 80052be:	697b      	ldr	r3, [r7, #20]
 80052c0:	3b01      	subs	r3, #1
 80052c2:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	689b      	ldr	r3, [r3, #8]
 80052ca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80052ce:	2b80      	cmp	r3, #128	@ 0x80
 80052d0:	d0f2      	beq.n	80052b8 <SPI_EndRxTxTransaction+0x78>
 80052d2:	e000      	b.n	80052d6 <SPI_EndRxTxTransaction+0x96>
        break;
 80052d4:	bf00      	nop
  }

  return HAL_OK;
 80052d6:	2300      	movs	r3, #0
}
 80052d8:	4618      	mov	r0, r3
 80052da:	3718      	adds	r7, #24
 80052dc:	46bd      	mov	sp, r7
 80052de:	bd80      	pop	{r7, pc}
 80052e0:	20000000 	.word	0x20000000
 80052e4:	165e9f81 	.word	0x165e9f81

080052e8 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80052e8:	b084      	sub	sp, #16
 80052ea:	b580      	push	{r7, lr}
 80052ec:	b084      	sub	sp, #16
 80052ee:	af00      	add	r7, sp, #0
 80052f0:	6078      	str	r0, [r7, #4]
 80052f2:	f107 001c 	add.w	r0, r7, #28
 80052f6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80052fa:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80052fe:	2b01      	cmp	r3, #1
 8005300:	d123      	bne.n	800534a <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005306:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	68db      	ldr	r3, [r3, #12]
 8005312:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8005316:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800531a:	687a      	ldr	r2, [r7, #4]
 800531c:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	68db      	ldr	r3, [r3, #12]
 8005322:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800532a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800532e:	2b01      	cmp	r3, #1
 8005330:	d105      	bne.n	800533e <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	68db      	ldr	r3, [r3, #12]
 8005336:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800533e:	6878      	ldr	r0, [r7, #4]
 8005340:	f000 f9dc 	bl	80056fc <USB_CoreReset>
 8005344:	4603      	mov	r3, r0
 8005346:	73fb      	strb	r3, [r7, #15]
 8005348:	e01b      	b.n	8005382 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	68db      	ldr	r3, [r3, #12]
 800534e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8005356:	6878      	ldr	r0, [r7, #4]
 8005358:	f000 f9d0 	bl	80056fc <USB_CoreReset>
 800535c:	4603      	mov	r3, r0
 800535e:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8005360:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8005364:	2b00      	cmp	r3, #0
 8005366:	d106      	bne.n	8005376 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800536c:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	639a      	str	r2, [r3, #56]	@ 0x38
 8005374:	e005      	b.n	8005382 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800537a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8005382:	7fbb      	ldrb	r3, [r7, #30]
 8005384:	2b01      	cmp	r3, #1
 8005386:	d10b      	bne.n	80053a0 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	689b      	ldr	r3, [r3, #8]
 800538c:	f043 0206 	orr.w	r2, r3, #6
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	689b      	ldr	r3, [r3, #8]
 8005398:	f043 0220 	orr.w	r2, r3, #32
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80053a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80053a2:	4618      	mov	r0, r3
 80053a4:	3710      	adds	r7, #16
 80053a6:	46bd      	mov	sp, r7
 80053a8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80053ac:	b004      	add	sp, #16
 80053ae:	4770      	bx	lr

080053b0 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80053b0:	b480      	push	{r7}
 80053b2:	b083      	sub	sp, #12
 80053b4:	af00      	add	r7, sp, #0
 80053b6:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	689b      	ldr	r3, [r3, #8]
 80053bc:	f043 0201 	orr.w	r2, r3, #1
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80053c4:	2300      	movs	r3, #0
}
 80053c6:	4618      	mov	r0, r3
 80053c8:	370c      	adds	r7, #12
 80053ca:	46bd      	mov	sp, r7
 80053cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053d0:	4770      	bx	lr

080053d2 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80053d2:	b480      	push	{r7}
 80053d4:	b083      	sub	sp, #12
 80053d6:	af00      	add	r7, sp, #0
 80053d8:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	689b      	ldr	r3, [r3, #8]
 80053de:	f023 0201 	bic.w	r2, r3, #1
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80053e6:	2300      	movs	r3, #0
}
 80053e8:	4618      	mov	r0, r3
 80053ea:	370c      	adds	r7, #12
 80053ec:	46bd      	mov	sp, r7
 80053ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053f2:	4770      	bx	lr

080053f4 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80053f4:	b580      	push	{r7, lr}
 80053f6:	b084      	sub	sp, #16
 80053f8:	af00      	add	r7, sp, #0
 80053fa:	6078      	str	r0, [r7, #4]
 80053fc:	460b      	mov	r3, r1
 80053fe:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8005400:	2300      	movs	r3, #0
 8005402:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	68db      	ldr	r3, [r3, #12]
 8005408:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8005410:	78fb      	ldrb	r3, [r7, #3]
 8005412:	2b01      	cmp	r3, #1
 8005414:	d115      	bne.n	8005442 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	68db      	ldr	r3, [r3, #12]
 800541a:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8005422:	200a      	movs	r0, #10
 8005424:	f7fb ffca 	bl	80013bc <HAL_Delay>
      ms += 10U;
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	330a      	adds	r3, #10
 800542c:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800542e:	6878      	ldr	r0, [r7, #4]
 8005430:	f000 f956 	bl	80056e0 <USB_GetMode>
 8005434:	4603      	mov	r3, r0
 8005436:	2b01      	cmp	r3, #1
 8005438:	d01e      	beq.n	8005478 <USB_SetCurrentMode+0x84>
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	2bc7      	cmp	r3, #199	@ 0xc7
 800543e:	d9f0      	bls.n	8005422 <USB_SetCurrentMode+0x2e>
 8005440:	e01a      	b.n	8005478 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8005442:	78fb      	ldrb	r3, [r7, #3]
 8005444:	2b00      	cmp	r3, #0
 8005446:	d115      	bne.n	8005474 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	68db      	ldr	r3, [r3, #12]
 800544c:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8005454:	200a      	movs	r0, #10
 8005456:	f7fb ffb1 	bl	80013bc <HAL_Delay>
      ms += 10U;
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	330a      	adds	r3, #10
 800545e:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8005460:	6878      	ldr	r0, [r7, #4]
 8005462:	f000 f93d 	bl	80056e0 <USB_GetMode>
 8005466:	4603      	mov	r3, r0
 8005468:	2b00      	cmp	r3, #0
 800546a:	d005      	beq.n	8005478 <USB_SetCurrentMode+0x84>
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	2bc7      	cmp	r3, #199	@ 0xc7
 8005470:	d9f0      	bls.n	8005454 <USB_SetCurrentMode+0x60>
 8005472:	e001      	b.n	8005478 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8005474:	2301      	movs	r3, #1
 8005476:	e005      	b.n	8005484 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	2bc8      	cmp	r3, #200	@ 0xc8
 800547c:	d101      	bne.n	8005482 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800547e:	2301      	movs	r3, #1
 8005480:	e000      	b.n	8005484 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8005482:	2300      	movs	r3, #0
}
 8005484:	4618      	mov	r0, r3
 8005486:	3710      	adds	r7, #16
 8005488:	46bd      	mov	sp, r7
 800548a:	bd80      	pop	{r7, pc}

0800548c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800548c:	b480      	push	{r7}
 800548e:	b085      	sub	sp, #20
 8005490:	af00      	add	r7, sp, #0
 8005492:	6078      	str	r0, [r7, #4]
 8005494:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8005496:	2300      	movs	r3, #0
 8005498:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	3301      	adds	r3, #1
 800549e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80054a6:	d901      	bls.n	80054ac <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80054a8:	2303      	movs	r3, #3
 80054aa:	e01b      	b.n	80054e4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	691b      	ldr	r3, [r3, #16]
 80054b0:	2b00      	cmp	r3, #0
 80054b2:	daf2      	bge.n	800549a <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80054b4:	2300      	movs	r3, #0
 80054b6:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80054b8:	683b      	ldr	r3, [r7, #0]
 80054ba:	019b      	lsls	r3, r3, #6
 80054bc:	f043 0220 	orr.w	r2, r3, #32
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	3301      	adds	r3, #1
 80054c8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80054d0:	d901      	bls.n	80054d6 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80054d2:	2303      	movs	r3, #3
 80054d4:	e006      	b.n	80054e4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	691b      	ldr	r3, [r3, #16]
 80054da:	f003 0320 	and.w	r3, r3, #32
 80054de:	2b20      	cmp	r3, #32
 80054e0:	d0f0      	beq.n	80054c4 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80054e2:	2300      	movs	r3, #0
}
 80054e4:	4618      	mov	r0, r3
 80054e6:	3714      	adds	r7, #20
 80054e8:	46bd      	mov	sp, r7
 80054ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ee:	4770      	bx	lr

080054f0 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80054f0:	b480      	push	{r7}
 80054f2:	b085      	sub	sp, #20
 80054f4:	af00      	add	r7, sp, #0
 80054f6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80054f8:	2300      	movs	r3, #0
 80054fa:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	3301      	adds	r3, #1
 8005500:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005508:	d901      	bls.n	800550e <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800550a:	2303      	movs	r3, #3
 800550c:	e018      	b.n	8005540 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	691b      	ldr	r3, [r3, #16]
 8005512:	2b00      	cmp	r3, #0
 8005514:	daf2      	bge.n	80054fc <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8005516:	2300      	movs	r3, #0
 8005518:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	2210      	movs	r2, #16
 800551e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	3301      	adds	r3, #1
 8005524:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800552c:	d901      	bls.n	8005532 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800552e:	2303      	movs	r3, #3
 8005530:	e006      	b.n	8005540 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	691b      	ldr	r3, [r3, #16]
 8005536:	f003 0310 	and.w	r3, r3, #16
 800553a:	2b10      	cmp	r3, #16
 800553c:	d0f0      	beq.n	8005520 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800553e:	2300      	movs	r3, #0
}
 8005540:	4618      	mov	r0, r3
 8005542:	3714      	adds	r7, #20
 8005544:	46bd      	mov	sp, r7
 8005546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800554a:	4770      	bx	lr

0800554c <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800554c:	b480      	push	{r7}
 800554e:	b089      	sub	sp, #36	@ 0x24
 8005550:	af00      	add	r7, sp, #0
 8005552:	60f8      	str	r0, [r7, #12]
 8005554:	60b9      	str	r1, [r7, #8]
 8005556:	4611      	mov	r1, r2
 8005558:	461a      	mov	r2, r3
 800555a:	460b      	mov	r3, r1
 800555c:	71fb      	strb	r3, [r7, #7]
 800555e:	4613      	mov	r3, r2
 8005560:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8005566:	68bb      	ldr	r3, [r7, #8]
 8005568:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800556a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800556e:	2b00      	cmp	r3, #0
 8005570:	d123      	bne.n	80055ba <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8005572:	88bb      	ldrh	r3, [r7, #4]
 8005574:	3303      	adds	r3, #3
 8005576:	089b      	lsrs	r3, r3, #2
 8005578:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800557a:	2300      	movs	r3, #0
 800557c:	61bb      	str	r3, [r7, #24]
 800557e:	e018      	b.n	80055b2 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8005580:	79fb      	ldrb	r3, [r7, #7]
 8005582:	031a      	lsls	r2, r3, #12
 8005584:	697b      	ldr	r3, [r7, #20]
 8005586:	4413      	add	r3, r2
 8005588:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800558c:	461a      	mov	r2, r3
 800558e:	69fb      	ldr	r3, [r7, #28]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	6013      	str	r3, [r2, #0]
      pSrc++;
 8005594:	69fb      	ldr	r3, [r7, #28]
 8005596:	3301      	adds	r3, #1
 8005598:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800559a:	69fb      	ldr	r3, [r7, #28]
 800559c:	3301      	adds	r3, #1
 800559e:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80055a0:	69fb      	ldr	r3, [r7, #28]
 80055a2:	3301      	adds	r3, #1
 80055a4:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80055a6:	69fb      	ldr	r3, [r7, #28]
 80055a8:	3301      	adds	r3, #1
 80055aa:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 80055ac:	69bb      	ldr	r3, [r7, #24]
 80055ae:	3301      	adds	r3, #1
 80055b0:	61bb      	str	r3, [r7, #24]
 80055b2:	69ba      	ldr	r2, [r7, #24]
 80055b4:	693b      	ldr	r3, [r7, #16]
 80055b6:	429a      	cmp	r2, r3
 80055b8:	d3e2      	bcc.n	8005580 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 80055ba:	2300      	movs	r3, #0
}
 80055bc:	4618      	mov	r0, r3
 80055be:	3724      	adds	r7, #36	@ 0x24
 80055c0:	46bd      	mov	sp, r7
 80055c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055c6:	4770      	bx	lr

080055c8 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 80055c8:	b480      	push	{r7}
 80055ca:	b08b      	sub	sp, #44	@ 0x2c
 80055cc:	af00      	add	r7, sp, #0
 80055ce:	60f8      	str	r0, [r7, #12]
 80055d0:	60b9      	str	r1, [r7, #8]
 80055d2:	4613      	mov	r3, r2
 80055d4:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 80055da:	68bb      	ldr	r3, [r7, #8]
 80055dc:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 80055de:	88fb      	ldrh	r3, [r7, #6]
 80055e0:	089b      	lsrs	r3, r3, #2
 80055e2:	b29b      	uxth	r3, r3
 80055e4:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 80055e6:	88fb      	ldrh	r3, [r7, #6]
 80055e8:	f003 0303 	and.w	r3, r3, #3
 80055ec:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 80055ee:	2300      	movs	r3, #0
 80055f0:	623b      	str	r3, [r7, #32]
 80055f2:	e014      	b.n	800561e <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80055f4:	69bb      	ldr	r3, [r7, #24]
 80055f6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80055fa:	681a      	ldr	r2, [r3, #0]
 80055fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055fe:	601a      	str	r2, [r3, #0]
    pDest++;
 8005600:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005602:	3301      	adds	r3, #1
 8005604:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8005606:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005608:	3301      	adds	r3, #1
 800560a:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800560c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800560e:	3301      	adds	r3, #1
 8005610:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8005612:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005614:	3301      	adds	r3, #1
 8005616:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8005618:	6a3b      	ldr	r3, [r7, #32]
 800561a:	3301      	adds	r3, #1
 800561c:	623b      	str	r3, [r7, #32]
 800561e:	6a3a      	ldr	r2, [r7, #32]
 8005620:	697b      	ldr	r3, [r7, #20]
 8005622:	429a      	cmp	r2, r3
 8005624:	d3e6      	bcc.n	80055f4 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8005626:	8bfb      	ldrh	r3, [r7, #30]
 8005628:	2b00      	cmp	r3, #0
 800562a:	d01e      	beq.n	800566a <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800562c:	2300      	movs	r3, #0
 800562e:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8005630:	69bb      	ldr	r3, [r7, #24]
 8005632:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005636:	461a      	mov	r2, r3
 8005638:	f107 0310 	add.w	r3, r7, #16
 800563c:	6812      	ldr	r2, [r2, #0]
 800563e:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8005640:	693a      	ldr	r2, [r7, #16]
 8005642:	6a3b      	ldr	r3, [r7, #32]
 8005644:	b2db      	uxtb	r3, r3
 8005646:	00db      	lsls	r3, r3, #3
 8005648:	fa22 f303 	lsr.w	r3, r2, r3
 800564c:	b2da      	uxtb	r2, r3
 800564e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005650:	701a      	strb	r2, [r3, #0]
      i++;
 8005652:	6a3b      	ldr	r3, [r7, #32]
 8005654:	3301      	adds	r3, #1
 8005656:	623b      	str	r3, [r7, #32]
      pDest++;
 8005658:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800565a:	3301      	adds	r3, #1
 800565c:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 800565e:	8bfb      	ldrh	r3, [r7, #30]
 8005660:	3b01      	subs	r3, #1
 8005662:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8005664:	8bfb      	ldrh	r3, [r7, #30]
 8005666:	2b00      	cmp	r3, #0
 8005668:	d1ea      	bne.n	8005640 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800566a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800566c:	4618      	mov	r0, r3
 800566e:	372c      	adds	r7, #44	@ 0x2c
 8005670:	46bd      	mov	sp, r7
 8005672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005676:	4770      	bx	lr

08005678 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8005678:	b480      	push	{r7}
 800567a:	b085      	sub	sp, #20
 800567c:	af00      	add	r7, sp, #0
 800567e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	695b      	ldr	r3, [r3, #20]
 8005684:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	699b      	ldr	r3, [r3, #24]
 800568a:	68fa      	ldr	r2, [r7, #12]
 800568c:	4013      	ands	r3, r2
 800568e:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8005690:	68fb      	ldr	r3, [r7, #12]
}
 8005692:	4618      	mov	r0, r3
 8005694:	3714      	adds	r7, #20
 8005696:	46bd      	mov	sp, r7
 8005698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800569c:	4770      	bx	lr

0800569e <USB_ReadChInterrupts>:
  * @param  USBx  Selected device
  * @param  chnum Channel number
  * @retval USB Channel Interrupt status
  */
uint32_t USB_ReadChInterrupts(const USB_OTG_GlobalTypeDef *USBx, uint8_t chnum)
{
 800569e:	b480      	push	{r7}
 80056a0:	b085      	sub	sp, #20
 80056a2:	af00      	add	r7, sp, #0
 80056a4:	6078      	str	r0, [r7, #4]
 80056a6:	460b      	mov	r3, r1
 80056a8:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg = USBx_HC(chnum)->HCINT;
 80056ae:	78fb      	ldrb	r3, [r7, #3]
 80056b0:	015a      	lsls	r2, r3, #5
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	4413      	add	r3, r2
 80056b6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80056ba:	689b      	ldr	r3, [r3, #8]
 80056bc:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_HC(chnum)->HCINTMSK;
 80056be:	78fb      	ldrb	r3, [r7, #3]
 80056c0:	015a      	lsls	r2, r3, #5
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	4413      	add	r3, r2
 80056c6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80056ca:	68db      	ldr	r3, [r3, #12]
 80056cc:	68ba      	ldr	r2, [r7, #8]
 80056ce:	4013      	ands	r3, r2
 80056d0:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80056d2:	68bb      	ldr	r3, [r7, #8]
}
 80056d4:	4618      	mov	r0, r3
 80056d6:	3714      	adds	r7, #20
 80056d8:	46bd      	mov	sp, r7
 80056da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056de:	4770      	bx	lr

080056e0 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 80056e0:	b480      	push	{r7}
 80056e2:	b083      	sub	sp, #12
 80056e4:	af00      	add	r7, sp, #0
 80056e6:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	695b      	ldr	r3, [r3, #20]
 80056ec:	f003 0301 	and.w	r3, r3, #1
}
 80056f0:	4618      	mov	r0, r3
 80056f2:	370c      	adds	r7, #12
 80056f4:	46bd      	mov	sp, r7
 80056f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056fa:	4770      	bx	lr

080056fc <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80056fc:	b480      	push	{r7}
 80056fe:	b085      	sub	sp, #20
 8005700:	af00      	add	r7, sp, #0
 8005702:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005704:	2300      	movs	r3, #0
 8005706:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	3301      	adds	r3, #1
 800570c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005714:	d901      	bls.n	800571a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8005716:	2303      	movs	r3, #3
 8005718:	e022      	b.n	8005760 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	691b      	ldr	r3, [r3, #16]
 800571e:	2b00      	cmp	r3, #0
 8005720:	daf2      	bge.n	8005708 <USB_CoreReset+0xc>

  count = 10U;
 8005722:	230a      	movs	r3, #10
 8005724:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 8005726:	e002      	b.n	800572e <USB_CoreReset+0x32>
  {
    count--;
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	3b01      	subs	r3, #1
 800572c:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	2b00      	cmp	r3, #0
 8005732:	d1f9      	bne.n	8005728 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	691b      	ldr	r3, [r3, #16]
 8005738:	f043 0201 	orr.w	r2, r3, #1
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	3301      	adds	r3, #1
 8005744:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800574c:	d901      	bls.n	8005752 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 800574e:	2303      	movs	r3, #3
 8005750:	e006      	b.n	8005760 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	691b      	ldr	r3, [r3, #16]
 8005756:	f003 0301 	and.w	r3, r3, #1
 800575a:	2b01      	cmp	r3, #1
 800575c:	d0f0      	beq.n	8005740 <USB_CoreReset+0x44>

  return HAL_OK;
 800575e:	2300      	movs	r3, #0
}
 8005760:	4618      	mov	r0, r3
 8005762:	3714      	adds	r7, #20
 8005764:	46bd      	mov	sp, r7
 8005766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800576a:	4770      	bx	lr

0800576c <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800576c:	b084      	sub	sp, #16
 800576e:	b580      	push	{r7, lr}
 8005770:	b086      	sub	sp, #24
 8005772:	af00      	add	r7, sp, #0
 8005774:	6078      	str	r0, [r7, #4]
 8005776:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800577a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800577e:	2300      	movs	r3, #0
 8005780:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800578c:	461a      	mov	r2, r3
 800578e:	2300      	movs	r3, #0
 8005790:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005796:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80057a2:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80057ae:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) ||
          defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) == 0U)
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	68db      	ldr	r3, [r3, #12]
 80057ba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80057be:	2b00      	cmp	r3, #0
 80057c0:	d119      	bne.n	80057f6 <USB_HostInit+0x8a>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 80057c2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80057c6:	2b01      	cmp	r3, #1
 80057c8:	d10a      	bne.n	80057e0 <USB_HostInit+0x74>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	68fa      	ldr	r2, [r7, #12]
 80057d4:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80057d8:	f043 0304 	orr.w	r3, r3, #4
 80057dc:	6013      	str	r3, [r2, #0]
 80057de:	e014      	b.n	800580a <USB_HostInit+0x9e>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	68fa      	ldr	r2, [r7, #12]
 80057ea:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80057ee:	f023 0304 	bic.w	r3, r3, #4
 80057f2:	6013      	str	r3, [r2, #0]
 80057f4:	e009      	b.n	800580a <USB_HostInit+0x9e>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	68fa      	ldr	r2, [r7, #12]
 8005800:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8005804:	f023 0304 	bic.w	r3, r3, #4
 8005808:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800580a:	2110      	movs	r1, #16
 800580c:	6878      	ldr	r0, [r7, #4]
 800580e:	f7ff fe3d 	bl	800548c <USB_FlushTxFifo>
 8005812:	4603      	mov	r3, r0
 8005814:	2b00      	cmp	r3, #0
 8005816:	d001      	beq.n	800581c <USB_HostInit+0xb0>
  {
    ret = HAL_ERROR;
 8005818:	2301      	movs	r3, #1
 800581a:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800581c:	6878      	ldr	r0, [r7, #4]
 800581e:	f7ff fe67 	bl	80054f0 <USB_FlushRxFifo>
 8005822:	4603      	mov	r3, r0
 8005824:	2b00      	cmp	r3, #0
 8005826:	d001      	beq.n	800582c <USB_HostInit+0xc0>
  {
    ret = HAL_ERROR;
 8005828:	2301      	movs	r3, #1
 800582a:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 800582c:	2300      	movs	r3, #0
 800582e:	613b      	str	r3, [r7, #16]
 8005830:	e015      	b.n	800585e <USB_HostInit+0xf2>
  {
    USBx_HC(i)->HCINT = CLEAR_INTERRUPT_MASK;
 8005832:	693b      	ldr	r3, [r7, #16]
 8005834:	015a      	lsls	r2, r3, #5
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	4413      	add	r3, r2
 800583a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800583e:	461a      	mov	r2, r3
 8005840:	f04f 33ff 	mov.w	r3, #4294967295
 8005844:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 8005846:	693b      	ldr	r3, [r7, #16]
 8005848:	015a      	lsls	r2, r3, #5
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	4413      	add	r3, r2
 800584e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005852:	461a      	mov	r2, r3
 8005854:	2300      	movs	r3, #0
 8005856:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 8005858:	693b      	ldr	r3, [r7, #16]
 800585a:	3301      	adds	r3, #1
 800585c:	613b      	str	r3, [r7, #16]
 800585e:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8005862:	461a      	mov	r2, r3
 8005864:	693b      	ldr	r3, [r7, #16]
 8005866:	4293      	cmp	r3, r2
 8005868:	d3e3      	bcc.n	8005832 <USB_HostInit+0xc6>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	2200      	movs	r2, #0
 800586e:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	f04f 32ff 	mov.w	r2, #4294967295
 8005876:	615a      	str	r2, [r3, #20]
#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	4a18      	ldr	r2, [pc, #96]	@ (80058dc <USB_HostInit+0x170>)
 800587c:	4293      	cmp	r3, r2
 800587e:	d10b      	bne.n	8005898 <USB_HostInit+0x12c>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005886:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	4a15      	ldr	r2, [pc, #84]	@ (80058e0 <USB_HostInit+0x174>)
 800588c:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	4a14      	ldr	r2, [pc, #80]	@ (80058e4 <USB_HostInit+0x178>)
 8005892:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
 8005896:	e009      	b.n	80058ac <USB_HostInit+0x140>
  }
  else
#endif /* defined (USB_OTG_HS) */
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	2280      	movs	r2, #128	@ 0x80
 800589c:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	4a11      	ldr	r2, [pc, #68]	@ (80058e8 <USB_HostInit+0x17c>)
 80058a2:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	4a11      	ldr	r2, [pc, #68]	@ (80058ec <USB_HostInit+0x180>)
 80058a8:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80058ac:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80058b0:	2b00      	cmp	r3, #0
 80058b2:	d105      	bne.n	80058c0 <USB_HostInit+0x154>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	699b      	ldr	r3, [r3, #24]
 80058b8:	f043 0210 	orr.w	r2, r3, #16
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	699a      	ldr	r2, [r3, #24]
 80058c4:	4b0a      	ldr	r3, [pc, #40]	@ (80058f0 <USB_HostInit+0x184>)
 80058c6:	4313      	orrs	r3, r2
 80058c8:	687a      	ldr	r2, [r7, #4]
 80058ca:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 80058cc:	7dfb      	ldrb	r3, [r7, #23]
}
 80058ce:	4618      	mov	r0, r3
 80058d0:	3718      	adds	r7, #24
 80058d2:	46bd      	mov	sp, r7
 80058d4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80058d8:	b004      	add	sp, #16
 80058da:	4770      	bx	lr
 80058dc:	40040000 	.word	0x40040000
 80058e0:	01000200 	.word	0x01000200
 80058e4:	00e00300 	.word	0x00e00300
 80058e8:	00600080 	.word	0x00600080
 80058ec:	004000e0 	.word	0x004000e0
 80058f0:	a3200008 	.word	0xa3200008

080058f4 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(const USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 80058f4:	b480      	push	{r7}
 80058f6:	b085      	sub	sp, #20
 80058f8:	af00      	add	r7, sp, #0
 80058fa:	6078      	str	r0, [r7, #4]
 80058fc:	460b      	mov	r3, r1
 80058fe:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	68fa      	ldr	r2, [r7, #12]
 800590e:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8005912:	f023 0303 	bic.w	r3, r3, #3
 8005916:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800591e:	681a      	ldr	r2, [r3, #0]
 8005920:	78fb      	ldrb	r3, [r7, #3]
 8005922:	f003 0303 	and.w	r3, r3, #3
 8005926:	68f9      	ldr	r1, [r7, #12]
 8005928:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 800592c:	4313      	orrs	r3, r2
 800592e:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 8005930:	78fb      	ldrb	r3, [r7, #3]
 8005932:	2b01      	cmp	r3, #1
 8005934:	d107      	bne.n	8005946 <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = HFIR_48_MHZ;
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800593c:	461a      	mov	r2, r3
 800593e:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8005942:	6053      	str	r3, [r2, #4]
 8005944:	e00c      	b.n	8005960 <USB_InitFSLSPClkSel+0x6c>
  }
  else if (freq == HCFG_6_MHZ)
 8005946:	78fb      	ldrb	r3, [r7, #3]
 8005948:	2b02      	cmp	r3, #2
 800594a:	d107      	bne.n	800595c <USB_InitFSLSPClkSel+0x68>
  {
    USBx_HOST->HFIR = HFIR_6_MHZ;
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005952:	461a      	mov	r2, r3
 8005954:	f241 7370 	movw	r3, #6000	@ 0x1770
 8005958:	6053      	str	r3, [r2, #4]
 800595a:	e001      	b.n	8005960 <USB_InitFSLSPClkSel+0x6c>
  }
  else
  {
    return HAL_ERROR;
 800595c:	2301      	movs	r3, #1
 800595e:	e000      	b.n	8005962 <USB_InitFSLSPClkSel+0x6e>
  }

  return HAL_OK;
 8005960:	2300      	movs	r3, #0
}
 8005962:	4618      	mov	r0, r3
 8005964:	3714      	adds	r7, #20
 8005966:	46bd      	mov	sp, r7
 8005968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800596c:	4770      	bx	lr

0800596e <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(const USB_OTG_GlobalTypeDef *USBx)
{
 800596e:	b580      	push	{r7, lr}
 8005970:	b084      	sub	sp, #16
 8005972:	af00      	add	r7, sp, #0
 8005974:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 800597a:	2300      	movs	r3, #0
 800597c:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8005988:	68bb      	ldr	r3, [r7, #8]
 800598a:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 800598e:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 8005990:	68bb      	ldr	r3, [r7, #8]
 8005992:	68fa      	ldr	r2, [r7, #12]
 8005994:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8005998:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800599c:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 800599e:	2064      	movs	r0, #100	@ 0x64
 80059a0:	f7fb fd0c 	bl	80013bc <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 80059a4:	68bb      	ldr	r3, [r7, #8]
 80059a6:	68fa      	ldr	r2, [r7, #12]
 80059a8:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 80059ac:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80059b0:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 80059b2:	200a      	movs	r0, #10
 80059b4:	f7fb fd02 	bl	80013bc <HAL_Delay>

  return HAL_OK;
 80059b8:	2300      	movs	r3, #0
}
 80059ba:	4618      	mov	r0, r3
 80059bc:	3710      	adds	r7, #16
 80059be:	46bd      	mov	sp, r7
 80059c0:	bd80      	pop	{r7, pc}

080059c2 <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(const USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 80059c2:	b480      	push	{r7}
 80059c4:	b085      	sub	sp, #20
 80059c6:	af00      	add	r7, sp, #0
 80059c8:	6078      	str	r0, [r7, #4]
 80059ca:	460b      	mov	r3, r1
 80059cc:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 80059d2:	2300      	movs	r3, #0
 80059d4:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 80059e0:	68bb      	ldr	r3, [r7, #8]
 80059e2:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 80059e6:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 80059e8:	68bb      	ldr	r3, [r7, #8]
 80059ea:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80059ee:	2b00      	cmp	r3, #0
 80059f0:	d109      	bne.n	8005a06 <USB_DriveVbus+0x44>
 80059f2:	78fb      	ldrb	r3, [r7, #3]
 80059f4:	2b01      	cmp	r3, #1
 80059f6:	d106      	bne.n	8005a06 <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 80059f8:	68bb      	ldr	r3, [r7, #8]
 80059fa:	68fa      	ldr	r2, [r7, #12]
 80059fc:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8005a00:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8005a04:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 8005a06:	68bb      	ldr	r3, [r7, #8]
 8005a08:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005a0c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005a10:	d109      	bne.n	8005a26 <USB_DriveVbus+0x64>
 8005a12:	78fb      	ldrb	r3, [r7, #3]
 8005a14:	2b00      	cmp	r3, #0
 8005a16:	d106      	bne.n	8005a26 <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 8005a18:	68bb      	ldr	r3, [r7, #8]
 8005a1a:	68fa      	ldr	r2, [r7, #12]
 8005a1c:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8005a20:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005a24:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 8005a26:	2300      	movs	r3, #0
}
 8005a28:	4618      	mov	r0, r3
 8005a2a:	3714      	adds	r7, #20
 8005a2c:	46bd      	mov	sp, r7
 8005a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a32:	4770      	bx	lr

08005a34 <USB_GetHostSpeed>:
  *            @arg HCD_DEVICE_SPEED_HIGH: High speed mode
  *            @arg HCD_DEVICE_SPEED_FULL: Full speed mode
  *            @arg HCD_DEVICE_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef const *USBx)
{
 8005a34:	b480      	push	{r7}
 8005a36:	b085      	sub	sp, #20
 8005a38:	af00      	add	r7, sp, #0
 8005a3a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8005a40:	2300      	movs	r3, #0
 8005a42:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 8005a4e:	68bb      	ldr	r3, [r7, #8]
 8005a50:	0c5b      	lsrs	r3, r3, #17
 8005a52:	f003 0303 	and.w	r3, r3, #3
}
 8005a56:	4618      	mov	r0, r3
 8005a58:	3714      	adds	r7, #20
 8005a5a:	46bd      	mov	sp, r7
 8005a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a60:	4770      	bx	lr

08005a62 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef const *USBx)
{
 8005a62:	b480      	push	{r7}
 8005a64:	b085      	sub	sp, #20
 8005a66:	af00      	add	r7, sp, #0
 8005a68:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005a74:	689b      	ldr	r3, [r3, #8]
 8005a76:	b29b      	uxth	r3, r3
}
 8005a78:	4618      	mov	r0, r3
 8005a7a:	3714      	adds	r7, #20
 8005a7c:	46bd      	mov	sp, r7
 8005a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a82:	4770      	bx	lr

08005a84 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 8005a84:	b580      	push	{r7, lr}
 8005a86:	b088      	sub	sp, #32
 8005a88:	af00      	add	r7, sp, #0
 8005a8a:	6078      	str	r0, [r7, #4]
 8005a8c:	4608      	mov	r0, r1
 8005a8e:	4611      	mov	r1, r2
 8005a90:	461a      	mov	r2, r3
 8005a92:	4603      	mov	r3, r0
 8005a94:	70fb      	strb	r3, [r7, #3]
 8005a96:	460b      	mov	r3, r1
 8005a98:	70bb      	strb	r3, [r7, #2]
 8005a9a:	4613      	mov	r3, r2
 8005a9c:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 8005a9e:	2300      	movs	r3, #0
 8005aa0:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = CLEAR_INTERRUPT_MASK;
 8005aa6:	78fb      	ldrb	r3, [r7, #3]
 8005aa8:	015a      	lsls	r2, r3, #5
 8005aaa:	693b      	ldr	r3, [r7, #16]
 8005aac:	4413      	add	r3, r2
 8005aae:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005ab2:	461a      	mov	r2, r3
 8005ab4:	f04f 33ff 	mov.w	r3, #4294967295
 8005ab8:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 8005aba:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8005abe:	2b03      	cmp	r3, #3
 8005ac0:	d87c      	bhi.n	8005bbc <USB_HC_Init+0x138>
 8005ac2:	a201      	add	r2, pc, #4	@ (adr r2, 8005ac8 <USB_HC_Init+0x44>)
 8005ac4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ac8:	08005ad9 	.word	0x08005ad9
 8005acc:	08005b7f 	.word	0x08005b7f
 8005ad0:	08005ad9 	.word	0x08005ad9
 8005ad4:	08005b41 	.word	0x08005b41
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8005ad8:	78fb      	ldrb	r3, [r7, #3]
 8005ada:	015a      	lsls	r2, r3, #5
 8005adc:	693b      	ldr	r3, [r7, #16]
 8005ade:	4413      	add	r3, r2
 8005ae0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005ae4:	461a      	mov	r2, r3
 8005ae6:	f240 439d 	movw	r3, #1181	@ 0x49d
 8005aea:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 8005aec:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8005af0:	2b00      	cmp	r3, #0
 8005af2:	da10      	bge.n	8005b16 <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8005af4:	78fb      	ldrb	r3, [r7, #3]
 8005af6:	015a      	lsls	r2, r3, #5
 8005af8:	693b      	ldr	r3, [r7, #16]
 8005afa:	4413      	add	r3, r2
 8005afc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005b00:	68db      	ldr	r3, [r3, #12]
 8005b02:	78fa      	ldrb	r2, [r7, #3]
 8005b04:	0151      	lsls	r1, r2, #5
 8005b06:	693a      	ldr	r2, [r7, #16]
 8005b08:	440a      	add	r2, r1
 8005b0a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005b0e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005b12:	60d3      	str	r3, [r2, #12]
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
#endif /* defined (USB_OTG_HS) */
      }
      break;
 8005b14:	e055      	b.n	8005bc2 <USB_HC_Init+0x13e>
        if (USBx == USB_OTG_HS)
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	4a6f      	ldr	r2, [pc, #444]	@ (8005cd8 <USB_HC_Init+0x254>)
 8005b1a:	4293      	cmp	r3, r2
 8005b1c:	d151      	bne.n	8005bc2 <USB_HC_Init+0x13e>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 8005b1e:	78fb      	ldrb	r3, [r7, #3]
 8005b20:	015a      	lsls	r2, r3, #5
 8005b22:	693b      	ldr	r3, [r7, #16]
 8005b24:	4413      	add	r3, r2
 8005b26:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005b2a:	68db      	ldr	r3, [r3, #12]
 8005b2c:	78fa      	ldrb	r2, [r7, #3]
 8005b2e:	0151      	lsls	r1, r2, #5
 8005b30:	693a      	ldr	r2, [r7, #16]
 8005b32:	440a      	add	r2, r1
 8005b34:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005b38:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8005b3c:	60d3      	str	r3, [r2, #12]
      break;
 8005b3e:	e040      	b.n	8005bc2 <USB_HC_Init+0x13e>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8005b40:	78fb      	ldrb	r3, [r7, #3]
 8005b42:	015a      	lsls	r2, r3, #5
 8005b44:	693b      	ldr	r3, [r7, #16]
 8005b46:	4413      	add	r3, r2
 8005b48:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005b4c:	461a      	mov	r2, r3
 8005b4e:	f240 639d 	movw	r3, #1693	@ 0x69d
 8005b52:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8005b54:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	da34      	bge.n	8005bc6 <USB_HC_Init+0x142>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8005b5c:	78fb      	ldrb	r3, [r7, #3]
 8005b5e:	015a      	lsls	r2, r3, #5
 8005b60:	693b      	ldr	r3, [r7, #16]
 8005b62:	4413      	add	r3, r2
 8005b64:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005b68:	68db      	ldr	r3, [r3, #12]
 8005b6a:	78fa      	ldrb	r2, [r7, #3]
 8005b6c:	0151      	lsls	r1, r2, #5
 8005b6e:	693a      	ldr	r2, [r7, #16]
 8005b70:	440a      	add	r2, r1
 8005b72:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005b76:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005b7a:	60d3      	str	r3, [r2, #12]
      }

      break;
 8005b7c:	e023      	b.n	8005bc6 <USB_HC_Init+0x142>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8005b7e:	78fb      	ldrb	r3, [r7, #3]
 8005b80:	015a      	lsls	r2, r3, #5
 8005b82:	693b      	ldr	r3, [r7, #16]
 8005b84:	4413      	add	r3, r2
 8005b86:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005b8a:	461a      	mov	r2, r3
 8005b8c:	f240 2325 	movw	r3, #549	@ 0x225
 8005b90:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8005b92:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8005b96:	2b00      	cmp	r3, #0
 8005b98:	da17      	bge.n	8005bca <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 8005b9a:	78fb      	ldrb	r3, [r7, #3]
 8005b9c:	015a      	lsls	r2, r3, #5
 8005b9e:	693b      	ldr	r3, [r7, #16]
 8005ba0:	4413      	add	r3, r2
 8005ba2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005ba6:	68db      	ldr	r3, [r3, #12]
 8005ba8:	78fa      	ldrb	r2, [r7, #3]
 8005baa:	0151      	lsls	r1, r2, #5
 8005bac:	693a      	ldr	r2, [r7, #16]
 8005bae:	440a      	add	r2, r1
 8005bb0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005bb4:	f443 73c0 	orr.w	r3, r3, #384	@ 0x180
 8005bb8:	60d3      	str	r3, [r2, #12]
      }
      break;
 8005bba:	e006      	b.n	8005bca <USB_HC_Init+0x146>

    default:
      ret = HAL_ERROR;
 8005bbc:	2301      	movs	r3, #1
 8005bbe:	77fb      	strb	r3, [r7, #31]
      break;
 8005bc0:	e004      	b.n	8005bcc <USB_HC_Init+0x148>
      break;
 8005bc2:	bf00      	nop
 8005bc4:	e002      	b.n	8005bcc <USB_HC_Init+0x148>
      break;
 8005bc6:	bf00      	nop
 8005bc8:	e000      	b.n	8005bcc <USB_HC_Init+0x148>
      break;
 8005bca:	bf00      	nop
  }

  /* Clear Hub Start Split transaction */
  USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 8005bcc:	78fb      	ldrb	r3, [r7, #3]
 8005bce:	015a      	lsls	r2, r3, #5
 8005bd0:	693b      	ldr	r3, [r7, #16]
 8005bd2:	4413      	add	r3, r2
 8005bd4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005bd8:	461a      	mov	r2, r3
 8005bda:	2300      	movs	r3, #0
 8005bdc:	6053      	str	r3, [r2, #4]

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 8005bde:	78fb      	ldrb	r3, [r7, #3]
 8005be0:	015a      	lsls	r2, r3, #5
 8005be2:	693b      	ldr	r3, [r7, #16]
 8005be4:	4413      	add	r3, r2
 8005be6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005bea:	68db      	ldr	r3, [r3, #12]
 8005bec:	78fa      	ldrb	r2, [r7, #3]
 8005bee:	0151      	lsls	r1, r2, #5
 8005bf0:	693a      	ldr	r2, [r7, #16]
 8005bf2:	440a      	add	r2, r1
 8005bf4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005bf8:	f043 0302 	orr.w	r3, r3, #2
 8005bfc:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 8005bfe:	693b      	ldr	r3, [r7, #16]
 8005c00:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005c04:	699a      	ldr	r2, [r3, #24]
 8005c06:	78fb      	ldrb	r3, [r7, #3]
 8005c08:	f003 030f 	and.w	r3, r3, #15
 8005c0c:	2101      	movs	r1, #1
 8005c0e:	fa01 f303 	lsl.w	r3, r1, r3
 8005c12:	6939      	ldr	r1, [r7, #16]
 8005c14:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8005c18:	4313      	orrs	r3, r2
 8005c1a:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	699b      	ldr	r3, [r3, #24]
 8005c20:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 8005c28:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8005c2c:	2b00      	cmp	r3, #0
 8005c2e:	da03      	bge.n	8005c38 <USB_HC_Init+0x1b4>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 8005c30:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005c34:	61bb      	str	r3, [r7, #24]
 8005c36:	e001      	b.n	8005c3c <USB_HC_Init+0x1b8>
  }
  else
  {
    HCcharEpDir = 0U;
 8005c38:	2300      	movs	r3, #0
 8005c3a:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 8005c3c:	6878      	ldr	r0, [r7, #4]
 8005c3e:	f7ff fef9 	bl	8005a34 <USB_GetHostSpeed>
 8005c42:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 8005c44:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8005c48:	2b02      	cmp	r3, #2
 8005c4a:	d106      	bne.n	8005c5a <USB_HC_Init+0x1d6>
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	2b02      	cmp	r3, #2
 8005c50:	d003      	beq.n	8005c5a <USB_HC_Init+0x1d6>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 8005c52:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8005c56:	617b      	str	r3, [r7, #20]
 8005c58:	e001      	b.n	8005c5e <USB_HC_Init+0x1da>
  }
  else
  {
    HCcharLowSpeed = 0U;
 8005c5a:	2300      	movs	r3, #0
 8005c5c:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8005c5e:	787b      	ldrb	r3, [r7, #1]
 8005c60:	059b      	lsls	r3, r3, #22
 8005c62:	f003 52fe 	and.w	r2, r3, #532676608	@ 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8005c66:	78bb      	ldrb	r3, [r7, #2]
 8005c68:	02db      	lsls	r3, r3, #11
 8005c6a:	f403 43f0 	and.w	r3, r3, #30720	@ 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8005c6e:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8005c70:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8005c74:	049b      	lsls	r3, r3, #18
 8005c76:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8005c7a:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) |
 8005c7c:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8005c7e:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8005c82:	431a      	orrs	r2, r3
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 8005c84:	69bb      	ldr	r3, [r7, #24]
 8005c86:	431a      	orrs	r2, r3
 8005c88:	697b      	ldr	r3, [r7, #20]
 8005c8a:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8005c8c:	78fa      	ldrb	r2, [r7, #3]
 8005c8e:	0151      	lsls	r1, r2, #5
 8005c90:	693a      	ldr	r2, [r7, #16]
 8005c92:	440a      	add	r2, r1
 8005c94:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 8005c98:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8005c9c:	6013      	str	r3, [r2, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 8005c9e:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8005ca2:	2b03      	cmp	r3, #3
 8005ca4:	d003      	beq.n	8005cae <USB_HC_Init+0x22a>
 8005ca6:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8005caa:	2b01      	cmp	r3, #1
 8005cac:	d10f      	bne.n	8005cce <USB_HC_Init+0x24a>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8005cae:	78fb      	ldrb	r3, [r7, #3]
 8005cb0:	015a      	lsls	r2, r3, #5
 8005cb2:	693b      	ldr	r3, [r7, #16]
 8005cb4:	4413      	add	r3, r2
 8005cb6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	78fa      	ldrb	r2, [r7, #3]
 8005cbe:	0151      	lsls	r1, r2, #5
 8005cc0:	693a      	ldr	r2, [r7, #16]
 8005cc2:	440a      	add	r2, r1
 8005cc4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005cc8:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8005ccc:	6013      	str	r3, [r2, #0]
  }

  return ret;
 8005cce:	7ffb      	ldrb	r3, [r7, #31]
}
 8005cd0:	4618      	mov	r0, r3
 8005cd2:	3720      	adds	r7, #32
 8005cd4:	46bd      	mov	sp, r7
 8005cd6:	bd80      	pop	{r7, pc}
 8005cd8:	40040000 	.word	0x40040000

08005cdc <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 8005cdc:	b580      	push	{r7, lr}
 8005cde:	b08c      	sub	sp, #48	@ 0x30
 8005ce0:	af02      	add	r7, sp, #8
 8005ce2:	60f8      	str	r0, [r7, #12]
 8005ce4:	60b9      	str	r1, [r7, #8]
 8005ce6:	4613      	mov	r3, r2
 8005ce8:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 8005cee:	68bb      	ldr	r3, [r7, #8]
 8005cf0:	785b      	ldrb	r3, [r3, #1]
 8005cf2:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = HC_MAX_PKT_CNT;
 8005cf4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005cf8:	837b      	strh	r3, [r7, #26]

#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	4a5d      	ldr	r2, [pc, #372]	@ (8005e74 <USB_HC_StartXfer+0x198>)
 8005cfe:	4293      	cmp	r3, r2
 8005d00:	d12f      	bne.n	8005d62 <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping in case of NYET/NAK */
    if (dma == 1U)
 8005d02:	79fb      	ldrb	r3, [r7, #7]
 8005d04:	2b01      	cmp	r3, #1
 8005d06:	d11c      	bne.n	8005d42 <USB_HC_StartXfer+0x66>
    {
      if (((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)) && (hc->do_ssplit == 0U))
 8005d08:	68bb      	ldr	r3, [r7, #8]
 8005d0a:	7c9b      	ldrb	r3, [r3, #18]
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	d003      	beq.n	8005d18 <USB_HC_StartXfer+0x3c>
 8005d10:	68bb      	ldr	r3, [r7, #8]
 8005d12:	7c9b      	ldrb	r3, [r3, #18]
 8005d14:	2b02      	cmp	r3, #2
 8005d16:	d124      	bne.n	8005d62 <USB_HC_StartXfer+0x86>
 8005d18:	68bb      	ldr	r3, [r7, #8]
 8005d1a:	799b      	ldrb	r3, [r3, #6]
 8005d1c:	2b00      	cmp	r3, #0
 8005d1e:	d120      	bne.n	8005d62 <USB_HC_StartXfer+0x86>
      {

        USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 8005d20:	69fb      	ldr	r3, [r7, #28]
 8005d22:	015a      	lsls	r2, r3, #5
 8005d24:	6a3b      	ldr	r3, [r7, #32]
 8005d26:	4413      	add	r3, r2
 8005d28:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005d2c:	68db      	ldr	r3, [r3, #12]
 8005d2e:	69fa      	ldr	r2, [r7, #28]
 8005d30:	0151      	lsls	r1, r2, #5
 8005d32:	6a3a      	ldr	r2, [r7, #32]
 8005d34:	440a      	add	r2, r1
 8005d36:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005d3a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005d3e:	60d3      	str	r3, [r2, #12]
 8005d40:	e00f      	b.n	8005d62 <USB_HC_StartXfer+0x86>
                                                 USB_OTG_HCINTMSK_NAKM);
      }
    }
    else
    {
      if ((hc->speed == USBH_HS_SPEED) && (hc->do_ping == 1U))
 8005d42:	68bb      	ldr	r3, [r7, #8]
 8005d44:	791b      	ldrb	r3, [r3, #4]
 8005d46:	2b00      	cmp	r3, #0
 8005d48:	d10b      	bne.n	8005d62 <USB_HC_StartXfer+0x86>
 8005d4a:	68bb      	ldr	r3, [r7, #8]
 8005d4c:	795b      	ldrb	r3, [r3, #5]
 8005d4e:	2b01      	cmp	r3, #1
 8005d50:	d107      	bne.n	8005d62 <USB_HC_StartXfer+0x86>
      {
        (void)USB_DoPing(USBx, hc->ch_num);
 8005d52:	68bb      	ldr	r3, [r7, #8]
 8005d54:	785b      	ldrb	r3, [r3, #1]
 8005d56:	4619      	mov	r1, r3
 8005d58:	68f8      	ldr	r0, [r7, #12]
 8005d5a:	f000 fb6b 	bl	8006434 <USB_DoPing>
        return HAL_OK;
 8005d5e:	2300      	movs	r3, #0
 8005d60:	e232      	b.n	80061c8 <USB_HC_StartXfer+0x4ec>
      }
    }
  }
#endif /* defined (USB_OTG_HS) */

  if (hc->do_ssplit == 1U)
 8005d62:	68bb      	ldr	r3, [r7, #8]
 8005d64:	799b      	ldrb	r3, [r3, #6]
 8005d66:	2b01      	cmp	r3, #1
 8005d68:	d158      	bne.n	8005e1c <USB_HC_StartXfer+0x140>
  {
    /* Set number of packet to 1 for Split transaction */
    num_packets = 1U;
 8005d6a:	2301      	movs	r3, #1
 8005d6c:	84fb      	strh	r3, [r7, #38]	@ 0x26

    if (hc->ep_is_in != 0U)
 8005d6e:	68bb      	ldr	r3, [r7, #8]
 8005d70:	78db      	ldrb	r3, [r3, #3]
 8005d72:	2b00      	cmp	r3, #0
 8005d74:	d007      	beq.n	8005d86 <USB_HC_StartXfer+0xaa>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8005d76:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8005d78:	68ba      	ldr	r2, [r7, #8]
 8005d7a:	8a92      	ldrh	r2, [r2, #20]
 8005d7c:	fb03 f202 	mul.w	r2, r3, r2
 8005d80:	68bb      	ldr	r3, [r7, #8]
 8005d82:	61da      	str	r2, [r3, #28]
 8005d84:	e07c      	b.n	8005e80 <USB_HC_StartXfer+0x1a4>
    }
    else
    {
      if (hc->ep_type == EP_TYPE_ISOC)
 8005d86:	68bb      	ldr	r3, [r7, #8]
 8005d88:	7c9b      	ldrb	r3, [r3, #18]
 8005d8a:	2b01      	cmp	r3, #1
 8005d8c:	d130      	bne.n	8005df0 <USB_HC_StartXfer+0x114>
      {
        if (hc->xfer_len > ISO_SPLT_MPS)
 8005d8e:	68bb      	ldr	r3, [r7, #8]
 8005d90:	6a1b      	ldr	r3, [r3, #32]
 8005d92:	2bbc      	cmp	r3, #188	@ 0xbc
 8005d94:	d918      	bls.n	8005dc8 <USB_HC_StartXfer+0xec>
        {
          /* Isochrone Max Packet Size for Split mode */
          hc->XferSize = hc->max_packet;
 8005d96:	68bb      	ldr	r3, [r7, #8]
 8005d98:	8a9b      	ldrh	r3, [r3, #20]
 8005d9a:	461a      	mov	r2, r3
 8005d9c:	68bb      	ldr	r3, [r7, #8]
 8005d9e:	61da      	str	r2, [r3, #28]
          hc->xfer_len = hc->XferSize;
 8005da0:	68bb      	ldr	r3, [r7, #8]
 8005da2:	69da      	ldr	r2, [r3, #28]
 8005da4:	68bb      	ldr	r3, [r7, #8]
 8005da6:	621a      	str	r2, [r3, #32]

          if ((hc->iso_splt_xactPos == HCSPLT_BEGIN) || (hc->iso_splt_xactPos == HCSPLT_MIDDLE))
 8005da8:	68bb      	ldr	r3, [r7, #8]
 8005daa:	68db      	ldr	r3, [r3, #12]
 8005dac:	2b01      	cmp	r3, #1
 8005dae:	d003      	beq.n	8005db8 <USB_HC_StartXfer+0xdc>
 8005db0:	68bb      	ldr	r3, [r7, #8]
 8005db2:	68db      	ldr	r3, [r3, #12]
 8005db4:	2b02      	cmp	r3, #2
 8005db6:	d103      	bne.n	8005dc0 <USB_HC_StartXfer+0xe4>
          {
            hc->iso_splt_xactPos = HCSPLT_MIDDLE;
 8005db8:	68bb      	ldr	r3, [r7, #8]
 8005dba:	2202      	movs	r2, #2
 8005dbc:	60da      	str	r2, [r3, #12]
 8005dbe:	e05f      	b.n	8005e80 <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_BEGIN;
 8005dc0:	68bb      	ldr	r3, [r7, #8]
 8005dc2:	2201      	movs	r2, #1
 8005dc4:	60da      	str	r2, [r3, #12]
 8005dc6:	e05b      	b.n	8005e80 <USB_HC_StartXfer+0x1a4>
          }
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 8005dc8:	68bb      	ldr	r3, [r7, #8]
 8005dca:	6a1a      	ldr	r2, [r3, #32]
 8005dcc:	68bb      	ldr	r3, [r7, #8]
 8005dce:	61da      	str	r2, [r3, #28]

          if ((hc->iso_splt_xactPos != HCSPLT_BEGIN) && (hc->iso_splt_xactPos != HCSPLT_MIDDLE))
 8005dd0:	68bb      	ldr	r3, [r7, #8]
 8005dd2:	68db      	ldr	r3, [r3, #12]
 8005dd4:	2b01      	cmp	r3, #1
 8005dd6:	d007      	beq.n	8005de8 <USB_HC_StartXfer+0x10c>
 8005dd8:	68bb      	ldr	r3, [r7, #8]
 8005dda:	68db      	ldr	r3, [r3, #12]
 8005ddc:	2b02      	cmp	r3, #2
 8005dde:	d003      	beq.n	8005de8 <USB_HC_StartXfer+0x10c>
          {
            hc->iso_splt_xactPos = HCSPLT_FULL;
 8005de0:	68bb      	ldr	r3, [r7, #8]
 8005de2:	2204      	movs	r2, #4
 8005de4:	60da      	str	r2, [r3, #12]
 8005de6:	e04b      	b.n	8005e80 <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_END;
 8005de8:	68bb      	ldr	r3, [r7, #8]
 8005dea:	2203      	movs	r2, #3
 8005dec:	60da      	str	r2, [r3, #12]
 8005dee:	e047      	b.n	8005e80 <USB_HC_StartXfer+0x1a4>
          }
        }
      }
      else
      {
        if ((dma == 1U) && (hc->xfer_len > hc->max_packet))
 8005df0:	79fb      	ldrb	r3, [r7, #7]
 8005df2:	2b01      	cmp	r3, #1
 8005df4:	d10d      	bne.n	8005e12 <USB_HC_StartXfer+0x136>
 8005df6:	68bb      	ldr	r3, [r7, #8]
 8005df8:	6a1b      	ldr	r3, [r3, #32]
 8005dfa:	68ba      	ldr	r2, [r7, #8]
 8005dfc:	8a92      	ldrh	r2, [r2, #20]
 8005dfe:	4293      	cmp	r3, r2
 8005e00:	d907      	bls.n	8005e12 <USB_HC_StartXfer+0x136>
        {
          hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8005e02:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8005e04:	68ba      	ldr	r2, [r7, #8]
 8005e06:	8a92      	ldrh	r2, [r2, #20]
 8005e08:	fb03 f202 	mul.w	r2, r3, r2
 8005e0c:	68bb      	ldr	r3, [r7, #8]
 8005e0e:	61da      	str	r2, [r3, #28]
 8005e10:	e036      	b.n	8005e80 <USB_HC_StartXfer+0x1a4>
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 8005e12:	68bb      	ldr	r3, [r7, #8]
 8005e14:	6a1a      	ldr	r2, [r3, #32]
 8005e16:	68bb      	ldr	r3, [r7, #8]
 8005e18:	61da      	str	r2, [r3, #28]
 8005e1a:	e031      	b.n	8005e80 <USB_HC_StartXfer+0x1a4>
    }
  }
  else
  {
    /* Compute the expected number of packets associated to the transfer */
    if (hc->xfer_len > 0U)
 8005e1c:	68bb      	ldr	r3, [r7, #8]
 8005e1e:	6a1b      	ldr	r3, [r3, #32]
 8005e20:	2b00      	cmp	r3, #0
 8005e22:	d018      	beq.n	8005e56 <USB_HC_StartXfer+0x17a>
    {
      num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 8005e24:	68bb      	ldr	r3, [r7, #8]
 8005e26:	6a1b      	ldr	r3, [r3, #32]
 8005e28:	68ba      	ldr	r2, [r7, #8]
 8005e2a:	8a92      	ldrh	r2, [r2, #20]
 8005e2c:	4413      	add	r3, r2
 8005e2e:	3b01      	subs	r3, #1
 8005e30:	68ba      	ldr	r2, [r7, #8]
 8005e32:	8a92      	ldrh	r2, [r2, #20]
 8005e34:	fbb3 f3f2 	udiv	r3, r3, r2
 8005e38:	84fb      	strh	r3, [r7, #38]	@ 0x26

      if (num_packets > max_hc_pkt_count)
 8005e3a:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8005e3c:	8b7b      	ldrh	r3, [r7, #26]
 8005e3e:	429a      	cmp	r2, r3
 8005e40:	d90b      	bls.n	8005e5a <USB_HC_StartXfer+0x17e>
      {
        num_packets = max_hc_pkt_count;
 8005e42:	8b7b      	ldrh	r3, [r7, #26]
 8005e44:	84fb      	strh	r3, [r7, #38]	@ 0x26
        hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8005e46:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8005e48:	68ba      	ldr	r2, [r7, #8]
 8005e4a:	8a92      	ldrh	r2, [r2, #20]
 8005e4c:	fb03 f202 	mul.w	r2, r3, r2
 8005e50:	68bb      	ldr	r3, [r7, #8]
 8005e52:	61da      	str	r2, [r3, #28]
 8005e54:	e001      	b.n	8005e5a <USB_HC_StartXfer+0x17e>
      }
    }
    else
    {
      num_packets = 1U;
 8005e56:	2301      	movs	r3, #1
 8005e58:	84fb      	strh	r3, [r7, #38]	@ 0x26

    /*
    * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
    * max_packet size.
    */
    if (hc->ep_is_in != 0U)
 8005e5a:	68bb      	ldr	r3, [r7, #8]
 8005e5c:	78db      	ldrb	r3, [r3, #3]
 8005e5e:	2b00      	cmp	r3, #0
 8005e60:	d00a      	beq.n	8005e78 <USB_HC_StartXfer+0x19c>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8005e62:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8005e64:	68ba      	ldr	r2, [r7, #8]
 8005e66:	8a92      	ldrh	r2, [r2, #20]
 8005e68:	fb03 f202 	mul.w	r2, r3, r2
 8005e6c:	68bb      	ldr	r3, [r7, #8]
 8005e6e:	61da      	str	r2, [r3, #28]
 8005e70:	e006      	b.n	8005e80 <USB_HC_StartXfer+0x1a4>
 8005e72:	bf00      	nop
 8005e74:	40040000 	.word	0x40040000
    }
    else
    {
      hc->XferSize = hc->xfer_len;
 8005e78:	68bb      	ldr	r3, [r7, #8]
 8005e7a:	6a1a      	ldr	r2, [r3, #32]
 8005e7c:	68bb      	ldr	r3, [r7, #8]
 8005e7e:	61da      	str	r2, [r3, #28]
    }
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8005e80:	68bb      	ldr	r3, [r7, #8]
 8005e82:	69db      	ldr	r3, [r3, #28]
 8005e84:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8005e88:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8005e8a:	04d9      	lsls	r1, r3, #19
 8005e8c:	4ba3      	ldr	r3, [pc, #652]	@ (800611c <USB_HC_StartXfer+0x440>)
 8005e8e:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8005e90:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 8005e92:	68bb      	ldr	r3, [r7, #8]
 8005e94:	7d9b      	ldrb	r3, [r3, #22]
 8005e96:	075b      	lsls	r3, r3, #29
 8005e98:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8005e9c:	69f9      	ldr	r1, [r7, #28]
 8005e9e:	0148      	lsls	r0, r1, #5
 8005ea0:	6a39      	ldr	r1, [r7, #32]
 8005ea2:	4401      	add	r1, r0
 8005ea4:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8005ea8:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8005eaa:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 8005eac:	79fb      	ldrb	r3, [r7, #7]
 8005eae:	2b00      	cmp	r3, #0
 8005eb0:	d009      	beq.n	8005ec6 <USB_HC_StartXfer+0x1ea>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 8005eb2:	68bb      	ldr	r3, [r7, #8]
 8005eb4:	6999      	ldr	r1, [r3, #24]
 8005eb6:	69fb      	ldr	r3, [r7, #28]
 8005eb8:	015a      	lsls	r2, r3, #5
 8005eba:	6a3b      	ldr	r3, [r7, #32]
 8005ebc:	4413      	add	r3, r2
 8005ebe:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005ec2:	460a      	mov	r2, r1
 8005ec4:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 8005ec6:	6a3b      	ldr	r3, [r7, #32]
 8005ec8:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005ecc:	689b      	ldr	r3, [r3, #8]
 8005ece:	f003 0301 	and.w	r3, r3, #1
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	bf0c      	ite	eq
 8005ed6:	2301      	moveq	r3, #1
 8005ed8:	2300      	movne	r3, #0
 8005eda:	b2db      	uxtb	r3, r3
 8005edc:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 8005ede:	69fb      	ldr	r3, [r7, #28]
 8005ee0:	015a      	lsls	r2, r3, #5
 8005ee2:	6a3b      	ldr	r3, [r7, #32]
 8005ee4:	4413      	add	r3, r2
 8005ee6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	69fa      	ldr	r2, [r7, #28]
 8005eee:	0151      	lsls	r1, r2, #5
 8005ef0:	6a3a      	ldr	r2, [r7, #32]
 8005ef2:	440a      	add	r2, r1
 8005ef4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005ef8:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8005efc:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 8005efe:	69fb      	ldr	r3, [r7, #28]
 8005f00:	015a      	lsls	r2, r3, #5
 8005f02:	6a3b      	ldr	r3, [r7, #32]
 8005f04:	4413      	add	r3, r2
 8005f06:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005f0a:	681a      	ldr	r2, [r3, #0]
 8005f0c:	7e7b      	ldrb	r3, [r7, #25]
 8005f0e:	075b      	lsls	r3, r3, #29
 8005f10:	69f9      	ldr	r1, [r7, #28]
 8005f12:	0148      	lsls	r0, r1, #5
 8005f14:	6a39      	ldr	r1, [r7, #32]
 8005f16:	4401      	add	r1, r0
 8005f18:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
 8005f1c:	4313      	orrs	r3, r2
 8005f1e:	600b      	str	r3, [r1, #0]

  if (hc->do_ssplit == 1U)
 8005f20:	68bb      	ldr	r3, [r7, #8]
 8005f22:	799b      	ldrb	r3, [r3, #6]
 8005f24:	2b01      	cmp	r3, #1
 8005f26:	f040 80c3 	bne.w	80060b0 <USB_HC_StartXfer+0x3d4>
  {
    /* Set Hub start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8005f2a:	68bb      	ldr	r3, [r7, #8]
 8005f2c:	7c5b      	ldrb	r3, [r3, #17]
 8005f2e:	01db      	lsls	r3, r3, #7
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 8005f30:	68ba      	ldr	r2, [r7, #8]
 8005f32:	7c12      	ldrb	r2, [r2, #16]
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8005f34:	4313      	orrs	r3, r2
 8005f36:	69fa      	ldr	r2, [r7, #28]
 8005f38:	0151      	lsls	r1, r2, #5
 8005f3a:	6a3a      	ldr	r2, [r7, #32]
 8005f3c:	440a      	add	r2, r1
 8005f3e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 8005f42:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8005f46:	6053      	str	r3, [r2, #4]

    /* unmask ack & nyet for IN/OUT transactions */
    USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_ACKM |
 8005f48:	69fb      	ldr	r3, [r7, #28]
 8005f4a:	015a      	lsls	r2, r3, #5
 8005f4c:	6a3b      	ldr	r3, [r7, #32]
 8005f4e:	4413      	add	r3, r2
 8005f50:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005f54:	68db      	ldr	r3, [r3, #12]
 8005f56:	69fa      	ldr	r2, [r7, #28]
 8005f58:	0151      	lsls	r1, r2, #5
 8005f5a:	6a3a      	ldr	r2, [r7, #32]
 8005f5c:	440a      	add	r2, r1
 8005f5e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005f62:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8005f66:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_NYET);

    if ((hc->do_csplit == 1U) && (hc->ep_is_in == 0U))
 8005f68:	68bb      	ldr	r3, [r7, #8]
 8005f6a:	79db      	ldrb	r3, [r3, #7]
 8005f6c:	2b01      	cmp	r3, #1
 8005f6e:	d123      	bne.n	8005fb8 <USB_HC_StartXfer+0x2dc>
 8005f70:	68bb      	ldr	r3, [r7, #8]
 8005f72:	78db      	ldrb	r3, [r3, #3]
 8005f74:	2b00      	cmp	r3, #0
 8005f76:	d11f      	bne.n	8005fb8 <USB_HC_StartXfer+0x2dc>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8005f78:	69fb      	ldr	r3, [r7, #28]
 8005f7a:	015a      	lsls	r2, r3, #5
 8005f7c:	6a3b      	ldr	r3, [r7, #32]
 8005f7e:	4413      	add	r3, r2
 8005f80:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005f84:	685b      	ldr	r3, [r3, #4]
 8005f86:	69fa      	ldr	r2, [r7, #28]
 8005f88:	0151      	lsls	r1, r2, #5
 8005f8a:	6a3a      	ldr	r2, [r7, #32]
 8005f8c:	440a      	add	r2, r1
 8005f8e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005f92:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005f96:	6053      	str	r3, [r2, #4]
      USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 8005f98:	69fb      	ldr	r3, [r7, #28]
 8005f9a:	015a      	lsls	r2, r3, #5
 8005f9c:	6a3b      	ldr	r3, [r7, #32]
 8005f9e:	4413      	add	r3, r2
 8005fa0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005fa4:	68db      	ldr	r3, [r3, #12]
 8005fa6:	69fa      	ldr	r2, [r7, #28]
 8005fa8:	0151      	lsls	r1, r2, #5
 8005faa:	6a3a      	ldr	r2, [r7, #32]
 8005fac:	440a      	add	r2, r1
 8005fae:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005fb2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005fb6:	60d3      	str	r3, [r2, #12]
    }

    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 8005fb8:	68bb      	ldr	r3, [r7, #8]
 8005fba:	7c9b      	ldrb	r3, [r3, #18]
 8005fbc:	2b01      	cmp	r3, #1
 8005fbe:	d003      	beq.n	8005fc8 <USB_HC_StartXfer+0x2ec>
 8005fc0:	68bb      	ldr	r3, [r7, #8]
 8005fc2:	7c9b      	ldrb	r3, [r3, #18]
 8005fc4:	2b03      	cmp	r3, #3
 8005fc6:	d117      	bne.n	8005ff8 <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 8005fc8:	68bb      	ldr	r3, [r7, #8]
 8005fca:	79db      	ldrb	r3, [r3, #7]
    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 8005fcc:	2b01      	cmp	r3, #1
 8005fce:	d113      	bne.n	8005ff8 <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 8005fd0:	68bb      	ldr	r3, [r7, #8]
 8005fd2:	78db      	ldrb	r3, [r3, #3]
 8005fd4:	2b01      	cmp	r3, #1
 8005fd6:	d10f      	bne.n	8005ff8 <USB_HC_StartXfer+0x31c>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8005fd8:	69fb      	ldr	r3, [r7, #28]
 8005fda:	015a      	lsls	r2, r3, #5
 8005fdc:	6a3b      	ldr	r3, [r7, #32]
 8005fde:	4413      	add	r3, r2
 8005fe0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005fe4:	685b      	ldr	r3, [r3, #4]
 8005fe6:	69fa      	ldr	r2, [r7, #28]
 8005fe8:	0151      	lsls	r1, r2, #5
 8005fea:	6a3a      	ldr	r2, [r7, #32]
 8005fec:	440a      	add	r2, r1
 8005fee:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005ff2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005ff6:	6053      	str	r3, [r2, #4]
    }

    /* Position management for iso out transaction on split mode */
    if ((hc->ep_type == EP_TYPE_ISOC) && (hc->ep_is_in == 0U))
 8005ff8:	68bb      	ldr	r3, [r7, #8]
 8005ffa:	7c9b      	ldrb	r3, [r3, #18]
 8005ffc:	2b01      	cmp	r3, #1
 8005ffe:	d162      	bne.n	80060c6 <USB_HC_StartXfer+0x3ea>
 8006000:	68bb      	ldr	r3, [r7, #8]
 8006002:	78db      	ldrb	r3, [r3, #3]
 8006004:	2b00      	cmp	r3, #0
 8006006:	d15e      	bne.n	80060c6 <USB_HC_StartXfer+0x3ea>
    {
      /* Set data payload position */
      switch (hc->iso_splt_xactPos)
 8006008:	68bb      	ldr	r3, [r7, #8]
 800600a:	68db      	ldr	r3, [r3, #12]
 800600c:	3b01      	subs	r3, #1
 800600e:	2b03      	cmp	r3, #3
 8006010:	d858      	bhi.n	80060c4 <USB_HC_StartXfer+0x3e8>
 8006012:	a201      	add	r2, pc, #4	@ (adr r2, 8006018 <USB_HC_StartXfer+0x33c>)
 8006014:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006018:	08006029 	.word	0x08006029
 800601c:	0800604b 	.word	0x0800604b
 8006020:	0800606d 	.word	0x0800606d
 8006024:	0800608f 	.word	0x0800608f
      {
        case HCSPLT_BEGIN:
          /* First data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_1;
 8006028:	69fb      	ldr	r3, [r7, #28]
 800602a:	015a      	lsls	r2, r3, #5
 800602c:	6a3b      	ldr	r3, [r7, #32]
 800602e:	4413      	add	r3, r2
 8006030:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006034:	685b      	ldr	r3, [r3, #4]
 8006036:	69fa      	ldr	r2, [r7, #28]
 8006038:	0151      	lsls	r1, r2, #5
 800603a:	6a3a      	ldr	r2, [r7, #32]
 800603c:	440a      	add	r2, r1
 800603e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006042:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006046:	6053      	str	r3, [r2, #4]
          break;
 8006048:	e03d      	b.n	80060c6 <USB_HC_StartXfer+0x3ea>

        case HCSPLT_MIDDLE:
          /* Middle data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_Pos;
 800604a:	69fb      	ldr	r3, [r7, #28]
 800604c:	015a      	lsls	r2, r3, #5
 800604e:	6a3b      	ldr	r3, [r7, #32]
 8006050:	4413      	add	r3, r2
 8006052:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006056:	685b      	ldr	r3, [r3, #4]
 8006058:	69fa      	ldr	r2, [r7, #28]
 800605a:	0151      	lsls	r1, r2, #5
 800605c:	6a3a      	ldr	r2, [r7, #32]
 800605e:	440a      	add	r2, r1
 8006060:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006064:	f043 030e 	orr.w	r3, r3, #14
 8006068:	6053      	str	r3, [r2, #4]
          break;
 800606a:	e02c      	b.n	80060c6 <USB_HC_StartXfer+0x3ea>

        case HCSPLT_END:
          /* End data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_0;
 800606c:	69fb      	ldr	r3, [r7, #28]
 800606e:	015a      	lsls	r2, r3, #5
 8006070:	6a3b      	ldr	r3, [r7, #32]
 8006072:	4413      	add	r3, r2
 8006074:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006078:	685b      	ldr	r3, [r3, #4]
 800607a:	69fa      	ldr	r2, [r7, #28]
 800607c:	0151      	lsls	r1, r2, #5
 800607e:	6a3a      	ldr	r2, [r7, #32]
 8006080:	440a      	add	r2, r1
 8006082:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006086:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800608a:	6053      	str	r3, [r2, #4]
          break;
 800608c:	e01b      	b.n	80060c6 <USB_HC_StartXfer+0x3ea>

        case HCSPLT_FULL:
          /* Entire data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS;
 800608e:	69fb      	ldr	r3, [r7, #28]
 8006090:	015a      	lsls	r2, r3, #5
 8006092:	6a3b      	ldr	r3, [r7, #32]
 8006094:	4413      	add	r3, r2
 8006096:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800609a:	685b      	ldr	r3, [r3, #4]
 800609c:	69fa      	ldr	r2, [r7, #28]
 800609e:	0151      	lsls	r1, r2, #5
 80060a0:	6a3a      	ldr	r2, [r7, #32]
 80060a2:	440a      	add	r2, r1
 80060a4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80060a8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80060ac:	6053      	str	r3, [r2, #4]
          break;
 80060ae:	e00a      	b.n	80060c6 <USB_HC_StartXfer+0x3ea>
    }
  }
  else
  {
    /* Clear Hub Start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 80060b0:	69fb      	ldr	r3, [r7, #28]
 80060b2:	015a      	lsls	r2, r3, #5
 80060b4:	6a3b      	ldr	r3, [r7, #32]
 80060b6:	4413      	add	r3, r2
 80060b8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80060bc:	461a      	mov	r2, r3
 80060be:	2300      	movs	r3, #0
 80060c0:	6053      	str	r3, [r2, #4]
 80060c2:	e000      	b.n	80060c6 <USB_HC_StartXfer+0x3ea>
          break;
 80060c4:	bf00      	nop
  }

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 80060c6:	69fb      	ldr	r3, [r7, #28]
 80060c8:	015a      	lsls	r2, r3, #5
 80060ca:	6a3b      	ldr	r3, [r7, #32]
 80060cc:	4413      	add	r3, r2
 80060ce:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80060d6:	693b      	ldr	r3, [r7, #16]
 80060d8:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80060dc:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 80060de:	68bb      	ldr	r3, [r7, #8]
 80060e0:	78db      	ldrb	r3, [r3, #3]
 80060e2:	2b00      	cmp	r3, #0
 80060e4:	d004      	beq.n	80060f0 <USB_HC_StartXfer+0x414>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 80060e6:	693b      	ldr	r3, [r7, #16]
 80060e8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80060ec:	613b      	str	r3, [r7, #16]
 80060ee:	e003      	b.n	80060f8 <USB_HC_StartXfer+0x41c>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 80060f0:	693b      	ldr	r3, [r7, #16]
 80060f2:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80060f6:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 80060f8:	693b      	ldr	r3, [r7, #16]
 80060fa:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80060fe:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 8006100:	69fb      	ldr	r3, [r7, #28]
 8006102:	015a      	lsls	r2, r3, #5
 8006104:	6a3b      	ldr	r3, [r7, #32]
 8006106:	4413      	add	r3, r2
 8006108:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800610c:	461a      	mov	r2, r3
 800610e:	693b      	ldr	r3, [r7, #16]
 8006110:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 8006112:	79fb      	ldrb	r3, [r7, #7]
 8006114:	2b00      	cmp	r3, #0
 8006116:	d003      	beq.n	8006120 <USB_HC_StartXfer+0x444>
  {
    return HAL_OK;
 8006118:	2300      	movs	r3, #0
 800611a:	e055      	b.n	80061c8 <USB_HC_StartXfer+0x4ec>
 800611c:	1ff80000 	.word	0x1ff80000
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U) && (hc->do_csplit == 0U))
 8006120:	68bb      	ldr	r3, [r7, #8]
 8006122:	78db      	ldrb	r3, [r3, #3]
 8006124:	2b00      	cmp	r3, #0
 8006126:	d14e      	bne.n	80061c6 <USB_HC_StartXfer+0x4ea>
 8006128:	68bb      	ldr	r3, [r7, #8]
 800612a:	6a1b      	ldr	r3, [r3, #32]
 800612c:	2b00      	cmp	r3, #0
 800612e:	d04a      	beq.n	80061c6 <USB_HC_StartXfer+0x4ea>
 8006130:	68bb      	ldr	r3, [r7, #8]
 8006132:	79db      	ldrb	r3, [r3, #7]
 8006134:	2b00      	cmp	r3, #0
 8006136:	d146      	bne.n	80061c6 <USB_HC_StartXfer+0x4ea>
  {
    switch (hc->ep_type)
 8006138:	68bb      	ldr	r3, [r7, #8]
 800613a:	7c9b      	ldrb	r3, [r3, #18]
 800613c:	2b03      	cmp	r3, #3
 800613e:	d831      	bhi.n	80061a4 <USB_HC_StartXfer+0x4c8>
 8006140:	a201      	add	r2, pc, #4	@ (adr r2, 8006148 <USB_HC_StartXfer+0x46c>)
 8006142:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006146:	bf00      	nop
 8006148:	08006159 	.word	0x08006159
 800614c:	0800617d 	.word	0x0800617d
 8006150:	08006159 	.word	0x08006159
 8006154:	0800617d 	.word	0x0800617d
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8006158:	68bb      	ldr	r3, [r7, #8]
 800615a:	6a1b      	ldr	r3, [r3, #32]
 800615c:	3303      	adds	r3, #3
 800615e:	089b      	lsrs	r3, r3, #2
 8006160:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 8006162:	8afa      	ldrh	r2, [r7, #22]
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006168:	b29b      	uxth	r3, r3
 800616a:	429a      	cmp	r2, r3
 800616c:	d91c      	bls.n	80061a8 <USB_HC_StartXfer+0x4cc>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	699b      	ldr	r3, [r3, #24]
 8006172:	f043 0220 	orr.w	r2, r3, #32
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	619a      	str	r2, [r3, #24]
        }
        break;
 800617a:	e015      	b.n	80061a8 <USB_HC_StartXfer+0x4cc>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 800617c:	68bb      	ldr	r3, [r7, #8]
 800617e:	6a1b      	ldr	r3, [r3, #32]
 8006180:	3303      	adds	r3, #3
 8006182:	089b      	lsrs	r3, r3, #2
 8006184:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 8006186:	8afa      	ldrh	r2, [r7, #22]
 8006188:	6a3b      	ldr	r3, [r7, #32]
 800618a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800618e:	691b      	ldr	r3, [r3, #16]
 8006190:	b29b      	uxth	r3, r3
 8006192:	429a      	cmp	r2, r3
 8006194:	d90a      	bls.n	80061ac <USB_HC_StartXfer+0x4d0>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 8006196:	68fb      	ldr	r3, [r7, #12]
 8006198:	699b      	ldr	r3, [r3, #24]
 800619a:	f043 6280 	orr.w	r2, r3, #67108864	@ 0x4000000
 800619e:	68fb      	ldr	r3, [r7, #12]
 80061a0:	619a      	str	r2, [r3, #24]
        }
        break;
 80061a2:	e003      	b.n	80061ac <USB_HC_StartXfer+0x4d0>

      default:
        break;
 80061a4:	bf00      	nop
 80061a6:	e002      	b.n	80061ae <USB_HC_StartXfer+0x4d2>
        break;
 80061a8:	bf00      	nop
 80061aa:	e000      	b.n	80061ae <USB_HC_StartXfer+0x4d2>
        break;
 80061ac:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 80061ae:	68bb      	ldr	r3, [r7, #8]
 80061b0:	6999      	ldr	r1, [r3, #24]
 80061b2:	68bb      	ldr	r3, [r7, #8]
 80061b4:	785a      	ldrb	r2, [r3, #1]
 80061b6:	68bb      	ldr	r3, [r7, #8]
 80061b8:	6a1b      	ldr	r3, [r3, #32]
 80061ba:	b29b      	uxth	r3, r3
 80061bc:	2000      	movs	r0, #0
 80061be:	9000      	str	r0, [sp, #0]
 80061c0:	68f8      	ldr	r0, [r7, #12]
 80061c2:	f7ff f9c3 	bl	800554c <USB_WritePacket>
  }

  return HAL_OK;
 80061c6:	2300      	movs	r3, #0
}
 80061c8:	4618      	mov	r0, r3
 80061ca:	3728      	adds	r7, #40	@ 0x28
 80061cc:	46bd      	mov	sp, r7
 80061ce:	bd80      	pop	{r7, pc}

080061d0 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 80061d0:	b480      	push	{r7}
 80061d2:	b085      	sub	sp, #20
 80061d4:	af00      	add	r7, sp, #0
 80061d6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 80061dc:	68fb      	ldr	r3, [r7, #12]
 80061de:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80061e2:	695b      	ldr	r3, [r3, #20]
 80061e4:	b29b      	uxth	r3, r3
}
 80061e6:	4618      	mov	r0, r3
 80061e8:	3714      	adds	r7, #20
 80061ea:	46bd      	mov	sp, r7
 80061ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061f0:	4770      	bx	lr

080061f2 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(const USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 80061f2:	b480      	push	{r7}
 80061f4:	b089      	sub	sp, #36	@ 0x24
 80061f6:	af00      	add	r7, sp, #0
 80061f8:	6078      	str	r0, [r7, #4]
 80061fa:	460b      	mov	r3, r1
 80061fc:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 8006202:	78fb      	ldrb	r3, [r7, #3]
 8006204:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 8006206:	2300      	movs	r3, #0
 8006208:	60bb      	str	r3, [r7, #8]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 800620a:	69bb      	ldr	r3, [r7, #24]
 800620c:	015a      	lsls	r2, r3, #5
 800620e:	69fb      	ldr	r3, [r7, #28]
 8006210:	4413      	add	r3, r2
 8006212:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	0c9b      	lsrs	r3, r3, #18
 800621a:	f003 0303 	and.w	r3, r3, #3
 800621e:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 8006220:	69bb      	ldr	r3, [r7, #24]
 8006222:	015a      	lsls	r2, r3, #5
 8006224:	69fb      	ldr	r3, [r7, #28]
 8006226:	4413      	add	r3, r2
 8006228:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	0fdb      	lsrs	r3, r3, #31
 8006230:	f003 0301 	and.w	r3, r3, #1
 8006234:	613b      	str	r3, [r7, #16]
  uint32_t SplitEna = (USBx_HC(hcnum)->HCSPLT & USB_OTG_HCSPLT_SPLITEN) >> 31;
 8006236:	69bb      	ldr	r3, [r7, #24]
 8006238:	015a      	lsls	r2, r3, #5
 800623a:	69fb      	ldr	r3, [r7, #28]
 800623c:	4413      	add	r3, r2
 800623e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006242:	685b      	ldr	r3, [r3, #4]
 8006244:	0fdb      	lsrs	r3, r3, #31
 8006246:	f003 0301 	and.w	r3, r3, #1
 800624a:	60fb      	str	r3, [r7, #12]

  /* In buffer DMA, Channel disable must not be programmed for non-split periodic channels.
     At the end of the next uframe/frame (in the worst case), the core generates a channel halted
     and disables the channel automatically. */

  if ((((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) && (SplitEna == 0U)) &&
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	689b      	ldr	r3, [r3, #8]
 8006250:	f003 0320 	and.w	r3, r3, #32
 8006254:	2b20      	cmp	r3, #32
 8006256:	d10d      	bne.n	8006274 <USB_HC_Halt+0x82>
 8006258:	68fb      	ldr	r3, [r7, #12]
 800625a:	2b00      	cmp	r3, #0
 800625c:	d10a      	bne.n	8006274 <USB_HC_Halt+0x82>
 800625e:	693b      	ldr	r3, [r7, #16]
 8006260:	2b00      	cmp	r3, #0
 8006262:	d005      	beq.n	8006270 <USB_HC_Halt+0x7e>
      ((ChannelEna == 0U) || (((HcEpType == HCCHAR_ISOC) || (HcEpType == HCCHAR_INTR)))))
 8006264:	697b      	ldr	r3, [r7, #20]
 8006266:	2b01      	cmp	r3, #1
 8006268:	d002      	beq.n	8006270 <USB_HC_Halt+0x7e>
 800626a:	697b      	ldr	r3, [r7, #20]
 800626c:	2b03      	cmp	r3, #3
 800626e:	d101      	bne.n	8006274 <USB_HC_Halt+0x82>
  {
    return HAL_OK;
 8006270:	2300      	movs	r3, #0
 8006272:	e0d8      	b.n	8006426 <USB_HC_Halt+0x234>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 8006274:	697b      	ldr	r3, [r7, #20]
 8006276:	2b00      	cmp	r3, #0
 8006278:	d002      	beq.n	8006280 <USB_HC_Halt+0x8e>
 800627a:	697b      	ldr	r3, [r7, #20]
 800627c:	2b02      	cmp	r3, #2
 800627e:	d173      	bne.n	8006368 <USB_HC_Halt+0x176>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8006280:	69bb      	ldr	r3, [r7, #24]
 8006282:	015a      	lsls	r2, r3, #5
 8006284:	69fb      	ldr	r3, [r7, #28]
 8006286:	4413      	add	r3, r2
 8006288:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	69ba      	ldr	r2, [r7, #24]
 8006290:	0151      	lsls	r1, r2, #5
 8006292:	69fa      	ldr	r2, [r7, #28]
 8006294:	440a      	add	r2, r1
 8006296:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800629a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800629e:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	689b      	ldr	r3, [r3, #8]
 80062a4:	f003 0320 	and.w	r3, r3, #32
 80062a8:	2b00      	cmp	r3, #0
 80062aa:	d14a      	bne.n	8006342 <USB_HC_Halt+0x150>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80062b0:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 80062b4:	2b00      	cmp	r3, #0
 80062b6:	d133      	bne.n	8006320 <USB_HC_Halt+0x12e>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 80062b8:	69bb      	ldr	r3, [r7, #24]
 80062ba:	015a      	lsls	r2, r3, #5
 80062bc:	69fb      	ldr	r3, [r7, #28]
 80062be:	4413      	add	r3, r2
 80062c0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	69ba      	ldr	r2, [r7, #24]
 80062c8:	0151      	lsls	r1, r2, #5
 80062ca:	69fa      	ldr	r2, [r7, #28]
 80062cc:	440a      	add	r2, r1
 80062ce:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80062d2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80062d6:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80062d8:	69bb      	ldr	r3, [r7, #24]
 80062da:	015a      	lsls	r2, r3, #5
 80062dc:	69fb      	ldr	r3, [r7, #28]
 80062de:	4413      	add	r3, r2
 80062e0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	69ba      	ldr	r2, [r7, #24]
 80062e8:	0151      	lsls	r1, r2, #5
 80062ea:	69fa      	ldr	r2, [r7, #28]
 80062ec:	440a      	add	r2, r1
 80062ee:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80062f2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80062f6:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 80062f8:	68bb      	ldr	r3, [r7, #8]
 80062fa:	3301      	adds	r3, #1
 80062fc:	60bb      	str	r3, [r7, #8]

          if (count > 1000U)
 80062fe:	68bb      	ldr	r3, [r7, #8]
 8006300:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8006304:	d82e      	bhi.n	8006364 <USB_HC_Halt+0x172>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8006306:	69bb      	ldr	r3, [r7, #24]
 8006308:	015a      	lsls	r2, r3, #5
 800630a:	69fb      	ldr	r3, [r7, #28]
 800630c:	4413      	add	r3, r2
 800630e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006318:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800631c:	d0ec      	beq.n	80062f8 <USB_HC_Halt+0x106>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800631e:	e081      	b.n	8006424 <USB_HC_Halt+0x232>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8006320:	69bb      	ldr	r3, [r7, #24]
 8006322:	015a      	lsls	r2, r3, #5
 8006324:	69fb      	ldr	r3, [r7, #28]
 8006326:	4413      	add	r3, r2
 8006328:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	69ba      	ldr	r2, [r7, #24]
 8006330:	0151      	lsls	r1, r2, #5
 8006332:	69fa      	ldr	r2, [r7, #28]
 8006334:	440a      	add	r2, r1
 8006336:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800633a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800633e:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8006340:	e070      	b.n	8006424 <USB_HC_Halt+0x232>
      }
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8006342:	69bb      	ldr	r3, [r7, #24]
 8006344:	015a      	lsls	r2, r3, #5
 8006346:	69fb      	ldr	r3, [r7, #28]
 8006348:	4413      	add	r3, r2
 800634a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	69ba      	ldr	r2, [r7, #24]
 8006352:	0151      	lsls	r1, r2, #5
 8006354:	69fa      	ldr	r2, [r7, #28]
 8006356:	440a      	add	r2, r1
 8006358:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800635c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8006360:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8006362:	e05f      	b.n	8006424 <USB_HC_Halt+0x232>
            break;
 8006364:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8006366:	e05d      	b.n	8006424 <USB_HC_Halt+0x232>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8006368:	69bb      	ldr	r3, [r7, #24]
 800636a:	015a      	lsls	r2, r3, #5
 800636c:	69fb      	ldr	r3, [r7, #28]
 800636e:	4413      	add	r3, r2
 8006370:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	69ba      	ldr	r2, [r7, #24]
 8006378:	0151      	lsls	r1, r2, #5
 800637a:	69fa      	ldr	r2, [r7, #28]
 800637c:	440a      	add	r2, r1
 800637e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006382:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006386:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 8006388:	69fb      	ldr	r3, [r7, #28]
 800638a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800638e:	691b      	ldr	r3, [r3, #16]
 8006390:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8006394:	2b00      	cmp	r3, #0
 8006396:	d133      	bne.n	8006400 <USB_HC_Halt+0x20e>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8006398:	69bb      	ldr	r3, [r7, #24]
 800639a:	015a      	lsls	r2, r3, #5
 800639c:	69fb      	ldr	r3, [r7, #28]
 800639e:	4413      	add	r3, r2
 80063a0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	69ba      	ldr	r2, [r7, #24]
 80063a8:	0151      	lsls	r1, r2, #5
 80063aa:	69fa      	ldr	r2, [r7, #28]
 80063ac:	440a      	add	r2, r1
 80063ae:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80063b2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80063b6:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80063b8:	69bb      	ldr	r3, [r7, #24]
 80063ba:	015a      	lsls	r2, r3, #5
 80063bc:	69fb      	ldr	r3, [r7, #28]
 80063be:	4413      	add	r3, r2
 80063c0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	69ba      	ldr	r2, [r7, #24]
 80063c8:	0151      	lsls	r1, r2, #5
 80063ca:	69fa      	ldr	r2, [r7, #28]
 80063cc:	440a      	add	r2, r1
 80063ce:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80063d2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80063d6:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 80063d8:	68bb      	ldr	r3, [r7, #8]
 80063da:	3301      	adds	r3, #1
 80063dc:	60bb      	str	r3, [r7, #8]

        if (count > 1000U)
 80063de:	68bb      	ldr	r3, [r7, #8]
 80063e0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80063e4:	d81d      	bhi.n	8006422 <USB_HC_Halt+0x230>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80063e6:	69bb      	ldr	r3, [r7, #24]
 80063e8:	015a      	lsls	r2, r3, #5
 80063ea:	69fb      	ldr	r3, [r7, #28]
 80063ec:	4413      	add	r3, r2
 80063ee:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80063f8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80063fc:	d0ec      	beq.n	80063d8 <USB_HC_Halt+0x1e6>
 80063fe:	e011      	b.n	8006424 <USB_HC_Halt+0x232>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8006400:	69bb      	ldr	r3, [r7, #24]
 8006402:	015a      	lsls	r2, r3, #5
 8006404:	69fb      	ldr	r3, [r7, #28]
 8006406:	4413      	add	r3, r2
 8006408:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	69ba      	ldr	r2, [r7, #24]
 8006410:	0151      	lsls	r1, r2, #5
 8006412:	69fa      	ldr	r2, [r7, #28]
 8006414:	440a      	add	r2, r1
 8006416:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800641a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800641e:	6013      	str	r3, [r2, #0]
 8006420:	e000      	b.n	8006424 <USB_HC_Halt+0x232>
          break;
 8006422:	bf00      	nop
    }
  }

  return HAL_OK;
 8006424:	2300      	movs	r3, #0
}
 8006426:	4618      	mov	r0, r3
 8006428:	3724      	adds	r7, #36	@ 0x24
 800642a:	46bd      	mov	sp, r7
 800642c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006430:	4770      	bx	lr
	...

08006434 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(const USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 8006434:	b480      	push	{r7}
 8006436:	b087      	sub	sp, #28
 8006438:	af00      	add	r7, sp, #0
 800643a:	6078      	str	r0, [r7, #4]
 800643c:	460b      	mov	r3, r1
 800643e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 8006444:	78fb      	ldrb	r3, [r7, #3]
 8006446:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 8006448:	2301      	movs	r3, #1
 800644a:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800644c:	68fb      	ldr	r3, [r7, #12]
 800644e:	04da      	lsls	r2, r3, #19
 8006450:	4b15      	ldr	r3, [pc, #84]	@ (80064a8 <USB_DoPing+0x74>)
 8006452:	4013      	ands	r3, r2
 8006454:	693a      	ldr	r2, [r7, #16]
 8006456:	0151      	lsls	r1, r2, #5
 8006458:	697a      	ldr	r2, [r7, #20]
 800645a:	440a      	add	r2, r1
 800645c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006460:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8006464:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 8006466:	693b      	ldr	r3, [r7, #16]
 8006468:	015a      	lsls	r2, r3, #5
 800646a:	697b      	ldr	r3, [r7, #20]
 800646c:	4413      	add	r3, r2
 800646e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8006476:	68bb      	ldr	r3, [r7, #8]
 8006478:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800647c:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800647e:	68bb      	ldr	r3, [r7, #8]
 8006480:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8006484:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 8006486:	693b      	ldr	r3, [r7, #16]
 8006488:	015a      	lsls	r2, r3, #5
 800648a:	697b      	ldr	r3, [r7, #20]
 800648c:	4413      	add	r3, r2
 800648e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006492:	461a      	mov	r2, r3
 8006494:	68bb      	ldr	r3, [r7, #8]
 8006496:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8006498:	2300      	movs	r3, #0
}
 800649a:	4618      	mov	r0, r3
 800649c:	371c      	adds	r7, #28
 800649e:	46bd      	mov	sp, r7
 80064a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064a4:	4770      	bx	lr
 80064a6:	bf00      	nop
 80064a8:	1ff80000 	.word	0x1ff80000

080064ac <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 80064ac:	b580      	push	{r7, lr}
 80064ae:	b088      	sub	sp, #32
 80064b0:	af00      	add	r7, sp, #0
 80064b2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 80064b4:	2300      	movs	r3, #0
 80064b6:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 80064bc:	2300      	movs	r3, #0
 80064be:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 80064c0:	6878      	ldr	r0, [r7, #4]
 80064c2:	f7fe ff86 	bl	80053d2 <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80064c6:	2110      	movs	r1, #16
 80064c8:	6878      	ldr	r0, [r7, #4]
 80064ca:	f7fe ffdf 	bl	800548c <USB_FlushTxFifo>
 80064ce:	4603      	mov	r3, r0
 80064d0:	2b00      	cmp	r3, #0
 80064d2:	d001      	beq.n	80064d8 <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 80064d4:	2301      	movs	r3, #1
 80064d6:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80064d8:	6878      	ldr	r0, [r7, #4]
 80064da:	f7ff f809 	bl	80054f0 <USB_FlushRxFifo>
 80064de:	4603      	mov	r3, r0
 80064e0:	2b00      	cmp	r3, #0
 80064e2:	d001      	beq.n	80064e8 <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 80064e4:	2301      	movs	r3, #1
 80064e6:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 80064e8:	2300      	movs	r3, #0
 80064ea:	61bb      	str	r3, [r7, #24]
 80064ec:	e01f      	b.n	800652e <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 80064ee:	69bb      	ldr	r3, [r7, #24]
 80064f0:	015a      	lsls	r2, r3, #5
 80064f2:	697b      	ldr	r3, [r7, #20]
 80064f4:	4413      	add	r3, r2
 80064f6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 80064fe:	693b      	ldr	r3, [r7, #16]
 8006500:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006504:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 8006506:	693b      	ldr	r3, [r7, #16]
 8006508:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800650c:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800650e:	693b      	ldr	r3, [r7, #16]
 8006510:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8006514:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8006516:	69bb      	ldr	r3, [r7, #24]
 8006518:	015a      	lsls	r2, r3, #5
 800651a:	697b      	ldr	r3, [r7, #20]
 800651c:	4413      	add	r3, r2
 800651e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006522:	461a      	mov	r2, r3
 8006524:	693b      	ldr	r3, [r7, #16]
 8006526:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 8006528:	69bb      	ldr	r3, [r7, #24]
 800652a:	3301      	adds	r3, #1
 800652c:	61bb      	str	r3, [r7, #24]
 800652e:	69bb      	ldr	r3, [r7, #24]
 8006530:	2b0f      	cmp	r3, #15
 8006532:	d9dc      	bls.n	80064ee <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 8006534:	2300      	movs	r3, #0
 8006536:	61bb      	str	r3, [r7, #24]
 8006538:	e034      	b.n	80065a4 <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 800653a:	69bb      	ldr	r3, [r7, #24]
 800653c:	015a      	lsls	r2, r3, #5
 800653e:	697b      	ldr	r3, [r7, #20]
 8006540:	4413      	add	r3, r2
 8006542:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 800654a:	693b      	ldr	r3, [r7, #16]
 800654c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006550:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 8006552:	693b      	ldr	r3, [r7, #16]
 8006554:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8006558:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800655a:	693b      	ldr	r3, [r7, #16]
 800655c:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8006560:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8006562:	69bb      	ldr	r3, [r7, #24]
 8006564:	015a      	lsls	r2, r3, #5
 8006566:	697b      	ldr	r3, [r7, #20]
 8006568:	4413      	add	r3, r2
 800656a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800656e:	461a      	mov	r2, r3
 8006570:	693b      	ldr	r3, [r7, #16]
 8006572:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 8006574:	68fb      	ldr	r3, [r7, #12]
 8006576:	3301      	adds	r3, #1
 8006578:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8006580:	d80c      	bhi.n	800659c <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8006582:	69bb      	ldr	r3, [r7, #24]
 8006584:	015a      	lsls	r2, r3, #5
 8006586:	697b      	ldr	r3, [r7, #20]
 8006588:	4413      	add	r3, r2
 800658a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006594:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006598:	d0ec      	beq.n	8006574 <USB_StopHost+0xc8>
 800659a:	e000      	b.n	800659e <USB_StopHost+0xf2>
        break;
 800659c:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 800659e:	69bb      	ldr	r3, [r7, #24]
 80065a0:	3301      	adds	r3, #1
 80065a2:	61bb      	str	r3, [r7, #24]
 80065a4:	69bb      	ldr	r3, [r7, #24]
 80065a6:	2b0f      	cmp	r3, #15
 80065a8:	d9c7      	bls.n	800653a <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = CLEAR_INTERRUPT_MASK;
 80065aa:	697b      	ldr	r3, [r7, #20]
 80065ac:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80065b0:	461a      	mov	r2, r3
 80065b2:	f04f 33ff 	mov.w	r3, #4294967295
 80065b6:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	f04f 32ff 	mov.w	r2, #4294967295
 80065be:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 80065c0:	6878      	ldr	r0, [r7, #4]
 80065c2:	f7fe fef5 	bl	80053b0 <USB_EnableGlobalInt>

  return ret;
 80065c6:	7ffb      	ldrb	r3, [r7, #31]
}
 80065c8:	4618      	mov	r0, r3
 80065ca:	3720      	adds	r7, #32
 80065cc:	46bd      	mov	sp, r7
 80065ce:	bd80      	pop	{r7, pc}

080065d0 <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 80065d0:	b590      	push	{r4, r7, lr}
 80065d2:	b089      	sub	sp, #36	@ 0x24
 80065d4:	af04      	add	r7, sp, #16
 80065d6:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 80065d8:	2301      	movs	r3, #1
 80065da:	2202      	movs	r2, #2
 80065dc:	2102      	movs	r1, #2
 80065de:	6878      	ldr	r0, [r7, #4]
 80065e0:	f000 fc83 	bl	8006eea <USBH_FindInterface>
 80065e4:	4603      	mov	r3, r0
 80065e6:	73fb      	strb	r3, [r7, #15]
                                   ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 80065e8:	7bfb      	ldrb	r3, [r7, #15]
 80065ea:	2bff      	cmp	r3, #255	@ 0xff
 80065ec:	d002      	beq.n	80065f4 <USBH_CDC_InterfaceInit+0x24>
 80065ee:	7bfb      	ldrb	r3, [r7, #15]
 80065f0:	2b01      	cmp	r3, #1
 80065f2:	d901      	bls.n	80065f8 <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 80065f4:	2302      	movs	r3, #2
 80065f6:	e13d      	b.n	8006874 <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 80065f8:	7bfb      	ldrb	r3, [r7, #15]
 80065fa:	4619      	mov	r1, r3
 80065fc:	6878      	ldr	r0, [r7, #4]
 80065fe:	f000 fc58 	bl	8006eb2 <USBH_SelectInterface>
 8006602:	4603      	mov	r3, r0
 8006604:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 8006606:	7bbb      	ldrb	r3, [r7, #14]
 8006608:	2b00      	cmp	r3, #0
 800660a:	d001      	beq.n	8006610 <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 800660c:	2302      	movs	r3, #2
 800660e:	e131      	b.n	8006874 <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	f8d3 437c 	ldr.w	r4, [r3, #892]	@ 0x37c
 8006616:	2050      	movs	r0, #80	@ 0x50
 8006618:	f002 fb58 	bl	8008ccc <malloc>
 800661c:	4603      	mov	r3, r0
 800661e:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8006626:	69db      	ldr	r3, [r3, #28]
 8006628:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 800662a:	68bb      	ldr	r3, [r7, #8]
 800662c:	2b00      	cmp	r3, #0
 800662e:	d101      	bne.n	8006634 <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 8006630:	2302      	movs	r3, #2
 8006632:	e11f      	b.n	8006874 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  (void)USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 8006634:	2250      	movs	r2, #80	@ 0x50
 8006636:	2100      	movs	r1, #0
 8006638:	68b8      	ldr	r0, [r7, #8]
 800663a:	f002 fc05 	bl	8008e48 <memset>

  /*Collect the notification endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 800663e:	7bfb      	ldrb	r3, [r7, #15]
 8006640:	687a      	ldr	r2, [r7, #4]
 8006642:	211a      	movs	r1, #26
 8006644:	fb01 f303 	mul.w	r3, r1, r3
 8006648:	4413      	add	r3, r2
 800664a:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 800664e:	781b      	ldrb	r3, [r3, #0]
 8006650:	b25b      	sxtb	r3, r3
 8006652:	2b00      	cmp	r3, #0
 8006654:	da15      	bge.n	8006682 <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8006656:	7bfb      	ldrb	r3, [r7, #15]
 8006658:	687a      	ldr	r2, [r7, #4]
 800665a:	211a      	movs	r1, #26
 800665c:	fb01 f303 	mul.w	r3, r1, r3
 8006660:	4413      	add	r3, r2
 8006662:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8006666:	781a      	ldrb	r2, [r3, #0]
 8006668:	68bb      	ldr	r3, [r7, #8]
 800666a:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800666c:	7bfb      	ldrb	r3, [r7, #15]
 800666e:	687a      	ldr	r2, [r7, #4]
 8006670:	211a      	movs	r1, #26
 8006672:	fb01 f303 	mul.w	r3, r1, r3
 8006676:	4413      	add	r3, r2
 8006678:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 800667c:	881a      	ldrh	r2, [r3, #0]
 800667e:	68bb      	ldr	r3, [r7, #8]
 8006680:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 8006682:	68bb      	ldr	r3, [r7, #8]
 8006684:	785b      	ldrb	r3, [r3, #1]
 8006686:	4619      	mov	r1, r3
 8006688:	6878      	ldr	r0, [r7, #4]
 800668a:	f001 ffc4 	bl	8008616 <USBH_AllocPipe>
 800668e:	4603      	mov	r3, r0
 8006690:	461a      	mov	r2, r3
 8006692:	68bb      	ldr	r3, [r7, #8]
 8006694:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 8006696:	68bb      	ldr	r3, [r7, #8]
 8006698:	7819      	ldrb	r1, [r3, #0]
 800669a:	68bb      	ldr	r3, [r7, #8]
 800669c:	7858      	ldrb	r0, [r3, #1]
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80066aa:	68ba      	ldr	r2, [r7, #8]
 80066ac:	8952      	ldrh	r2, [r2, #10]
 80066ae:	9202      	str	r2, [sp, #8]
 80066b0:	2203      	movs	r2, #3
 80066b2:	9201      	str	r2, [sp, #4]
 80066b4:	9300      	str	r3, [sp, #0]
 80066b6:	4623      	mov	r3, r4
 80066b8:	4602      	mov	r2, r0
 80066ba:	6878      	ldr	r0, [r7, #4]
 80066bc:	f001 ff7c 	bl	80085b8 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                      CDC_Handle->CommItf.NotifEpSize);

  (void)USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 80066c0:	68bb      	ldr	r3, [r7, #8]
 80066c2:	781b      	ldrb	r3, [r3, #0]
 80066c4:	2200      	movs	r2, #0
 80066c6:	4619      	mov	r1, r3
 80066c8:	6878      	ldr	r0, [r7, #4]
 80066ca:	f002 fa79 	bl	8008bc0 <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 80066ce:	2300      	movs	r3, #0
 80066d0:	2200      	movs	r2, #0
 80066d2:	210a      	movs	r1, #10
 80066d4:	6878      	ldr	r0, [r7, #4]
 80066d6:	f000 fc08 	bl	8006eea <USBH_FindInterface>
 80066da:	4603      	mov	r3, r0
 80066dc:	73fb      	strb	r3, [r7, #15]
                                   RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 80066de:	7bfb      	ldrb	r3, [r7, #15]
 80066e0:	2bff      	cmp	r3, #255	@ 0xff
 80066e2:	d002      	beq.n	80066ea <USBH_CDC_InterfaceInit+0x11a>
 80066e4:	7bfb      	ldrb	r3, [r7, #15]
 80066e6:	2b01      	cmp	r3, #1
 80066e8:	d901      	bls.n	80066ee <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 80066ea:	2302      	movs	r3, #2
 80066ec:	e0c2      	b.n	8006874 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 80066ee:	7bfb      	ldrb	r3, [r7, #15]
 80066f0:	687a      	ldr	r2, [r7, #4]
 80066f2:	211a      	movs	r1, #26
 80066f4:	fb01 f303 	mul.w	r3, r1, r3
 80066f8:	4413      	add	r3, r2
 80066fa:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 80066fe:	781b      	ldrb	r3, [r3, #0]
 8006700:	b25b      	sxtb	r3, r3
 8006702:	2b00      	cmp	r3, #0
 8006704:	da16      	bge.n	8006734 <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8006706:	7bfb      	ldrb	r3, [r7, #15]
 8006708:	687a      	ldr	r2, [r7, #4]
 800670a:	211a      	movs	r1, #26
 800670c:	fb01 f303 	mul.w	r3, r1, r3
 8006710:	4413      	add	r3, r2
 8006712:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8006716:	781a      	ldrb	r2, [r3, #0]
 8006718:	68bb      	ldr	r3, [r7, #8]
 800671a:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800671c:	7bfb      	ldrb	r3, [r7, #15]
 800671e:	687a      	ldr	r2, [r7, #4]
 8006720:	211a      	movs	r1, #26
 8006722:	fb01 f303 	mul.w	r3, r1, r3
 8006726:	4413      	add	r3, r2
 8006728:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 800672c:	881a      	ldrh	r2, [r3, #0]
 800672e:	68bb      	ldr	r3, [r7, #8]
 8006730:	835a      	strh	r2, [r3, #26]
 8006732:	e015      	b.n	8006760 <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8006734:	7bfb      	ldrb	r3, [r7, #15]
 8006736:	687a      	ldr	r2, [r7, #4]
 8006738:	211a      	movs	r1, #26
 800673a:	fb01 f303 	mul.w	r3, r1, r3
 800673e:	4413      	add	r3, r2
 8006740:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8006744:	781a      	ldrb	r2, [r3, #0]
 8006746:	68bb      	ldr	r3, [r7, #8]
 8006748:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800674a:	7bfb      	ldrb	r3, [r7, #15]
 800674c:	687a      	ldr	r2, [r7, #4]
 800674e:	211a      	movs	r1, #26
 8006750:	fb01 f303 	mul.w	r3, r1, r3
 8006754:	4413      	add	r3, r2
 8006756:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 800675a:	881a      	ldrh	r2, [r3, #0]
 800675c:	68bb      	ldr	r3, [r7, #8]
 800675e:	831a      	strh	r2, [r3, #24]
  }

  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U) != 0U)
 8006760:	7bfb      	ldrb	r3, [r7, #15]
 8006762:	687a      	ldr	r2, [r7, #4]
 8006764:	211a      	movs	r1, #26
 8006766:	fb01 f303 	mul.w	r3, r1, r3
 800676a:	4413      	add	r3, r2
 800676c:	f203 3356 	addw	r3, r3, #854	@ 0x356
 8006770:	781b      	ldrb	r3, [r3, #0]
 8006772:	b25b      	sxtb	r3, r3
 8006774:	2b00      	cmp	r3, #0
 8006776:	da16      	bge.n	80067a6 <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8006778:	7bfb      	ldrb	r3, [r7, #15]
 800677a:	687a      	ldr	r2, [r7, #4]
 800677c:	211a      	movs	r1, #26
 800677e:	fb01 f303 	mul.w	r3, r1, r3
 8006782:	4413      	add	r3, r2
 8006784:	f203 3356 	addw	r3, r3, #854	@ 0x356
 8006788:	781a      	ldrb	r2, [r3, #0]
 800678a:	68bb      	ldr	r3, [r7, #8]
 800678c:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 800678e:	7bfb      	ldrb	r3, [r7, #15]
 8006790:	687a      	ldr	r2, [r7, #4]
 8006792:	211a      	movs	r1, #26
 8006794:	fb01 f303 	mul.w	r3, r1, r3
 8006798:	4413      	add	r3, r2
 800679a:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 800679e:	881a      	ldrh	r2, [r3, #0]
 80067a0:	68bb      	ldr	r3, [r7, #8]
 80067a2:	835a      	strh	r2, [r3, #26]
 80067a4:	e015      	b.n	80067d2 <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 80067a6:	7bfb      	ldrb	r3, [r7, #15]
 80067a8:	687a      	ldr	r2, [r7, #4]
 80067aa:	211a      	movs	r1, #26
 80067ac:	fb01 f303 	mul.w	r3, r1, r3
 80067b0:	4413      	add	r3, r2
 80067b2:	f203 3356 	addw	r3, r3, #854	@ 0x356
 80067b6:	781a      	ldrb	r2, [r3, #0]
 80067b8:	68bb      	ldr	r3, [r7, #8]
 80067ba:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 80067bc:	7bfb      	ldrb	r3, [r7, #15]
 80067be:	687a      	ldr	r2, [r7, #4]
 80067c0:	211a      	movs	r1, #26
 80067c2:	fb01 f303 	mul.w	r3, r1, r3
 80067c6:	4413      	add	r3, r2
 80067c8:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 80067cc:	881a      	ldrh	r2, [r3, #0]
 80067ce:	68bb      	ldr	r3, [r7, #8]
 80067d0:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 80067d2:	68bb      	ldr	r3, [r7, #8]
 80067d4:	7b9b      	ldrb	r3, [r3, #14]
 80067d6:	4619      	mov	r1, r3
 80067d8:	6878      	ldr	r0, [r7, #4]
 80067da:	f001 ff1c 	bl	8008616 <USBH_AllocPipe>
 80067de:	4603      	mov	r3, r0
 80067e0:	461a      	mov	r2, r3
 80067e2:	68bb      	ldr	r3, [r7, #8]
 80067e4:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 80067e6:	68bb      	ldr	r3, [r7, #8]
 80067e8:	7bdb      	ldrb	r3, [r3, #15]
 80067ea:	4619      	mov	r1, r3
 80067ec:	6878      	ldr	r0, [r7, #4]
 80067ee:	f001 ff12 	bl	8008616 <USBH_AllocPipe>
 80067f2:	4603      	mov	r3, r0
 80067f4:	461a      	mov	r2, r3
 80067f6:	68bb      	ldr	r3, [r7, #8]
 80067f8:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 80067fa:	68bb      	ldr	r3, [r7, #8]
 80067fc:	7b59      	ldrb	r1, [r3, #13]
 80067fe:	68bb      	ldr	r3, [r7, #8]
 8006800:	7b98      	ldrb	r0, [r3, #14]
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800680e:	68ba      	ldr	r2, [r7, #8]
 8006810:	8b12      	ldrh	r2, [r2, #24]
 8006812:	9202      	str	r2, [sp, #8]
 8006814:	2202      	movs	r2, #2
 8006816:	9201      	str	r2, [sp, #4]
 8006818:	9300      	str	r3, [sp, #0]
 800681a:	4623      	mov	r3, r4
 800681c:	4602      	mov	r2, r0
 800681e:	6878      	ldr	r0, [r7, #4]
 8006820:	f001 feca 	bl	80085b8 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 8006824:	68bb      	ldr	r3, [r7, #8]
 8006826:	7b19      	ldrb	r1, [r3, #12]
 8006828:	68bb      	ldr	r3, [r7, #8]
 800682a:	7bd8      	ldrb	r0, [r3, #15]
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8006838:	68ba      	ldr	r2, [r7, #8]
 800683a:	8b52      	ldrh	r2, [r2, #26]
 800683c:	9202      	str	r2, [sp, #8]
 800683e:	2202      	movs	r2, #2
 8006840:	9201      	str	r2, [sp, #4]
 8006842:	9300      	str	r3, [sp, #0]
 8006844:	4623      	mov	r3, r4
 8006846:	4602      	mov	r2, r0
 8006848:	6878      	ldr	r0, [r7, #4]
 800684a:	f001 feb5 	bl	80085b8 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 800684e:	68bb      	ldr	r3, [r7, #8]
 8006850:	2200      	movs	r2, #0
 8006852:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 8006856:	68bb      	ldr	r3, [r7, #8]
 8006858:	7b5b      	ldrb	r3, [r3, #13]
 800685a:	2200      	movs	r2, #0
 800685c:	4619      	mov	r1, r3
 800685e:	6878      	ldr	r0, [r7, #4]
 8006860:	f002 f9ae 	bl	8008bc0 <USBH_LL_SetToggle>
  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 8006864:	68bb      	ldr	r3, [r7, #8]
 8006866:	7b1b      	ldrb	r3, [r3, #12]
 8006868:	2200      	movs	r2, #0
 800686a:	4619      	mov	r1, r3
 800686c:	6878      	ldr	r0, [r7, #4]
 800686e:	f002 f9a7 	bl	8008bc0 <USBH_LL_SetToggle>

  return USBH_OK;
 8006872:	2300      	movs	r3, #0
}
 8006874:	4618      	mov	r0, r3
 8006876:	3714      	adds	r7, #20
 8006878:	46bd      	mov	sp, r7
 800687a:	bd90      	pop	{r4, r7, pc}

0800687c <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 800687c:	b580      	push	{r7, lr}
 800687e:	b084      	sub	sp, #16
 8006880:	af00      	add	r7, sp, #0
 8006882:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800688a:	69db      	ldr	r3, [r3, #28]
 800688c:	60fb      	str	r3, [r7, #12]

  if ((CDC_Handle->CommItf.NotifPipe) != 0U)
 800688e:	68fb      	ldr	r3, [r7, #12]
 8006890:	781b      	ldrb	r3, [r3, #0]
 8006892:	2b00      	cmp	r3, #0
 8006894:	d00e      	beq.n	80068b4 <USBH_CDC_InterfaceDeInit+0x38>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 8006896:	68fb      	ldr	r3, [r7, #12]
 8006898:	781b      	ldrb	r3, [r3, #0]
 800689a:	4619      	mov	r1, r3
 800689c:	6878      	ldr	r0, [r7, #4]
 800689e:	f001 feaa 	bl	80085f6 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 80068a2:	68fb      	ldr	r3, [r7, #12]
 80068a4:	781b      	ldrb	r3, [r3, #0]
 80068a6:	4619      	mov	r1, r3
 80068a8:	6878      	ldr	r0, [r7, #4]
 80068aa:	f001 fed5 	bl	8008658 <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 80068ae:	68fb      	ldr	r3, [r7, #12]
 80068b0:	2200      	movs	r2, #0
 80068b2:	701a      	strb	r2, [r3, #0]
  }

  if ((CDC_Handle->DataItf.InPipe) != 0U)
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	7b1b      	ldrb	r3, [r3, #12]
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	d00e      	beq.n	80068da <USBH_CDC_InterfaceDeInit+0x5e>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	7b1b      	ldrb	r3, [r3, #12]
 80068c0:	4619      	mov	r1, r3
 80068c2:	6878      	ldr	r0, [r7, #4]
 80068c4:	f001 fe97 	bl	80085f6 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	7b1b      	ldrb	r3, [r3, #12]
 80068cc:	4619      	mov	r1, r3
 80068ce:	6878      	ldr	r0, [r7, #4]
 80068d0:	f001 fec2 	bl	8008658 <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 80068d4:	68fb      	ldr	r3, [r7, #12]
 80068d6:	2200      	movs	r2, #0
 80068d8:	731a      	strb	r2, [r3, #12]
  }

  if ((CDC_Handle->DataItf.OutPipe) != 0U)
 80068da:	68fb      	ldr	r3, [r7, #12]
 80068dc:	7b5b      	ldrb	r3, [r3, #13]
 80068de:	2b00      	cmp	r3, #0
 80068e0:	d00e      	beq.n	8006900 <USBH_CDC_InterfaceDeInit+0x84>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 80068e2:	68fb      	ldr	r3, [r7, #12]
 80068e4:	7b5b      	ldrb	r3, [r3, #13]
 80068e6:	4619      	mov	r1, r3
 80068e8:	6878      	ldr	r0, [r7, #4]
 80068ea:	f001 fe84 	bl	80085f6 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	7b5b      	ldrb	r3, [r3, #13]
 80068f2:	4619      	mov	r1, r3
 80068f4:	6878      	ldr	r0, [r7, #4]
 80068f6:	f001 feaf 	bl	8008658 <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 80068fa:	68fb      	ldr	r3, [r7, #12]
 80068fc:	2200      	movs	r2, #0
 80068fe:	735a      	strb	r2, [r3, #13]
  }

  if ((phost->pActiveClass->pData) != NULL)
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8006906:	69db      	ldr	r3, [r3, #28]
 8006908:	2b00      	cmp	r3, #0
 800690a:	d00b      	beq.n	8006924 <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8006912:	69db      	ldr	r3, [r3, #28]
 8006914:	4618      	mov	r0, r3
 8006916:	f002 f9e1 	bl	8008cdc <free>
    phost->pActiveClass->pData = 0U;
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8006920:	2200      	movs	r2, #0
 8006922:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 8006924:	2300      	movs	r3, #0
}
 8006926:	4618      	mov	r0, r3
 8006928:	3710      	adds	r7, #16
 800692a:	46bd      	mov	sp, r7
 800692c:	bd80      	pop	{r7, pc}

0800692e <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 800692e:	b580      	push	{r7, lr}
 8006930:	b084      	sub	sp, #16
 8006932:	af00      	add	r7, sp, #0
 8006934:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800693c:	69db      	ldr	r3, [r3, #28]
 800693e:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 8006940:	68fb      	ldr	r3, [r7, #12]
 8006942:	3340      	adds	r3, #64	@ 0x40
 8006944:	4619      	mov	r1, r3
 8006946:	6878      	ldr	r0, [r7, #4]
 8006948:	f000 f8b1 	bl	8006aae <GetLineCoding>
 800694c:	4603      	mov	r3, r0
 800694e:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 8006950:	7afb      	ldrb	r3, [r7, #11]
 8006952:	2b00      	cmp	r3, #0
 8006954:	d105      	bne.n	8006962 <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800695c:	2102      	movs	r1, #2
 800695e:	6878      	ldr	r0, [r7, #4]
 8006960:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 8006962:	7afb      	ldrb	r3, [r7, #11]
}
 8006964:	4618      	mov	r0, r3
 8006966:	3710      	adds	r7, #16
 8006968:	46bd      	mov	sp, r7
 800696a:	bd80      	pop	{r7, pc}

0800696c <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 800696c:	b580      	push	{r7, lr}
 800696e:	b084      	sub	sp, #16
 8006970:	af00      	add	r7, sp, #0
 8006972:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 8006974:	2301      	movs	r3, #1
 8006976:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 8006978:	2300      	movs	r3, #0
 800697a:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8006982:	69db      	ldr	r3, [r3, #28]
 8006984:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 8006986:	68bb      	ldr	r3, [r7, #8]
 8006988:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 800698c:	2b04      	cmp	r3, #4
 800698e:	d877      	bhi.n	8006a80 <USBH_CDC_Process+0x114>
 8006990:	a201      	add	r2, pc, #4	@ (adr r2, 8006998 <USBH_CDC_Process+0x2c>)
 8006992:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006996:	bf00      	nop
 8006998:	080069ad 	.word	0x080069ad
 800699c:	080069b3 	.word	0x080069b3
 80069a0:	080069e3 	.word	0x080069e3
 80069a4:	08006a57 	.word	0x08006a57
 80069a8:	08006a65 	.word	0x08006a65
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 80069ac:	2300      	movs	r3, #0
 80069ae:	73fb      	strb	r3, [r7, #15]
      break;
 80069b0:	e06d      	b.n	8006a8e <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 80069b2:	68bb      	ldr	r3, [r7, #8]
 80069b4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80069b6:	4619      	mov	r1, r3
 80069b8:	6878      	ldr	r0, [r7, #4]
 80069ba:	f000 f897 	bl	8006aec <SetLineCoding>
 80069be:	4603      	mov	r3, r0
 80069c0:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 80069c2:	7bbb      	ldrb	r3, [r7, #14]
 80069c4:	2b00      	cmp	r3, #0
 80069c6:	d104      	bne.n	80069d2 <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 80069c8:	68bb      	ldr	r3, [r7, #8]
 80069ca:	2202      	movs	r2, #2
 80069cc:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 80069d0:	e058      	b.n	8006a84 <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 80069d2:	7bbb      	ldrb	r3, [r7, #14]
 80069d4:	2b01      	cmp	r3, #1
 80069d6:	d055      	beq.n	8006a84 <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 80069d8:	68bb      	ldr	r3, [r7, #8]
 80069da:	2204      	movs	r2, #4
 80069dc:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 80069e0:	e050      	b.n	8006a84 <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 80069e2:	68bb      	ldr	r3, [r7, #8]
 80069e4:	3340      	adds	r3, #64	@ 0x40
 80069e6:	4619      	mov	r1, r3
 80069e8:	6878      	ldr	r0, [r7, #4]
 80069ea:	f000 f860 	bl	8006aae <GetLineCoding>
 80069ee:	4603      	mov	r3, r0
 80069f0:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 80069f2:	7bbb      	ldrb	r3, [r7, #14]
 80069f4:	2b00      	cmp	r3, #0
 80069f6:	d126      	bne.n	8006a46 <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 80069f8:	68bb      	ldr	r3, [r7, #8]
 80069fa:	2200      	movs	r2, #0
 80069fc:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8006a00:	68bb      	ldr	r3, [r7, #8]
 8006a02:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 8006a06:	68bb      	ldr	r3, [r7, #8]
 8006a08:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006a0a:	791b      	ldrb	r3, [r3, #4]
 8006a0c:	429a      	cmp	r2, r3
 8006a0e:	d13b      	bne.n	8006a88 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8006a10:	68bb      	ldr	r3, [r7, #8]
 8006a12:	f893 2046 	ldrb.w	r2, [r3, #70]	@ 0x46
 8006a16:	68bb      	ldr	r3, [r7, #8]
 8006a18:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006a1a:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8006a1c:	429a      	cmp	r2, r3
 8006a1e:	d133      	bne.n	8006a88 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8006a20:	68bb      	ldr	r3, [r7, #8]
 8006a22:	f893 2045 	ldrb.w	r2, [r3, #69]	@ 0x45
 8006a26:	68bb      	ldr	r3, [r7, #8]
 8006a28:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006a2a:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8006a2c:	429a      	cmp	r2, r3
 8006a2e:	d12b      	bne.n	8006a88 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 8006a30:	68bb      	ldr	r3, [r7, #8]
 8006a32:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006a34:	68bb      	ldr	r3, [r7, #8]
 8006a36:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006a38:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8006a3a:	429a      	cmp	r2, r3
 8006a3c:	d124      	bne.n	8006a88 <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 8006a3e:	6878      	ldr	r0, [r7, #4]
 8006a40:	f000 f958 	bl	8006cf4 <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8006a44:	e020      	b.n	8006a88 <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 8006a46:	7bbb      	ldrb	r3, [r7, #14]
 8006a48:	2b01      	cmp	r3, #1
 8006a4a:	d01d      	beq.n	8006a88 <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 8006a4c:	68bb      	ldr	r3, [r7, #8]
 8006a4e:	2204      	movs	r2, #4
 8006a50:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 8006a54:	e018      	b.n	8006a88 <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 8006a56:	6878      	ldr	r0, [r7, #4]
 8006a58:	f000 f867 	bl	8006b2a <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 8006a5c:	6878      	ldr	r0, [r7, #4]
 8006a5e:	f000 f8da 	bl	8006c16 <CDC_ProcessReception>
      break;
 8006a62:	e014      	b.n	8006a8e <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 8006a64:	2100      	movs	r1, #0
 8006a66:	6878      	ldr	r0, [r7, #4]
 8006a68:	f001 f81e 	bl	8007aa8 <USBH_ClrFeature>
 8006a6c:	4603      	mov	r3, r0
 8006a6e:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8006a70:	7bbb      	ldrb	r3, [r7, #14]
 8006a72:	2b00      	cmp	r3, #0
 8006a74:	d10a      	bne.n	8006a8c <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 8006a76:	68bb      	ldr	r3, [r7, #8]
 8006a78:	2200      	movs	r2, #0
 8006a7a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      }
      break;
 8006a7e:	e005      	b.n	8006a8c <USBH_CDC_Process+0x120>

    default:
      break;
 8006a80:	bf00      	nop
 8006a82:	e004      	b.n	8006a8e <USBH_CDC_Process+0x122>
      break;
 8006a84:	bf00      	nop
 8006a86:	e002      	b.n	8006a8e <USBH_CDC_Process+0x122>
      break;
 8006a88:	bf00      	nop
 8006a8a:	e000      	b.n	8006a8e <USBH_CDC_Process+0x122>
      break;
 8006a8c:	bf00      	nop

  }

  return status;
 8006a8e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006a90:	4618      	mov	r0, r3
 8006a92:	3710      	adds	r7, #16
 8006a94:	46bd      	mov	sp, r7
 8006a96:	bd80      	pop	{r7, pc}

08006a98 <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 8006a98:	b480      	push	{r7}
 8006a9a:	b083      	sub	sp, #12
 8006a9c:	af00      	add	r7, sp, #0
 8006a9e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 8006aa0:	2300      	movs	r3, #0
}
 8006aa2:	4618      	mov	r0, r3
 8006aa4:	370c      	adds	r7, #12
 8006aa6:	46bd      	mov	sp, r7
 8006aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aac:	4770      	bx	lr

08006aae <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 8006aae:	b580      	push	{r7, lr}
 8006ab0:	b082      	sub	sp, #8
 8006ab2:	af00      	add	r7, sp, #0
 8006ab4:	6078      	str	r0, [r7, #4]
 8006ab6:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	22a1      	movs	r2, #161	@ 0xa1
 8006abc:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	2221      	movs	r2, #33	@ 0x21
 8006ac2:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	2200      	movs	r2, #0
 8006ac8:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	2200      	movs	r2, #0
 8006ace:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	2207      	movs	r2, #7
 8006ad4:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8006ad6:	683b      	ldr	r3, [r7, #0]
 8006ad8:	2207      	movs	r2, #7
 8006ada:	4619      	mov	r1, r3
 8006adc:	6878      	ldr	r0, [r7, #4]
 8006ade:	f001 fb17 	bl	8008110 <USBH_CtlReq>
 8006ae2:	4603      	mov	r3, r0
}
 8006ae4:	4618      	mov	r0, r3
 8006ae6:	3708      	adds	r7, #8
 8006ae8:	46bd      	mov	sp, r7
 8006aea:	bd80      	pop	{r7, pc}

08006aec <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 8006aec:	b580      	push	{r7, lr}
 8006aee:	b082      	sub	sp, #8
 8006af0:	af00      	add	r7, sp, #0
 8006af2:	6078      	str	r0, [r7, #4]
 8006af4:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	2221      	movs	r2, #33	@ 0x21
 8006afa:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	2220      	movs	r2, #32
 8006b00:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	2200      	movs	r2, #0
 8006b06:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	2200      	movs	r2, #0
 8006b0c:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	2207      	movs	r2, #7
 8006b12:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8006b14:	683b      	ldr	r3, [r7, #0]
 8006b16:	2207      	movs	r2, #7
 8006b18:	4619      	mov	r1, r3
 8006b1a:	6878      	ldr	r0, [r7, #4]
 8006b1c:	f001 faf8 	bl	8008110 <USBH_CtlReq>
 8006b20:	4603      	mov	r3, r0
}
 8006b22:	4618      	mov	r0, r3
 8006b24:	3708      	adds	r7, #8
 8006b26:	46bd      	mov	sp, r7
 8006b28:	bd80      	pop	{r7, pc}

08006b2a <CDC_ProcessTransmission>:
  * @brief  The function is responsible for sending data to the device
  *  @param  pdev: Selected device
  * @retval None
  */
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 8006b2a:	b580      	push	{r7, lr}
 8006b2c:	b086      	sub	sp, #24
 8006b2e:	af02      	add	r7, sp, #8
 8006b30:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8006b38:	69db      	ldr	r3, [r3, #28]
 8006b3a:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8006b3c:	2300      	movs	r3, #0
 8006b3e:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 8006b40:	68fb      	ldr	r3, [r7, #12]
 8006b42:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 8006b46:	2b01      	cmp	r3, #1
 8006b48:	d002      	beq.n	8006b50 <CDC_ProcessTransmission+0x26>
 8006b4a:	2b02      	cmp	r3, #2
 8006b4c:	d023      	beq.n	8006b96 <CDC_ProcessTransmission+0x6c>
        }
      }
      break;

    default:
      break;
 8006b4e:	e05e      	b.n	8006c0e <CDC_ProcessTransmission+0xe4>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8006b50:	68fb      	ldr	r3, [r7, #12]
 8006b52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b54:	68fa      	ldr	r2, [r7, #12]
 8006b56:	8b12      	ldrh	r2, [r2, #24]
 8006b58:	4293      	cmp	r3, r2
 8006b5a:	d90b      	bls.n	8006b74 <CDC_ProcessTransmission+0x4a>
        (void)USBH_BulkSendData(phost,
 8006b5c:	68fb      	ldr	r3, [r7, #12]
 8006b5e:	69d9      	ldr	r1, [r3, #28]
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	8b1a      	ldrh	r2, [r3, #24]
 8006b64:	68fb      	ldr	r3, [r7, #12]
 8006b66:	7b5b      	ldrb	r3, [r3, #13]
 8006b68:	2001      	movs	r0, #1
 8006b6a:	9000      	str	r0, [sp, #0]
 8006b6c:	6878      	ldr	r0, [r7, #4]
 8006b6e:	f001 fce0 	bl	8008532 <USBH_BulkSendData>
 8006b72:	e00b      	b.n	8006b8c <CDC_ProcessTransmission+0x62>
        (void)USBH_BulkSendData(phost,
 8006b74:	68fb      	ldr	r3, [r7, #12]
 8006b76:	69d9      	ldr	r1, [r3, #28]
                                (uint16_t)CDC_Handle->TxDataLength,
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        (void)USBH_BulkSendData(phost,
 8006b7c:	b29a      	uxth	r2, r3
 8006b7e:	68fb      	ldr	r3, [r7, #12]
 8006b80:	7b5b      	ldrb	r3, [r3, #13]
 8006b82:	2001      	movs	r0, #1
 8006b84:	9000      	str	r0, [sp, #0]
 8006b86:	6878      	ldr	r0, [r7, #4]
 8006b88:	f001 fcd3 	bl	8008532 <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 8006b8c:	68fb      	ldr	r3, [r7, #12]
 8006b8e:	2202      	movs	r2, #2
 8006b90:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 8006b94:	e03b      	b.n	8006c0e <CDC_ProcessTransmission+0xe4>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 8006b96:	68fb      	ldr	r3, [r7, #12]
 8006b98:	7b5b      	ldrb	r3, [r3, #13]
 8006b9a:	4619      	mov	r1, r3
 8006b9c:	6878      	ldr	r0, [r7, #4]
 8006b9e:	f001 ffe5 	bl	8008b6c <USBH_LL_GetURBState>
 8006ba2:	4603      	mov	r3, r0
 8006ba4:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 8006ba6:	7afb      	ldrb	r3, [r7, #11]
 8006ba8:	2b01      	cmp	r3, #1
 8006baa:	d128      	bne.n	8006bfe <CDC_ProcessTransmission+0xd4>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8006bac:	68fb      	ldr	r3, [r7, #12]
 8006bae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006bb0:	68fa      	ldr	r2, [r7, #12]
 8006bb2:	8b12      	ldrh	r2, [r2, #24]
 8006bb4:	4293      	cmp	r3, r2
 8006bb6:	d90e      	bls.n	8006bd6 <CDC_ProcessTransmission+0xac>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 8006bb8:	68fb      	ldr	r3, [r7, #12]
 8006bba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006bbc:	68fa      	ldr	r2, [r7, #12]
 8006bbe:	8b12      	ldrh	r2, [r2, #24]
 8006bc0:	1a9a      	subs	r2, r3, r2
 8006bc2:	68fb      	ldr	r3, [r7, #12]
 8006bc4:	625a      	str	r2, [r3, #36]	@ 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 8006bc6:	68fb      	ldr	r3, [r7, #12]
 8006bc8:	69db      	ldr	r3, [r3, #28]
 8006bca:	68fa      	ldr	r2, [r7, #12]
 8006bcc:	8b12      	ldrh	r2, [r2, #24]
 8006bce:	441a      	add	r2, r3
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	61da      	str	r2, [r3, #28]
 8006bd4:	e002      	b.n	8006bdc <CDC_ProcessTransmission+0xb2>
          CDC_Handle->TxDataLength = 0U;
 8006bd6:	68fb      	ldr	r3, [r7, #12]
 8006bd8:	2200      	movs	r2, #0
 8006bda:	625a      	str	r2, [r3, #36]	@ 0x24
        if (CDC_Handle->TxDataLength > 0U)
 8006bdc:	68fb      	ldr	r3, [r7, #12]
 8006bde:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006be0:	2b00      	cmp	r3, #0
 8006be2:	d004      	beq.n	8006bee <CDC_ProcessTransmission+0xc4>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8006be4:	68fb      	ldr	r3, [r7, #12]
 8006be6:	2201      	movs	r2, #1
 8006be8:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 8006bec:	e00e      	b.n	8006c0c <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_IDLE;
 8006bee:	68fb      	ldr	r3, [r7, #12]
 8006bf0:	2200      	movs	r2, #0
 8006bf2:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
          USBH_CDC_TransmitCallback(phost);
 8006bf6:	6878      	ldr	r0, [r7, #4]
 8006bf8:	f000 f868 	bl	8006ccc <USBH_CDC_TransmitCallback>
      break;
 8006bfc:	e006      	b.n	8006c0c <CDC_ProcessTransmission+0xe2>
        if (URB_Status == USBH_URB_NOTREADY)
 8006bfe:	7afb      	ldrb	r3, [r7, #11]
 8006c00:	2b02      	cmp	r3, #2
 8006c02:	d103      	bne.n	8006c0c <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8006c04:	68fb      	ldr	r3, [r7, #12]
 8006c06:	2201      	movs	r2, #1
 8006c08:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 8006c0c:	bf00      	nop
  }
}
 8006c0e:	bf00      	nop
 8006c10:	3710      	adds	r7, #16
 8006c12:	46bd      	mov	sp, r7
 8006c14:	bd80      	pop	{r7, pc}

08006c16 <CDC_ProcessReception>:
  *  @param  pdev: Selected device
  * @retval None
  */

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 8006c16:	b580      	push	{r7, lr}
 8006c18:	b086      	sub	sp, #24
 8006c1a:	af00      	add	r7, sp, #0
 8006c1c:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8006c24:	69db      	ldr	r3, [r3, #28]
 8006c26:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8006c28:	2300      	movs	r3, #0
 8006c2a:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 8006c2c:	697b      	ldr	r3, [r7, #20]
 8006c2e:	f893 304e 	ldrb.w	r3, [r3, #78]	@ 0x4e
 8006c32:	2b03      	cmp	r3, #3
 8006c34:	d002      	beq.n	8006c3c <CDC_ProcessReception+0x26>
 8006c36:	2b04      	cmp	r3, #4
 8006c38:	d00e      	beq.n	8006c58 <CDC_ProcessReception+0x42>
        /* .. */
      }
      break;

    default:
      break;
 8006c3a:	e043      	b.n	8006cc4 <CDC_ProcessReception+0xae>
      (void)USBH_BulkReceiveData(phost,
 8006c3c:	697b      	ldr	r3, [r7, #20]
 8006c3e:	6a19      	ldr	r1, [r3, #32]
 8006c40:	697b      	ldr	r3, [r7, #20]
 8006c42:	8b5a      	ldrh	r2, [r3, #26]
 8006c44:	697b      	ldr	r3, [r7, #20]
 8006c46:	7b1b      	ldrb	r3, [r3, #12]
 8006c48:	6878      	ldr	r0, [r7, #4]
 8006c4a:	f001 fc97 	bl	800857c <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 8006c4e:	697b      	ldr	r3, [r7, #20]
 8006c50:	2204      	movs	r2, #4
 8006c52:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
      break;
 8006c56:	e035      	b.n	8006cc4 <CDC_ProcessReception+0xae>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 8006c58:	697b      	ldr	r3, [r7, #20]
 8006c5a:	7b1b      	ldrb	r3, [r3, #12]
 8006c5c:	4619      	mov	r1, r3
 8006c5e:	6878      	ldr	r0, [r7, #4]
 8006c60:	f001 ff84 	bl	8008b6c <USBH_LL_GetURBState>
 8006c64:	4603      	mov	r3, r0
 8006c66:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 8006c68:	7cfb      	ldrb	r3, [r7, #19]
 8006c6a:	2b01      	cmp	r3, #1
 8006c6c:	d129      	bne.n	8006cc2 <CDC_ProcessReception+0xac>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 8006c6e:	697b      	ldr	r3, [r7, #20]
 8006c70:	7b1b      	ldrb	r3, [r3, #12]
 8006c72:	4619      	mov	r1, r3
 8006c74:	6878      	ldr	r0, [r7, #4]
 8006c76:	f001 fef9 	bl	8008a6c <USBH_LL_GetLastXferSize>
 8006c7a:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length == CDC_Handle->DataItf.InEpSize))
 8006c7c:	697b      	ldr	r3, [r7, #20]
 8006c7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c80:	68fa      	ldr	r2, [r7, #12]
 8006c82:	429a      	cmp	r2, r3
 8006c84:	d016      	beq.n	8006cb4 <CDC_ProcessReception+0x9e>
 8006c86:	697b      	ldr	r3, [r7, #20]
 8006c88:	8b5b      	ldrh	r3, [r3, #26]
 8006c8a:	461a      	mov	r2, r3
 8006c8c:	68fb      	ldr	r3, [r7, #12]
 8006c8e:	4293      	cmp	r3, r2
 8006c90:	d110      	bne.n	8006cb4 <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length;
 8006c92:	697b      	ldr	r3, [r7, #20]
 8006c94:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006c96:	68fb      	ldr	r3, [r7, #12]
 8006c98:	1ad2      	subs	r2, r2, r3
 8006c9a:	697b      	ldr	r3, [r7, #20]
 8006c9c:	629a      	str	r2, [r3, #40]	@ 0x28
          CDC_Handle->pRxData += length;
 8006c9e:	697b      	ldr	r3, [r7, #20]
 8006ca0:	6a1a      	ldr	r2, [r3, #32]
 8006ca2:	68fb      	ldr	r3, [r7, #12]
 8006ca4:	441a      	add	r2, r3
 8006ca6:	697b      	ldr	r3, [r7, #20]
 8006ca8:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 8006caa:	697b      	ldr	r3, [r7, #20]
 8006cac:	2203      	movs	r2, #3
 8006cae:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
      break;
 8006cb2:	e006      	b.n	8006cc2 <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 8006cb4:	697b      	ldr	r3, [r7, #20]
 8006cb6:	2200      	movs	r2, #0
 8006cb8:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
          USBH_CDC_ReceiveCallback(phost);
 8006cbc:	6878      	ldr	r0, [r7, #4]
 8006cbe:	f000 f80f 	bl	8006ce0 <USBH_CDC_ReceiveCallback>
      break;
 8006cc2:	bf00      	nop
  }
}
 8006cc4:	bf00      	nop
 8006cc6:	3718      	adds	r7, #24
 8006cc8:	46bd      	mov	sp, r7
 8006cca:	bd80      	pop	{r7, pc}

08006ccc <USBH_CDC_TransmitCallback>:
  * @brief  The function informs user that data have been received
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 8006ccc:	b480      	push	{r7}
 8006cce:	b083      	sub	sp, #12
 8006cd0:	af00      	add	r7, sp, #0
 8006cd2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8006cd4:	bf00      	nop
 8006cd6:	370c      	adds	r7, #12
 8006cd8:	46bd      	mov	sp, r7
 8006cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cde:	4770      	bx	lr

08006ce0 <USBH_CDC_ReceiveCallback>:
  * @brief  The function informs user that data have been sent
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 8006ce0:	b480      	push	{r7}
 8006ce2:	b083      	sub	sp, #12
 8006ce4:	af00      	add	r7, sp, #0
 8006ce6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8006ce8:	bf00      	nop
 8006cea:	370c      	adds	r7, #12
 8006cec:	46bd      	mov	sp, r7
 8006cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cf2:	4770      	bx	lr

08006cf4 <USBH_CDC_LineCodingChanged>:
  * @brief  The function informs user that Settings have been changed
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 8006cf4:	b480      	push	{r7}
 8006cf6:	b083      	sub	sp, #12
 8006cf8:	af00      	add	r7, sp, #0
 8006cfa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8006cfc:	bf00      	nop
 8006cfe:	370c      	adds	r7, #12
 8006d00:	46bd      	mov	sp, r7
 8006d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d06:	4770      	bx	lr

08006d08 <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Init(USBH_HandleTypeDef *phost,
                             void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                                              uint8_t id), uint8_t id)
{
 8006d08:	b580      	push	{r7, lr}
 8006d0a:	b084      	sub	sp, #16
 8006d0c:	af00      	add	r7, sp, #0
 8006d0e:	60f8      	str	r0, [r7, #12]
 8006d10:	60b9      	str	r1, [r7, #8]
 8006d12:	4613      	mov	r3, r2
 8006d14:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 8006d16:	68fb      	ldr	r3, [r7, #12]
 8006d18:	2b00      	cmp	r3, #0
 8006d1a:	d101      	bne.n	8006d20 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 8006d1c:	2302      	movs	r3, #2
 8006d1e:	e029      	b.n	8006d74 <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 8006d20:	68fb      	ldr	r3, [r7, #12]
 8006d22:	79fa      	ldrb	r2, [r7, #7]
 8006d24:	f883 23cc 	strb.w	r2, [r3, #972]	@ 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 8006d28:	68fb      	ldr	r3, [r7, #12]
 8006d2a:	2200      	movs	r2, #0
 8006d2c:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
  phost->ClassNumber = 0U;
 8006d30:	68fb      	ldr	r3, [r7, #12]
 8006d32:	2200      	movs	r2, #0
 8006d34:	f8c3 2380 	str.w	r2, [r3, #896]	@ 0x380

  /* Restore default states and prepare EP0 */
  (void)DeInitStateMachine(phost);
 8006d38:	68f8      	ldr	r0, [r7, #12]
 8006d3a:	f000 f81f 	bl	8006d7c <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 8006d3e:	68fb      	ldr	r3, [r7, #12]
 8006d40:	2200      	movs	r2, #0
 8006d42:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_connected = 0U;
 8006d46:	68fb      	ldr	r3, [r7, #12]
 8006d48:	2200      	movs	r2, #0
 8006d4a:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 8006d4e:	68fb      	ldr	r3, [r7, #12]
 8006d50:	2200      	movs	r2, #0
 8006d52:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 8006d56:	68fb      	ldr	r3, [r7, #12]
 8006d58:	2200      	movs	r2, #0
 8006d5a:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 8006d5e:	68bb      	ldr	r3, [r7, #8]
 8006d60:	2b00      	cmp	r3, #0
 8006d62:	d003      	beq.n	8006d6c <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 8006d64:	68fb      	ldr	r3, [r7, #12]
 8006d66:	68ba      	ldr	r2, [r7, #8]
 8006d68:	f8c3 23d4 	str.w	r2, [r3, #980]	@ 0x3d4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  (void)USBH_LL_Init(phost);
 8006d6c:	68f8      	ldr	r0, [r7, #12]
 8006d6e:	f001 fdc9 	bl	8008904 <USBH_LL_Init>

  return USBH_OK;
 8006d72:	2300      	movs	r3, #0
}
 8006d74:	4618      	mov	r0, r3
 8006d76:	3710      	adds	r7, #16
 8006d78:	46bd      	mov	sp, r7
 8006d7a:	bd80      	pop	{r7, pc}

08006d7c <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 8006d7c:	b580      	push	{r7, lr}
 8006d7e:	b084      	sub	sp, #16
 8006d80:	af00      	add	r7, sp, #0
 8006d82:	6078      	str	r0, [r7, #4]
  uint32_t i;

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8006d84:	2300      	movs	r3, #0
 8006d86:	60fb      	str	r3, [r7, #12]
 8006d88:	e009      	b.n	8006d9e <DeInitStateMachine+0x22>
  {
    phost->Pipes[i] = 0U;
 8006d8a:	687a      	ldr	r2, [r7, #4]
 8006d8c:	68fb      	ldr	r3, [r7, #12]
 8006d8e:	33e0      	adds	r3, #224	@ 0xe0
 8006d90:	009b      	lsls	r3, r3, #2
 8006d92:	4413      	add	r3, r2
 8006d94:	2200      	movs	r2, #0
 8006d96:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8006d98:	68fb      	ldr	r3, [r7, #12]
 8006d9a:	3301      	adds	r3, #1
 8006d9c:	60fb      	str	r3, [r7, #12]
 8006d9e:	68fb      	ldr	r3, [r7, #12]
 8006da0:	2b0f      	cmp	r3, #15
 8006da2:	d9f2      	bls.n	8006d8a <DeInitStateMachine+0xe>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8006da4:	2300      	movs	r3, #0
 8006da6:	60fb      	str	r3, [r7, #12]
 8006da8:	e009      	b.n	8006dbe <DeInitStateMachine+0x42>
  {
    phost->device.Data[i] = 0U;
 8006daa:	687a      	ldr	r2, [r7, #4]
 8006dac:	68fb      	ldr	r3, [r7, #12]
 8006dae:	4413      	add	r3, r2
 8006db0:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8006db4:	2200      	movs	r2, #0
 8006db6:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8006db8:	68fb      	ldr	r3, [r7, #12]
 8006dba:	3301      	adds	r3, #1
 8006dbc:	60fb      	str	r3, [r7, #12]
 8006dbe:	68fb      	ldr	r3, [r7, #12]
 8006dc0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006dc4:	d3f1      	bcc.n	8006daa <DeInitStateMachine+0x2e>
  }

  phost->gState = HOST_IDLE;
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	2200      	movs	r2, #0
 8006dca:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	2200      	movs	r2, #0
 8006dd0:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	2201      	movs	r2, #1
 8006dd6:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	2200      	movs	r2, #0
 8006ddc:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4

  phost->Control.state = CTRL_SETUP;
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	2201      	movs	r2, #1
 8006de4:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	2240      	movs	r2, #64	@ 0x40
 8006dea:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	2200      	movs	r2, #0
 8006df0:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	2200      	movs	r2, #0
 8006df6:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	2201      	movs	r2, #1
 8006dfe:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d
  phost->device.RstCnt = 0U;
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	2200      	movs	r2, #0
 8006e06:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
  phost->device.EnumCnt = 0U;
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	2200      	movs	r2, #0
 8006e0e:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e

  /* Reset the device struct */
  USBH_memset(&phost->device.CfgDesc_Raw, 0, sizeof(phost->device.CfgDesc_Raw));
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	331c      	adds	r3, #28
 8006e16:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006e1a:	2100      	movs	r1, #0
 8006e1c:	4618      	mov	r0, r3
 8006e1e:	f002 f813 	bl	8008e48 <memset>
  USBH_memset(&phost->device.Data, 0, sizeof(phost->device.Data));
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8006e28:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006e2c:	2100      	movs	r1, #0
 8006e2e:	4618      	mov	r0, r3
 8006e30:	f002 f80a 	bl	8008e48 <memset>
  USBH_memset(&phost->device.DevDesc, 0, sizeof(phost->device.DevDesc));
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	f203 3326 	addw	r3, r3, #806	@ 0x326
 8006e3a:	2212      	movs	r2, #18
 8006e3c:	2100      	movs	r1, #0
 8006e3e:	4618      	mov	r0, r3
 8006e40:	f002 f802 	bl	8008e48 <memset>
  USBH_memset(&phost->device.CfgDesc, 0, sizeof(phost->device.CfgDesc));
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8006e4a:	223e      	movs	r2, #62	@ 0x3e
 8006e4c:	2100      	movs	r1, #0
 8006e4e:	4618      	mov	r0, r3
 8006e50:	f001 fffa 	bl	8008e48 <memset>

  return USBH_OK;
 8006e54:	2300      	movs	r3, #0
}
 8006e56:	4618      	mov	r0, r3
 8006e58:	3710      	adds	r7, #16
 8006e5a:	46bd      	mov	sp, r7
 8006e5c:	bd80      	pop	{r7, pc}

08006e5e <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 8006e5e:	b480      	push	{r7}
 8006e60:	b085      	sub	sp, #20
 8006e62:	af00      	add	r7, sp, #0
 8006e64:	6078      	str	r0, [r7, #4]
 8006e66:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 8006e68:	2300      	movs	r3, #0
 8006e6a:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 8006e6c:	683b      	ldr	r3, [r7, #0]
 8006e6e:	2b00      	cmp	r3, #0
 8006e70:	d016      	beq.n	8006ea0 <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 8006e78:	2b00      	cmp	r3, #0
 8006e7a:	d10e      	bne.n	8006e9a <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 8006e82:	1c59      	adds	r1, r3, #1
 8006e84:	687a      	ldr	r2, [r7, #4]
 8006e86:	f8c2 1380 	str.w	r1, [r2, #896]	@ 0x380
 8006e8a:	687a      	ldr	r2, [r7, #4]
 8006e8c:	33de      	adds	r3, #222	@ 0xde
 8006e8e:	6839      	ldr	r1, [r7, #0]
 8006e90:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 8006e94:	2300      	movs	r3, #0
 8006e96:	73fb      	strb	r3, [r7, #15]
 8006e98:	e004      	b.n	8006ea4 <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 8006e9a:	2302      	movs	r3, #2
 8006e9c:	73fb      	strb	r3, [r7, #15]
 8006e9e:	e001      	b.n	8006ea4 <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 8006ea0:	2302      	movs	r3, #2
 8006ea2:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8006ea4:	7bfb      	ldrb	r3, [r7, #15]
}
 8006ea6:	4618      	mov	r0, r3
 8006ea8:	3714      	adds	r7, #20
 8006eaa:	46bd      	mov	sp, r7
 8006eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eb0:	4770      	bx	lr

08006eb2 <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 8006eb2:	b480      	push	{r7}
 8006eb4:	b085      	sub	sp, #20
 8006eb6:	af00      	add	r7, sp, #0
 8006eb8:	6078      	str	r0, [r7, #4]
 8006eba:	460b      	mov	r3, r1
 8006ebc:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 8006ebe:	2300      	movs	r3, #0
 8006ec0:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	f893 333c 	ldrb.w	r3, [r3, #828]	@ 0x33c
 8006ec8:	78fa      	ldrb	r2, [r7, #3]
 8006eca:	429a      	cmp	r2, r3
 8006ecc:	d204      	bcs.n	8006ed8 <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	78fa      	ldrb	r2, [r7, #3]
 8006ed2:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324
 8006ed6:	e001      	b.n	8006edc <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 8006ed8:	2302      	movs	r3, #2
 8006eda:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8006edc:	7bfb      	ldrb	r3, [r7, #15]
}
 8006ede:	4618      	mov	r0, r3
 8006ee0:	3714      	adds	r7, #20
 8006ee2:	46bd      	mov	sp, r7
 8006ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ee8:	4770      	bx	lr

08006eea <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 8006eea:	b480      	push	{r7}
 8006eec:	b087      	sub	sp, #28
 8006eee:	af00      	add	r7, sp, #0
 8006ef0:	6078      	str	r0, [r7, #4]
 8006ef2:	4608      	mov	r0, r1
 8006ef4:	4611      	mov	r1, r2
 8006ef6:	461a      	mov	r2, r3
 8006ef8:	4603      	mov	r3, r0
 8006efa:	70fb      	strb	r3, [r7, #3]
 8006efc:	460b      	mov	r3, r1
 8006efe:	70bb      	strb	r3, [r7, #2]
 8006f00:	4613      	mov	r3, r2
 8006f02:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 8006f04:	2300      	movs	r3, #0
 8006f06:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)NULL;
 8006f08:	2300      	movs	r3, #0
 8006f0a:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8006f12:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8006f14:	e025      	b.n	8006f62 <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 8006f16:	7dfb      	ldrb	r3, [r7, #23]
 8006f18:	221a      	movs	r2, #26
 8006f1a:	fb02 f303 	mul.w	r3, r2, r3
 8006f1e:	3308      	adds	r3, #8
 8006f20:	68fa      	ldr	r2, [r7, #12]
 8006f22:	4413      	add	r3, r2
 8006f24:	3302      	adds	r3, #2
 8006f26:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8006f28:	693b      	ldr	r3, [r7, #16]
 8006f2a:	795b      	ldrb	r3, [r3, #5]
 8006f2c:	78fa      	ldrb	r2, [r7, #3]
 8006f2e:	429a      	cmp	r2, r3
 8006f30:	d002      	beq.n	8006f38 <USBH_FindInterface+0x4e>
 8006f32:	78fb      	ldrb	r3, [r7, #3]
 8006f34:	2bff      	cmp	r3, #255	@ 0xff
 8006f36:	d111      	bne.n	8006f5c <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8006f38:	693b      	ldr	r3, [r7, #16]
 8006f3a:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8006f3c:	78ba      	ldrb	r2, [r7, #2]
 8006f3e:	429a      	cmp	r2, r3
 8006f40:	d002      	beq.n	8006f48 <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8006f42:	78bb      	ldrb	r3, [r7, #2]
 8006f44:	2bff      	cmp	r3, #255	@ 0xff
 8006f46:	d109      	bne.n	8006f5c <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8006f48:	693b      	ldr	r3, [r7, #16]
 8006f4a:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8006f4c:	787a      	ldrb	r2, [r7, #1]
 8006f4e:	429a      	cmp	r2, r3
 8006f50:	d002      	beq.n	8006f58 <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8006f52:	787b      	ldrb	r3, [r7, #1]
 8006f54:	2bff      	cmp	r3, #255	@ 0xff
 8006f56:	d101      	bne.n	8006f5c <USBH_FindInterface+0x72>
    {
      return  if_ix;
 8006f58:	7dfb      	ldrb	r3, [r7, #23]
 8006f5a:	e006      	b.n	8006f6a <USBH_FindInterface+0x80>
    }
    if_ix++;
 8006f5c:	7dfb      	ldrb	r3, [r7, #23]
 8006f5e:	3301      	adds	r3, #1
 8006f60:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8006f62:	7dfb      	ldrb	r3, [r7, #23]
 8006f64:	2b01      	cmp	r3, #1
 8006f66:	d9d6      	bls.n	8006f16 <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 8006f68:	23ff      	movs	r3, #255	@ 0xff
}
 8006f6a:	4618      	mov	r0, r3
 8006f6c:	371c      	adds	r7, #28
 8006f6e:	46bd      	mov	sp, r7
 8006f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f74:	4770      	bx	lr

08006f76 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Start(USBH_HandleTypeDef *phost)
{
 8006f76:	b580      	push	{r7, lr}
 8006f78:	b082      	sub	sp, #8
 8006f7a:	af00      	add	r7, sp, #0
 8006f7c:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 8006f7e:	6878      	ldr	r0, [r7, #4]
 8006f80:	f001 fcfc 	bl	800897c <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 8006f84:	2101      	movs	r1, #1
 8006f86:	6878      	ldr	r0, [r7, #4]
 8006f88:	f001 fe03 	bl	8008b92 <USBH_LL_DriverVBUS>

  return USBH_OK;
 8006f8c:	2300      	movs	r3, #0
}
 8006f8e:	4618      	mov	r0, r3
 8006f90:	3708      	adds	r7, #8
 8006f92:	46bd      	mov	sp, r7
 8006f94:	bd80      	pop	{r7, pc}
	...

08006f98 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Process(USBH_HandleTypeDef *phost)
{
 8006f98:	b580      	push	{r7, lr}
 8006f9a:	b088      	sub	sp, #32
 8006f9c:	af04      	add	r7, sp, #16
 8006f9e:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 8006fa0:	2302      	movs	r3, #2
 8006fa2:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 8006fa4:	2300      	movs	r3, #0
 8006fa6:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	f893 3321 	ldrb.w	r3, [r3, #801]	@ 0x321
 8006fae:	b2db      	uxtb	r3, r3
 8006fb0:	2b01      	cmp	r3, #1
 8006fb2:	d102      	bne.n	8006fba <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	2203      	movs	r2, #3
 8006fb8:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	781b      	ldrb	r3, [r3, #0]
 8006fbe:	b2db      	uxtb	r3, r3
 8006fc0:	2b0b      	cmp	r3, #11
 8006fc2:	f200 81bc 	bhi.w	800733e <USBH_Process+0x3a6>
 8006fc6:	a201      	add	r2, pc, #4	@ (adr r2, 8006fcc <USBH_Process+0x34>)
 8006fc8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006fcc:	08006ffd 	.word	0x08006ffd
 8006fd0:	0800702f 	.word	0x0800702f
 8006fd4:	08007099 	.word	0x08007099
 8006fd8:	080072d9 	.word	0x080072d9
 8006fdc:	0800733f 	.word	0x0800733f
 8006fe0:	08007139 	.word	0x08007139
 8006fe4:	0800727f 	.word	0x0800727f
 8006fe8:	0800716f 	.word	0x0800716f
 8006fec:	0800718f 	.word	0x0800718f
 8006ff0:	080071ad 	.word	0x080071ad
 8006ff4:	080071f1 	.word	0x080071f1
 8006ff8:	080072c1 	.word	0x080072c1
  {
    case HOST_IDLE :

      if ((phost->device.is_connected) != 0U)
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	f893 3320 	ldrb.w	r3, [r3, #800]	@ 0x320
 8007002:	b2db      	uxtb	r3, r3
 8007004:	2b00      	cmp	r3, #0
 8007006:	f000 819c 	beq.w	8007342 <USBH_Process+0x3aa>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	2201      	movs	r2, #1
 800700e:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 8007010:	20c8      	movs	r0, #200	@ 0xc8
 8007012:	f001 fe08 	bl	8008c26 <USBH_Delay>
        (void)USBH_LL_ResetPort(phost);
 8007016:	6878      	ldr	r0, [r7, #4]
 8007018:	f001 fd0d 	bl	8008a36 <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	2200      	movs	r2, #0
 8007020:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
        phost->Timeout = 0U;
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	2200      	movs	r2, #0
 8007028:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 800702c:	e189      	b.n	8007342 <USBH_Process+0x3aa>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	f893 3323 	ldrb.w	r3, [r3, #803]	@ 0x323
 8007034:	b2db      	uxtb	r3, r3
 8007036:	2b01      	cmp	r3, #1
 8007038:	d107      	bne.n	800704a <USBH_Process+0xb2>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	2200      	movs	r2, #0
 800703e:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	2202      	movs	r2, #2
 8007046:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8007048:	e18a      	b.n	8007360 <USBH_Process+0x3c8>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 8007050:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007054:	d914      	bls.n	8007080 <USBH_Process+0xe8>
          phost->device.RstCnt++;
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 800705c:	3301      	adds	r3, #1
 800705e:	b2da      	uxtb	r2, r3
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
          if (phost->device.RstCnt > 3U)
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 800706c:	2b03      	cmp	r3, #3
 800706e:	d903      	bls.n	8007078 <USBH_Process+0xe0>
            phost->gState = HOST_ABORT_STATE;
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	220d      	movs	r2, #13
 8007074:	701a      	strb	r2, [r3, #0]
      break;
 8007076:	e173      	b.n	8007360 <USBH_Process+0x3c8>
            phost->gState = HOST_IDLE;
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	2200      	movs	r2, #0
 800707c:	701a      	strb	r2, [r3, #0]
      break;
 800707e:	e16f      	b.n	8007360 <USBH_Process+0x3c8>
          phost->Timeout += 10U;
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 8007086:	f103 020a 	add.w	r2, r3, #10
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8
          USBH_Delay(10U);
 8007090:	200a      	movs	r0, #10
 8007092:	f001 fdc8 	bl	8008c26 <USBH_Delay>
      break;
 8007096:	e163      	b.n	8007360 <USBH_Process+0x3c8>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800709e:	2b00      	cmp	r3, #0
 80070a0:	d005      	beq.n	80070ae <USBH_Process+0x116>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 80070a8:	2104      	movs	r1, #4
 80070aa:	6878      	ldr	r0, [r7, #4]
 80070ac:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 80070ae:	2064      	movs	r0, #100	@ 0x64
 80070b0:	f001 fdb9 	bl	8008c26 <USBH_Delay>

      phost->device.speed = (uint8_t)USBH_LL_GetSpeed(phost);
 80070b4:	6878      	ldr	r0, [r7, #4]
 80070b6:	f001 fc97 	bl	80089e8 <USBH_LL_GetSpeed>
 80070ba:	4603      	mov	r3, r0
 80070bc:	461a      	mov	r2, r3
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimeout = USBH_NAK_SOF_COUNT;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      phost->gState = HOST_ENUMERATION;
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	2205      	movs	r2, #5
 80070c8:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 80070ca:	2100      	movs	r1, #0
 80070cc:	6878      	ldr	r0, [r7, #4]
 80070ce:	f001 faa2 	bl	8008616 <USBH_AllocPipe>
 80070d2:	4603      	mov	r3, r0
 80070d4:	461a      	mov	r2, r3
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 80070da:	2180      	movs	r1, #128	@ 0x80
 80070dc:	6878      	ldr	r0, [r7, #4]
 80070de:	f001 fa9a 	bl	8008616 <USBH_AllocPipe>
 80070e2:	4603      	mov	r3, r0
 80070e4:	461a      	mov	r2, r3
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	7919      	ldrb	r1, [r3, #4]
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 80070fa:	687a      	ldr	r2, [r7, #4]
 80070fc:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 80070fe:	9202      	str	r2, [sp, #8]
 8007100:	2200      	movs	r2, #0
 8007102:	9201      	str	r2, [sp, #4]
 8007104:	9300      	str	r3, [sp, #0]
 8007106:	4603      	mov	r3, r0
 8007108:	2280      	movs	r2, #128	@ 0x80
 800710a:	6878      	ldr	r0, [r7, #4]
 800710c:	f001 fa54 	bl	80085b8 <USBH_OpenPipe>

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	7959      	ldrb	r1, [r3, #5]
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8007120:	687a      	ldr	r2, [r7, #4]
 8007122:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8007124:	9202      	str	r2, [sp, #8]
 8007126:	2200      	movs	r2, #0
 8007128:	9201      	str	r2, [sp, #4]
 800712a:	9300      	str	r3, [sp, #0]
 800712c:	4603      	mov	r3, r0
 800712e:	2200      	movs	r2, #0
 8007130:	6878      	ldr	r0, [r7, #4]
 8007132:	f001 fa41 	bl	80085b8 <USBH_OpenPipe>

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8007136:	e113      	b.n	8007360 <USBH_Process+0x3c8>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 8007138:	6878      	ldr	r0, [r7, #4]
 800713a:	f000 f917 	bl	800736c <USBH_HandleEnum>
 800713e:	4603      	mov	r3, r0
 8007140:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 8007142:	7bbb      	ldrb	r3, [r7, #14]
 8007144:	b2db      	uxtb	r3, r3
 8007146:	2b00      	cmp	r3, #0
 8007148:	f040 80fd 	bne.w	8007346 <USBH_Process+0x3ae>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	2200      	movs	r2, #0
 8007150:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	f893 3337 	ldrb.w	r3, [r3, #823]	@ 0x337
 800715a:	2b01      	cmp	r3, #1
 800715c:	d103      	bne.n	8007166 <USBH_Process+0x1ce>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	2208      	movs	r2, #8
 8007162:	701a      	strb	r2, [r3, #0]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 8007164:	e0ef      	b.n	8007346 <USBH_Process+0x3ae>
          phost->gState = HOST_INPUT;
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	2207      	movs	r2, #7
 800716a:	701a      	strb	r2, [r3, #0]
      break;
 800716c:	e0eb      	b.n	8007346 <USBH_Process+0x3ae>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8007174:	2b00      	cmp	r3, #0
 8007176:	f000 80e8 	beq.w	800734a <USBH_Process+0x3b2>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8007180:	2101      	movs	r1, #1
 8007182:	6878      	ldr	r0, [r7, #4]
 8007184:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	2208      	movs	r2, #8
 800718a:	701a      	strb	r2, [r3, #0]
#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
    }
    break;
 800718c:	e0dd      	b.n	800734a <USBH_Process+0x3b2>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	f893 333d 	ldrb.w	r3, [r3, #829]	@ 0x33d
 8007194:	4619      	mov	r1, r3
 8007196:	6878      	ldr	r0, [r7, #4]
 8007198:	f000 fc3f 	bl	8007a1a <USBH_SetCfg>
 800719c:	4603      	mov	r3, r0
 800719e:	2b00      	cmp	r3, #0
 80071a0:	f040 80d5 	bne.w	800734e <USBH_Process+0x3b6>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	2209      	movs	r2, #9
 80071a8:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 80071aa:	e0d0      	b.n	800734e <USBH_Process+0x3b6>

    case  HOST_SET_WAKEUP_FEATURE:

      if (((phost->device.CfgDesc.bmAttributes) & (1U << 5)) != 0U)
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	f893 333f 	ldrb.w	r3, [r3, #831]	@ 0x33f
 80071b2:	f003 0320 	and.w	r3, r3, #32
 80071b6:	2b00      	cmp	r3, #0
 80071b8:	d016      	beq.n	80071e8 <USBH_Process+0x250>
      {
        status = USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP);
 80071ba:	2101      	movs	r1, #1
 80071bc:	6878      	ldr	r0, [r7, #4]
 80071be:	f000 fc4f 	bl	8007a60 <USBH_SetFeature>
 80071c2:	4603      	mov	r3, r0
 80071c4:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 80071c6:	7bbb      	ldrb	r3, [r7, #14]
 80071c8:	b2db      	uxtb	r3, r3
 80071ca:	2b00      	cmp	r3, #0
 80071cc:	d103      	bne.n	80071d6 <USBH_Process+0x23e>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	220a      	movs	r2, #10
 80071d2:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 80071d4:	e0bd      	b.n	8007352 <USBH_Process+0x3ba>
        else if (status == USBH_NOT_SUPPORTED)
 80071d6:	7bbb      	ldrb	r3, [r7, #14]
 80071d8:	b2db      	uxtb	r3, r3
 80071da:	2b03      	cmp	r3, #3
 80071dc:	f040 80b9 	bne.w	8007352 <USBH_Process+0x3ba>
          phost->gState = HOST_CHECK_CLASS;
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	220a      	movs	r2, #10
 80071e4:	701a      	strb	r2, [r3, #0]
      break;
 80071e6:	e0b4      	b.n	8007352 <USBH_Process+0x3ba>
        phost->gState = HOST_CHECK_CLASS;
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	220a      	movs	r2, #10
 80071ec:	701a      	strb	r2, [r3, #0]
      break;
 80071ee:	e0b0      	b.n	8007352 <USBH_Process+0x3ba>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 80071f6:	2b00      	cmp	r3, #0
 80071f8:	f000 80ad 	beq.w	8007356 <USBH_Process+0x3be>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	2200      	movs	r2, #0
 8007200:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8007204:	2300      	movs	r3, #0
 8007206:	73fb      	strb	r3, [r7, #15]
 8007208:	e016      	b.n	8007238 <USBH_Process+0x2a0>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 800720a:	7bfa      	ldrb	r2, [r7, #15]
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	32de      	adds	r2, #222	@ 0xde
 8007210:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007214:	791a      	ldrb	r2, [r3, #4]
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	f893 3347 	ldrb.w	r3, [r3, #839]	@ 0x347
 800721c:	429a      	cmp	r2, r3
 800721e:	d108      	bne.n	8007232 <USBH_Process+0x29a>
          {
            phost->pActiveClass = phost->pClass[idx];
 8007220:	7bfa      	ldrb	r2, [r7, #15]
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	32de      	adds	r2, #222	@ 0xde
 8007226:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
            break;
 8007230:	e005      	b.n	800723e <USBH_Process+0x2a6>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8007232:	7bfb      	ldrb	r3, [r7, #15]
 8007234:	3301      	adds	r3, #1
 8007236:	73fb      	strb	r3, [r7, #15]
 8007238:	7bfb      	ldrb	r3, [r7, #15]
 800723a:	2b00      	cmp	r3, #0
 800723c:	d0e5      	beq.n	800720a <USBH_Process+0x272>
          }
        }

        if (phost->pActiveClass != NULL)
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007244:	2b00      	cmp	r3, #0
 8007246:	d016      	beq.n	8007276 <USBH_Process+0x2de>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800724e:	689b      	ldr	r3, [r3, #8]
 8007250:	6878      	ldr	r0, [r7, #4]
 8007252:	4798      	blx	r3
 8007254:	4603      	mov	r3, r0
 8007256:	2b00      	cmp	r3, #0
 8007258:	d109      	bne.n	800726e <USBH_Process+0x2d6>
          {
            phost->gState = HOST_CLASS_REQUEST;
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	2206      	movs	r2, #6
 800725e:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8007266:	2103      	movs	r1, #3
 8007268:	6878      	ldr	r0, [r7, #4]
 800726a:	4798      	blx	r3
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 800726c:	e073      	b.n	8007356 <USBH_Process+0x3be>
            phost->gState = HOST_ABORT_STATE;
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	220d      	movs	r2, #13
 8007272:	701a      	strb	r2, [r3, #0]
      break;
 8007274:	e06f      	b.n	8007356 <USBH_Process+0x3be>
          phost->gState = HOST_ABORT_STATE;
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	220d      	movs	r2, #13
 800727a:	701a      	strb	r2, [r3, #0]
      break;
 800727c:	e06b      	b.n	8007356 <USBH_Process+0x3be>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007284:	2b00      	cmp	r3, #0
 8007286:	d017      	beq.n	80072b8 <USBH_Process+0x320>
      {
        status = phost->pActiveClass->Requests(phost);
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800728e:	691b      	ldr	r3, [r3, #16]
 8007290:	6878      	ldr	r0, [r7, #4]
 8007292:	4798      	blx	r3
 8007294:	4603      	mov	r3, r0
 8007296:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8007298:	7bbb      	ldrb	r3, [r7, #14]
 800729a:	b2db      	uxtb	r3, r3
 800729c:	2b00      	cmp	r3, #0
 800729e:	d103      	bne.n	80072a8 <USBH_Process+0x310>
        {
          phost->gState = HOST_CLASS;
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	220b      	movs	r2, #11
 80072a4:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 80072a6:	e058      	b.n	800735a <USBH_Process+0x3c2>
        else if (status == USBH_FAIL)
 80072a8:	7bbb      	ldrb	r3, [r7, #14]
 80072aa:	b2db      	uxtb	r3, r3
 80072ac:	2b02      	cmp	r3, #2
 80072ae:	d154      	bne.n	800735a <USBH_Process+0x3c2>
          phost->gState = HOST_ABORT_STATE;
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	220d      	movs	r2, #13
 80072b4:	701a      	strb	r2, [r3, #0]
      break;
 80072b6:	e050      	b.n	800735a <USBH_Process+0x3c2>
        phost->gState = HOST_ABORT_STATE;
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	220d      	movs	r2, #13
 80072bc:	701a      	strb	r2, [r3, #0]
      break;
 80072be:	e04c      	b.n	800735a <USBH_Process+0x3c2>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80072c6:	2b00      	cmp	r3, #0
 80072c8:	d049      	beq.n	800735e <USBH_Process+0x3c6>
      {
        phost->pActiveClass->BgndProcess(phost);
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80072d0:	695b      	ldr	r3, [r3, #20]
 80072d2:	6878      	ldr	r0, [r7, #4]
 80072d4:	4798      	blx	r3
      }
      break;
 80072d6:	e042      	b.n	800735e <USBH_Process+0x3c6>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	2200      	movs	r2, #0
 80072dc:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

      (void)DeInitStateMachine(phost);
 80072e0:	6878      	ldr	r0, [r7, #4]
 80072e2:	f7ff fd4b 	bl	8006d7c <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80072ec:	2b00      	cmp	r3, #0
 80072ee:	d009      	beq.n	8007304 <USBH_Process+0x36c>
      {
        phost->pActiveClass->DeInit(phost);
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80072f6:	68db      	ldr	r3, [r3, #12]
 80072f8:	6878      	ldr	r0, [r7, #4]
 80072fa:	4798      	blx	r3
        phost->pActiveClass = NULL;
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	2200      	movs	r2, #0
 8007300:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
      }

      if (phost->pUser != NULL)
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800730a:	2b00      	cmp	r3, #0
 800730c:	d005      	beq.n	800731a <USBH_Process+0x382>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8007314:	2105      	movs	r1, #5
 8007316:	6878      	ldr	r0, [r7, #4]
 8007318:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	f893 3322 	ldrb.w	r3, [r3, #802]	@ 0x322
 8007320:	b2db      	uxtb	r3, r3
 8007322:	2b01      	cmp	r3, #1
 8007324:	d107      	bne.n	8007336 <USBH_Process+0x39e>
      {
        phost->device.is_ReEnumerated = 0U;
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	2200      	movs	r2, #0
 800732a:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

        /* Start the host and re-enable Vbus */
        (void)USBH_Start(phost);
 800732e:	6878      	ldr	r0, [r7, #4]
 8007330:	f7ff fe21 	bl	8006f76 <USBH_Start>
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8007334:	e014      	b.n	8007360 <USBH_Process+0x3c8>
        (void)USBH_LL_Start(phost);
 8007336:	6878      	ldr	r0, [r7, #4]
 8007338:	f001 fb20 	bl	800897c <USBH_LL_Start>
      break;
 800733c:	e010      	b.n	8007360 <USBH_Process+0x3c8>

    case HOST_ABORT_STATE:
    default :
      break;
 800733e:	bf00      	nop
 8007340:	e00e      	b.n	8007360 <USBH_Process+0x3c8>
      break;
 8007342:	bf00      	nop
 8007344:	e00c      	b.n	8007360 <USBH_Process+0x3c8>
      break;
 8007346:	bf00      	nop
 8007348:	e00a      	b.n	8007360 <USBH_Process+0x3c8>
    break;
 800734a:	bf00      	nop
 800734c:	e008      	b.n	8007360 <USBH_Process+0x3c8>
      break;
 800734e:	bf00      	nop
 8007350:	e006      	b.n	8007360 <USBH_Process+0x3c8>
      break;
 8007352:	bf00      	nop
 8007354:	e004      	b.n	8007360 <USBH_Process+0x3c8>
      break;
 8007356:	bf00      	nop
 8007358:	e002      	b.n	8007360 <USBH_Process+0x3c8>
      break;
 800735a:	bf00      	nop
 800735c:	e000      	b.n	8007360 <USBH_Process+0x3c8>
      break;
 800735e:	bf00      	nop
  }
  return USBH_OK;
 8007360:	2300      	movs	r3, #0
}
 8007362:	4618      	mov	r0, r3
 8007364:	3710      	adds	r7, #16
 8007366:	46bd      	mov	sp, r7
 8007368:	bd80      	pop	{r7, pc}
 800736a:	bf00      	nop

0800736c <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 800736c:	b580      	push	{r7, lr}
 800736e:	b088      	sub	sp, #32
 8007370:	af04      	add	r7, sp, #16
 8007372:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 8007374:	2301      	movs	r3, #1
 8007376:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 8007378:	2301      	movs	r3, #1
 800737a:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	785b      	ldrb	r3, [r3, #1]
 8007380:	2b07      	cmp	r3, #7
 8007382:	f200 81bd 	bhi.w	8007700 <USBH_HandleEnum+0x394>
 8007386:	a201      	add	r2, pc, #4	@ (adr r2, 800738c <USBH_HandleEnum+0x20>)
 8007388:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800738c:	080073ad 	.word	0x080073ad
 8007390:	08007467 	.word	0x08007467
 8007394:	080074d1 	.word	0x080074d1
 8007398:	0800755b 	.word	0x0800755b
 800739c:	080075c5 	.word	0x080075c5
 80073a0:	08007635 	.word	0x08007635
 80073a4:	0800767b 	.word	0x0800767b
 80073a8:	080076c1 	.word	0x080076c1
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 80073ac:	2108      	movs	r1, #8
 80073ae:	6878      	ldr	r0, [r7, #4]
 80073b0:	f000 fa50 	bl	8007854 <USBH_Get_DevDesc>
 80073b4:	4603      	mov	r3, r0
 80073b6:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80073b8:	7bbb      	ldrb	r3, [r7, #14]
 80073ba:	2b00      	cmp	r3, #0
 80073bc:	d12e      	bne.n	800741c <USBH_HandleEnum+0xb0>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	f893 232d 	ldrb.w	r2, [r3, #813]	@ 0x32d
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	2201      	movs	r2, #1
 80073cc:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	7919      	ldrb	r1, [r3, #4]
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 80073de:	687a      	ldr	r2, [r7, #4]
 80073e0:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 80073e2:	9202      	str	r2, [sp, #8]
 80073e4:	2200      	movs	r2, #0
 80073e6:	9201      	str	r2, [sp, #4]
 80073e8:	9300      	str	r3, [sp, #0]
 80073ea:	4603      	mov	r3, r0
 80073ec:	2280      	movs	r2, #128	@ 0x80
 80073ee:	6878      	ldr	r0, [r7, #4]
 80073f0:	f001 f8e2 	bl	80085b8 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	7959      	ldrb	r1, [r3, #5]
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8007404:	687a      	ldr	r2, [r7, #4]
 8007406:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8007408:	9202      	str	r2, [sp, #8]
 800740a:	2200      	movs	r2, #0
 800740c:	9201      	str	r2, [sp, #4]
 800740e:	9300      	str	r3, [sp, #0]
 8007410:	4603      	mov	r3, r0
 8007412:	2200      	movs	r2, #0
 8007414:	6878      	ldr	r0, [r7, #4]
 8007416:	f001 f8cf 	bl	80085b8 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800741a:	e173      	b.n	8007704 <USBH_HandleEnum+0x398>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800741c:	7bbb      	ldrb	r3, [r7, #14]
 800741e:	2b03      	cmp	r3, #3
 8007420:	f040 8170 	bne.w	8007704 <USBH_HandleEnum+0x398>
        phost->device.EnumCnt++;
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800742a:	3301      	adds	r3, #1
 800742c:	b2da      	uxtb	r2, r3
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800743a:	2b03      	cmp	r3, #3
 800743c:	d903      	bls.n	8007446 <USBH_HandleEnum+0xda>
          phost->gState = HOST_ABORT_STATE;
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	220d      	movs	r2, #13
 8007442:	701a      	strb	r2, [r3, #0]
      break;
 8007444:	e15e      	b.n	8007704 <USBH_HandleEnum+0x398>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	795b      	ldrb	r3, [r3, #5]
 800744a:	4619      	mov	r1, r3
 800744c:	6878      	ldr	r0, [r7, #4]
 800744e:	f001 f903 	bl	8008658 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	791b      	ldrb	r3, [r3, #4]
 8007456:	4619      	mov	r1, r3
 8007458:	6878      	ldr	r0, [r7, #4]
 800745a:	f001 f8fd 	bl	8008658 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	2200      	movs	r2, #0
 8007462:	701a      	strb	r2, [r3, #0]
      break;
 8007464:	e14e      	b.n	8007704 <USBH_HandleEnum+0x398>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 8007466:	2112      	movs	r1, #18
 8007468:	6878      	ldr	r0, [r7, #4]
 800746a:	f000 f9f3 	bl	8007854 <USBH_Get_DevDesc>
 800746e:	4603      	mov	r3, r0
 8007470:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8007472:	7bbb      	ldrb	r3, [r7, #14]
 8007474:	2b00      	cmp	r3, #0
 8007476:	d103      	bne.n	8007480 <USBH_HandleEnum+0x114>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	2202      	movs	r2, #2
 800747c:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800747e:	e143      	b.n	8007708 <USBH_HandleEnum+0x39c>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8007480:	7bbb      	ldrb	r3, [r7, #14]
 8007482:	2b03      	cmp	r3, #3
 8007484:	f040 8140 	bne.w	8007708 <USBH_HandleEnum+0x39c>
        phost->device.EnumCnt++;
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800748e:	3301      	adds	r3, #1
 8007490:	b2da      	uxtb	r2, r3
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800749e:	2b03      	cmp	r3, #3
 80074a0:	d903      	bls.n	80074aa <USBH_HandleEnum+0x13e>
          phost->gState = HOST_ABORT_STATE;
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	220d      	movs	r2, #13
 80074a6:	701a      	strb	r2, [r3, #0]
      break;
 80074a8:	e12e      	b.n	8007708 <USBH_HandleEnum+0x39c>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	795b      	ldrb	r3, [r3, #5]
 80074ae:	4619      	mov	r1, r3
 80074b0:	6878      	ldr	r0, [r7, #4]
 80074b2:	f001 f8d1 	bl	8008658 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	791b      	ldrb	r3, [r3, #4]
 80074ba:	4619      	mov	r1, r3
 80074bc:	6878      	ldr	r0, [r7, #4]
 80074be:	f001 f8cb 	bl	8008658 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	2200      	movs	r2, #0
 80074c6:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	2200      	movs	r2, #0
 80074cc:	701a      	strb	r2, [r3, #0]
      break;
 80074ce:	e11b      	b.n	8007708 <USBH_HandleEnum+0x39c>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 80074d0:	2101      	movs	r1, #1
 80074d2:	6878      	ldr	r0, [r7, #4]
 80074d4:	f000 fa7d 	bl	80079d2 <USBH_SetAddress>
 80074d8:	4603      	mov	r3, r0
 80074da:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80074dc:	7bbb      	ldrb	r3, [r7, #14]
 80074de:	2b00      	cmp	r3, #0
 80074e0:	d130      	bne.n	8007544 <USBH_HandleEnum+0x1d8>
      {
        USBH_Delay(2U);
 80074e2:	2002      	movs	r0, #2
 80074e4:	f001 fb9f 	bl	8008c26 <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	2201      	movs	r2, #1
 80074ec:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	2203      	movs	r2, #3
 80074f4:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	7919      	ldrb	r1, [r3, #4]
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8007506:	687a      	ldr	r2, [r7, #4]
 8007508:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800750a:	9202      	str	r2, [sp, #8]
 800750c:	2200      	movs	r2, #0
 800750e:	9201      	str	r2, [sp, #4]
 8007510:	9300      	str	r3, [sp, #0]
 8007512:	4603      	mov	r3, r0
 8007514:	2280      	movs	r2, #128	@ 0x80
 8007516:	6878      	ldr	r0, [r7, #4]
 8007518:	f001 f84e 	bl	80085b8 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	7959      	ldrb	r1, [r3, #5]
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800752c:	687a      	ldr	r2, [r7, #4]
 800752e:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8007530:	9202      	str	r2, [sp, #8]
 8007532:	2200      	movs	r2, #0
 8007534:	9201      	str	r2, [sp, #4]
 8007536:	9300      	str	r3, [sp, #0]
 8007538:	4603      	mov	r3, r0
 800753a:	2200      	movs	r2, #0
 800753c:	6878      	ldr	r0, [r7, #4]
 800753e:	f001 f83b 	bl	80085b8 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8007542:	e0e3      	b.n	800770c <USBH_HandleEnum+0x3a0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8007544:	7bbb      	ldrb	r3, [r7, #14]
 8007546:	2b03      	cmp	r3, #3
 8007548:	f040 80e0 	bne.w	800770c <USBH_HandleEnum+0x3a0>
        phost->gState = HOST_ABORT_STATE;
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	220d      	movs	r2, #13
 8007550:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	2200      	movs	r2, #0
 8007556:	705a      	strb	r2, [r3, #1]
      break;
 8007558:	e0d8      	b.n	800770c <USBH_HandleEnum+0x3a0>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 800755a:	2109      	movs	r1, #9
 800755c:	6878      	ldr	r0, [r7, #4]
 800755e:	f000 f9a5 	bl	80078ac <USBH_Get_CfgDesc>
 8007562:	4603      	mov	r3, r0
 8007564:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8007566:	7bbb      	ldrb	r3, [r7, #14]
 8007568:	2b00      	cmp	r3, #0
 800756a:	d103      	bne.n	8007574 <USBH_HandleEnum+0x208>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	2204      	movs	r2, #4
 8007570:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8007572:	e0cd      	b.n	8007710 <USBH_HandleEnum+0x3a4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8007574:	7bbb      	ldrb	r3, [r7, #14]
 8007576:	2b03      	cmp	r3, #3
 8007578:	f040 80ca 	bne.w	8007710 <USBH_HandleEnum+0x3a4>
        phost->device.EnumCnt++;
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8007582:	3301      	adds	r3, #1
 8007584:	b2da      	uxtb	r2, r3
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8007592:	2b03      	cmp	r3, #3
 8007594:	d903      	bls.n	800759e <USBH_HandleEnum+0x232>
          phost->gState = HOST_ABORT_STATE;
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	220d      	movs	r2, #13
 800759a:	701a      	strb	r2, [r3, #0]
      break;
 800759c:	e0b8      	b.n	8007710 <USBH_HandleEnum+0x3a4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	795b      	ldrb	r3, [r3, #5]
 80075a2:	4619      	mov	r1, r3
 80075a4:	6878      	ldr	r0, [r7, #4]
 80075a6:	f001 f857 	bl	8008658 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	791b      	ldrb	r3, [r3, #4]
 80075ae:	4619      	mov	r1, r3
 80075b0:	6878      	ldr	r0, [r7, #4]
 80075b2:	f001 f851 	bl	8008658 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	2200      	movs	r2, #0
 80075ba:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	2200      	movs	r2, #0
 80075c0:	701a      	strb	r2, [r3, #0]
      break;
 80075c2:	e0a5      	b.n	8007710 <USBH_HandleEnum+0x3a4>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	f8b3 333a 	ldrh.w	r3, [r3, #826]	@ 0x33a
 80075ca:	4619      	mov	r1, r3
 80075cc:	6878      	ldr	r0, [r7, #4]
 80075ce:	f000 f96d 	bl	80078ac <USBH_Get_CfgDesc>
 80075d2:	4603      	mov	r3, r0
 80075d4:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80075d6:	7bbb      	ldrb	r3, [r7, #14]
 80075d8:	2b00      	cmp	r3, #0
 80075da:	d103      	bne.n	80075e4 <USBH_HandleEnum+0x278>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	2205      	movs	r2, #5
 80075e0:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 80075e2:	e097      	b.n	8007714 <USBH_HandleEnum+0x3a8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80075e4:	7bbb      	ldrb	r3, [r7, #14]
 80075e6:	2b03      	cmp	r3, #3
 80075e8:	f040 8094 	bne.w	8007714 <USBH_HandleEnum+0x3a8>
        phost->device.EnumCnt++;
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 80075f2:	3301      	adds	r3, #1
 80075f4:	b2da      	uxtb	r2, r3
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8007602:	2b03      	cmp	r3, #3
 8007604:	d903      	bls.n	800760e <USBH_HandleEnum+0x2a2>
          phost->gState = HOST_ABORT_STATE;
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	220d      	movs	r2, #13
 800760a:	701a      	strb	r2, [r3, #0]
      break;
 800760c:	e082      	b.n	8007714 <USBH_HandleEnum+0x3a8>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	795b      	ldrb	r3, [r3, #5]
 8007612:	4619      	mov	r1, r3
 8007614:	6878      	ldr	r0, [r7, #4]
 8007616:	f001 f81f 	bl	8008658 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	791b      	ldrb	r3, [r3, #4]
 800761e:	4619      	mov	r1, r3
 8007620:	6878      	ldr	r0, [r7, #4]
 8007622:	f001 f819 	bl	8008658 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	2200      	movs	r2, #0
 800762a:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	2200      	movs	r2, #0
 8007630:	701a      	strb	r2, [r3, #0]
      break;
 8007632:	e06f      	b.n	8007714 <USBH_HandleEnum+0x3a8>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	f893 3334 	ldrb.w	r3, [r3, #820]	@ 0x334
 800763a:	2b00      	cmp	r3, #0
 800763c:	d019      	beq.n	8007672 <USBH_HandleEnum+0x306>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	f893 1334 	ldrb.w	r1, [r3, #820]	@ 0x334
                                        phost->device.Data, 0xFFU);
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800764a:	23ff      	movs	r3, #255	@ 0xff
 800764c:	6878      	ldr	r0, [r7, #4]
 800764e:	f000 f957 	bl	8007900 <USBH_Get_StringDesc>
 8007652:	4603      	mov	r3, r0
 8007654:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8007656:	7bbb      	ldrb	r3, [r7, #14]
 8007658:	2b00      	cmp	r3, #0
 800765a:	d103      	bne.n	8007664 <USBH_HandleEnum+0x2f8>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	2206      	movs	r2, #6
 8007660:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 8007662:	e059      	b.n	8007718 <USBH_HandleEnum+0x3ac>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8007664:	7bbb      	ldrb	r3, [r7, #14]
 8007666:	2b03      	cmp	r3, #3
 8007668:	d156      	bne.n	8007718 <USBH_HandleEnum+0x3ac>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	2206      	movs	r2, #6
 800766e:	705a      	strb	r2, [r3, #1]
      break;
 8007670:	e052      	b.n	8007718 <USBH_HandleEnum+0x3ac>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	2206      	movs	r2, #6
 8007676:	705a      	strb	r2, [r3, #1]
      break;
 8007678:	e04e      	b.n	8007718 <USBH_HandleEnum+0x3ac>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	f893 3335 	ldrb.w	r3, [r3, #821]	@ 0x335
 8007680:	2b00      	cmp	r3, #0
 8007682:	d019      	beq.n	80076b8 <USBH_HandleEnum+0x34c>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	f893 1335 	ldrb.w	r1, [r3, #821]	@ 0x335
                                        phost->device.Data, 0xFFU);
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8007690:	23ff      	movs	r3, #255	@ 0xff
 8007692:	6878      	ldr	r0, [r7, #4]
 8007694:	f000 f934 	bl	8007900 <USBH_Get_StringDesc>
 8007698:	4603      	mov	r3, r0
 800769a:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800769c:	7bbb      	ldrb	r3, [r7, #14]
 800769e:	2b00      	cmp	r3, #0
 80076a0:	d103      	bne.n	80076aa <USBH_HandleEnum+0x33e>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	2207      	movs	r2, #7
 80076a6:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 80076a8:	e038      	b.n	800771c <USBH_HandleEnum+0x3b0>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 80076aa:	7bbb      	ldrb	r3, [r7, #14]
 80076ac:	2b03      	cmp	r3, #3
 80076ae:	d135      	bne.n	800771c <USBH_HandleEnum+0x3b0>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	2207      	movs	r2, #7
 80076b4:	705a      	strb	r2, [r3, #1]
      break;
 80076b6:	e031      	b.n	800771c <USBH_HandleEnum+0x3b0>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	2207      	movs	r2, #7
 80076bc:	705a      	strb	r2, [r3, #1]
      break;
 80076be:	e02d      	b.n	800771c <USBH_HandleEnum+0x3b0>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	f893 3336 	ldrb.w	r3, [r3, #822]	@ 0x336
 80076c6:	2b00      	cmp	r3, #0
 80076c8:	d017      	beq.n	80076fa <USBH_HandleEnum+0x38e>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	f893 1336 	ldrb.w	r1, [r3, #822]	@ 0x336
                                        phost->device.Data, 0xFFU);
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 80076d6:	23ff      	movs	r3, #255	@ 0xff
 80076d8:	6878      	ldr	r0, [r7, #4]
 80076da:	f000 f911 	bl	8007900 <USBH_Get_StringDesc>
 80076de:	4603      	mov	r3, r0
 80076e0:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 80076e2:	7bbb      	ldrb	r3, [r7, #14]
 80076e4:	2b00      	cmp	r3, #0
 80076e6:	d102      	bne.n	80076ee <USBH_HandleEnum+0x382>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 80076e8:	2300      	movs	r3, #0
 80076ea:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 80076ec:	e018      	b.n	8007720 <USBH_HandleEnum+0x3b4>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 80076ee:	7bbb      	ldrb	r3, [r7, #14]
 80076f0:	2b03      	cmp	r3, #3
 80076f2:	d115      	bne.n	8007720 <USBH_HandleEnum+0x3b4>
          Status = USBH_OK;
 80076f4:	2300      	movs	r3, #0
 80076f6:	73fb      	strb	r3, [r7, #15]
      break;
 80076f8:	e012      	b.n	8007720 <USBH_HandleEnum+0x3b4>
        Status = USBH_OK;
 80076fa:	2300      	movs	r3, #0
 80076fc:	73fb      	strb	r3, [r7, #15]
      break;
 80076fe:	e00f      	b.n	8007720 <USBH_HandleEnum+0x3b4>

    default:
      break;
 8007700:	bf00      	nop
 8007702:	e00e      	b.n	8007722 <USBH_HandleEnum+0x3b6>
      break;
 8007704:	bf00      	nop
 8007706:	e00c      	b.n	8007722 <USBH_HandleEnum+0x3b6>
      break;
 8007708:	bf00      	nop
 800770a:	e00a      	b.n	8007722 <USBH_HandleEnum+0x3b6>
      break;
 800770c:	bf00      	nop
 800770e:	e008      	b.n	8007722 <USBH_HandleEnum+0x3b6>
      break;
 8007710:	bf00      	nop
 8007712:	e006      	b.n	8007722 <USBH_HandleEnum+0x3b6>
      break;
 8007714:	bf00      	nop
 8007716:	e004      	b.n	8007722 <USBH_HandleEnum+0x3b6>
      break;
 8007718:	bf00      	nop
 800771a:	e002      	b.n	8007722 <USBH_HandleEnum+0x3b6>
      break;
 800771c:	bf00      	nop
 800771e:	e000      	b.n	8007722 <USBH_HandleEnum+0x3b6>
      break;
 8007720:	bf00      	nop
  }
  return Status;
 8007722:	7bfb      	ldrb	r3, [r7, #15]
}
 8007724:	4618      	mov	r0, r3
 8007726:	3710      	adds	r7, #16
 8007728:	46bd      	mov	sp, r7
 800772a:	bd80      	pop	{r7, pc}

0800772c <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 800772c:	b480      	push	{r7}
 800772e:	b083      	sub	sp, #12
 8007730:	af00      	add	r7, sp, #0
 8007732:	6078      	str	r0, [r7, #4]
 8007734:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	683a      	ldr	r2, [r7, #0]
 800773a:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
}
 800773e:	bf00      	nop
 8007740:	370c      	adds	r7, #12
 8007742:	46bd      	mov	sp, r7
 8007744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007748:	4770      	bx	lr

0800774a <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 800774a:	b580      	push	{r7, lr}
 800774c:	b082      	sub	sp, #8
 800774e:	af00      	add	r7, sp, #0
 8007750:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8007758:	1c5a      	adds	r2, r3, #1
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
  USBH_HandleSof(phost);
 8007760:	6878      	ldr	r0, [r7, #4]
 8007762:	f000 f804 	bl	800776e <USBH_HandleSof>
}
 8007766:	bf00      	nop
 8007768:	3708      	adds	r7, #8
 800776a:	46bd      	mov	sp, r7
 800776c:	bd80      	pop	{r7, pc}

0800776e <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 800776e:	b580      	push	{r7, lr}
 8007770:	b082      	sub	sp, #8
 8007772:	af00      	add	r7, sp, #0
 8007774:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	781b      	ldrb	r3, [r3, #0]
 800777a:	b2db      	uxtb	r3, r3
 800777c:	2b0b      	cmp	r3, #11
 800777e:	d10a      	bne.n	8007796 <USBH_HandleSof+0x28>
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007786:	2b00      	cmp	r3, #0
 8007788:	d005      	beq.n	8007796 <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007790:	699b      	ldr	r3, [r3, #24]
 8007792:	6878      	ldr	r0, [r7, #4]
 8007794:	4798      	blx	r3
  }
}
 8007796:	bf00      	nop
 8007798:	3708      	adds	r7, #8
 800779a:	46bd      	mov	sp, r7
 800779c:	bd80      	pop	{r7, pc}

0800779e <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 800779e:	b480      	push	{r7}
 80077a0:	b083      	sub	sp, #12
 80077a2:	af00      	add	r7, sp, #0
 80077a4:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	2201      	movs	r2, #1
 80077aa:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return;
 80077ae:	bf00      	nop
}
 80077b0:	370c      	adds	r7, #12
 80077b2:	46bd      	mov	sp, r7
 80077b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077b8:	4770      	bx	lr

080077ba <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 80077ba:	b480      	push	{r7}
 80077bc:	b083      	sub	sp, #12
 80077be:	af00      	add	r7, sp, #0
 80077c0:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	2200      	movs	r2, #0
 80077c6:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_disconnected = 1U;
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	2201      	movs	r2, #1
 80077ce:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

  return;
 80077d2:	bf00      	nop
}
 80077d4:	370c      	adds	r7, #12
 80077d6:	46bd      	mov	sp, r7
 80077d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077dc:	4770      	bx	lr

080077de <USBH_LL_Connect>:
  *         Handle USB Host connection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 80077de:	b480      	push	{r7}
 80077e0:	b083      	sub	sp, #12
 80077e2:	af00      	add	r7, sp, #0
 80077e4:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	2201      	movs	r2, #1
 80077ea:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	2200      	movs	r2, #0
 80077f2:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	2200      	movs	r2, #0
 80077fa:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 80077fe:	2300      	movs	r3, #0
}
 8007800:	4618      	mov	r0, r3
 8007802:	370c      	adds	r7, #12
 8007804:	46bd      	mov	sp, r7
 8007806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800780a:	4770      	bx	lr

0800780c <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 800780c:	b580      	push	{r7, lr}
 800780e:	b082      	sub	sp, #8
 8007810:	af00      	add	r7, sp, #0
 8007812:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	2201      	movs	r2, #1
 8007818:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_connected = 0U;
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	2200      	movs	r2, #0
 8007820:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.PortEnabled = 0U;
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	2200      	movs	r2, #0
 8007828:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 800782c:	6878      	ldr	r0, [r7, #4]
 800782e:	f001 f8c0 	bl	80089b2 <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	791b      	ldrb	r3, [r3, #4]
 8007836:	4619      	mov	r1, r3
 8007838:	6878      	ldr	r0, [r7, #4]
 800783a:	f000 ff0d 	bl	8008658 <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	795b      	ldrb	r3, [r3, #5]
 8007842:	4619      	mov	r1, r3
 8007844:	6878      	ldr	r0, [r7, #4]
 8007846:	f000 ff07 	bl	8008658 <USBH_FreePipe>

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 800784a:	2300      	movs	r3, #0
}
 800784c:	4618      	mov	r0, r3
 800784e:	3708      	adds	r7, #8
 8007850:	46bd      	mov	sp, r7
 8007852:	bd80      	pop	{r7, pc}

08007854 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 8007854:	b580      	push	{r7, lr}
 8007856:	b086      	sub	sp, #24
 8007858:	af02      	add	r7, sp, #8
 800785a:	6078      	str	r0, [r7, #4]
 800785c:	460b      	mov	r3, r1
 800785e:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;

  if (length > sizeof(phost->device.Data))
 8007860:	887b      	ldrh	r3, [r7, #2]
 8007862:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007866:	d901      	bls.n	800786c <USBH_Get_DevDesc+0x18>
  {
    USBH_ErrLog("Control error: Get Device Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 8007868:	2303      	movs	r3, #3
 800786a:	e01b      	b.n	80078a4 <USBH_Get_DevDesc+0x50>
  }

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_DEVICE, phost->device.Data, length);
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 8007872:	887b      	ldrh	r3, [r7, #2]
 8007874:	9300      	str	r3, [sp, #0]
 8007876:	4613      	mov	r3, r2
 8007878:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800787c:	2100      	movs	r1, #0
 800787e:	6878      	ldr	r0, [r7, #4]
 8007880:	f000 f872 	bl	8007968 <USBH_GetDescriptor>
 8007884:	4603      	mov	r3, r0
 8007886:	73fb      	strb	r3, [r7, #15]

  if (status == USBH_OK)
 8007888:	7bfb      	ldrb	r3, [r7, #15]
 800788a:	2b00      	cmp	r3, #0
 800788c:	d109      	bne.n	80078a2 <USBH_Get_DevDesc+0x4e>
  {
    /* Commands successfully sent and Response Received */
    status = USBH_ParseDevDesc(phost, phost->device.Data, length);
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8007894:	887a      	ldrh	r2, [r7, #2]
 8007896:	4619      	mov	r1, r3
 8007898:	6878      	ldr	r0, [r7, #4]
 800789a:	f000 f929 	bl	8007af0 <USBH_ParseDevDesc>
 800789e:	4603      	mov	r3, r0
 80078a0:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80078a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80078a4:	4618      	mov	r0, r3
 80078a6:	3710      	adds	r7, #16
 80078a8:	46bd      	mov	sp, r7
 80078aa:	bd80      	pop	{r7, pc}

080078ac <USBH_Get_CfgDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 80078ac:	b580      	push	{r7, lr}
 80078ae:	b086      	sub	sp, #24
 80078b0:	af02      	add	r7, sp, #8
 80078b2:	6078      	str	r0, [r7, #4]
 80078b4:	460b      	mov	r3, r1
 80078b6:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	331c      	adds	r3, #28
 80078bc:	60bb      	str	r3, [r7, #8]

  if (length > sizeof(phost->device.CfgDesc_Raw))
 80078be:	887b      	ldrh	r3, [r7, #2]
 80078c0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80078c4:	d901      	bls.n	80078ca <USBH_Get_CfgDesc+0x1e>
  {
    USBH_ErrLog("Control error: Get configuration Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 80078c6:	2303      	movs	r3, #3
 80078c8:	e016      	b.n	80078f8 <USBH_Get_CfgDesc+0x4c>
  }

  status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 80078ca:	887b      	ldrh	r3, [r7, #2]
 80078cc:	9300      	str	r3, [sp, #0]
 80078ce:	68bb      	ldr	r3, [r7, #8]
 80078d0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80078d4:	2100      	movs	r1, #0
 80078d6:	6878      	ldr	r0, [r7, #4]
 80078d8:	f000 f846 	bl	8007968 <USBH_GetDescriptor>
 80078dc:	4603      	mov	r3, r0
 80078de:	73fb      	strb	r3, [r7, #15]
                              USB_DESC_CONFIGURATION, pData, length);

  if (status == USBH_OK)
 80078e0:	7bfb      	ldrb	r3, [r7, #15]
 80078e2:	2b00      	cmp	r3, #0
 80078e4:	d107      	bne.n	80078f6 <USBH_Get_CfgDesc+0x4a>
  {
    /* Commands successfully sent and Response Received  */
    status = USBH_ParseCfgDesc(phost, pData, length);
 80078e6:	887b      	ldrh	r3, [r7, #2]
 80078e8:	461a      	mov	r2, r3
 80078ea:	68b9      	ldr	r1, [r7, #8]
 80078ec:	6878      	ldr	r0, [r7, #4]
 80078ee:	f000 f9af 	bl	8007c50 <USBH_ParseCfgDesc>
 80078f2:	4603      	mov	r3, r0
 80078f4:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80078f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80078f8:	4618      	mov	r0, r3
 80078fa:	3710      	adds	r7, #16
 80078fc:	46bd      	mov	sp, r7
 80078fe:	bd80      	pop	{r7, pc}

08007900 <USBH_Get_StringDesc>:
  * @param  buff: Buffer address for the descriptor
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost, uint8_t string_index, uint8_t *buff, uint16_t length)
{
 8007900:	b580      	push	{r7, lr}
 8007902:	b088      	sub	sp, #32
 8007904:	af02      	add	r7, sp, #8
 8007906:	60f8      	str	r0, [r7, #12]
 8007908:	607a      	str	r2, [r7, #4]
 800790a:	461a      	mov	r2, r3
 800790c:	460b      	mov	r3, r1
 800790e:	72fb      	strb	r3, [r7, #11]
 8007910:	4613      	mov	r3, r2
 8007912:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((length > sizeof(phost->device.Data)) || (buff == NULL))
 8007914:	893b      	ldrh	r3, [r7, #8]
 8007916:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800791a:	d802      	bhi.n	8007922 <USBH_Get_StringDesc+0x22>
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	2b00      	cmp	r3, #0
 8007920:	d101      	bne.n	8007926 <USBH_Get_StringDesc+0x26>
  {
    USBH_ErrLog("Control error: Get String Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 8007922:	2303      	movs	r3, #3
 8007924:	e01c      	b.n	8007960 <USBH_Get_StringDesc+0x60>
  }

  status = USBH_GetDescriptor(phost,
 8007926:	7afb      	ldrb	r3, [r7, #11]
 8007928:	b29b      	uxth	r3, r3
 800792a:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 800792e:	b29a      	uxth	r2, r3
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_STRING | string_index,
                              phost->device.Data, length);
 8007930:	68fb      	ldr	r3, [r7, #12]
 8007932:	f503 718e 	add.w	r1, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 8007936:	893b      	ldrh	r3, [r7, #8]
 8007938:	9300      	str	r3, [sp, #0]
 800793a:	460b      	mov	r3, r1
 800793c:	2100      	movs	r1, #0
 800793e:	68f8      	ldr	r0, [r7, #12]
 8007940:	f000 f812 	bl	8007968 <USBH_GetDescriptor>
 8007944:	4603      	mov	r3, r0
 8007946:	75fb      	strb	r3, [r7, #23]

  if (status == USBH_OK)
 8007948:	7dfb      	ldrb	r3, [r7, #23]
 800794a:	2b00      	cmp	r3, #0
 800794c:	d107      	bne.n	800795e <USBH_Get_StringDesc+0x5e>
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 800794e:	68fb      	ldr	r3, [r7, #12]
 8007950:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8007954:	893a      	ldrh	r2, [r7, #8]
 8007956:	6879      	ldr	r1, [r7, #4]
 8007958:	4618      	mov	r0, r3
 800795a:	f000 fb8c 	bl	8008076 <USBH_ParseStringDesc>
  }

  return status;
 800795e:	7dfb      	ldrb	r3, [r7, #23]
}
 8007960:	4618      	mov	r0, r3
 8007962:	3718      	adds	r7, #24
 8007964:	46bd      	mov	sp, r7
 8007966:	bd80      	pop	{r7, pc}

08007968 <USBH_GetDescriptor>:
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost, uint8_t req_type, uint16_t value_idx,
                                      uint8_t *buff, uint16_t length)
{
 8007968:	b580      	push	{r7, lr}
 800796a:	b084      	sub	sp, #16
 800796c:	af00      	add	r7, sp, #0
 800796e:	60f8      	str	r0, [r7, #12]
 8007970:	607b      	str	r3, [r7, #4]
 8007972:	460b      	mov	r3, r1
 8007974:	72fb      	strb	r3, [r7, #11]
 8007976:	4613      	mov	r3, r2
 8007978:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 800797a:	68fb      	ldr	r3, [r7, #12]
 800797c:	789b      	ldrb	r3, [r3, #2]
 800797e:	2b01      	cmp	r3, #1
 8007980:	d11c      	bne.n	80079bc <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 8007982:	7afb      	ldrb	r3, [r7, #11]
 8007984:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8007988:	b2da      	uxtb	r2, r3
 800798a:	68fb      	ldr	r3, [r7, #12]
 800798c:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 800798e:	68fb      	ldr	r3, [r7, #12]
 8007990:	2206      	movs	r2, #6
 8007992:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 8007994:	68fb      	ldr	r3, [r7, #12]
 8007996:	893a      	ldrh	r2, [r7, #8]
 8007998:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 800799a:	893b      	ldrh	r3, [r7, #8]
 800799c:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 80079a0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80079a4:	d104      	bne.n	80079b0 <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 80079a6:	68fb      	ldr	r3, [r7, #12]
 80079a8:	f240 4209 	movw	r2, #1033	@ 0x409
 80079ac:	829a      	strh	r2, [r3, #20]
 80079ae:	e002      	b.n	80079b6 <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 80079b0:	68fb      	ldr	r3, [r7, #12]
 80079b2:	2200      	movs	r2, #0
 80079b4:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 80079b6:	68fb      	ldr	r3, [r7, #12]
 80079b8:	8b3a      	ldrh	r2, [r7, #24]
 80079ba:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 80079bc:	8b3b      	ldrh	r3, [r7, #24]
 80079be:	461a      	mov	r2, r3
 80079c0:	6879      	ldr	r1, [r7, #4]
 80079c2:	68f8      	ldr	r0, [r7, #12]
 80079c4:	f000 fba4 	bl	8008110 <USBH_CtlReq>
 80079c8:	4603      	mov	r3, r0
}
 80079ca:	4618      	mov	r0, r3
 80079cc:	3710      	adds	r7, #16
 80079ce:	46bd      	mov	sp, r7
 80079d0:	bd80      	pop	{r7, pc}

080079d2 <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 80079d2:	b580      	push	{r7, lr}
 80079d4:	b082      	sub	sp, #8
 80079d6:	af00      	add	r7, sp, #0
 80079d8:	6078      	str	r0, [r7, #4]
 80079da:	460b      	mov	r3, r1
 80079dc:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	789b      	ldrb	r3, [r3, #2]
 80079e2:	2b01      	cmp	r3, #1
 80079e4:	d10f      	bne.n	8007a06 <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	2200      	movs	r2, #0
 80079ea:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	2205      	movs	r2, #5
 80079f0:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 80079f2:	78fb      	ldrb	r3, [r7, #3]
 80079f4:	b29a      	uxth	r2, r3
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	2200      	movs	r2, #0
 80079fe:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	2200      	movs	r2, #0
 8007a04:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8007a06:	2200      	movs	r2, #0
 8007a08:	2100      	movs	r1, #0
 8007a0a:	6878      	ldr	r0, [r7, #4]
 8007a0c:	f000 fb80 	bl	8008110 <USBH_CtlReq>
 8007a10:	4603      	mov	r3, r0
}
 8007a12:	4618      	mov	r0, r3
 8007a14:	3708      	adds	r7, #8
 8007a16:	46bd      	mov	sp, r7
 8007a18:	bd80      	pop	{r7, pc}

08007a1a <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 8007a1a:	b580      	push	{r7, lr}
 8007a1c:	b082      	sub	sp, #8
 8007a1e:	af00      	add	r7, sp, #0
 8007a20:	6078      	str	r0, [r7, #4]
 8007a22:	460b      	mov	r3, r1
 8007a24:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	789b      	ldrb	r3, [r3, #2]
 8007a2a:	2b01      	cmp	r3, #1
 8007a2c:	d10e      	bne.n	8007a4c <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	2200      	movs	r2, #0
 8007a32:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	2209      	movs	r2, #9
 8007a38:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	887a      	ldrh	r2, [r7, #2]
 8007a3e:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	2200      	movs	r2, #0
 8007a44:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	2200      	movs	r2, #0
 8007a4a:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8007a4c:	2200      	movs	r2, #0
 8007a4e:	2100      	movs	r1, #0
 8007a50:	6878      	ldr	r0, [r7, #4]
 8007a52:	f000 fb5d 	bl	8008110 <USBH_CtlReq>
 8007a56:	4603      	mov	r3, r0
}
 8007a58:	4618      	mov	r0, r3
 8007a5a:	3708      	adds	r7, #8
 8007a5c:	46bd      	mov	sp, r7
 8007a5e:	bd80      	pop	{r7, pc}

08007a60 <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
  */
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 8007a60:	b580      	push	{r7, lr}
 8007a62:	b082      	sub	sp, #8
 8007a64:	af00      	add	r7, sp, #0
 8007a66:	6078      	str	r0, [r7, #4]
 8007a68:	460b      	mov	r3, r1
 8007a6a:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	789b      	ldrb	r3, [r3, #2]
 8007a70:	2b01      	cmp	r3, #1
 8007a72:	d10f      	bne.n	8007a94 <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	2200      	movs	r2, #0
 8007a78:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	2203      	movs	r2, #3
 8007a7e:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 8007a80:	78fb      	ldrb	r3, [r7, #3]
 8007a82:	b29a      	uxth	r2, r3
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	2200      	movs	r2, #0
 8007a8c:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	2200      	movs	r2, #0
 8007a92:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8007a94:	2200      	movs	r2, #0
 8007a96:	2100      	movs	r1, #0
 8007a98:	6878      	ldr	r0, [r7, #4]
 8007a9a:	f000 fb39 	bl	8008110 <USBH_CtlReq>
 8007a9e:	4603      	mov	r3, r0
}
 8007aa0:	4618      	mov	r0, r3
 8007aa2:	3708      	adds	r7, #8
 8007aa4:	46bd      	mov	sp, r7
 8007aa6:	bd80      	pop	{r7, pc}

08007aa8 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 8007aa8:	b580      	push	{r7, lr}
 8007aaa:	b082      	sub	sp, #8
 8007aac:	af00      	add	r7, sp, #0
 8007aae:	6078      	str	r0, [r7, #4]
 8007ab0:	460b      	mov	r3, r1
 8007ab2:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	789b      	ldrb	r3, [r3, #2]
 8007ab8:	2b01      	cmp	r3, #1
 8007aba:	d10f      	bne.n	8007adc <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	2202      	movs	r2, #2
 8007ac0:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	2201      	movs	r2, #1
 8007ac6:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	2200      	movs	r2, #0
 8007acc:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 8007ace:	78fb      	ldrb	r3, [r7, #3]
 8007ad0:	b29a      	uxth	r2, r3
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	2200      	movs	r2, #0
 8007ada:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8007adc:	2200      	movs	r2, #0
 8007ade:	2100      	movs	r1, #0
 8007ae0:	6878      	ldr	r0, [r7, #4]
 8007ae2:	f000 fb15 	bl	8008110 <USBH_CtlReq>
 8007ae6:	4603      	mov	r3, r0
}
 8007ae8:	4618      	mov	r0, r3
 8007aea:	3708      	adds	r7, #8
 8007aec:	46bd      	mov	sp, r7
 8007aee:	bd80      	pop	{r7, pc}

08007af0 <USBH_ParseDevDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseDevDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 8007af0:	b480      	push	{r7}
 8007af2:	b087      	sub	sp, #28
 8007af4:	af00      	add	r7, sp, #0
 8007af6:	60f8      	str	r0, [r7, #12]
 8007af8:	60b9      	str	r1, [r7, #8]
 8007afa:	4613      	mov	r3, r2
 8007afc:	80fb      	strh	r3, [r7, #6]
  USBH_DevDescTypeDef *dev_desc = &phost->device.DevDesc;
 8007afe:	68fb      	ldr	r3, [r7, #12]
 8007b00:	f203 3326 	addw	r3, r3, #806	@ 0x326
 8007b04:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef status = USBH_OK;
 8007b06:	2300      	movs	r3, #0
 8007b08:	75fb      	strb	r3, [r7, #23]

  if (buf == NULL)
 8007b0a:	68bb      	ldr	r3, [r7, #8]
 8007b0c:	2b00      	cmp	r3, #0
 8007b0e:	d101      	bne.n	8007b14 <USBH_ParseDevDesc+0x24>
  {
    return USBH_FAIL;
 8007b10:	2302      	movs	r3, #2
 8007b12:	e094      	b.n	8007c3e <USBH_ParseDevDesc+0x14e>
  }

  dev_desc->bLength            = *(uint8_t *)(buf +  0U);
 8007b14:	68bb      	ldr	r3, [r7, #8]
 8007b16:	781a      	ldrb	r2, [r3, #0]
 8007b18:	693b      	ldr	r3, [r7, #16]
 8007b1a:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1U);
 8007b1c:	68bb      	ldr	r3, [r7, #8]
 8007b1e:	785a      	ldrb	r2, [r3, #1]
 8007b20:	693b      	ldr	r3, [r7, #16]
 8007b22:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2U);
 8007b24:	68bb      	ldr	r3, [r7, #8]
 8007b26:	3302      	adds	r3, #2
 8007b28:	781b      	ldrb	r3, [r3, #0]
 8007b2a:	461a      	mov	r2, r3
 8007b2c:	68bb      	ldr	r3, [r7, #8]
 8007b2e:	3303      	adds	r3, #3
 8007b30:	781b      	ldrb	r3, [r3, #0]
 8007b32:	021b      	lsls	r3, r3, #8
 8007b34:	b29b      	uxth	r3, r3
 8007b36:	4313      	orrs	r3, r2
 8007b38:	b29a      	uxth	r2, r3
 8007b3a:	693b      	ldr	r3, [r7, #16]
 8007b3c:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4U);
 8007b3e:	68bb      	ldr	r3, [r7, #8]
 8007b40:	791a      	ldrb	r2, [r3, #4]
 8007b42:	693b      	ldr	r3, [r7, #16]
 8007b44:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5U);
 8007b46:	68bb      	ldr	r3, [r7, #8]
 8007b48:	795a      	ldrb	r2, [r3, #5]
 8007b4a:	693b      	ldr	r3, [r7, #16]
 8007b4c:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6U);
 8007b4e:	68bb      	ldr	r3, [r7, #8]
 8007b50:	799a      	ldrb	r2, [r3, #6]
 8007b52:	693b      	ldr	r3, [r7, #16]
 8007b54:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7U);
 8007b56:	68bb      	ldr	r3, [r7, #8]
 8007b58:	79da      	ldrb	r2, [r3, #7]
 8007b5a:	693b      	ldr	r3, [r7, #16]
 8007b5c:	71da      	strb	r2, [r3, #7]

  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 8007b5e:	68fb      	ldr	r3, [r7, #12]
 8007b60:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8007b64:	2b00      	cmp	r3, #0
 8007b66:	d004      	beq.n	8007b72 <USBH_ParseDevDesc+0x82>
      (phost->device.speed == (uint8_t)USBH_SPEED_FULL))
 8007b68:	68fb      	ldr	r3, [r7, #12]
 8007b6a:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 8007b6e:	2b01      	cmp	r3, #1
 8007b70:	d11b      	bne.n	8007baa <USBH_ParseDevDesc+0xba>
  {
    /* Make sure that the max packet size is either 8, 16, 32, 64 or force it to minimum allowed value */
    switch (dev_desc->bMaxPacketSize)
 8007b72:	693b      	ldr	r3, [r7, #16]
 8007b74:	79db      	ldrb	r3, [r3, #7]
 8007b76:	2b20      	cmp	r3, #32
 8007b78:	dc0f      	bgt.n	8007b9a <USBH_ParseDevDesc+0xaa>
 8007b7a:	2b08      	cmp	r3, #8
 8007b7c:	db0f      	blt.n	8007b9e <USBH_ParseDevDesc+0xae>
 8007b7e:	3b08      	subs	r3, #8
 8007b80:	4a32      	ldr	r2, [pc, #200]	@ (8007c4c <USBH_ParseDevDesc+0x15c>)
 8007b82:	fa22 f303 	lsr.w	r3, r2, r3
 8007b86:	f003 0301 	and.w	r3, r3, #1
 8007b8a:	2b00      	cmp	r3, #0
 8007b8c:	bf14      	ite	ne
 8007b8e:	2301      	movne	r3, #1
 8007b90:	2300      	moveq	r3, #0
 8007b92:	b2db      	uxtb	r3, r3
 8007b94:	2b00      	cmp	r3, #0
 8007b96:	d106      	bne.n	8007ba6 <USBH_ParseDevDesc+0xb6>
 8007b98:	e001      	b.n	8007b9e <USBH_ParseDevDesc+0xae>
 8007b9a:	2b40      	cmp	r3, #64	@ 0x40
 8007b9c:	d003      	beq.n	8007ba6 <USBH_ParseDevDesc+0xb6>
      case 64:
        break;

      default:
        /* set the size to min allowed value in case the device has answered with incorrect size */
        dev_desc->bMaxPacketSize = 8U;
 8007b9e:	693b      	ldr	r3, [r7, #16]
 8007ba0:	2208      	movs	r2, #8
 8007ba2:	71da      	strb	r2, [r3, #7]
        break;
 8007ba4:	e000      	b.n	8007ba8 <USBH_ParseDevDesc+0xb8>
        break;
 8007ba6:	bf00      	nop
    switch (dev_desc->bMaxPacketSize)
 8007ba8:	e00e      	b.n	8007bc8 <USBH_ParseDevDesc+0xd8>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 8007baa:	68fb      	ldr	r3, [r7, #12]
 8007bac:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8007bb0:	2b02      	cmp	r3, #2
 8007bb2:	d107      	bne.n	8007bc4 <USBH_ParseDevDesc+0xd4>
  {
    if (dev_desc->bMaxPacketSize != 8U)
 8007bb4:	693b      	ldr	r3, [r7, #16]
 8007bb6:	79db      	ldrb	r3, [r3, #7]
 8007bb8:	2b08      	cmp	r3, #8
 8007bba:	d005      	beq.n	8007bc8 <USBH_ParseDevDesc+0xd8>
    {
      /* set the size to 8 in case the device has answered with incorrect size */
      dev_desc->bMaxPacketSize = 8U;
 8007bbc:	693b      	ldr	r3, [r7, #16]
 8007bbe:	2208      	movs	r2, #8
 8007bc0:	71da      	strb	r2, [r3, #7]
 8007bc2:	e001      	b.n	8007bc8 <USBH_ParseDevDesc+0xd8>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 8007bc4:	2303      	movs	r3, #3
 8007bc6:	75fb      	strb	r3, [r7, #23]
  }

  if (length > 8U)
 8007bc8:	88fb      	ldrh	r3, [r7, #6]
 8007bca:	2b08      	cmp	r3, #8
 8007bcc:	d936      	bls.n	8007c3c <USBH_ParseDevDesc+0x14c>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8U);
 8007bce:	68bb      	ldr	r3, [r7, #8]
 8007bd0:	3308      	adds	r3, #8
 8007bd2:	781b      	ldrb	r3, [r3, #0]
 8007bd4:	461a      	mov	r2, r3
 8007bd6:	68bb      	ldr	r3, [r7, #8]
 8007bd8:	3309      	adds	r3, #9
 8007bda:	781b      	ldrb	r3, [r3, #0]
 8007bdc:	021b      	lsls	r3, r3, #8
 8007bde:	b29b      	uxth	r3, r3
 8007be0:	4313      	orrs	r3, r2
 8007be2:	b29a      	uxth	r2, r3
 8007be4:	693b      	ldr	r3, [r7, #16]
 8007be6:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10U);
 8007be8:	68bb      	ldr	r3, [r7, #8]
 8007bea:	330a      	adds	r3, #10
 8007bec:	781b      	ldrb	r3, [r3, #0]
 8007bee:	461a      	mov	r2, r3
 8007bf0:	68bb      	ldr	r3, [r7, #8]
 8007bf2:	330b      	adds	r3, #11
 8007bf4:	781b      	ldrb	r3, [r3, #0]
 8007bf6:	021b      	lsls	r3, r3, #8
 8007bf8:	b29b      	uxth	r3, r3
 8007bfa:	4313      	orrs	r3, r2
 8007bfc:	b29a      	uxth	r2, r3
 8007bfe:	693b      	ldr	r3, [r7, #16]
 8007c00:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12U);
 8007c02:	68bb      	ldr	r3, [r7, #8]
 8007c04:	330c      	adds	r3, #12
 8007c06:	781b      	ldrb	r3, [r3, #0]
 8007c08:	461a      	mov	r2, r3
 8007c0a:	68bb      	ldr	r3, [r7, #8]
 8007c0c:	330d      	adds	r3, #13
 8007c0e:	781b      	ldrb	r3, [r3, #0]
 8007c10:	021b      	lsls	r3, r3, #8
 8007c12:	b29b      	uxth	r3, r3
 8007c14:	4313      	orrs	r3, r2
 8007c16:	b29a      	uxth	r2, r3
 8007c18:	693b      	ldr	r3, [r7, #16]
 8007c1a:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14U);
 8007c1c:	68bb      	ldr	r3, [r7, #8]
 8007c1e:	7b9a      	ldrb	r2, [r3, #14]
 8007c20:	693b      	ldr	r3, [r7, #16]
 8007c22:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15U);
 8007c24:	68bb      	ldr	r3, [r7, #8]
 8007c26:	7bda      	ldrb	r2, [r3, #15]
 8007c28:	693b      	ldr	r3, [r7, #16]
 8007c2a:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16U);
 8007c2c:	68bb      	ldr	r3, [r7, #8]
 8007c2e:	7c1a      	ldrb	r2, [r3, #16]
 8007c30:	693b      	ldr	r3, [r7, #16]
 8007c32:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17U);
 8007c34:	68bb      	ldr	r3, [r7, #8]
 8007c36:	7c5a      	ldrb	r2, [r3, #17]
 8007c38:	693b      	ldr	r3, [r7, #16]
 8007c3a:	745a      	strb	r2, [r3, #17]
  }

  return status;
 8007c3c:	7dfb      	ldrb	r3, [r7, #23]
}
 8007c3e:	4618      	mov	r0, r3
 8007c40:	371c      	adds	r7, #28
 8007c42:	46bd      	mov	sp, r7
 8007c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c48:	4770      	bx	lr
 8007c4a:	bf00      	nop
 8007c4c:	01000101 	.word	0x01000101

08007c50 <USBH_ParseCfgDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseCfgDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 8007c50:	b580      	push	{r7, lr}
 8007c52:	b08c      	sub	sp, #48	@ 0x30
 8007c54:	af00      	add	r7, sp, #0
 8007c56:	60f8      	str	r0, [r7, #12]
 8007c58:	60b9      	str	r1, [r7, #8]
 8007c5a:	4613      	mov	r3, r2
 8007c5c:	80fb      	strh	r3, [r7, #6]
  USBH_CfgDescTypeDef *cfg_desc = &phost->device.CfgDesc;
 8007c5e:	68fb      	ldr	r3, [r7, #12]
 8007c60:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8007c64:	623b      	str	r3, [r7, #32]
  USBH_StatusTypeDef           status = USBH_OK;
 8007c66:	2300      	movs	r3, #0
 8007c68:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  USBH_InterfaceDescTypeDef    *pif;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc;
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 8007c6c:	2300      	movs	r3, #0
 8007c6e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint8_t                      ep_ix = 0U;
 8007c72:	2300      	movs	r3, #0
 8007c74:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

  if (buf == NULL)
 8007c78:	68bb      	ldr	r3, [r7, #8]
 8007c7a:	2b00      	cmp	r3, #0
 8007c7c:	d101      	bne.n	8007c82 <USBH_ParseCfgDesc+0x32>
  {
    return USBH_FAIL;
 8007c7e:	2302      	movs	r3, #2
 8007c80:	e0de      	b.n	8007e40 <USBH_ParseCfgDesc+0x1f0>
  }

  pdesc = (USBH_DescHeader_t *)(void *)buf;
 8007c82:	68bb      	ldr	r3, [r7, #8]
 8007c84:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Make sure that the Configuration descriptor's bLength is equal to USB_CONFIGURATION_DESC_SIZE */
  if (pdesc->bLength != USB_CONFIGURATION_DESC_SIZE)
 8007c86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c88:	781b      	ldrb	r3, [r3, #0]
 8007c8a:	2b09      	cmp	r3, #9
 8007c8c:	d002      	beq.n	8007c94 <USBH_ParseCfgDesc+0x44>
  {
    pdesc->bLength = USB_CONFIGURATION_DESC_SIZE;
 8007c8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c90:	2209      	movs	r2, #9
 8007c92:	701a      	strb	r2, [r3, #0]
  }

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0U);
 8007c94:	68bb      	ldr	r3, [r7, #8]
 8007c96:	781a      	ldrb	r2, [r3, #0]
 8007c98:	6a3b      	ldr	r3, [r7, #32]
 8007c9a:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1U);
 8007c9c:	68bb      	ldr	r3, [r7, #8]
 8007c9e:	785a      	ldrb	r2, [r3, #1]
 8007ca0:	6a3b      	ldr	r3, [r7, #32]
 8007ca2:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = MIN(((uint16_t) LE16(buf + 2U)), ((uint16_t)USBH_MAX_SIZE_CONFIGURATION));
 8007ca4:	68bb      	ldr	r3, [r7, #8]
 8007ca6:	3302      	adds	r3, #2
 8007ca8:	781b      	ldrb	r3, [r3, #0]
 8007caa:	461a      	mov	r2, r3
 8007cac:	68bb      	ldr	r3, [r7, #8]
 8007cae:	3303      	adds	r3, #3
 8007cb0:	781b      	ldrb	r3, [r3, #0]
 8007cb2:	021b      	lsls	r3, r3, #8
 8007cb4:	b29b      	uxth	r3, r3
 8007cb6:	4313      	orrs	r3, r2
 8007cb8:	b29b      	uxth	r3, r3
 8007cba:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007cbe:	bf28      	it	cs
 8007cc0:	f44f 7380 	movcs.w	r3, #256	@ 0x100
 8007cc4:	b29a      	uxth	r2, r3
 8007cc6:	6a3b      	ldr	r3, [r7, #32]
 8007cc8:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4U);
 8007cca:	68bb      	ldr	r3, [r7, #8]
 8007ccc:	791a      	ldrb	r2, [r3, #4]
 8007cce:	6a3b      	ldr	r3, [r7, #32]
 8007cd0:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5U);
 8007cd2:	68bb      	ldr	r3, [r7, #8]
 8007cd4:	795a      	ldrb	r2, [r3, #5]
 8007cd6:	6a3b      	ldr	r3, [r7, #32]
 8007cd8:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6U);
 8007cda:	68bb      	ldr	r3, [r7, #8]
 8007cdc:	799a      	ldrb	r2, [r3, #6]
 8007cde:	6a3b      	ldr	r3, [r7, #32]
 8007ce0:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7U);
 8007ce2:	68bb      	ldr	r3, [r7, #8]
 8007ce4:	79da      	ldrb	r2, [r3, #7]
 8007ce6:	6a3b      	ldr	r3, [r7, #32]
 8007ce8:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8U);
 8007cea:	68bb      	ldr	r3, [r7, #8]
 8007cec:	7a1a      	ldrb	r2, [r3, #8]
 8007cee:	6a3b      	ldr	r3, [r7, #32]
 8007cf0:	721a      	strb	r2, [r3, #8]

  if (length > USB_CONFIGURATION_DESC_SIZE)
 8007cf2:	88fb      	ldrh	r3, [r7, #6]
 8007cf4:	2b09      	cmp	r3, #9
 8007cf6:	f240 80a1 	bls.w	8007e3c <USBH_ParseCfgDesc+0x1ec>
  {
    ptr = USB_LEN_CFG_DESC;
 8007cfa:	2309      	movs	r3, #9
 8007cfc:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)NULL;
 8007cfe:	2300      	movs	r3, #0
 8007d00:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8007d02:	e085      	b.n	8007e10 <USBH_ParseCfgDesc+0x1c0>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8007d04:	f107 0316 	add.w	r3, r7, #22
 8007d08:	4619      	mov	r1, r3
 8007d0a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007d0c:	f000 f9e6 	bl	80080dc <USBH_GetNextDesc>
 8007d10:	62b8      	str	r0, [r7, #40]	@ 0x28
      if (pdesc->bDescriptorType == USB_DESC_TYPE_INTERFACE)
 8007d12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d14:	785b      	ldrb	r3, [r3, #1]
 8007d16:	2b04      	cmp	r3, #4
 8007d18:	d17a      	bne.n	8007e10 <USBH_ParseCfgDesc+0x1c0>
      {
        /* Make sure that the interface descriptor's bLength is equal to USB_INTERFACE_DESC_SIZE */
        if (pdesc->bLength != USB_INTERFACE_DESC_SIZE)
 8007d1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d1c:	781b      	ldrb	r3, [r3, #0]
 8007d1e:	2b09      	cmp	r3, #9
 8007d20:	d002      	beq.n	8007d28 <USBH_ParseCfgDesc+0xd8>
        {
          pdesc->bLength = USB_INTERFACE_DESC_SIZE;
 8007d22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d24:	2209      	movs	r2, #9
 8007d26:	701a      	strb	r2, [r3, #0]
        }

        pif = &cfg_desc->Itf_Desc[if_ix];
 8007d28:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007d2c:	221a      	movs	r2, #26
 8007d2e:	fb02 f303 	mul.w	r3, r2, r3
 8007d32:	3308      	adds	r3, #8
 8007d34:	6a3a      	ldr	r2, [r7, #32]
 8007d36:	4413      	add	r3, r2
 8007d38:	3302      	adds	r3, #2
 8007d3a:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 8007d3c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007d3e:	69f8      	ldr	r0, [r7, #28]
 8007d40:	f000 f882 	bl	8007e48 <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 8007d44:	2300      	movs	r3, #0
 8007d46:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        pep = (USBH_EpDescTypeDef *)NULL;
 8007d4a:	2300      	movs	r3, #0
 8007d4c:	61bb      	str	r3, [r7, #24]

        while ((ep_ix < USBH_MAX_NUM_ENDPOINTS) && (ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8007d4e:	e043      	b.n	8007dd8 <USBH_ParseCfgDesc+0x188>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8007d50:	f107 0316 	add.w	r3, r7, #22
 8007d54:	4619      	mov	r1, r3
 8007d56:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007d58:	f000 f9c0 	bl	80080dc <USBH_GetNextDesc>
 8007d5c:	62b8      	str	r0, [r7, #40]	@ 0x28

          if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8007d5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d60:	785b      	ldrb	r3, [r3, #1]
 8007d62:	2b05      	cmp	r3, #5
 8007d64:	d138      	bne.n	8007dd8 <USBH_ParseCfgDesc+0x188>
          {
            /* Check if the endpoint is appartening to an audio streaming interface */
            if ((pif->bInterfaceClass == 0x01U) &&
 8007d66:	69fb      	ldr	r3, [r7, #28]
 8007d68:	795b      	ldrb	r3, [r3, #5]
 8007d6a:	2b01      	cmp	r3, #1
 8007d6c:	d113      	bne.n	8007d96 <USBH_ParseCfgDesc+0x146>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 8007d6e:	69fb      	ldr	r3, [r7, #28]
 8007d70:	799b      	ldrb	r3, [r3, #6]
            if ((pif->bInterfaceClass == 0x01U) &&
 8007d72:	2b02      	cmp	r3, #2
 8007d74:	d003      	beq.n	8007d7e <USBH_ParseCfgDesc+0x12e>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 8007d76:	69fb      	ldr	r3, [r7, #28]
 8007d78:	799b      	ldrb	r3, [r3, #6]
 8007d7a:	2b03      	cmp	r3, #3
 8007d7c:	d10b      	bne.n	8007d96 <USBH_ParseCfgDesc+0x146>
            {
              /* Check if it is supporting the USB AUDIO 01 class specification */
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8007d7e:	69fb      	ldr	r3, [r7, #28]
 8007d80:	79db      	ldrb	r3, [r3, #7]
 8007d82:	2b00      	cmp	r3, #0
 8007d84:	d10b      	bne.n	8007d9e <USBH_ParseCfgDesc+0x14e>
 8007d86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d88:	781b      	ldrb	r3, [r3, #0]
 8007d8a:	2b09      	cmp	r3, #9
 8007d8c:	d007      	beq.n	8007d9e <USBH_ParseCfgDesc+0x14e>
              {
                pdesc->bLength = 0x09U;
 8007d8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d90:	2209      	movs	r2, #9
 8007d92:	701a      	strb	r2, [r3, #0]
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8007d94:	e003      	b.n	8007d9e <USBH_ParseCfgDesc+0x14e>
            }
            /* Make sure that the endpoint descriptor's bLength is equal to
               USB_ENDPOINT_DESC_SIZE for all other endpoints types */
            else
            {
              pdesc->bLength = USB_ENDPOINT_DESC_SIZE;
 8007d96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d98:	2207      	movs	r2, #7
 8007d9a:	701a      	strb	r2, [r3, #0]
 8007d9c:	e000      	b.n	8007da0 <USBH_ParseCfgDesc+0x150>
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8007d9e:	bf00      	nop
            }

            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 8007da0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007da4:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8007da8:	3201      	adds	r2, #1
 8007daa:	00d2      	lsls	r2, r2, #3
 8007dac:	211a      	movs	r1, #26
 8007dae:	fb01 f303 	mul.w	r3, r1, r3
 8007db2:	4413      	add	r3, r2
 8007db4:	3308      	adds	r3, #8
 8007db6:	6a3a      	ldr	r2, [r7, #32]
 8007db8:	4413      	add	r3, r2
 8007dba:	3304      	adds	r3, #4
 8007dbc:	61bb      	str	r3, [r7, #24]

            status = USBH_ParseEPDesc(phost, pep, (uint8_t *)(void *)pdesc);
 8007dbe:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007dc0:	69b9      	ldr	r1, [r7, #24]
 8007dc2:	68f8      	ldr	r0, [r7, #12]
 8007dc4:	f000 f86f 	bl	8007ea6 <USBH_ParseEPDesc>
 8007dc8:	4603      	mov	r3, r0
 8007dca:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

            ep_ix++;
 8007dce:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8007dd2:	3301      	adds	r3, #1
 8007dd4:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        while ((ep_ix < USBH_MAX_NUM_ENDPOINTS) && (ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8007dd8:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8007ddc:	2b01      	cmp	r3, #1
 8007dde:	d80a      	bhi.n	8007df6 <USBH_ParseCfgDesc+0x1a6>
 8007de0:	69fb      	ldr	r3, [r7, #28]
 8007de2:	791b      	ldrb	r3, [r3, #4]
 8007de4:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8007de8:	429a      	cmp	r2, r3
 8007dea:	d204      	bcs.n	8007df6 <USBH_ParseCfgDesc+0x1a6>
 8007dec:	6a3b      	ldr	r3, [r7, #32]
 8007dee:	885a      	ldrh	r2, [r3, #2]
 8007df0:	8afb      	ldrh	r3, [r7, #22]
 8007df2:	429a      	cmp	r2, r3
 8007df4:	d8ac      	bhi.n	8007d50 <USBH_ParseCfgDesc+0x100>
          }
        }

        /* Check if the required endpoint(s) data are parsed */
        if (ep_ix < pif->bNumEndpoints)
 8007df6:	69fb      	ldr	r3, [r7, #28]
 8007df8:	791b      	ldrb	r3, [r3, #4]
 8007dfa:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8007dfe:	429a      	cmp	r2, r3
 8007e00:	d201      	bcs.n	8007e06 <USBH_ParseCfgDesc+0x1b6>
        {
          return USBH_NOT_SUPPORTED;
 8007e02:	2303      	movs	r3, #3
 8007e04:	e01c      	b.n	8007e40 <USBH_ParseCfgDesc+0x1f0>
        }

        if_ix++;
 8007e06:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007e0a:	3301      	adds	r3, #1
 8007e0c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8007e10:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007e14:	2b01      	cmp	r3, #1
 8007e16:	d805      	bhi.n	8007e24 <USBH_ParseCfgDesc+0x1d4>
 8007e18:	6a3b      	ldr	r3, [r7, #32]
 8007e1a:	885a      	ldrh	r2, [r3, #2]
 8007e1c:	8afb      	ldrh	r3, [r7, #22]
 8007e1e:	429a      	cmp	r2, r3
 8007e20:	f63f af70 	bhi.w	8007d04 <USBH_ParseCfgDesc+0xb4>
      }
    }

    /* Check if the required interface(s) data are parsed */
    if (if_ix < MIN(cfg_desc->bNumInterfaces, (uint8_t)USBH_MAX_NUM_INTERFACES))
 8007e24:	6a3b      	ldr	r3, [r7, #32]
 8007e26:	791b      	ldrb	r3, [r3, #4]
 8007e28:	2b02      	cmp	r3, #2
 8007e2a:	bf28      	it	cs
 8007e2c:	2302      	movcs	r3, #2
 8007e2e:	b2db      	uxtb	r3, r3
 8007e30:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8007e34:	429a      	cmp	r2, r3
 8007e36:	d201      	bcs.n	8007e3c <USBH_ParseCfgDesc+0x1ec>
    {
      return USBH_NOT_SUPPORTED;
 8007e38:	2303      	movs	r3, #3
 8007e3a:	e001      	b.n	8007e40 <USBH_ParseCfgDesc+0x1f0>
    }
  }

  return status;
 8007e3c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8007e40:	4618      	mov	r0, r3
 8007e42:	3730      	adds	r7, #48	@ 0x30
 8007e44:	46bd      	mov	sp, r7
 8007e46:	bd80      	pop	{r7, pc}

08007e48 <USBH_ParseInterfaceDesc>:
  * @param  if_descriptor : Interface descriptor destination
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor, uint8_t *buf)
{
 8007e48:	b480      	push	{r7}
 8007e4a:	b083      	sub	sp, #12
 8007e4c:	af00      	add	r7, sp, #0
 8007e4e:	6078      	str	r0, [r7, #4]
 8007e50:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0U);
 8007e52:	683b      	ldr	r3, [r7, #0]
 8007e54:	781a      	ldrb	r2, [r3, #0]
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1U);
 8007e5a:	683b      	ldr	r3, [r7, #0]
 8007e5c:	785a      	ldrb	r2, [r3, #1]
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2U);
 8007e62:	683b      	ldr	r3, [r7, #0]
 8007e64:	789a      	ldrb	r2, [r3, #2]
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3U);
 8007e6a:	683b      	ldr	r3, [r7, #0]
 8007e6c:	78da      	ldrb	r2, [r3, #3]
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4U);
 8007e72:	683b      	ldr	r3, [r7, #0]
 8007e74:	791a      	ldrb	r2, [r3, #4]
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5U);
 8007e7a:	683b      	ldr	r3, [r7, #0]
 8007e7c:	795a      	ldrb	r2, [r3, #5]
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6U);
 8007e82:	683b      	ldr	r3, [r7, #0]
 8007e84:	799a      	ldrb	r2, [r3, #6]
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7U);
 8007e8a:	683b      	ldr	r3, [r7, #0]
 8007e8c:	79da      	ldrb	r2, [r3, #7]
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8U);
 8007e92:	683b      	ldr	r3, [r7, #0]
 8007e94:	7a1a      	ldrb	r2, [r3, #8]
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	721a      	strb	r2, [r3, #8]
}
 8007e9a:	bf00      	nop
 8007e9c:	370c      	adds	r7, #12
 8007e9e:	46bd      	mov	sp, r7
 8007ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ea4:	4770      	bx	lr

08007ea6 <USBH_ParseEPDesc>:
  * @param  ep_descriptor: Endpoint descriptor destination address
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_ParseEPDesc(USBH_HandleTypeDef *phost, USBH_EpDescTypeDef *ep_descriptor, uint8_t *buf)
{
 8007ea6:	b480      	push	{r7}
 8007ea8:	b087      	sub	sp, #28
 8007eaa:	af00      	add	r7, sp, #0
 8007eac:	60f8      	str	r0, [r7, #12]
 8007eae:	60b9      	str	r1, [r7, #8]
 8007eb0:	607a      	str	r2, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 8007eb2:	2300      	movs	r3, #0
 8007eb4:	75fb      	strb	r3, [r7, #23]

  ep_descriptor->bLength          = *(uint8_t *)(buf + 0U);
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	781a      	ldrb	r2, [r3, #0]
 8007eba:	68bb      	ldr	r3, [r7, #8]
 8007ebc:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1U);
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	785a      	ldrb	r2, [r3, #1]
 8007ec2:	68bb      	ldr	r3, [r7, #8]
 8007ec4:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2U);
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	789a      	ldrb	r2, [r3, #2]
 8007eca:	68bb      	ldr	r3, [r7, #8]
 8007ecc:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3U);
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	78da      	ldrb	r2, [r3, #3]
 8007ed2:	68bb      	ldr	r3, [r7, #8]
 8007ed4:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4U);
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	3304      	adds	r3, #4
 8007eda:	781b      	ldrb	r3, [r3, #0]
 8007edc:	461a      	mov	r2, r3
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	3305      	adds	r3, #5
 8007ee2:	781b      	ldrb	r3, [r3, #0]
 8007ee4:	021b      	lsls	r3, r3, #8
 8007ee6:	b29b      	uxth	r3, r3
 8007ee8:	4313      	orrs	r3, r2
 8007eea:	b29a      	uxth	r2, r3
 8007eec:	68bb      	ldr	r3, [r7, #8]
 8007eee:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6U);
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	799a      	ldrb	r2, [r3, #6]
 8007ef4:	68bb      	ldr	r3, [r7, #8]
 8007ef6:	719a      	strb	r2, [r3, #6]

  /* Make sure that wMaxPacketSize is different from 0 */
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 8007ef8:	68bb      	ldr	r3, [r7, #8]
 8007efa:	889b      	ldrh	r3, [r3, #4]
 8007efc:	2b00      	cmp	r3, #0
 8007efe:	d009      	beq.n	8007f14 <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 8007f00:	68bb      	ldr	r3, [r7, #8]
 8007f02:	889b      	ldrh	r3, [r3, #4]
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 8007f04:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007f08:	d804      	bhi.n	8007f14 <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_DATA_BUFFER))
 8007f0a:	68bb      	ldr	r3, [r7, #8]
 8007f0c:	889b      	ldrh	r3, [r3, #4]
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 8007f0e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007f12:	d901      	bls.n	8007f18 <USBH_ParseEPDesc+0x72>
  {
    status = USBH_NOT_SUPPORTED;
 8007f14:	2303      	movs	r3, #3
 8007f16:	75fb      	strb	r3, [r7, #23]
  }

  if (phost->device.speed == (uint8_t)USBH_SPEED_HIGH)
 8007f18:	68fb      	ldr	r3, [r7, #12]
 8007f1a:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8007f1e:	2b00      	cmp	r3, #0
 8007f20:	d136      	bne.n	8007f90 <USBH_ParseEPDesc+0xea>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK)
 8007f22:	68bb      	ldr	r3, [r7, #8]
 8007f24:	78db      	ldrb	r3, [r3, #3]
 8007f26:	f003 0303 	and.w	r3, r3, #3
 8007f2a:	2b02      	cmp	r3, #2
 8007f2c:	d108      	bne.n	8007f40 <USBH_ParseEPDesc+0x9a>
    {
      if (ep_descriptor->wMaxPacketSize > 512U)
 8007f2e:	68bb      	ldr	r3, [r7, #8]
 8007f30:	889b      	ldrh	r3, [r3, #4]
 8007f32:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007f36:	f240 8097 	bls.w	8008068 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8007f3a:	2303      	movs	r3, #3
 8007f3c:	75fb      	strb	r3, [r7, #23]
 8007f3e:	e093      	b.n	8008068 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 8007f40:	68bb      	ldr	r3, [r7, #8]
 8007f42:	78db      	ldrb	r3, [r3, #3]
 8007f44:	f003 0303 	and.w	r3, r3, #3
 8007f48:	2b00      	cmp	r3, #0
 8007f4a:	d107      	bne.n	8007f5c <USBH_ParseEPDesc+0xb6>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 8007f4c:	68bb      	ldr	r3, [r7, #8]
 8007f4e:	889b      	ldrh	r3, [r3, #4]
 8007f50:	2b40      	cmp	r3, #64	@ 0x40
 8007f52:	f240 8089 	bls.w	8008068 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8007f56:	2303      	movs	r3, #3
 8007f58:	75fb      	strb	r3, [r7, #23]
 8007f5a:	e085      	b.n	8008068 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For high-speed interrupt/isochronous endpoints, bInterval can vary from 1 to 16 */
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 8007f5c:	68bb      	ldr	r3, [r7, #8]
 8007f5e:	78db      	ldrb	r3, [r3, #3]
 8007f60:	f003 0303 	and.w	r3, r3, #3
 8007f64:	2b01      	cmp	r3, #1
 8007f66:	d005      	beq.n	8007f74 <USBH_ParseEPDesc+0xce>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR))
 8007f68:	68bb      	ldr	r3, [r7, #8]
 8007f6a:	78db      	ldrb	r3, [r3, #3]
 8007f6c:	f003 0303 	and.w	r3, r3, #3
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 8007f70:	2b03      	cmp	r3, #3
 8007f72:	d10a      	bne.n	8007f8a <USBH_ParseEPDesc+0xe4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8007f74:	68bb      	ldr	r3, [r7, #8]
 8007f76:	799b      	ldrb	r3, [r3, #6]
 8007f78:	2b00      	cmp	r3, #0
 8007f7a:	d003      	beq.n	8007f84 <USBH_ParseEPDesc+0xde>
 8007f7c:	68bb      	ldr	r3, [r7, #8]
 8007f7e:	799b      	ldrb	r3, [r3, #6]
 8007f80:	2b10      	cmp	r3, #16
 8007f82:	d970      	bls.n	8008066 <USBH_ParseEPDesc+0x1c0>
      {
        status = USBH_NOT_SUPPORTED;
 8007f84:	2303      	movs	r3, #3
 8007f86:	75fb      	strb	r3, [r7, #23]
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8007f88:	e06d      	b.n	8008066 <USBH_ParseEPDesc+0x1c0>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 8007f8a:	2303      	movs	r3, #3
 8007f8c:	75fb      	strb	r3, [r7, #23]
 8007f8e:	e06b      	b.n	8008068 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_FULL)
 8007f90:	68fb      	ldr	r3, [r7, #12]
 8007f92:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8007f96:	2b01      	cmp	r3, #1
 8007f98:	d13c      	bne.n	8008014 <USBH_ParseEPDesc+0x16e>
  {
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 8007f9a:	68bb      	ldr	r3, [r7, #8]
 8007f9c:	78db      	ldrb	r3, [r3, #3]
 8007f9e:	f003 0303 	and.w	r3, r3, #3
 8007fa2:	2b02      	cmp	r3, #2
 8007fa4:	d005      	beq.n	8007fb2 <USBH_ParseEPDesc+0x10c>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL))
 8007fa6:	68bb      	ldr	r3, [r7, #8]
 8007fa8:	78db      	ldrb	r3, [r3, #3]
 8007faa:	f003 0303 	and.w	r3, r3, #3
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 8007fae:	2b00      	cmp	r3, #0
 8007fb0:	d106      	bne.n	8007fc0 <USBH_ParseEPDesc+0x11a>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 8007fb2:	68bb      	ldr	r3, [r7, #8]
 8007fb4:	889b      	ldrh	r3, [r3, #4]
 8007fb6:	2b40      	cmp	r3, #64	@ 0x40
 8007fb8:	d956      	bls.n	8008068 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8007fba:	2303      	movs	r3, #3
 8007fbc:	75fb      	strb	r3, [r7, #23]
      if (ep_descriptor->wMaxPacketSize > 64U)
 8007fbe:	e053      	b.n	8008068 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed isochronous endpoints, the value of bInterval must be in the range from 1 to 16.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC)
 8007fc0:	68bb      	ldr	r3, [r7, #8]
 8007fc2:	78db      	ldrb	r3, [r3, #3]
 8007fc4:	f003 0303 	and.w	r3, r3, #3
 8007fc8:	2b01      	cmp	r3, #1
 8007fca:	d10e      	bne.n	8007fea <USBH_ParseEPDesc+0x144>
    {
      if ((ep_descriptor->bInterval == 0U) ||
 8007fcc:	68bb      	ldr	r3, [r7, #8]
 8007fce:	799b      	ldrb	r3, [r3, #6]
 8007fd0:	2b00      	cmp	r3, #0
 8007fd2:	d007      	beq.n	8007fe4 <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->bInterval > 0x10U) ||
 8007fd4:	68bb      	ldr	r3, [r7, #8]
 8007fd6:	799b      	ldrb	r3, [r3, #6]
      if ((ep_descriptor->bInterval == 0U) ||
 8007fd8:	2b10      	cmp	r3, #16
 8007fda:	d803      	bhi.n	8007fe4 <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->wMaxPacketSize > 64U))
 8007fdc:	68bb      	ldr	r3, [r7, #8]
 8007fde:	889b      	ldrh	r3, [r3, #4]
          (ep_descriptor->bInterval > 0x10U) ||
 8007fe0:	2b40      	cmp	r3, #64	@ 0x40
 8007fe2:	d941      	bls.n	8008068 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8007fe4:	2303      	movs	r3, #3
 8007fe6:	75fb      	strb	r3, [r7, #23]
 8007fe8:	e03e      	b.n	8008068 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 8007fea:	68bb      	ldr	r3, [r7, #8]
 8007fec:	78db      	ldrb	r3, [r3, #3]
 8007fee:	f003 0303 	and.w	r3, r3, #3
 8007ff2:	2b03      	cmp	r3, #3
 8007ff4:	d10b      	bne.n	800800e <USBH_ParseEPDesc+0x168>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 1023U))
 8007ff6:	68bb      	ldr	r3, [r7, #8]
 8007ff8:	799b      	ldrb	r3, [r3, #6]
 8007ffa:	2b00      	cmp	r3, #0
 8007ffc:	d004      	beq.n	8008008 <USBH_ParseEPDesc+0x162>
 8007ffe:	68bb      	ldr	r3, [r7, #8]
 8008000:	889b      	ldrh	r3, [r3, #4]
 8008002:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008006:	d32f      	bcc.n	8008068 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8008008:	2303      	movs	r3, #3
 800800a:	75fb      	strb	r3, [r7, #23]
 800800c:	e02c      	b.n	8008068 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 800800e:	2303      	movs	r3, #3
 8008010:	75fb      	strb	r3, [r7, #23]
 8008012:	e029      	b.n	8008068 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 8008014:	68fb      	ldr	r3, [r7, #12]
 8008016:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800801a:	2b02      	cmp	r3, #2
 800801c:	d120      	bne.n	8008060 <USBH_ParseEPDesc+0x1ba>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 800801e:	68bb      	ldr	r3, [r7, #8]
 8008020:	78db      	ldrb	r3, [r3, #3]
 8008022:	f003 0303 	and.w	r3, r3, #3
 8008026:	2b00      	cmp	r3, #0
 8008028:	d106      	bne.n	8008038 <USBH_ParseEPDesc+0x192>
    {
      if (ep_descriptor->wMaxPacketSize != 8U)
 800802a:	68bb      	ldr	r3, [r7, #8]
 800802c:	889b      	ldrh	r3, [r3, #4]
 800802e:	2b08      	cmp	r3, #8
 8008030:	d01a      	beq.n	8008068 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8008032:	2303      	movs	r3, #3
 8008034:	75fb      	strb	r3, [r7, #23]
 8008036:	e017      	b.n	8008068 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For low-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 8008038:	68bb      	ldr	r3, [r7, #8]
 800803a:	78db      	ldrb	r3, [r3, #3]
 800803c:	f003 0303 	and.w	r3, r3, #3
 8008040:	2b03      	cmp	r3, #3
 8008042:	d10a      	bne.n	800805a <USBH_ParseEPDesc+0x1b4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 8U))
 8008044:	68bb      	ldr	r3, [r7, #8]
 8008046:	799b      	ldrb	r3, [r3, #6]
 8008048:	2b00      	cmp	r3, #0
 800804a:	d003      	beq.n	8008054 <USBH_ParseEPDesc+0x1ae>
 800804c:	68bb      	ldr	r3, [r7, #8]
 800804e:	889b      	ldrh	r3, [r3, #4]
 8008050:	2b08      	cmp	r3, #8
 8008052:	d909      	bls.n	8008068 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8008054:	2303      	movs	r3, #3
 8008056:	75fb      	strb	r3, [r7, #23]
 8008058:	e006      	b.n	8008068 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 800805a:	2303      	movs	r3, #3
 800805c:	75fb      	strb	r3, [r7, #23]
 800805e:	e003      	b.n	8008068 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 8008060:	2303      	movs	r3, #3
 8008062:	75fb      	strb	r3, [r7, #23]
 8008064:	e000      	b.n	8008068 <USBH_ParseEPDesc+0x1c2>
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8008066:	bf00      	nop
  }

  return status;
 8008068:	7dfb      	ldrb	r3, [r7, #23]
}
 800806a:	4618      	mov	r0, r3
 800806c:	371c      	adds	r7, #28
 800806e:	46bd      	mov	sp, r7
 8008070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008074:	4770      	bx	lr

08008076 <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 8008076:	b480      	push	{r7}
 8008078:	b087      	sub	sp, #28
 800807a:	af00      	add	r7, sp, #0
 800807c:	60f8      	str	r0, [r7, #12]
 800807e:	60b9      	str	r1, [r7, #8]
 8008080:	4613      	mov	r3, r2
 8008082:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 8008084:	68fb      	ldr	r3, [r7, #12]
 8008086:	3301      	adds	r3, #1
 8008088:	781b      	ldrb	r3, [r3, #0]
 800808a:	2b03      	cmp	r3, #3
 800808c:	d120      	bne.n	80080d0 <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 800808e:	68fb      	ldr	r3, [r7, #12]
 8008090:	781b      	ldrb	r3, [r3, #0]
 8008092:	1e9a      	subs	r2, r3, #2
 8008094:	88fb      	ldrh	r3, [r7, #6]
 8008096:	4293      	cmp	r3, r2
 8008098:	bf28      	it	cs
 800809a:	4613      	movcs	r3, r2
 800809c:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 800809e:	68fb      	ldr	r3, [r7, #12]
 80080a0:	3302      	adds	r3, #2
 80080a2:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 80080a4:	2300      	movs	r3, #0
 80080a6:	82fb      	strh	r3, [r7, #22]
 80080a8:	e00b      	b.n	80080c2 <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 80080aa:	8afb      	ldrh	r3, [r7, #22]
 80080ac:	68fa      	ldr	r2, [r7, #12]
 80080ae:	4413      	add	r3, r2
 80080b0:	781a      	ldrb	r2, [r3, #0]
 80080b2:	68bb      	ldr	r3, [r7, #8]
 80080b4:	701a      	strb	r2, [r3, #0]
      pdest++;
 80080b6:	68bb      	ldr	r3, [r7, #8]
 80080b8:	3301      	adds	r3, #1
 80080ba:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 80080bc:	8afb      	ldrh	r3, [r7, #22]
 80080be:	3302      	adds	r3, #2
 80080c0:	82fb      	strh	r3, [r7, #22]
 80080c2:	8afa      	ldrh	r2, [r7, #22]
 80080c4:	8abb      	ldrh	r3, [r7, #20]
 80080c6:	429a      	cmp	r2, r3
 80080c8:	d3ef      	bcc.n	80080aa <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 80080ca:	68bb      	ldr	r3, [r7, #8]
 80080cc:	2200      	movs	r2, #0
 80080ce:	701a      	strb	r2, [r3, #0]
  }
}
 80080d0:	bf00      	nop
 80080d2:	371c      	adds	r7, #28
 80080d4:	46bd      	mov	sp, r7
 80080d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080da:	4770      	bx	lr

080080dc <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t *USBH_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 80080dc:	b480      	push	{r7}
 80080de:	b085      	sub	sp, #20
 80080e0:	af00      	add	r7, sp, #0
 80080e2:	6078      	str	r0, [r7, #4]
 80080e4:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 80080e6:	683b      	ldr	r3, [r7, #0]
 80080e8:	881b      	ldrh	r3, [r3, #0]
 80080ea:	687a      	ldr	r2, [r7, #4]
 80080ec:	7812      	ldrb	r2, [r2, #0]
 80080ee:	4413      	add	r3, r2
 80080f0:	b29a      	uxth	r2, r3
 80080f2:	683b      	ldr	r3, [r7, #0]
 80080f4:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	781b      	ldrb	r3, [r3, #0]
 80080fa:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	4413      	add	r3, r2
 8008100:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8008102:	68fb      	ldr	r3, [r7, #12]
}
 8008104:	4618      	mov	r0, r3
 8008106:	3714      	adds	r7, #20
 8008108:	46bd      	mov	sp, r7
 800810a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800810e:	4770      	bx	lr

08008110 <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 8008110:	b580      	push	{r7, lr}
 8008112:	b086      	sub	sp, #24
 8008114:	af00      	add	r7, sp, #0
 8008116:	60f8      	str	r0, [r7, #12]
 8008118:	60b9      	str	r1, [r7, #8]
 800811a:	4613      	mov	r3, r2
 800811c:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 800811e:	2301      	movs	r3, #1
 8008120:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 8008122:	68fb      	ldr	r3, [r7, #12]
 8008124:	789b      	ldrb	r3, [r3, #2]
 8008126:	2b01      	cmp	r3, #1
 8008128:	d002      	beq.n	8008130 <USBH_CtlReq+0x20>
 800812a:	2b02      	cmp	r3, #2
 800812c:	d00f      	beq.n	800814e <USBH_CtlReq+0x3e>
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;

    default:
      break;
 800812e:	e027      	b.n	8008180 <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 8008130:	68fb      	ldr	r3, [r7, #12]
 8008132:	68ba      	ldr	r2, [r7, #8]
 8008134:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 8008136:	68fb      	ldr	r3, [r7, #12]
 8008138:	88fa      	ldrh	r2, [r7, #6]
 800813a:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 800813c:	68fb      	ldr	r3, [r7, #12]
 800813e:	2201      	movs	r2, #1
 8008140:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 8008142:	68fb      	ldr	r3, [r7, #12]
 8008144:	2202      	movs	r2, #2
 8008146:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 8008148:	2301      	movs	r3, #1
 800814a:	75fb      	strb	r3, [r7, #23]
      break;
 800814c:	e018      	b.n	8008180 <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 800814e:	68f8      	ldr	r0, [r7, #12]
 8008150:	f000 f81c 	bl	800818c <USBH_HandleControl>
 8008154:	4603      	mov	r3, r0
 8008156:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 8008158:	7dfb      	ldrb	r3, [r7, #23]
 800815a:	2b00      	cmp	r3, #0
 800815c:	d002      	beq.n	8008164 <USBH_CtlReq+0x54>
 800815e:	7dfb      	ldrb	r3, [r7, #23]
 8008160:	2b03      	cmp	r3, #3
 8008162:	d106      	bne.n	8008172 <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 8008164:	68fb      	ldr	r3, [r7, #12]
 8008166:	2201      	movs	r2, #1
 8008168:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 800816a:	68fb      	ldr	r3, [r7, #12]
 800816c:	2200      	movs	r2, #0
 800816e:	761a      	strb	r2, [r3, #24]
      break;
 8008170:	e005      	b.n	800817e <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 8008172:	7dfb      	ldrb	r3, [r7, #23]
 8008174:	2b02      	cmp	r3, #2
 8008176:	d102      	bne.n	800817e <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 8008178:	68fb      	ldr	r3, [r7, #12]
 800817a:	2201      	movs	r2, #1
 800817c:	709a      	strb	r2, [r3, #2]
      break;
 800817e:	bf00      	nop
  }
  return status;
 8008180:	7dfb      	ldrb	r3, [r7, #23]
}
 8008182:	4618      	mov	r0, r3
 8008184:	3718      	adds	r7, #24
 8008186:	46bd      	mov	sp, r7
 8008188:	bd80      	pop	{r7, pc}
	...

0800818c <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 800818c:	b580      	push	{r7, lr}
 800818e:	b086      	sub	sp, #24
 8008190:	af02      	add	r7, sp, #8
 8008192:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 8008194:	2301      	movs	r3, #1
 8008196:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8008198:	2300      	movs	r3, #0
 800819a:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	7e1b      	ldrb	r3, [r3, #24]
 80081a0:	3b01      	subs	r3, #1
 80081a2:	2b0a      	cmp	r3, #10
 80081a4:	f200 8157 	bhi.w	8008456 <USBH_HandleControl+0x2ca>
 80081a8:	a201      	add	r2, pc, #4	@ (adr r2, 80081b0 <USBH_HandleControl+0x24>)
 80081aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80081ae:	bf00      	nop
 80081b0:	080081dd 	.word	0x080081dd
 80081b4:	080081f7 	.word	0x080081f7
 80081b8:	08008261 	.word	0x08008261
 80081bc:	08008287 	.word	0x08008287
 80081c0:	080082c1 	.word	0x080082c1
 80081c4:	080082eb 	.word	0x080082eb
 80081c8:	0800833d 	.word	0x0800833d
 80081cc:	0800835f 	.word	0x0800835f
 80081d0:	0800839b 	.word	0x0800839b
 80081d4:	080083c1 	.word	0x080083c1
 80081d8:	080083ff 	.word	0x080083ff
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	f103 0110 	add.w	r1, r3, #16
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	795b      	ldrb	r3, [r3, #5]
 80081e6:	461a      	mov	r2, r3
 80081e8:	6878      	ldr	r0, [r7, #4]
 80081ea:	f000 f945 	bl	8008478 <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	2202      	movs	r2, #2
 80081f2:	761a      	strb	r2, [r3, #24]
      break;
 80081f4:	e13a      	b.n	800846c <USBH_HandleControl+0x2e0>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	795b      	ldrb	r3, [r3, #5]
 80081fa:	4619      	mov	r1, r3
 80081fc:	6878      	ldr	r0, [r7, #4]
 80081fe:	f000 fcb5 	bl	8008b6c <USBH_LL_GetURBState>
 8008202:	4603      	mov	r3, r0
 8008204:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 8008206:	7bbb      	ldrb	r3, [r7, #14]
 8008208:	2b01      	cmp	r3, #1
 800820a:	d11e      	bne.n	800824a <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	7c1b      	ldrb	r3, [r3, #16]
 8008210:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8008214:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	8adb      	ldrh	r3, [r3, #22]
 800821a:	2b00      	cmp	r3, #0
 800821c:	d00a      	beq.n	8008234 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 800821e:	7b7b      	ldrb	r3, [r7, #13]
 8008220:	2b80      	cmp	r3, #128	@ 0x80
 8008222:	d103      	bne.n	800822c <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	2203      	movs	r2, #3
 8008228:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800822a:	e116      	b.n	800845a <USBH_HandleControl+0x2ce>
            phost->Control.state = CTRL_DATA_OUT;
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	2205      	movs	r2, #5
 8008230:	761a      	strb	r2, [r3, #24]
      break;
 8008232:	e112      	b.n	800845a <USBH_HandleControl+0x2ce>
          if (direction == USB_D2H)
 8008234:	7b7b      	ldrb	r3, [r7, #13]
 8008236:	2b80      	cmp	r3, #128	@ 0x80
 8008238:	d103      	bne.n	8008242 <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	2209      	movs	r2, #9
 800823e:	761a      	strb	r2, [r3, #24]
      break;
 8008240:	e10b      	b.n	800845a <USBH_HandleControl+0x2ce>
            phost->Control.state = CTRL_STATUS_IN;
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	2207      	movs	r2, #7
 8008246:	761a      	strb	r2, [r3, #24]
      break;
 8008248:	e107      	b.n	800845a <USBH_HandleControl+0x2ce>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 800824a:	7bbb      	ldrb	r3, [r7, #14]
 800824c:	2b04      	cmp	r3, #4
 800824e:	d003      	beq.n	8008258 <USBH_HandleControl+0xcc>
 8008250:	7bbb      	ldrb	r3, [r7, #14]
 8008252:	2b02      	cmp	r3, #2
 8008254:	f040 8101 	bne.w	800845a <USBH_HandleControl+0x2ce>
          phost->Control.state = CTRL_ERROR;
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	220b      	movs	r2, #11
 800825c:	761a      	strb	r2, [r3, #24]
      break;
 800825e:	e0fc      	b.n	800845a <USBH_HandleControl+0x2ce>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8008266:	b29a      	uxth	r2, r3
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	81da      	strh	r2, [r3, #14]

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	6899      	ldr	r1, [r3, #8]
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	899a      	ldrh	r2, [r3, #12]
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	791b      	ldrb	r3, [r3, #4]
 8008278:	6878      	ldr	r0, [r7, #4]
 800827a:	f000 f93c 	bl	80084f6 <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	2204      	movs	r2, #4
 8008282:	761a      	strb	r2, [r3, #24]
      break;
 8008284:	e0f2      	b.n	800846c <USBH_HandleControl+0x2e0>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	791b      	ldrb	r3, [r3, #4]
 800828a:	4619      	mov	r1, r3
 800828c:	6878      	ldr	r0, [r7, #4]
 800828e:	f000 fc6d 	bl	8008b6c <USBH_LL_GetURBState>
 8008292:	4603      	mov	r3, r0
 8008294:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 8008296:	7bbb      	ldrb	r3, [r7, #14]
 8008298:	2b01      	cmp	r3, #1
 800829a:	d103      	bne.n	80082a4 <USBH_HandleControl+0x118>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	2209      	movs	r2, #9
 80082a0:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 80082a2:	e0dc      	b.n	800845e <USBH_HandleControl+0x2d2>
      else if (URB_Status == USBH_URB_STALL)
 80082a4:	7bbb      	ldrb	r3, [r7, #14]
 80082a6:	2b05      	cmp	r3, #5
 80082a8:	d102      	bne.n	80082b0 <USBH_HandleControl+0x124>
        status = USBH_NOT_SUPPORTED;
 80082aa:	2303      	movs	r3, #3
 80082ac:	73fb      	strb	r3, [r7, #15]
      break;
 80082ae:	e0d6      	b.n	800845e <USBH_HandleControl+0x2d2>
        if (URB_Status == USBH_URB_ERROR)
 80082b0:	7bbb      	ldrb	r3, [r7, #14]
 80082b2:	2b04      	cmp	r3, #4
 80082b4:	f040 80d3 	bne.w	800845e <USBH_HandleControl+0x2d2>
          phost->Control.state = CTRL_ERROR;
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	220b      	movs	r2, #11
 80082bc:	761a      	strb	r2, [r3, #24]
      break;
 80082be:	e0ce      	b.n	800845e <USBH_HandleControl+0x2d2>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	6899      	ldr	r1, [r3, #8]
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	899a      	ldrh	r2, [r3, #12]
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	795b      	ldrb	r3, [r3, #5]
 80082cc:	2001      	movs	r0, #1
 80082ce:	9000      	str	r0, [sp, #0]
 80082d0:	6878      	ldr	r0, [r7, #4]
 80082d2:	f000 f8eb 	bl	80084ac <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 80082dc:	b29a      	uxth	r2, r3
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	2206      	movs	r2, #6
 80082e6:	761a      	strb	r2, [r3, #24]
      break;
 80082e8:	e0c0      	b.n	800846c <USBH_HandleControl+0x2e0>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	795b      	ldrb	r3, [r3, #5]
 80082ee:	4619      	mov	r1, r3
 80082f0:	6878      	ldr	r0, [r7, #4]
 80082f2:	f000 fc3b 	bl	8008b6c <USBH_LL_GetURBState>
 80082f6:	4603      	mov	r3, r0
 80082f8:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 80082fa:	7bbb      	ldrb	r3, [r7, #14]
 80082fc:	2b01      	cmp	r3, #1
 80082fe:	d103      	bne.n	8008308 <USBH_HandleControl+0x17c>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	2207      	movs	r2, #7
 8008304:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 8008306:	e0ac      	b.n	8008462 <USBH_HandleControl+0x2d6>
      else if (URB_Status == USBH_URB_STALL)
 8008308:	7bbb      	ldrb	r3, [r7, #14]
 800830a:	2b05      	cmp	r3, #5
 800830c:	d105      	bne.n	800831a <USBH_HandleControl+0x18e>
        phost->Control.state = CTRL_STALLED;
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	220c      	movs	r2, #12
 8008312:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 8008314:	2303      	movs	r3, #3
 8008316:	73fb      	strb	r3, [r7, #15]
      break;
 8008318:	e0a3      	b.n	8008462 <USBH_HandleControl+0x2d6>
      else if (URB_Status == USBH_URB_NOTREADY)
 800831a:	7bbb      	ldrb	r3, [r7, #14]
 800831c:	2b02      	cmp	r3, #2
 800831e:	d103      	bne.n	8008328 <USBH_HandleControl+0x19c>
        phost->Control.state = CTRL_DATA_OUT;
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	2205      	movs	r2, #5
 8008324:	761a      	strb	r2, [r3, #24]
      break;
 8008326:	e09c      	b.n	8008462 <USBH_HandleControl+0x2d6>
        if (URB_Status == USBH_URB_ERROR)
 8008328:	7bbb      	ldrb	r3, [r7, #14]
 800832a:	2b04      	cmp	r3, #4
 800832c:	f040 8099 	bne.w	8008462 <USBH_HandleControl+0x2d6>
          phost->Control.state = CTRL_ERROR;
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	220b      	movs	r2, #11
 8008334:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 8008336:	2302      	movs	r3, #2
 8008338:	73fb      	strb	r3, [r7, #15]
      break;
 800833a:	e092      	b.n	8008462 <USBH_HandleControl+0x2d6>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	791b      	ldrb	r3, [r3, #4]
 8008340:	2200      	movs	r2, #0
 8008342:	2100      	movs	r1, #0
 8008344:	6878      	ldr	r0, [r7, #4]
 8008346:	f000 f8d6 	bl	80084f6 <USBH_CtlReceiveData>

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif  /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      phost->Control.timer = (uint16_t)phost->Timer;
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8008350:	b29a      	uxth	r2, r3
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	2208      	movs	r2, #8
 800835a:	761a      	strb	r2, [r3, #24]

      break;
 800835c:	e086      	b.n	800846c <USBH_HandleControl+0x2e0>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	791b      	ldrb	r3, [r3, #4]
 8008362:	4619      	mov	r1, r3
 8008364:	6878      	ldr	r0, [r7, #4]
 8008366:	f000 fc01 	bl	8008b6c <USBH_LL_GetURBState>
 800836a:	4603      	mov	r3, r0
 800836c:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800836e:	7bbb      	ldrb	r3, [r7, #14]
 8008370:	2b01      	cmp	r3, #1
 8008372:	d105      	bne.n	8008380 <USBH_HandleControl+0x1f4>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	220d      	movs	r2, #13
 8008378:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 800837a:	2300      	movs	r3, #0
 800837c:	73fb      	strb	r3, [r7, #15]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800837e:	e072      	b.n	8008466 <USBH_HandleControl+0x2da>
      else if (URB_Status == USBH_URB_ERROR)
 8008380:	7bbb      	ldrb	r3, [r7, #14]
 8008382:	2b04      	cmp	r3, #4
 8008384:	d103      	bne.n	800838e <USBH_HandleControl+0x202>
        phost->Control.state = CTRL_ERROR;
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	220b      	movs	r2, #11
 800838a:	761a      	strb	r2, [r3, #24]
      break;
 800838c:	e06b      	b.n	8008466 <USBH_HandleControl+0x2da>
        if (URB_Status == USBH_URB_STALL)
 800838e:	7bbb      	ldrb	r3, [r7, #14]
 8008390:	2b05      	cmp	r3, #5
 8008392:	d168      	bne.n	8008466 <USBH_HandleControl+0x2da>
          status = USBH_NOT_SUPPORTED;
 8008394:	2303      	movs	r3, #3
 8008396:	73fb      	strb	r3, [r7, #15]
      break;
 8008398:	e065      	b.n	8008466 <USBH_HandleControl+0x2da>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	795b      	ldrb	r3, [r3, #5]
 800839e:	2201      	movs	r2, #1
 80083a0:	9200      	str	r2, [sp, #0]
 80083a2:	2200      	movs	r2, #0
 80083a4:	2100      	movs	r1, #0
 80083a6:	6878      	ldr	r0, [r7, #4]
 80083a8:	f000 f880 	bl	80084ac <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 80083b2:	b29a      	uxth	r2, r3
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	220a      	movs	r2, #10
 80083bc:	761a      	strb	r2, [r3, #24]
      break;
 80083be:	e055      	b.n	800846c <USBH_HandleControl+0x2e0>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	795b      	ldrb	r3, [r3, #5]
 80083c4:	4619      	mov	r1, r3
 80083c6:	6878      	ldr	r0, [r7, #4]
 80083c8:	f000 fbd0 	bl	8008b6c <USBH_LL_GetURBState>
 80083cc:	4603      	mov	r3, r0
 80083ce:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 80083d0:	7bbb      	ldrb	r3, [r7, #14]
 80083d2:	2b01      	cmp	r3, #1
 80083d4:	d105      	bne.n	80083e2 <USBH_HandleControl+0x256>
      {
        status = USBH_OK;
 80083d6:	2300      	movs	r3, #0
 80083d8:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	220d      	movs	r2, #13
 80083de:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 80083e0:	e043      	b.n	800846a <USBH_HandleControl+0x2de>
      else if (URB_Status == USBH_URB_NOTREADY)
 80083e2:	7bbb      	ldrb	r3, [r7, #14]
 80083e4:	2b02      	cmp	r3, #2
 80083e6:	d103      	bne.n	80083f0 <USBH_HandleControl+0x264>
        phost->Control.state = CTRL_STATUS_OUT;
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	2209      	movs	r2, #9
 80083ec:	761a      	strb	r2, [r3, #24]
      break;
 80083ee:	e03c      	b.n	800846a <USBH_HandleControl+0x2de>
        if (URB_Status == USBH_URB_ERROR)
 80083f0:	7bbb      	ldrb	r3, [r7, #14]
 80083f2:	2b04      	cmp	r3, #4
 80083f4:	d139      	bne.n	800846a <USBH_HandleControl+0x2de>
          phost->Control.state = CTRL_ERROR;
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	220b      	movs	r2, #11
 80083fa:	761a      	strb	r2, [r3, #24]
      break;
 80083fc:	e035      	b.n	800846a <USBH_HandleControl+0x2de>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	7e5b      	ldrb	r3, [r3, #25]
 8008402:	3301      	adds	r3, #1
 8008404:	b2da      	uxtb	r2, r3
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	765a      	strb	r2, [r3, #25]
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	7e5b      	ldrb	r3, [r3, #25]
 800840e:	2b02      	cmp	r3, #2
 8008410:	d806      	bhi.n	8008420 <USBH_HandleControl+0x294>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	2201      	movs	r2, #1
 8008416:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	2201      	movs	r2, #1
 800841c:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 800841e:	e025      	b.n	800846c <USBH_HandleControl+0x2e0>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8008426:	2106      	movs	r1, #6
 8008428:	6878      	ldr	r0, [r7, #4]
 800842a:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	2200      	movs	r2, #0
 8008430:	765a      	strb	r2, [r3, #25]
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	795b      	ldrb	r3, [r3, #5]
 8008436:	4619      	mov	r1, r3
 8008438:	6878      	ldr	r0, [r7, #4]
 800843a:	f000 f90d 	bl	8008658 <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	791b      	ldrb	r3, [r3, #4]
 8008442:	4619      	mov	r1, r3
 8008444:	6878      	ldr	r0, [r7, #4]
 8008446:	f000 f907 	bl	8008658 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	2200      	movs	r2, #0
 800844e:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 8008450:	2302      	movs	r3, #2
 8008452:	73fb      	strb	r3, [r7, #15]
      break;
 8008454:	e00a      	b.n	800846c <USBH_HandleControl+0x2e0>

    default:
      break;
 8008456:	bf00      	nop
 8008458:	e008      	b.n	800846c <USBH_HandleControl+0x2e0>
      break;
 800845a:	bf00      	nop
 800845c:	e006      	b.n	800846c <USBH_HandleControl+0x2e0>
      break;
 800845e:	bf00      	nop
 8008460:	e004      	b.n	800846c <USBH_HandleControl+0x2e0>
      break;
 8008462:	bf00      	nop
 8008464:	e002      	b.n	800846c <USBH_HandleControl+0x2e0>
      break;
 8008466:	bf00      	nop
 8008468:	e000      	b.n	800846c <USBH_HandleControl+0x2e0>
      break;
 800846a:	bf00      	nop
  }

  return status;
 800846c:	7bfb      	ldrb	r3, [r7, #15]
}
 800846e:	4618      	mov	r0, r3
 8008470:	3710      	adds	r7, #16
 8008472:	46bd      	mov	sp, r7
 8008474:	bd80      	pop	{r7, pc}
 8008476:	bf00      	nop

08008478 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 8008478:	b580      	push	{r7, lr}
 800847a:	b088      	sub	sp, #32
 800847c:	af04      	add	r7, sp, #16
 800847e:	60f8      	str	r0, [r7, #12]
 8008480:	60b9      	str	r1, [r7, #8]
 8008482:	4613      	mov	r3, r2
 8008484:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8008486:	79f9      	ldrb	r1, [r7, #7]
 8008488:	2300      	movs	r3, #0
 800848a:	9303      	str	r3, [sp, #12]
 800848c:	2308      	movs	r3, #8
 800848e:	9302      	str	r3, [sp, #8]
 8008490:	68bb      	ldr	r3, [r7, #8]
 8008492:	9301      	str	r3, [sp, #4]
 8008494:	2300      	movs	r3, #0
 8008496:	9300      	str	r3, [sp, #0]
 8008498:	2300      	movs	r3, #0
 800849a:	2200      	movs	r2, #0
 800849c:	68f8      	ldr	r0, [r7, #12]
 800849e:	f000 fb34 	bl	8008b0a <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 80084a2:	2300      	movs	r3, #0
}
 80084a4:	4618      	mov	r0, r3
 80084a6:	3710      	adds	r7, #16
 80084a8:	46bd      	mov	sp, r7
 80084aa:	bd80      	pop	{r7, pc}

080084ac <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 80084ac:	b580      	push	{r7, lr}
 80084ae:	b088      	sub	sp, #32
 80084b0:	af04      	add	r7, sp, #16
 80084b2:	60f8      	str	r0, [r7, #12]
 80084b4:	60b9      	str	r1, [r7, #8]
 80084b6:	4611      	mov	r1, r2
 80084b8:	461a      	mov	r2, r3
 80084ba:	460b      	mov	r3, r1
 80084bc:	80fb      	strh	r3, [r7, #6]
 80084be:	4613      	mov	r3, r2
 80084c0:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 80084c2:	68fb      	ldr	r3, [r7, #12]
 80084c4:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80084c8:	2b00      	cmp	r3, #0
 80084ca:	d001      	beq.n	80084d0 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 80084cc:	2300      	movs	r3, #0
 80084ce:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 80084d0:	7979      	ldrb	r1, [r7, #5]
 80084d2:	7e3b      	ldrb	r3, [r7, #24]
 80084d4:	9303      	str	r3, [sp, #12]
 80084d6:	88fb      	ldrh	r3, [r7, #6]
 80084d8:	9302      	str	r3, [sp, #8]
 80084da:	68bb      	ldr	r3, [r7, #8]
 80084dc:	9301      	str	r3, [sp, #4]
 80084de:	2301      	movs	r3, #1
 80084e0:	9300      	str	r3, [sp, #0]
 80084e2:	2300      	movs	r3, #0
 80084e4:	2200      	movs	r2, #0
 80084e6:	68f8      	ldr	r0, [r7, #12]
 80084e8:	f000 fb0f 	bl	8008b0a <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 80084ec:	2300      	movs	r3, #0
}
 80084ee:	4618      	mov	r0, r3
 80084f0:	3710      	adds	r7, #16
 80084f2:	46bd      	mov	sp, r7
 80084f4:	bd80      	pop	{r7, pc}

080084f6 <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 80084f6:	b580      	push	{r7, lr}
 80084f8:	b088      	sub	sp, #32
 80084fa:	af04      	add	r7, sp, #16
 80084fc:	60f8      	str	r0, [r7, #12]
 80084fe:	60b9      	str	r1, [r7, #8]
 8008500:	4611      	mov	r1, r2
 8008502:	461a      	mov	r2, r3
 8008504:	460b      	mov	r3, r1
 8008506:	80fb      	strh	r3, [r7, #6]
 8008508:	4613      	mov	r3, r2
 800850a:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800850c:	7979      	ldrb	r1, [r7, #5]
 800850e:	2300      	movs	r3, #0
 8008510:	9303      	str	r3, [sp, #12]
 8008512:	88fb      	ldrh	r3, [r7, #6]
 8008514:	9302      	str	r3, [sp, #8]
 8008516:	68bb      	ldr	r3, [r7, #8]
 8008518:	9301      	str	r3, [sp, #4]
 800851a:	2301      	movs	r3, #1
 800851c:	9300      	str	r3, [sp, #0]
 800851e:	2300      	movs	r3, #0
 8008520:	2201      	movs	r2, #1
 8008522:	68f8      	ldr	r0, [r7, #12]
 8008524:	f000 faf1 	bl	8008b0a <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 8008528:	2300      	movs	r3, #0

}
 800852a:	4618      	mov	r0, r3
 800852c:	3710      	adds	r7, #16
 800852e:	46bd      	mov	sp, r7
 8008530:	bd80      	pop	{r7, pc}

08008532 <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 8008532:	b580      	push	{r7, lr}
 8008534:	b088      	sub	sp, #32
 8008536:	af04      	add	r7, sp, #16
 8008538:	60f8      	str	r0, [r7, #12]
 800853a:	60b9      	str	r1, [r7, #8]
 800853c:	4611      	mov	r1, r2
 800853e:	461a      	mov	r2, r3
 8008540:	460b      	mov	r3, r1
 8008542:	80fb      	strh	r3, [r7, #6]
 8008544:	4613      	mov	r3, r2
 8008546:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 8008548:	68fb      	ldr	r3, [r7, #12]
 800854a:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800854e:	2b00      	cmp	r3, #0
 8008550:	d001      	beq.n	8008556 <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 8008552:	2300      	movs	r3, #0
 8008554:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8008556:	7979      	ldrb	r1, [r7, #5]
 8008558:	7e3b      	ldrb	r3, [r7, #24]
 800855a:	9303      	str	r3, [sp, #12]
 800855c:	88fb      	ldrh	r3, [r7, #6]
 800855e:	9302      	str	r3, [sp, #8]
 8008560:	68bb      	ldr	r3, [r7, #8]
 8008562:	9301      	str	r3, [sp, #4]
 8008564:	2301      	movs	r3, #1
 8008566:	9300      	str	r3, [sp, #0]
 8008568:	2302      	movs	r3, #2
 800856a:	2200      	movs	r2, #0
 800856c:	68f8      	ldr	r0, [r7, #12]
 800856e:	f000 facc 	bl	8008b0a <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 8008572:	2300      	movs	r3, #0
}
 8008574:	4618      	mov	r0, r3
 8008576:	3710      	adds	r7, #16
 8008578:	46bd      	mov	sp, r7
 800857a:	bd80      	pop	{r7, pc}

0800857c <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 800857c:	b580      	push	{r7, lr}
 800857e:	b088      	sub	sp, #32
 8008580:	af04      	add	r7, sp, #16
 8008582:	60f8      	str	r0, [r7, #12]
 8008584:	60b9      	str	r1, [r7, #8]
 8008586:	4611      	mov	r1, r2
 8008588:	461a      	mov	r2, r3
 800858a:	460b      	mov	r3, r1
 800858c:	80fb      	strh	r3, [r7, #6]
 800858e:	4613      	mov	r3, r2
 8008590:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8008592:	7979      	ldrb	r1, [r7, #5]
 8008594:	2300      	movs	r3, #0
 8008596:	9303      	str	r3, [sp, #12]
 8008598:	88fb      	ldrh	r3, [r7, #6]
 800859a:	9302      	str	r3, [sp, #8]
 800859c:	68bb      	ldr	r3, [r7, #8]
 800859e:	9301      	str	r3, [sp, #4]
 80085a0:	2301      	movs	r3, #1
 80085a2:	9300      	str	r3, [sp, #0]
 80085a4:	2302      	movs	r3, #2
 80085a6:	2201      	movs	r2, #1
 80085a8:	68f8      	ldr	r0, [r7, #12]
 80085aa:	f000 faae 	bl	8008b0a <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 80085ae:	2300      	movs	r3, #0
}
 80085b0:	4618      	mov	r0, r3
 80085b2:	3710      	adds	r7, #16
 80085b4:	46bd      	mov	sp, r7
 80085b6:	bd80      	pop	{r7, pc}

080085b8 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 80085b8:	b580      	push	{r7, lr}
 80085ba:	b086      	sub	sp, #24
 80085bc:	af04      	add	r7, sp, #16
 80085be:	6078      	str	r0, [r7, #4]
 80085c0:	4608      	mov	r0, r1
 80085c2:	4611      	mov	r1, r2
 80085c4:	461a      	mov	r2, r3
 80085c6:	4603      	mov	r3, r0
 80085c8:	70fb      	strb	r3, [r7, #3]
 80085ca:	460b      	mov	r3, r1
 80085cc:	70bb      	strb	r3, [r7, #2]
 80085ce:	4613      	mov	r3, r2
 80085d0:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 80085d2:	7878      	ldrb	r0, [r7, #1]
 80085d4:	78ba      	ldrb	r2, [r7, #2]
 80085d6:	78f9      	ldrb	r1, [r7, #3]
 80085d8:	8b3b      	ldrh	r3, [r7, #24]
 80085da:	9302      	str	r3, [sp, #8]
 80085dc:	7d3b      	ldrb	r3, [r7, #20]
 80085de:	9301      	str	r3, [sp, #4]
 80085e0:	7c3b      	ldrb	r3, [r7, #16]
 80085e2:	9300      	str	r3, [sp, #0]
 80085e4:	4603      	mov	r3, r0
 80085e6:	6878      	ldr	r0, [r7, #4]
 80085e8:	f000 fa53 	bl	8008a92 <USBH_LL_OpenPipe>

  return USBH_OK;
 80085ec:	2300      	movs	r3, #0
}
 80085ee:	4618      	mov	r0, r3
 80085f0:	3708      	adds	r7, #8
 80085f2:	46bd      	mov	sp, r7
 80085f4:	bd80      	pop	{r7, pc}

080085f6 <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 80085f6:	b580      	push	{r7, lr}
 80085f8:	b082      	sub	sp, #8
 80085fa:	af00      	add	r7, sp, #0
 80085fc:	6078      	str	r0, [r7, #4]
 80085fe:	460b      	mov	r3, r1
 8008600:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 8008602:	78fb      	ldrb	r3, [r7, #3]
 8008604:	4619      	mov	r1, r3
 8008606:	6878      	ldr	r0, [r7, #4]
 8008608:	f000 fa72 	bl	8008af0 <USBH_LL_ClosePipe>

  return USBH_OK;
 800860c:	2300      	movs	r3, #0
}
 800860e:	4618      	mov	r0, r3
 8008610:	3708      	adds	r7, #8
 8008612:	46bd      	mov	sp, r7
 8008614:	bd80      	pop	{r7, pc}

08008616 <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 8008616:	b580      	push	{r7, lr}
 8008618:	b084      	sub	sp, #16
 800861a:	af00      	add	r7, sp, #0
 800861c:	6078      	str	r0, [r7, #4]
 800861e:	460b      	mov	r3, r1
 8008620:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 8008622:	6878      	ldr	r0, [r7, #4]
 8008624:	f000 f836 	bl	8008694 <USBH_GetFreePipe>
 8008628:	4603      	mov	r3, r0
 800862a:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 800862c:	89fb      	ldrh	r3, [r7, #14]
 800862e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8008632:	4293      	cmp	r3, r2
 8008634:	d00a      	beq.n	800864c <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 8008636:	78fa      	ldrb	r2, [r7, #3]
 8008638:	89fb      	ldrh	r3, [r7, #14]
 800863a:	f003 030f 	and.w	r3, r3, #15
 800863e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8008642:	6879      	ldr	r1, [r7, #4]
 8008644:	33e0      	adds	r3, #224	@ 0xe0
 8008646:	009b      	lsls	r3, r3, #2
 8008648:	440b      	add	r3, r1
 800864a:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 800864c:	89fb      	ldrh	r3, [r7, #14]
 800864e:	b2db      	uxtb	r3, r3
}
 8008650:	4618      	mov	r0, r3
 8008652:	3710      	adds	r7, #16
 8008654:	46bd      	mov	sp, r7
 8008656:	bd80      	pop	{r7, pc}

08008658 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 8008658:	b480      	push	{r7}
 800865a:	b083      	sub	sp, #12
 800865c:	af00      	add	r7, sp, #0
 800865e:	6078      	str	r0, [r7, #4]
 8008660:	460b      	mov	r3, r1
 8008662:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 8008664:	78fb      	ldrb	r3, [r7, #3]
 8008666:	2b0f      	cmp	r3, #15
 8008668:	d80d      	bhi.n	8008686 <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 800866a:	78fb      	ldrb	r3, [r7, #3]
 800866c:	687a      	ldr	r2, [r7, #4]
 800866e:	33e0      	adds	r3, #224	@ 0xe0
 8008670:	009b      	lsls	r3, r3, #2
 8008672:	4413      	add	r3, r2
 8008674:	685a      	ldr	r2, [r3, #4]
 8008676:	78fb      	ldrb	r3, [r7, #3]
 8008678:	f3c2 020e 	ubfx	r2, r2, #0, #15
 800867c:	6879      	ldr	r1, [r7, #4]
 800867e:	33e0      	adds	r3, #224	@ 0xe0
 8008680:	009b      	lsls	r3, r3, #2
 8008682:	440b      	add	r3, r1
 8008684:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 8008686:	2300      	movs	r3, #0
}
 8008688:	4618      	mov	r0, r3
 800868a:	370c      	adds	r7, #12
 800868c:	46bd      	mov	sp, r7
 800868e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008692:	4770      	bx	lr

08008694 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 8008694:	b480      	push	{r7}
 8008696:	b085      	sub	sp, #20
 8008698:	af00      	add	r7, sp, #0
 800869a:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 800869c:	2300      	movs	r3, #0
 800869e:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 80086a0:	2300      	movs	r3, #0
 80086a2:	73fb      	strb	r3, [r7, #15]
 80086a4:	e00f      	b.n	80086c6 <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 80086a6:	7bfb      	ldrb	r3, [r7, #15]
 80086a8:	687a      	ldr	r2, [r7, #4]
 80086aa:	33e0      	adds	r3, #224	@ 0xe0
 80086ac:	009b      	lsls	r3, r3, #2
 80086ae:	4413      	add	r3, r2
 80086b0:	685b      	ldr	r3, [r3, #4]
 80086b2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80086b6:	2b00      	cmp	r3, #0
 80086b8:	d102      	bne.n	80086c0 <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 80086ba:	7bfb      	ldrb	r3, [r7, #15]
 80086bc:	b29b      	uxth	r3, r3
 80086be:	e007      	b.n	80086d0 <USBH_GetFreePipe+0x3c>
  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 80086c0:	7bfb      	ldrb	r3, [r7, #15]
 80086c2:	3301      	adds	r3, #1
 80086c4:	73fb      	strb	r3, [r7, #15]
 80086c6:	7bfb      	ldrb	r3, [r7, #15]
 80086c8:	2b0f      	cmp	r3, #15
 80086ca:	d9ec      	bls.n	80086a6 <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 80086cc:	f64f 73ff 	movw	r3, #65535	@ 0xffff
}
 80086d0:	4618      	mov	r0, r3
 80086d2:	3714      	adds	r7, #20
 80086d4:	46bd      	mov	sp, r7
 80086d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086da:	4770      	bx	lr

080086dc <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 80086dc:	b580      	push	{r7, lr}
 80086de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 80086e0:	2201      	movs	r2, #1
 80086e2:	490e      	ldr	r1, [pc, #56]	@ (800871c <MX_USB_HOST_Init+0x40>)
 80086e4:	480e      	ldr	r0, [pc, #56]	@ (8008720 <MX_USB_HOST_Init+0x44>)
 80086e6:	f7fe fb0f 	bl	8006d08 <USBH_Init>
 80086ea:	4603      	mov	r3, r0
 80086ec:	2b00      	cmp	r3, #0
 80086ee:	d001      	beq.n	80086f4 <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 80086f0:	f7f8 fc88 	bl	8001004 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 80086f4:	490b      	ldr	r1, [pc, #44]	@ (8008724 <MX_USB_HOST_Init+0x48>)
 80086f6:	480a      	ldr	r0, [pc, #40]	@ (8008720 <MX_USB_HOST_Init+0x44>)
 80086f8:	f7fe fbb1 	bl	8006e5e <USBH_RegisterClass>
 80086fc:	4603      	mov	r3, r0
 80086fe:	2b00      	cmp	r3, #0
 8008700:	d001      	beq.n	8008706 <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 8008702:	f7f8 fc7f 	bl	8001004 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 8008706:	4806      	ldr	r0, [pc, #24]	@ (8008720 <MX_USB_HOST_Init+0x44>)
 8008708:	f7fe fc35 	bl	8006f76 <USBH_Start>
 800870c:	4603      	mov	r3, r0
 800870e:	2b00      	cmp	r3, #0
 8008710:	d001      	beq.n	8008716 <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 8008712:	f7f8 fc77 	bl	8001004 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 8008716:	bf00      	nop
 8008718:	bd80      	pop	{r7, pc}
 800871a:	bf00      	nop
 800871c:	0800873d 	.word	0x0800873d
 8008720:	2000014c 	.word	0x2000014c
 8008724:	2000000c 	.word	0x2000000c

08008728 <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 8008728:	b580      	push	{r7, lr}
 800872a:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 800872c:	4802      	ldr	r0, [pc, #8]	@ (8008738 <MX_USB_HOST_Process+0x10>)
 800872e:	f7fe fc33 	bl	8006f98 <USBH_Process>
}
 8008732:	bf00      	nop
 8008734:	bd80      	pop	{r7, pc}
 8008736:	bf00      	nop
 8008738:	2000014c 	.word	0x2000014c

0800873c <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 800873c:	b480      	push	{r7}
 800873e:	b083      	sub	sp, #12
 8008740:	af00      	add	r7, sp, #0
 8008742:	6078      	str	r0, [r7, #4]
 8008744:	460b      	mov	r3, r1
 8008746:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 8008748:	78fb      	ldrb	r3, [r7, #3]
 800874a:	3b01      	subs	r3, #1
 800874c:	2b04      	cmp	r3, #4
 800874e:	d819      	bhi.n	8008784 <USBH_UserProcess+0x48>
 8008750:	a201      	add	r2, pc, #4	@ (adr r2, 8008758 <USBH_UserProcess+0x1c>)
 8008752:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008756:	bf00      	nop
 8008758:	08008785 	.word	0x08008785
 800875c:	08008775 	.word	0x08008775
 8008760:	08008785 	.word	0x08008785
 8008764:	0800877d 	.word	0x0800877d
 8008768:	0800876d 	.word	0x0800876d
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 800876c:	4b09      	ldr	r3, [pc, #36]	@ (8008794 <USBH_UserProcess+0x58>)
 800876e:	2203      	movs	r2, #3
 8008770:	701a      	strb	r2, [r3, #0]
  break;
 8008772:	e008      	b.n	8008786 <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 8008774:	4b07      	ldr	r3, [pc, #28]	@ (8008794 <USBH_UserProcess+0x58>)
 8008776:	2202      	movs	r2, #2
 8008778:	701a      	strb	r2, [r3, #0]
  break;
 800877a:	e004      	b.n	8008786 <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 800877c:	4b05      	ldr	r3, [pc, #20]	@ (8008794 <USBH_UserProcess+0x58>)
 800877e:	2201      	movs	r2, #1
 8008780:	701a      	strb	r2, [r3, #0]
  break;
 8008782:	e000      	b.n	8008786 <USBH_UserProcess+0x4a>

  default:
  break;
 8008784:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 8008786:	bf00      	nop
 8008788:	370c      	adds	r7, #12
 800878a:	46bd      	mov	sp, r7
 800878c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008790:	4770      	bx	lr
 8008792:	bf00      	nop
 8008794:	20000524 	.word	0x20000524

08008798 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 8008798:	b580      	push	{r7, lr}
 800879a:	b08a      	sub	sp, #40	@ 0x28
 800879c:	af00      	add	r7, sp, #0
 800879e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80087a0:	f107 0314 	add.w	r3, r7, #20
 80087a4:	2200      	movs	r2, #0
 80087a6:	601a      	str	r2, [r3, #0]
 80087a8:	605a      	str	r2, [r3, #4]
 80087aa:	609a      	str	r2, [r3, #8]
 80087ac:	60da      	str	r2, [r3, #12]
 80087ae:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	681b      	ldr	r3, [r3, #0]
 80087b4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80087b8:	d147      	bne.n	800884a <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80087ba:	2300      	movs	r3, #0
 80087bc:	613b      	str	r3, [r7, #16]
 80087be:	4b25      	ldr	r3, [pc, #148]	@ (8008854 <HAL_HCD_MspInit+0xbc>)
 80087c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80087c2:	4a24      	ldr	r2, [pc, #144]	@ (8008854 <HAL_HCD_MspInit+0xbc>)
 80087c4:	f043 0301 	orr.w	r3, r3, #1
 80087c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80087ca:	4b22      	ldr	r3, [pc, #136]	@ (8008854 <HAL_HCD_MspInit+0xbc>)
 80087cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80087ce:	f003 0301 	and.w	r3, r3, #1
 80087d2:	613b      	str	r3, [r7, #16]
 80087d4:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 80087d6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80087da:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80087dc:	2300      	movs	r3, #0
 80087de:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80087e0:	2300      	movs	r3, #0
 80087e2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 80087e4:	f107 0314 	add.w	r3, r7, #20
 80087e8:	4619      	mov	r1, r3
 80087ea:	481b      	ldr	r0, [pc, #108]	@ (8008858 <HAL_HCD_MspInit+0xc0>)
 80087ec:	f7f8 ff1c 	bl	8001628 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 80087f0:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 80087f4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80087f6:	2302      	movs	r3, #2
 80087f8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80087fa:	2300      	movs	r3, #0
 80087fc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80087fe:	2300      	movs	r3, #0
 8008800:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8008802:	230a      	movs	r3, #10
 8008804:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008806:	f107 0314 	add.w	r3, r7, #20
 800880a:	4619      	mov	r1, r3
 800880c:	4812      	ldr	r0, [pc, #72]	@ (8008858 <HAL_HCD_MspInit+0xc0>)
 800880e:	f7f8 ff0b 	bl	8001628 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8008812:	4b10      	ldr	r3, [pc, #64]	@ (8008854 <HAL_HCD_MspInit+0xbc>)
 8008814:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008816:	4a0f      	ldr	r2, [pc, #60]	@ (8008854 <HAL_HCD_MspInit+0xbc>)
 8008818:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800881c:	6353      	str	r3, [r2, #52]	@ 0x34
 800881e:	2300      	movs	r3, #0
 8008820:	60fb      	str	r3, [r7, #12]
 8008822:	4b0c      	ldr	r3, [pc, #48]	@ (8008854 <HAL_HCD_MspInit+0xbc>)
 8008824:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008826:	4a0b      	ldr	r2, [pc, #44]	@ (8008854 <HAL_HCD_MspInit+0xbc>)
 8008828:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800882c:	6453      	str	r3, [r2, #68]	@ 0x44
 800882e:	4b09      	ldr	r3, [pc, #36]	@ (8008854 <HAL_HCD_MspInit+0xbc>)
 8008830:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008832:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008836:	60fb      	str	r3, [r7, #12]
 8008838:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800883a:	2200      	movs	r2, #0
 800883c:	2100      	movs	r1, #0
 800883e:	2043      	movs	r0, #67	@ 0x43
 8008840:	f7f8 febb 	bl	80015ba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8008844:	2043      	movs	r0, #67	@ 0x43
 8008846:	f7f8 fed4 	bl	80015f2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800884a:	bf00      	nop
 800884c:	3728      	adds	r7, #40	@ 0x28
 800884e:	46bd      	mov	sp, r7
 8008850:	bd80      	pop	{r7, pc}
 8008852:	bf00      	nop
 8008854:	40023800 	.word	0x40023800
 8008858:	40020000 	.word	0x40020000

0800885c <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 800885c:	b580      	push	{r7, lr}
 800885e:	b082      	sub	sp, #8
 8008860:	af00      	add	r7, sp, #0
 8008862:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800886a:	4618      	mov	r0, r3
 800886c:	f7fe ff6d 	bl	800774a <USBH_LL_IncTimer>
}
 8008870:	bf00      	nop
 8008872:	3708      	adds	r7, #8
 8008874:	46bd      	mov	sp, r7
 8008876:	bd80      	pop	{r7, pc}

08008878 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 8008878:	b580      	push	{r7, lr}
 800887a:	b082      	sub	sp, #8
 800887c:	af00      	add	r7, sp, #0
 800887e:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8008886:	4618      	mov	r0, r3
 8008888:	f7fe ffa9 	bl	80077de <USBH_LL_Connect>
}
 800888c:	bf00      	nop
 800888e:	3708      	adds	r7, #8
 8008890:	46bd      	mov	sp, r7
 8008892:	bd80      	pop	{r7, pc}

08008894 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 8008894:	b580      	push	{r7, lr}
 8008896:	b082      	sub	sp, #8
 8008898:	af00      	add	r7, sp, #0
 800889a:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 80088a2:	4618      	mov	r0, r3
 80088a4:	f7fe ffb2 	bl	800780c <USBH_LL_Disconnect>
}
 80088a8:	bf00      	nop
 80088aa:	3708      	adds	r7, #8
 80088ac:	46bd      	mov	sp, r7
 80088ae:	bd80      	pop	{r7, pc}

080088b0 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 80088b0:	b480      	push	{r7}
 80088b2:	b083      	sub	sp, #12
 80088b4:	af00      	add	r7, sp, #0
 80088b6:	6078      	str	r0, [r7, #4]
 80088b8:	460b      	mov	r3, r1
 80088ba:	70fb      	strb	r3, [r7, #3]
 80088bc:	4613      	mov	r3, r2
 80088be:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 80088c0:	bf00      	nop
 80088c2:	370c      	adds	r7, #12
 80088c4:	46bd      	mov	sp, r7
 80088c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088ca:	4770      	bx	lr

080088cc <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 80088cc:	b580      	push	{r7, lr}
 80088ce:	b082      	sub	sp, #8
 80088d0:	af00      	add	r7, sp, #0
 80088d2:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 80088da:	4618      	mov	r0, r3
 80088dc:	f7fe ff5f 	bl	800779e <USBH_LL_PortEnabled>
}
 80088e0:	bf00      	nop
 80088e2:	3708      	adds	r7, #8
 80088e4:	46bd      	mov	sp, r7
 80088e6:	bd80      	pop	{r7, pc}

080088e8 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 80088e8:	b580      	push	{r7, lr}
 80088ea:	b082      	sub	sp, #8
 80088ec:	af00      	add	r7, sp, #0
 80088ee:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 80088f6:	4618      	mov	r0, r3
 80088f8:	f7fe ff5f 	bl	80077ba <USBH_LL_PortDisabled>
}
 80088fc:	bf00      	nop
 80088fe:	3708      	adds	r7, #8
 8008900:	46bd      	mov	sp, r7
 8008902:	bd80      	pop	{r7, pc}

08008904 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 8008904:	b580      	push	{r7, lr}
 8008906:	b082      	sub	sp, #8
 8008908:	af00      	add	r7, sp, #0
 800890a:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 8008912:	2b01      	cmp	r3, #1
 8008914:	d12a      	bne.n	800896c <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 8008916:	4a18      	ldr	r2, [pc, #96]	@ (8008978 <USBH_LL_Init+0x74>)
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	f8c2 33dc 	str.w	r3, [r2, #988]	@ 0x3dc
  phost->pData = &hhcd_USB_OTG_FS;
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	4a15      	ldr	r2, [pc, #84]	@ (8008978 <USBH_LL_Init+0x74>)
 8008922:	f8c3 23d0 	str.w	r2, [r3, #976]	@ 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8008926:	4b14      	ldr	r3, [pc, #80]	@ (8008978 <USBH_LL_Init+0x74>)
 8008928:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800892c:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 800892e:	4b12      	ldr	r3, [pc, #72]	@ (8008978 <USBH_LL_Init+0x74>)
 8008930:	2208      	movs	r2, #8
 8008932:	715a      	strb	r2, [r3, #5]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 8008934:	4b10      	ldr	r3, [pc, #64]	@ (8008978 <USBH_LL_Init+0x74>)
 8008936:	2201      	movs	r2, #1
 8008938:	71da      	strb	r2, [r3, #7]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800893a:	4b0f      	ldr	r3, [pc, #60]	@ (8008978 <USBH_LL_Init+0x74>)
 800893c:	2200      	movs	r2, #0
 800893e:	719a      	strb	r2, [r3, #6]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 8008940:	4b0d      	ldr	r3, [pc, #52]	@ (8008978 <USBH_LL_Init+0x74>)
 8008942:	2202      	movs	r2, #2
 8008944:	725a      	strb	r2, [r3, #9]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8008946:	4b0c      	ldr	r3, [pc, #48]	@ (8008978 <USBH_LL_Init+0x74>)
 8008948:	2200      	movs	r2, #0
 800894a:	729a      	strb	r2, [r3, #10]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 800894c:	480a      	ldr	r0, [pc, #40]	@ (8008978 <USBH_LL_Init+0x74>)
 800894e:	f7f9 f820 	bl	8001992 <HAL_HCD_Init>
 8008952:	4603      	mov	r3, r0
 8008954:	2b00      	cmp	r3, #0
 8008956:	d001      	beq.n	800895c <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 8008958:	f7f8 fb54 	bl	8001004 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 800895c:	4806      	ldr	r0, [pc, #24]	@ (8008978 <USBH_LL_Init+0x74>)
 800895e:	f7f9 fc5d 	bl	800221c <HAL_HCD_GetCurrentFrame>
 8008962:	4603      	mov	r3, r0
 8008964:	4619      	mov	r1, r3
 8008966:	6878      	ldr	r0, [r7, #4]
 8008968:	f7fe fee0 	bl	800772c <USBH_LL_SetTimer>
  }
  return USBH_OK;
 800896c:	2300      	movs	r3, #0
}
 800896e:	4618      	mov	r0, r3
 8008970:	3708      	adds	r7, #8
 8008972:	46bd      	mov	sp, r7
 8008974:	bd80      	pop	{r7, pc}
 8008976:	bf00      	nop
 8008978:	20000528 	.word	0x20000528

0800897c <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 800897c:	b580      	push	{r7, lr}
 800897e:	b084      	sub	sp, #16
 8008980:	af00      	add	r7, sp, #0
 8008982:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008984:	2300      	movs	r3, #0
 8008986:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8008988:	2300      	movs	r3, #0
 800898a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8008992:	4618      	mov	r0, r3
 8008994:	f7f9 fbca 	bl	800212c <HAL_HCD_Start>
 8008998:	4603      	mov	r3, r0
 800899a:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800899c:	7bfb      	ldrb	r3, [r7, #15]
 800899e:	4618      	mov	r0, r3
 80089a0:	f000 f94c 	bl	8008c3c <USBH_Get_USB_Status>
 80089a4:	4603      	mov	r3, r0
 80089a6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80089a8:	7bbb      	ldrb	r3, [r7, #14]
}
 80089aa:	4618      	mov	r0, r3
 80089ac:	3710      	adds	r7, #16
 80089ae:	46bd      	mov	sp, r7
 80089b0:	bd80      	pop	{r7, pc}

080089b2 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 80089b2:	b580      	push	{r7, lr}
 80089b4:	b084      	sub	sp, #16
 80089b6:	af00      	add	r7, sp, #0
 80089b8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80089ba:	2300      	movs	r3, #0
 80089bc:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80089be:	2300      	movs	r3, #0
 80089c0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 80089c8:	4618      	mov	r0, r3
 80089ca:	f7f9 fbd2 	bl	8002172 <HAL_HCD_Stop>
 80089ce:	4603      	mov	r3, r0
 80089d0:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 80089d2:	7bfb      	ldrb	r3, [r7, #15]
 80089d4:	4618      	mov	r0, r3
 80089d6:	f000 f931 	bl	8008c3c <USBH_Get_USB_Status>
 80089da:	4603      	mov	r3, r0
 80089dc:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80089de:	7bbb      	ldrb	r3, [r7, #14]
}
 80089e0:	4618      	mov	r0, r3
 80089e2:	3710      	adds	r7, #16
 80089e4:	46bd      	mov	sp, r7
 80089e6:	bd80      	pop	{r7, pc}

080089e8 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 80089e8:	b580      	push	{r7, lr}
 80089ea:	b084      	sub	sp, #16
 80089ec:	af00      	add	r7, sp, #0
 80089ee:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 80089f0:	2301      	movs	r3, #1
 80089f2:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 80089fa:	4618      	mov	r0, r3
 80089fc:	f7f9 fc1c 	bl	8002238 <HAL_HCD_GetCurrentSpeed>
 8008a00:	4603      	mov	r3, r0
 8008a02:	2b02      	cmp	r3, #2
 8008a04:	d00c      	beq.n	8008a20 <USBH_LL_GetSpeed+0x38>
 8008a06:	2b02      	cmp	r3, #2
 8008a08:	d80d      	bhi.n	8008a26 <USBH_LL_GetSpeed+0x3e>
 8008a0a:	2b00      	cmp	r3, #0
 8008a0c:	d002      	beq.n	8008a14 <USBH_LL_GetSpeed+0x2c>
 8008a0e:	2b01      	cmp	r3, #1
 8008a10:	d003      	beq.n	8008a1a <USBH_LL_GetSpeed+0x32>
 8008a12:	e008      	b.n	8008a26 <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 8008a14:	2300      	movs	r3, #0
 8008a16:	73fb      	strb	r3, [r7, #15]
    break;
 8008a18:	e008      	b.n	8008a2c <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 8008a1a:	2301      	movs	r3, #1
 8008a1c:	73fb      	strb	r3, [r7, #15]
    break;
 8008a1e:	e005      	b.n	8008a2c <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 8008a20:	2302      	movs	r3, #2
 8008a22:	73fb      	strb	r3, [r7, #15]
    break;
 8008a24:	e002      	b.n	8008a2c <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 8008a26:	2301      	movs	r3, #1
 8008a28:	73fb      	strb	r3, [r7, #15]
    break;
 8008a2a:	bf00      	nop
  }
  return  speed;
 8008a2c:	7bfb      	ldrb	r3, [r7, #15]
}
 8008a2e:	4618      	mov	r0, r3
 8008a30:	3710      	adds	r7, #16
 8008a32:	46bd      	mov	sp, r7
 8008a34:	bd80      	pop	{r7, pc}

08008a36 <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 8008a36:	b580      	push	{r7, lr}
 8008a38:	b084      	sub	sp, #16
 8008a3a:	af00      	add	r7, sp, #0
 8008a3c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008a3e:	2300      	movs	r3, #0
 8008a40:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8008a42:	2300      	movs	r3, #0
 8008a44:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8008a4c:	4618      	mov	r0, r3
 8008a4e:	f7f9 fbad 	bl	80021ac <HAL_HCD_ResetPort>
 8008a52:	4603      	mov	r3, r0
 8008a54:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8008a56:	7bfb      	ldrb	r3, [r7, #15]
 8008a58:	4618      	mov	r0, r3
 8008a5a:	f000 f8ef 	bl	8008c3c <USBH_Get_USB_Status>
 8008a5e:	4603      	mov	r3, r0
 8008a60:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008a62:	7bbb      	ldrb	r3, [r7, #14]
}
 8008a64:	4618      	mov	r0, r3
 8008a66:	3710      	adds	r7, #16
 8008a68:	46bd      	mov	sp, r7
 8008a6a:	bd80      	pop	{r7, pc}

08008a6c <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8008a6c:	b580      	push	{r7, lr}
 8008a6e:	b082      	sub	sp, #8
 8008a70:	af00      	add	r7, sp, #0
 8008a72:	6078      	str	r0, [r7, #4]
 8008a74:	460b      	mov	r3, r1
 8008a76:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8008a7e:	78fa      	ldrb	r2, [r7, #3]
 8008a80:	4611      	mov	r1, r2
 8008a82:	4618      	mov	r0, r3
 8008a84:	f7f9 fbb5 	bl	80021f2 <HAL_HCD_HC_GetXferCount>
 8008a88:	4603      	mov	r3, r0
}
 8008a8a:	4618      	mov	r0, r3
 8008a8c:	3708      	adds	r7, #8
 8008a8e:	46bd      	mov	sp, r7
 8008a90:	bd80      	pop	{r7, pc}

08008a92 <USBH_LL_OpenPipe>:
                                    uint8_t epnum,
                                    uint8_t dev_address,
                                    uint8_t speed,
                                    uint8_t ep_type,
                                    uint16_t mps)
{
 8008a92:	b590      	push	{r4, r7, lr}
 8008a94:	b089      	sub	sp, #36	@ 0x24
 8008a96:	af04      	add	r7, sp, #16
 8008a98:	6078      	str	r0, [r7, #4]
 8008a9a:	4608      	mov	r0, r1
 8008a9c:	4611      	mov	r1, r2
 8008a9e:	461a      	mov	r2, r3
 8008aa0:	4603      	mov	r3, r0
 8008aa2:	70fb      	strb	r3, [r7, #3]
 8008aa4:	460b      	mov	r3, r1
 8008aa6:	70bb      	strb	r3, [r7, #2]
 8008aa8:	4613      	mov	r3, r2
 8008aaa:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008aac:	2300      	movs	r3, #0
 8008aae:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8008ab0:	2300      	movs	r3, #0
 8008ab2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe, epnum,
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 8008aba:	787c      	ldrb	r4, [r7, #1]
 8008abc:	78ba      	ldrb	r2, [r7, #2]
 8008abe:	78f9      	ldrb	r1, [r7, #3]
 8008ac0:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8008ac2:	9302      	str	r3, [sp, #8]
 8008ac4:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8008ac8:	9301      	str	r3, [sp, #4]
 8008aca:	f897 3020 	ldrb.w	r3, [r7, #32]
 8008ace:	9300      	str	r3, [sp, #0]
 8008ad0:	4623      	mov	r3, r4
 8008ad2:	f7f8 ffc5 	bl	8001a60 <HAL_HCD_HC_Init>
 8008ad6:	4603      	mov	r3, r0
 8008ad8:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 8008ada:	7bfb      	ldrb	r3, [r7, #15]
 8008adc:	4618      	mov	r0, r3
 8008ade:	f000 f8ad 	bl	8008c3c <USBH_Get_USB_Status>
 8008ae2:	4603      	mov	r3, r0
 8008ae4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008ae6:	7bbb      	ldrb	r3, [r7, #14]
}
 8008ae8:	4618      	mov	r0, r3
 8008aea:	3714      	adds	r7, #20
 8008aec:	46bd      	mov	sp, r7
 8008aee:	bd90      	pop	{r4, r7, pc}

08008af0 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8008af0:	b480      	push	{r7}
 8008af2:	b083      	sub	sp, #12
 8008af4:	af00      	add	r7, sp, #0
 8008af6:	6078      	str	r0, [r7, #4]
 8008af8:	460b      	mov	r3, r1
 8008afa:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
  UNUSED(pipe);

  return USBH_OK;
 8008afc:	2300      	movs	r3, #0
}
 8008afe:	4618      	mov	r0, r3
 8008b00:	370c      	adds	r7, #12
 8008b02:	46bd      	mov	sp, r7
 8008b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b08:	4770      	bx	lr

08008b0a <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 8008b0a:	b590      	push	{r4, r7, lr}
 8008b0c:	b089      	sub	sp, #36	@ 0x24
 8008b0e:	af04      	add	r7, sp, #16
 8008b10:	6078      	str	r0, [r7, #4]
 8008b12:	4608      	mov	r0, r1
 8008b14:	4611      	mov	r1, r2
 8008b16:	461a      	mov	r2, r3
 8008b18:	4603      	mov	r3, r0
 8008b1a:	70fb      	strb	r3, [r7, #3]
 8008b1c:	460b      	mov	r3, r1
 8008b1e:	70bb      	strb	r3, [r7, #2]
 8008b20:	4613      	mov	r3, r2
 8008b22:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008b24:	2300      	movs	r3, #0
 8008b26:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8008b28:	2300      	movs	r3, #0
 8008b2a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 8008b32:	787c      	ldrb	r4, [r7, #1]
 8008b34:	78ba      	ldrb	r2, [r7, #2]
 8008b36:	78f9      	ldrb	r1, [r7, #3]
 8008b38:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8008b3c:	9303      	str	r3, [sp, #12]
 8008b3e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8008b40:	9302      	str	r3, [sp, #8]
 8008b42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b44:	9301      	str	r3, [sp, #4]
 8008b46:	f897 3020 	ldrb.w	r3, [r7, #32]
 8008b4a:	9300      	str	r3, [sp, #0]
 8008b4c:	4623      	mov	r3, r4
 8008b4e:	f7f9 f83f 	bl	8001bd0 <HAL_HCD_HC_SubmitRequest>
 8008b52:	4603      	mov	r3, r0
 8008b54:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 8008b56:	7bfb      	ldrb	r3, [r7, #15]
 8008b58:	4618      	mov	r0, r3
 8008b5a:	f000 f86f 	bl	8008c3c <USBH_Get_USB_Status>
 8008b5e:	4603      	mov	r3, r0
 8008b60:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008b62:	7bbb      	ldrb	r3, [r7, #14]
}
 8008b64:	4618      	mov	r0, r3
 8008b66:	3714      	adds	r7, #20
 8008b68:	46bd      	mov	sp, r7
 8008b6a:	bd90      	pop	{r4, r7, pc}

08008b6c <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8008b6c:	b580      	push	{r7, lr}
 8008b6e:	b082      	sub	sp, #8
 8008b70:	af00      	add	r7, sp, #0
 8008b72:	6078      	str	r0, [r7, #4]
 8008b74:	460b      	mov	r3, r1
 8008b76:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8008b7e:	78fa      	ldrb	r2, [r7, #3]
 8008b80:	4611      	mov	r1, r2
 8008b82:	4618      	mov	r0, r3
 8008b84:	f7f9 fb20 	bl	80021c8 <HAL_HCD_HC_GetURBState>
 8008b88:	4603      	mov	r3, r0
}
 8008b8a:	4618      	mov	r0, r3
 8008b8c:	3708      	adds	r7, #8
 8008b8e:	46bd      	mov	sp, r7
 8008b90:	bd80      	pop	{r7, pc}

08008b92 <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 8008b92:	b580      	push	{r7, lr}
 8008b94:	b082      	sub	sp, #8
 8008b96:	af00      	add	r7, sp, #0
 8008b98:	6078      	str	r0, [r7, #4]
 8008b9a:	460b      	mov	r3, r1
 8008b9c:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 8008ba4:	2b01      	cmp	r3, #1
 8008ba6:	d103      	bne.n	8008bb0 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 8008ba8:	78fb      	ldrb	r3, [r7, #3]
 8008baa:	4618      	mov	r0, r3
 8008bac:	f000 f872 	bl	8008c94 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 8008bb0:	20c8      	movs	r0, #200	@ 0xc8
 8008bb2:	f7f8 fc03 	bl	80013bc <HAL_Delay>
  return USBH_OK;
 8008bb6:	2300      	movs	r3, #0
}
 8008bb8:	4618      	mov	r0, r3
 8008bba:	3708      	adds	r7, #8
 8008bbc:	46bd      	mov	sp, r7
 8008bbe:	bd80      	pop	{r7, pc}

08008bc0 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 8008bc0:	b480      	push	{r7}
 8008bc2:	b085      	sub	sp, #20
 8008bc4:	af00      	add	r7, sp, #0
 8008bc6:	6078      	str	r0, [r7, #4]
 8008bc8:	460b      	mov	r3, r1
 8008bca:	70fb      	strb	r3, [r7, #3]
 8008bcc:	4613      	mov	r3, r2
 8008bce:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8008bd6:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 8008bd8:	78fa      	ldrb	r2, [r7, #3]
 8008bda:	68f9      	ldr	r1, [r7, #12]
 8008bdc:	4613      	mov	r3, r2
 8008bde:	011b      	lsls	r3, r3, #4
 8008be0:	1a9b      	subs	r3, r3, r2
 8008be2:	009b      	lsls	r3, r3, #2
 8008be4:	440b      	add	r3, r1
 8008be6:	3317      	adds	r3, #23
 8008be8:	781b      	ldrb	r3, [r3, #0]
 8008bea:	2b00      	cmp	r3, #0
 8008bec:	d00a      	beq.n	8008c04 <USBH_LL_SetToggle+0x44>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 8008bee:	78fa      	ldrb	r2, [r7, #3]
 8008bf0:	68f9      	ldr	r1, [r7, #12]
 8008bf2:	4613      	mov	r3, r2
 8008bf4:	011b      	lsls	r3, r3, #4
 8008bf6:	1a9b      	subs	r3, r3, r2
 8008bf8:	009b      	lsls	r3, r3, #2
 8008bfa:	440b      	add	r3, r1
 8008bfc:	333c      	adds	r3, #60	@ 0x3c
 8008bfe:	78ba      	ldrb	r2, [r7, #2]
 8008c00:	701a      	strb	r2, [r3, #0]
 8008c02:	e009      	b.n	8008c18 <USBH_LL_SetToggle+0x58>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 8008c04:	78fa      	ldrb	r2, [r7, #3]
 8008c06:	68f9      	ldr	r1, [r7, #12]
 8008c08:	4613      	mov	r3, r2
 8008c0a:	011b      	lsls	r3, r3, #4
 8008c0c:	1a9b      	subs	r3, r3, r2
 8008c0e:	009b      	lsls	r3, r3, #2
 8008c10:	440b      	add	r3, r1
 8008c12:	333d      	adds	r3, #61	@ 0x3d
 8008c14:	78ba      	ldrb	r2, [r7, #2]
 8008c16:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 8008c18:	2300      	movs	r3, #0
}
 8008c1a:	4618      	mov	r0, r3
 8008c1c:	3714      	adds	r7, #20
 8008c1e:	46bd      	mov	sp, r7
 8008c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c24:	4770      	bx	lr

08008c26 <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 8008c26:	b580      	push	{r7, lr}
 8008c28:	b082      	sub	sp, #8
 8008c2a:	af00      	add	r7, sp, #0
 8008c2c:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8008c2e:	6878      	ldr	r0, [r7, #4]
 8008c30:	f7f8 fbc4 	bl	80013bc <HAL_Delay>
}
 8008c34:	bf00      	nop
 8008c36:	3708      	adds	r7, #8
 8008c38:	46bd      	mov	sp, r7
 8008c3a:	bd80      	pop	{r7, pc}

08008c3c <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8008c3c:	b480      	push	{r7}
 8008c3e:	b085      	sub	sp, #20
 8008c40:	af00      	add	r7, sp, #0
 8008c42:	4603      	mov	r3, r0
 8008c44:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8008c46:	2300      	movs	r3, #0
 8008c48:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8008c4a:	79fb      	ldrb	r3, [r7, #7]
 8008c4c:	2b03      	cmp	r3, #3
 8008c4e:	d817      	bhi.n	8008c80 <USBH_Get_USB_Status+0x44>
 8008c50:	a201      	add	r2, pc, #4	@ (adr r2, 8008c58 <USBH_Get_USB_Status+0x1c>)
 8008c52:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008c56:	bf00      	nop
 8008c58:	08008c69 	.word	0x08008c69
 8008c5c:	08008c6f 	.word	0x08008c6f
 8008c60:	08008c75 	.word	0x08008c75
 8008c64:	08008c7b 	.word	0x08008c7b
  {
    case HAL_OK :
      usb_status = USBH_OK;
 8008c68:	2300      	movs	r3, #0
 8008c6a:	73fb      	strb	r3, [r7, #15]
    break;
 8008c6c:	e00b      	b.n	8008c86 <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 8008c6e:	2302      	movs	r3, #2
 8008c70:	73fb      	strb	r3, [r7, #15]
    break;
 8008c72:	e008      	b.n	8008c86 <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 8008c74:	2301      	movs	r3, #1
 8008c76:	73fb      	strb	r3, [r7, #15]
    break;
 8008c78:	e005      	b.n	8008c86 <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 8008c7a:	2302      	movs	r3, #2
 8008c7c:	73fb      	strb	r3, [r7, #15]
    break;
 8008c7e:	e002      	b.n	8008c86 <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 8008c80:	2302      	movs	r3, #2
 8008c82:	73fb      	strb	r3, [r7, #15]
    break;
 8008c84:	bf00      	nop
  }
  return usb_status;
 8008c86:	7bfb      	ldrb	r3, [r7, #15]
}
 8008c88:	4618      	mov	r0, r3
 8008c8a:	3714      	adds	r7, #20
 8008c8c:	46bd      	mov	sp, r7
 8008c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c92:	4770      	bx	lr

08008c94 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 8008c94:	b580      	push	{r7, lr}
 8008c96:	b084      	sub	sp, #16
 8008c98:	af00      	add	r7, sp, #0
 8008c9a:	4603      	mov	r3, r0
 8008c9c:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 8008c9e:	79fb      	ldrb	r3, [r7, #7]
 8008ca0:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 8008ca2:	79fb      	ldrb	r3, [r7, #7]
 8008ca4:	2b00      	cmp	r3, #0
 8008ca6:	d102      	bne.n	8008cae <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_RESET;
 8008ca8:	2300      	movs	r3, #0
 8008caa:	73fb      	strb	r3, [r7, #15]
 8008cac:	e001      	b.n	8008cb2 <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_SET;
 8008cae:	2301      	movs	r3, #1
 8008cb0:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,(GPIO_PinState)data);
 8008cb2:	7bfb      	ldrb	r3, [r7, #15]
 8008cb4:	461a      	mov	r2, r3
 8008cb6:	2101      	movs	r1, #1
 8008cb8:	4803      	ldr	r0, [pc, #12]	@ (8008cc8 <MX_DriverVbusFS+0x34>)
 8008cba:	f7f8 fe51 	bl	8001960 <HAL_GPIO_WritePin>
}
 8008cbe:	bf00      	nop
 8008cc0:	3710      	adds	r7, #16
 8008cc2:	46bd      	mov	sp, r7
 8008cc4:	bd80      	pop	{r7, pc}
 8008cc6:	bf00      	nop
 8008cc8:	40020800 	.word	0x40020800

08008ccc <malloc>:
 8008ccc:	4b02      	ldr	r3, [pc, #8]	@ (8008cd8 <malloc+0xc>)
 8008cce:	4601      	mov	r1, r0
 8008cd0:	6818      	ldr	r0, [r3, #0]
 8008cd2:	f000 b82d 	b.w	8008d30 <_malloc_r>
 8008cd6:	bf00      	nop
 8008cd8:	2000002c 	.word	0x2000002c

08008cdc <free>:
 8008cdc:	4b02      	ldr	r3, [pc, #8]	@ (8008ce8 <free+0xc>)
 8008cde:	4601      	mov	r1, r0
 8008ce0:	6818      	ldr	r0, [r3, #0]
 8008ce2:	f000 b903 	b.w	8008eec <_free_r>
 8008ce6:	bf00      	nop
 8008ce8:	2000002c 	.word	0x2000002c

08008cec <sbrk_aligned>:
 8008cec:	b570      	push	{r4, r5, r6, lr}
 8008cee:	4e0f      	ldr	r6, [pc, #60]	@ (8008d2c <sbrk_aligned+0x40>)
 8008cf0:	460c      	mov	r4, r1
 8008cf2:	6831      	ldr	r1, [r6, #0]
 8008cf4:	4605      	mov	r5, r0
 8008cf6:	b911      	cbnz	r1, 8008cfe <sbrk_aligned+0x12>
 8008cf8:	f000 f8ae 	bl	8008e58 <_sbrk_r>
 8008cfc:	6030      	str	r0, [r6, #0]
 8008cfe:	4621      	mov	r1, r4
 8008d00:	4628      	mov	r0, r5
 8008d02:	f000 f8a9 	bl	8008e58 <_sbrk_r>
 8008d06:	1c43      	adds	r3, r0, #1
 8008d08:	d103      	bne.n	8008d12 <sbrk_aligned+0x26>
 8008d0a:	f04f 34ff 	mov.w	r4, #4294967295
 8008d0e:	4620      	mov	r0, r4
 8008d10:	bd70      	pop	{r4, r5, r6, pc}
 8008d12:	1cc4      	adds	r4, r0, #3
 8008d14:	f024 0403 	bic.w	r4, r4, #3
 8008d18:	42a0      	cmp	r0, r4
 8008d1a:	d0f8      	beq.n	8008d0e <sbrk_aligned+0x22>
 8008d1c:	1a21      	subs	r1, r4, r0
 8008d1e:	4628      	mov	r0, r5
 8008d20:	f000 f89a 	bl	8008e58 <_sbrk_r>
 8008d24:	3001      	adds	r0, #1
 8008d26:	d1f2      	bne.n	8008d0e <sbrk_aligned+0x22>
 8008d28:	e7ef      	b.n	8008d0a <sbrk_aligned+0x1e>
 8008d2a:	bf00      	nop
 8008d2c:	20000908 	.word	0x20000908

08008d30 <_malloc_r>:
 8008d30:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008d34:	1ccd      	adds	r5, r1, #3
 8008d36:	f025 0503 	bic.w	r5, r5, #3
 8008d3a:	3508      	adds	r5, #8
 8008d3c:	2d0c      	cmp	r5, #12
 8008d3e:	bf38      	it	cc
 8008d40:	250c      	movcc	r5, #12
 8008d42:	2d00      	cmp	r5, #0
 8008d44:	4606      	mov	r6, r0
 8008d46:	db01      	blt.n	8008d4c <_malloc_r+0x1c>
 8008d48:	42a9      	cmp	r1, r5
 8008d4a:	d904      	bls.n	8008d56 <_malloc_r+0x26>
 8008d4c:	230c      	movs	r3, #12
 8008d4e:	6033      	str	r3, [r6, #0]
 8008d50:	2000      	movs	r0, #0
 8008d52:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008d56:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008e2c <_malloc_r+0xfc>
 8008d5a:	f000 f869 	bl	8008e30 <__malloc_lock>
 8008d5e:	f8d8 3000 	ldr.w	r3, [r8]
 8008d62:	461c      	mov	r4, r3
 8008d64:	bb44      	cbnz	r4, 8008db8 <_malloc_r+0x88>
 8008d66:	4629      	mov	r1, r5
 8008d68:	4630      	mov	r0, r6
 8008d6a:	f7ff ffbf 	bl	8008cec <sbrk_aligned>
 8008d6e:	1c43      	adds	r3, r0, #1
 8008d70:	4604      	mov	r4, r0
 8008d72:	d158      	bne.n	8008e26 <_malloc_r+0xf6>
 8008d74:	f8d8 4000 	ldr.w	r4, [r8]
 8008d78:	4627      	mov	r7, r4
 8008d7a:	2f00      	cmp	r7, #0
 8008d7c:	d143      	bne.n	8008e06 <_malloc_r+0xd6>
 8008d7e:	2c00      	cmp	r4, #0
 8008d80:	d04b      	beq.n	8008e1a <_malloc_r+0xea>
 8008d82:	6823      	ldr	r3, [r4, #0]
 8008d84:	4639      	mov	r1, r7
 8008d86:	4630      	mov	r0, r6
 8008d88:	eb04 0903 	add.w	r9, r4, r3
 8008d8c:	f000 f864 	bl	8008e58 <_sbrk_r>
 8008d90:	4581      	cmp	r9, r0
 8008d92:	d142      	bne.n	8008e1a <_malloc_r+0xea>
 8008d94:	6821      	ldr	r1, [r4, #0]
 8008d96:	1a6d      	subs	r5, r5, r1
 8008d98:	4629      	mov	r1, r5
 8008d9a:	4630      	mov	r0, r6
 8008d9c:	f7ff ffa6 	bl	8008cec <sbrk_aligned>
 8008da0:	3001      	adds	r0, #1
 8008da2:	d03a      	beq.n	8008e1a <_malloc_r+0xea>
 8008da4:	6823      	ldr	r3, [r4, #0]
 8008da6:	442b      	add	r3, r5
 8008da8:	6023      	str	r3, [r4, #0]
 8008daa:	f8d8 3000 	ldr.w	r3, [r8]
 8008dae:	685a      	ldr	r2, [r3, #4]
 8008db0:	bb62      	cbnz	r2, 8008e0c <_malloc_r+0xdc>
 8008db2:	f8c8 7000 	str.w	r7, [r8]
 8008db6:	e00f      	b.n	8008dd8 <_malloc_r+0xa8>
 8008db8:	6822      	ldr	r2, [r4, #0]
 8008dba:	1b52      	subs	r2, r2, r5
 8008dbc:	d420      	bmi.n	8008e00 <_malloc_r+0xd0>
 8008dbe:	2a0b      	cmp	r2, #11
 8008dc0:	d917      	bls.n	8008df2 <_malloc_r+0xc2>
 8008dc2:	1961      	adds	r1, r4, r5
 8008dc4:	42a3      	cmp	r3, r4
 8008dc6:	6025      	str	r5, [r4, #0]
 8008dc8:	bf18      	it	ne
 8008dca:	6059      	strne	r1, [r3, #4]
 8008dcc:	6863      	ldr	r3, [r4, #4]
 8008dce:	bf08      	it	eq
 8008dd0:	f8c8 1000 	streq.w	r1, [r8]
 8008dd4:	5162      	str	r2, [r4, r5]
 8008dd6:	604b      	str	r3, [r1, #4]
 8008dd8:	4630      	mov	r0, r6
 8008dda:	f000 f82f 	bl	8008e3c <__malloc_unlock>
 8008dde:	f104 000b 	add.w	r0, r4, #11
 8008de2:	1d23      	adds	r3, r4, #4
 8008de4:	f020 0007 	bic.w	r0, r0, #7
 8008de8:	1ac2      	subs	r2, r0, r3
 8008dea:	bf1c      	itt	ne
 8008dec:	1a1b      	subne	r3, r3, r0
 8008dee:	50a3      	strne	r3, [r4, r2]
 8008df0:	e7af      	b.n	8008d52 <_malloc_r+0x22>
 8008df2:	6862      	ldr	r2, [r4, #4]
 8008df4:	42a3      	cmp	r3, r4
 8008df6:	bf0c      	ite	eq
 8008df8:	f8c8 2000 	streq.w	r2, [r8]
 8008dfc:	605a      	strne	r2, [r3, #4]
 8008dfe:	e7eb      	b.n	8008dd8 <_malloc_r+0xa8>
 8008e00:	4623      	mov	r3, r4
 8008e02:	6864      	ldr	r4, [r4, #4]
 8008e04:	e7ae      	b.n	8008d64 <_malloc_r+0x34>
 8008e06:	463c      	mov	r4, r7
 8008e08:	687f      	ldr	r7, [r7, #4]
 8008e0a:	e7b6      	b.n	8008d7a <_malloc_r+0x4a>
 8008e0c:	461a      	mov	r2, r3
 8008e0e:	685b      	ldr	r3, [r3, #4]
 8008e10:	42a3      	cmp	r3, r4
 8008e12:	d1fb      	bne.n	8008e0c <_malloc_r+0xdc>
 8008e14:	2300      	movs	r3, #0
 8008e16:	6053      	str	r3, [r2, #4]
 8008e18:	e7de      	b.n	8008dd8 <_malloc_r+0xa8>
 8008e1a:	230c      	movs	r3, #12
 8008e1c:	6033      	str	r3, [r6, #0]
 8008e1e:	4630      	mov	r0, r6
 8008e20:	f000 f80c 	bl	8008e3c <__malloc_unlock>
 8008e24:	e794      	b.n	8008d50 <_malloc_r+0x20>
 8008e26:	6005      	str	r5, [r0, #0]
 8008e28:	e7d6      	b.n	8008dd8 <_malloc_r+0xa8>
 8008e2a:	bf00      	nop
 8008e2c:	2000090c 	.word	0x2000090c

08008e30 <__malloc_lock>:
 8008e30:	4801      	ldr	r0, [pc, #4]	@ (8008e38 <__malloc_lock+0x8>)
 8008e32:	f000 b84b 	b.w	8008ecc <__retarget_lock_acquire_recursive>
 8008e36:	bf00      	nop
 8008e38:	20000a4c 	.word	0x20000a4c

08008e3c <__malloc_unlock>:
 8008e3c:	4801      	ldr	r0, [pc, #4]	@ (8008e44 <__malloc_unlock+0x8>)
 8008e3e:	f000 b846 	b.w	8008ece <__retarget_lock_release_recursive>
 8008e42:	bf00      	nop
 8008e44:	20000a4c 	.word	0x20000a4c

08008e48 <memset>:
 8008e48:	4402      	add	r2, r0
 8008e4a:	4603      	mov	r3, r0
 8008e4c:	4293      	cmp	r3, r2
 8008e4e:	d100      	bne.n	8008e52 <memset+0xa>
 8008e50:	4770      	bx	lr
 8008e52:	f803 1b01 	strb.w	r1, [r3], #1
 8008e56:	e7f9      	b.n	8008e4c <memset+0x4>

08008e58 <_sbrk_r>:
 8008e58:	b538      	push	{r3, r4, r5, lr}
 8008e5a:	4d06      	ldr	r5, [pc, #24]	@ (8008e74 <_sbrk_r+0x1c>)
 8008e5c:	2300      	movs	r3, #0
 8008e5e:	4604      	mov	r4, r0
 8008e60:	4608      	mov	r0, r1
 8008e62:	602b      	str	r3, [r5, #0]
 8008e64:	f7f8 f9c6 	bl	80011f4 <_sbrk>
 8008e68:	1c43      	adds	r3, r0, #1
 8008e6a:	d102      	bne.n	8008e72 <_sbrk_r+0x1a>
 8008e6c:	682b      	ldr	r3, [r5, #0]
 8008e6e:	b103      	cbz	r3, 8008e72 <_sbrk_r+0x1a>
 8008e70:	6023      	str	r3, [r4, #0]
 8008e72:	bd38      	pop	{r3, r4, r5, pc}
 8008e74:	20000a48 	.word	0x20000a48

08008e78 <__errno>:
 8008e78:	4b01      	ldr	r3, [pc, #4]	@ (8008e80 <__errno+0x8>)
 8008e7a:	6818      	ldr	r0, [r3, #0]
 8008e7c:	4770      	bx	lr
 8008e7e:	bf00      	nop
 8008e80:	2000002c 	.word	0x2000002c

08008e84 <__libc_init_array>:
 8008e84:	b570      	push	{r4, r5, r6, lr}
 8008e86:	4d0d      	ldr	r5, [pc, #52]	@ (8008ebc <__libc_init_array+0x38>)
 8008e88:	4c0d      	ldr	r4, [pc, #52]	@ (8008ec0 <__libc_init_array+0x3c>)
 8008e8a:	1b64      	subs	r4, r4, r5
 8008e8c:	10a4      	asrs	r4, r4, #2
 8008e8e:	2600      	movs	r6, #0
 8008e90:	42a6      	cmp	r6, r4
 8008e92:	d109      	bne.n	8008ea8 <__libc_init_array+0x24>
 8008e94:	4d0b      	ldr	r5, [pc, #44]	@ (8008ec4 <__libc_init_array+0x40>)
 8008e96:	4c0c      	ldr	r4, [pc, #48]	@ (8008ec8 <__libc_init_array+0x44>)
 8008e98:	f000 f872 	bl	8008f80 <_init>
 8008e9c:	1b64      	subs	r4, r4, r5
 8008e9e:	10a4      	asrs	r4, r4, #2
 8008ea0:	2600      	movs	r6, #0
 8008ea2:	42a6      	cmp	r6, r4
 8008ea4:	d105      	bne.n	8008eb2 <__libc_init_array+0x2e>
 8008ea6:	bd70      	pop	{r4, r5, r6, pc}
 8008ea8:	f855 3b04 	ldr.w	r3, [r5], #4
 8008eac:	4798      	blx	r3
 8008eae:	3601      	adds	r6, #1
 8008eb0:	e7ee      	b.n	8008e90 <__libc_init_array+0xc>
 8008eb2:	f855 3b04 	ldr.w	r3, [r5], #4
 8008eb6:	4798      	blx	r3
 8008eb8:	3601      	adds	r6, #1
 8008eba:	e7f2      	b.n	8008ea2 <__libc_init_array+0x1e>
 8008ebc:	08008fc8 	.word	0x08008fc8
 8008ec0:	08008fc8 	.word	0x08008fc8
 8008ec4:	08008fc8 	.word	0x08008fc8
 8008ec8:	08008fcc 	.word	0x08008fcc

08008ecc <__retarget_lock_acquire_recursive>:
 8008ecc:	4770      	bx	lr

08008ece <__retarget_lock_release_recursive>:
 8008ece:	4770      	bx	lr

08008ed0 <memcpy>:
 8008ed0:	440a      	add	r2, r1
 8008ed2:	4291      	cmp	r1, r2
 8008ed4:	f100 33ff 	add.w	r3, r0, #4294967295
 8008ed8:	d100      	bne.n	8008edc <memcpy+0xc>
 8008eda:	4770      	bx	lr
 8008edc:	b510      	push	{r4, lr}
 8008ede:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008ee2:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008ee6:	4291      	cmp	r1, r2
 8008ee8:	d1f9      	bne.n	8008ede <memcpy+0xe>
 8008eea:	bd10      	pop	{r4, pc}

08008eec <_free_r>:
 8008eec:	b538      	push	{r3, r4, r5, lr}
 8008eee:	4605      	mov	r5, r0
 8008ef0:	2900      	cmp	r1, #0
 8008ef2:	d041      	beq.n	8008f78 <_free_r+0x8c>
 8008ef4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008ef8:	1f0c      	subs	r4, r1, #4
 8008efa:	2b00      	cmp	r3, #0
 8008efc:	bfb8      	it	lt
 8008efe:	18e4      	addlt	r4, r4, r3
 8008f00:	f7ff ff96 	bl	8008e30 <__malloc_lock>
 8008f04:	4a1d      	ldr	r2, [pc, #116]	@ (8008f7c <_free_r+0x90>)
 8008f06:	6813      	ldr	r3, [r2, #0]
 8008f08:	b933      	cbnz	r3, 8008f18 <_free_r+0x2c>
 8008f0a:	6063      	str	r3, [r4, #4]
 8008f0c:	6014      	str	r4, [r2, #0]
 8008f0e:	4628      	mov	r0, r5
 8008f10:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008f14:	f7ff bf92 	b.w	8008e3c <__malloc_unlock>
 8008f18:	42a3      	cmp	r3, r4
 8008f1a:	d908      	bls.n	8008f2e <_free_r+0x42>
 8008f1c:	6820      	ldr	r0, [r4, #0]
 8008f1e:	1821      	adds	r1, r4, r0
 8008f20:	428b      	cmp	r3, r1
 8008f22:	bf01      	itttt	eq
 8008f24:	6819      	ldreq	r1, [r3, #0]
 8008f26:	685b      	ldreq	r3, [r3, #4]
 8008f28:	1809      	addeq	r1, r1, r0
 8008f2a:	6021      	streq	r1, [r4, #0]
 8008f2c:	e7ed      	b.n	8008f0a <_free_r+0x1e>
 8008f2e:	461a      	mov	r2, r3
 8008f30:	685b      	ldr	r3, [r3, #4]
 8008f32:	b10b      	cbz	r3, 8008f38 <_free_r+0x4c>
 8008f34:	42a3      	cmp	r3, r4
 8008f36:	d9fa      	bls.n	8008f2e <_free_r+0x42>
 8008f38:	6811      	ldr	r1, [r2, #0]
 8008f3a:	1850      	adds	r0, r2, r1
 8008f3c:	42a0      	cmp	r0, r4
 8008f3e:	d10b      	bne.n	8008f58 <_free_r+0x6c>
 8008f40:	6820      	ldr	r0, [r4, #0]
 8008f42:	4401      	add	r1, r0
 8008f44:	1850      	adds	r0, r2, r1
 8008f46:	4283      	cmp	r3, r0
 8008f48:	6011      	str	r1, [r2, #0]
 8008f4a:	d1e0      	bne.n	8008f0e <_free_r+0x22>
 8008f4c:	6818      	ldr	r0, [r3, #0]
 8008f4e:	685b      	ldr	r3, [r3, #4]
 8008f50:	6053      	str	r3, [r2, #4]
 8008f52:	4408      	add	r0, r1
 8008f54:	6010      	str	r0, [r2, #0]
 8008f56:	e7da      	b.n	8008f0e <_free_r+0x22>
 8008f58:	d902      	bls.n	8008f60 <_free_r+0x74>
 8008f5a:	230c      	movs	r3, #12
 8008f5c:	602b      	str	r3, [r5, #0]
 8008f5e:	e7d6      	b.n	8008f0e <_free_r+0x22>
 8008f60:	6820      	ldr	r0, [r4, #0]
 8008f62:	1821      	adds	r1, r4, r0
 8008f64:	428b      	cmp	r3, r1
 8008f66:	bf04      	itt	eq
 8008f68:	6819      	ldreq	r1, [r3, #0]
 8008f6a:	685b      	ldreq	r3, [r3, #4]
 8008f6c:	6063      	str	r3, [r4, #4]
 8008f6e:	bf04      	itt	eq
 8008f70:	1809      	addeq	r1, r1, r0
 8008f72:	6021      	streq	r1, [r4, #0]
 8008f74:	6054      	str	r4, [r2, #4]
 8008f76:	e7ca      	b.n	8008f0e <_free_r+0x22>
 8008f78:	bd38      	pop	{r3, r4, r5, pc}
 8008f7a:	bf00      	nop
 8008f7c:	2000090c 	.word	0x2000090c

08008f80 <_init>:
 8008f80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f82:	bf00      	nop
 8008f84:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008f86:	bc08      	pop	{r3}
 8008f88:	469e      	mov	lr, r3
 8008f8a:	4770      	bx	lr

08008f8c <_fini>:
 8008f8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f8e:	bf00      	nop
 8008f90:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008f92:	bc08      	pop	{r3}
 8008f94:	469e      	mov	lr, r3
 8008f96:	4770      	bx	lr
