// Seed: 2517741225
`timescale 1ps / 1ps
`define pp_2 0
`define pp_3 0
module module_0 (
    input id_0,
    input logic id_1
);
  assign id_2 = id_2;
endmodule
