INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vinagre/Desktop/Lab2/Lab2.sim/sim_1/impl/timing/xsim/circuito_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MemIN
INFO: [VRFC 10-311] analyzing module MemOUT
INFO: [VRFC 10-311] analyzing module circuito
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "/home/vinagre/Desktop/Lab2/Lab2.srcs/sim_1/imports/lab0Files/circuito_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'circuito_tb'
