
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs trace/sphinx3_1339B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000000 cycles: 2584401 heartbeat IPC: 3.86937 cumulative IPC: 3.86937 (Simulation time: 0 hr 0 min 28 sec) 

Warmup complete CPU 0 instructions: 10000004 cycles: 2584402 (Simulation time: 0 hr 0 min 28 sec) 

Heartbeat CPU 0 instructions: 20000003 cycles: 10178904 heartbeat IPC: 1.31674 cumulative IPC: 1.31674 (Simulation time: 0 hr 1 min 9 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 17377568 heartbeat IPC: 1.38915 cumulative IPC: 1.35198 (Simulation time: 0 hr 1 min 49 sec) 
Heartbeat CPU 0 instructions: 40000003 cycles: 25380113 heartbeat IPC: 1.2496 cumulative IPC: 1.31604 (Simulation time: 0 hr 2 min 30 sec) 
Heartbeat CPU 0 instructions: 50000004 cycles: 33204677 heartbeat IPC: 1.27803 cumulative IPC: 1.30632 (Simulation time: 0 hr 3 min 13 sec) 
Heartbeat CPU 0 instructions: 60000003 cycles: 41080011 heartbeat IPC: 1.26979 cumulative IPC: 1.29885 (Simulation time: 0 hr 3 min 55 sec) 
Heartbeat CPU 0 instructions: 70000004 cycles: 49067538 heartbeat IPC: 1.25195 cumulative IPC: 1.29079 (Simulation time: 0 hr 4 min 36 sec) 
Heartbeat CPU 0 instructions: 80000001 cycles: 56963165 heartbeat IPC: 1.26652 cumulative IPC: 1.28727 (Simulation time: 0 hr 5 min 19 sec) 
Heartbeat CPU 0 instructions: 90000001 cycles: 64780222 heartbeat IPC: 1.27925 cumulative IPC: 1.28626 (Simulation time: 0 hr 6 min 1 sec) 
Heartbeat CPU 0 instructions: 100000002 cycles: 72861736 heartbeat IPC: 1.23739 cumulative IPC: 1.28064 (Simulation time: 0 hr 6 min 43 sec) 
Heartbeat CPU 0 instructions: 110000000 cycles: 81587408 heartbeat IPC: 1.14604 cumulative IPC: 1.26577 (Simulation time: 0 hr 7 min 27 sec) 
Finished CPU 0 instructions: 100000001 cycles: 79003007 cumulative IPC: 1.26577 (Simulation time: 0 hr 7 min 27 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.26577 instructions: 100000001 cycles: 79003007
cpu0_DTLB TOTAL     ACCESS:   16196714  HIT:   16087934  MISS:     108780
cpu0_DTLB LOAD      ACCESS:   15037162  HIT:   14934325  MISS:     102837
cpu0_DTLB RFO       ACCESS:    1159552  HIT:    1153609  MISS:       5943
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 13.2302 cycles
cpu0_ITLB TOTAL     ACCESS:    9550072  HIT:    9550030  MISS:         42
cpu0_ITLB LOAD      ACCESS:    9550072  HIT:    9550030  MISS:         42
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 122.881 cycles
cpu0_L1I TOTAL     ACCESS:     299696  HIT:     298125  MISS:       1571
cpu0_L1I LOAD      ACCESS:     299696  HIT:     298125  MISS:       1571
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 169.817 cycles
cpu0_STLB TOTAL     ACCESS:     108822  HIT:      69711  MISS:      39111
cpu0_STLB LOAD      ACCESS:     102879  HIT:      64848  MISS:      38031
cpu0_STLB RFO       ACCESS:       5943  HIT:       4863  MISS:       1080
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 11.7438 cycles
cpu0_L1D TOTAL     ACCESS:   12009978  HIT:   10510792  MISS:    1499186
cpu0_L1D LOAD      ACCESS:   10210896  HIT:    8832811  MISS:    1378085
cpu0_L1D RFO       ACCESS:    1762114  HIT:    1641510  MISS:     120604
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:      36968  HIT:      36471  MISS:        497
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 92.8882 cycles
cpu0_L2C TOTAL     ACCESS:    1642872  HIT:     358333  MISS:    1284539
cpu0_L2C LOAD      ACCESS:    1379643  HIT:     204292  MISS:    1175351
cpu0_L2C RFO       ACCESS:     120603  HIT:      11968  MISS:     108635
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     142129  HIT:     141863  MISS:        266
cpu0_L2C TRANSLATION ACCESS:        497  HIT:        210  MISS:        287
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 95.7273 cycles
LLC TOTAL     ACCESS:    1413646  HIT:     902789  MISS:     510857
LLC LOAD      ACCESS:    1175343  HIT:     682091  MISS:     493252
LLC RFO       ACCESS:     108635  HIT:     101443  MISS:       7192
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:     129381  HIT:     118970  MISS:      10411
LLC TRANSLATION ACCESS:        287  HIT:        285  MISS:          2
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 187.909 cycles
Insertion Distribution: 
	LOAD 5610 0 0 0 0 0 0 0 0 0 0 0 0 0 66836 508021 
	RFO 489 0 0 0 0 0 0 0 0 0 0 0 0 0 6351 5302 
	PREF 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
	WRITEBACK 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10726 
	 0 0 0 0 0 0 0 0 0 0 0 0 0 0 17 5 
Total Prefetch Downgrades: 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      51774  ROW_BUFFER_MISS:     448662
 DBUS AVG_CONGESTED_CYCLE:    3.77976
 WQ ROW_BUFFER_HIT:       3958  ROW_BUFFER_MISS:      10952  FULL:          0


CPU 0 Branch Prediction Accuracy: 92.5867% MPKI: 6.65069 Average ROB Occupancy at Mispredict: 176.462
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00112
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 6.64811
BRANCH_DIRECT_CALL: 0.00071
BRANCH_INDIRECT_CALL: 3e-05
BRANCH_RETURN: 0.00072

