
*** Running vivado
    with args -log seven_segment.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source seven_segment.tcl


****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source seven_segment.tcl -notrace
Command: synth_design -top seven_segment -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8448
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2117.070 ; gain = 0.000 ; free physical = 1400 ; free virtual = 5958
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'seven_segment' [/home/batu/VitisWorkspace/sevenSegmentDisplay/sevenSegmentDisplay.srcs/sources_1/imports/Desktop/seven_segment.v:1]
INFO: [Synth 8-226] default block is never used [/home/batu/VitisWorkspace/sevenSegmentDisplay/sevenSegmentDisplay.srcs/sources_1/imports/Desktop/seven_segment.v:18]
INFO: [Synth 8-226] default block is never used [/home/batu/VitisWorkspace/sevenSegmentDisplay/sevenSegmentDisplay.srcs/sources_1/imports/Desktop/seven_segment.v:43]
INFO: [Synth 8-6155] done synthesizing module 'seven_segment' (1#1) [/home/batu/VitisWorkspace/sevenSegmentDisplay/sevenSegmentDisplay.srcs/sources_1/imports/Desktop/seven_segment.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2117.070 ; gain = 0.000 ; free physical = 1479 ; free virtual = 6039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2131.828 ; gain = 14.758 ; free physical = 1470 ; free virtual = 6030
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2131.828 ; gain = 14.758 ; free physical = 1470 ; free virtual = 6030
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2131.828 ; gain = 0.000 ; free physical = 1464 ; free virtual = 6024
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/batu/VitisWorkspace/sevenSegmentDisplay/sevenSegmentDisplay.srcs/constrs_1/new/sevenSegmentConst.xdc]
Finished Parsing XDC File [/home/batu/VitisWorkspace/sevenSegmentDisplay/sevenSegmentDisplay.srcs/constrs_1/new/sevenSegmentConst.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/batu/VitisWorkspace/sevenSegmentDisplay/sevenSegmentDisplay.srcs/constrs_1/new/sevenSegmentConst.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/seven_segment_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/seven_segment_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2222.609 ; gain = 0.000 ; free physical = 1393 ; free virtual = 5964
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2222.609 ; gain = 0.000 ; free physical = 1393 ; free virtual = 5964
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 2222.609 ; gain = 105.539 ; free physical = 1439 ; free virtual = 6011
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 2222.609 ; gain = 105.539 ; free physical = 1439 ; free virtual = 6011
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 2222.609 ; gain = 105.539 ; free physical = 1441 ; free virtual = 6013
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 2222.609 ; gain = 105.539 ; free physical = 1427 ; free virtual = 5999
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input    4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2222.609 ; gain = 105.539 ; free physical = 1416 ; free virtual = 5992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 2222.609 ; gain = 105.539 ; free physical = 1287 ; free virtual = 5870
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 2222.609 ; gain = 105.539 ; free physical = 1287 ; free virtual = 5870
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 2240.625 ; gain = 123.555 ; free physical = 1285 ; free virtual = 5868
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 2246.562 ; gain = 129.492 ; free physical = 1295 ; free virtual = 5878
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 2246.562 ; gain = 129.492 ; free physical = 1295 ; free virtual = 5878
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 2246.562 ; gain = 129.492 ; free physical = 1295 ; free virtual = 5878
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 2246.562 ; gain = 129.492 ; free physical = 1295 ; free virtual = 5878
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 2246.562 ; gain = 129.492 ; free physical = 1295 ; free virtual = 5878
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 2246.562 ; gain = 129.492 ; free physical = 1295 ; free virtual = 5878
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     4|
|2     |LUT4 |     7|
|3     |IBUF |     6|
|4     |OBUF |    11|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 2246.562 ; gain = 129.492 ; free physical = 1294 ; free virtual = 5877
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2246.562 ; gain = 38.711 ; free physical = 1351 ; free virtual = 5934
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 2246.570 ; gain = 129.492 ; free physical = 1351 ; free virtual = 5934
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2246.570 ; gain = 0.000 ; free physical = 1423 ; free virtual = 6006
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2284.516 ; gain = 0.000 ; free physical = 1369 ; free virtual = 5952
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2284.516 ; gain = 167.531 ; free physical = 1510 ; free virtual = 6093
INFO: [Common 17-1381] The checkpoint '/home/batu/VitisWorkspace/sevenSegmentDisplay/sevenSegmentDisplay.runs/synth_1/seven_segment.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file seven_segment_utilization_synth.rpt -pb seven_segment_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Nov 24 22:22:34 2020...
