/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire [12:0] _04_;
  wire [6:0] _05_;
  wire celloutsig_0_0z;
  wire [6:0] celloutsig_0_1z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [14:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [3:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~(in_data[59] | in_data[44]);
  assign celloutsig_1_13z = ~(celloutsig_1_9z[2] | in_data[125]);
  assign celloutsig_0_4z = ~((in_data[50] | celloutsig_0_1z[6]) & (_01_ | celloutsig_0_3z));
  assign celloutsig_1_3z = ~((celloutsig_1_0z | celloutsig_1_0z) & (in_data[144] | celloutsig_1_1z));
  assign celloutsig_1_1z = in_data[159] | celloutsig_1_0z;
  assign celloutsig_0_3z = celloutsig_0_1z[4] ^ _02_;
  assign celloutsig_1_7z = _03_ ^ celloutsig_1_3z;
  reg [6:0] _13_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _13_ <= 7'h00;
    else _13_ <= { in_data[110:106], celloutsig_1_2z, celloutsig_1_1z };
  assign { _05_[6], _03_, _05_[4:3], _00_, _05_[1:0] } = _13_;
  reg [12:0] _14_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _14_ <= 13'h0000;
    else _14_ <= in_data[74:62];
  assign { _04_[12:11], _01_, _04_[9:2], _02_, _04_[0] } = _14_;
  assign celloutsig_0_1z = { in_data[59:54], celloutsig_0_0z } & in_data[13:7];
  assign celloutsig_1_10z = { celloutsig_1_2z, celloutsig_1_7z, _05_[6], _03_, _05_[4:3], _00_, _05_[1:0], celloutsig_1_8z, celloutsig_1_2z } >= { celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_0_5z = { _01_, celloutsig_0_3z, celloutsig_0_1z } && { in_data[48:41], celloutsig_0_3z };
  assign celloutsig_1_2z = in_data[172:163] && in_data[110:101];
  assign celloutsig_1_18z = ~ { in_data[176:172], celloutsig_1_14z, celloutsig_1_8z, celloutsig_1_12z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_13z, celloutsig_1_9z };
  assign celloutsig_1_5z = ~^ in_data[187:181];
  assign celloutsig_1_6z = ~^ { in_data[140:137], celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_1_9z = { _05_[3], _00_, _05_[1], celloutsig_1_3z } >> in_data[189:186];
  assign celloutsig_1_0z = ~((in_data[173] & in_data[123]) | in_data[186]);
  assign celloutsig_1_8z = ~((celloutsig_1_3z & celloutsig_1_7z) | celloutsig_1_6z);
  assign celloutsig_1_19z = ~((celloutsig_1_18z[8] & celloutsig_1_8z) | in_data[157]);
  assign celloutsig_1_11z = ~((celloutsig_1_10z & celloutsig_1_1z) | (celloutsig_1_1z & _05_[0]));
  assign celloutsig_1_12z = ~((celloutsig_1_8z & celloutsig_1_10z) | (celloutsig_1_11z & celloutsig_1_1z));
  assign celloutsig_1_14z = ~((celloutsig_1_0z & celloutsig_1_2z) | (celloutsig_1_9z[3] & celloutsig_1_10z));
  assign { _04_[10], _04_[1] } = { _01_, _02_ };
  assign { _05_[5], _05_[2] } = { _03_, _00_ };
  assign { out_data[142:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_4z, celloutsig_0_5z };
endmodule
