[2025-09-18 10:08:13] START suite=qualcomm_srv trace=srv362_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv362_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000003 cycles: 2654201 heartbeat IPC: 3.768 cumulative IPC: 3.768 (Simulation time: 00 hr 00 min 41 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 5059008 heartbeat IPC: 4.158 cumulative IPC: 3.953 (Simulation time: 00 hr 01 min 18 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 5059008 cumulative IPC: 3.953 (Simulation time: 00 hr 01 min 18 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 5059008 cumulative IPC: 3.953 (Simulation time: 00 hr 01 min 18 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 13671109 heartbeat IPC: 1.161 cumulative IPC: 1.161 (Simulation time: 00 hr 02 min 29 sec)
Heartbeat CPU 0 instructions: 40000005 cycles: 22388367 heartbeat IPC: 1.147 cumulative IPC: 1.154 (Simulation time: 00 hr 03 min 43 sec)
Heartbeat CPU 0 instructions: 50000007 cycles: 30740417 heartbeat IPC: 1.197 cumulative IPC: 1.168 (Simulation time: 00 hr 04 min 50 sec)
Heartbeat CPU 0 instructions: 60000009 cycles: 39463355 heartbeat IPC: 1.146 cumulative IPC: 1.163 (Simulation time: 00 hr 05 min 58 sec)
Heartbeat CPU 0 instructions: 70000011 cycles: 48044013 heartbeat IPC: 1.165 cumulative IPC: 1.163 (Simulation time: 00 hr 07 min 08 sec)
Heartbeat CPU 0 instructions: 80000011 cycles: 56444042 heartbeat IPC: 1.19 cumulative IPC: 1.168 (Simulation time: 00 hr 08 min 18 sec)
Heartbeat CPU 0 instructions: 90000011 cycles: 64901041 heartbeat IPC: 1.182 cumulative IPC: 1.17 (Simulation time: 00 hr 09 min 30 sec)
Heartbeat CPU 0 instructions: 100000015 cycles: 73348497 heartbeat IPC: 1.184 cumulative IPC: 1.171 (Simulation time: 00 hr 10 min 37 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv362_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000019 cycles: 81965293 heartbeat IPC: 1.161 cumulative IPC: 1.17 (Simulation time: 00 hr 11 min 49 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 85359392 cumulative IPC: 1.172 (Simulation time: 00 hr 12 min 59 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 85359392 cumulative IPC: 1.172 (Simulation time: 00 hr 12 min 59 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv362_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.172 instructions: 100000001 cycles: 85359392
CPU 0 Branch Prediction Accuracy: 91.59% MPKI: 14.85 Average ROB Occupancy at Mispredict: 27.64
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.2666
BRANCH_INDIRECT: 0.4146
BRANCH_CONDITIONAL: 12.54
BRANCH_DIRECT_CALL: 0.6786
BRANCH_INDIRECT_CALL: 0.5067
BRANCH_RETURN: 0.4352


====Backend Stall Breakdown====
ROB_STALL: 206962
LQ_STALL: 0
SQ_STALL: 608524


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 197.09174
REPLAY_LOAD: 93.34091
NON_REPLAY_LOAD: 18.230995

== Total ==
ADDR_TRANS: 21483
REPLAY_LOAD: 12321
NON_REPLAY_LOAD: 173158

== Counts ==
ADDR_TRANS: 109
REPLAY_LOAD: 132
NON_REPLAY_LOAD: 9498

cpu0->cpu0_STLB TOTAL        ACCESS:    1760081 HIT:    1754236 MISS:       5845 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1760081 HIT:    1754236 MISS:       5845 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 206.6 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    8020244 HIT:    6938260 MISS:    1081984 MSHR_MERGE:      88006
cpu0->cpu0_L2C LOAD         ACCESS:    6221543 HIT:    5412444 MISS:     809099 MSHR_MERGE:      14207
cpu0->cpu0_L2C RFO          ACCESS:     538611 HIT:     410192 MISS:     128419 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     328480 HIT:     200868 MISS:     127612 MSHR_MERGE:      73799
cpu0->cpu0_L2C WRITE        ACCESS:     920916 HIT:     913021 MISS:       7895 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      10694 HIT:       1735 MISS:       8959 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     359044 ISSUED:     209768 USEFUL:      14137 USELESS:       8846
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 38.85 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   14456838 HIT:    8100059 MISS:    6356779 MSHR_MERGE:    1522469
cpu0->cpu0_L1I LOAD         ACCESS:   14456838 HIT:    8100059 MISS:    6356779 MSHR_MERGE:    1522469
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.73 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30462129 HIT:   26895953 MISS:    3566176 MSHR_MERGE:    1482521
cpu0->cpu0_L1D LOAD         ACCESS:   16844712 HIT:   15095362 MISS:    1749350 MSHR_MERGE:     362111
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     581437 HIT:     346432 MISS:     235005 MSHR_MERGE:      87909
cpu0->cpu0_L1D WRITE        ACCESS:   13023920 HIT:   11452812 MISS:    1571108 MSHR_MERGE:    1032482
cpu0->cpu0_L1D TRANSLATION  ACCESS:      12060 HIT:       1347 MISS:      10713 MSHR_MERGE:         19
cpu0->cpu0_L1D PREFETCH REQUESTED:     861551 ISSUED:     581437 USEFUL:      33162 USELESS:      40861
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 22.69 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12097165 HIT:   10368065 MISS:    1729100 MSHR_MERGE:     870366
cpu0->cpu0_ITLB LOAD         ACCESS:   12097165 HIT:   10368065 MISS:    1729100 MSHR_MERGE:     870366
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.147 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28263660 HIT:   27059579 MISS:    1204081 MSHR_MERGE:     302734
cpu0->cpu0_DTLB LOAD         ACCESS:   28263660 HIT:   27059579 MISS:    1204081 MSHR_MERGE:     302734
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.208 cycles
cpu0->LLC TOTAL        ACCESS:    1176091 HIT:    1090536 MISS:      85555 MSHR_MERGE:       2937
cpu0->LLC LOAD         ACCESS:     794890 HIT:     768836 MISS:      26054 MSHR_MERGE:        409
cpu0->LLC RFO          ACCESS:     128419 HIT:      89159 MISS:      39260 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      53813 HIT:      38577 MISS:      15236 MSHR_MERGE:       2528
cpu0->LLC WRITE        ACCESS:     190010 HIT:     189621 MISS:        389 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       8959 HIT:       4343 MISS:       4616 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 120.6 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       4668
  ROW_BUFFER_MISS:      77556
  AVG DBUS CONGESTED CYCLE: 3.63
Channel 0 WQ ROW_BUFFER_HIT:       2040
  ROW_BUFFER_MISS:      37837
  FULL:          0
Channel 0 REFRESHES ISSUED:       7113

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       520242       416341        75811         5202
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            2          214          513          232
  STLB miss resolved @ L2C                0          352          624          745          146
  STLB miss resolved @ LLC                0          183          698         2136          845
  STLB miss resolved @ MEM                0            4          229         2073         2487

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             157212        54332      1132390       131406          690
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            1          236          134           69
  STLB miss resolved @ L2C                0          222          354           77            6
  STLB miss resolved @ LLC                0           41          350          531           74
  STLB miss resolved @ MEM                0            1           85          303          205
[2025-09-18 10:21:13] END   suite=qualcomm_srv trace=srv362_ap (rc=0)
