
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.037475                       # Number of seconds simulated
sim_ticks                                 37474834653                       # Number of ticks simulated
final_tick                               567039214590                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 257359                       # Simulator instruction rate (inst/s)
host_op_rate                                   325013                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2184258                       # Simulator tick rate (ticks/s)
host_mem_usage                               16923900                       # Number of bytes of host memory used
host_seconds                                 17156.78                       # Real time elapsed on the host
sim_insts                                  4415460738                       # Number of instructions simulated
sim_ops                                    5576183882                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      3037696                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      3190656                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1106560                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1658880                       # Number of bytes read from this memory
system.physmem.bytes_read::total              9000320                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6528                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      2811776                       # Number of bytes written to this memory
system.physmem.bytes_written::total           2811776                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        23732                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        24927                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         8645                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        12960                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 70315                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           21967                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                21967                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        37572                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     81059624                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        44403                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     85141296                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        47819                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     29528082                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        44403                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     44266506                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               240169705                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        37572                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        44403                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        47819                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        44403                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             174197                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          75031045                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               75031045                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          75031045                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        37572                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     81059624                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        44403                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     85141296                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        47819                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     29528082                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        44403                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     44266506                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              315200750                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                89867710                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31033258                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25460804                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2017539                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     12866258                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12080525                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3156733                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87111                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32017356                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170361108                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31033258                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15237258                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36602441                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10815384                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       8735456                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15661275                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       805772                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     86121457                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.431230                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.317243                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        49519016     57.50%     57.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3659532      4.25%     61.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3194566      3.71%     65.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3438316      3.99%     69.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3003017      3.49%     72.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1563019      1.81%     74.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1022872      1.19%     75.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2715930      3.15%     79.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        18005189     20.91%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     86121457                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.345322                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.895688                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33691078                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      8308326                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34810937                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       551360                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8759747                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5080012                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6621                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     202054277                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51076                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8759747                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35363747                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        4470342                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1103423                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33655348                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2768842                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     195195211                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         9423                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1747971                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       746974                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents            3                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    271161166                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    910110683                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    910110683                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       102901902                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33763                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17714                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7296959                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19249394                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10032601                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       240751                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      2872505                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         184036730                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33719                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147794726                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       288783                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     61174774                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    186883779                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1675                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     86121457                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.716120                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.906934                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     31910785     37.05%     37.05% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17958913     20.85%     57.91% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11824821     13.73%     71.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7610179      8.84%     80.47% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7595891      8.82%     89.29% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4421464      5.13%     94.43% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3389913      3.94%     98.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       750656      0.87%     99.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       658835      0.77%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     86121457                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1083456     69.89%     69.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            42      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        205635     13.26%     83.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       261133     16.84%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121579218     82.26%     82.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2015593      1.36%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15718823     10.64%     94.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8465070      5.73%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147794726                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.644581                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1550266                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010489                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    383549954                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    245246255                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143643748                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149344992                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       259587                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7037265                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          372                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1043                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2290928                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          569                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8759747                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        3695345                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       164924                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    184070449                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       292666                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19249394                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10032601                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17697                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        117779                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         6659                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1043                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1229177                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1135581                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2364758                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145207010                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14779144                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2587712                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            22992599                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20585620                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8213455                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.615786                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143787348                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143643748                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93701043                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261812720                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.598391                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.357893                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61652904                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2041985                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     77361710                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.582461                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.159461                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     32043913     41.42%     41.42% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20465516     26.45%     67.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8391900     10.85%     78.72% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4293793      5.55%     84.27% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3669958      4.74%     89.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1791641      2.32%     91.33% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1990341      2.57%     93.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1006042      1.30%     95.21% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3708606      4.79%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     77361710                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3708606                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           257727928                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          376917652                       # The number of ROB writes
system.switch_cpus0.timesIdled                  43409                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                3746253                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.898677                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.898677                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.112747                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.112747                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       655549544                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      197023886                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189486949                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                89867710                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        30440083                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     24736095                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2076819                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     12878700                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        11893992                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3215975                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        88254                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     30558125                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             168768195                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           30440083                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15109967                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             37134310                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11158875                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       7930484                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           22                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         14968278                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       894688                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     84658426                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.463357                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.290932                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        47524116     56.14%     56.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3259195      3.85%     59.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2642688      3.12%     63.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         6410322      7.57%     70.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1745168      2.06%     72.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2236967      2.64%     75.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1607042      1.90%     77.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          902789      1.07%     78.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        18330139     21.65%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     84658426                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.338721                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.877963                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        31969554                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      7745090                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         35705690                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       244286                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8993797                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5202521                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        42003                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     201803415                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        83337                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8993797                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        34312039                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1595477                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2684579                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         33550865                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3521661                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     194674416                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        35902                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1460249                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents      1091373                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         3908                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    272493867                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    908855474                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    908855474                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    167103863                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       105389926                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        40298                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        22840                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          9639545                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18164548                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9248040                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       144446                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2996862                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         184122888                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        38856                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        146282264                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       289337                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     63598791                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    194232574                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         6484                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     84658426                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.727911                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.883063                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     30401227     35.91%     35.91% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     17924875     21.17%     57.08% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11724369     13.85%     70.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8667208     10.24%     81.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7449597      8.80%     89.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3870003      4.57%     94.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3294711      3.89%     98.43% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       621130      0.73%     99.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       705306      0.83%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     84658426                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         856526     71.24%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             8      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        173014     14.39%     85.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       172774     14.37%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    121876588     83.32%     83.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2081603      1.42%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16186      0.01%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14527939      9.93%     94.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7779948      5.32%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     146282264                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.627751                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1202322                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008219                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    378714611                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    247761179                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    142562342                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     147484586                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       548015                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7166957                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2819                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          644                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2370135                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8993797                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         694081                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        81905                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    184161746                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       399178                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18164548                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9248040                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        22670                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         73244                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          644                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1242523                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1165813                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2408336                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    143961008                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13627615                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2321254                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21203431                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20307851                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7575816                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.601921                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             142656905                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            142562342                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         92912143                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        262314106                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.586358                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354202                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     97895490                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    120225123                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     63937790                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        32372                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2081301                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     75664629                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.588921                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.129548                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     30407758     40.19%     40.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     20519620     27.12%     67.31% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8349244     11.03%     78.34% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4690195      6.20%     84.54% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3834840      5.07%     89.61% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1557545      2.06%     91.67% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1852373      2.45%     94.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       929325      1.23%     95.34% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3523729      4.66%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     75664629                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     97895490                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     120225123                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              17875488                       # Number of memory references committed
system.switch_cpus1.commit.loads             10997587                       # Number of loads committed
system.switch_cpus1.commit.membars              16186                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17274138                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        108327098                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2447587                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3523729                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           256303813                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          377325362                       # The number of ROB writes
system.switch_cpus1.timesIdled                  48468                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                5209284                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           97895490                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            120225123                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     97895490                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.917996                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.917996                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.089329                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.089329                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       647653501                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      197018487                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      186195613                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         32372                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                89867710                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        32418775                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     26429358                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2163595                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     13700213                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12674429                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3493161                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        96096                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     32428710                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             178078042                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           32418775                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     16167590                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             39560502                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11502702                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5982614                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           20                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         16007563                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1048183                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     87284265                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.528340                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.290185                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        47723763     54.68%     54.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2615873      3.00%     57.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4896828      5.61%     63.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         4871874      5.58%     68.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         3026441      3.47%     72.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2404557      2.75%     75.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1507508      1.73%     76.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1413843      1.62%     78.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        18823578     21.57%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     87284265                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.360739                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.981558                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        33814436                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5920282                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         38003690                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       233671                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       9312179                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5484975                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          257                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     213658823                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1366                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       9312179                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        36268913                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1046984                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1507530                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         35735864                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      3412789                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     206032153                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           57                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1422154                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents      1043565                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    289279491                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    961224598                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    961224598                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    178939042                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       110340448                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        36674                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17619                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          9490824                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     19062680                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9739106                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       121513                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3366547                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         194244083                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        35237                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        154728663                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       302363                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     65682231                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    200939067                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples     87284265                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.772698                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.896551                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     30163962     34.56%     34.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     18882045     21.63%     56.19% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12485328     14.30%     70.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8176880      9.37%     79.86% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8613048      9.87%     89.73% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      4161551      4.77%     94.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3289084      3.77%     98.27% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       748065      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       764302      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     87284265                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         964556     72.48%     72.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        184041     13.83%     86.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       182114     13.69%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    129426126     83.65%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2078726      1.34%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17618      0.01%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14965579      9.67%     94.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      8240614      5.33%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     154728663                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.721738                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1330711                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008600                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    398374665                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    259961898                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    151191670                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     156059374                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       483368                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7397727                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         2042                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          347                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2349524                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       9312179                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         537556                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        92312                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    194279323                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       385703                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     19062680                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9739106                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17619                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         72144                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          347                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1353563                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1202519                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2556082                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    152681314                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     14281752                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2047349                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            22327024                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        21652631                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           8045272                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.698956                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             151238827                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            151191670                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         96364979                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        276559768                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.682380                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.348442                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    104213463                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    128317048                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     65962776                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        35237                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2189785                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     77972086                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.645679                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.146974                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     29815311     38.24%     38.24% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     21739330     27.88%     66.12% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9034044     11.59%     77.71% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4504376      5.78%     83.48% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4492233      5.76%     89.24% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1815281      2.33%     91.57% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1822678      2.34%     93.91% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       975567      1.25%     95.16% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3773266      4.84%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     77972086                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    104213463                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     128317048                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              19054534                       # Number of memory references committed
system.switch_cpus2.commit.loads             11664953                       # Number of loads committed
system.switch_cpus2.commit.membars              17618                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18521221                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        115603734                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2646497                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3773266                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           268478644                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          397877726                       # The number of ROB writes
system.switch_cpus2.timesIdled                  34164                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2583445                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          104213463                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            128317048                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    104213463                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.862343                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.862343                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.159632                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.159632                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       685862692                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      210020911                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      196271377                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         35238                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                89867710                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        31714932                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     25813849                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2118749                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     13530691                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits        12501503                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         3263964                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        93724                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     35057336                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             173232305                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           31714932                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     15765467                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             36400351                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles       10871871                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       6388517                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           31                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines         17136744                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       851760                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     86563058                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.464746                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.291847                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        50162707     57.95%     57.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1966827      2.27%     60.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         2562878      2.96%     63.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3854258      4.45%     67.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         3743904      4.33%     71.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2846999      3.29%     75.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1690444      1.95%     77.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2533005      2.93%     80.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        17202036     19.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     86563058                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.352907                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.927637                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        36213335                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      6268874                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         35089921                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       274344                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       8716583                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      5369224                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          261                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     207256900                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1341                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       8716583                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        38134837                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1086155                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      2387396                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         33397464                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      2840617                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     201216078                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          987                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       1228680                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       891092                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents            4                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    280395915                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    937077320                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    937077320                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    174355302                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps       106040562                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        42670                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        24045                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          8031500                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     18646648                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      9882686                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       192563                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      3307215                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         187014707                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        40507                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        150649111                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       282012                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     60790899                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    184883660                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         6467                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     86563058                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.740340                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.895558                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     30592348     35.34%     35.34% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     18858050     21.79%     57.13% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12198994     14.09%     71.22% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8289044      9.58%     80.79% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7758487      8.96%     89.76% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      4141284      4.78%     94.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      3049302      3.52%     98.06% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       914631      1.06%     99.12% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       760918      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     86563058                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         740409     69.20%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             5      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        152312     14.24%     83.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       177190     16.56%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    125359947     83.21%     83.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2128880      1.41%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        17020      0.01%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     14872319      9.87%     94.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      8270945      5.49%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     150649111                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.676343                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt            1069916                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007102                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    389213207                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    247846962                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    146424215                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     151719027                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       511848                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      7141299                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses         2195                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          888                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores      2508290                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked          521                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       8716583                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         649261                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        99889                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    187055219                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts      1287323                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     18646648                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      9882686                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        23487                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         75708                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          888                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1297330                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1193915                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2491245                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    147768729                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     14001229                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2880381                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            22090395                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        20697649                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           8089166                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.644292                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             146462623                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            146424215                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         94085334                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        264190731                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.629331                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.356127                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    102110614                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    125498085                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     61557375                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        34040                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2153694                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     77846475                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.612123                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.147116                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     30498162     39.18%     39.18% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     22144726     28.45%     67.62% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      8152045     10.47%     78.10% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4670072      6.00%     84.10% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3899020      5.01%     89.10% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1934617      2.49%     91.59% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1897994      2.44%     94.03% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       816788      1.05%     95.08% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3833051      4.92%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     77846475                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    102110614                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     125498085                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18879742                       # Number of memory references committed
system.switch_cpus3.commit.loads             11505349                       # Number of loads committed
system.switch_cpus3.commit.membars              17020                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          17999395                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        113119413                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2560656                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3833051                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           261068884                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          382832090                       # The number of ROB writes
system.switch_cpus3.timesIdled                  34176                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                3304652                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          102110614                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            125498085                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    102110614                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.880102                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.880102                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.136233                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.136233                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       664974062                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      202246182                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      191416762                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         34040                       # number of misc regfile writes
system.l20.replacements                         23743                       # number of replacements
system.l20.tagsinuse                             4096                       # Cycle average of tags in use
system.l20.total_refs                          550585                       # Total number of references to valid blocks.
system.l20.sampled_refs                         27839                       # Sample count of references to valid blocks.
system.l20.avg_refs                         19.777470                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            1.552362                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     1.585423                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3120.422016                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data           972.440198                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.000379                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000387                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.761822                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.237412                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        72668                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  72668                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           15288                       # number of Writeback hits
system.l20.Writeback_hits::total                15288                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        72668                       # number of demand (read+write) hits
system.l20.demand_hits::total                   72668                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        72668                       # number of overall hits
system.l20.overall_hits::total                  72668                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        23732                       # number of ReadReq misses
system.l20.ReadReq_misses::total                23743                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        23732                       # number of demand (read+write) misses
system.l20.demand_misses::total                 23743                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        23732                       # number of overall misses
system.l20.overall_misses::total                23743                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1523207                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   3990547307                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     3992070514                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1523207                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   3990547307                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      3992070514                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1523207                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   3990547307                       # number of overall miss cycles
system.l20.overall_miss_latency::total     3992070514                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           11                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        96400                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              96411                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        15288                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            15288                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           11                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        96400                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               96411                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           11                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        96400                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              96411                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.246183                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.246269                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.246183                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.246269                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.246183                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.246269                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 138473.363636                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 168150.484873                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 168136.735627                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 138473.363636                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 168150.484873                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 168136.735627                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 138473.363636                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 168150.484873                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 168136.735627                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4698                       # number of writebacks
system.l20.writebacks::total                     4698                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        23732                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           23743                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        23732                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            23743                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        23732                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           23743                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1398577                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   3720239719                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   3721638296                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1398577                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   3720239719                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   3721638296                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1398577                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   3720239719                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   3721638296                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.246183                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.246269                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.246183                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.246269                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.246183                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.246269                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 127143.363636                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 156760.480322                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 156746.758876                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 127143.363636                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 156760.480322                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 156746.758876                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 127143.363636                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 156760.480322                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 156746.758876                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         24941                       # number of replacements
system.l21.tagsinuse                             4096                       # Cycle average of tags in use
system.l21.total_refs                          366163                       # Total number of references to valid blocks.
system.l21.sampled_refs                         29037                       # Sample count of references to valid blocks.
system.l21.avg_refs                         12.610221                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           37.320381                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     2.443600                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  2661.020641                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          1395.215378                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.009111                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000597                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.649663                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.340629                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        46392                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  46392                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           13773                       # number of Writeback hits
system.l21.Writeback_hits::total                13773                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        46392                       # number of demand (read+write) hits
system.l21.demand_hits::total                   46392                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        46392                       # number of overall hits
system.l21.overall_hits::total                  46392                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        24927                       # number of ReadReq misses
system.l21.ReadReq_misses::total                24940                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        24927                       # number of demand (read+write) misses
system.l21.demand_misses::total                 24940                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        24927                       # number of overall misses
system.l21.overall_misses::total                24940                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1709497                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   4305308871                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     4307018368                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1709497                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   4305308871                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      4307018368                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1709497                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   4305308871                       # number of overall miss cycles
system.l21.overall_miss_latency::total     4307018368                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        71319                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              71332                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        13773                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            13773                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        71319                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               71332                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        71319                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              71332                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.349514                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.349633                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.349514                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.349633                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.349514                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.349633                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 131499.769231                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 172716.687568                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 172695.203208                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 131499.769231                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 172716.687568                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 172695.203208                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 131499.769231                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 172716.687568                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 172695.203208                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                4294                       # number of writebacks
system.l21.writebacks::total                     4294                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        24927                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           24940                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        24927                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            24940                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        24927                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           24940                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1555457                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   4015720825                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   4017276282                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1555457                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   4015720825                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   4017276282                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1555457                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   4015720825                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   4017276282                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.349514                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.349633                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.349514                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.349633                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.349514                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.349633                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 119650.538462                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 161099.242789                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 161077.637610                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 119650.538462                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 161099.242789                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 161077.637610                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 119650.538462                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 161099.242789                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 161077.637610                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          8662                       # number of replacements
system.l22.tagsinuse                             4096                       # Cycle average of tags in use
system.l22.total_refs                          293744                       # Total number of references to valid blocks.
system.l22.sampled_refs                         12758                       # Sample count of references to valid blocks.
system.l22.avg_refs                         23.024298                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           84.418625                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     4.088628                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  2531.166869                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          1476.325878                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.020610                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000998                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.617961                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.360431                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        31953                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  31953                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           10180                       # number of Writeback hits
system.l22.Writeback_hits::total                10180                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        31953                       # number of demand (read+write) hits
system.l22.demand_hits::total                   31953                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        31953                       # number of overall hits
system.l22.overall_hits::total                  31953                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         8645                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 8659                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         8645                       # number of demand (read+write) misses
system.l22.demand_misses::total                  8659                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         8645                       # number of overall misses
system.l22.overall_misses::total                 8659                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      1947536                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   1391580989                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     1393528525                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      1947536                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   1391580989                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      1393528525                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      1947536                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   1391580989                       # number of overall miss cycles
system.l22.overall_miss_latency::total     1393528525                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        40598                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              40612                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        10180                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            10180                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        40598                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               40612                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        40598                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              40612                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.212942                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.213213                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.212942                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.213213                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.212942                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.213213                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 139109.714286                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 160969.460844                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 160934.117681                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 139109.714286                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 160969.460844                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 160934.117681                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 139109.714286                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 160969.460844                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 160934.117681                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                4639                       # number of writebacks
system.l22.writebacks::total                     4639                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         8645                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            8659                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         8645                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             8659                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         8645                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            8659                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      1788916                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   1292999038                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   1294787954                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      1788916                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   1292999038                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   1294787954                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      1788916                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   1292999038                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   1294787954                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.212942                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.213213                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.212942                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.213213                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.212942                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.213213                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 127779.714286                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 149566.111972                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 149530.887400                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 127779.714286                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 149566.111972                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 149530.887400                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 127779.714286                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 149566.111972                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 149530.887400                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                         12975                       # number of replacements
system.l23.tagsinuse                      4095.982181                       # Cycle average of tags in use
system.l23.total_refs                          392986                       # Total number of references to valid blocks.
system.l23.sampled_refs                         17071                       # Sample count of references to valid blocks.
system.l23.avg_refs                         23.020678                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           87.368535                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst     2.951842                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  2750.803602                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          1254.858203                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.021330                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.000721                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.671583                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.306362                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999996                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data        40368                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  40368                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks           23880                       # number of Writeback hits
system.l23.Writeback_hits::total                23880                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data        40368                       # number of demand (read+write) hits
system.l23.demand_hits::total                   40368                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data        40368                       # number of overall hits
system.l23.overall_hits::total                  40368                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data        12956                       # number of ReadReq misses
system.l23.ReadReq_misses::total                12969                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data            4                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                  4                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data        12960                       # number of demand (read+write) misses
system.l23.demand_misses::total                 12973                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data        12960                       # number of overall misses
system.l23.overall_misses::total                12973                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      3243249                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   1908032940                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     1911276189                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data       383067                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total       383067                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      3243249                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   1908416007                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      1911659256                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      3243249                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   1908416007                       # number of overall miss cycles
system.l23.overall_miss_latency::total     1911659256                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        53324                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              53337                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks        23880                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total            23880                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data            4                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total                4                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        53328                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               53341                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        53328                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              53341                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.242968                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.243152                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.243024                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.243209                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.243024                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.243209                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 249480.692308                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 147270.217660                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 147372.672450                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data 95766.750000                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total 95766.750000                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 249480.692308                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 147254.321528                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 147356.760657                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 249480.692308                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 147254.321528                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 147356.760657                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                8336                       # number of writebacks
system.l23.writebacks::total                     8336                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data        12956                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total           12969                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data            4                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total             4                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data        12960                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total            12973                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data        12960                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total           12973                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      3094716                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data   1760145690                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total   1763240406                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data       337028                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total       337028                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      3094716                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data   1760482718                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total   1763577434                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      3094716                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data   1760482718                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total   1763577434                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.242968                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.243152                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.243024                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.243209                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.243024                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.243209                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 238055.076923                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 135855.641402                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 135958.085126                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data        84257                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total        84257                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 238055.076923                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 135839.715895                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 135942.143991                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 238055.076923                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 135839.715895                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 135942.143991                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               550.996461                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015668925                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1843319.283122                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    10.996461                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.017623                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.883007                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15661264                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15661264                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15661264                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15661264                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15661264                       # number of overall hits
system.cpu0.icache.overall_hits::total       15661264                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1574577                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1574577                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1574577                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1574577                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1574577                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1574577                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15661275                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15661275                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15661275                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15661275                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15661275                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15661275                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 143143.363636                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 143143.363636                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 143143.363636                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 143143.363636                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 143143.363636                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 143143.363636                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1534207                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1534207                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1534207                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1534207                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1534207                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1534207                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 139473.363636                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 139473.363636                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 139473.363636                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 139473.363636                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 139473.363636                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 139473.363636                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 96400                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191875783                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 96656                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1985.140943                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.485881                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.514119                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.915960                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.084040                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11611584                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11611584                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709412                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709412                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16943                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16943                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19320996                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19320996                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19320996                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19320996                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       363773                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       363773                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          113                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          113                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       363886                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        363886                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       363886                       # number of overall misses
system.cpu0.dcache.overall_misses::total       363886                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  20685731327                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  20685731327                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     11891143                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     11891143                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  20697622470                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  20697622470                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  20697622470                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  20697622470                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11975357                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11975357                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16943                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16943                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19684882                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19684882                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19684882                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19684882                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.030377                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.030377                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000015                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000015                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018486                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018486                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018486                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018486                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 56864.394353                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 56864.394353                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 105231.353982                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 105231.353982                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 56879.414075                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 56879.414075                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 56879.414075                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 56879.414075                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        15288                       # number of writebacks
system.cpu0.dcache.writebacks::total            15288                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       267373                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       267373                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          113                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          113                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       267486                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       267486                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       267486                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       267486                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        96400                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        96400                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        96400                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        96400                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        96400                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        96400                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   4590917410                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   4590917410                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   4590917410                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   4590917410                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   4590917410                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   4590917410                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008050                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008050                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004897                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004897                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004897                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004897                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 47623.624585                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 47623.624585                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 47623.624585                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 47623.624585                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 47623.624585                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 47623.624585                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996629                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1020049016                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2056550.435484                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996629                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020828                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     14968261                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       14968261                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     14968261                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        14968261                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     14968261                       # number of overall hits
system.cpu1.icache.overall_hits::total       14968261                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2368988                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2368988                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2368988                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2368988                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2368988                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2368988                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     14968278                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     14968278                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     14968278                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     14968278                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     14968278                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     14968278                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 139352.235294                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 139352.235294                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 139352.235294                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 139352.235294                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 139352.235294                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 139352.235294                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1722497                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1722497                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1722497                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1722497                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1722497                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1722497                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 132499.769231                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 132499.769231                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 132499.769231                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 132499.769231                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 132499.769231                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 132499.769231                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 71319                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               180965435                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 71575                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2528.333007                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.700482                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.299518                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.901174                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.098826                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10347883                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10347883                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6845529                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6845529                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        22277                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        22277                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16186                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16186                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17193412                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17193412                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17193412                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17193412                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       157095                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       157095                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       157095                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        157095                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       157095                       # number of overall misses
system.cpu1.dcache.overall_misses::total       157095                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  12721127656                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  12721127656                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  12721127656                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  12721127656                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  12721127656                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  12721127656                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10504978                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10504978                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6845529                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6845529                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        22277                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        22277                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16186                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16186                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17350507                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17350507                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17350507                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17350507                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014954                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014954                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.009054                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009054                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.009054                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009054                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 80977.291804                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 80977.291804                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 80977.291804                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 80977.291804                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 80977.291804                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 80977.291804                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        13773                       # number of writebacks
system.cpu1.dcache.writebacks::total            13773                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        85776                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        85776                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        85776                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        85776                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        85776                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        85776                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        71319                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        71319                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        71319                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        71319                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        71319                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        71319                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   4668946611                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   4668946611                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   4668946611                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   4668946611                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   4668946611                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   4668946611                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006789                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006789                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004110                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004110                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004110                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004110                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 65465.676902                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 65465.676902                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 65465.676902                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 65465.676902                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 65465.676902                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 65465.676902                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.997807                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1018967420                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2200793.563715                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.997807                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022432                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741984                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     16007546                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       16007546                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     16007546                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        16007546                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     16007546                       # number of overall hits
system.cpu2.icache.overall_hits::total       16007546                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2706190                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2706190                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2706190                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2706190                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2706190                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2706190                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     16007563                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     16007563                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     16007563                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     16007563                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     16007563                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     16007563                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 159187.647059                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 159187.647059                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 159187.647059                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 159187.647059                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 159187.647059                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 159187.647059                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      1967206                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      1967206                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      1967206                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      1967206                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      1967206                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      1967206                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 140514.714286                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 140514.714286                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 140514.714286                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 140514.714286                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 140514.714286                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 140514.714286                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 40598                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               170387072                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 40854                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4170.633769                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.900272                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.099728                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.905860                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.094140                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10897146                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10897146                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7354924                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7354924                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17619                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17619                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17619                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17619                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     18252070                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        18252070                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     18252070                       # number of overall hits
system.cpu2.dcache.overall_hits::total       18252070                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       104891                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       104891                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       104891                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        104891                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       104891                       # number of overall misses
system.cpu2.dcache.overall_misses::total       104891                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   7030216127                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   7030216127                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   7030216127                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   7030216127                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   7030216127                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   7030216127                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     11002037                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     11002037                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7354924                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7354924                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17619                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17619                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17619                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17619                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     18356961                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     18356961                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     18356961                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     18356961                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009534                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009534                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005714                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005714                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005714                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005714                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 67024.016617                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 67024.016617                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 67024.016617                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 67024.016617                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 67024.016617                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 67024.016617                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        10180                       # number of writebacks
system.cpu2.dcache.writebacks::total            10180                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        64293                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        64293                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        64293                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        64293                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        64293                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        64293                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        40598                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        40598                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        40598                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        40598                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        40598                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        40598                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   1602792572                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   1602792572                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   1602792572                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   1602792572                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   1602792572                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   1602792572                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003690                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003690                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002212                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002212                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002212                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002212                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 39479.594364                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 39479.594364                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 39479.594364                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 39479.594364                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 39479.594364                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 39479.594364                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.996896                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1020360148                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2057177.717742                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.996896                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020828                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     17136727                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       17136727                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     17136727                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        17136727                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     17136727                       # number of overall hits
system.cpu3.icache.overall_hits::total       17136727                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           17                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           17                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           17                       # number of overall misses
system.cpu3.icache.overall_misses::total           17                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      4589248                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      4589248                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      4589248                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      4589248                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      4589248                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      4589248                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     17136744                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     17136744                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     17136744                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     17136744                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     17136744                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     17136744                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 269955.764706                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 269955.764706                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 269955.764706                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 269955.764706                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 269955.764706                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 269955.764706                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            4                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            4                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            4                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      3264395                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      3264395                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      3264395                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      3264395                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      3264395                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      3264395                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 251107.307692                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 251107.307692                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 251107.307692                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 251107.307692                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 251107.307692                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 251107.307692                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 53328                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               174491497                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 53584                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3256.410440                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.236326                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.763674                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.911079                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.088921                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     10651726                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       10651726                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7335572                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7335572                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        18018                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        18018                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        17020                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        17020                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     17987298                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        17987298                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     17987298                       # number of overall hits
system.cpu3.dcache.overall_hits::total       17987298                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       134745                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       134745                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         3750                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         3750                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       138495                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        138495                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       138495                       # number of overall misses
system.cpu3.dcache.overall_misses::total       138495                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   8944721588                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   8944721588                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    472867794                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    472867794                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   9417589382                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   9417589382                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   9417589382                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   9417589382                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     10786471                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     10786471                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7339322                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7339322                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        18018                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        18018                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        17020                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        17020                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     18125793                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     18125793                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     18125793                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     18125793                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012492                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012492                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000511                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000511                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.007641                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007641                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.007641                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007641                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 66382.586278                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 66382.586278                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 126098.078400                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 126098.078400                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 67999.490104                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 67999.490104                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 67999.490104                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 67999.490104                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      2367200                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             22                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets       107600                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        23880                       # number of writebacks
system.cpu3.dcache.writebacks::total            23880                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        81421                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        81421                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         3746                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         3746                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        85167                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        85167                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        85167                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        85167                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        53324                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        53324                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            4                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            4                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        53328                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        53328                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        53328                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        53328                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   2249635500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   2249635500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       387067                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       387067                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   2250022567                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   2250022567                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   2250022567                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   2250022567                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004944                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004944                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002942                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002942                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002942                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002942                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 42188.048533                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 42188.048533                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 96766.750000                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 96766.750000                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 42192.142345                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 42192.142345                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 42192.142345                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 42192.142345                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
