* Z:\mnt\design.r\spice\examples\AD8665.asc
V1 +V 0 8
Vin IN 0 SINE(0 1 1K)
R1 N001 0 10K
R2 OUT N001 10K
V2 -V 0 -8
Rload OUT 0 10K
? Missing component
.tran 10m
.lib ADI1.lib
.backanno
.end
