
`timescale 1ns / 10ps

module test;




wire [7:0]  segments;

reg [3:0]  bcd;



sevensegmentdecoder top(bcd, segments); 
 

`ifdef verilog

 //please enter any additional verilog stimulus in the /home/mbax3jp2/Cadence/COMP12111/sevensegmentdecoder_run1/testfixture.verilog file
`include 
     "/home/mbax3jp2/Cadence/COMP12111/sevensegmentdecoder_run1/testfixture.verilog"
     
`endif

endmodule 
