datapath scheduling multiple supply voltages level converters present algorithm called mover multiple operating voltage energy reduction minimize datapath energy dissipation use multiple supply voltages single voltage design critical path length clock period number control steps limit minimization voltage power multiple supply voltages permit localized voltage reductions take remaining schedule slack mover initially finds one minimum voltage entire datapath determines second voltage operations still schedule slack new voltages con introduced minimized schedule slack remains mover exercised variety dsp datapath examples energy savings ranged 0 50 comparing dual single voltage results benefit going two three voltages never exceeded 15 power supply costs reflected savings simple analysis shows energy savings achieved even relatively inefficient dcdc converters datapath resource requirements found vary greatly respect number supplies area penalties ranged 0 170 implications multiple voltage design ic layout power supply requirements discussed b introduction great deal current research motivated need decreased power dissipation satisfying requirements increased computing capacity portable earlier abbreviated version work reported proceedings 1997 ieee international symposium circuits systems hong kong research supported part arpa f3361595c1625 nsf career award 9501869mip assert program daah049610222 ibm attlucent rockwell authors address school electrical computer engineering purdue university west lafayette indiana 479071285 usa permission make digital hard copies part work personal classroom use granted without fee provided copies made distributed profit direct commercial advantage copies show notice first page initial screen display along full citation copyrights components work owned others acm must honored abstracting credit permitted copy otherwise republish post servers redistribute lists use component work works requires prior specific permission andor fee permissions may requested publications dept acm inc 1515 broadway new york ny 10036 usa fax 1 212 8690481 permissionsacmorg c 1997 association computing machinery inc systems battery life primary constraint power however even nonportable systems scientific workstations power still serious constraint due limits heat dissipation one design technique promises substantial power reduction voltage scaling term voltage scaling refers tradeoff supply voltage circuit area cmos device parameters achieve reduced power dissipation maintaining circuit performance dominant source power dissipation conventional cmos circuit due charging discharging circuit capacitances switching static cmos switching power proportional dd rabaey 1996 relationship provides strong incentive lower supply voltage especially since changes design parameter achieve linear savings respect parameter change penalty voltage reduction loss circuit performance propagation delay cmos approximately proportional vdd rabaey 1996 vt transistor threshold voltage variety techniques applied compensate loss performance respect v dd including reduction threshold voltages increasing transistor widths optimizing device technology lower supply voltage shortening critical paths data path means parallel architectures pipelining data path designs benefit voltage scaling even without changes device technologies algorithm transformations scheduling techniques used increase latency available data path operations increased latency allows operation execute lower supply voltage without violating schedule constraints architecturedriven voltage scaling name applied approach number researchers developed systems proposed methods incorporate architecture driven voltage scaling chandrakasan et al 1995 raghunathan jha 1994 raghunathan jha 1995 goodby et al 1994 kumar et al 1995 sanmartin knight 1995 raje sarrafzadeh 1995 gebotys 1995 hyper lp chandrakasan et al 1995 system applies transformations data flow graph algorithm optimize low power systems accept algorithm given apply variety techniques scheduling module selection resource binding etc minimize power dissipation systems mentioned try exploit parallelism algorithm shorten critical paths reduced supply voltages used systems chandrakasan et al 1995 raghunathan jha 1994 raghunathan jha 1995 goodby et al 1994 kumar et al 1995 gebotys 1995 also minimize switched capacitance data path voltage scaling approaches require ic operate single supply voltage although substantial energy savings realized single minimum supply voltage one cannot always take full advantage available schedule slack reduce voltage nonuniform path lengths fixed clock period fixed number control steps result schedule slack fully exploited figure provides examples type bottleneck nonuniform path lengths critical longest path determines minimum supply voltage even though shorter path could execute still lower voltage meet timing constraints clock period bottleneck operations use part clock period slack within clock periods goes waste additional voltages would permit operations use entire clock period finally fixed number control steps resulting fixed clock period latency constraint may lead unused clock cycles sequence operations match number available clock cycles a3 unused slack unused slack a3 unused slack nonuniform path length period number control steps a3 a4fig 1 examples scheduling bottlenecks literature multiple voltage synthesis limited changing publications address topic include raje sarrafzadeh 1995 gebotys 1995 johnson roy 1996 raje sarrafzadeh raje sarrafzadeh 1995 schedule data path assign voltages data path operators minimize power given predetermined set supply voltages logic level conversions explicitly modeled formulation gebotys gebotys 1995 used integer programming approach scheduling partitioning vlsi system across multiple chips operating different supply voltages johnson johnson roy 1996 used integer program choose voltages list candidates schedule datapath operations model logic level conversions assign voltages operation chang pedram chang pedram 1996 address nearly problem applying dynamic programming approach optimize nonpipelined datapaths modified list scheduler handle functionally pipelined datapaths 2 datapath specifications datapath specified form data flow graph dfg vertex represents operation arc represents data flow latency constraint dfg representation similar sequencing graph representation described demicheli demicheli 1994 except hierarchical conditional graph entities supported dfg directed acyclic graph gv e vertex set v edge set vertex corresponds onetoone operator data path edge corresponds onetoone dependency two operators data flow latency constraint associated vertex attribute specifies operator type adder multiplier null operation op associated edge attribute indicates latency constraint start times source destination operations positive value indicates minimum delay operation start times magnitude negative value specifies maximum allowable delay destination source figure 2 provides simple example datapath specification defines elements dfg notation maximum latency 1 sample period data flow min latency clock cycles adder 2s complement multiplier source sink fig 2 sample datapath specification key notation two types noops used refer transitive non noops term transitive used indicate noop propagates signals without delay cost neither type noop introduces delay power dissipation serve vertices dfg latency constraints attached transitive noop treated signals logic levels propagated noop 3 mover scheduling algorithm mover generate schedule select user specified number supply voltage levels assign voltages operation mover uses ilp method evaluate feasibility candidate supply voltage selections partition operations among different power supplies produce minimum area schedule latency constraints voltages selected algorithm proceeds several phases first mover determines maximum minimum bounds time window operation must execute searches minimum single supply voltage next mover partitions datapath operations two groups assigned higher supply voltage assigned lower supply voltage high voltage group initially fixed voltage somewhat minimum single voltage mover searches minimum voltage lower group voltage lower group fixed new minimum voltage upper group sought find three supply schedule partition lower voltage group search new minimum voltages bottom middle upper groups 31 ilp formulation core mover integer linear program ilp used repeatedly evaluate possible supply voltages partition operations different power supplies produce schedule minimizes resource usage case mover analyzes dfg generates collection linear inequalities represent precedence constraints timing constraints resource constraints datapath scheduled weighted sum energy dissipation operation used optimization objective partitioning operations evaluating feasibility supply voltage weighted sum resource usage serves optimization objective minimizing resources inequalities objective function packed matrix coefficients fed ilp program solver cplex mover interprets results cplex annotates dfg indicate schedule times voltage assignments architectural model assumed mover depicted figure 3 operator outputs registers operator output feeds one register register operates voltage operator supplying input level conversions needed performed operator inputs operator operator operator register level converter fig 3 mover architectural model movers ilp formulation works dfg voltage assignments operations may already fixed operations already fixed voltage formulation chooses two closely spaced voltages minimize energy voltages chosen close enough together level conversions one ignored consequently level conversions need accounted operations fixed different voltages interfaces fixed unfixed operations 32 ilp decision variables three categories decision variables used mover ilp formulation one set variables form x ils indicates start time supply voltage assignment operator already fixed particular supply voltage x begins execution clock cycle l using supply voltage condition x ils equal zero supply voltage selection limited two values selects lower selects higher candidate voltage another set variables x il indicates start time operations supply voltage fixed x indicates operation starts clock cycle l condition x il equal zero last group variables ms indicates allocation operator resources possible supply voltage ms greater equal number resources type allocated supply voltage case integer range 1 fixed supplies corresponds new candidate supply voltages 2 corresponds supply voltages already fixed 33 objective functions objective function equation 1 estimates energy required one execution data path function voltage assigned operation consider energy expression split two parts first nested summation counts total energy contribution associated operations already fixed supply voltage second nested summation counts total energy contribution operations already fixed particular supply voltage operation j fixed supply voltage eg first nested summation accumulates energy operation j onrgj register output operation j rnrgs j fanout j level conversions required input index supply voltage assigned operation j fanout j fanout capacitive load operation j c reg input capacitance register operation output connected decision variables x jls used select lookup table values operator register level conversion energy added total energy must sum candidate supply voltages j clock cycles l possible execution time window r j operation j e conv set dfg arcs may require level conversion depending voltage assignments v oper set dfg vertices noops v fix set dfg vertices operations fixed particular voltage v free set vertices previously fixed voltage operation j fixed supply voltage accumulate energy operation register level conversion difference expression free operations voltages expression constants determined prior solving ilp formulation consequently index j removed summation decision variable x j2vfree voper x jls theta j2vfix voper x jl theta conversion energy input free fixed operations respectively c input capacitance operation ijij2econv i2vfix ijij2econv i2vfree cnrg fix ijij2econv i2vfix ijij2econv i2vfree equation 4 objective function used minimizing resource usage ms indicates minimum number operators type supply voltage needed implement datapath operation type considered area aream oper represents set operation types excluding noops summation accumulates estimate total circuit resources required implement datapath m2moper aream theta ms 4 34 ilp constraint inequalities equation 5 guarantees one start time l assigned operation supply voltage already fixed equation 6 guarantees one start time l supply voltage assigned operation supply voltage assignment equation 7 guarantees voltage transitive noop j matches voltage operations supplying input transitive noop v trnoop set vertices dfg corresponding transient noops e set arcs dfg l equation 8 enforces precedence constraints specified dfg simplified versions constraint used source destination operations fixed voltage constraint adaptation structured precedence constraint shown gebotys gebotys 1992 produce facets scheduling polytope arc j latency lat ij 0 specifies minimum latency start operation start operation j equation 8 defines set precedence constraint inequalities corresponding dfg arcs source destination operations free fixed voltage simplified versions constraint used source destination operations fixed voltagex del l l 1 0 l 2 l equation 9 enforces maximum latency constraints specified dfg arc j latency lat ij 0 specifies maximum delay operation j operation equation 9 defines set maximum latency constraint inequalities corresponding arcs source destination operations fixed voltage simplified versions constraint used source destination operations fixed voltage remaining equations simplifications equation 9x l 2 lgammalat ij 1 equations 10 11 ensure resource usage time step exceed resource allocation given ms expressions left computes number operations type supply voltage executing concurrently clock cycle l ms indicates number type resources allocated supply voltage equation 10 enforces resource constraint enforces constraint fixed operations free operations allowed take one two candidate voltages resource constraints easily modified support functional pipelining sample period l samp combining left hand sides l l l l 1 lgammadel 1 ms l l 1 lgammadel 1 ms 11 table voltage search algorithm 1 choose starting voltages v2 2 create matrix ilp constraint inequalities 3 obtain minimum energy solution inequalities solution provide schedule mapping v1 v2 operator energy estimate area estimate datapath 4a solution found operations assigned v1 choose new candidate voltages midway v1 v lo go step 2 else must little benefit assigning operations v1 fix operations v2 4b else problem infeasible choose new candidate voltages midway v2 vhi go step 2 equation 12 enforces user specified resource constraints maxresm represents total number resources type regardless voltage permitted left side expression accumulates number resources type allocated supply voltages total allowed exceed user specified number resources ms maxresm 8m 2 oper 12 35 voltage search mover searches continuous range voltages seeking minimum voltage one two three power supply design user must specify convergence threshold v conv used determine voltage selection acceptably close minimum let v hi v lo represent current upper lower bound supply voltage searching minimum single supply voltage operations initially considered free fixed voltage searching minimum set two three supply voltages mover considers one power supply time voltage fixed operations allocated supply voltage consideration table outlines voltage search algorithm 36 partitioning partitioning process mover takes free operations dfg allocates one two possible power supplies partitioning performed single minimum supply voltage known group operations supply voltage free operations choose two candidate supply voltages v v b one slightly v 1 slightly set ilp constraint inequalities obtain minimum energy schedule operations assigned v schedule slack available may several ways operations partitioned case optimal ilp solution maximize energy dissipation lower voltage group ie put energy hungry operations lower voltage group tend maximize benefit reducing voltage lower group given successful partition operations assigned v put lower supply voltage group operations assigned v b put higher supply voltage group partition fail operations allocated lower supply voltage operations allocated higher supply voltage ilp solver exceeds resource limit first situation indicates minimum single voltage could bit lower event mover lowers values v v b vconvand tries partition lowering v v b far leads completely infeasible ilp problem second situation indicates enough schedule slack available operations bear reduction voltage case mover terminates remedies third situation either increase resource time limits ilp solver make problem smaller 4 characterization datapath resources results presented paper make use four types circuit resources adder multiplier register level converter mover requires models energy delay type resource function supply voltage load capacitance average switching activity type resource simulated hspice using 08 micron mosis library models level 3 mos model energy dissipation worst case delay input capacitances measured simulation resources 16 bits wide load capacitance output 01pf input vectors generated provide 50 switching activities 41 datapath operators registers optimization operation energies delays scaled function voltage assignment evaluated energy dissipation e operator register scales respect supply voltage table ii nominal energy delay values used mover resource energy dc energy delay delay cin type pj pjpf ns nspf pf adder 84 200 120 35 0021 multiplier 2966 200 185 333 0095 register 312 200 048 225 0045 energy dissipation operator register measured nominal supply voltage v 0 delay operator register scale respect supply voltage theta p0 propagation delay measured nominal supply voltage v 0 energy delay scaling factors derived directly cmos energy delay equations described rabaey rabaey 1996 energy delay also scaled linearly respect estimated load capacitance output signals table ii gives model parameters used mover type resource note register delay given propagation time relative clock edge register setup time treated part datapath operator delays 42 level conversion whenever one resource drive input another resource operating higher voltage level conversion needed interface four alternatives considered accomplish omit level converter use chain inverters successively higher voltages use active passive pullup use differential cascode voltage switch dcvs circuit level converter chandrakasan et al 1994 usami horowitz 1995 omit level converter stepdown conversions use dcvs circuit stepup conversions given appropriate transistor sizes circuit exhibits static current paths operate full 15v 50v range input output supply voltages model needed could accurately indicate power dissipation propagation delay dcvs level converter function input logic supply voltage v 1 output logic supply voltage v 2 load capacitance circuit studied analytically hspice simulation results determine suitable form model equations coefficients equations calibrated model equations would produce families curves closely matching simulation results v 1 ranging 15v 5v ranges supply voltages level converter needed typical energy dissipation level converter found order 5 15pj per switching event per bit given 01pf load typical propagation delays range approximately 1ns level conversions 33v 5v 24v 33v propagation delays become large input voltage level converter falls towards 2v 25v 5v conversion delay 25ns 2v 5v conversion delay nearly 5ns transistors 08u length 40u width except noted m2n m3n m1n fig 4 dcvs level converter 5 results 51 datapath examples ilp schedule optimization results presented six example data paths four point fft fft4 5th order elliptic wave filter benchmark ellip rao 1992 6th order autoregressive lattice filter lattice frequency sampled filter fsamp three 2nd order stages one 1st order stage direct form 9 tap linear phase fir filter lfir9 5th order statespace realization iir filter ssiir fft data path complex signal paths split real imaginary data flows data paths signals modeled noncomplex integer values data flows taken 16 bits wide switching activities nodes assumed 50 ie probability transition selected 1 bit signal 50 one sample interval example modeled one sample period data flow latency constraints specified feedback signals loops start finish within sample period completely unrolled loops spanning multiple sample periods broken data flow passing one sample period next represented input output nodes dfg connected backward arc specify maximum latency constraint input output 20ns clock specified examples latency constraints specified data introduction interval equals maximum delay input output data path 52 mover results figure presents energy reduction results leftmost column identifies particular datapath topology indicates number operations additions name latclks x 1 2 3 min datapath max max voltages exechost min latunlim resources energy ratio vs 1 supply energy adds nr nr 0271 23 36 0231 1144 23 36 0401 1148 23 36 0481 1233 19 24 36 0721 1235 26 adds 23 36 1532 2206 19 24 36 2652 2181 23 36 3432 1631 19 24 36 5302 1600 23 36 3772 1963 nr nr nr 6022 23 36 5062 1237 nr nr nr 1012 adds 35 49 0722 13904 mults 30 35 49 1402 12538 nr nr nr 4102 30 35 49 6882 14342 23 30 36 5992 8480 14 adds 42 48 2281 15882 9 mults nr nr nr 4571 38 del 1111 36 2101 8828 24 30 36 8851 5401 23 30 36 9821 6263 24 30 6001 5768 16 30 30 9601 6191 8 adds 35 49 0721 6344 5 mults 30 35 49 1381 5683 8 del 88 36 0431 4923 23 36 0981 2415 23 30 36 1481 3434 24 30 1471 3213 16 30 31 2371 3717 adds 30 49 0521 15770 mults nr nr nr 0831 24 30 36 4671 6250 nr nr nr 1251 fig 5 multivoltage energy savings multiplications sample period delays performed one iteration data path max latclks specifies maximum latency equal data sample rate maximum number control steps clks given terms number clock cycles max specifies maximum numbers adder multiplier circuits permitted design values indicate unlimited resources permitted columns headed voltages 1 2 3 indicate supply voltages selected mover used fill voltage columns 2 3 cases one two supply voltage result presented string nr voltage columns 1 2 indicates solution two supply voltages could obtained nr three columns indicates solution three supply voltages could obtained exec column reports minutes execution time real cpu required obtain result number parenthesis identifies type machine used obtain result 1 indicates sparcserver 1000 4 processors 320mb ram 2 indicates sparc 5 64mb ram bar graph center represents normalized energy consumption test case energy result divided single supply voltage unlimited resource minimum latency result obtain normalized value single supply voltage results shown black bars results shown gray style presentation intended visually emphasize effect different latency resource supply voltage constraints energy estimate rightmost column presents absolute energy estimate units figure 6 presents area penalty results two columns meaning corresponding columns figure 5 exceptions bar graph area column right area value weighted sum minimum circuit resources required implement datapath schedule resources bits wide weighted follows adder1 multiplier16 register075 level converter015 weights proportional transistor count resource area value divided area estimate corresponding single voltage result single voltage result shown black bar two three voltage results shown gray 53 observations preceding results permit several observations made regarding effect latency circuit resource supply voltage constraints energy savings area costs execution time primary objective minimize energy dissipation use multiple voltages especially interested comparison multiple supply voltage results minimum single supply voltage results energy savings ranging 0 50 observed comparing multiple single voltage results estimated area penalties ranged slight improvement 170 increase area actual area penalties could higher since estimate considers number circuit resources used clear correlation energy savings area penalty looking complete set results sometimes substantial energy savings achieved minimal increased circuit resources times even small energy savings incurred large area cost name latclks x 1 2 3 area ratio vs 1 supply adder1 area adds nr nr 23 36 304 23 36 304 23 36 228 19 24 36 228 44 12 23 14 26 adds 23 36 1265 19 24 36 128 23 36 133 19 24 36 169 23 36 1285 19 24 36 23 36 118 19 24 36 adds 35 49 888 mults 30 35 49 8985 nr nr nr 30 35 49 391 23 30 36 4185 14 adds 42 48 1362 9 mults nr nr nr 1694 38 del 1111 36 8375 24 30 36 12015 23 30 36 8995 24 30 882 16 30 30 901 8 adds 35 49 948 5 mults 30 35 49 981 8 del 88 36 4275 23 36 873 23 30 36 47 24 30 4555 16 30 31 473 adds 30 49 174 mults nr nr nr 24 30 36 18175 nr nr nr fig 6 multivoltage area penalties consider impact latency constraints alone effects area energy easier observe cases multiple voltage area penalties greatest minimum latency unlimited resource test cases also observe increasing latency constraints always led lower energy given number supply voltages however effect latency constraints single vs multiple voltage tradeoff varied greatly one example another results multiple voltages favorable situations single supply voltage solution benefit increased latency perhaps due control step bottleneck illustrated earlier figure 1 effect resource constraints energy savings also relatively easy observe surprisingly resource constraints tended produce lowest area penalties reason area penalty resource constrained case sometimes minimum single supply solution require resources permitted energy estimates based resource constrained schedules consistently higher estimates based unlimited resource schedules results presented previously include energy area costs associated multiplexers would required support sharing functional units registers however analysis multiplexer requirements schedules indicated multiplexers would changed relative tradeoff number voltages energy dissipation circuit area cases energy area costs increased substantially 50 energy 108 area comparison one two three voltages always either similar earlier results shifted somewhat favor multiple voltages maximum energy savings 54 average 32 comparing two supply voltages one maximum area penalty 132 average 42 results three supply voltages best slightly better two supply results multiplexer costs estimated following manner simple greedy algorithm used assign functional unit operation register data value given resource binding determined fanin functional unit register assuming passgate multiplexer implementation estimated worst case capacitance signal paths total gate capacitance switched control lines relative circuit area function fanin data bus width single pass gate turned estimated add 5ff load data input bit 5ff control inputs multiplexer circuit area pass gate taken 007theta area one bit slice full adder multiplexer capacitances area added costs already used mover mover used generate new datapath schedule accounts costs cases supply voltages elevated slightly relative previous results order compensate increased propagation delays 6 design issues several design issues designer need take consideration multiple voltage design targeted fabrication particular effects multiple voltage operation ic layout power supply requirements considered section discuss issues identify improvements would allow mover completely take account 61 layout following ways multiple voltage design may affect ic layout 1 multiple supplies generated offchip additional power ground pins required 2 may necessary partition chip separate regions operations region operate supply voltage 3 kind isolation needed regions operated different voltages may limit voltage difference tolerated regions protection latchup may needed logic interfaces regions different voltage design rules routing may needed deal signals one voltage passing region another voltage isolation requirements different voltage regions probably adequately addressed increased use substrate contacts separate routing power ground increased minimum spacing routes example one signal 2v swing another 5v swing slightly increased spacing wells practices increase circuit area somewhat effect small comparison increased circuitry adders multipliers registers etc needed support parallel operations reduced supply voltages area isolation mitigated grouping together resources particular voltage common region isolation needed periphery region layout issues incorporated multiple voltage scheduling perhaps greatest impact related grouping operations particular supply voltage common region closely intermingled operations different voltages could lead complex routing regions increased need level conversions increased risk latchup assigning highly connected operations voltage could improve routing also lead fewer voltage regions chip less space lost isolation voltage regions fewer signals passing regions operating different voltages 62 circuit design circuit design issues still need addressed mover including alternative level converter designs control logic design alternative level converter designs combined register level converter considered dcvs converter design considered paper exhibit static power consumption short circuit energy problem delays energy also increase greatly input voltage level converter becomes small mover makes assumptions datapath control clocking convenient scheduling energy estimation require support control logic assumed entire control datapath accomplished selective clocking registers switching multiplexers require specially gated clocks register 63 power supplies implementing multiple voltage datapath decisions must made regarding voltages selected type power supply used regarding voltage selection must decide many supplies use determine whether nonstandard voltages acceptable regarding type power supply consider choice generating voltage onchip offchip choices depend largely application chip heat dissipation primary constraint voltages would generated chip dcdc conversion efficiency would low priority battery life bottleneck dcdc conversion efficiency determine whether multiple voltages reap energy savings simple analysis provides insight conditions new supply voltage could justified battery powered system would need dc dc converter obtain new voltage let represent efficiency dc dc converter efficiency easily described power output datapath divided power input dcdc converter model explicitly represent effect amount loading choice voltages converter efficiency trying determine degree converter efficiency needed order make new supply voltage viable conversely given dcdc converter known efficiency want know much voltage reduction needed justify use converter let ff represent fraction switched capacitance datapath allocated new supply voltage v 1 represents primary supply voltage represents new reduced supply voltage consideration e 1 represents energy dissipation datapath operating single supply voltage v 1 energy e 1 split portion ff representing circuitry run voltage v 2 remaining portion continue run new supply voltage v 2 introduced first term equation scaled factor v 2v 2 new datapath energy dissipation ignoring dcdc becomes however energy lost dcdc converter equals energy circuitry operating v 2 divided efficiency converter bit algebraic manipulation reveal system energy savings including converter losses function ff v 1 v 2 lost consider simple example let suppose 60 circuit operate voltage v 2 given ideal dcdc converter energy savings would 36 however converter efficiency considered savings drops half 17 breakeven point occurs 2 last example converter efficiency least 41 avoid losing energy practice breakeven point somewhat higher due logic level conversions required within datapath preceding analysis suggests dc dc converter exceedingly efficient order achieve energy savings voltage reduction merely 33v 30v dcdc converter efficiency would least 83 converter designs available easily exceed efficiency requirement stratakos et al stratakos et al 1994 designed dcdc converter achieves better 90 efficiency 6v 15v voltage reduction 7 conclusions paper presented mover tool reduces energy dissipation datapath design use multiple supply voltages area estimate produced based minimum number circuit resources required implement design one two three supply voltage designs generated consideration circuit designer user control latency constraints resource constraints total number control steps clock period voltage range number power supplies mover used examine tradeoff effects constraint energy area estimates mover iteratively searches voltage range minimum voltages feasible one two three supply solution exact ilp formulation used evaluate schedule feasibility voltage selection ilp formulation used determine operations assigned power supply mover exercised six different datapath specifications subjected variety latency resource power supply constraints total 70 test cases test cases modest size ranging 13 26 datapath operations 2 24 control steps results indicate datapath specifications benefit significantly use multiple voltages many cases energy reduced substantially going one two supply voltages improvements much 50 observed 2030 savings typical adding third supply produced relatively little improvement two supplies 15 improvement results mover comparable many cases better results obtained using mesvs minimum energy scheduling voltage selection ilp formulation presented johnson roy 1996 behavior respect latency resource supply voltage constraints similar mover mesvs improvement relative pure ilp formulation due fact ilp formulation could select discrete set voltages whereas mover select continuous range voltages acknowledgments would like thank james cutler programming work low power research group purdue anonymous reviewers critiques r optimizing power using transformations design portable systems energy minimization using multiple supply voltages synthesis optimization digital circuits optimal vlsi architectural synthesis area ilp model simultaneous scheduling partitioning low power system mapping microarchitectural synthesis performanceconstrained optimal selection supply voltages level conversions data path scheduling resource constraints digital integrated circuits behavioral synthesis low power iterative improvementalgorithm low power data path synthesis variable voltage scheduling fifth order elliptic wave filter benchmark clustered voltage scaling technique lowpower design tr optimal vlsi architectural synthesis powerprofiler clustered voltage scaling technique lowpower design variable voltage scheduling iterative improvement algorithm low power data path synthesis digital integrated circuits energy minimization using multiple supply voltages synthesis optimization digital circuits profiledriven behavioral synthesis lowpower vlsi systems optimal selection supply voltages level conversions data path scheduling resource constraints behavioral synthesis low power microarchitectural synthesis performanceconstrained lowpower vlsi designs ctr saraju p mohanty n ranganathan sunil k chappidi simultaneous peak average power minimization datapath scheduling dsp processors proceedings 13th acm great lakes symposium vlsi april 2829 2003 washington c usa tohru ishihara hiroto yasuura voltage scheduling problem dynamically variable voltage processors proceedings 1998 international symposium low power electronics design p197202 august 1012 1998 monterey california united states ling wang yingtao jiang henry selvaraj scheduling optimal voltage selection multiple supply voltages resource constraints integration vlsi journal v40 n2 p174182 february 2007 ali manzak chaitali chakrabarti low power scheduling scheme resources operating multiple voltages ieee transactions large scale integration vlsi systems v10 n1 p614 212002 ling wang yingtao jiang henry selvaraj scheduling partitioning schemes low power designs using multiple supply voltages journal supercomputing v35 n1 p93113 january 2006 dongxin wen ling wang yingtao jiang henry selvaraj power optimization simultaneous scheduling partitioning multiple voltages proceedings 7th wseas international conference mathematical methods computational techniques electrical engineering p156161 october 2729 2005 sofia bulgaria ashok kumar magdy bayoumi mohamed elgamel methodology low power scheduling resources operating multiple voltages integration vlsi journal v37 n1 p2962 february 2004 amitabh menon k nandy mahesh mehendale multivoltage scheduling voltagepartitioned variable storage proceedings international symposium low power electronics design august 2527 2003 seoul korea woocheol kwon taewhan kim optimal voltage allocation techniques dynamically variable voltage processors proceedings 40th conference design automation june 0206 2003 anaheim ca usa saraju p mohanty n ranganathan sunil k chappidi ilp models simultaneous energy transient power minimization behavioral synthesis acm transactions design automation electronic systems todaes v11 n1 p186212 january 2006 inki hong miodrag potkonjak mani b srivastava online scheduling hard realtime tasks variable voltage processor proceedings 1998 ieeeacm international conference computeraided design p653656 november 0812 1998 san jose california united states inki hong darko kirovski gang qu miodrag potkonjak mani b srivastava power optimization variable voltage corebased systems proceedings 35th annual conference design automation p176181 june 1519 1998 san francisco california united states ling wang yingtao jiang henry selvaraj multiple voltage synthesis scheme low power design timing resource constraints integrated computeraided engineering v12 n4 p369378 october 2005 shaoxiong hua gang qu approaching maximum energy saving embedded systems multiple voltages proceedings ieeeacm international conference computeraided design p26 november 0913 woocheol kwon taewhan kim optimal voltage allocation techniques dynamically variable voltage processors acm transactions embedded computing systems tecs v4 n1 p211230 february 2005 gang qu limit energy saving dynamic voltage scaling proceedings 2001 ieeeacm international conference computeraided design november 0408 2001 san jose california hsuehchih yang lanrong dung multiplevoltage highlevel synthesis using algorithmic transformations proceedings 2005 conference asia south pacific design automation january 1821 2005 shanghai china deming chen jason cong yiping fan junjuan xu optimality study resource binding multivdds proceedings 43rd annual conference design automation july 2428 2006 san francisco ca usa saraju p mohanty n ranganathan energyefficient datapath scheduling using multiple voltages dynamic clocking acm transactions design automation electronic systems todaes v10 n2 p330353 april 2005 deming chen jason cong junjuan xu optimal module voltage assignment lowpower proceedings 2005 conference asia south pacific design automation january 1821 2005 shanghai china liqiong wei zhanping chen mark johnson kaushik roy vivek de design optimization low voltage high performance dual threshold cmos circuits proceedings 35th annual conference design automation p489494 june 1519 1998 san francisco california united states deming chen jason cong junjuan xu optimal simultaneous module multivoltage assignment low power acm transactions design automation electronic systems todaes v11 n2 p362386 april 2006 krishnan srinivasan karam chatha integer linear programming heuristic techniques systemlevel low power scheduling multiprocessor architectures throughput constraints integration vlsi journal v40 n3 p326354 april 2007 diana marculescu anoop iyer applicationdriven processor design exploration powerperformance tradeoff analysis proceedings 2001 ieeeacm international conference computeraided design november 0408 2001 san jose california