Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
| Date         : Sun Oct  3 14:28:31 2021
| Host         : idev running 64-bit Ubuntu 20.04.3 LTS
| Command      : report_clock_utilization -file clrx_axis_v1_0_clock_utilization_routed.rpt
| Design       : clrx_axis_v1_0
| Device       : 7z045-ffg900
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
| Design State : Routed
--------------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Global Clock Resources
3. Global Clock Source Details
4. Clock Regions: Key Resource Utilization
5. Clock Regions : Global Clock Summary
6. Device Cell Placement Summary for Global Clock g0
7. Device Cell Placement Summary for Global Clock g1
8. Device Cell Placement Summary for Global Clock g2
9. Device Cell Placement Summary for Global Clock g3
10. Device Cell Placement Summary for Global Clock g4
11. Clock Region Cell Placement per Global Clock: Region X0Y1
12. Clock Region Cell Placement per Global Clock: Region X0Y2

1. Clock Primitive Utilization
------------------------------

+----------+------+-----------+-----+--------------+--------+
| Type     | Used | Available | LOC | Clock Region | Pblock |
+----------+------+-----------+-----+--------------+--------+
| BUFGCTRL |    4 |        32 |   0 |            0 |      0 |
| BUFH     |    0 |       168 |   0 |            0 |      0 |
| BUFIO    |    0 |        32 |   0 |            0 |      0 |
| BUFMR    |    0 |        16 |   0 |            0 |      0 |
| BUFR     |    1 |        32 |   0 |            0 |      0 |
| MMCM     |    1 |         8 |   0 |            0 |      0 |
| PLL      |    0 |         8 |   0 |            0 |      0 |
+----------+------+-----------+-----+--------------+--------+


2. Global Clock Resources
-------------------------

+-----------+-----------+-----------------+------------+---------------+--------------+-------------------+-------------+-----------------+--------------+-------+---------------------------------------------+---------------------------------------------+
| Global Id | Source Id | Driver Type/Pin | Constraint | Site          | Clock Region | Load Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock | Driver Pin                                  | Net                                         |
+-----------+-----------+-----------------+------------+---------------+--------------+-------------------+-------------+-----------------+--------------+-------+---------------------------------------------+---------------------------------------------+
| g0        | src0      | BUFG/O          | None       | BUFGCTRL_X0Y0 | n/a          |                 2 |         170 |               0 |              |       | s00_axi_aclk_IBUF_BUFG_inst/O               | s00_axi_aclk_IBUF_BUFG                      |
| g1        | src1      | BUFG/O          | None       | BUFGCTRL_X0Y1 | n/a          |                 1 |         122 |               0 |              |       | clrx_inst/node1_inst/clkgn_inst/bg_px/O     | clrx_inst/node1_inst/clkgn_inst/CLK         |
| g2        | src2      | BUFR/O          | None       | BUFR_X0Y5     | X0Y1         |                 1 |         114 |               0 |              |       | clrx_inst/node1_inst/clkgn_inst/BUFR_inst/O | clrx_inst/node1_inst/clkgn_inst/BUFR_inst_0 |
| g3        | src2      | BUFG/O          | None       | BUFGCTRL_X0Y3 | n/a          |                 1 |          10 |               0 |              |       | clrx_inst/node1_inst/clkgn_inst/bg_rxdiv2/O | clrx_inst/node1_inst/clkgn_inst/clkdv2      |
| g4        | src3      | BUFG/O          | None       | BUFGCTRL_X0Y2 | n/a          |                 1 |          19 |               0 |              |       | m00_axis_aclk_IBUF_BUFG_inst/O              | m00_axis_aclk_IBUF_BUFG                     |
+-----------+-----------+-----------------+------------+---------------+--------------+-------------------+-------------+-----------------+--------------+-------+---------------------------------------------+---------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)


3. Global Clock Source Details
------------------------------

+-----------+-----------+---------------------+------------+-----------------+--------------+-------------+-----------------+---------------------+--------------+-----------------------------------------------------------+---------------------------------------------+
| Source Id | Global Id | Driver Type/Pin     | Constraint | Site            | Clock Region | Clock Loads | Non-Clock Loads | Source Clock Period | Source Clock | Driver Pin                                                | Net                                         |
+-----------+-----------+---------------------+------------+-----------------+--------------+-------------+-----------------+---------------------+--------------+-----------------------------------------------------------+---------------------------------------------+
| src0      | g0        | IBUF/O              | None       | IOB_X0Y128      | X0Y2         |           1 |               0 |                     |              | s00_axi_aclk_IBUF_inst/O                                  | s00_axi_aclk_IBUF                           |
| src1      | g1        | MMCME2_ADV/CLKFBOUT | None       | MMCME2_ADV_X0Y1 | X0Y1         |           1 |               0 |                     |              | clrx_inst/node1_inst/clkgn_inst/MMCME2_BASE_inst/CLKFBOUT | clrx_inst/node1_inst/clkgn_inst/pllmmcm_px  |
| src2      | g2        | MMCME2_ADV/CLKOUT0  | None       | MMCME2_ADV_X0Y1 | X0Y1         |           2 |               0 |                     |              | clrx_inst/node1_inst/clkgn_inst/MMCME2_BASE_inst/CLKOUT0  | clrx_inst/node1_inst/clkgn_inst/pllmmcm_dv2 |
| src2      | g3        | MMCME2_ADV/CLKOUT0  | None       | MMCME2_ADV_X0Y1 | X0Y1         |           2 |               0 |                     |              | clrx_inst/node1_inst/clkgn_inst/MMCME2_BASE_inst/CLKOUT0  | clrx_inst/node1_inst/clkgn_inst/pllmmcm_dv2 |
| src3      | g4        | IBUF/O              | None       | IOB_X0Y126      | X0Y2         |           1 |               0 |                     |              | m00_axis_aclk_IBUF_inst/O                                 | m00_axis_aclk_IBUF                          |
+-----------+-----------+---------------------+------------+-----------------+--------------+-------------+-----------------+---------------------+--------------+-----------------------------------------------------------+---------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)


4. Clock Regions: Key Resource Utilization
------------------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |     BUFRs    |    BUFMRs    |    BUFIOs    |     MMCM     |      PLL     |      GT      |      PCI     |    ILOGIC    |    OLOGIC    |      FF      |     LUTM     |    RAMB18    |    RAMB36    |    DSP48E2   |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  4500 |    0 |  1600 |    0 |    80 |    0 |    40 |    0 |    80 |
| X1Y0              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     4 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |  3700 |    0 |  1050 |    0 |    80 |    0 |    40 |    0 |    60 |
| X0Y1              |    5 |    12 |    1 |     4 |    0 |     2 |    0 |     4 |    1 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    5 |    50 |    0 |    50 |  252 |  4500 |  133 |  1600 |    0 |    80 |    0 |    40 |    0 |    80 |
| X1Y1              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     4 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |  3700 |    0 |  1050 |    0 |    80 |    0 |    40 |    0 |    60 |
| X0Y2              |    1 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |  121 |  4500 |   65 |  1600 |    0 |    80 |    0 |    40 |    0 |    80 |
| X1Y2              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     4 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |  3700 |    0 |  1050 |    0 |    80 |    0 |    40 |    0 |    60 |
| X0Y3              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  4500 |    0 |  1600 |    0 |    80 |    0 |    40 |    0 |    80 |
| X1Y3              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     4 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |  3550 |    0 |  1000 |    0 |    70 |    0 |    35 |    0 |    60 |
| X0Y4              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  4500 |    0 |  1600 |    0 |    80 |    0 |    40 |    0 |    80 |
| X1Y4              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  4100 |    0 |  1150 |    0 |   100 |    0 |    50 |    0 |    60 |
| X0Y5              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |  3200 |    0 |  1000 |    0 |    40 |    0 |    20 |    0 |    40 |
| X1Y5              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  3500 |    0 |  1150 |    0 |   100 |    0 |    50 |    0 |    60 |
| X0Y6              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |  3200 |    0 |  1000 |    0 |    40 |    0 |    20 |    0 |    40 |
| X1Y6              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  3500 |    0 |  1150 |    0 |   100 |    0 |    50 |    0 |    60 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
* Global Clock column represents track count; while other columns represents cell counts


5. Clock Regions : Global Clock Summary
---------------------------------------

All Modules
+----+----+----+
|    | X0 | X1 |
+----+----+----+
| Y6 |  0 |  0 |
| Y5 |  0 |  0 |
| Y4 |  0 |  0 |
| Y3 |  0 |  0 |
| Y2 |  1 |  0 |
| Y1 |  5 |  0 |
| Y0 |  0 |  0 |
+----+----+----+


6. Device Cell Placement Summary for Global Clock g0
----------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+-------------+----------+----------------+----------+------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                    |
+-----------+-----------------+-------------------+-------+-------------+---------------+-------------+----------+----------------+----------+------------------------+
| g0        | BUFG/O          | n/a               |       |             |               |         170 |        0 |              0 |        0 | s00_axi_aclk_IBUF_BUFG |
+-----------+-----------------+-------------------+-------+-------------+---------------+-------------+----------+----------------+----------+------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+------+----+-----------------------+
|    | X0   | X1 | HORIZONTAL PROG DELAY |
+----+------+----+-----------------------+
| Y6 |    0 |  0 |                     0 |
| Y5 |    0 |  0 |                     0 |
| Y4 |    0 |  0 |                     0 |
| Y3 |    0 |  0 |                     0 |
| Y2 |  121 |  0 |                     0 |
| Y1 |   49 |  0 |                     0 |
| Y0 |    0 |  0 |                     0 |
+----+------+----+-----------------------+


7. Device Cell Placement Summary for Global Clock g1
----------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+-------------+----------+----------------+----------+-------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                 |
+-----------+-----------------+-------------------+-------+-------------+---------------+-------------+----------+----------------+----------+-------------------------------------+
| g1        | BUFG/O          | n/a               |       |             |               |         121 |        0 |              1 |        0 | clrx_inst/node1_inst/clkgn_inst/CLK |
+-----------+-----------------+-------------------+-------+-------------+---------------+-------------+----------+----------------+----------+-------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+------+----+-----------------------+
|    | X0   | X1 | HORIZONTAL PROG DELAY |
+----+------+----+-----------------------+
| Y6 |    0 |  0 |                     0 |
| Y5 |    0 |  0 |                     0 |
| Y4 |    0 |  0 |                     0 |
| Y3 |    0 |  0 |                     0 |
| Y2 |    0 |  0 |                     0 |
| Y1 |  122 |  0 |                     0 |
| Y0 |    0 |  0 |                     0 |
+----+------+----+-----------------------+


8. Device Cell Placement Summary for Global Clock g2
----------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+-------------+----------+----------------+----------+---------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                         |
+-----------+-----------------+-------------------+-------+-------------+---------------+-------------+----------+----------------+----------+---------------------------------------------+
| g2        | BUFR/O          | X0Y1              |       |             |               |          69 |        5 |              0 |        0 | clrx_inst/node1_inst/clkgn_inst/BUFR_inst_0 |
+-----------+-----------------+-------------------+-------+-------------+---------------+-------------+----------+----------------+----------+---------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+---------+----+-----------------------+
|    | X0      | X1 | HORIZONTAL PROG DELAY |
+----+---------+----+-----------------------+
| Y6 |       0 |  0 |                     0 |
| Y5 |       0 |  0 |                     0 |
| Y4 |       0 |  0 |                     0 |
| Y3 |       0 |  0 |                     0 |
| Y2 |       0 |  0 |                     0 |
| Y1 |  (D) 74 |  0 |                     0 |
| Y0 |       0 |  0 |                     0 |
+----+---------+----+-----------------------+


9. Device Cell Placement Summary for Global Clock g3
----------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+-------------+----------+----------------+----------+----------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                    |
+-----------+-----------------+-------------------+-------+-------------+---------------+-------------+----------+----------------+----------+----------------------------------------+
| g3        | BUFG/O          | n/a               |       |             |               |           0 |        5 |              0 |        0 | clrx_inst/node1_inst/clkgn_inst/clkdv2 |
+-----------+-----------------+-------------------+-------+-------------+---------------+-------------+----------+----------------+----------+----------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+-----------------------+
|    | X0 | X1 | HORIZONTAL PROG DELAY |
+----+----+----+-----------------------+
| Y6 |  0 |  0 |                     0 |
| Y5 |  0 |  0 |                     0 |
| Y4 |  0 |  0 |                     0 |
| Y3 |  0 |  0 |                     0 |
| Y2 |  0 |  0 |                     0 |
| Y1 |  5 |  0 |                     0 |
| Y0 |  0 |  0 |                     0 |
+----+----+----+-----------------------+


10. Device Cell Placement Summary for Global Clock g4
-----------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+-------------+----------+----------------+----------+-------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                     |
+-----------+-----------------+-------------------+-------+-------------+---------------+-------------+----------+----------------+----------+-------------------------+
| g4        | BUFG/O          | n/a               |       |             |               |          19 |        0 |              0 |        0 | m00_axis_aclk_IBUF_BUFG |
+-----------+-----------------+-------------------+-------+-------------+---------------+-------------+----------+----------------+----------+-------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+-----+----+-----------------------+
|    | X0  | X1 | HORIZONTAL PROG DELAY |
+----+-----+----+-----------------------+
| Y6 |   0 |  0 |                     0 |
| Y5 |   0 |  0 |                     0 |
| Y4 |   0 |  0 |                     0 |
| Y3 |   0 |  0 |                     0 |
| Y2 |   0 |  0 |                     0 |
| Y1 |  19 |  0 |                     0 |
| Y0 |   0 |  0 |                     0 |
+----+-----+----+-----------------------+


11. Clock Region Cell Placement per Global Clock: Region X0Y1
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+---------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                         |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+---------------------------------------------+
| g0        | n/a   | BUFG/O          | None       |          49 |               0 |  49 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | s00_axi_aclk_IBUF_BUFG                      |
| g1        | n/a   | BUFG/O          | None       |         122 |               0 | 121 |      0 |    0 |   0 |  0 |    1 |   0 |       0 | clrx_inst/node1_inst/clkgn_inst/CLK         |
| g2        | n/a   | BUFR/O          | None       |          74 |               0 |  64 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | clrx_inst/node1_inst/clkgn_inst/BUFR_inst_0 |
| g4        | n/a   | BUFG/O          | None       |          19 |               0 |  18 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | m00_axis_aclk_IBUF_BUFG                     |
| g3        | n/a   | BUFG/O          | None       |           5 |               0 |   0 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | clrx_inst/node1_inst/clkgn_inst/clkdv2      |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+---------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


12. Clock Region Cell Placement per Global Clock: Region X0Y2
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                    |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+------------------------+
| g0        | n/a   | BUFG/O          | None       |         121 |               0 | 121 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | s00_axi_aclk_IBUF_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts



# Location of BUFG Primitives 
set_property LOC BUFGCTRL_X0Y0 [get_cells s00_axi_aclk_IBUF_BUFG_inst]
set_property LOC BUFGCTRL_X0Y2 [get_cells m00_axis_aclk_IBUF_BUFG_inst]
set_property LOC BUFGCTRL_X0Y3 [get_cells clrx_inst/node1_inst/clkgn_inst/bg_rxdiv2]
set_property LOC BUFGCTRL_X0Y1 [get_cells clrx_inst/node1_inst/clkgn_inst/bg_px]

# Location of BUFR Primitives 
set_property LOC BUFR_X0Y5 [get_cells clrx_inst/node1_inst/clkgn_inst/BUFR_inst]

# Location of IO Primitives which is load of clock spine

# Location of clock ports
set_property LOC IOB_X0Y77 [get_ports XCLK_n]
set_property LOC IOB_X0Y126 [get_ports m00_axis_aclk]
set_property LOC IOB_X0Y128 [get_ports s00_axi_aclk]

# Clock net "s00_axi_aclk_IBUF_BUFG" driven by instance "s00_axi_aclk_IBUF_BUFG_inst" located at site "BUFGCTRL_X0Y0"
#startgroup
create_pblock {CLKAG_s00_axi_aclk_IBUF_BUFG}
add_cells_to_pblock [get_pblocks  {CLKAG_s00_axi_aclk_IBUF_BUFG}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="s00_axi_aclk_IBUF_BUFG"}]]]
resize_pblock [get_pblocks {CLKAG_s00_axi_aclk_IBUF_BUFG}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2}
#endgroup

# Clock net "m00_axis_aclk_IBUF_BUFG" driven by instance "m00_axis_aclk_IBUF_BUFG_inst" located at site "BUFGCTRL_X0Y2"
#startgroup
create_pblock {CLKAG_m00_axis_aclk_IBUF_BUFG}
add_cells_to_pblock [get_pblocks  {CLKAG_m00_axis_aclk_IBUF_BUFG}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="m00_axis_aclk_IBUF_BUFG"}]]]
resize_pblock [get_pblocks {CLKAG_m00_axis_aclk_IBUF_BUFG}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "clrx_inst/node1_inst/clkgn_inst/clkdv2" driven by instance "clrx_inst/node1_inst/clkgn_inst/bg_rxdiv2" located at site "BUFGCTRL_X0Y3"
#startgroup
create_pblock {CLKAG_clrx_inst/node1_inst/clkgn_inst/clkdv2}
add_cells_to_pblock [get_pblocks  {CLKAG_clrx_inst/node1_inst/clkgn_inst/clkdv2}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="clrx_inst/node1_inst/clkgn_inst/clkdv2"}]]]
resize_pblock [get_pblocks {CLKAG_clrx_inst/node1_inst/clkgn_inst/clkdv2}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "clrx_inst/node1_inst/clkgn_inst/CLK" driven by instance "clrx_inst/node1_inst/clkgn_inst/bg_px" located at site "BUFGCTRL_X0Y1"
#startgroup
create_pblock {CLKAG_clrx_inst/node1_inst/clkgn_inst/CLK}
add_cells_to_pblock [get_pblocks  {CLKAG_clrx_inst/node1_inst/clkgn_inst/CLK}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL && NAME!=clrx_inst/node1_inst/clkgn_inst/MMCME2_BASE_inst} -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="clrx_inst/node1_inst/clkgn_inst/CLK"}]]]
resize_pblock [get_pblocks {CLKAG_clrx_inst/node1_inst/clkgn_inst/CLK}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup

# Clock net "clrx_inst/node1_inst/clkgn_inst/BUFR_inst_0" driven by instance "clrx_inst/node1_inst/clkgn_inst/BUFR_inst" located at site "BUFR_X0Y5"
#startgroup
create_pblock {CLKAG_clrx_inst/node1_inst/clkgn_inst/BUFR_inst_0}
add_cells_to_pblock [get_pblocks  {CLKAG_clrx_inst/node1_inst/clkgn_inst/BUFR_inst_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="clrx_inst/node1_inst/clkgn_inst/BUFR_inst_0"}]]]
resize_pblock [get_pblocks {CLKAG_clrx_inst/node1_inst/clkgn_inst/BUFR_inst_0}] -add {CLOCKREGION_X0Y1:CLOCKREGION_X0Y1}
#endgroup
