INFO: [VRFC 10-2263] Analyzing Verilog file "/home/psh/work/rs_latch/rs_latch.srcs/sources_1/new/rs_latch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sr_latch
INFO: [VRFC 10-311] analyzing module t_flip_flop_n
INFO: [VRFC 10-311] analyzing module t_flip_flop_p
INFO: [VRFC 10-311] analyzing module up_counter_asyc
INFO: [VRFC 10-311] analyzing module down_counter_asyc
INFO: [VRFC 10-311] analyzing module up_counter_p
INFO: [VRFC 10-311] analyzing module down_counter_n
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/psh/work/rs_latch/rs_latch.srcs/sim_1/new/tb_T_flip_flop_n.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_T_flip_flop_n
INFO: [VRFC 10-311] analyzing module tb_up_count_asyc
INFO: [VRFC 10-311] analyzing module tb_down_counter_asyc
INFO: [VRFC 10-311] analyzing module tb_up_counter_p
INFO: [VRFC 10-311] analyzing module tb_down_counter_n
