#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x120f15880 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x120f159f0 .scope module, "data_ram" "data_ram" 3 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
L_0x120f493f0 .functor BUFZ 32, L_0x120f49350, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x120f0a7e0_0 .net *"_ivl_0", 31 0, L_0x120f49350;  1 drivers
o0x118008040 .functor BUFZ 1, C4<z>; HiZ drive
v0x120f40bb0_0 .net "clk", 0 0, o0x118008040;  0 drivers
o0x118008070 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x120f40c50_0 .net "data_address", 31 0, o0x118008070;  0 drivers
o0x1180080a0 .functor BUFZ 1, C4<z>; HiZ drive
v0x120f40cf0_0 .net "data_read", 0 0, o0x1180080a0;  0 drivers
v0x120f40d90_0 .net "data_readdata", 31 0, L_0x120f493f0;  1 drivers
o0x118008100 .functor BUFZ 1, C4<z>; HiZ drive
v0x120f40e80_0 .net "data_write", 0 0, o0x118008100;  0 drivers
o0x118008130 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x120f40f20_0 .net "data_writedata", 31 0, o0x118008130;  0 drivers
v0x120f40fd0_0 .var/i "i", 31 0;
v0x120f41080 .array "ram", 0 65535, 31 0;
E_0x120f20f60 .event posedge, v0x120f40bb0_0;
L_0x120f49350 .array/port v0x120f41080, o0x118008070;
S_0x120f13e10 .scope module, "instruction_ram" "instruction_ram" 4 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
P_0x120f16640 .param/str "RAM_INIT_FILE" 0 4 7, "\000";
L_0x120f497a0 .functor BUFZ 32, L_0x120f494a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x120f41460_0 .net *"_ivl_0", 31 0, L_0x120f494a0;  1 drivers
v0x120f41520_0 .net *"_ivl_3", 29 0, L_0x120f49540;  1 drivers
v0x120f415c0_0 .net *"_ivl_4", 31 0, L_0x120f49620;  1 drivers
L_0x118040010 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x120f41660_0 .net *"_ivl_7", 1 0, L_0x118040010;  1 drivers
o0x1180083a0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x120f41710_0 .net "instr_address", 31 0, o0x1180083a0;  0 drivers
v0x120f41800_0 .net "instr_readdata", 31 0, L_0x120f497a0;  1 drivers
v0x120f418b0 .array "memory1", 0 1073741823, 31 0;
L_0x120f494a0 .array/port v0x120f418b0, L_0x120f49620;
L_0x120f49540 .part o0x1180083a0, 0, 30;
L_0x120f49620 .concat [ 30 2 0 0], L_0x120f49540, L_0x118040010;
S_0x120f41210 .scope begin, "$unm_blk_8" "$unm_blk_8" 4 9, 4 9 0, S_0x120f13e10;
 .timescale 0 0;
v0x120f413d0_0 .var/i "i", 31 0;
S_0x120f13f80 .scope module, "lw_harvard_tb" "lw_harvard_tb" 5 1;
 .timescale 0 0;
S_0x120f1d430 .scope module, "mips_cpu_harvard" "mips_cpu_harvard" 6 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x120f4cfa0 .functor BUFZ 1, L_0x120f4abb0, C4<0>, C4<0>, C4<0>;
L_0x120f4d690 .functor BUFZ 32, L_0x120f4d210, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x120f4da90 .functor BUFZ 32, v0x120f41f90_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x120f4e290 .functor OR 1, L_0x120f4def0, L_0x120f4e1b0, C4<0>, C4<0>;
L_0x120f4ea80 .functor OR 1, L_0x120f4e7d0, L_0x120f4e730, C4<0>, C4<0>;
L_0x120f4eb70 .functor AND 1, L_0x120f4e5f0, L_0x120f4ea80, C4<1>, C4<1>;
L_0x120f4ec60 .functor BUFZ 32, v0x120f45340_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x118040250 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x120f46680_0 .net/2u *"_ivl_20", 15 0, L_0x118040250;  1 drivers
v0x120f46710_0 .net *"_ivl_23", 15 0, L_0x120f4d7c0;  1 drivers
L_0x1180402e0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x120f467a0_0 .net/2u *"_ivl_30", 31 0, L_0x1180402e0;  1 drivers
v0x120f46830_0 .net *"_ivl_34", 31 0, L_0x120f4dda0;  1 drivers
L_0x118040328 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x120f468c0_0 .net *"_ivl_37", 25 0, L_0x118040328;  1 drivers
L_0x118040370 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x120f46990_0 .net/2u *"_ivl_38", 31 0, L_0x118040370;  1 drivers
v0x120f46a30_0 .net *"_ivl_40", 0 0, L_0x120f4def0;  1 drivers
v0x120f46ad0_0 .net *"_ivl_42", 31 0, L_0x120f4dfd0;  1 drivers
L_0x1180403b8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x120f46b80_0 .net *"_ivl_45", 25 0, L_0x1180403b8;  1 drivers
L_0x118040400 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x120f46c90_0 .net/2u *"_ivl_46", 31 0, L_0x118040400;  1 drivers
v0x120f46d40_0 .net *"_ivl_48", 0 0, L_0x120f4e1b0;  1 drivers
v0x120f46de0_0 .net *"_ivl_52", 31 0, L_0x120f4e380;  1 drivers
L_0x118040448 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x120f46e90_0 .net *"_ivl_55", 25 0, L_0x118040448;  1 drivers
L_0x118040490 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x120f46f40_0 .net/2u *"_ivl_56", 31 0, L_0x118040490;  1 drivers
v0x120f46ff0_0 .net *"_ivl_58", 0 0, L_0x120f4e5f0;  1 drivers
v0x120f47090_0 .net *"_ivl_60", 31 0, L_0x120f4e690;  1 drivers
L_0x1180404d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x120f47140_0 .net *"_ivl_63", 25 0, L_0x1180404d8;  1 drivers
L_0x118040520 .functor BUFT 1, C4<00000000000000000000001111101001>, C4<0>, C4<0>, C4<0>;
v0x120f472d0_0 .net/2u *"_ivl_64", 31 0, L_0x118040520;  1 drivers
v0x120f47360_0 .net *"_ivl_66", 0 0, L_0x120f4e7d0;  1 drivers
v0x120f47400_0 .net *"_ivl_68", 31 0, L_0x120f4e870;  1 drivers
v0x120f474b0_0 .net *"_ivl_7", 4 0, L_0x120f4cb60;  1 drivers
L_0x118040568 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x120f47560_0 .net *"_ivl_71", 25 0, L_0x118040568;  1 drivers
L_0x1180405b0 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v0x120f47610_0 .net/2u *"_ivl_72", 31 0, L_0x1180405b0;  1 drivers
v0x120f476c0_0 .net *"_ivl_74", 0 0, L_0x120f4e730;  1 drivers
v0x120f47760_0 .net *"_ivl_77", 0 0, L_0x120f4ea80;  1 drivers
v0x120f47800_0 .net *"_ivl_9", 4 0, L_0x120f4cc80;  1 drivers
v0x120f478b0_0 .var "active", 0 0;
v0x120f47950_0 .net "alu_control_out", 3 0, v0x120f423e0_0;  1 drivers
v0x120f47a30_0 .net "alu_fcode", 5 0, L_0x120f4d5b0;  1 drivers
v0x120f47ac0_0 .net "alu_op", 1 0, L_0x120f4c250;  1 drivers
v0x120f47b50_0 .net "alu_op1", 31 0, L_0x120f4d690;  1 drivers
v0x120f47be0_0 .net "alu_op2", 31 0, L_0x120f4d950;  1 drivers
v0x120f47c70_0 .net "alu_out", 31 0, v0x120f41f90_0;  1 drivers
v0x120f471f0_0 .net "alu_src", 0 0, L_0x120f4a4e0;  1 drivers
v0x120f47f00_0 .net "alu_z_flag", 0 0, L_0x120f4db00;  1 drivers
v0x120f47f90_0 .net "branch", 0 0, L_0x120f4bc50;  1 drivers
o0x1180093c0 .functor BUFZ 1, C4<z>; HiZ drive
v0x120f48040_0 .net "clk", 0 0, o0x1180093c0;  0 drivers
o0x118009660 .functor BUFZ 1, C4<z>; HiZ drive
v0x120f48110_0 .net "clk_enable", 0 0, o0x118009660;  0 drivers
v0x120f481a0_0 .net "curr_addr", 31 0, v0x120f45340_0;  1 drivers
v0x120f48250_0 .net "curr_addr_p4", 31 0, L_0x120f4dc60;  1 drivers
v0x120f482e0_0 .net "data_address", 31 0, L_0x120f4da90;  1 drivers
v0x120f48370_0 .var "data_read", 0 0;
o0x118009f60 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x120f48400_0 .net "data_readdata", 31 0, o0x118009f60;  0 drivers
v0x120f484a0_0 .var "data_write", 0 0;
v0x120f48540_0 .var "data_writedata", 31 0;
v0x120f485f0_0 .net "instr_address", 31 0, L_0x120f4ec60;  1 drivers
v0x120f486a0_0 .net "instr_opcode", 5 0, L_0x120f49850;  1 drivers
o0x11800a020 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x120f48760_0 .net "instr_readdata", 31 0, o0x11800a020;  0 drivers
v0x120f48800_0 .net "j_type", 0 0, L_0x120f4e290;  1 drivers
v0x120f488a0_0 .net "jr_type", 0 0, L_0x120f4eb70;  1 drivers
v0x120f48940_0 .net "mem_read", 0 0, L_0x120f4b120;  1 drivers
v0x120f489f0_0 .net "mem_to_reg", 0 0, L_0x120f4a780;  1 drivers
v0x120f48aa0_0 .net "mem_write", 0 0, L_0x120f4b6c0;  1 drivers
v0x120f48b50_0 .var "next_instr_addr", 31 0;
v0x120f48be0_0 .net "offset", 31 0, L_0x120f4d8b0;  1 drivers
v0x120f48c80_0 .net "reg_a_read_data", 31 0, L_0x120f4d210;  1 drivers
v0x120f48d40_0 .net "reg_a_read_index", 4 0, L_0x120f4cac0;  1 drivers
v0x120f48df0_0 .net "reg_b_read_data", 31 0, L_0x120f4d4c0;  1 drivers
v0x120f48ea0_0 .net "reg_b_read_index", 4 0, L_0x120f4c5c0;  1 drivers
v0x120f48f50_0 .net "reg_dst", 0 0, L_0x120f4a050;  1 drivers
v0x120f49000_0 .net "reg_write", 0 0, L_0x120f4abb0;  1 drivers
v0x120f490b0_0 .net "reg_write_data", 31 0, L_0x120f4ce80;  1 drivers
v0x120f49160_0 .net "reg_write_enable", 0 0, L_0x120f4cfa0;  1 drivers
v0x120f49210_0 .net "reg_write_index", 4 0, L_0x120f4cd20;  1 drivers
v0x120f492c0_0 .var "register_v0", 31 0;
o0x118009450 .functor BUFZ 1, C4<z>; HiZ drive
v0x120f47d00_0 .net "reset", 0 0, o0x118009450;  0 drivers
E_0x120f41980/0 .event edge, v0x120f448e0_0, v0x120f42080_0, v0x120f48250_0, v0x120f48be0_0;
E_0x120f41980/1 .event edge, v0x120f48800_0, v0x120f48760_0, v0x120f488a0_0, v0x120f45e50_0;
E_0x120f41980 .event/or E_0x120f41980/0, E_0x120f41980/1;
L_0x120f49850 .part o0x11800a020, 26, 6;
L_0x120f4cac0 .part o0x11800a020, 21, 5;
L_0x120f4c5c0 .part o0x11800a020, 16, 5;
L_0x120f4cb60 .part o0x11800a020, 11, 5;
L_0x120f4cc80 .part o0x11800a020, 16, 5;
L_0x120f4cd20 .functor MUXZ 5, L_0x120f4cc80, L_0x120f4cb60, L_0x120f4a050, C4<>;
L_0x120f4ce80 .functor MUXZ 32, v0x120f41f90_0, o0x118009f60, L_0x120f4a780, C4<>;
L_0x120f4d5b0 .part o0x11800a020, 0, 6;
L_0x120f4d7c0 .part o0x11800a020, 0, 16;
L_0x120f4d8b0 .concat [ 16 16 0 0], L_0x120f4d7c0, L_0x118040250;
L_0x120f4d950 .functor MUXZ 32, L_0x120f4d4c0, L_0x120f4d8b0, L_0x120f4a4e0, C4<>;
L_0x120f4dc60 .arith/sum 32, v0x120f45340_0, L_0x1180402e0;
L_0x120f4dda0 .concat [ 6 26 0 0], L_0x120f49850, L_0x118040328;
L_0x120f4def0 .cmp/eq 32, L_0x120f4dda0, L_0x118040370;
L_0x120f4dfd0 .concat [ 6 26 0 0], L_0x120f49850, L_0x1180403b8;
L_0x120f4e1b0 .cmp/eq 32, L_0x120f4dfd0, L_0x118040400;
L_0x120f4e380 .concat [ 6 26 0 0], L_0x120f49850, L_0x118040448;
L_0x120f4e5f0 .cmp/eq 32, L_0x120f4e380, L_0x118040490;
L_0x120f4e690 .concat [ 6 26 0 0], L_0x120f4d5b0, L_0x1180404d8;
L_0x120f4e7d0 .cmp/eq 32, L_0x120f4e690, L_0x118040520;
L_0x120f4e870 .concat [ 6 26 0 0], L_0x120f4d5b0, L_0x118040568;
L_0x120f4e730 .cmp/eq 32, L_0x120f4e870, L_0x1180405b0;
S_0x120f419f0 .scope module, "cpu_alu" "alu" 6 106, 7 1 0, S_0x120f1d430;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "control";
    .port_info 1 /INPUT 32 "op1";
    .port_info 2 /INPUT 32 "op2";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "z_flag";
L_0x118040298 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x120f41cb0_0 .net/2u *"_ivl_0", 31 0, L_0x118040298;  1 drivers
v0x120f41d70_0 .net "control", 3 0, v0x120f423e0_0;  alias, 1 drivers
v0x120f41e20_0 .net "op1", 31 0, L_0x120f4d690;  alias, 1 drivers
v0x120f41ee0_0 .net "op2", 31 0, L_0x120f4d950;  alias, 1 drivers
v0x120f41f90_0 .var "result", 31 0;
v0x120f42080_0 .net "z_flag", 0 0, L_0x120f4db00;  alias, 1 drivers
E_0x120f41c60 .event edge, v0x120f41ee0_0, v0x120f41e20_0, v0x120f41d70_0;
L_0x120f4db00 .cmp/eq 32, v0x120f41f90_0, L_0x118040298;
S_0x120f421a0 .scope module, "cpu_alu_control" "alu_control" 6 91, 8 1 0, S_0x120f1d430;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "alu_opcode";
    .port_info 1 /INPUT 6 "alu_fcode";
    .port_info 2 /OUTPUT 4 "alu_control_out";
v0x120f423e0_0 .var "alu_control_out", 3 0;
v0x120f424a0_0 .net "alu_fcode", 5 0, L_0x120f4d5b0;  alias, 1 drivers
v0x120f42540_0 .net "alu_opcode", 1 0, L_0x120f4c250;  alias, 1 drivers
E_0x120f423b0 .event edge, v0x120f42540_0, v0x120f424a0_0;
S_0x120f42650 .scope module, "cpu_control" "control" 6 35, 9 1 0, S_0x120f1d430;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "instr_opcode";
    .port_info 1 /OUTPUT 1 "reg_dst";
    .port_info 2 /OUTPUT 1 "branch";
    .port_info 3 /OUTPUT 1 "mem_read";
    .port_info 4 /OUTPUT 1 "mem_to_reg";
    .port_info 5 /OUTPUT 2 "alu_op";
    .port_info 6 /OUTPUT 1 "mem_write";
    .port_info 7 /OUTPUT 1 "alu_src";
    .port_info 8 /OUTPUT 1 "reg_write";
    .port_info 9 /OUTPUT 1 "jump";
L_0x120f4a050 .functor AND 1, L_0x120f49aa0, L_0x120f49f70, C4<1>, C4<1>;
L_0x120f4a260 .functor AND 1, L_0x120f4a180, L_0x120f49be0, C4<1>, C4<1>;
L_0x120f4a310 .functor AND 1, L_0x120f4a260, L_0x120f49d60, C4<1>, C4<1>;
L_0x120f4a4e0 .functor AND 1, L_0x120f4a310, L_0x120f4a400, C4<1>, C4<1>;
L_0x120f4a780 .functor AND 1, L_0x120f4a610, L_0x120f49be0, C4<1>, C4<1>;
L_0x120f4a870 .functor AND 1, L_0x120f49aa0, L_0x120f49be0, C4<1>, C4<1>;
L_0x120f4a980 .functor AND 1, L_0x120f4a870, L_0x120f4a8e0, C4<1>, C4<1>;
L_0x120f4abb0 .functor AND 1, L_0x120f4a980, L_0x120f4aab0, C4<1>, C4<1>;
L_0x120f4ad40 .functor AND 1, L_0x120f4aca0, L_0x120f49be0, C4<1>, C4<1>;
L_0x120f4af90 .functor AND 1, L_0x120f4ad40, L_0x120f4ae00, C4<1>, C4<1>;
L_0x120f4b120 .functor AND 1, L_0x120f4af90, L_0x120f4b000, C4<1>, C4<1>;
L_0x120f4af20 .functor AND 1, L_0x120f4b270, L_0x120f4b390, C4<1>, C4<1>;
L_0x120f4b470 .functor AND 1, L_0x120f4af20, L_0x120f49d60, C4<1>, C4<1>;
L_0x120f4b6c0 .functor AND 1, L_0x120f4b470, L_0x120f4b590, C4<1>, C4<1>;
L_0x120f4a7f0 .functor AND 1, L_0x120f4b730, L_0x120f4b8d0, C4<1>, C4<1>;
L_0x120f4b520 .functor AND 1, L_0x120f4a7f0, L_0x120f4bb10, C4<1>, C4<1>;
L_0x120f4bc50 .functor AND 1, L_0x120f4b520, L_0x120f49e40, C4<1>, C4<1>;
L_0x120f4be90 .functor AND 1, L_0x120f49aa0, L_0x120f4bd40, C4<1>, C4<1>;
L_0x120f4bfa0 .functor AND 1, L_0x120f4be90, L_0x120f4bf00, C4<1>, C4<1>;
L_0x120f4b630 .functor AND 1, L_0x120f4bfa0, L_0x120f4c0f0, C4<1>, C4<1>;
L_0x120f4c190 .functor AND 1, L_0x120f4c330, L_0x120f4c4a0, C4<1>, C4<1>;
L_0x120f4aea0 .functor AND 1, L_0x120f4c190, L_0x120f4c050, C4<1>, C4<1>;
L_0x120f4c850 .functor AND 1, L_0x120f4aea0, L_0x120f49e40, C4<1>, C4<1>;
v0x120f42950_0 .net *"_ivl_0", 31 0, L_0x120f49930;  1 drivers
v0x120f42a00_0 .net *"_ivl_102", 0 0, L_0x120f4c330;  1 drivers
v0x120f42aa0_0 .net *"_ivl_104", 0 0, L_0x120f4c4a0;  1 drivers
v0x120f42b50_0 .net *"_ivl_106", 0 0, L_0x120f4c190;  1 drivers
v0x120f42bf0_0 .net *"_ivl_108", 0 0, L_0x120f4c050;  1 drivers
v0x120f42cd0_0 .net *"_ivl_110", 0 0, L_0x120f4aea0;  1 drivers
v0x120f42d70_0 .net *"_ivl_112", 0 0, L_0x120f4c850;  1 drivers
L_0x118040130 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x120f42e10_0 .net/2u *"_ivl_12", 5 0, L_0x118040130;  1 drivers
L_0x118040178 .functor BUFT 1, C4<000100>, C4<0>, C4<0>, C4<0>;
v0x120f42ec0_0 .net/2u *"_ivl_16", 5 0, L_0x118040178;  1 drivers
v0x120f42fd0_0 .net *"_ivl_21", 0 0, L_0x120f49f70;  1 drivers
v0x120f43070_0 .net *"_ivl_25", 0 0, L_0x120f4a180;  1 drivers
v0x120f43110_0 .net *"_ivl_27", 0 0, L_0x120f4a260;  1 drivers
v0x120f431b0_0 .net *"_ivl_29", 0 0, L_0x120f4a310;  1 drivers
L_0x118040058 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x120f43250_0 .net *"_ivl_3", 25 0, L_0x118040058;  1 drivers
v0x120f43300_0 .net *"_ivl_31", 0 0, L_0x120f4a400;  1 drivers
v0x120f433a0_0 .net *"_ivl_35", 0 0, L_0x120f4a610;  1 drivers
v0x120f43440_0 .net *"_ivl_39", 0 0, L_0x120f4a870;  1 drivers
L_0x1180400a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x120f435d0_0 .net/2u *"_ivl_4", 31 0, L_0x1180400a0;  1 drivers
v0x120f43660_0 .net *"_ivl_41", 0 0, L_0x120f4a8e0;  1 drivers
v0x120f436f0_0 .net *"_ivl_43", 0 0, L_0x120f4a980;  1 drivers
v0x120f43790_0 .net *"_ivl_45", 0 0, L_0x120f4aab0;  1 drivers
v0x120f43830_0 .net *"_ivl_49", 0 0, L_0x120f4aca0;  1 drivers
v0x120f438d0_0 .net *"_ivl_51", 0 0, L_0x120f4ad40;  1 drivers
v0x120f43970_0 .net *"_ivl_53", 0 0, L_0x120f4ae00;  1 drivers
v0x120f43a10_0 .net *"_ivl_55", 0 0, L_0x120f4af90;  1 drivers
v0x120f43ab0_0 .net *"_ivl_57", 0 0, L_0x120f4b000;  1 drivers
v0x120f43b50_0 .net *"_ivl_61", 0 0, L_0x120f4b270;  1 drivers
v0x120f43bf0_0 .net *"_ivl_63", 0 0, L_0x120f4b390;  1 drivers
v0x120f43c90_0 .net *"_ivl_65", 0 0, L_0x120f4af20;  1 drivers
v0x120f43d30_0 .net *"_ivl_67", 0 0, L_0x120f4b470;  1 drivers
v0x120f43dd0_0 .net *"_ivl_69", 0 0, L_0x120f4b590;  1 drivers
v0x120f43e70_0 .net *"_ivl_73", 0 0, L_0x120f4b730;  1 drivers
v0x120f43f10_0 .net *"_ivl_75", 0 0, L_0x120f4b8d0;  1 drivers
v0x120f434e0_0 .net *"_ivl_77", 0 0, L_0x120f4a7f0;  1 drivers
v0x120f441a0_0 .net *"_ivl_79", 0 0, L_0x120f4bb10;  1 drivers
L_0x1180400e8 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x120f44230_0 .net/2u *"_ivl_8", 5 0, L_0x1180400e8;  1 drivers
v0x120f442c0_0 .net *"_ivl_81", 0 0, L_0x120f4b520;  1 drivers
v0x120f44350_0 .net *"_ivl_87", 0 0, L_0x120f4bd40;  1 drivers
v0x120f443e0_0 .net *"_ivl_89", 0 0, L_0x120f4be90;  1 drivers
v0x120f44480_0 .net *"_ivl_91", 0 0, L_0x120f4bf00;  1 drivers
v0x120f44520_0 .net *"_ivl_93", 0 0, L_0x120f4bfa0;  1 drivers
v0x120f445c0_0 .net *"_ivl_95", 0 0, L_0x120f4c0f0;  1 drivers
v0x120f44660_0 .net *"_ivl_97", 0 0, L_0x120f4b630;  1 drivers
v0x120f44700_0 .net "alu_op", 1 0, L_0x120f4c250;  alias, 1 drivers
v0x120f447c0_0 .net "alu_src", 0 0, L_0x120f4a4e0;  alias, 1 drivers
v0x120f44850_0 .net "beq", 0 0, L_0x120f49e40;  1 drivers
v0x120f448e0_0 .net "branch", 0 0, L_0x120f4bc50;  alias, 1 drivers
v0x120f44970_0 .net "instr_opcode", 5 0, L_0x120f49850;  alias, 1 drivers
v0x120f44a00_0 .var "jump", 0 0;
v0x120f44a90_0 .net "lw", 0 0, L_0x120f49be0;  1 drivers
v0x120f44b20_0 .net "mem_read", 0 0, L_0x120f4b120;  alias, 1 drivers
v0x120f44bb0_0 .net "mem_to_reg", 0 0, L_0x120f4a780;  alias, 1 drivers
v0x120f44c40_0 .net "mem_write", 0 0, L_0x120f4b6c0;  alias, 1 drivers
v0x120f44ce0_0 .net "r_format", 0 0, L_0x120f49aa0;  1 drivers
v0x120f44d80_0 .net "reg_dst", 0 0, L_0x120f4a050;  alias, 1 drivers
v0x120f44e20_0 .net "reg_write", 0 0, L_0x120f4abb0;  alias, 1 drivers
v0x120f44ec0_0 .net "sw", 0 0, L_0x120f49d60;  1 drivers
L_0x120f49930 .concat [ 6 26 0 0], L_0x120f49850, L_0x118040058;
L_0x120f49aa0 .cmp/eq 32, L_0x120f49930, L_0x1180400a0;
L_0x120f49be0 .cmp/eq 6, L_0x120f49850, L_0x1180400e8;
L_0x120f49d60 .cmp/eq 6, L_0x120f49850, L_0x118040130;
L_0x120f49e40 .cmp/eq 6, L_0x120f49850, L_0x118040178;
L_0x120f49f70 .reduce/nor L_0x120f49be0;
L_0x120f4a180 .reduce/nor L_0x120f49aa0;
L_0x120f4a400 .reduce/nor L_0x120f49e40;
L_0x120f4a610 .reduce/nor L_0x120f49aa0;
L_0x120f4a8e0 .reduce/nor L_0x120f49d60;
L_0x120f4aab0 .reduce/nor L_0x120f49e40;
L_0x120f4aca0 .reduce/nor L_0x120f49aa0;
L_0x120f4ae00 .reduce/nor L_0x120f49d60;
L_0x120f4b000 .reduce/nor L_0x120f49e40;
L_0x120f4b270 .reduce/nor L_0x120f49aa0;
L_0x120f4b390 .reduce/nor L_0x120f49be0;
L_0x120f4b590 .reduce/nor L_0x120f49e40;
L_0x120f4b730 .reduce/nor L_0x120f49aa0;
L_0x120f4b8d0 .reduce/nor L_0x120f49be0;
L_0x120f4bb10 .reduce/nor L_0x120f49d60;
L_0x120f4bd40 .reduce/nor L_0x120f49be0;
L_0x120f4bf00 .reduce/nor L_0x120f49d60;
L_0x120f4c0f0 .reduce/nor L_0x120f49e40;
L_0x120f4c250 .concat8 [ 1 1 0 0], L_0x120f4c850, L_0x120f4b630;
L_0x120f4c330 .reduce/nor L_0x120f49aa0;
L_0x120f4c4a0 .reduce/nor L_0x120f49be0;
L_0x120f4c050 .reduce/nor L_0x120f49d60;
S_0x120f45050 .scope module, "cpu_pc" "pc" 6 140, 10 1 0, S_0x120f1d430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 32 "curr_addr";
v0x120f45290_0 .net "clk", 0 0, o0x1180093c0;  alias, 0 drivers
v0x120f45340_0 .var "curr_addr", 31 0;
v0x120f453f0_0 .net "next_addr", 31 0, v0x120f48b50_0;  1 drivers
v0x120f454b0_0 .net "reset", 0 0, o0x118009450;  alias, 0 drivers
E_0x120f45240 .event posedge, v0x120f45290_0;
S_0x120f455b0 .scope module, "register" "regfile" 6 66, 11 1 0, S_0x120f1d430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
L_0x120f4d210 .functor BUFZ 32, L_0x120f4d050, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x120f4d4c0 .functor BUFZ 32, L_0x120f4d300, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x120f458f0_0 .net *"_ivl_0", 31 0, L_0x120f4d050;  1 drivers
v0x120f45990_0 .net *"_ivl_10", 6 0, L_0x120f4d3a0;  1 drivers
L_0x118040208 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x120f45a30_0 .net *"_ivl_13", 1 0, L_0x118040208;  1 drivers
v0x120f45ae0_0 .net *"_ivl_2", 6 0, L_0x120f4d0f0;  1 drivers
L_0x1180401c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x120f45b90_0 .net *"_ivl_5", 1 0, L_0x1180401c0;  1 drivers
v0x120f45c80_0 .net *"_ivl_8", 31 0, L_0x120f4d300;  1 drivers
v0x120f45d30_0 .net "r_clk", 0 0, o0x1180093c0;  alias, 0 drivers
v0x120f45dc0_0 .net "r_clk_enable", 0 0, o0x118009660;  alias, 0 drivers
v0x120f45e50_0 .net "read_data1", 31 0, L_0x120f4d210;  alias, 1 drivers
v0x120f45f80_0 .net "read_data2", 31 0, L_0x120f4d4c0;  alias, 1 drivers
v0x120f46030_0 .net "read_reg1", 4 0, L_0x120f4cac0;  alias, 1 drivers
v0x120f460e0_0 .net "read_reg2", 4 0, L_0x120f4c5c0;  alias, 1 drivers
v0x120f46190 .array "registers", 31 0, 31 0;
v0x120f46230_0 .net "reset", 0 0, o0x118009450;  alias, 0 drivers
v0x120f462e0_0 .net "write_control", 0 0, L_0x120f4cfa0;  alias, 1 drivers
v0x120f46370_0 .net "write_data", 31 0, L_0x120f4ce80;  alias, 1 drivers
v0x120f46400_0 .net "write_reg", 4 0, L_0x120f4cd20;  alias, 1 drivers
L_0x120f4d050 .array/port v0x120f46190, L_0x120f4d0f0;
L_0x120f4d0f0 .concat [ 5 2 0 0], L_0x120f4cac0, L_0x1180401c0;
L_0x120f4d300 .array/port v0x120f46190, L_0x120f4d3a0;
L_0x120f4d3a0 .concat [ 5 2 0 0], L_0x120f4c5c0, L_0x118040208;
    .scope S_0x120f159f0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x120f40fd0_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x120f40fd0_0;
    %cmpi/s 65535, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x120f40fd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x120f41080, 0, 4;
    %load/vec4 v0x120f40fd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x120f40fd0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .thread T_0;
    .scope S_0x120f159f0;
T_1 ;
    %wait E_0x120f20f60;
    %load/vec4 v0x120f40e80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x120f40f20_0;
    %ix/getv 3, v0x120f40c50_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x120f41080, 0, 4;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x120f13e10;
T_2 ;
    %fork t_1, S_0x120f41210;
    %jmp t_0;
    .scope S_0x120f41210;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x120f413d0_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x120f413d0_0;
    %cmpi/s 1073741823, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x120f413d0_0;
    %store/vec4a v0x120f418b0, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x120f413d0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x120f413d0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 4294967295, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x120f418b0, 4, 0;
    %pushi/vec4 4294967280, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x120f418b0, 4, 0;
    %pushi/vec4 4294967040, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x120f418b0, 4, 0;
    %end;
    .scope S_0x120f13e10;
t_0 %join;
    %end;
    .thread T_2;
    .scope S_0x120f455b0;
T_3 ;
    %wait E_0x120f45240;
    %load/vec4 v0x120f46230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x120f46190, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x120f46190, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x120f46190, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x120f46190, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x120f46190, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x120f46190, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x120f46190, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x120f46190, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x120f46190, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x120f46190, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x120f46190, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x120f46190, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x120f46190, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x120f46190, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x120f46190, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x120f46190, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x120f46190, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x120f46190, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x120f46190, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x120f46190, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x120f46190, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x120f46190, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x120f46190, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x120f46190, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x120f46190, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x120f46190, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x120f46190, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x120f46190, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x120f46190, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x120f46190, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x120f46190, 0, 4;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x120f45dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x120f462e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x120f46370_0;
    %load/vec4 v0x120f46400_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x120f46190, 0, 4;
T_3.4 ;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x120f421a0;
T_4 ;
    %wait E_0x120f423b0;
    %load/vec4 v0x120f42540_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x120f423e0_0, 0, 4;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x120f42540_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.2, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x120f423e0_0, 0, 4;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x120f42540_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_4.4, 4;
    %load/vec4 v0x120f424a0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %jmp T_4.11;
T_4.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x120f423e0_0, 0, 4;
    %jmp T_4.11;
T_4.7 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x120f423e0_0, 0, 4;
    %jmp T_4.11;
T_4.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x120f423e0_0, 0, 4;
    %jmp T_4.11;
T_4.9 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x120f423e0_0, 0, 4;
    %jmp T_4.11;
T_4.10 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x120f423e0_0, 0, 4;
    %jmp T_4.11;
T_4.11 ;
    %pop/vec4 1;
T_4.4 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x120f419f0;
T_5 ;
    %wait E_0x120f41c60;
    %load/vec4 v0x120f41d70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x120f41f90_0, 0;
    %jmp T_5.7;
T_5.0 ;
    %load/vec4 v0x120f41e20_0;
    %load/vec4 v0x120f41ee0_0;
    %and;
    %assign/vec4 v0x120f41f90_0, 0;
    %jmp T_5.7;
T_5.1 ;
    %load/vec4 v0x120f41e20_0;
    %load/vec4 v0x120f41ee0_0;
    %or;
    %assign/vec4 v0x120f41f90_0, 0;
    %jmp T_5.7;
T_5.2 ;
    %load/vec4 v0x120f41e20_0;
    %load/vec4 v0x120f41ee0_0;
    %add;
    %assign/vec4 v0x120f41f90_0, 0;
    %jmp T_5.7;
T_5.3 ;
    %load/vec4 v0x120f41e20_0;
    %load/vec4 v0x120f41ee0_0;
    %sub;
    %assign/vec4 v0x120f41f90_0, 0;
    %jmp T_5.7;
T_5.4 ;
    %load/vec4 v0x120f41e20_0;
    %load/vec4 v0x120f41ee0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_5.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.9, 8;
T_5.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.9, 8;
 ; End of false expr.
    %blend;
T_5.9;
    %assign/vec4 v0x120f41f90_0, 0;
    %jmp T_5.7;
T_5.5 ;
    %load/vec4 v0x120f41e20_0;
    %load/vec4 v0x120f41ee0_0;
    %or;
    %inv;
    %assign/vec4 v0x120f41f90_0, 0;
    %jmp T_5.7;
T_5.7 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x120f45050;
T_6 ;
    %wait E_0x120f45240;
    %load/vec4 v0x120f454b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x120f45340_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x120f453f0_0;
    %assign/vec4 v0x120f45340_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x120f1d430;
T_7 ;
    %wait E_0x120f41980;
    %load/vec4 v0x120f47f90_0;
    %load/vec4 v0x120f47f00_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x120f48250_0;
    %load/vec4 v0x120f48be0_0;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x120f48b50_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x120f48800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x120f48250_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x120f48760_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x120f48b50_0, 0, 32;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x120f488a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x120f48c80_0;
    %store/vec4 v0x120f48b50_0, 0, 32;
T_7.4 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
    "test/tb/lw_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/alu_control.v";
    "rtl/mips_cpu/control.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/regfile.v";
