INFO: [VRFC 10-2263] Analyzing Verilog file "c:/users/zhouzhiwen/desktop/antsdr_standalone/hdl/projects/antsdr_e310/ip_repo/sync_generator_1.0/hdl/sync_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_gen
