/opt/intelFPGA/18.0/modelsim_ase/bin/vlib /home/feilong/Storages/fpga/000_vivado_sim_linux32/v_smpte_uhdsdi_tx_v1_0_0
/opt/intelFPGA/18.0/modelsim_ase/bin/vmap v_smpte_uhdsdi_tx_v1_0_0 /home/feilong/Storages/fpga/000_vivado_sim_linux32/v_smpte_uhdsdi_tx_v1_0_0
/opt/intelFPGA/18.0/modelsim_ase/bin/vcom  -32 -93 -work v_smpte_uhdsdi_tx_v1_0_0 -f /home/feilong/Storages/fpga/000_vivado_sim_linux32/v_smpte_uhdsdi_tx_v1_0_0/.cxl.vhdl.v_smpte_uhdsdi_tx_v1_0_0.v_smpte_uhdsdi_tx_v1_0_0.lin64.cmf
