-- Code your design here
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity adder is
port(
	a                    : in  std_logic_vector(0 to 7);
    soma, mult, div, sub : in  std_logic;
    b0,b1,b2             : out std_logic_vector(0 to 6)
);
end entity;

architecture add of adder is
	signal res     : integer range 0 to 510;
	signal b       : integer range 0 to 255;
    signal inteiro : integer range 0 to 255;
    signal centena : integer range 0 to 9;
    signal aux     : std_logic_vector(0 to 3);
    signal dezena  : integer range 0 to 9;
    signal unidade : integer range 0 to 9;
    signal opcode  : integer range 1 to 4;
begin
	inteiro <= to_integer(unsigned(a));
    b       <= 3;
    
    aux <= soma & mult & div & sub;

    res <= inteiro + b when aux = "1000" else
           inteiro * b when aux = "0100" else
           inteiro / b when aux = "0010" else
           inteiro - b when aux = "0001";

    
    centena <= (res mod 1000)/100;
    dezena  <= (res mod 100)/10;
    unidade <= res mod 10;
              
       with centena select 
        				b2 <= "1111110" when 0, 
							  "0110000" when 1, 
						      "1101101" when 2, 
						      "1111001" when 3, 
						      "0110011" when 4, 
						      "1011011" when 5, 
						      "1011111" when 6, 
						      "1110000" when 7, 	
						      "1111111" when 8, 
						      "1111011" when 9, 
						      "1011111" when others;
       with dezena select 
        				b1 <= "1111110" when 0, 
							  "0110000" when 1, 
						      "1101101" when 2, 
						      "1111001" when 3, 
						      "0110011" when 4, 
						      "1011011" when 5, 
						      "1011111" when 6, 
						      "1110000" when 7, 	
						      "1111111" when 8, 
						      "1111011" when 9, 
						      "1011111" when others;
       with unidade select 
        				b0 <= "1111110" when 0, 
							  "0110000" when 1, 
						      "1101101" when 2, 
						      "1111001" when 3, 
						      "0110011" when 4, 
						      "1011011" when 5, 
						      "1011111" when 6, 
						      "1110000" when 7, 	
						      "1111111" when 8, 
						      "1111011" when 9,  
						      "1011111" when others;
end architecture;