// Seed: 3030727664
module module_0 (
    output id_0,
    output id_1
    , id_3,
    input reg id_2
);
  reg id_4;
  assign id_0 = id_3;
  assign id_1 = ~id_2;
  type_9(
      id_5 - id_3, id_5
  );
  assign id_1 = {1{1'b0}};
  initial begin
    id_5 = id_3 + !(1);
    id_1 = id_5;
    #1 begin
      for (id_5 = ~id_3 && 1'b0 === id_2; id_3; id_0 = id_5) begin
        id_0 <= id_2;
        id_0 <= 1;
        id_0 = id_2 == id_4;
      end
      #1
      if (id_5 ^ -id_2) begin : id_6
        id_1 = 1'b0;
        id_4 <= 1'b0;
      end
      if (1'b0) begin
        id_0 <= 1'b0 == id_3;
      end
    end
  end
endmodule
