// Seed: 1781724721
module module_0 ();
  reg id_2;
  always
    if (1'b0) begin
      id_1 <= 1;
    end else id_2 <= 1;
  wire id_3;
endmodule
module module_1 (
    output wor id_0,
    input uwire id_1,
    input supply1 id_2,
    input wire id_3
    , id_41,
    output uwire id_4,
    input supply0 id_5,
    input wire id_6,
    input wand id_7,
    input wand id_8,
    input wor id_9,
    input supply0 id_10
    , id_42,
    output uwire id_11,
    output supply0 id_12,
    input tri id_13,
    output supply1 id_14,
    output tri id_15,
    input supply1 id_16,
    output uwire id_17,
    input supply0 id_18,
    input tri0 id_19,
    input uwire id_20,
    input tri id_21,
    input supply1 id_22,
    input tri0 id_23,
    input tri1 id_24,
    input wand id_25,
    input uwire id_26,
    output wand id_27,
    output uwire id_28,
    input tri id_29,
    output tri1 id_30,
    output wand id_31,
    input supply1 id_32,
    output tri0 id_33,
    output tri1 id_34,
    input wor id_35,
    output wor id_36,
    output wire id_37,
    output tri0 id_38,
    output tri id_39
);
  wire id_43, id_44;
  wire id_45;
  module_0();
endmodule
