

Microchip MPLAB XC8 Assembler V2.46 build 20240104201356 
                                                                                               Wed Apr 03 04:58:36 2024

Microchip MPLAB XC8 C Compiler v2.46 (Free license) build 20240104201356 Og1 
     1                           	processor	18F25K22
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	smallconst,global,reloc=2,class=SMALLCONST,delta=1,noexec
     9                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    10                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    11                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    12   000000                     
    13                           ; Generated 12/10/2023 GMT
    14                           ; 
    15                           ; Copyright Â© 2023, Microchip Technology Inc. and its subsidiaries ("Microchip")
    16                           ; All rights reserved.
    17                           ; 
    18                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    19                           ; 
    20                           ; Redistribution and use in source and binary forms, with or without modification, are
    21                           ; permitted provided that the following conditions are met:
    22                           ; 
    23                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    24                           ;        conditions and the following disclaimer.
    25                           ; 
    26                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    27                           ;        of conditions and the following disclaimer in the documentation and/or other
    28                           ;        materials provided with the distribution. Publication is not required when
    29                           ;        this file is used in an embedded application.
    30                           ; 
    31                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    32                           ;        software without specific prior written permission.
    33                           ; 
    34                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    35                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    36                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    37                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    38                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    39                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    40                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    41                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    42                           ; 
    43                           ; 
    44                           ; Code-generator required, PIC18F25K22 Definitions
    45                           ; 
    46                           ; SFR Addresses
    47   000000                     _OSCTUNE	set	3995
    48   000000                     _OSCCON	set	4051
    49                           
    50                           ; #config settings
    51                           
    52                           	psect	cinit
    53   000612                     __pcinit:
    54                           	callstack 0
    55   000612                     start_initialization:
    56                           	callstack 0
    57   000612                     __initialization:
    58                           	callstack 0
    59   000612                     end_of_initialization:
    60                           	callstack 0
    61   000612                     __end_of__initialization:
    62                           	callstack 0
    63   000612  0100               	movlb	0
    64   000614  EF01  F003         	goto	_main	;jump to C main() function
    65                           
    66                           	psect	cstackCOMRAM
    67   000000                     __pcstackCOMRAM:
    68                           	callstack 0
    69   000000                     
    70                           ; 1 bytes @ 0x0
    71 ;;
    72 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
    73 ;;
    74 ;; *************** function _main *****************
    75 ;; Defined at:
    76 ;;		line 11 in file "main.c"
    77 ;; Parameters:    Size  Location     Type
    78 ;;		None
    79 ;; Auto vars:     Size  Location     Type
    80 ;;		None
    81 ;; Return value:  Size  Location     Type
    82 ;;                  1    wreg      void 
    83 ;; Registers used:
    84 ;;		wreg, status,2
    85 ;; Tracked objects:
    86 ;;		On entry : 0/0
    87 ;;		On exit  : 0/0
    88 ;;		Unchanged: 0/0
    89 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5
    90 ;;      Params:         0       0       0       0       0       0       0
    91 ;;      Locals:         0       0       0       0       0       0       0
    92 ;;      Temps:          0       0       0       0       0       0       0
    93 ;;      Totals:         0       0       0       0       0       0       0
    94 ;;Total ram usage:        0 bytes
    95 ;; This function calls:
    96 ;;		Nothing
    97 ;; This function is called by:
    98 ;;		Startup code after reset
    99 ;; This function uses a non-reentrant model
   100 ;;
   101                           
   102                           	psect	text0
   103   000602                     __ptext0:
   104                           	callstack 0
   105   000602                     _main:
   106                           	callstack 31
   107   000602                     
   108                           ;main.c: 13:     OSCCON = 0x70;
   109   000602  0E70               	movlw	112
   110   000604  6ED3               	movwf	211,c	;volatile
   111                           
   112                           ;main.c: 14:     OSCTUNE = 0xC0;
   113   000606  0EC0               	movlw	192
   114   000608  6E9B               	movwf	155,c	;volatile
   115   00060A                     l9:
   116   00060A  EF05  F003         	goto	l9
   117   00060E  EF00  F000         	goto	start
   118   000612                     __end_of_main:
   119                           	callstack 0
   120                           
   121                           	psect	smallconst
   122   000600                     __psmallconst:
   123                           	callstack 0
   124   000600  00                 	db	0
   125   000601  00                 	db	0	; dummy byte at the end
   126   000000                     
   127                           	psect	rparam
   128   000000                     
   129                           	psect	config
   130                           
   131                           ; Padding undefined space
   132   300000                     	org	3145728
   133   300000  FF                 	db	255
   134                           
   135                           ;Config register CONFIG1H @ 0x300001
   136                           ;	Oscillator Selection bits
   137                           ;	FOSC = INTIO67, Internal oscillator block
   138                           ;	4X PLL Enable
   139                           ;	PLLCFG = ON, Oscillator multiplied by 4
   140                           ;	Primary clock enable bit
   141                           ;	PRICLKEN = ON, Primary clock enabled
   142                           ;	Fail-Safe Clock Monitor Enable bit
   143                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   144                           ;	Internal/External Oscillator Switchover bit
   145                           ;	IESO = OFF, Oscillator Switchover mode disabled
   146   300001                     	org	3145729
   147   300001  38                 	db	56
   148                           
   149                           ;Config register CONFIG2L @ 0x300002
   150                           ;	Power-up Timer Enable bit
   151                           ;	PWRTEN = OFF, Power up timer disabled
   152                           ;	Brown-out Reset Enable bits
   153                           ;	BOREN = SBORDIS, Brown-out Reset enabled in hardware only (SBOREN is disabled)
   154                           ;	Brown Out Reset Voltage bits
   155                           ;	BORV = 250, VBOR set to 2.50 V nominal
   156   300002                     	org	3145730
   157   300002  0F                 	db	15
   158                           
   159                           ;Config register CONFIG2H @ 0x300003
   160                           ;	Watchdog Timer Enable bits
   161                           ;	WDTEN = OFF, Watch dog timer is always disabled. SWDTEN has no effect.
   162                           ;	Watchdog Timer Postscale Select bits
   163                           ;	WDTPS = 32768, 1:32768
   164   300003                     	org	3145731
   165   300003  3C                 	db	60
   166                           
   167                           ; Padding undefined space
   168   300004                     	org	3145732
   169   300004  FF                 	db	255
   170                           
   171                           ;Config register CONFIG3H @ 0x300005
   172                           ;	CCP2 MUX bit
   173                           ;	CCP2MX = PORTC1, CCP2 input/output is multiplexed with RC1
   174                           ;	PORTB A/D Enable bit
   175                           ;	PBADEN = ON, PORTB<5:0> pins are configured as analog input channels on Reset
   176                           ;	P3A/CCP3 Mux bit
   177                           ;	CCP3MX = PORTB5, P3A/CCP3 input/output is multiplexed with RB5
   178                           ;	HFINTOSC Fast Start-up
   179                           ;	HFOFST = ON, HFINTOSC output and ready status are not delayed by the oscillator stable
      +                           status
   180                           ;	Timer3 Clock input mux bit
   181                           ;	T3CMX = PORTC0, T3CKI is on RC0
   182                           ;	ECCP2 B output mux bit
   183                           ;	P2BMX = PORTB5, P2B is on RB5
   184                           ;	MCLR Pin Enable bit
   185                           ;	MCLRE = EXTMCLR, MCLR pin enabled, RE3 input pin disabled
   186   300005                     	org	3145733
   187   300005  BF                 	db	191
   188                           
   189                           ;Config register CONFIG4L @ 0x300006
   190                           ;	Stack Full/Underflow Reset Enable bit
   191                           ;	STVREN = ON, Stack full/underflow will cause Reset
   192                           ;	Single-Supply ICSP Enable bit
   193                           ;	LVP = ON, Single-Supply ICSP enabled if MCLRE is also 1
   194                           ;	Extended Instruction Set Enable bit
   195                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   196                           ;	Background Debug
   197                           ;	DEBUG = 0x1, unprogrammed default
   198   300006                     	org	3145734
   199   300006  85                 	db	133
   200                           
   201                           ; Padding undefined space
   202   300007                     	org	3145735
   203   300007  FF                 	db	255
   204                           
   205                           ;Config register CONFIG5L @ 0x300008
   206                           ;	Code Protection Block 0
   207                           ;	CP0 = OFF, Block 0 (000800-001FFFh) not code-protected
   208                           ;	Code Protection Block 1
   209                           ;	CP1 = OFF, Block 1 (002000-003FFFh) not code-protected
   210                           ;	Code Protection Block 2
   211                           ;	CP2 = OFF, Block 2 (004000-005FFFh) not code-protected
   212                           ;	Code Protection Block 3
   213                           ;	CP3 = OFF, Block 3 (006000-007FFFh) not code-protected
   214   300008                     	org	3145736
   215   300008  0F                 	db	15
   216                           
   217                           ;Config register CONFIG5H @ 0x300009
   218                           ;	Boot Block Code Protection bit
   219                           ;	CPB = OFF, Boot block (000000-0007FFh) not code-protected
   220                           ;	Data EEPROM Code Protection bit
   221                           ;	CPD = OFF, Data EEPROM not code-protected
   222   300009                     	org	3145737
   223   300009  C0                 	db	192
   224                           
   225                           ;Config register CONFIG6L @ 0x30000A
   226                           ;	Write Protection Block 0
   227                           ;	WRT0 = OFF, Block 0 (000800-001FFFh) not write-protected
   228                           ;	Write Protection Block 1
   229                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) not write-protected
   230                           ;	Write Protection Block 2
   231                           ;	WRT2 = OFF, Block 2 (004000-005FFFh) not write-protected
   232                           ;	Write Protection Block 3
   233                           ;	WRT3 = OFF, Block 3 (006000-007FFFh) not write-protected
   234   30000A                     	org	3145738
   235   30000A  0F                 	db	15
   236                           
   237                           ;Config register CONFIG6H @ 0x30000B
   238                           ;	Configuration Register Write Protection bit
   239                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) not write-protected
   240                           ;	Boot Block Write Protection bit
   241                           ;	WRTB = OFF, Boot Block (000000-0007FFh) not write-protected
   242                           ;	Data EEPROM Write Protection bit
   243                           ;	WRTD = OFF, Data EEPROM not write-protected
   244   30000B                     	org	3145739
   245   30000B  E0                 	db	224
   246                           
   247                           ;Config register CONFIG7L @ 0x30000C
   248                           ;	Table Read Protection Block 0
   249                           ;	EBTR0 = OFF, Block 0 (000800-001FFFh) not protected from table reads executed in other
      +                           blocks
   250                           ;	Table Read Protection Block 1
   251                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) not protected from table reads executed in other
      +                           blocks
   252                           ;	Table Read Protection Block 2
   253                           ;	EBTR2 = OFF, Block 2 (004000-005FFFh) not protected from table reads executed in other
      +                           blocks
   254                           ;	Table Read Protection Block 3
   255                           ;	EBTR3 = OFF, Block 3 (006000-007FFFh) not protected from table reads executed in other
      +                           blocks
   256   30000C                     	org	3145740
   257   30000C  0F                 	db	15
   258                           
   259                           ;Config register CONFIG7H @ 0x30000D
   260                           ;	Boot Block Table Read Protection bit
   261                           ;	EBTRB = OFF, Boot Block (000000-0007FFh) not protected from table reads executed in ot
      +                          her blocks
   262   30000D                     	org	3145741
   263   30000D  40                 	db	64
   264                           tosu	equ	0xFFF
   265                           tosh	equ	0xFFE
   266                           tosl	equ	0xFFD
   267                           stkptr	equ	0xFFC
   268                           pclatu	equ	0xFFB
   269                           pclath	equ	0xFFA
   270                           pcl	equ	0xFF9
   271                           tblptru	equ	0xFF8
   272                           tblptrh	equ	0xFF7
   273                           tblptrl	equ	0xFF6
   274                           tablat	equ	0xFF5
   275                           prodh	equ	0xFF4
   276                           prodl	equ	0xFF3
   277                           indf0	equ	0xFEF
   278                           postinc0	equ	0xFEE
   279                           postdec0	equ	0xFED
   280                           preinc0	equ	0xFEC
   281                           plusw0	equ	0xFEB
   282                           fsr0h	equ	0xFEA
   283                           fsr0l	equ	0xFE9
   284                           wreg	equ	0xFE8
   285                           indf1	equ	0xFE7
   286                           postinc1	equ	0xFE6
   287                           postdec1	equ	0xFE5
   288                           preinc1	equ	0xFE4
   289                           plusw1	equ	0xFE3
   290                           fsr1h	equ	0xFE2
   291                           fsr1l	equ	0xFE1
   292                           bsr	equ	0xFE0
   293                           indf2	equ	0xFDF
   294                           postinc2	equ	0xFDE
   295                           postdec2	equ	0xFDD
   296                           preinc2	equ	0xFDC
   297                           plusw2	equ	0xFDB
   298                           fsr2h	equ	0xFDA
   299                           fsr2l	equ	0xFD9
   300                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      0       0
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      0       0       1        0.0%
STACK                0      0       0       2        0.0%
BITBANK0            A0      0       0       3        0.0%
BANK0               A0      0       0       4        0.0%
BITBANK1           100      0       0       5        0.0%
BANK1              100      0       0       6        0.0%
BITBANK2           100      0       0       7        0.0%
BANK2              100      0       0       8        0.0%
BITBANK3           100      0       0       9        0.0%
BANK3              100      0       0      10        0.0%
BITBANK4           100      0       0      11        0.0%
BANK4              100      0       0      12        0.0%
BITBANK5           100      0       0      13        0.0%
BANK5              100      0       0      14        0.0%
BITBIGSFRh          2C      0       0      15        0.0%
BITBIGSFRlh         37      0       0      16        0.0%
BITBIGSFRll         63      0       0      17        0.0%
ABS                  0      0       0      18        0.0%
BIGRAM             5FF      0       0      19        0.0%
DATA                 0      0       0      20        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR_1             0      0       0     200        0.0%
SFR_1                0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.46 build 20240104201356 
Symbol Table                                                                                   Wed Apr 03 04:58:36 2024

                      l9 060A                       l10 060A                      l688 0602  
                   _main 0602                     start 0000             ___param_bank 0000  
                  ?_main 0000          __initialization 0612             __end_of_main 0612  
                 ??_main 0000            __activetblptr 0000                   _OSCCON 0FD3  
                 isa$std 0001             __mediumconst 0000               __accesstop 0060  
__end_of__initialization 0612            ___rparam_used 0001           __pcstackCOMRAM 0000  
                _OSCTUNE 0F9B                  __Hparam 0000                  __Lparam 0000  
           __psmallconst 0600                  __pcinit 0612                  __ramtop 0600  
                __ptext0 0602     end_of_initialization 0612      start_initialization 0612  
            __smallconst 0600                 __Hrparam 0000                 __Lrparam 0000  
               isa$xinst 0000  
