[Inputs]
rst
in_delay_i
=PC_i[31:0]=
=Inst_i[31:0]=
=Reg1_data_i[31:0]=
=Reg2_data_i[31:0]=
[Outputs]
wreg_o
Reg2_read_o
Reg1_read_o
in_delay_o
next_delay
branch_flag
=inst_o[31:0]=
=ALUsel_o[2:0]=
=ALUop_o[7:0]=
=Reg1_o[31:0]=
=Reg2_o[31:0]=
=wd_o[4:0]=
=Reg2_addr_o[4:0]=
=Reg1_addr_o[4:0]=
=link_addr_o[31:0]=
=branch_addr[31:0]=
[BiDir]
[ATTRIBUTES]
VeriModel ID

