---
layout: default
title: Todo list
nav_order: 99
comments: false
share: false
nav_exclude: true
search_exclude: true
permalink: /todo
---

# Todo list
Personal todo list for [dvtalk](https://dvtalk.me)
{: .fs-6 .fw-300 }

| No | Status      |Add date    | Finish date | Detail                                                                   |
|:---|:------------|:-----------|:------------|:-------------------------------------------------------------------------|
| 1  |             |Aug.23.2020 |             |Write post about systemverilog package                                    |
| 2  |             |Aug.23.2020 |Aug.29.2021  |Investigate the uvm dpi/pli/C --> check mentor paper about C for interface|
| 3  |             |Aug.23.2020 |             |Check Easier UVM generator                                                |
| 4  |             |Aug.25.2020 |             |Write post of how uvm test begin                                          |
| 5  |             |Aug.25.2020 |Aug.28.2020  |Update uvm_test_top in post diff b/w tb top and uvm test, check this post [hdl and hvl](https://www.techdesignforums.com/practice/technique/team-uvm-and-emulation-for-testbench-acceleration/)                |
| 6  |             |Sep.02.2020 |Mar.20.2021  |Add post about systemverilog macro                                        |
| 7  |             |Oct.17.2020 |Oct.18.2020  |Add post about forcing signals using Questasim                            |
| 8  |             |Jul.25.2021 |             |Add post about scope of variable, lifetime, automatic                     |
| 9  |             |Jul.26.2021 |             |Add post about Systemverilog interface                                    |
| 10 |             |Aug.22.2021 |Aug.29.2021  |Add post about svOpenHandle DPI-C                                         |
| 11 |             |Aug.22.2021 |             |Add post about Variable scope in systemverilog (automatic, public, ..)    |
| 12 |             |Aug.29.2021 |             |Add post about UVM string manipulation/regex                              |
| 13 |             |Aug.29.2021 |Sep.18.2021  |Add post about UVM factory                                                |
| 14 |             |Sep.19.2021 |             |Add post about systemverilog std package                                  |
| 15 |             |Sep.19.2021 |Sep.26.2021  |Add post about uvm event                                                  |
| 16 |             |Sep.26.2021 |Oct.02.2021  |Add post about uvm barrier, uvm_barrier_pool                              |
| 17 |             |Sep.30.2021 |Oct.06.2021  |Add post about uvm pool, example with uvm_pool for semaphore              |
| 18 |             |Sep.30.2021 |             |Write about SOLID principles, just example, practical cases               |
| 19 |             |Oct.24.2021 |Nov.13.2021  |Add post about enum                                                       |
| 20 |             |Jul.12.2022 |             |Check the use of name when constructing object/component in uvm           |

