Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2013.3 (win64) Build 329390 Wed Oct 16 18:37:02 MDT 2013
| Date         : Fri Jan 17 16:48:38 2014
| Host         : Membrane-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -file flp32_complex_subtracter_timing_summary_routed.rpt -pb flp32_complex_subtracter_timing_summary_routed.pb
| Design       : flp32_complex_subtracter
| Device       : xa7a100t-csg324
| Speed File   : -1Q  PRELIMINARY 1.07 2013-09-28
------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Check Timing
| ------------
------------------------------------------------------------------------------------------------


Checking 'no_clock'.
 There are 0 register/latch pins with constant_clock.
 There are 22 register/latch pins with no clock driven by: flp32_sub0/add_1/R_temp_reg[21]_i_1/CO[3] and possible clock pin by: A0[0] A0[1] A0[2] A0[3] A0[4] A0[5] A0[6] A0[7] A0[8] A0[9] A0[10] A0[11] A0[12] A0[13] A0[14] A0[15] A0[16] A0[17] A0[18] A0[19] A0[20] A0[21] A0[22] A0[23] A0[24] A0[25] A0[26] A0[27] A0[28] A0[29] A0[30] B0[0] B0[1] B0[2] B0[3] B0[4] B0[5] B0[6] B0[7] B0[8] B0[9] B0[10] B0[11] B0[12] B0[13] B0[14] B0[15] B0[16] B0[17] B0[18] B0[19] B0[20] B0[21] B0[22] B0[23] B0[24] B0[25] B0[26] B0[27] B0[28] B0[29] B0[30] 
 There are 22 register/latch pins with no clock driven by: flp32_sub1/add_1/R_temp_reg[21]_i_1__0/CO[3] and possible clock pin by: A1[0] A1[1] A1[2] A1[3] A1[4] A1[5] A1[6] A1[7] A1[8] A1[9] A1[10] A1[11] A1[12] A1[13] A1[14] A1[15] A1[16] A1[17] A1[18] A1[19] A1[20] A1[21] A1[22] A1[23] A1[24] A1[25] A1[26] A1[27] A1[28] A1[29] A1[30] B1[0] B1[1] B1[2] B1[3] B1[4] B1[5] B1[6] B1[7] B1[8] B1[9] B1[10] B1[11] B1[12] B1[13] B1[14] B1[15] B1[16] B1[17] B1[18] B1[19] B1[20] B1[21] B1[22] B1[23] B1[24] B1[25] B1[26] B1[27] B1[28] B1[29] B1[30] 

Checking 'unconstrained_internal_endpoints'.
 There are 44 pins that are not constrained for maximum delay.
 There are 0 pins that are not constrained for maximum delay due to constant clock.

Checking 'no_input_delay'.
 There are 124 input ports with no input delay specified.

Checking 'no_output_delay'.
 There are 44 ports with no output delay specified.

Checking 'multiple_clock'.
 There are 0 register/latch pins with related clocks.
 There are 0 register/latch pins with exclusive clocks.

Checking 'generated_clocks'.
 There are 0 generated clocks that are not connected to a clock source.

Checking 'loops'.
 There are 0 combinational loops in the design.

Checking 'partial_input_delay'.
 There are 0 input ports with partial input delay specified.

Checking 'partial_output_delay'.
 There are 0 ports with partial output delay specified.

Checking 'unexpandable_clocks'.
 There are 0 related clock pairs.
 There are 0 User Ignored clock pairs.

Checking 'latch_loops'.
 There are 0 combinational latch loops in the design through latch input

------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
         NA           NA                     NA                   NA           NA           NA                     NA                   NA           NA           NA                      NA                    NA  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


