##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for ADC_SAR_Seq_1_IntClock
		4.2::Critical Path Report for CapSense_IntClock
		4.3::Critical Path Report for CyBUS_CLK
		4.4::Critical Path Report for SPIM_1_IntClock
		4.5::Critical Path Report for SPIM_2_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. ADC_SAR_Seq_1_IntClock:R)
		5.3::Critical Path Report for (SPIM_1_IntClock:R vs. SPIM_1_IntClock:R)
		5.4::Critical Path Report for (SPIM_2_IntClock:R vs. SPIM_2_IntClock:R)
		5.5::Critical Path Report for (ADC_SAR_Seq_1_IntClock:R vs. CyBUS_CLK:R)
		5.6::Critical Path Report for (ADC_SAR_Seq_1_IntClock:R vs. ADC_SAR_Seq_1_IntClock:R)
		5.7::Critical Path Report for (CapSense_IntClock:R vs. CapSense_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 16
Clock: ADC_1_Ext_CP_Clk                | N/A                    | Target: 78.86 MHz   | 
Clock: ADC_1_Ext_CP_Clk(routed)        | N/A                    | Target: 78.86 MHz   | 
Clock: ADC_1_theACLK                   | N/A                    | Target: 4.93 MHz    | 
Clock: ADC_1_theACLK(fixed-function)   | N/A                    | Target: 4.93 MHz    | 
Clock: ADC_SAR_Seq_1_IntClock          | Frequency: 23.85 MHz   | Target: 1.61 MHz    | 
Clock: ADC_SAR_Seq_1_IntClock(routed)  | N/A                    | Target: 1.61 MHz    | 
Clock: CapSense_IntClock               | Frequency: 56.96 MHz   | Target: 26.29 MHz   | 
Clock: CyBUS_CLK                       | Frequency: 123.60 MHz  | Target: 78.86 MHz   | 
Clock: CyBUS_CLK(fixed-function)       | N/A                    | Target: 78.86 MHz   | 
Clock: CyILO                           | N/A                    | Target: 0.10 MHz    | 
Clock: CyIMO                           | N/A                    | Target: 24.00 MHz   | 
Clock: CyMASTER_CLK                    | N/A                    | Target: 78.86 MHz   | 
Clock: CyPLL_OUT                       | N/A                    | Target: 78.86 MHz   | 
Clock: SPIM_1_IntClock                 | Frequency: 49.48 MHz   | Target: 15.77 MHz   | 
Clock: SPIM_2_IntClock                 | Frequency: 44.42 MHz   | Target: 15.77 MHz   | 
Clock: \ADC_1:DSM\/dec_clock           | N/A                    | Target: 100.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock            Capture Clock           Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
----------------------  ----------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
ADC_SAR_Seq_1_IntClock  ADC_SAR_Seq_1_IntClock  621377           579445      N/A              N/A         N/A              N/A         N/A              N/A         
ADC_SAR_Seq_1_IntClock  CyBUS_CLK               12681.2          4876        N/A              N/A         N/A              N/A         N/A              N/A         
CapSense_IntClock       CapSense_IntClock       38043.5          20489       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK               ADC_SAR_Seq_1_IntClock  12681.2          5240        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK               CyBUS_CLK               12681.2          4591        N/A              N/A         N/A              N/A         N/A              N/A         
SPIM_1_IntClock         SPIM_1_IntClock         63405.8          43197       N/A              N/A         N/A              N/A         N/A              N/A         
SPIM_2_IntClock         SPIM_2_IntClock         63405.8          40894       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name      Setup to Clk  Clock Name:Phase   
-------------  ------------  -----------------  
MISO_1(0)_PAD  16873         SPIM_1_IntClock:R  
MISO_2(0)_PAD  22711         SPIM_2_IntClock:R  


                       3.2::Clock to Out
                       -----------------

Port Name         Clock to Out  Clock Name:Phase             
----------------  ------------  ---------------------------  
MOSI_1(0)_PAD     36043         SPIM_1_IntClock:R            
MOSI_2(0)_PAD     40648         SPIM_2_IntClock:R            
SCLK_1(0)_PAD     23718         SPIM_1_IntClock:R            
SCLK_2(0)_PAD     26632         SPIM_2_IntClock:R            
SCL_1(0)_PAD:out  25456         CyBUS_CLK(fixed-function):R  
SDA_1(0)_PAD:out  25457         CyBUS_CLK(fixed-function):R  
SS_1(0)_PAD       25214         SPIM_1_IntClock:R            
SS_2(0)_PAD       26891         SPIM_2_IntClock:R            


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for ADC_SAR_Seq_1_IntClock
****************************************************
Clock: ADC_SAR_Seq_1_IntClock
Frequency: 23.85 MHz | Target: 1.61 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 579445p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38422
-------------------------------------   ----- 
End-of-path arrival time (ps)           38422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell61         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q              macrocell61   1250   1250  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    9342  10592  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13942  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell20   2914  16856  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell20   3350  20206  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\/main_0       macrocell96  18215  38422  579445  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\/clock_0        macrocell96         0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CapSense_IntClock
***********************************************
Clock: CapSense_IntClock
Frequency: 56.96 MHz | Target: 26.29 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH1:UDB:Window:u0\/z0_comb
Path End       : \CapSense:MeasureCH1:UDB:Counter:u0\/cs_addr_2
Capture Clock  : \CapSense:MeasureCH1:UDB:Counter:u0\/clock
Path slack     : 20489p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -6060
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     31983

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11495
-------------------------------------   ----- 
End-of-path arrival time (ps)           11495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH1:UDB:Window:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:MeasureCH1:UDB:Window:u0\/z0_comb     datapathcell1   2290   2290  20489  RISE       1
\CapSense:MeasureCH1:cs_addr_cnt_2\/main_1      macrocell5      3535   5825  20489  RISE       1
\CapSense:MeasureCH1:cs_addr_cnt_2\/q           macrocell5      3350   9175  20489  RISE       1
\CapSense:MeasureCH1:UDB:Counter:u0\/cs_addr_2  datapathcell2   2320  11495  20489  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH1:UDB:Counter:u0\/clock                 datapathcell2       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 123.60 MHz | Target: 78.86 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:nrqSync:genblk1[1]:INST\/out
Path End       : \USB:EP17_DMA_Done_SR:sts_intr:sts_reg\/status_1
Capture Clock  : \USB:EP17_DMA_Done_SR:sts_intr:sts_reg\/clock
Path slack     : 4591p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12681
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     12181

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7591
-------------------------------------   ---- 
End-of-path arrival time (ps)           7591
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\USB:nrqSync:genblk1[1]:INST\/clock                         synccell            0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\USB:nrqSync:genblk1[1]:INST\/out                 synccell       1020   1020   4591  RISE       1
\USB:EP17_DMA_Done_SR:sts_intr:sts_reg\/status_1  statusicell3   6571   7591   4591  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\USB:EP17_DMA_Done_SR:sts_intr:sts_reg\/clock               statusicell3        0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for SPIM_1_IntClock
*********************************************
Clock: SPIM_1_IntClock
Frequency: 49.48 MHz | Target: 15.77 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_2\/q
Path End       : \SPIM_1:BSPIM:TxStsReg\/status_0
Capture Clock  : \SPIM_1:BSPIM:TxStsReg\/clock
Path slack     : 43197p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   63406
- Setup time                                                    -500
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 62906

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19708
-------------------------------------   ----- 
End-of-path arrival time (ps)           19708
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell47         0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\SPIM_1:BSPIM:state_2\/q           macrocell47    1250   1250  43197  RISE       1
\SPIM_1:BSPIM:tx_status_0\/main_0  macrocell17    9199  10449  43197  RISE       1
\SPIM_1:BSPIM:tx_status_0\/q       macrocell17    3350  13799  43197  RISE       1
\SPIM_1:BSPIM:TxStsReg\/status_0   statusicell1   5909  19708  43197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:TxStsReg\/clock                              statusicell1        0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for SPIM_2_IntClock
*********************************************
Clock: SPIM_2_IntClock
Frequency: 44.42 MHz | Target: 15.77 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:state_1\/q
Path End       : \SPIM_2:BSPIM:mosi_pre_reg\/main_1
Capture Clock  : \SPIM_2:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 40894p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19002
-------------------------------------   ----- 
End-of-path arrival time (ps)           19002
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_1\/clock_0                             macrocell132        0      0  RISE       1

Data path
pin name                                    model name    delay     AT  slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -----  ----  ------
\SPIM_2:BSPIM:state_1\/q                    macrocell132   1250   1250  40894  RISE       1
\SPIM_2:BSPIM:mosi_pre_reg_split_1\/main_1  macrocell27    8863  10113  40894  RISE       1
\SPIM_2:BSPIM:mosi_pre_reg_split_1\/q       macrocell27    3350  13463  40894  RISE       1
\SPIM_2:BSPIM:mosi_pre_reg\/main_1          macrocell136   5539  19002  40894  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:mosi_pre_reg\/clock_0                        macrocell136        0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:nrqSync:genblk1[1]:INST\/out
Path End       : \USB:EP17_DMA_Done_SR:sts_intr:sts_reg\/status_1
Capture Clock  : \USB:EP17_DMA_Done_SR:sts_intr:sts_reg\/clock
Path slack     : 4591p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12681
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     12181

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7591
-------------------------------------   ---- 
End-of-path arrival time (ps)           7591
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\USB:nrqSync:genblk1[1]:INST\/clock                         synccell            0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\USB:nrqSync:genblk1[1]:INST\/out                 synccell       1020   1020   4591  RISE       1
\USB:EP17_DMA_Done_SR:sts_intr:sts_reg\/status_1  statusicell3   6571   7591   4591  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\USB:EP17_DMA_Done_SR:sts_intr:sts_reg\/clock               statusicell3        0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. ADC_SAR_Seq_1_IntClock:R)
************************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_986/main_0
Capture Clock  : Net_986/clock_0
Path slack     : 5240p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (CyBUS_CLK:R#49 vs. ADC_SAR_Seq_1_IntClock:R#2)   12681
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    9171

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3931
-------------------------------------   ---- 
End-of-path arrival time (ps)           3931
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\/clock_0            macrocell128        0      0  RISE       1

Data path
pin name                                    model name    delay     AT  slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell128   1250   1250   5240  RISE       1
Net_986/main_0                              macrocell127   2681   3931   5240  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_986/clock_0                                            macrocell127        0      0  RISE       1


5.3::Critical Path Report for (SPIM_1_IntClock:R vs. SPIM_1_IntClock:R)
***********************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_2\/q
Path End       : \SPIM_1:BSPIM:TxStsReg\/status_0
Capture Clock  : \SPIM_1:BSPIM:TxStsReg\/clock
Path slack     : 43197p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   63406
- Setup time                                                    -500
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 62906

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19708
-------------------------------------   ----- 
End-of-path arrival time (ps)           19708
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell47         0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\SPIM_1:BSPIM:state_2\/q           macrocell47    1250   1250  43197  RISE       1
\SPIM_1:BSPIM:tx_status_0\/main_0  macrocell17    9199  10449  43197  RISE       1
\SPIM_1:BSPIM:tx_status_0\/q       macrocell17    3350  13799  43197  RISE       1
\SPIM_1:BSPIM:TxStsReg\/status_0   statusicell1   5909  19708  43197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:TxStsReg\/clock                              statusicell1        0      0  RISE       1


5.4::Critical Path Report for (SPIM_2_IntClock:R vs. SPIM_2_IntClock:R)
***********************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:state_1\/q
Path End       : \SPIM_2:BSPIM:mosi_pre_reg\/main_1
Capture Clock  : \SPIM_2:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 40894p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19002
-------------------------------------   ----- 
End-of-path arrival time (ps)           19002
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_1\/clock_0                             macrocell132        0      0  RISE       1

Data path
pin name                                    model name    delay     AT  slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -----  ----  ------
\SPIM_2:BSPIM:state_1\/q                    macrocell132   1250   1250  40894  RISE       1
\SPIM_2:BSPIM:mosi_pre_reg_split_1\/main_1  macrocell27    8863  10113  40894  RISE       1
\SPIM_2:BSPIM:mosi_pre_reg_split_1\/q       macrocell27    3350  13463  40894  RISE       1
\SPIM_2:BSPIM:mosi_pre_reg\/main_1          macrocell136   5539  19002  40894  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:mosi_pre_reg\/clock_0                        macrocell136        0      0  RISE       1


5.5::Critical Path Report for (ADC_SAR_Seq_1_IntClock:R vs. CyBUS_CLK:R)
************************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_986/q
Path End       : \ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 4876p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. CyBUS_CLK:R#2)   12681
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   9171

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4295
-------------------------------------   ---- 
End-of-path arrival time (ps)           4295
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_986/clock_0                                            macrocell127        0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
Net_986/q                                        macrocell127   1250   1250   4876  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell128   3045   4295   4876  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\/clock_0            macrocell128        0      0  RISE       1


5.6::Critical Path Report for (ADC_SAR_Seq_1_IntClock:R vs. ADC_SAR_Seq_1_IntClock:R)
*************************************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 579445p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38422
-------------------------------------   ----- 
End-of-path arrival time (ps)           38422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell61         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q              macrocell61   1250   1250  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    9342  10592  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13942  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell20   2914  16856  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell20   3350  20206  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\/main_0       macrocell96  18215  38422  579445  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\/clock_0        macrocell96         0      0  RISE       1


5.7::Critical Path Report for (CapSense_IntClock:R vs. CapSense_IntClock:R)
***************************************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH1:UDB:Window:u0\/z0_comb
Path End       : \CapSense:MeasureCH1:UDB:Counter:u0\/cs_addr_2
Capture Clock  : \CapSense:MeasureCH1:UDB:Counter:u0\/clock
Path slack     : 20489p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -6060
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     31983

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11495
-------------------------------------   ----- 
End-of-path arrival time (ps)           11495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH1:UDB:Window:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:MeasureCH1:UDB:Window:u0\/z0_comb     datapathcell1   2290   2290  20489  RISE       1
\CapSense:MeasureCH1:cs_addr_cnt_2\/main_1      macrocell5      3535   5825  20489  RISE       1
\CapSense:MeasureCH1:cs_addr_cnt_2\/q           macrocell5      3350   9175  20489  RISE       1
\CapSense:MeasureCH1:UDB:Counter:u0\/cs_addr_2  datapathcell2   2320  11495  20489  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH1:UDB:Counter:u0\/clock                 datapathcell2       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:nrqSync:genblk1[1]:INST\/out
Path End       : \USB:EP17_DMA_Done_SR:sts_intr:sts_reg\/status_1
Capture Clock  : \USB:EP17_DMA_Done_SR:sts_intr:sts_reg\/clock
Path slack     : 4591p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12681
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     12181

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7591
-------------------------------------   ---- 
End-of-path arrival time (ps)           7591
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\USB:nrqSync:genblk1[1]:INST\/clock                         synccell            0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\USB:nrqSync:genblk1[1]:INST\/out                 synccell       1020   1020   4591  RISE       1
\USB:EP17_DMA_Done_SR:sts_intr:sts_reg\/status_1  statusicell3   6571   7591   4591  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\USB:EP17_DMA_Done_SR:sts_intr:sts_reg\/clock               statusicell3        0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_986/q
Path End       : \ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 4876p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. CyBUS_CLK:R#2)   12681
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   9171

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4295
-------------------------------------   ---- 
End-of-path arrival time (ps)           4295
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_986/clock_0                                            macrocell127        0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
Net_986/q                                        macrocell127   1250   1250   4876  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell128   3045   4295   4876  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\/clock_0            macrocell128        0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\/main_0
Capture Clock  : \ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 5237p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12681
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9171

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3935
-------------------------------------   ---- 
End-of-path arrival time (ps)           3935
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\/clock_0            macrocell128        0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\/q       macrocell128   1250   1250   5237  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\/main_0  macrocell128   2685   3935   5237  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\/clock_0            macrocell128        0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_986/main_0
Capture Clock  : Net_986/clock_0
Path slack     : 5240p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (CyBUS_CLK:R#49 vs. ADC_SAR_Seq_1_IntClock:R#2)   12681
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    9171

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3931
-------------------------------------   ---- 
End-of-path arrival time (ps)           3931
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\/clock_0            macrocell128        0      0  RISE       1

Data path
pin name                                    model name    delay     AT  slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell128   1250   1250   5240  RISE       1
Net_986/main_0                              macrocell127   2681   3931   5240  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_986/clock_0                                            macrocell127        0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \ADC_SAR_Seq_1:bSAR_SEQ:nrq_reg\/main_0
Capture Clock  : \ADC_SAR_Seq_1:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 5240p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (CyBUS_CLK:R#49 vs. ADC_SAR_Seq_1_IntClock:R#2)   12681
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    9171

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3931
-------------------------------------   ---- 
End-of-path arrival time (ps)           3931
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\/clock_0            macrocell128        0      0  RISE       1

Data path
pin name                                    model name    delay     AT  slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell128   1250   1250   5240  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:nrq_reg\/main_0     macrocell129   2681   3931   5240  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:nrq_reg\/clock_0                   macrocell129        0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:nrqSync:genblk1[6]:INST\/out
Path End       : \USB:EP17_DMA_Done_SR:sts_intr:sts_reg\/status_6
Capture Clock  : \USB:EP17_DMA_Done_SR:sts_intr:sts_reg\/clock
Path slack     : 5316p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12681
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     12181

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6865
-------------------------------------   ---- 
End-of-path arrival time (ps)           6865
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\USB:nrqSync:genblk1[6]:INST\/clock                         synccell            0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\USB:nrqSync:genblk1[6]:INST\/out                 synccell       1020   1020   5316  RISE       1
\USB:EP17_DMA_Done_SR:sts_intr:sts_reg\/status_6  statusicell3   5845   6865   5316  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\USB:EP17_DMA_Done_SR:sts_intr:sts_reg\/clock               statusicell3        0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:nrqSync:genblk1[4]:INST\/out
Path End       : \USB:EP17_DMA_Done_SR:sts_intr:sts_reg\/status_4
Capture Clock  : \USB:EP17_DMA_Done_SR:sts_intr:sts_reg\/clock
Path slack     : 5334p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12681
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     12181

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6847
-------------------------------------   ---- 
End-of-path arrival time (ps)           6847
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\USB:nrqSync:genblk1[4]:INST\/clock                         synccell            0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\USB:nrqSync:genblk1[4]:INST\/out                 synccell       1020   1020   5334  RISE       1
\USB:EP17_DMA_Done_SR:sts_intr:sts_reg\/status_4  statusicell3   5827   6847   5334  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\USB:EP17_DMA_Done_SR:sts_intr:sts_reg\/clock               statusicell3        0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:nrqSync:genblk1[0]:INST\/out
Path End       : \USB:EP17_DMA_Done_SR:sts_intr:sts_reg\/status_0
Capture Clock  : \USB:EP17_DMA_Done_SR:sts_intr:sts_reg\/clock
Path slack     : 5341p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12681
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     12181

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6840
-------------------------------------   ---- 
End-of-path arrival time (ps)           6840
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\USB:nrqSync:genblk1[0]:INST\/clock                         synccell            0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\USB:nrqSync:genblk1[0]:INST\/out                 synccell       1020   1020   5341  RISE       1
\USB:EP17_DMA_Done_SR:sts_intr:sts_reg\/status_0  statusicell3   5820   6840   5341  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\USB:EP17_DMA_Done_SR:sts_intr:sts_reg\/clock               statusicell3        0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:nrqSync:genblk1[2]:INST\/out
Path End       : \USB:EP17_DMA_Done_SR:sts_intr:sts_reg\/status_2
Capture Clock  : \USB:EP17_DMA_Done_SR:sts_intr:sts_reg\/clock
Path slack     : 5345p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12681
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     12181

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6836
-------------------------------------   ---- 
End-of-path arrival time (ps)           6836
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\USB:nrqSync:genblk1[2]:INST\/clock                         synccell            0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\USB:nrqSync:genblk1[2]:INST\/out                 synccell       1020   1020   5345  RISE       1
\USB:EP17_DMA_Done_SR:sts_intr:sts_reg\/status_2  statusicell3   5816   6836   5345  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\USB:EP17_DMA_Done_SR:sts_intr:sts_reg\/clock               statusicell3        0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:Sync:genblk1[0]:INST\/out
Path End       : \ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\/main_1
Capture Clock  : \ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 5911p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12681
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9171

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3260
-------------------------------------   ---- 
End-of-path arrival time (ps)           3260
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:Sync:genblk1[0]:INST\/clock                  synccell            0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:Sync:genblk1[0]:INST\/out         synccell       1020   1020   5911  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\/main_1  macrocell128   2240   3260   5911  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\/clock_0            macrocell128        0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:EP17_DMA_Done_SR:sts_intr:sts_reg\/interrupt
Path End       : \USB:EP8_DMA_Done_SR:sts_intr:sts_reg\/status_0
Capture Clock  : \USB:EP8_DMA_Done_SR:sts_intr:sts_reg\/clock
Path slack     : 6707p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12681
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     12181

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5474
-------------------------------------   ---- 
End-of-path arrival time (ps)           5474
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\USB:EP17_DMA_Done_SR:sts_intr:sts_reg\/clock               statusicell3        0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
\USB:EP17_DMA_Done_SR:sts_intr:sts_reg\/interrupt  statusicell3   2550   2550   6707  RISE       1
\USB:EP8_DMA_Done_SR:sts_intr:sts_reg\/status_0    statusicell4   2924   5474   6707  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\USB:EP8_DMA_Done_SR:sts_intr:sts_reg\/clock                statusicell4        0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:nrqSync:genblk1[3]:INST\/out
Path End       : \USB:EP17_DMA_Done_SR:sts_intr:sts_reg\/status_3
Capture Clock  : \USB:EP17_DMA_Done_SR:sts_intr:sts_reg\/clock
Path slack     : 7510p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12681
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     12181

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4671
-------------------------------------   ---- 
End-of-path arrival time (ps)           4671
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\USB:nrqSync:genblk1[3]:INST\/clock                         synccell            0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\USB:nrqSync:genblk1[3]:INST\/out                 synccell       1020   1020   7510  RISE       1
\USB:EP17_DMA_Done_SR:sts_intr:sts_reg\/status_3  statusicell3   3651   4671   7510  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\USB:EP17_DMA_Done_SR:sts_intr:sts_reg\/clock               statusicell3        0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:nrqSync:genblk1[7]:INST\/out
Path End       : \USB:EP8_DMA_Done_SR:sts_intr:sts_reg\/status_1
Capture Clock  : \USB:EP8_DMA_Done_SR:sts_intr:sts_reg\/clock
Path slack     : 8245p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12681
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     12181

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3936
-------------------------------------   ---- 
End-of-path arrival time (ps)           3936
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\USB:nrqSync:genblk1[7]:INST\/clock                         synccell            0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
\USB:nrqSync:genblk1[7]:INST\/out                synccell       1020   1020   8245  RISE       1
\USB:EP8_DMA_Done_SR:sts_intr:sts_reg\/status_1  statusicell4   2916   3936   8245  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\USB:EP8_DMA_Done_SR:sts_intr:sts_reg\/clock                statusicell4        0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:nrqSync:genblk1[5]:INST\/out
Path End       : \USB:EP17_DMA_Done_SR:sts_intr:sts_reg\/status_5
Capture Clock  : \USB:EP17_DMA_Done_SR:sts_intr:sts_reg\/clock
Path slack     : 8260p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12681
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     12181

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3921
-------------------------------------   ---- 
End-of-path arrival time (ps)           3921
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\USB:nrqSync:genblk1[5]:INST\/clock                         synccell            0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\USB:nrqSync:genblk1[5]:INST\/out                 synccell       1020   1020   8260  RISE       1
\USB:EP17_DMA_Done_SR:sts_intr:sts_reg\/status_5  statusicell3   2901   3921   8260  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\USB:EP17_DMA_Done_SR:sts_intr:sts_reg\/clock               statusicell3        0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH1:UDB:Window:u0\/z0_comb
Path End       : \CapSense:MeasureCH1:UDB:Counter:u0\/cs_addr_2
Capture Clock  : \CapSense:MeasureCH1:UDB:Counter:u0\/clock
Path slack     : 20489p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -6060
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     31983

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11495
-------------------------------------   ----- 
End-of-path arrival time (ps)           11495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH1:UDB:Window:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:MeasureCH1:UDB:Window:u0\/z0_comb     datapathcell1   2290   2290  20489  RISE       1
\CapSense:MeasureCH1:cs_addr_cnt_2\/main_1      macrocell5      3535   5825  20489  RISE       1
\CapSense:MeasureCH1:cs_addr_cnt_2\/q           macrocell5      3350   9175  20489  RISE       1
\CapSense:MeasureCH1:UDB:Counter:u0\/cs_addr_2  datapathcell2   2320  11495  20489  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH1:UDB:Counter:u0\/clock                 datapathcell2       0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH1:UDB:Window:u0\/z0_comb
Path End       : \CapSense:MeasureCH1:UDB:Counter:u0\/cs_addr_1
Capture Clock  : \CapSense:MeasureCH1:UDB:Counter:u0\/clock
Path slack     : 20492p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -6060
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     31983

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11491
-------------------------------------   ----- 
End-of-path arrival time (ps)           11491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH1:UDB:Window:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:MeasureCH1:UDB:Window:u0\/z0_comb     datapathcell1   2290   2290  20489  RISE       1
\CapSense:MeasureCH1:cs_addr_cnt_1\/main_1      macrocell6      3535   5825  20492  RISE       1
\CapSense:MeasureCH1:cs_addr_cnt_1\/q           macrocell6      3350   9175  20492  RISE       1
\CapSense:MeasureCH1:UDB:Counter:u0\/cs_addr_1  datapathcell2   2317  11491  20492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH1:UDB:Counter:u0\/clock                 datapathcell2       0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH1:UDB:Window:u0\/z0_comb
Path End       : \CapSense:MeasureCH1:UDB:Counter:u0\/cs_addr_0
Capture Clock  : \CapSense:MeasureCH1:UDB:Counter:u0\/clock
Path slack     : 20496p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -6060
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     31983

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11487
-------------------------------------   ----- 
End-of-path arrival time (ps)           11487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH1:UDB:Window:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:MeasureCH1:UDB:Window:u0\/z0_comb     datapathcell1   2290   2290  20489  RISE       1
\CapSense:MeasureCH1:cs_addr_cnt_0\/main_1      macrocell7      3535   5825  20496  RISE       1
\CapSense:MeasureCH1:cs_addr_cnt_0\/q           macrocell7      3350   9175  20496  RISE       1
\CapSense:MeasureCH1:UDB:Counter:u0\/cs_addr_0  datapathcell2   2313  11487  20496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH1:UDB:Counter:u0\/clock                 datapathcell2       0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:wndState_0\/q
Path End       : \CapSense:MeasureCH0:UDB:Counter:u0\/cs_addr_2
Capture Clock  : \CapSense:MeasureCH0:UDB:Counter:u0\/clock
Path slack     : 20790p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -6060
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     31983

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11193
-------------------------------------   ----- 
End-of-path arrival time (ps)           11193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_0\/clock_0                   macrocell40         0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:wndState_0\/q              macrocell40     1250   1250  20790  RISE       1
\CapSense:MeasureCH0:cs_addr_cnt_2\/main_4      macrocell11     4273   5523  20790  RISE       1
\CapSense:MeasureCH0:cs_addr_cnt_2\/q           macrocell11     3350   8873  20790  RISE       1
\CapSense:MeasureCH0:UDB:Counter:u0\/cs_addr_2  datapathcell4   2320  11193  20790  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:UDB:Counter:u0\/clock                 datapathcell4       0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:wndState_0\/q
Path End       : \CapSense:MeasureCH0:UDB:Counter:u0\/cs_addr_1
Capture Clock  : \CapSense:MeasureCH0:UDB:Counter:u0\/clock
Path slack     : 20794p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -6060
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     31983

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11190
-------------------------------------   ----- 
End-of-path arrival time (ps)           11190
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_0\/clock_0                   macrocell40         0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:wndState_0\/q              macrocell40     1250   1250  20790  RISE       1
\CapSense:MeasureCH0:cs_addr_cnt_1\/main_5      macrocell12     4273   5523  20794  RISE       1
\CapSense:MeasureCH0:cs_addr_cnt_1\/q           macrocell12     3350   8873  20794  RISE       1
\CapSense:MeasureCH0:UDB:Counter:u0\/cs_addr_1  datapathcell4   2317  11190  20794  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:UDB:Counter:u0\/clock                 datapathcell4       0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:wndState_0\/q
Path End       : \CapSense:MeasureCH0:UDB:Counter:u0\/cs_addr_0
Capture Clock  : \CapSense:MeasureCH0:UDB:Counter:u0\/clock
Path slack     : 20798p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -6060
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     31983

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11186
-------------------------------------   ----- 
End-of-path arrival time (ps)           11186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_0\/clock_0                   macrocell40         0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:wndState_0\/q              macrocell40     1250   1250  20790  RISE       1
\CapSense:MeasureCH0:cs_addr_cnt_0\/main_5      macrocell13     4273   5523  20798  RISE       1
\CapSense:MeasureCH0:cs_addr_cnt_0\/q           macrocell13     3350   8873  20798  RISE       1
\CapSense:MeasureCH0:UDB:Counter:u0\/cs_addr_0  datapathcell4   2313  11186  20798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:UDB:Counter:u0\/clock                 datapathcell4       0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:UDB:Window:u0\/z1_comb
Path End       : \CapSense:MeasureCH0:UDB:Window:u0\/cs_addr_2
Capture Clock  : \CapSense:MeasureCH0:UDB:Window:u0\/clock
Path slack     : 21199p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -6060
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     31983

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10784
-------------------------------------   ----- 
End-of-path arrival time (ps)           10784
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:UDB:Window:u0\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:UDB:Window:u0\/z1_comb    datapathcell3   2220   2220  21184  RISE       1
\CapSense:MeasureCH0:cs_addr_win_2\/main_1     macrocell8      2905   5125  21199  RISE       1
\CapSense:MeasureCH0:cs_addr_win_2\/q          macrocell8      3350   8475  21199  RISE       1
\CapSense:MeasureCH0:UDB:Window:u0\/cs_addr_2  datapathcell3   2309  10784  21199  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:UDB:Window:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:UDB:Window:u0\/z1_comb
Path End       : \CapSense:MeasureCH0:UDB:Window:u0\/cs_addr_0
Capture Clock  : \CapSense:MeasureCH0:UDB:Window:u0\/clock
Path slack     : 21210p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -6060
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     31983

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10773
-------------------------------------   ----- 
End-of-path arrival time (ps)           10773
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:UDB:Window:u0\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:UDB:Window:u0\/z1_comb    datapathcell3   2220   2220  21184  RISE       1
\CapSense:MeasureCH0:cs_addr_win_0\/main_1     macrocell10     2905   5125  21210  RISE       1
\CapSense:MeasureCH0:cs_addr_win_0\/q          macrocell10     3350   8475  21210  RISE       1
\CapSense:MeasureCH0:UDB:Window:u0\/cs_addr_0  datapathcell3   2298  10773  21210  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:UDB:Window:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:UDB:Window:u0\/z1_comb
Path End       : \CapSense:MeasureCH0:UDB:Window:u0\/cs_addr_1
Capture Clock  : \CapSense:MeasureCH0:UDB:Window:u0\/clock
Path slack     : 21214p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -6060
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     31983

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10769
-------------------------------------   ----- 
End-of-path arrival time (ps)           10769
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:UDB:Window:u0\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:UDB:Window:u0\/z1_comb    datapathcell3   2220   2220  21184  RISE       1
\CapSense:MeasureCH0:cs_addr_win_1\/main_1     macrocell9      2905   5125  21214  RISE       1
\CapSense:MeasureCH0:cs_addr_win_1\/q          macrocell9      3350   8475  21214  RISE       1
\CapSense:MeasureCH0:UDB:Window:u0\/cs_addr_1  datapathcell3   2294  10769  21214  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:UDB:Window:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH1:UDB:Window:u0\/z0_comb
Path End       : \CapSense:MeasureCH1:UDB:Window:u0\/cs_addr_2
Capture Clock  : \CapSense:MeasureCH1:UDB:Window:u0\/clock
Path slack     : 21446p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -6060
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     31983

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10537
-------------------------------------   ----- 
End-of-path arrival time (ps)           10537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH1:UDB:Window:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:MeasureCH1:UDB:Window:u0\/z0_comb    datapathcell1   2290   2290  20489  RISE       1
\CapSense:MeasureCH1:cs_addr_win_2\/main_0     macrocell2      2598   4888  21446  RISE       1
\CapSense:MeasureCH1:cs_addr_win_2\/q          macrocell2      3350   8238  21446  RISE       1
\CapSense:MeasureCH1:UDB:Window:u0\/cs_addr_2  datapathcell1   2299  10537  21446  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH1:UDB:Window:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH1:UDB:Window:u0\/z0_comb
Path End       : \CapSense:MeasureCH1:UDB:Window:u0\/cs_addr_1
Capture Clock  : \CapSense:MeasureCH1:UDB:Window:u0\/clock
Path slack     : 21450p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -6060
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     31983

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10533
-------------------------------------   ----- 
End-of-path arrival time (ps)           10533
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH1:UDB:Window:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:MeasureCH1:UDB:Window:u0\/z0_comb    datapathcell1   2290   2290  20489  RISE       1
\CapSense:MeasureCH1:cs_addr_win_1\/main_0     macrocell3      2598   4888  21450  RISE       1
\CapSense:MeasureCH1:cs_addr_win_1\/q          macrocell3      3350   8238  21450  RISE       1
\CapSense:MeasureCH1:UDB:Window:u0\/cs_addr_1  datapathcell1   2296  10533  21450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH1:UDB:Window:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH1:UDB:Window:u0\/z0_comb
Path End       : \CapSense:MeasureCH1:UDB:Window:u0\/cs_addr_0
Capture Clock  : \CapSense:MeasureCH1:UDB:Window:u0\/clock
Path slack     : 21454p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -6060
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     31983

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10530
-------------------------------------   ----- 
End-of-path arrival time (ps)           10530
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH1:UDB:Window:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:MeasureCH1:UDB:Window:u0\/z0_comb    datapathcell1   2290   2290  20489  RISE       1
\CapSense:MeasureCH1:cs_addr_win_0\/main_0     macrocell4      2598   4888  21454  RISE       1
\CapSense:MeasureCH1:cs_addr_win_0\/q          macrocell4      3350   8238  21454  RISE       1
\CapSense:MeasureCH1:UDB:Window:u0\/cs_addr_0  datapathcell1   2292  10530  21454  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH1:UDB:Window:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:inter_reset\/q
Path End       : \CapSense:ClockGen:sC16:PRSdp:u1\/sir
Capture Clock  : \CapSense:ClockGen:sC16:PRSdp:u1\/clock
Path slack     : 23557p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -3020
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     35023

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11467
-------------------------------------   ----- 
End-of-path arrival time (ps)           11467
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:inter_reset\/clock_0                    macrocell46         0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:ClockGen:inter_reset\/q            macrocell46     1250   1250  23557  RISE       1
\CapSense:ClockGen:sC16:PRSdp:u0\/cs_addr_2  datapathcell6   3257   4507  23557  RISE       1
\CapSense:ClockGen:sC16:PRSdp:u0\/sol_msb    datapathcell6   6960  11467  23557  RISE       1
\CapSense:ClockGen:sC16:PRSdp:u1\/sir        datapathcell7      0  11467  23557  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:sC16:PRSdp:u1\/clock                    datapathcell7       0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:inter_reset\/q
Path End       : \CapSense:ClockGen:sC16:PRSdp:u1\/cfbi
Capture Clock  : \CapSense:ClockGen:sC16:PRSdp:u1\/clock
Path slack     : 24197p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -5890
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     32153

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7957
-------------------------------------   ---- 
End-of-path arrival time (ps)           7957
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:inter_reset\/clock_0                    macrocell46         0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:ClockGen:inter_reset\/q            macrocell46     1250   1250  23557  RISE       1
\CapSense:ClockGen:sC16:PRSdp:u0\/cs_addr_2  datapathcell6   3257   4507  23557  RISE       1
\CapSense:ClockGen:sC16:PRSdp:u0\/cfbo       datapathcell6   3450   7957  24197  RISE       1
\CapSense:ClockGen:sC16:PRSdp:u1\/cfbi       datapathcell7      0   7957  24197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:sC16:PRSdp:u1\/clock                    datapathcell7       0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:inter_reset\/q
Path End       : \CapSense:ClockGen:sC16:PRSdp:u0\/cs_addr_2
Capture Clock  : \CapSense:ClockGen:sC16:PRSdp:u0\/clock
Path slack     : 25407p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -8130
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     29913

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4507
-------------------------------------   ---- 
End-of-path arrival time (ps)           4507
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:inter_reset\/clock_0                    macrocell46         0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:ClockGen:inter_reset\/q            macrocell46     1250   1250  23557  RISE       1
\CapSense:ClockGen:sC16:PRSdp:u0\/cs_addr_2  datapathcell6   3257   4507  25407  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:sC16:PRSdp:u0\/clock                    datapathcell6       0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:clock_detect_reg\/q
Path End       : \CapSense:ClockGen:sC16:PRSdp:u1\/cs_addr_0
Capture Clock  : \CapSense:ClockGen:sC16:PRSdp:u1\/clock
Path slack     : 25413p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -8130
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     29913

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4500
-------------------------------------   ---- 
End-of-path arrival time (ps)           4500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:clock_detect_reg\/clock_0               macrocell41         0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:ClockGen:clock_detect_reg\/q       macrocell41     1250   1250  23571  RISE       1
\CapSense:ClockGen:sC16:PRSdp:u1\/cs_addr_0  datapathcell7   3250   4500  25413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:sC16:PRSdp:u1\/clock                    datapathcell7       0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:inter_reset\/q
Path End       : \CapSense:ClockGen:sC16:PRSdp:u1\/cs_addr_2
Capture Clock  : \CapSense:ClockGen:sC16:PRSdp:u1\/clock
Path slack     : 25420p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -8130
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     29913

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4493
-------------------------------------   ---- 
End-of-path arrival time (ps)           4493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:inter_reset\/clock_0                    macrocell46         0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:ClockGen:inter_reset\/q            macrocell46     1250   1250  23557  RISE       1
\CapSense:ClockGen:sC16:PRSdp:u1\/cs_addr_2  datapathcell7   3243   4493  25420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:sC16:PRSdp:u1\/clock                    datapathcell7       0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:clock_detect_reg\/q
Path End       : \CapSense:ClockGen:sC16:PRSdp:u0\/cs_addr_0
Capture Clock  : \CapSense:ClockGen:sC16:PRSdp:u0\/clock
Path slack     : 25421p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -8130
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     29913

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4492
-------------------------------------   ---- 
End-of-path arrival time (ps)           4492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:clock_detect_reg\/clock_0               macrocell41         0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:ClockGen:clock_detect_reg\/q       macrocell41     1250   1250  23571  RISE       1
\CapSense:ClockGen:sC16:PRSdp:u0\/cs_addr_0  datapathcell6   3242   4492  25421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:sC16:PRSdp:u0\/clock                    datapathcell6       0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:inter_reset\/q
Path End       : \CapSense:ClockGen:UDB:PrescalerDp:u0\/cs_addr_0
Capture Clock  : \CapSense:ClockGen:UDB:PrescalerDp:u0\/clock
Path slack     : 26594p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -6060
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     31983

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5389
-------------------------------------   ---- 
End-of-path arrival time (ps)           5389
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:inter_reset\/clock_0                    macrocell46         0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:ClockGen:inter_reset\/q                 macrocell46     1250   1250  23557  RISE       1
\CapSense:ClockGen:UDB:PrescalerDp:u0\/cs_addr_0  datapathcell5   4139   5389  26594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:UDB:PrescalerDp:u0\/clock               datapathcell5       0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:ScanSpeed\/tc
Path End       : \CapSense:MeasureCH1:wndState_2\/main_0
Capture Clock  : \CapSense:MeasureCH1:wndState_2\/clock_0
Path slack     : 27003p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     34533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7531
-------------------------------------   ---- 
End-of-path arrival time (ps)           7531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:ScanSpeed\/clock                        count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:ClockGen:ScanSpeed\/tc         count7cell    2050   2050  27003  RISE       1
\CapSense:MeasureCH1:wndState_2\/main_0  macrocell34   5481   7531  27003  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH1:wndState_2\/clock_0                   macrocell34         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:ScanSpeed\/tc
Path End       : \CapSense:MeasureCH1:wndState_1\/main_0
Capture Clock  : \CapSense:MeasureCH1:wndState_1\/clock_0
Path slack     : 27003p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     34533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7531
-------------------------------------   ---- 
End-of-path arrival time (ps)           7531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:ScanSpeed\/clock                        count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:ClockGen:ScanSpeed\/tc         count7cell    2050   2050  27003  RISE       1
\CapSense:MeasureCH1:wndState_1\/main_0  macrocell35   5481   7531  27003  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH1:wndState_1\/clock_0                   macrocell35         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:ScanSpeed\/tc
Path End       : \CapSense:MeasureCH0:wndState_2\/main_0
Capture Clock  : \CapSense:MeasureCH0:wndState_2\/clock_0
Path slack     : 27016p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     34533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7517
-------------------------------------   ---- 
End-of-path arrival time (ps)           7517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:ScanSpeed\/clock                        count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:ClockGen:ScanSpeed\/tc         count7cell    2050   2050  27003  RISE       1
\CapSense:MeasureCH0:wndState_2\/main_0  macrocell38   5467   7517  27016  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_2\/clock_0                   macrocell38         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:ScanSpeed\/tc
Path End       : \CapSense:MeasureCH0:wndState_1\/main_0
Capture Clock  : \CapSense:MeasureCH0:wndState_1\/clock_0
Path slack     : 27016p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     34533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7517
-------------------------------------   ---- 
End-of-path arrival time (ps)           7517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:ScanSpeed\/clock                        count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:ClockGen:ScanSpeed\/tc         count7cell    2050   2050  27003  RISE       1
\CapSense:MeasureCH0:wndState_1\/main_0  macrocell39   5467   7517  27016  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_1\/clock_0                   macrocell39         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:UDB:PrescalerDp:u0\/z0_comb
Path End       : \CapSense:ClockGen:UDB:PrescalerDp:u0\/cs_addr_1
Capture Clock  : \CapSense:ClockGen:UDB:PrescalerDp:u0\/clock
Path slack     : 27408p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -6060
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     31983

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4576
-------------------------------------   ---- 
End-of-path arrival time (ps)           4576
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:UDB:PrescalerDp:u0\/clock               datapathcell5       0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:ClockGen:UDB:PrescalerDp:u0\/z0_comb    datapathcell5   2290   2290  27408  RISE       1
\CapSense:ClockGen:UDB:PrescalerDp:u0\/cs_addr_1  datapathcell5   2286   4576  27408  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:UDB:PrescalerDp:u0\/clock               datapathcell5       0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:ScanSpeed\/tc
Path End       : \CapSense:MeasureCH1:genblk1:SyncCMPR\/clk_en
Capture Clock  : \CapSense:MeasureCH1:genblk1:SyncCMPR\/clock
Path slack     : 27526p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -2100
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     35943

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8418
-------------------------------------   ---- 
End-of-path arrival time (ps)           8418
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:ScanSpeed\/clock                        count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:ClockGen:ScanSpeed\/tc               count7cell    2050   2050  27003  RISE       1
\CapSense:MeasureCH1:genblk1:SyncCMPR\/clk_en  synccell      6368   8418  27526  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH1:genblk1:SyncCMPR\/clock               synccell            0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:mrst\/q
Path End       : \CapSense:Net_1603\/main_0
Capture Clock  : \CapSense:Net_1603\/clock_0
Path slack     : 27579p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     34533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6954
-------------------------------------   ---- 
End-of-path arrival time (ps)           6954
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:mrst\/clock_0                                    macrocell45         0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:mrst\/q           macrocell45   1250   1250  27579  RISE       1
\CapSense:Net_1603\/main_0  macrocell37   5704   6954  27579  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:Net_1603\/clock_0                                macrocell37         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:mrst\/q
Path End       : \CapSense:MeasureCH0:wndState_2\/main_1
Capture Clock  : \CapSense:MeasureCH0:wndState_2\/clock_0
Path slack     : 27579p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     34533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6954
-------------------------------------   ---- 
End-of-path arrival time (ps)           6954
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:mrst\/clock_0                                    macrocell45         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:mrst\/q                        macrocell45   1250   1250  27579  RISE       1
\CapSense:MeasureCH0:wndState_2\/main_1  macrocell38   5704   6954  27579  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_2\/clock_0                   macrocell38         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:mrst\/q
Path End       : \CapSense:MeasureCH0:wndState_1\/main_1
Capture Clock  : \CapSense:MeasureCH0:wndState_1\/clock_0
Path slack     : 27579p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     34533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6954
-------------------------------------   ---- 
End-of-path arrival time (ps)           6954
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:mrst\/clock_0                                    macrocell45         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:mrst\/q                        macrocell45   1250   1250  27579  RISE       1
\CapSense:MeasureCH0:wndState_1\/main_1  macrocell39   5704   6954  27579  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_1\/clock_0                   macrocell39         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:ScanSpeed\/tc
Path End       : \CapSense:MeasureCH0:genblk1:SyncCMPR\/clk_en
Capture Clock  : \CapSense:MeasureCH0:genblk1:SyncCMPR\/clock
Path slack     : 28391p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -2100
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     35943

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7552
-------------------------------------   ---- 
End-of-path arrival time (ps)           7552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:ScanSpeed\/clock                        count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:ClockGen:ScanSpeed\/tc               count7cell    2050   2050  27003  RISE       1
\CapSense:MeasureCH0:genblk1:SyncCMPR\/clk_en  synccell      5502   7552  28391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:genblk1:SyncCMPR\/clock               synccell            0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:wndState_0\/q
Path End       : \CapSense:Net_1603\/main_5
Capture Clock  : \CapSense:Net_1603\/clock_0
Path slack     : 28442p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     34533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6091
-------------------------------------   ---- 
End-of-path arrival time (ps)           6091
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_0\/clock_0                   macrocell40         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:wndState_0\/q  macrocell40   1250   1250  20790  RISE       1
\CapSense:Net_1603\/main_5          macrocell37   4841   6091  28442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:Net_1603\/clock_0                                macrocell37         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:wndState_0\/q
Path End       : \CapSense:MeasureCH0:wndState_2\/main_4
Capture Clock  : \CapSense:MeasureCH0:wndState_2\/clock_0
Path slack     : 28442p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     34533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6091
-------------------------------------   ---- 
End-of-path arrival time (ps)           6091
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_0\/clock_0                   macrocell40         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:wndState_0\/q       macrocell40   1250   1250  20790  RISE       1
\CapSense:MeasureCH0:wndState_2\/main_4  macrocell38   4841   6091  28442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_2\/clock_0                   macrocell38         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:wndState_0\/q
Path End       : \CapSense:MeasureCH0:wndState_1\/main_6
Capture Clock  : \CapSense:MeasureCH0:wndState_1\/clock_0
Path slack     : 28442p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     34533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6091
-------------------------------------   ---- 
End-of-path arrival time (ps)           6091
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_0\/clock_0                   macrocell40         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:wndState_0\/q       macrocell40   1250   1250  20790  RISE       1
\CapSense:MeasureCH0:wndState_1\/main_6  macrocell39   4841   6091  28442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_1\/clock_0                   macrocell39         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:mrst\/q
Path End       : \CapSense:MeasureCH0:wndState_0\/main_0
Capture Clock  : \CapSense:MeasureCH0:wndState_0\/clock_0
Path slack     : 28481p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     34533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6053
-------------------------------------   ---- 
End-of-path arrival time (ps)           6053
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:mrst\/clock_0                                    macrocell45         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:mrst\/q                        macrocell45   1250   1250  27579  RISE       1
\CapSense:MeasureCH0:wndState_0\/main_0  macrocell40   4803   6053  28481  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_0\/clock_0                   macrocell40         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:Net_1603\/q
Path End       : \CapSense:MeasureCH0:wndState_0\/main_4
Capture Clock  : \CapSense:MeasureCH0:wndState_0\/clock_0
Path slack     : 29075p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     34533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5458
-------------------------------------   ---- 
End-of-path arrival time (ps)           5458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:Net_1603\/clock_0                                macrocell37         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:Net_1603\/q                    macrocell37   1250   1250  29075  RISE       1
\CapSense:MeasureCH0:wndState_0\/main_4  macrocell40   4208   5458  29075  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_0\/clock_0                   macrocell40         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:Net_1603\/q
Path End       : \CapSense:Net_1603\/main_6
Capture Clock  : \CapSense:Net_1603\/clock_0
Path slack     : 29133p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     34533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5400
-------------------------------------   ---- 
End-of-path arrival time (ps)           5400
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:Net_1603\/clock_0                                macrocell37         0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:Net_1603\/q       macrocell37   1250   1250  29075  RISE       1
\CapSense:Net_1603\/main_6  macrocell37   4150   5400  29133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:Net_1603\/clock_0                                macrocell37         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:Net_1603\/q
Path End       : \CapSense:MeasureCH0:wndState_2\/main_5
Capture Clock  : \CapSense:MeasureCH0:wndState_2\/clock_0
Path slack     : 29133p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     34533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5400
-------------------------------------   ---- 
End-of-path arrival time (ps)           5400
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:Net_1603\/clock_0                                macrocell37         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:Net_1603\/q                    macrocell37   1250   1250  29075  RISE       1
\CapSense:MeasureCH0:wndState_2\/main_5  macrocell38   4150   5400  29133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_2\/clock_0                   macrocell38         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:Net_1603\/q
Path End       : \CapSense:MeasureCH0:wndState_1\/main_7
Capture Clock  : \CapSense:MeasureCH0:wndState_1\/clock_0
Path slack     : 29133p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     34533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5400
-------------------------------------   ---- 
End-of-path arrival time (ps)           5400
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:Net_1603\/clock_0                                macrocell37         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:Net_1603\/q                    macrocell37   1250   1250  29075  RISE       1
\CapSense:MeasureCH0:wndState_1\/main_7  macrocell39   4150   5400  29133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_1\/clock_0                   macrocell39         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:mrst\/q
Path End       : \CapSense:Net_372\/main_2
Capture Clock  : \CapSense:Net_372\/clock_0
Path slack     : 29243p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     34533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5291
-------------------------------------   ---- 
End-of-path arrival time (ps)           5291
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:mrst\/clock_0                                    macrocell45         0      0  RISE       1

Data path
pin name                   model name   delay     AT  slack  edge  Fanout
-------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:mrst\/q          macrocell45   1250   1250  27579  RISE       1
\CapSense:Net_372\/main_2  macrocell33   4041   5291  29243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:Net_372\/clock_0                                 macrocell33         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:mrst\/q
Path End       : \CapSense:MeasureCH1:wndState_2\/main_1
Capture Clock  : \CapSense:MeasureCH1:wndState_2\/clock_0
Path slack     : 29243p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     34533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5291
-------------------------------------   ---- 
End-of-path arrival time (ps)           5291
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:mrst\/clock_0                                    macrocell45         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:mrst\/q                        macrocell45   1250   1250  27579  RISE       1
\CapSense:MeasureCH1:wndState_2\/main_1  macrocell34   4041   5291  29243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH1:wndState_2\/clock_0                   macrocell34         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:mrst\/q
Path End       : \CapSense:MeasureCH1:wndState_1\/main_3
Capture Clock  : \CapSense:MeasureCH1:wndState_1\/clock_0
Path slack     : 29243p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     34533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5291
-------------------------------------   ---- 
End-of-path arrival time (ps)           5291
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:mrst\/clock_0                                    macrocell45         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:mrst\/q                        macrocell45   1250   1250  27579  RISE       1
\CapSense:MeasureCH1:wndState_1\/main_3  macrocell35   4041   5291  29243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH1:wndState_1\/clock_0                   macrocell35         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:mrst\/q
Path End       : \CapSense:MeasureCH1:wndState_0\/main_0
Capture Clock  : \CapSense:MeasureCH1:wndState_0\/clock_0
Path slack     : 29243p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     34533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5291
-------------------------------------   ---- 
End-of-path arrival time (ps)           5291
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:mrst\/clock_0                                    macrocell45         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:mrst\/q                        macrocell45   1250   1250  27579  RISE       1
\CapSense:MeasureCH1:wndState_0\/main_0  macrocell36   4041   5291  29243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH1:wndState_0\/clock_0                   macrocell36         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:tmp_ppulse_reg\/q
Path End       : \CapSense:ClockGen:clock_detect_reg\/main_0
Capture Clock  : \CapSense:ClockGen:clock_detect_reg\/clock_0
Path slack     : 29278p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     34533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5255
-------------------------------------   ---- 
End-of-path arrival time (ps)           5255
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:tmp_ppulse_reg\/clock_0                 macrocell42         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:ClockGen:tmp_ppulse_reg\/q         macrocell42   1250   1250  29278  RISE       1
\CapSense:ClockGen:clock_detect_reg\/main_0  macrocell41   4005   5255  29278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:clock_detect_reg\/clock_0               macrocell41         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:UDB:Window:u0\/z1_comb
Path End       : \CapSense:Net_1603\/main_2
Capture Clock  : \CapSense:Net_1603\/clock_0
Path slack     : 29417p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     34533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5116
-------------------------------------   ---- 
End-of-path arrival time (ps)           5116
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:UDB:Window:u0\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:UDB:Window:u0\/z1_comb  datapathcell3   2220   2220  21184  RISE       1
\CapSense:Net_1603\/main_2                   macrocell37     2896   5116  29417  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:Net_1603\/clock_0                                macrocell37         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:UDB:Window:u0\/z1_comb
Path End       : \CapSense:MeasureCH0:wndState_1\/main_3
Capture Clock  : \CapSense:MeasureCH0:wndState_1\/clock_0
Path slack     : 29417p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     34533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5116
-------------------------------------   ---- 
End-of-path arrival time (ps)           5116
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:UDB:Window:u0\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:UDB:Window:u0\/z1_comb  datapathcell3   2220   2220  21184  RISE       1
\CapSense:MeasureCH0:wndState_1\/main_3      macrocell39     2896   5116  29417  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_1\/clock_0                   macrocell39         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:wndState_2\/q
Path End       : \CapSense:MeasureCH0:wndState_0\/main_1
Capture Clock  : \CapSense:MeasureCH0:wndState_0\/clock_0
Path slack     : 29425p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     34533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5108
-------------------------------------   ---- 
End-of-path arrival time (ps)           5108
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_2\/clock_0                   macrocell38         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:wndState_2\/q       macrocell38   1250   1250  21998  RISE       1
\CapSense:MeasureCH0:wndState_0\/main_1  macrocell40   3858   5108  29425  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_0\/clock_0                   macrocell40         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:cstate_2\/q
Path End       : \CapSense:Net_1603\/main_8
Capture Clock  : \CapSense:Net_1603\/clock_0
Path slack     : 29439p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     34533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5094
-------------------------------------   ---- 
End-of-path arrival time (ps)           5094
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:cstate_2\/clock_0                       macrocell44         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:ClockGen:cstate_2\/q  macrocell44   1250   1250  29439  RISE       1
\CapSense:Net_1603\/main_8      macrocell37   3844   5094  29439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:Net_1603\/clock_0                                macrocell37         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:mrst\/q
Path End       : \CapSense:ClockGen:cstate_2\/main_0
Capture Clock  : \CapSense:ClockGen:cstate_2\/clock_0
Path slack     : 29463p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     34533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5070
-------------------------------------   ---- 
End-of-path arrival time (ps)           5070
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:mrst\/clock_0                                    macrocell45         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:mrst\/q                    macrocell45   1250   1250  27579  RISE       1
\CapSense:ClockGen:cstate_2\/main_0  macrocell44   3820   5070  29463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:cstate_2\/clock_0                       macrocell44         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:mrst\/q
Path End       : \CapSense:mrst\/main_0
Capture Clock  : \CapSense:mrst\/clock_0
Path slack     : 29463p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     34533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5070
-------------------------------------   ---- 
End-of-path arrival time (ps)           5070
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:mrst\/clock_0                                    macrocell45         0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\CapSense:mrst\/q       macrocell45   1250   1250  27579  RISE       1
\CapSense:mrst\/main_0  macrocell45   3820   5070  29463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:mrst\/clock_0                                    macrocell45         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:mrst\/q
Path End       : \CapSense:ClockGen:inter_reset\/main_0
Capture Clock  : \CapSense:ClockGen:inter_reset\/clock_0
Path slack     : 29463p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     34533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5070
-------------------------------------   ---- 
End-of-path arrival time (ps)           5070
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:mrst\/clock_0                                    macrocell45         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:mrst\/q                       macrocell45   1250   1250  27579  RISE       1
\CapSense:ClockGen:inter_reset\/main_0  macrocell46   3820   5070  29463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:inter_reset\/clock_0                    macrocell46         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH1:UDB:Window:u0\/z0_comb
Path End       : \CapSense:Net_372\/main_0
Capture Clock  : \CapSense:Net_372\/clock_0
Path slack     : 29634p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     34533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4899
-------------------------------------   ---- 
End-of-path arrival time (ps)           4899
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH1:UDB:Window:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:MeasureCH1:UDB:Window:u0\/z0_comb  datapathcell1   2290   2290  20489  RISE       1
\CapSense:Net_372\/main_0                    macrocell33     2609   4899  29634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:Net_372\/clock_0                                 macrocell33         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH1:UDB:Window:u0\/z0_comb
Path End       : \CapSense:MeasureCH1:wndState_1\/main_1
Capture Clock  : \CapSense:MeasureCH1:wndState_1\/clock_0
Path slack     : 29634p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     34533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4899
-------------------------------------   ---- 
End-of-path arrival time (ps)           4899
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH1:UDB:Window:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:MeasureCH1:UDB:Window:u0\/z0_comb  datapathcell1   2290   2290  20489  RISE       1
\CapSense:MeasureCH1:wndState_1\/main_1      macrocell35     2609   4899  29634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH1:wndState_1\/clock_0                   macrocell35         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH1:UDB:Window:u0\/z1_comb
Path End       : \CapSense:Net_372\/main_1
Capture Clock  : \CapSense:Net_372\/clock_0
Path slack     : 29701p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     34533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4832
-------------------------------------   ---- 
End-of-path arrival time (ps)           4832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH1:UDB:Window:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:MeasureCH1:UDB:Window:u0\/z1_comb  datapathcell1   2220   2220  20556  RISE       1
\CapSense:Net_372\/main_1                    macrocell33     2612   4832  29701  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:Net_372\/clock_0                                 macrocell33         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH1:UDB:Window:u0\/z1_comb
Path End       : \CapSense:MeasureCH1:wndState_1\/main_2
Capture Clock  : \CapSense:MeasureCH1:wndState_1\/clock_0
Path slack     : 29701p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     34533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4832
-------------------------------------   ---- 
End-of-path arrival time (ps)           4832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH1:UDB:Window:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:MeasureCH1:UDB:Window:u0\/z1_comb  datapathcell1   2220   2220  20556  RISE       1
\CapSense:MeasureCH1:wndState_1\/main_2      macrocell35     2612   4832  29701  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH1:wndState_1\/clock_0                   macrocell35         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:cstate_2\/q
Path End       : \CapSense:Net_372\/main_8
Capture Clock  : \CapSense:Net_372\/clock_0
Path slack     : 29726p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     34533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4808
-------------------------------------   ---- 
End-of-path arrival time (ps)           4808
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:cstate_2\/clock_0                       macrocell44         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:ClockGen:cstate_2\/q  macrocell44   1250   1250  29439  RISE       1
\CapSense:Net_372\/main_8       macrocell33   3558   4808  29726  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:Net_372\/clock_0                                 macrocell33         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:cstate_2\/q
Path End       : \CapSense:MeasureCH1:wndState_0\/main_6
Capture Clock  : \CapSense:MeasureCH1:wndState_0\/clock_0
Path slack     : 29726p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     34533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4808
-------------------------------------   ---- 
End-of-path arrival time (ps)           4808
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:cstate_2\/clock_0                       macrocell44         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:ClockGen:cstate_2\/q           macrocell44   1250   1250  29439  RISE       1
\CapSense:MeasureCH1:wndState_0\/main_6  macrocell36   3558   4808  29726  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH1:wndState_0\/clock_0                   macrocell36         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:sC16:PRSdp:u1\/cmsbo
Path End       : \CapSense:ClockGen:sC16:PRSdp:u0\/cmsbi
Capture Clock  : \CapSense:ClockGen:sC16:PRSdp:u0\/clock
Path slack     : 29773p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -6730
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     31313

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       1540
-------------------------------------   ---- 
End-of-path arrival time (ps)           1540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:sC16:PRSdp:u1\/clock                    datapathcell7       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:ClockGen:sC16:PRSdp:u1\/cmsbo  datapathcell7   1540   1540  27923  RISE       1
\CapSense:ClockGen:sC16:PRSdp:u0\/cmsbi  datapathcell6      0   1540  29773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:sC16:PRSdp:u0\/clock                    datapathcell6       0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:UDB:PrescalerDp:u0\/ce1_comb
Path End       : \CapSense:ClockGen:tmp_ppulse_reg\/main_0
Capture Clock  : \CapSense:ClockGen:tmp_ppulse_reg\/clock_0
Path slack     : 29805p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     34533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4729
-------------------------------------   ---- 
End-of-path arrival time (ps)           4729
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:UDB:PrescalerDp:u0\/clock               datapathcell5       0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:ClockGen:UDB:PrescalerDp:u0\/ce1_comb  datapathcell5   2430   2430  29805  RISE       1
\CapSense:ClockGen:tmp_ppulse_reg\/main_0        macrocell42     2299   4729  29805  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:tmp_ppulse_reg\/clock_0                 macrocell42         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:Net_372\/q
Path End       : \CapSense:Net_372\/main_6
Capture Clock  : \CapSense:Net_372\/clock_0
Path slack     : 29860p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     34533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4674
-------------------------------------   ---- 
End-of-path arrival time (ps)           4674
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:Net_372\/clock_0                                 macrocell33         0      0  RISE       1

Data path
pin name                   model name   delay     AT  slack  edge  Fanout
-------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:Net_372\/q       macrocell33   1250   1250  29860  RISE       1
\CapSense:Net_372\/main_6  macrocell33   3424   4674  29860  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:Net_372\/clock_0                                 macrocell33         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:Net_372\/q
Path End       : \CapSense:MeasureCH1:wndState_2\/main_5
Capture Clock  : \CapSense:MeasureCH1:wndState_2\/clock_0
Path slack     : 29860p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     34533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4674
-------------------------------------   ---- 
End-of-path arrival time (ps)           4674
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:Net_372\/clock_0                                 macrocell33         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:Net_372\/q                     macrocell33   1250   1250  29860  RISE       1
\CapSense:MeasureCH1:wndState_2\/main_5  macrocell34   3424   4674  29860  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH1:wndState_2\/clock_0                   macrocell34         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:Net_372\/q
Path End       : \CapSense:MeasureCH1:wndState_1\/main_7
Capture Clock  : \CapSense:MeasureCH1:wndState_1\/clock_0
Path slack     : 29860p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     34533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4674
-------------------------------------   ---- 
End-of-path arrival time (ps)           4674
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:Net_372\/clock_0                                 macrocell33         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:Net_372\/q                     macrocell33   1250   1250  29860  RISE       1
\CapSense:MeasureCH1:wndState_1\/main_7  macrocell35   3424   4674  29860  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH1:wndState_1\/clock_0                   macrocell35         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:Net_372\/q
Path End       : \CapSense:MeasureCH1:wndState_0\/main_4
Capture Clock  : \CapSense:MeasureCH1:wndState_0\/clock_0
Path slack     : 29860p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     34533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4674
-------------------------------------   ---- 
End-of-path arrival time (ps)           4674
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:Net_372\/clock_0                                 macrocell33         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:Net_372\/q                     macrocell33   1250   1250  29860  RISE       1
\CapSense:MeasureCH1:wndState_0\/main_4  macrocell36   3424   4674  29860  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH1:wndState_0\/clock_0                   macrocell36         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:wndState_1\/q
Path End       : \CapSense:MeasureCH0:wndState_0\/main_2
Capture Clock  : \CapSense:MeasureCH0:wndState_0\/clock_0
Path slack     : 29878p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     34533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4655
-------------------------------------   ---- 
End-of-path arrival time (ps)           4655
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_1\/clock_0                   macrocell39         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:wndState_1\/q       macrocell39   1250   1250  29878  RISE       1
\CapSense:MeasureCH0:wndState_0\/main_2  macrocell40   3405   4655  29878  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_0\/clock_0                   macrocell40         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:UDB:Window:u0\/z0_comb
Path End       : \CapSense:Net_1603\/main_1
Capture Clock  : \CapSense:Net_1603\/clock_0
Path slack     : 29932p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     34533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4601
-------------------------------------   ---- 
End-of-path arrival time (ps)           4601
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:UDB:Window:u0\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:UDB:Window:u0\/z0_comb  datapathcell3   2290   2290  21397  RISE       1
\CapSense:Net_1603\/main_1                   macrocell37     2311   4601  29932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:Net_1603\/clock_0                                macrocell37         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:UDB:Window:u0\/z0_comb
Path End       : \CapSense:MeasureCH0:wndState_1\/main_2
Capture Clock  : \CapSense:MeasureCH0:wndState_1\/clock_0
Path slack     : 29932p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     34533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4601
-------------------------------------   ---- 
End-of-path arrival time (ps)           4601
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:UDB:Window:u0\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:UDB:Window:u0\/z0_comb  datapathcell3   2290   2290  21397  RISE       1
\CapSense:MeasureCH0:wndState_1\/main_2      macrocell39     2311   4601  29932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_1\/clock_0                   macrocell39         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:SyncCtrl:CtrlReg\/control_2
Path End       : \CapSense:Net_1603\/main_7
Capture Clock  : \CapSense:Net_1603\/clock_0
Path slack     : 29940p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     34533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4594
-------------------------------------   ---- 
End-of-path arrival time (ps)           4594
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:SyncCtrl:CtrlReg\/clock                 controlcell1        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\CapSense:ClockGen:SyncCtrl:CtrlReg\/control_2  controlcell1   1210   1210  29940  RISE       1
\CapSense:Net_1603\/main_7                      macrocell37    3384   4594  29940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:Net_1603\/clock_0                                macrocell37         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:inter_reset\/q
Path End       : \CapSense:ClockGen:cstate_2\/main_3
Capture Clock  : \CapSense:ClockGen:cstate_2\/clock_0
Path slack     : 30043p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     34533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4490
-------------------------------------   ---- 
End-of-path arrival time (ps)           4490
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:inter_reset\/clock_0                    macrocell46         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:ClockGen:inter_reset\/q    macrocell46   1250   1250  23557  RISE       1
\CapSense:ClockGen:cstate_2\/main_3  macrocell44   3240   4490  30043  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:cstate_2\/clock_0                       macrocell44         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:inter_reset\/q
Path End       : \CapSense:mrst\/main_2
Capture Clock  : \CapSense:mrst\/clock_0
Path slack     : 30043p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     34533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4490
-------------------------------------   ---- 
End-of-path arrival time (ps)           4490
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:inter_reset\/clock_0                    macrocell46         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:ClockGen:inter_reset\/q  macrocell46   1250   1250  23557  RISE       1
\CapSense:mrst\/main_2             macrocell45   3240   4490  30043  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:mrst\/clock_0                                    macrocell45         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:inter_reset\/q
Path End       : \CapSense:ClockGen:inter_reset\/main_2
Capture Clock  : \CapSense:ClockGen:inter_reset\/clock_0
Path slack     : 30043p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     34533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4490
-------------------------------------   ---- 
End-of-path arrival time (ps)           4490
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:inter_reset\/clock_0                    macrocell46         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:ClockGen:inter_reset\/q       macrocell46   1250   1250  23557  RISE       1
\CapSense:ClockGen:inter_reset\/main_2  macrocell46   3240   4490  30043  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:inter_reset\/clock_0                    macrocell46         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:wndState_2\/q
Path End       : \CapSense:Net_1603\/main_3
Capture Clock  : \CapSense:Net_1603\/clock_0
Path slack     : 30219p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     34533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4314
-------------------------------------   ---- 
End-of-path arrival time (ps)           4314
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_2\/clock_0                   macrocell38         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:wndState_2\/q  macrocell38   1250   1250  21998  RISE       1
\CapSense:Net_1603\/main_3          macrocell37   3064   4314  30219  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:Net_1603\/clock_0                                macrocell37         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:wndState_2\/q
Path End       : \CapSense:MeasureCH0:wndState_2\/main_2
Capture Clock  : \CapSense:MeasureCH0:wndState_2\/clock_0
Path slack     : 30219p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     34533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4314
-------------------------------------   ---- 
End-of-path arrival time (ps)           4314
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_2\/clock_0                   macrocell38         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:wndState_2\/q       macrocell38   1250   1250  21998  RISE       1
\CapSense:MeasureCH0:wndState_2\/main_2  macrocell38   3064   4314  30219  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_2\/clock_0                   macrocell38         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:wndState_2\/q
Path End       : \CapSense:MeasureCH0:wndState_1\/main_4
Capture Clock  : \CapSense:MeasureCH0:wndState_1\/clock_0
Path slack     : 30219p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     34533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4314
-------------------------------------   ---- 
End-of-path arrival time (ps)           4314
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_2\/clock_0                   macrocell38         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:wndState_2\/q       macrocell38   1250   1250  21998  RISE       1
\CapSense:MeasureCH0:wndState_1\/main_4  macrocell39   3064   4314  30219  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_1\/clock_0                   macrocell39         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:cstate_2\/q
Path End       : \CapSense:ClockGen:cstate_2\/main_4
Capture Clock  : \CapSense:ClockGen:cstate_2\/clock_0
Path slack     : 30353p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     34533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4180
-------------------------------------   ---- 
End-of-path arrival time (ps)           4180
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:cstate_2\/clock_0                       macrocell44         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:ClockGen:cstate_2\/q       macrocell44   1250   1250  29439  RISE       1
\CapSense:ClockGen:cstate_2\/main_4  macrocell44   2930   4180  30353  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:cstate_2\/clock_0                       macrocell44         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:cstate_2\/q
Path End       : \CapSense:mrst\/main_3
Capture Clock  : \CapSense:mrst\/clock_0
Path slack     : 30353p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     34533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4180
-------------------------------------   ---- 
End-of-path arrival time (ps)           4180
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:cstate_2\/clock_0                       macrocell44         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:ClockGen:cstate_2\/q  macrocell44   1250   1250  29439  RISE       1
\CapSense:mrst\/main_3          macrocell45   2930   4180  30353  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:mrst\/clock_0                                    macrocell45         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:cstate_2\/q
Path End       : \CapSense:ClockGen:inter_reset\/main_3
Capture Clock  : \CapSense:ClockGen:inter_reset\/clock_0
Path slack     : 30353p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     34533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4180
-------------------------------------   ---- 
End-of-path arrival time (ps)           4180
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:cstate_2\/clock_0                       macrocell44         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:ClockGen:cstate_2\/q          macrocell44   1250   1250  29439  RISE       1
\CapSense:ClockGen:inter_reset\/main_3  macrocell46   2930   4180  30353  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:inter_reset\/clock_0                    macrocell46         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:cstate_2\/q
Path End       : \CapSense:MeasureCH0:wndState_0\/main_6
Capture Clock  : \CapSense:MeasureCH0:wndState_0\/clock_0
Path slack     : 30355p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     34533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4179
-------------------------------------   ---- 
End-of-path arrival time (ps)           4179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:cstate_2\/clock_0                       macrocell44         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:ClockGen:cstate_2\/q           macrocell44   1250   1250  29439  RISE       1
\CapSense:MeasureCH0:wndState_0\/main_6  macrocell40   2929   4179  30355  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_0\/clock_0                   macrocell40         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:tmp_ppulse_reg\/q
Path End       : \CapSense:ClockGen:tmp_ppulse_dly\/main_0
Capture Clock  : \CapSense:ClockGen:tmp_ppulse_dly\/clock_0
Path slack     : 30356p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     34533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4178
-------------------------------------   ---- 
End-of-path arrival time (ps)           4178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:tmp_ppulse_reg\/clock_0                 macrocell42         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:ClockGen:tmp_ppulse_reg\/q       macrocell42   1250   1250  29278  RISE       1
\CapSense:ClockGen:tmp_ppulse_dly\/main_0  macrocell43   2928   4178  30356  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:tmp_ppulse_dly\/clock_0                 macrocell43         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:tmp_ppulse_dly\/q
Path End       : \CapSense:ClockGen:clock_detect_reg\/main_1
Capture Clock  : \CapSense:ClockGen:clock_detect_reg\/clock_0
Path slack     : 30367p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     34533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4167
-------------------------------------   ---- 
End-of-path arrival time (ps)           4167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:tmp_ppulse_dly\/clock_0                 macrocell43         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:ClockGen:tmp_ppulse_dly\/q         macrocell43   1250   1250  30367  RISE       1
\CapSense:ClockGen:clock_detect_reg\/main_1  macrocell41   2917   4167  30367  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:clock_detect_reg\/clock_0               macrocell41         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:SyncCtrl:CtrlReg\/control_3
Path End       : \CapSense:Net_372\/main_7
Capture Clock  : \CapSense:Net_372\/clock_0
Path slack     : 30372p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     34533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4162
-------------------------------------   ---- 
End-of-path arrival time (ps)           4162
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:SyncCtrl:CtrlReg\/clock                 controlcell1        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\CapSense:ClockGen:SyncCtrl:CtrlReg\/control_3  controlcell1   1210   1210  30372  RISE       1
\CapSense:Net_372\/main_7                       macrocell33    2952   4162  30372  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:Net_372\/clock_0                                 macrocell33         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:SyncCtrl:CtrlReg\/control_3
Path End       : \CapSense:MeasureCH1:wndState_0\/main_5
Capture Clock  : \CapSense:MeasureCH1:wndState_0\/clock_0
Path slack     : 30372p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     34533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4162
-------------------------------------   ---- 
End-of-path arrival time (ps)           4162
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:SyncCtrl:CtrlReg\/clock                 controlcell1        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\CapSense:ClockGen:SyncCtrl:CtrlReg\/control_3  controlcell1   1210   1210  30372  RISE       1
\CapSense:MeasureCH1:wndState_0\/main_5         macrocell36    2952   4162  30372  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH1:wndState_0\/clock_0                   macrocell36         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:wndState_1\/q
Path End       : \CapSense:Net_1603\/main_4
Capture Clock  : \CapSense:Net_1603\/clock_0
Path slack     : 30642p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     34533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3891
-------------------------------------   ---- 
End-of-path arrival time (ps)           3891
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_1\/clock_0                   macrocell39         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:wndState_1\/q  macrocell39   1250   1250  29878  RISE       1
\CapSense:Net_1603\/main_4          macrocell37   2641   3891  30642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:Net_1603\/clock_0                                macrocell37         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:wndState_1\/q
Path End       : \CapSense:MeasureCH0:wndState_2\/main_3
Capture Clock  : \CapSense:MeasureCH0:wndState_2\/clock_0
Path slack     : 30642p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     34533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3891
-------------------------------------   ---- 
End-of-path arrival time (ps)           3891
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_1\/clock_0                   macrocell39         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:wndState_1\/q       macrocell39   1250   1250  29878  RISE       1
\CapSense:MeasureCH0:wndState_2\/main_3  macrocell38   2641   3891  30642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_2\/clock_0                   macrocell38         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:wndState_1\/q
Path End       : \CapSense:MeasureCH0:wndState_1\/main_5
Capture Clock  : \CapSense:MeasureCH0:wndState_1\/clock_0
Path slack     : 30642p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     34533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3891
-------------------------------------   ---- 
End-of-path arrival time (ps)           3891
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_1\/clock_0                   macrocell39         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:wndState_1\/q       macrocell39   1250   1250  29878  RISE       1
\CapSense:MeasureCH0:wndState_1\/main_5  macrocell39   2641   3891  30642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_1\/clock_0                   macrocell39         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:wndState_0\/q
Path End       : \CapSense:MeasureCH0:wndState_0\/main_3
Capture Clock  : \CapSense:MeasureCH0:wndState_0\/clock_0
Path slack     : 30666p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     34533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3867
-------------------------------------   ---- 
End-of-path arrival time (ps)           3867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_0\/clock_0                   macrocell40         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:wndState_0\/q       macrocell40   1250   1250  20790  RISE       1
\CapSense:MeasureCH0:wndState_0\/main_3  macrocell40   2617   3867  30666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_0\/clock_0                   macrocell40         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:SyncCtrl:CtrlReg\/control_2
Path End       : \CapSense:MeasureCH0:wndState_0\/main_5
Capture Clock  : \CapSense:MeasureCH0:wndState_0\/clock_0
Path slack     : 30686p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     34533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3848
-------------------------------------   ---- 
End-of-path arrival time (ps)           3848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:SyncCtrl:CtrlReg\/clock                 controlcell1        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\CapSense:ClockGen:SyncCtrl:CtrlReg\/control_2  controlcell1   1210   1210  29940  RISE       1
\CapSense:MeasureCH0:wndState_0\/main_5         macrocell40    2638   3848  30686  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_0\/clock_0                   macrocell40         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH1:wndState_2\/q
Path End       : \CapSense:Net_372\/main_3
Capture Clock  : \CapSense:Net_372\/clock_0
Path slack     : 30687p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     34533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3847
-------------------------------------   ---- 
End-of-path arrival time (ps)           3847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH1:wndState_2\/clock_0                   macrocell34         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:MeasureCH1:wndState_2\/q  macrocell34   1250   1250  21540  RISE       1
\CapSense:Net_372\/main_3           macrocell33   2597   3847  30687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:Net_372\/clock_0                                 macrocell33         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH1:wndState_2\/q
Path End       : \CapSense:MeasureCH1:wndState_2\/main_2
Capture Clock  : \CapSense:MeasureCH1:wndState_2\/clock_0
Path slack     : 30687p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     34533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3847
-------------------------------------   ---- 
End-of-path arrival time (ps)           3847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH1:wndState_2\/clock_0                   macrocell34         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:MeasureCH1:wndState_2\/q       macrocell34   1250   1250  21540  RISE       1
\CapSense:MeasureCH1:wndState_2\/main_2  macrocell34   2597   3847  30687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH1:wndState_2\/clock_0                   macrocell34         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH1:wndState_2\/q
Path End       : \CapSense:MeasureCH1:wndState_1\/main_4
Capture Clock  : \CapSense:MeasureCH1:wndState_1\/clock_0
Path slack     : 30687p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     34533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3847
-------------------------------------   ---- 
End-of-path arrival time (ps)           3847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH1:wndState_2\/clock_0                   macrocell34         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:MeasureCH1:wndState_2\/q       macrocell34   1250   1250  21540  RISE       1
\CapSense:MeasureCH1:wndState_1\/main_4  macrocell35   2597   3847  30687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH1:wndState_1\/clock_0                   macrocell35         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH1:wndState_2\/q
Path End       : \CapSense:MeasureCH1:wndState_0\/main_1
Capture Clock  : \CapSense:MeasureCH1:wndState_0\/clock_0
Path slack     : 30687p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     34533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3847
-------------------------------------   ---- 
End-of-path arrival time (ps)           3847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH1:wndState_2\/clock_0                   macrocell34         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:MeasureCH1:wndState_2\/q       macrocell34   1250   1250  21540  RISE       1
\CapSense:MeasureCH1:wndState_0\/main_1  macrocell36   2597   3847  30687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH1:wndState_0\/clock_0                   macrocell36         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH1:wndState_0\/q
Path End       : \CapSense:Net_372\/main_5
Capture Clock  : \CapSense:Net_372\/clock_0
Path slack     : 30695p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     34533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3838
-------------------------------------   ---- 
End-of-path arrival time (ps)           3838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH1:wndState_0\/clock_0                   macrocell36         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:MeasureCH1:wndState_0\/q  macrocell36   1250   1250  21548  RISE       1
\CapSense:Net_372\/main_5           macrocell33   2588   3838  30695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:Net_372\/clock_0                                 macrocell33         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH1:wndState_0\/q
Path End       : \CapSense:MeasureCH1:wndState_2\/main_4
Capture Clock  : \CapSense:MeasureCH1:wndState_2\/clock_0
Path slack     : 30695p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     34533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3838
-------------------------------------   ---- 
End-of-path arrival time (ps)           3838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH1:wndState_0\/clock_0                   macrocell36         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:MeasureCH1:wndState_0\/q       macrocell36   1250   1250  21548  RISE       1
\CapSense:MeasureCH1:wndState_2\/main_4  macrocell34   2588   3838  30695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH1:wndState_2\/clock_0                   macrocell34         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH1:wndState_0\/q
Path End       : \CapSense:MeasureCH1:wndState_1\/main_6
Capture Clock  : \CapSense:MeasureCH1:wndState_1\/clock_0
Path slack     : 30695p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     34533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3838
-------------------------------------   ---- 
End-of-path arrival time (ps)           3838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH1:wndState_0\/clock_0                   macrocell36         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:MeasureCH1:wndState_0\/q       macrocell36   1250   1250  21548  RISE       1
\CapSense:MeasureCH1:wndState_1\/main_6  macrocell35   2588   3838  30695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH1:wndState_1\/clock_0                   macrocell35         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH1:wndState_0\/q
Path End       : \CapSense:MeasureCH1:wndState_0\/main_3
Capture Clock  : \CapSense:MeasureCH1:wndState_0\/clock_0
Path slack     : 30695p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     34533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3838
-------------------------------------   ---- 
End-of-path arrival time (ps)           3838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH1:wndState_0\/clock_0                   macrocell36         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:MeasureCH1:wndState_0\/q       macrocell36   1250   1250  21548  RISE       1
\CapSense:MeasureCH1:wndState_0\/main_3  macrocell36   2588   3838  30695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH1:wndState_0\/clock_0                   macrocell36         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH1:wndState_1\/q
Path End       : \CapSense:Net_372\/main_4
Capture Clock  : \CapSense:Net_372\/clock_0
Path slack     : 30987p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     34533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH1:wndState_1\/clock_0                   macrocell35         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:MeasureCH1:wndState_1\/q  macrocell35   1250   1250  30987  RISE       1
\CapSense:Net_372\/main_4           macrocell33   2297   3547  30987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:Net_372\/clock_0                                 macrocell33         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH1:wndState_1\/q
Path End       : \CapSense:MeasureCH1:wndState_2\/main_3
Capture Clock  : \CapSense:MeasureCH1:wndState_2\/clock_0
Path slack     : 30987p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     34533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH1:wndState_1\/clock_0                   macrocell35         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:MeasureCH1:wndState_1\/q       macrocell35   1250   1250  30987  RISE       1
\CapSense:MeasureCH1:wndState_2\/main_3  macrocell34   2297   3547  30987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH1:wndState_2\/clock_0                   macrocell34         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH1:wndState_1\/q
Path End       : \CapSense:MeasureCH1:wndState_1\/main_5
Capture Clock  : \CapSense:MeasureCH1:wndState_1\/clock_0
Path slack     : 30987p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     34533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH1:wndState_1\/clock_0                   macrocell35         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:MeasureCH1:wndState_1\/q       macrocell35   1250   1250  30987  RISE       1
\CapSense:MeasureCH1:wndState_1\/main_5  macrocell35   2297   3547  30987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH1:wndState_1\/clock_0                   macrocell35         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH1:wndState_1\/q
Path End       : \CapSense:MeasureCH1:wndState_0\/main_2
Capture Clock  : \CapSense:MeasureCH1:wndState_0\/clock_0
Path slack     : 30987p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     34533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH1:wndState_1\/clock_0                   macrocell35         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:MeasureCH1:wndState_1\/q       macrocell35   1250   1250  30987  RISE       1
\CapSense:MeasureCH1:wndState_0\/main_2  macrocell36   2297   3547  30987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH1:wndState_0\/clock_0                   macrocell36         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:SyncCtrl:CtrlReg\/control_0
Path End       : \CapSense:ClockGen:cstate_2\/main_2
Capture Clock  : \CapSense:ClockGen:cstate_2\/clock_0
Path slack     : 31011p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     34533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3523
-------------------------------------   ---- 
End-of-path arrival time (ps)           3523
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:SyncCtrl:CtrlReg\/clock                 controlcell1        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\CapSense:ClockGen:SyncCtrl:CtrlReg\/control_0  controlcell1   1210   1210  31011  RISE       1
\CapSense:ClockGen:cstate_2\/main_2             macrocell44    2313   3523  31011  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:cstate_2\/clock_0                       macrocell44         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:SyncCtrl:CtrlReg\/control_0
Path End       : \CapSense:ClockGen:inter_reset\/main_1
Capture Clock  : \CapSense:ClockGen:inter_reset\/clock_0
Path slack     : 31011p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     34533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3523
-------------------------------------   ---- 
End-of-path arrival time (ps)           3523
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:SyncCtrl:CtrlReg\/clock                 controlcell1        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\CapSense:ClockGen:SyncCtrl:CtrlReg\/control_0  controlcell1   1210   1210  31011  RISE       1
\CapSense:ClockGen:inter_reset\/main_1          macrocell46    2313   3523  31011  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:inter_reset\/clock_0                    macrocell46         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:SyncCtrl:CtrlReg\/control_1
Path End       : \CapSense:ClockGen:cstate_2\/main_1
Capture Clock  : \CapSense:ClockGen:cstate_2\/clock_0
Path slack     : 31014p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     34533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3520
-------------------------------------   ---- 
End-of-path arrival time (ps)           3520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:SyncCtrl:CtrlReg\/clock                 controlcell1        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\CapSense:ClockGen:SyncCtrl:CtrlReg\/control_1  controlcell1   1210   1210  31014  RISE       1
\CapSense:ClockGen:cstate_2\/main_1             macrocell44    2310   3520  31014  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:cstate_2\/clock_0                       macrocell44         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:SyncCtrl:CtrlReg\/control_1
Path End       : \CapSense:mrst\/main_1
Capture Clock  : \CapSense:mrst\/clock_0
Path slack     : 31014p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     34533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3520
-------------------------------------   ---- 
End-of-path arrival time (ps)           3520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:SyncCtrl:CtrlReg\/clock                 controlcell1        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\CapSense:ClockGen:SyncCtrl:CtrlReg\/control_1  controlcell1   1210   1210  31014  RISE       1
\CapSense:mrst\/main_1                          macrocell45    2310   3520  31014  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:mrst\/clock_0                                    macrocell45         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:inter_reset\/q
Path End       : \CapSense:ClockGen:ScanSpeed\/reset
Capture Clock  : \CapSense:ClockGen:ScanSpeed\/clock
Path slack     : 33524p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Recovery time                                                        0
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     38043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4520
-------------------------------------   ---- 
End-of-path arrival time (ps)           4520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:inter_reset\/clock_0                    macrocell46         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:ClockGen:inter_reset\/q    macrocell46   1250   1250  23557  RISE       1
\CapSense:ClockGen:ScanSpeed\/reset  count7cell    3270   4520  33524  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:ScanSpeed\/clock                        count7cell          0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:state_1\/q
Path End       : \SPIM_2:BSPIM:mosi_pre_reg\/main_1
Capture Clock  : \SPIM_2:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 40894p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19002
-------------------------------------   ----- 
End-of-path arrival time (ps)           19002
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_1\/clock_0                             macrocell132        0      0  RISE       1

Data path
pin name                                    model name    delay     AT  slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -----  ----  ------
\SPIM_2:BSPIM:state_1\/q                    macrocell132   1250   1250  40894  RISE       1
\SPIM_2:BSPIM:mosi_pre_reg_split_1\/main_1  macrocell27    8863  10113  40894  RISE       1
\SPIM_2:BSPIM:mosi_pre_reg_split_1\/q       macrocell27    3350  13463  40894  RISE       1
\SPIM_2:BSPIM:mosi_pre_reg\/main_1          macrocell136   5539  19002  40894  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:mosi_pre_reg\/clock_0                        macrocell136        0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_2\/q
Path End       : \SPIM_1:BSPIM:TxStsReg\/status_0
Capture Clock  : \SPIM_1:BSPIM:TxStsReg\/clock
Path slack     : 43197p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   63406
- Setup time                                                    -500
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 62906

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19708
-------------------------------------   ----- 
End-of-path arrival time (ps)           19708
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell47         0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\SPIM_1:BSPIM:state_2\/q           macrocell47    1250   1250  43197  RISE       1
\SPIM_1:BSPIM:tx_status_0\/main_0  macrocell17    9199  10449  43197  RISE       1
\SPIM_1:BSPIM:tx_status_0\/q       macrocell17    3350  13799  43197  RISE       1
\SPIM_1:BSPIM:TxStsReg\/status_0   statusicell1   5909  19708  43197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:TxStsReg\/clock                              statusicell1        0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:ld_ident\/q
Path End       : \SPIM_1:BSPIM:mosi_pre_reg\/main_1
Capture Clock  : \SPIM_1:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 44456p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15440
-------------------------------------   ----- 
End-of-path arrival time (ps)           15440
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:ld_ident\/clock_0                            macrocell55         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM_1:BSPIM:ld_ident\/q                   macrocell55   1250   1250  44456  RISE       1
\SPIM_1:BSPIM:mosi_pre_reg_split_1\/main_9  macrocell29   8536   9786  44456  RISE       1
\SPIM_1:BSPIM:mosi_pre_reg_split_1\/q       macrocell29   3350  13136  44456  RISE       1
\SPIM_1:BSPIM:mosi_pre_reg\/main_1          macrocell52   2304  15440  44456  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:mosi_pre_reg\/clock_0                        macrocell52         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:BitCounter\/count_0
Path End       : \SPIM_2:BSPIM:mosi_pre_reg\/main_0
Capture Clock  : \SPIM_2:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 44491p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15405
-------------------------------------   ----- 
End-of-path arrival time (ps)           15405
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\SPIM_2:BSPIM:BitCounter\/count_0         count7cell     1940   1940  40942  RISE       1
\SPIM_2:BSPIM:mosi_pre_reg_split\/main_8  macrocell28    6457   8397  44491  RISE       1
\SPIM_2:BSPIM:mosi_pre_reg_split\/q       macrocell28    3350  11747  44491  RISE       1
\SPIM_2:BSPIM:mosi_pre_reg\/main_0        macrocell136   3658  15405  44491  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:mosi_pre_reg\/clock_0                        macrocell136        0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_0\/q
Path End       : \SPIM_1:BSPIM:mosi_pre_reg\/main_0
Capture Clock  : \SPIM_1:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 45081p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14815
-------------------------------------   ----- 
End-of-path arrival time (ps)           14815
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_0\/clock_0                             macrocell49         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM_1:BSPIM:state_0\/q                  macrocell49   1250   1250  45081  RISE       1
\SPIM_1:BSPIM:mosi_pre_reg_split\/main_2  macrocell30   7903   9153  45081  RISE       1
\SPIM_1:BSPIM:mosi_pre_reg_split\/q       macrocell30   3350  12503  45081  RISE       1
\SPIM_1:BSPIM:mosi_pre_reg\/main_0        macrocell52   2312  14815  45081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:mosi_pre_reg\/clock_0                        macrocell52         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:BitCounter\/count_0
Path End       : \SPIM_2:BSPIM:RxStsReg\/status_6
Capture Clock  : \SPIM_2:BSPIM:RxStsReg\/clock
Path slack     : 45281p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   63406
- Setup time                                                    -500
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 62906

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17625
-------------------------------------   ----- 
End-of-path arrival time (ps)           17625
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\SPIM_2:BSPIM:BitCounter\/count_0  count7cell     1940   1940  40942  RISE       1
\SPIM_2:BSPIM:rx_status_6\/main_4  macrocell26    4853   6793  45281  RISE       1
\SPIM_2:BSPIM:rx_status_6\/q       macrocell26    3350  10143  45281  RISE       1
\SPIM_2:BSPIM:RxStsReg\/status_6   statusicell6   7482  17625  45281  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:RxStsReg\/clock                              statusicell6        0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:state_1\/q
Path End       : \SPIM_2:BSPIM:TxStsReg\/status_0
Capture Clock  : \SPIM_2:BSPIM:TxStsReg\/clock
Path slack     : 46534p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   63406
- Setup time                                                    -500
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 62906

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16372
-------------------------------------   ----- 
End-of-path arrival time (ps)           16372
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_1\/clock_0                             macrocell132        0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\SPIM_2:BSPIM:state_1\/q           macrocell132   1250   1250  40894  RISE       1
\SPIM_2:BSPIM:tx_status_0\/main_1  macrocell24    8863  10113  46534  RISE       1
\SPIM_2:BSPIM:tx_status_0\/q       macrocell24    3350  13463  46534  RISE       1
\SPIM_2:BSPIM:TxStsReg\/status_0   statusicell5   2909  16372  46534  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:TxStsReg\/clock                              statusicell5        0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_0
Path End       : \SPIM_1:BSPIM:TxStsReg\/status_3
Capture Clock  : \SPIM_1:BSPIM:TxStsReg\/clock
Path slack     : 46645p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   63406
- Setup time                                                    -500
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 62906

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16260
-------------------------------------   ----- 
End-of-path arrival time (ps)           16260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_0   count7cell     1940   1940  46645  RISE       1
\SPIM_1:BSPIM:load_rx_data\/main_4  macrocell15    4337   6277  46645  RISE       1
\SPIM_1:BSPIM:load_rx_data\/q       macrocell15    3350   9627  46645  RISE       1
\SPIM_1:BSPIM:TxStsReg\/status_3    statusicell1   6633  16260  46645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:TxStsReg\/clock                              statusicell1        0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:BitCounter\/count_0
Path End       : \SPIM_2:BSPIM:TxStsReg\/status_3
Capture Clock  : \SPIM_2:BSPIM:TxStsReg\/clock
Path slack     : 46838p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   63406
- Setup time                                                    -500
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 62906

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16068
-------------------------------------   ----- 
End-of-path arrival time (ps)           16068
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\SPIM_2:BSPIM:BitCounter\/count_0   count7cell     1940   1940  40942  RISE       1
\SPIM_2:BSPIM:load_rx_data\/main_4  macrocell22    4435   6375  46838  RISE       1
\SPIM_2:BSPIM:load_rx_data\/q       macrocell22    3350   9725  46838  RISE       1
\SPIM_2:BSPIM:TxStsReg\/status_3    statusicell5   6344  16068  46838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:TxStsReg\/clock                              statusicell5        0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_0\/q
Path End       : \SPIM_1:BSPIM:sR8:Dp:u0\/cs_addr_0
Capture Clock  : \SPIM_1:BSPIM:sR8:Dp:u0\/clock
Path slack     : 47202p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   63406
- Setup time                                                   -6010
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 57396

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10194
-------------------------------------   ----- 
End-of-path arrival time (ps)           10194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_0\/clock_0                             macrocell49         0      0  RISE       1

Data path
pin name                            model name     delay     AT  slack  edge  Fanout
----------------------------------  -------------  -----  -----  -----  ----  ------
\SPIM_1:BSPIM:state_0\/q            macrocell49     1250   1250  45081  RISE       1
\SPIM_1:BSPIM:sR8:Dp:u0\/cs_addr_0  datapathcell8   8944  10194  47202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:sR8:Dp:u0\/clock                             datapathcell8       0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:BitCounter\/count_0
Path End       : \SPIM_2:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \SPIM_2:BSPIM:sR8:Dp:u0\/clock
Path slack     : 47312p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   63406
- Setup time                                                   -2850
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 60556

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13243
-------------------------------------   ----- 
End-of-path arrival time (ps)           13243
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                            model name     delay     AT  slack  edge  Fanout
----------------------------------  -------------  -----  -----  -----  ----  ------
\SPIM_2:BSPIM:BitCounter\/count_0   count7cell      1940   1940  40942  RISE       1
\SPIM_2:BSPIM:load_rx_data\/main_4  macrocell22     4435   6375  46838  RISE       1
\SPIM_2:BSPIM:load_rx_data\/q       macrocell22     3350   9725  46838  RISE       1
\SPIM_2:BSPIM:sR8:Dp:u0\/f1_load    datapathcell9   3519  13243  47312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:sR8:Dp:u0\/clock                             datapathcell9       0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_0
Path End       : \SPIM_1:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \SPIM_1:BSPIM:sR8:Dp:u0\/clock
Path slack     : 47609p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   63406
- Setup time                                                   -2850
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 60556

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12947
-------------------------------------   ----- 
End-of-path arrival time (ps)           12947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                            model name     delay     AT  slack  edge  Fanout
----------------------------------  -------------  -----  -----  -----  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_0   count7cell      1940   1940  46645  RISE       1
\SPIM_1:BSPIM:load_rx_data\/main_4  macrocell15     4337   6277  46645  RISE       1
\SPIM_1:BSPIM:load_rx_data\/q       macrocell15     3350   9627  46645  RISE       1
\SPIM_1:BSPIM:sR8:Dp:u0\/f1_load    datapathcell8   3320  12947  47609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:sR8:Dp:u0\/clock                             datapathcell8       0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_2
Path End       : \SPIM_1:BSPIM:state_0\/main_5
Capture Clock  : \SPIM_1:BSPIM:state_0\/clock_0
Path slack     : 47609p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12287
-------------------------------------   ----- 
End-of-path arrival time (ps)           12287
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_2  count7cell    1940   1940  45891  RISE       1
\SPIM_1:BSPIM:state_0\/main_5      macrocell49  10347  12287  47609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_0\/clock_0                             macrocell49         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_2\/q
Path End       : \SPIM_1:BSPIM:load_cond\/main_0
Capture Clock  : \SPIM_1:BSPIM:load_cond\/clock_0
Path slack     : 48146p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11750
-------------------------------------   ----- 
End-of-path arrival time (ps)           11750
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell47         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM_1:BSPIM:state_2\/q         macrocell47   1250   1250  43197  RISE       1
\SPIM_1:BSPIM:load_cond\/main_0  macrocell53  10500  11750  48146  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:load_cond\/clock_0                           macrocell53         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_2\/q
Path End       : \SPIM_1:BSPIM:ld_ident\/main_0
Capture Clock  : \SPIM_1:BSPIM:ld_ident\/clock_0
Path slack     : 48146p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11750
-------------------------------------   ----- 
End-of-path arrival time (ps)           11750
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell47         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM_1:BSPIM:state_2\/q        macrocell47   1250   1250  43197  RISE       1
\SPIM_1:BSPIM:ld_ident\/main_0  macrocell55  10500  11750  48146  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:ld_ident\/clock_0                            macrocell55         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPIM_1:BSPIM:state_0\/main_8
Capture Clock  : \SPIM_1:BSPIM:state_0\/clock_0
Path slack     : 48370p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11526
-------------------------------------   ----- 
End-of-path arrival time (ps)           11526
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:sR8:Dp:u0\/clock                             datapathcell8       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\SPIM_1:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell8   3580   3580  48370  RISE       1
\SPIM_1:BSPIM:state_0\/main_8              macrocell49     7946  11526  48370  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_0\/clock_0                             macrocell49         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_1\/q
Path End       : \SPIM_1:BSPIM:sR8:Dp:u0\/cs_addr_1
Capture Clock  : \SPIM_1:BSPIM:sR8:Dp:u0\/clock
Path slack     : 48529p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   63406
- Setup time                                                   -6010
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 57396

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8867
-------------------------------------   ---- 
End-of-path arrival time (ps)           8867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_1\/clock_0                             macrocell48         0      0  RISE       1

Data path
pin name                            model name     delay     AT  slack  edge  Fanout
----------------------------------  -------------  -----  -----  -----  ----  ------
\SPIM_1:BSPIM:state_1\/q            macrocell48     1250   1250  43991  RISE       1
\SPIM_1:BSPIM:sR8:Dp:u0\/cs_addr_1  datapathcell8   7617   8867  48529  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:sR8:Dp:u0\/clock                             datapathcell8       0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb
Path End       : \SPIM_1:BSPIM:RxStsReg\/status_6
Capture Clock  : \SPIM_1:BSPIM:RxStsReg\/clock
Path slack     : 48586p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   63406
- Setup time                                                    -500
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 62906

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14320
-------------------------------------   ----- 
End-of-path arrival time (ps)           14320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:sR8:Dp:u0\/clock                             datapathcell8       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\SPIM_1:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb  datapathcell8   3580   3580  48586  RISE       1
\SPIM_1:BSPIM:rx_status_6\/main_5          macrocell19     3049   6629  48586  RISE       1
\SPIM_1:BSPIM:rx_status_6\/q               macrocell19     3350   9979  48586  RISE       1
\SPIM_1:BSPIM:RxStsReg\/status_6           statusicell2    4340  14320  48586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:RxStsReg\/clock                              statusicell2        0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_3
Path End       : \SPIM_1:BSPIM:state_0\/main_4
Capture Clock  : \SPIM_1:BSPIM:state_0\/clock_0
Path slack     : 49088p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10808
-------------------------------------   ----- 
End-of-path arrival time (ps)           10808
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_3  count7cell    1940   1940  47645  RISE       1
\SPIM_1:BSPIM:state_0\/main_4      macrocell49   8868  10808  49088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_0\/clock_0                             macrocell49         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:state_1\/q
Path End       : \SPIM_2:BSPIM:sR8:Dp:u0\/cs_addr_1
Capture Clock  : \SPIM_2:BSPIM:sR8:Dp:u0\/clock
Path slack     : 49165p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   63406
- Setup time                                                   -6010
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 57396

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8230
-------------------------------------   ---- 
End-of-path arrival time (ps)           8230
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_1\/clock_0                             macrocell132        0      0  RISE       1

Data path
pin name                            model name     delay     AT  slack  edge  Fanout
----------------------------------  -------------  -----  -----  -----  ----  ------
\SPIM_2:BSPIM:state_1\/q            macrocell132    1250   1250  40894  RISE       1
\SPIM_2:BSPIM:sR8:Dp:u0\/cs_addr_1  datapathcell9   6980   8230  49165  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:sR8:Dp:u0\/clock                             datapathcell9       0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:state_1\/q
Path End       : Net_1114/main_2
Capture Clock  : Net_1114/clock_0
Path slack     : 49231p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10665
-------------------------------------   ----- 
End-of-path arrival time (ps)           10665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_1\/clock_0                             macrocell132        0      0  RISE       1

Data path
pin name                  model name    delay     AT  slack  edge  Fanout
------------------------  ------------  -----  -----  -----  ----  ------
\SPIM_2:BSPIM:state_1\/q  macrocell132   1250   1250  40894  RISE       1
Net_1114/main_2           macrocell130   9415  10665  49231  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1114/clock_0                                           macrocell130        0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:state_1\/q
Path End       : \SPIM_2:BSPIM:mosi_hs_reg\/main_1
Capture Clock  : \SPIM_2:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 49231p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10665
-------------------------------------   ----- 
End-of-path arrival time (ps)           10665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_1\/clock_0                             macrocell132        0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\SPIM_2:BSPIM:state_1\/q           macrocell132   1250   1250  40894  RISE       1
\SPIM_2:BSPIM:mosi_hs_reg\/main_1  macrocell135   9415  10665  49231  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:mosi_hs_reg\/clock_0                         macrocell135        0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_2\/q
Path End       : \SPIM_1:BSPIM:sR8:Dp:u0\/cs_addr_2
Capture Clock  : \SPIM_1:BSPIM:sR8:Dp:u0\/clock
Path slack     : 49245p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   63406
- Setup time                                                   -6010
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 57396

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8150
-------------------------------------   ---- 
End-of-path arrival time (ps)           8150
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell47         0      0  RISE       1

Data path
pin name                            model name     delay     AT  slack  edge  Fanout
----------------------------------  -------------  -----  -----  -----  ----  ------
\SPIM_1:BSPIM:state_2\/q            macrocell47     1250   1250  43197  RISE       1
\SPIM_1:BSPIM:sR8:Dp:u0\/cs_addr_2  datapathcell8   6900   8150  49245  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:sR8:Dp:u0\/clock                             datapathcell8       0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_1\/q
Path End       : \SPIM_1:BSPIM:load_cond\/main_1
Capture Clock  : \SPIM_1:BSPIM:load_cond\/clock_0
Path slack     : 49355p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10540
-------------------------------------   ----- 
End-of-path arrival time (ps)           10540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_1\/clock_0                             macrocell48         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM_1:BSPIM:state_1\/q         macrocell48   1250   1250  43991  RISE       1
\SPIM_1:BSPIM:load_cond\/main_1  macrocell53   9290  10540  49355  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:load_cond\/clock_0                           macrocell53         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_1\/q
Path End       : \SPIM_1:BSPIM:ld_ident\/main_1
Capture Clock  : \SPIM_1:BSPIM:ld_ident\/clock_0
Path slack     : 49355p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10540
-------------------------------------   ----- 
End-of-path arrival time (ps)           10540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_1\/clock_0                             macrocell48         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM_1:BSPIM:state_1\/q        macrocell48   1250   1250  43991  RISE       1
\SPIM_1:BSPIM:ld_ident\/main_1  macrocell55   9290  10540  49355  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:ld_ident\/clock_0                            macrocell55         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_2\/q
Path End       : \SPIM_1:BSPIM:state_0\/main_0
Capture Clock  : \SPIM_1:BSPIM:state_0\/clock_0
Path slack     : 49447p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10449
-------------------------------------   ----- 
End-of-path arrival time (ps)           10449
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell47         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\SPIM_1:BSPIM:state_2\/q       macrocell47   1250   1250  43197  RISE       1
\SPIM_1:BSPIM:state_0\/main_0  macrocell49   9199  10449  49447  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_0\/clock_0                             macrocell49         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_2\/q
Path End       : Net_437/main_0
Capture Clock  : Net_437/clock_0
Path slack     : 49447p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10449
-------------------------------------   ----- 
End-of-path arrival time (ps)           10449
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell47         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\SPIM_1:BSPIM:state_2\/q  macrocell47   1250   1250  43197  RISE       1
Net_437/main_0            macrocell50   9199  10449  49447  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_437/clock_0                                            macrocell50         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:ld_ident\/q
Path End       : \SPIM_1:BSPIM:state_2\/main_9
Capture Clock  : \SPIM_1:BSPIM:state_2\/clock_0
Path slack     : 49558p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10338
-------------------------------------   ----- 
End-of-path arrival time (ps)           10338
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:ld_ident\/clock_0                            macrocell55         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\SPIM_1:BSPIM:ld_ident\/q      macrocell55   1250   1250  44456  RISE       1
\SPIM_1:BSPIM:state_2\/main_9  macrocell47   9088  10338  49558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell47         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:ld_ident\/q
Path End       : \SPIM_1:BSPIM:state_1\/main_9
Capture Clock  : \SPIM_1:BSPIM:state_1\/clock_0
Path slack     : 49558p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10338
-------------------------------------   ----- 
End-of-path arrival time (ps)           10338
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:ld_ident\/clock_0                            macrocell55         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\SPIM_1:BSPIM:ld_ident\/q      macrocell55   1250   1250  44456  RISE       1
\SPIM_1:BSPIM:state_1\/main_9  macrocell48   9088  10338  49558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_1\/clock_0                             macrocell48         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \SPIM_1:BSPIM:mosi_hs_reg\/main_3
Capture Clock  : \SPIM_1:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 49599p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10297
-------------------------------------   ----- 
End-of-path arrival time (ps)           10297
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:sR8:Dp:u0\/clock                             datapathcell8       0      0  RISE       1

Data path
pin name                           model name     delay     AT  slack  edge  Fanout
---------------------------------  -------------  -----  -----  -----  ----  ------
\SPIM_1:BSPIM:sR8:Dp:u0\/so_comb   datapathcell8   5360   5360  45266  RISE       1
\SPIM_1:BSPIM:mosi_hs_reg\/main_3  macrocell51     4937  10297  49599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:mosi_hs_reg\/clock_0                         macrocell51         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \SPIM_1:BSPIM:mosi_from_dp_reg\/main_0
Capture Clock  : \SPIM_1:BSPIM:mosi_from_dp_reg\/clock_0
Path slack     : 49599p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10297
-------------------------------------   ----- 
End-of-path arrival time (ps)           10297
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:sR8:Dp:u0\/clock                             datapathcell8       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\SPIM_1:BSPIM:sR8:Dp:u0\/so_comb        datapathcell8   5360   5360  45266  RISE       1
\SPIM_1:BSPIM:mosi_from_dp_reg\/main_0  macrocell54     4937  10297  49599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:mosi_from_dp_reg\/clock_0                    macrocell54         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:BitCounter\/count_0
Path End       : \SPIM_2:BSPIM:load_cond\/main_7
Capture Clock  : \SPIM_2:BSPIM:load_cond\/clock_0
Path slack     : 49675p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10221
-------------------------------------   ----- 
End-of-path arrival time (ps)           10221
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\SPIM_2:BSPIM:BitCounter\/count_0  count7cell     1940   1940  40942  RISE       1
\SPIM_2:BSPIM:load_cond\/main_7    macrocell137   8281  10221  49675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:load_cond\/clock_0                           macrocell137        0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_0\/q
Path End       : Net_415/main_3
Capture Clock  : Net_415/clock_0
Path slack     : 49686p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10210
-------------------------------------   ----- 
End-of-path arrival time (ps)           10210
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_0\/clock_0                             macrocell49         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\SPIM_1:BSPIM:state_0\/q  macrocell49   1250   1250  45081  RISE       1
Net_415/main_3            macrocell32   8960  10210  49686  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_415/clock_0                                            macrocell32         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_0\/q
Path End       : \SPIM_1:BSPIM:cnt_enable\/main_2
Capture Clock  : \SPIM_1:BSPIM:cnt_enable\/clock_0
Path slack     : 49686p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10210
-------------------------------------   ----- 
End-of-path arrival time (ps)           10210
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_0\/clock_0                             macrocell49         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM_1:BSPIM:state_0\/q          macrocell49   1250   1250  45081  RISE       1
\SPIM_1:BSPIM:cnt_enable\/main_2  macrocell56   8960  10210  49686  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:cnt_enable\/clock_0                          macrocell56         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_0\/q
Path End       : \SPIM_1:BSPIM:mosi_hs_reg\/main_2
Capture Clock  : \SPIM_1:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 49990p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9906
-------------------------------------   ---- 
End-of-path arrival time (ps)           9906
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_0\/clock_0                             macrocell49         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM_1:BSPIM:state_0\/q           macrocell49   1250   1250  45081  RISE       1
\SPIM_1:BSPIM:mosi_hs_reg\/main_2  macrocell51   8656   9906  49990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:mosi_hs_reg\/clock_0                         macrocell51         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_0
Path End       : \SPIM_1:BSPIM:state_0\/main_7
Capture Clock  : \SPIM_1:BSPIM:state_0\/clock_0
Path slack     : 50069p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9826
-------------------------------------   ---- 
End-of-path arrival time (ps)           9826
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_0  count7cell    1940   1940  46645  RISE       1
\SPIM_1:BSPIM:state_0\/main_7      macrocell49   7886   9826  50069  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_0\/clock_0                             macrocell49         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_4
Path End       : \SPIM_1:BSPIM:load_cond\/main_3
Capture Clock  : \SPIM_1:BSPIM:load_cond\/clock_0
Path slack     : 50127p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9769
-------------------------------------   ---- 
End-of-path arrival time (ps)           9769
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_4  count7cell    1940   1940  48053  RISE       1
\SPIM_1:BSPIM:load_cond\/main_3    macrocell53   7829   9769  50127  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:load_cond\/clock_0                           macrocell53         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_4
Path End       : \SPIM_1:BSPIM:ld_ident\/main_3
Capture Clock  : \SPIM_1:BSPIM:ld_ident\/clock_0
Path slack     : 50127p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9769
-------------------------------------   ---- 
End-of-path arrival time (ps)           9769
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_4  count7cell    1940   1940  48053  RISE       1
\SPIM_1:BSPIM:ld_ident\/main_3     macrocell55   7829   9769  50127  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:ld_ident\/clock_0                            macrocell55         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_1\/q
Path End       : \SPIM_1:BSPIM:state_0\/main_1
Capture Clock  : \SPIM_1:BSPIM:state_0\/clock_0
Path slack     : 50240p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9656
-------------------------------------   ---- 
End-of-path arrival time (ps)           9656
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_1\/clock_0                             macrocell48         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\SPIM_1:BSPIM:state_1\/q       macrocell48   1250   1250  43991  RISE       1
\SPIM_1:BSPIM:state_0\/main_1  macrocell49   8406   9656  50240  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_0\/clock_0                             macrocell49         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_1\/q
Path End       : Net_437/main_1
Capture Clock  : Net_437/clock_0
Path slack     : 50240p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9656
-------------------------------------   ---- 
End-of-path arrival time (ps)           9656
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_1\/clock_0                             macrocell48         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\SPIM_1:BSPIM:state_1\/q  macrocell48   1250   1250  43991  RISE       1
Net_437/main_1            macrocell50   8406   9656  50240  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_437/clock_0                                            macrocell50         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPIM_1:BSPIM:state_2\/main_8
Capture Clock  : \SPIM_1:BSPIM:state_2\/clock_0
Path slack     : 50242p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9654
-------------------------------------   ---- 
End-of-path arrival time (ps)           9654
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:sR8:Dp:u0\/clock                             datapathcell8       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\SPIM_1:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell8   3580   3580  48370  RISE       1
\SPIM_1:BSPIM:state_2\/main_8              macrocell47     6074   9654  50242  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell47         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPIM_1:BSPIM:state_1\/main_8
Capture Clock  : \SPIM_1:BSPIM:state_1\/clock_0
Path slack     : 50242p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9654
-------------------------------------   ---- 
End-of-path arrival time (ps)           9654
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:sR8:Dp:u0\/clock                             datapathcell8       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\SPIM_1:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell8   3580   3580  48370  RISE       1
\SPIM_1:BSPIM:state_1\/main_8              macrocell48     6074   9654  50242  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_1\/clock_0                             macrocell48         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:state_1\/q
Path End       : \SPIM_2:BSPIM:load_cond\/main_1
Capture Clock  : \SPIM_2:BSPIM:load_cond\/clock_0
Path slack     : 50277p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9619
-------------------------------------   ---- 
End-of-path arrival time (ps)           9619
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_1\/clock_0                             macrocell132        0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
\SPIM_2:BSPIM:state_1\/q         macrocell132   1250   1250  40894  RISE       1
\SPIM_2:BSPIM:load_cond\/main_1  macrocell137   8369   9619  50277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:load_cond\/clock_0                           macrocell137        0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_1
Path End       : \SPIM_1:BSPIM:state_0\/main_6
Capture Clock  : \SPIM_1:BSPIM:state_0\/clock_0
Path slack     : 50340p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9556
-------------------------------------   ---- 
End-of-path arrival time (ps)           9556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_1  count7cell    1940   1940  46923  RISE       1
\SPIM_1:BSPIM:state_0\/main_6      macrocell49   7616   9556  50340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_0\/clock_0                             macrocell49         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \SPIM_2:BSPIM:mosi_hs_reg\/main_3
Capture Clock  : \SPIM_2:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 50373p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9523
-------------------------------------   ---- 
End-of-path arrival time (ps)           9523
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:sR8:Dp:u0\/clock                             datapathcell9       0      0  RISE       1

Data path
pin name                           model name     delay     AT  slack  edge  Fanout
---------------------------------  -------------  -----  -----  -----  ----  ------
\SPIM_2:BSPIM:sR8:Dp:u0\/so_comb   datapathcell9   5360   5360  41497  RISE       1
\SPIM_2:BSPIM:mosi_hs_reg\/main_3  macrocell135    4163   9523  50373  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:mosi_hs_reg\/clock_0                         macrocell135        0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \SPIM_2:BSPIM:mosi_from_dp_reg\/main_0
Capture Clock  : \SPIM_2:BSPIM:mosi_from_dp_reg\/clock_0
Path slack     : 50385p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9510
-------------------------------------   ---- 
End-of-path arrival time (ps)           9510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:sR8:Dp:u0\/clock                             datapathcell9       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\SPIM_2:BSPIM:sR8:Dp:u0\/so_comb        datapathcell9   5360   5360  41497  RISE       1
\SPIM_2:BSPIM:mosi_from_dp_reg\/main_0  macrocell138    4150   9510  50385  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:mosi_from_dp_reg\/clock_0                    macrocell138        0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_3
Path End       : \SPIM_1:BSPIM:load_cond\/main_4
Capture Clock  : \SPIM_1:BSPIM:load_cond\/clock_0
Path slack     : 50608p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9288
-------------------------------------   ---- 
End-of-path arrival time (ps)           9288
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_3  count7cell    1940   1940  47645  RISE       1
\SPIM_1:BSPIM:load_cond\/main_4    macrocell53   7348   9288  50608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:load_cond\/clock_0                           macrocell53         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_3
Path End       : \SPIM_1:BSPIM:ld_ident\/main_4
Capture Clock  : \SPIM_1:BSPIM:ld_ident\/clock_0
Path slack     : 50608p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9288
-------------------------------------   ---- 
End-of-path arrival time (ps)           9288
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_3  count7cell    1940   1940  47645  RISE       1
\SPIM_1:BSPIM:ld_ident\/main_4     macrocell55   7348   9288  50608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:ld_ident\/clock_0                            macrocell55         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:state_2\/q
Path End       : \SPIM_2:BSPIM:load_cond\/main_0
Capture Clock  : \SPIM_2:BSPIM:load_cond\/clock_0
Path slack     : 50619p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9277
-------------------------------------   ---- 
End-of-path arrival time (ps)           9277
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_2\/clock_0                             macrocell131        0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
\SPIM_2:BSPIM:state_2\/q         macrocell131   1250   1250  43159  RISE       1
\SPIM_2:BSPIM:load_cond\/main_0  macrocell137   8027   9277  50619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:load_cond\/clock_0                           macrocell137        0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:BitCounter\/count_4
Path End       : \SPIM_2:BSPIM:load_cond\/main_3
Capture Clock  : \SPIM_2:BSPIM:load_cond\/clock_0
Path slack     : 50719p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9177
-------------------------------------   ---- 
End-of-path arrival time (ps)           9177
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\SPIM_2:BSPIM:BitCounter\/count_4  count7cell     1940   1940  42898  RISE       1
\SPIM_2:BSPIM:load_cond\/main_3    macrocell137   7237   9177  50719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:load_cond\/clock_0                           macrocell137        0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:state_0\/q
Path End       : \SPIM_2:BSPIM:sR8:Dp:u0\/cs_addr_0
Capture Clock  : \SPIM_2:BSPIM:sR8:Dp:u0\/clock
Path slack     : 50758p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   63406
- Setup time                                                   -6010
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 57396

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6638
-------------------------------------   ---- 
End-of-path arrival time (ps)           6638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_0\/clock_0                             macrocell133        0      0  RISE       1

Data path
pin name                            model name     delay     AT  slack  edge  Fanout
----------------------------------  -------------  -----  -----  -----  ----  ------
\SPIM_2:BSPIM:state_0\/q            macrocell133    1250   1250  42694  RISE       1
\SPIM_2:BSPIM:sR8:Dp:u0\/cs_addr_0  datapathcell9   5388   6638  50758  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:sR8:Dp:u0\/clock                             datapathcell9       0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:BitCounter\/count_3
Path End       : \SPIM_2:BSPIM:load_cond\/main_4
Capture Clock  : \SPIM_2:BSPIM:load_cond\/clock_0
Path slack     : 50812p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9084
-------------------------------------   ---- 
End-of-path arrival time (ps)           9084
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\SPIM_2:BSPIM:BitCounter\/count_3  count7cell     1940   1940  43021  RISE       1
\SPIM_2:BSPIM:load_cond\/main_4    macrocell137   7144   9084  50812  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:load_cond\/clock_0                           macrocell137        0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:state_0\/q
Path End       : \SPIM_2:BSPIM:load_cond\/main_2
Capture Clock  : \SPIM_2:BSPIM:load_cond\/clock_0
Path slack     : 50818p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9078
-------------------------------------   ---- 
End-of-path arrival time (ps)           9078
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_0\/clock_0                             macrocell133        0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
\SPIM_2:BSPIM:state_0\/q         macrocell133   1250   1250  42694  RISE       1
\SPIM_2:BSPIM:load_cond\/main_2  macrocell137   7828   9078  50818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:load_cond\/clock_0                           macrocell137        0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:BitCounter\/count_2
Path End       : \SPIM_2:BSPIM:load_cond\/main_5
Capture Clock  : \SPIM_2:BSPIM:load_cond\/clock_0
Path slack     : 50872p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9024
-------------------------------------   ---- 
End-of-path arrival time (ps)           9024
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\SPIM_2:BSPIM:BitCounter\/count_2  count7cell     1940   1940  43041  RISE       1
\SPIM_2:BSPIM:load_cond\/main_5    macrocell137   7084   9024  50872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:load_cond\/clock_0                           macrocell137        0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_0\/q
Path End       : \SPIM_1:BSPIM:state_2\/main_2
Capture Clock  : \SPIM_1:BSPIM:state_2\/clock_0
Path slack     : 50901p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8995
-------------------------------------   ---- 
End-of-path arrival time (ps)           8995
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_0\/clock_0                             macrocell49         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\SPIM_1:BSPIM:state_0\/q       macrocell49   1250   1250  45081  RISE       1
\SPIM_1:BSPIM:state_2\/main_2  macrocell47   7745   8995  50901  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell47         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_0\/q
Path End       : \SPIM_1:BSPIM:state_1\/main_2
Capture Clock  : \SPIM_1:BSPIM:state_1\/clock_0
Path slack     : 50901p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8995
-------------------------------------   ---- 
End-of-path arrival time (ps)           8995
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_0\/clock_0                             macrocell49         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\SPIM_1:BSPIM:state_0\/q       macrocell49   1250   1250  45081  RISE       1
\SPIM_1:BSPIM:state_1\/main_2  macrocell48   7745   8995  50901  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_1\/clock_0                             macrocell48         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:BitCounter\/count_1
Path End       : \SPIM_2:BSPIM:load_cond\/main_6
Capture Clock  : \SPIM_2:BSPIM:load_cond\/clock_0
Path slack     : 50912p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8984
-------------------------------------   ---- 
End-of-path arrival time (ps)           8984
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\SPIM_2:BSPIM:BitCounter\/count_1  count7cell     1940   1940  46615  RISE       1
\SPIM_2:BSPIM:load_cond\/main_6    macrocell137   7044   8984  50912  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:load_cond\/clock_0                           macrocell137        0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_0
Path End       : \SPIM_1:BSPIM:load_cond\/main_7
Capture Clock  : \SPIM_1:BSPIM:load_cond\/clock_0
Path slack     : 50940p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8956
-------------------------------------   ---- 
End-of-path arrival time (ps)           8956
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_0  count7cell    1940   1940  46645  RISE       1
\SPIM_1:BSPIM:load_cond\/main_7    macrocell53   7016   8956  50940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:load_cond\/clock_0                           macrocell53         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_0
Path End       : \SPIM_1:BSPIM:ld_ident\/main_7
Capture Clock  : \SPIM_1:BSPIM:ld_ident\/clock_0
Path slack     : 50940p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8956
-------------------------------------   ---- 
End-of-path arrival time (ps)           8956
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_0  count7cell    1940   1940  46645  RISE       1
\SPIM_1:BSPIM:ld_ident\/main_7     macrocell55   7016   8956  50940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:ld_ident\/clock_0                            macrocell55         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_4
Path End       : \SPIM_1:BSPIM:state_0\/main_3
Capture Clock  : \SPIM_1:BSPIM:state_0\/clock_0
Path slack     : 50979p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8917
-------------------------------------   ---- 
End-of-path arrival time (ps)           8917
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_4  count7cell    1940   1940  48053  RISE       1
\SPIM_1:BSPIM:state_0\/main_3      macrocell49   6977   8917  50979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_0\/clock_0                             macrocell49         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_1\/q
Path End       : \SPIM_1:BSPIM:mosi_hs_reg\/main_1
Capture Clock  : \SPIM_1:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 50994p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8901
-------------------------------------   ---- 
End-of-path arrival time (ps)           8901
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_1\/clock_0                             macrocell48         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM_1:BSPIM:state_1\/q           macrocell48   1250   1250  43991  RISE       1
\SPIM_1:BSPIM:mosi_hs_reg\/main_1  macrocell51   7651   8901  50994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:mosi_hs_reg\/clock_0                         macrocell51         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_1\/q
Path End       : Net_415/main_2
Capture Clock  : Net_415/clock_0
Path slack     : 51016p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8880
-------------------------------------   ---- 
End-of-path arrival time (ps)           8880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_1\/clock_0                             macrocell48         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\SPIM_1:BSPIM:state_1\/q  macrocell48   1250   1250  43991  RISE       1
Net_415/main_2            macrocell32   7630   8880  51016  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_415/clock_0                                            macrocell32         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_1\/q
Path End       : \SPIM_1:BSPIM:cnt_enable\/main_1
Capture Clock  : \SPIM_1:BSPIM:cnt_enable\/clock_0
Path slack     : 51016p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8880
-------------------------------------   ---- 
End-of-path arrival time (ps)           8880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_1\/clock_0                             macrocell48         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM_1:BSPIM:state_1\/q          macrocell48   1250   1250  43991  RISE       1
\SPIM_1:BSPIM:cnt_enable\/main_1  macrocell56   7630   8880  51016  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:cnt_enable\/clock_0                          macrocell56         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:state_0\/q
Path End       : Net_1114/main_3
Capture Clock  : Net_1114/clock_0
Path slack     : 51033p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8863
-------------------------------------   ---- 
End-of-path arrival time (ps)           8863
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_0\/clock_0                             macrocell133        0      0  RISE       1

Data path
pin name                  model name    delay     AT  slack  edge  Fanout
------------------------  ------------  -----  -----  -----  ----  ------
\SPIM_2:BSPIM:state_0\/q  macrocell133   1250   1250  42694  RISE       1
Net_1114/main_3           macrocell130   7613   8863  51033  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1114/clock_0                                           macrocell130        0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:state_0\/q
Path End       : \SPIM_2:BSPIM:mosi_hs_reg\/main_2
Capture Clock  : \SPIM_2:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 51033p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8863
-------------------------------------   ---- 
End-of-path arrival time (ps)           8863
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_0\/clock_0                             macrocell133        0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\SPIM_2:BSPIM:state_0\/q           macrocell133   1250   1250  42694  RISE       1
\SPIM_2:BSPIM:mosi_hs_reg\/main_2  macrocell135   7613   8863  51033  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:mosi_hs_reg\/clock_0                         macrocell135        0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_1
Path End       : \SPIM_1:BSPIM:load_cond\/main_6
Capture Clock  : \SPIM_1:BSPIM:load_cond\/clock_0
Path slack     : 51220p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8676
-------------------------------------   ---- 
End-of-path arrival time (ps)           8676
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_1  count7cell    1940   1940  46923  RISE       1
\SPIM_1:BSPIM:load_cond\/main_6    macrocell53   6736   8676  51220  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:load_cond\/clock_0                           macrocell53         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_1
Path End       : \SPIM_1:BSPIM:ld_ident\/main_6
Capture Clock  : \SPIM_1:BSPIM:ld_ident\/clock_0
Path slack     : 51220p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8676
-------------------------------------   ---- 
End-of-path arrival time (ps)           8676
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_1  count7cell    1940   1940  46923  RISE       1
\SPIM_1:BSPIM:ld_ident\/main_6     macrocell55   6736   8676  51220  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:ld_ident\/clock_0                            macrocell55         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_2
Path End       : \SPIM_1:BSPIM:load_cond\/main_5
Capture Clock  : \SPIM_1:BSPIM:load_cond\/clock_0
Path slack     : 51410p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8486
-------------------------------------   ---- 
End-of-path arrival time (ps)           8486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_2  count7cell    1940   1940  45891  RISE       1
\SPIM_1:BSPIM:load_cond\/main_5    macrocell53   6546   8486  51410  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:load_cond\/clock_0                           macrocell53         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_2
Path End       : \SPIM_1:BSPIM:ld_ident\/main_5
Capture Clock  : \SPIM_1:BSPIM:ld_ident\/clock_0
Path slack     : 51410p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8486
-------------------------------------   ---- 
End-of-path arrival time (ps)           8486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_2  count7cell    1940   1940  45891  RISE       1
\SPIM_1:BSPIM:ld_ident\/main_5     macrocell55   6546   8486  51410  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:ld_ident\/clock_0                            macrocell55         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_2
Path End       : \SPIM_1:BSPIM:state_2\/main_5
Capture Clock  : \SPIM_1:BSPIM:state_2\/clock_0
Path slack     : 51430p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8465
-------------------------------------   ---- 
End-of-path arrival time (ps)           8465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_2  count7cell    1940   1940  45891  RISE       1
\SPIM_1:BSPIM:state_2\/main_5      macrocell47   6525   8465  51430  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell47         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_2
Path End       : \SPIM_1:BSPIM:state_1\/main_5
Capture Clock  : \SPIM_1:BSPIM:state_1\/clock_0
Path slack     : 51430p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8465
-------------------------------------   ---- 
End-of-path arrival time (ps)           8465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_2  count7cell    1940   1940  45891  RISE       1
\SPIM_1:BSPIM:state_1\/main_5      macrocell48   6525   8465  51430  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_1\/clock_0                             macrocell48         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:state_2\/q
Path End       : \SPIM_2:BSPIM:sR8:Dp:u0\/cs_addr_2
Capture Clock  : \SPIM_2:BSPIM:sR8:Dp:u0\/clock
Path slack     : 51451p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   63406
- Setup time                                                   -6010
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 57396

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5945
-------------------------------------   ---- 
End-of-path arrival time (ps)           5945
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_2\/clock_0                             macrocell131        0      0  RISE       1

Data path
pin name                            model name     delay     AT  slack  edge  Fanout
----------------------------------  -------------  -----  -----  -----  ----  ------
\SPIM_2:BSPIM:state_2\/q            macrocell131    1250   1250  43159  RISE       1
\SPIM_2:BSPIM:sR8:Dp:u0\/cs_addr_2  datapathcell9   4695   5945  51451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:sR8:Dp:u0\/clock                             datapathcell9       0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPIM_2:BSPIM:state_2\/main_8
Capture Clock  : \SPIM_2:BSPIM:state_2\/clock_0
Path slack     : 51642p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8254
-------------------------------------   ---- 
End-of-path arrival time (ps)           8254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:sR8:Dp:u0\/clock                             datapathcell9       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\SPIM_2:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell9   3580   3580  51642  RISE       1
\SPIM_2:BSPIM:state_2\/main_8              macrocell131    4674   8254  51642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_2\/clock_0                             macrocell131        0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:state_1\/q
Path End       : Net_1119/main_1
Capture Clock  : Net_1119/clock_0
Path slack     : 51651p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8245
-------------------------------------   ---- 
End-of-path arrival time (ps)           8245
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_1\/clock_0                             macrocell132        0      0  RISE       1

Data path
pin name                  model name    delay     AT  slack  edge  Fanout
------------------------  ------------  -----  -----  -----  ----  ------
\SPIM_2:BSPIM:state_1\/q  macrocell132   1250   1250  40894  RISE       1
Net_1119/main_1           macrocell134   6995   8245  51651  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1119/clock_0                                           macrocell134        0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:state_1\/q
Path End       : \SPIM_2:BSPIM:cnt_enable\/main_1
Capture Clock  : \SPIM_2:BSPIM:cnt_enable\/clock_0
Path slack     : 51651p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8245
-------------------------------------   ---- 
End-of-path arrival time (ps)           8245
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_1\/clock_0                             macrocell132        0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
\SPIM_2:BSPIM:state_1\/q          macrocell132   1250   1250  40894  RISE       1
\SPIM_2:BSPIM:cnt_enable\/main_1  macrocell140   6995   8245  51651  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:cnt_enable\/clock_0                          macrocell140        0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_2\/q
Path End       : Net_415/main_1
Capture Clock  : Net_415/clock_0
Path slack     : 51733p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8163
-------------------------------------   ---- 
End-of-path arrival time (ps)           8163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell47         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\SPIM_1:BSPIM:state_2\/q  macrocell47   1250   1250  43197  RISE       1
Net_415/main_1            macrocell32   6913   8163  51733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_415/clock_0                                            macrocell32         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_2\/q
Path End       : \SPIM_1:BSPIM:cnt_enable\/main_0
Capture Clock  : \SPIM_1:BSPIM:cnt_enable\/clock_0
Path slack     : 51733p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8163
-------------------------------------   ---- 
End-of-path arrival time (ps)           8163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell47         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM_1:BSPIM:state_2\/q          macrocell47   1250   1250  43197  RISE       1
\SPIM_1:BSPIM:cnt_enable\/main_0  macrocell56   6913   8163  51733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:cnt_enable\/clock_0                          macrocell56         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:state_2\/q
Path End       : Net_1114/main_1
Capture Clock  : Net_1114/clock_0
Path slack     : 52032p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7864
-------------------------------------   ---- 
End-of-path arrival time (ps)           7864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_2\/clock_0                             macrocell131        0      0  RISE       1

Data path
pin name                  model name    delay     AT  slack  edge  Fanout
------------------------  ------------  -----  -----  -----  ----  ------
\SPIM_2:BSPIM:state_2\/q  macrocell131   1250   1250  43159  RISE       1
Net_1114/main_1           macrocell130   6614   7864  52032  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1114/clock_0                                           macrocell130        0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:state_2\/q
Path End       : \SPIM_2:BSPIM:mosi_hs_reg\/main_0
Capture Clock  : \SPIM_2:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 52032p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7864
-------------------------------------   ---- 
End-of-path arrival time (ps)           7864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_2\/clock_0                             macrocell131        0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\SPIM_2:BSPIM:state_2\/q           macrocell131   1250   1250  43159  RISE       1
\SPIM_2:BSPIM:mosi_hs_reg\/main_0  macrocell135   6614   7864  52032  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:mosi_hs_reg\/clock_0                         macrocell135        0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_2\/q
Path End       : \SPIM_1:BSPIM:mosi_hs_reg\/main_0
Capture Clock  : \SPIM_1:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 52057p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7839
-------------------------------------   ---- 
End-of-path arrival time (ps)           7839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell47         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM_1:BSPIM:state_2\/q           macrocell47   1250   1250  43197  RISE       1
\SPIM_1:BSPIM:mosi_hs_reg\/main_0  macrocell51   6589   7839  52057  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:mosi_hs_reg\/clock_0                         macrocell51         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPIM_2:BSPIM:state_1\/main_8
Capture Clock  : \SPIM_2:BSPIM:state_1\/clock_0
Path slack     : 52213p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7683
-------------------------------------   ---- 
End-of-path arrival time (ps)           7683
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:sR8:Dp:u0\/clock                             datapathcell9       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\SPIM_2:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell9   3580   3580  51642  RISE       1
\SPIM_2:BSPIM:state_1\/main_8              macrocell132    4103   7683  52213  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_1\/clock_0                             macrocell132        0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPIM_2:BSPIM:state_0\/main_8
Capture Clock  : \SPIM_2:BSPIM:state_0\/clock_0
Path slack     : 52213p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7683
-------------------------------------   ---- 
End-of-path arrival time (ps)           7683
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:sR8:Dp:u0\/clock                             datapathcell9       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\SPIM_2:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell9   3580   3580  51642  RISE       1
\SPIM_2:BSPIM:state_0\/main_8              macrocell133    4103   7683  52213  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_0\/clock_0                             macrocell133        0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_1
Path End       : \SPIM_1:BSPIM:state_2\/main_6
Capture Clock  : \SPIM_1:BSPIM:state_2\/clock_0
Path slack     : 52397p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7499
-------------------------------------   ---- 
End-of-path arrival time (ps)           7499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_1  count7cell    1940   1940  46923  RISE       1
\SPIM_1:BSPIM:state_2\/main_6      macrocell47   5559   7499  52397  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell47         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_1
Path End       : \SPIM_1:BSPIM:state_1\/main_6
Capture Clock  : \SPIM_1:BSPIM:state_1\/clock_0
Path slack     : 52397p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7499
-------------------------------------   ---- 
End-of-path arrival time (ps)           7499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_1  count7cell    1940   1940  46923  RISE       1
\SPIM_1:BSPIM:state_1\/main_6      macrocell48   5559   7499  52397  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_1\/clock_0                             macrocell48         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_2\/q
Path End       : \SPIM_1:BSPIM:state_2\/main_0
Capture Clock  : \SPIM_1:BSPIM:state_2\/clock_0
Path slack     : 52428p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7468
-------------------------------------   ---- 
End-of-path arrival time (ps)           7468
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell47         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\SPIM_1:BSPIM:state_2\/q       macrocell47   1250   1250  43197  RISE       1
\SPIM_1:BSPIM:state_2\/main_0  macrocell47   6218   7468  52428  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell47         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_2\/q
Path End       : \SPIM_1:BSPIM:state_1\/main_0
Capture Clock  : \SPIM_1:BSPIM:state_1\/clock_0
Path slack     : 52428p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7468
-------------------------------------   ---- 
End-of-path arrival time (ps)           7468
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell47         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\SPIM_1:BSPIM:state_2\/q       macrocell47   1250   1250  43197  RISE       1
\SPIM_1:BSPIM:state_1\/main_0  macrocell48   6218   7468  52428  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_1\/clock_0                             macrocell48         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:state_0\/q
Path End       : Net_1119/main_2
Capture Clock  : Net_1119/clock_0
Path slack     : 52681p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7214
-------------------------------------   ---- 
End-of-path arrival time (ps)           7214
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_0\/clock_0                             macrocell133        0      0  RISE       1

Data path
pin name                  model name    delay     AT  slack  edge  Fanout
------------------------  ------------  -----  -----  -----  ----  ------
\SPIM_2:BSPIM:state_0\/q  macrocell133   1250   1250  42694  RISE       1
Net_1119/main_2           macrocell134   5964   7214  52681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1119/clock_0                                           macrocell134        0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:state_0\/q
Path End       : \SPIM_2:BSPIM:cnt_enable\/main_2
Capture Clock  : \SPIM_2:BSPIM:cnt_enable\/clock_0
Path slack     : 52681p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7214
-------------------------------------   ---- 
End-of-path arrival time (ps)           7214
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_0\/clock_0                             macrocell133        0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
\SPIM_2:BSPIM:state_0\/q          macrocell133   1250   1250  42694  RISE       1
\SPIM_2:BSPIM:cnt_enable\/main_2  macrocell140   5964   7214  52681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:cnt_enable\/clock_0                          macrocell140        0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:BitCounter\/count_0
Path End       : \SPIM_2:BSPIM:state_2\/main_7
Capture Clock  : \SPIM_2:BSPIM:state_2\/clock_0
Path slack     : 53103p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6793
-------------------------------------   ---- 
End-of-path arrival time (ps)           6793
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\SPIM_2:BSPIM:BitCounter\/count_0  count7cell     1940   1940  40942  RISE       1
\SPIM_2:BSPIM:state_2\/main_7      macrocell131   4853   6793  53103  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_2\/clock_0                             macrocell131        0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:BitCounter\/count_0
Path End       : \SPIM_2:BSPIM:ld_ident\/main_7
Capture Clock  : \SPIM_2:BSPIM:ld_ident\/clock_0
Path slack     : 53103p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6793
-------------------------------------   ---- 
End-of-path arrival time (ps)           6793
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\SPIM_2:BSPIM:BitCounter\/count_0  count7cell     1940   1940  40942  RISE       1
\SPIM_2:BSPIM:ld_ident\/main_7     macrocell139   4853   6793  53103  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:ld_ident\/clock_0                            macrocell139        0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_3
Path End       : \SPIM_1:BSPIM:state_2\/main_4
Capture Clock  : \SPIM_1:BSPIM:state_2\/clock_0
Path slack     : 53315p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6581
-------------------------------------   ---- 
End-of-path arrival time (ps)           6581
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_3  count7cell    1940   1940  47645  RISE       1
\SPIM_1:BSPIM:state_2\/main_4      macrocell47   4641   6581  53315  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell47         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_3
Path End       : \SPIM_1:BSPIM:state_1\/main_4
Capture Clock  : \SPIM_1:BSPIM:state_1\/clock_0
Path slack     : 53315p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6581
-------------------------------------   ---- 
End-of-path arrival time (ps)           6581
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_3  count7cell    1940   1940  47645  RISE       1
\SPIM_1:BSPIM:state_1\/main_4      macrocell48   4641   6581  53315  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_1\/clock_0                             macrocell48         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_0
Path End       : \SPIM_1:BSPIM:state_2\/main_7
Capture Clock  : \SPIM_1:BSPIM:state_2\/clock_0
Path slack     : 53448p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6448
-------------------------------------   ---- 
End-of-path arrival time (ps)           6448
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_0  count7cell    1940   1940  46645  RISE       1
\SPIM_1:BSPIM:state_2\/main_7      macrocell47   4508   6448  53448  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell47         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_0
Path End       : \SPIM_1:BSPIM:state_1\/main_7
Capture Clock  : \SPIM_1:BSPIM:state_1\/clock_0
Path slack     : 53448p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6448
-------------------------------------   ---- 
End-of-path arrival time (ps)           6448
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_0  count7cell    1940   1940  46645  RISE       1
\SPIM_1:BSPIM:state_1\/main_7      macrocell48   4508   6448  53448  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_1\/clock_0                             macrocell48         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:BitCounter\/count_0
Path End       : \SPIM_2:BSPIM:state_1\/main_7
Capture Clock  : \SPIM_2:BSPIM:state_1\/clock_0
Path slack     : 53521p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6375
-------------------------------------   ---- 
End-of-path arrival time (ps)           6375
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\SPIM_2:BSPIM:BitCounter\/count_0  count7cell     1940   1940  40942  RISE       1
\SPIM_2:BSPIM:state_1\/main_7      macrocell132   4435   6375  53521  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_1\/clock_0                             macrocell132        0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:BitCounter\/count_0
Path End       : \SPIM_2:BSPIM:state_0\/main_7
Capture Clock  : \SPIM_2:BSPIM:state_0\/clock_0
Path slack     : 53521p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6375
-------------------------------------   ---- 
End-of-path arrival time (ps)           6375
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\SPIM_2:BSPIM:BitCounter\/count_0  count7cell     1940   1940  40942  RISE       1
\SPIM_2:BSPIM:state_0\/main_7      macrocell133   4435   6375  53521  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_0\/clock_0                             macrocell133        0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_4
Path End       : \SPIM_1:BSPIM:state_2\/main_3
Capture Clock  : \SPIM_1:BSPIM:state_2\/clock_0
Path slack     : 53719p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6177
-------------------------------------   ---- 
End-of-path arrival time (ps)           6177
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_4  count7cell    1940   1940  48053  RISE       1
\SPIM_1:BSPIM:state_2\/main_3      macrocell47   4237   6177  53719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell47         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_4
Path End       : \SPIM_1:BSPIM:state_1\/main_3
Capture Clock  : \SPIM_1:BSPIM:state_1\/clock_0
Path slack     : 53719p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6177
-------------------------------------   ---- 
End-of-path arrival time (ps)           6177
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_4  count7cell    1940   1940  48053  RISE       1
\SPIM_1:BSPIM:state_1\/main_3      macrocell48   4237   6177  53719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_1\/clock_0                             macrocell48         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:state_2\/q
Path End       : Net_1119/main_0
Capture Clock  : Net_1119/clock_0
Path slack     : 53889p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6007
-------------------------------------   ---- 
End-of-path arrival time (ps)           6007
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_2\/clock_0                             macrocell131        0      0  RISE       1

Data path
pin name                  model name    delay     AT  slack  edge  Fanout
------------------------  ------------  -----  -----  -----  ----  ------
\SPIM_2:BSPIM:state_2\/q  macrocell131   1250   1250  43159  RISE       1
Net_1119/main_0           macrocell134   4757   6007  53889  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1119/clock_0                                           macrocell134        0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:state_2\/q
Path End       : \SPIM_2:BSPIM:cnt_enable\/main_0
Capture Clock  : \SPIM_2:BSPIM:cnt_enable\/clock_0
Path slack     : 53889p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6007
-------------------------------------   ---- 
End-of-path arrival time (ps)           6007
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_2\/clock_0                             macrocell131        0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
\SPIM_2:BSPIM:state_2\/q          macrocell131   1250   1250  43159  RISE       1
\SPIM_2:BSPIM:cnt_enable\/main_0  macrocell140   4757   6007  53889  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:cnt_enable\/clock_0                          macrocell140        0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_1\/q
Path End       : \SPIM_1:BSPIM:state_2\/main_1
Capture Clock  : \SPIM_1:BSPIM:state_2\/clock_0
Path slack     : 54111p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5785
-------------------------------------   ---- 
End-of-path arrival time (ps)           5785
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_1\/clock_0                             macrocell48         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\SPIM_1:BSPIM:state_1\/q       macrocell48   1250   1250  43991  RISE       1
\SPIM_1:BSPIM:state_2\/main_1  macrocell47   4535   5785  54111  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell47         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_1\/q
Path End       : \SPIM_1:BSPIM:state_1\/main_1
Capture Clock  : \SPIM_1:BSPIM:state_1\/clock_0
Path slack     : 54111p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5785
-------------------------------------   ---- 
End-of-path arrival time (ps)           5785
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_1\/clock_0                             macrocell48         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\SPIM_1:BSPIM:state_1\/q       macrocell48   1250   1250  43991  RISE       1
\SPIM_1:BSPIM:state_1\/main_1  macrocell48   4535   5785  54111  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_1\/clock_0                             macrocell48         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_0\/q
Path End       : \SPIM_1:BSPIM:load_cond\/main_2
Capture Clock  : \SPIM_1:BSPIM:load_cond\/clock_0
Path slack     : 54348p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5548
-------------------------------------   ---- 
End-of-path arrival time (ps)           5548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_0\/clock_0                             macrocell49         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM_1:BSPIM:state_0\/q         macrocell49   1250   1250  45081  RISE       1
\SPIM_1:BSPIM:load_cond\/main_2  macrocell53   4298   5548  54348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:load_cond\/clock_0                           macrocell53         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_0\/q
Path End       : \SPIM_1:BSPIM:ld_ident\/main_2
Capture Clock  : \SPIM_1:BSPIM:ld_ident\/clock_0
Path slack     : 54348p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5548
-------------------------------------   ---- 
End-of-path arrival time (ps)           5548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_0\/clock_0                             macrocell49         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM_1:BSPIM:state_0\/q        macrocell49   1250   1250  45081  RISE       1
\SPIM_1:BSPIM:ld_ident\/main_2  macrocell55   4298   5548  54348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:ld_ident\/clock_0                            macrocell55         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:ld_ident\/q
Path End       : \SPIM_1:BSPIM:state_0\/main_9
Capture Clock  : \SPIM_1:BSPIM:state_0\/clock_0
Path slack     : 54413p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5482
-------------------------------------   ---- 
End-of-path arrival time (ps)           5482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:ld_ident\/clock_0                            macrocell55         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\SPIM_1:BSPIM:ld_ident\/q      macrocell55   1250   1250  44456  RISE       1
\SPIM_1:BSPIM:state_0\/main_9  macrocell49   4232   5482  54413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_0\/clock_0                             macrocell49         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:cnt_enable\/q
Path End       : \SPIM_2:BSPIM:BitCounter\/enable
Capture Clock  : \SPIM_2:BSPIM:BitCounter\/clock
Path slack     : 54658p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   63406
- Setup time                                                   -4060
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59346

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4688
-------------------------------------   ---- 
End-of-path arrival time (ps)           4688
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:cnt_enable\/clock_0                          macrocell140        0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
\SPIM_2:BSPIM:cnt_enable\/q       macrocell140   1250   1250  54658  RISE       1
\SPIM_2:BSPIM:BitCounter\/enable  count7cell     3438   4688  54658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1119/q
Path End       : Net_1119/main_3
Capture Clock  : Net_1119/clock_0
Path slack     : 54841p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5055
-------------------------------------   ---- 
End-of-path arrival time (ps)           5055
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1119/clock_0                                           macrocell134        0      0  RISE       1

Data path
pin name         model name    delay     AT  slack  edge  Fanout
---------------  ------------  -----  -----  -----  ----  ------
Net_1119/q       macrocell134   1250   1250  54841  RISE       1
Net_1119/main_3  macrocell134   3805   5055  54841  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1119/clock_0                                           macrocell134        0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:BitCounter\/count_4
Path End       : \SPIM_2:BSPIM:state_1\/main_3
Capture Clock  : \SPIM_2:BSPIM:state_1\/clock_0
Path slack     : 54991p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4904
-------------------------------------   ---- 
End-of-path arrival time (ps)           4904
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\SPIM_2:BSPIM:BitCounter\/count_4  count7cell     1940   1940  42898  RISE       1
\SPIM_2:BSPIM:state_1\/main_3      macrocell132   2964   4904  54991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_1\/clock_0                             macrocell132        0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:BitCounter\/count_4
Path End       : \SPIM_2:BSPIM:state_0\/main_3
Capture Clock  : \SPIM_2:BSPIM:state_0\/clock_0
Path slack     : 54991p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4904
-------------------------------------   ---- 
End-of-path arrival time (ps)           4904
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\SPIM_2:BSPIM:BitCounter\/count_4  count7cell     1940   1940  42898  RISE       1
\SPIM_2:BSPIM:state_0\/main_3      macrocell133   2964   4904  54991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_0\/clock_0                             macrocell133        0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:BitCounter\/count_4
Path End       : \SPIM_2:BSPIM:state_2\/main_3
Capture Clock  : \SPIM_2:BSPIM:state_2\/clock_0
Path slack     : 55000p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4895
-------------------------------------   ---- 
End-of-path arrival time (ps)           4895
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\SPIM_2:BSPIM:BitCounter\/count_4  count7cell     1940   1940  42898  RISE       1
\SPIM_2:BSPIM:state_2\/main_3      macrocell131   2955   4895  55000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_2\/clock_0                             macrocell131        0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:BitCounter\/count_4
Path End       : \SPIM_2:BSPIM:ld_ident\/main_3
Capture Clock  : \SPIM_2:BSPIM:ld_ident\/clock_0
Path slack     : 55000p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4895
-------------------------------------   ---- 
End-of-path arrival time (ps)           4895
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\SPIM_2:BSPIM:BitCounter\/count_4  count7cell     1940   1940  42898  RISE       1
\SPIM_2:BSPIM:ld_ident\/main_3     macrocell139   2955   4895  55000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:ld_ident\/clock_0                            macrocell139        0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:BitCounter\/count_3
Path End       : \SPIM_2:BSPIM:state_1\/main_4
Capture Clock  : \SPIM_2:BSPIM:state_1\/clock_0
Path slack     : 55007p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4889
-------------------------------------   ---- 
End-of-path arrival time (ps)           4889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\SPIM_2:BSPIM:BitCounter\/count_3  count7cell     1940   1940  43021  RISE       1
\SPIM_2:BSPIM:state_1\/main_4      macrocell132   2949   4889  55007  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_1\/clock_0                             macrocell132        0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:BitCounter\/count_3
Path End       : \SPIM_2:BSPIM:state_0\/main_4
Capture Clock  : \SPIM_2:BSPIM:state_0\/clock_0
Path slack     : 55007p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4889
-------------------------------------   ---- 
End-of-path arrival time (ps)           4889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\SPIM_2:BSPIM:BitCounter\/count_3  count7cell     1940   1940  43021  RISE       1
\SPIM_2:BSPIM:state_0\/main_4      macrocell133   2949   4889  55007  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_0\/clock_0                             macrocell133        0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:BitCounter\/count_3
Path End       : \SPIM_2:BSPIM:state_2\/main_4
Capture Clock  : \SPIM_2:BSPIM:state_2\/clock_0
Path slack     : 55024p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4872
-------------------------------------   ---- 
End-of-path arrival time (ps)           4872
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\SPIM_2:BSPIM:BitCounter\/count_3  count7cell     1940   1940  43021  RISE       1
\SPIM_2:BSPIM:state_2\/main_4      macrocell131   2932   4872  55024  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_2\/clock_0                             macrocell131        0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:BitCounter\/count_3
Path End       : \SPIM_2:BSPIM:ld_ident\/main_4
Capture Clock  : \SPIM_2:BSPIM:ld_ident\/clock_0
Path slack     : 55024p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4872
-------------------------------------   ---- 
End-of-path arrival time (ps)           4872
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\SPIM_2:BSPIM:BitCounter\/count_3  count7cell     1940   1940  43021  RISE       1
\SPIM_2:BSPIM:ld_ident\/main_4     macrocell139   2932   4872  55024  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:ld_ident\/clock_0                            macrocell139        0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:mosi_hs_reg\/q
Path End       : \SPIM_2:BSPIM:mosi_hs_reg\/main_4
Capture Clock  : \SPIM_2:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 55134p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4762
-------------------------------------   ---- 
End-of-path arrival time (ps)           4762
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:mosi_hs_reg\/clock_0                         macrocell135        0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\SPIM_2:BSPIM:mosi_hs_reg\/q       macrocell135   1250   1250  55134  RISE       1
\SPIM_2:BSPIM:mosi_hs_reg\/main_4  macrocell135   3512   4762  55134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:mosi_hs_reg\/clock_0                         macrocell135        0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_437/q
Path End       : Net_437/main_3
Capture Clock  : Net_437/clock_0
Path slack     : 55143p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4753
-------------------------------------   ---- 
End-of-path arrival time (ps)           4753
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_437/clock_0                                            macrocell50         0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
Net_437/q       macrocell50   1250   1250  55143  RISE       1
Net_437/main_3  macrocell50   3503   4753  55143  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_437/clock_0                                            macrocell50         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:ld_ident\/q
Path End       : \SPIM_1:BSPIM:ld_ident\/main_8
Capture Clock  : \SPIM_1:BSPIM:ld_ident\/clock_0
Path slack     : 55189p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4707
-------------------------------------   ---- 
End-of-path arrival time (ps)           4707
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:ld_ident\/clock_0                            macrocell55         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM_1:BSPIM:ld_ident\/q       macrocell55   1250   1250  44456  RISE       1
\SPIM_1:BSPIM:ld_ident\/main_8  macrocell55   3457   4707  55189  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:ld_ident\/clock_0                            macrocell55         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_0\/q
Path End       : \SPIM_1:BSPIM:state_0\/main_2
Capture Clock  : \SPIM_1:BSPIM:state_0\/clock_0
Path slack     : 55224p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4671
-------------------------------------   ---- 
End-of-path arrival time (ps)           4671
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_0\/clock_0                             macrocell49         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\SPIM_1:BSPIM:state_0\/q       macrocell49   1250   1250  45081  RISE       1
\SPIM_1:BSPIM:state_0\/main_2  macrocell49   3421   4671  55224  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_0\/clock_0                             macrocell49         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_0\/q
Path End       : Net_437/main_2
Capture Clock  : Net_437/clock_0
Path slack     : 55224p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4671
-------------------------------------   ---- 
End-of-path arrival time (ps)           4671
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_0\/clock_0                             macrocell49         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\SPIM_1:BSPIM:state_0\/q  macrocell49   1250   1250  45081  RISE       1
Net_437/main_2            macrocell50   3421   4671  55224  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_437/clock_0                                            macrocell50         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:BitCounter\/count_2
Path End       : \SPIM_2:BSPIM:state_1\/main_5
Capture Clock  : \SPIM_2:BSPIM:state_1\/clock_0
Path slack     : 55302p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4594
-------------------------------------   ---- 
End-of-path arrival time (ps)           4594
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\SPIM_2:BSPIM:BitCounter\/count_2  count7cell     1940   1940  43041  RISE       1
\SPIM_2:BSPIM:state_1\/main_5      macrocell132   2654   4594  55302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_1\/clock_0                             macrocell132        0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:BitCounter\/count_2
Path End       : \SPIM_2:BSPIM:state_0\/main_5
Capture Clock  : \SPIM_2:BSPIM:state_0\/clock_0
Path slack     : 55302p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4594
-------------------------------------   ---- 
End-of-path arrival time (ps)           4594
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\SPIM_2:BSPIM:BitCounter\/count_2  count7cell     1940   1940  43041  RISE       1
\SPIM_2:BSPIM:state_0\/main_5      macrocell133   2654   4594  55302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_0\/clock_0                             macrocell133        0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:BitCounter\/count_2
Path End       : \SPIM_2:BSPIM:state_2\/main_5
Capture Clock  : \SPIM_2:BSPIM:state_2\/clock_0
Path slack     : 55314p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4582
-------------------------------------   ---- 
End-of-path arrival time (ps)           4582
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\SPIM_2:BSPIM:BitCounter\/count_2  count7cell     1940   1940  43041  RISE       1
\SPIM_2:BSPIM:state_2\/main_5      macrocell131   2642   4582  55314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_2\/clock_0                             macrocell131        0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:BitCounter\/count_2
Path End       : \SPIM_2:BSPIM:ld_ident\/main_5
Capture Clock  : \SPIM_2:BSPIM:ld_ident\/clock_0
Path slack     : 55314p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4582
-------------------------------------   ---- 
End-of-path arrival time (ps)           4582
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\SPIM_2:BSPIM:BitCounter\/count_2  count7cell     1940   1940  43041  RISE       1
\SPIM_2:BSPIM:ld_ident\/main_5     macrocell139   2642   4582  55314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:ld_ident\/clock_0                            macrocell139        0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:BitCounter\/count_1
Path End       : \SPIM_2:BSPIM:state_1\/main_6
Capture Clock  : \SPIM_2:BSPIM:state_1\/clock_0
Path slack     : 55331p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4564
-------------------------------------   ---- 
End-of-path arrival time (ps)           4564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\SPIM_2:BSPIM:BitCounter\/count_1  count7cell     1940   1940  46615  RISE       1
\SPIM_2:BSPIM:state_1\/main_6      macrocell132   2624   4564  55331  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_1\/clock_0                             macrocell132        0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:BitCounter\/count_1
Path End       : \SPIM_2:BSPIM:state_0\/main_6
Capture Clock  : \SPIM_2:BSPIM:state_0\/clock_0
Path slack     : 55331p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4564
-------------------------------------   ---- 
End-of-path arrival time (ps)           4564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\SPIM_2:BSPIM:BitCounter\/count_1  count7cell     1940   1940  46615  RISE       1
\SPIM_2:BSPIM:state_0\/main_6      macrocell133   2624   4564  55331  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_0\/clock_0                             macrocell133        0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:BitCounter\/count_1
Path End       : \SPIM_2:BSPIM:state_2\/main_6
Capture Clock  : \SPIM_2:BSPIM:state_2\/clock_0
Path slack     : 55342p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4554
-------------------------------------   ---- 
End-of-path arrival time (ps)           4554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\SPIM_2:BSPIM:BitCounter\/count_1  count7cell     1940   1940  46615  RISE       1
\SPIM_2:BSPIM:state_2\/main_6      macrocell131   2614   4554  55342  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_2\/clock_0                             macrocell131        0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:BitCounter\/count_1
Path End       : \SPIM_2:BSPIM:ld_ident\/main_6
Capture Clock  : \SPIM_2:BSPIM:ld_ident\/clock_0
Path slack     : 55342p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4554
-------------------------------------   ---- 
End-of-path arrival time (ps)           4554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\SPIM_2:BSPIM:BitCounter\/count_1  count7cell     1940   1940  46615  RISE       1
\SPIM_2:BSPIM:ld_ident\/main_6     macrocell139   2614   4554  55342  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:ld_ident\/clock_0                            macrocell139        0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1114/q
Path End       : Net_1114/main_0
Capture Clock  : Net_1114/clock_0
Path slack     : 55388p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4508
-------------------------------------   ---- 
End-of-path arrival time (ps)           4508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1114/clock_0                                           macrocell130        0      0  RISE       1

Data path
pin name         model name    delay     AT  slack  edge  Fanout
---------------  ------------  -----  -----  -----  ----  ------
Net_1114/q       macrocell130   1250   1250  55388  RISE       1
Net_1114/main_0  macrocell130   3258   4508  55388  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1114/clock_0                                           macrocell130        0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:state_1\/q
Path End       : \SPIM_2:BSPIM:state_1\/main_1
Capture Clock  : \SPIM_2:BSPIM:state_1\/clock_0
Path slack     : 55525p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4370
-------------------------------------   ---- 
End-of-path arrival time (ps)           4370
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_1\/clock_0                             macrocell132        0      0  RISE       1

Data path
pin name                       model name    delay     AT  slack  edge  Fanout
-----------------------------  ------------  -----  -----  -----  ----  ------
\SPIM_2:BSPIM:state_1\/q       macrocell132   1250   1250  40894  RISE       1
\SPIM_2:BSPIM:state_1\/main_1  macrocell132   3120   4370  55525  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_1\/clock_0                             macrocell132        0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:state_1\/q
Path End       : \SPIM_2:BSPIM:state_0\/main_1
Capture Clock  : \SPIM_2:BSPIM:state_0\/clock_0
Path slack     : 55525p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4370
-------------------------------------   ---- 
End-of-path arrival time (ps)           4370
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_1\/clock_0                             macrocell132        0      0  RISE       1

Data path
pin name                       model name    delay     AT  slack  edge  Fanout
-----------------------------  ------------  -----  -----  -----  ----  ------
\SPIM_2:BSPIM:state_1\/q       macrocell132   1250   1250  40894  RISE       1
\SPIM_2:BSPIM:state_0\/main_1  macrocell133   3120   4370  55525  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_0\/clock_0                             macrocell133        0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:state_1\/q
Path End       : \SPIM_2:BSPIM:state_2\/main_1
Capture Clock  : \SPIM_2:BSPIM:state_2\/clock_0
Path slack     : 55538p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4357
-------------------------------------   ---- 
End-of-path arrival time (ps)           4357
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_1\/clock_0                             macrocell132        0      0  RISE       1

Data path
pin name                       model name    delay     AT  slack  edge  Fanout
-----------------------------  ------------  -----  -----  -----  ----  ------
\SPIM_2:BSPIM:state_1\/q       macrocell132   1250   1250  40894  RISE       1
\SPIM_2:BSPIM:state_2\/main_1  macrocell131   3107   4357  55538  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_2\/clock_0                             macrocell131        0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:state_1\/q
Path End       : \SPIM_2:BSPIM:ld_ident\/main_1
Capture Clock  : \SPIM_2:BSPIM:ld_ident\/clock_0
Path slack     : 55538p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4357
-------------------------------------   ---- 
End-of-path arrival time (ps)           4357
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_1\/clock_0                             macrocell132        0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
\SPIM_2:BSPIM:state_1\/q        macrocell132   1250   1250  40894  RISE       1
\SPIM_2:BSPIM:ld_ident\/main_1  macrocell139   3107   4357  55538  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:ld_ident\/clock_0                            macrocell139        0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:cnt_enable\/q
Path End       : \SPIM_1:BSPIM:BitCounter\/enable
Capture Clock  : \SPIM_1:BSPIM:BitCounter\/clock
Path slack     : 55558p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   63406
- Setup time                                                   -4060
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59346

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3788
-------------------------------------   ---- 
End-of-path arrival time (ps)           3788
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:cnt_enable\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM_1:BSPIM:cnt_enable\/q       macrocell56   1250   1250  55558  RISE       1
\SPIM_1:BSPIM:BitCounter\/enable  count7cell    2538   3788  55558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:state_0\/q
Path End       : \SPIM_2:BSPIM:state_1\/main_2
Capture Clock  : \SPIM_2:BSPIM:state_1\/clock_0
Path slack     : 55724p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4172
-------------------------------------   ---- 
End-of-path arrival time (ps)           4172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_0\/clock_0                             macrocell133        0      0  RISE       1

Data path
pin name                       model name    delay     AT  slack  edge  Fanout
-----------------------------  ------------  -----  -----  -----  ----  ------
\SPIM_2:BSPIM:state_0\/q       macrocell133   1250   1250  42694  RISE       1
\SPIM_2:BSPIM:state_1\/main_2  macrocell132   2922   4172  55724  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_1\/clock_0                             macrocell132        0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:state_0\/q
Path End       : \SPIM_2:BSPIM:state_0\/main_2
Capture Clock  : \SPIM_2:BSPIM:state_0\/clock_0
Path slack     : 55724p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4172
-------------------------------------   ---- 
End-of-path arrival time (ps)           4172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_0\/clock_0                             macrocell133        0      0  RISE       1

Data path
pin name                       model name    delay     AT  slack  edge  Fanout
-----------------------------  ------------  -----  -----  -----  ----  ------
\SPIM_2:BSPIM:state_0\/q       macrocell133   1250   1250  42694  RISE       1
\SPIM_2:BSPIM:state_0\/main_2  macrocell133   2922   4172  55724  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_0\/clock_0                             macrocell133        0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:state_0\/q
Path End       : \SPIM_2:BSPIM:state_2\/main_2
Capture Clock  : \SPIM_2:BSPIM:state_2\/clock_0
Path slack     : 55724p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4172
-------------------------------------   ---- 
End-of-path arrival time (ps)           4172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_0\/clock_0                             macrocell133        0      0  RISE       1

Data path
pin name                       model name    delay     AT  slack  edge  Fanout
-----------------------------  ------------  -----  -----  -----  ----  ------
\SPIM_2:BSPIM:state_0\/q       macrocell133   1250   1250  42694  RISE       1
\SPIM_2:BSPIM:state_2\/main_2  macrocell131   2922   4172  55724  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_2\/clock_0                             macrocell131        0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:state_0\/q
Path End       : \SPIM_2:BSPIM:ld_ident\/main_2
Capture Clock  : \SPIM_2:BSPIM:ld_ident\/clock_0
Path slack     : 55724p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4172
-------------------------------------   ---- 
End-of-path arrival time (ps)           4172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_0\/clock_0                             macrocell133        0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
\SPIM_2:BSPIM:state_0\/q        macrocell133   1250   1250  42694  RISE       1
\SPIM_2:BSPIM:ld_ident\/main_2  macrocell139   2922   4172  55724  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:ld_ident\/clock_0                            macrocell139        0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:ld_ident\/q
Path End       : \SPIM_2:BSPIM:state_1\/main_9
Capture Clock  : \SPIM_2:BSPIM:state_1\/clock_0
Path slack     : 55848p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4048
-------------------------------------   ---- 
End-of-path arrival time (ps)           4048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:ld_ident\/clock_0                            macrocell139        0      0  RISE       1

Data path
pin name                       model name    delay     AT  slack  edge  Fanout
-----------------------------  ------------  -----  -----  -----  ----  ------
\SPIM_2:BSPIM:ld_ident\/q      macrocell139   1250   1250  44392  RISE       1
\SPIM_2:BSPIM:state_1\/main_9  macrocell132   2798   4048  55848  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_1\/clock_0                             macrocell132        0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:ld_ident\/q
Path End       : \SPIM_2:BSPIM:state_0\/main_9
Capture Clock  : \SPIM_2:BSPIM:state_0\/clock_0
Path slack     : 55848p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4048
-------------------------------------   ---- 
End-of-path arrival time (ps)           4048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:ld_ident\/clock_0                            macrocell139        0      0  RISE       1

Data path
pin name                       model name    delay     AT  slack  edge  Fanout
-----------------------------  ------------  -----  -----  -----  ----  ------
\SPIM_2:BSPIM:ld_ident\/q      macrocell139   1250   1250  44392  RISE       1
\SPIM_2:BSPIM:state_0\/main_9  macrocell133   2798   4048  55848  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_0\/clock_0                             macrocell133        0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:ld_ident\/q
Path End       : \SPIM_2:BSPIM:state_2\/main_9
Capture Clock  : \SPIM_2:BSPIM:state_2\/clock_0
Path slack     : 55852p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4043
-------------------------------------   ---- 
End-of-path arrival time (ps)           4043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:ld_ident\/clock_0                            macrocell139        0      0  RISE       1

Data path
pin name                       model name    delay     AT  slack  edge  Fanout
-----------------------------  ------------  -----  -----  -----  ----  ------
\SPIM_2:BSPIM:ld_ident\/q      macrocell139   1250   1250  44392  RISE       1
\SPIM_2:BSPIM:state_2\/main_9  macrocell131   2793   4043  55852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_2\/clock_0                             macrocell131        0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:ld_ident\/q
Path End       : \SPIM_2:BSPIM:ld_ident\/main_8
Capture Clock  : \SPIM_2:BSPIM:ld_ident\/clock_0
Path slack     : 55852p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4043
-------------------------------------   ---- 
End-of-path arrival time (ps)           4043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:ld_ident\/clock_0                            macrocell139        0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
\SPIM_2:BSPIM:ld_ident\/q       macrocell139   1250   1250  44392  RISE       1
\SPIM_2:BSPIM:ld_ident\/main_8  macrocell139   2793   4043  55852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:ld_ident\/clock_0                            macrocell139        0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:state_2\/q
Path End       : \SPIM_2:BSPIM:state_1\/main_0
Capture Clock  : \SPIM_2:BSPIM:state_1\/clock_0
Path slack     : 55861p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           4035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_2\/clock_0                             macrocell131        0      0  RISE       1

Data path
pin name                       model name    delay     AT  slack  edge  Fanout
-----------------------------  ------------  -----  -----  -----  ----  ------
\SPIM_2:BSPIM:state_2\/q       macrocell131   1250   1250  43159  RISE       1
\SPIM_2:BSPIM:state_1\/main_0  macrocell132   2785   4035  55861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_1\/clock_0                             macrocell132        0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:state_2\/q
Path End       : \SPIM_2:BSPIM:state_0\/main_0
Capture Clock  : \SPIM_2:BSPIM:state_0\/clock_0
Path slack     : 55861p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           4035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_2\/clock_0                             macrocell131        0      0  RISE       1

Data path
pin name                       model name    delay     AT  slack  edge  Fanout
-----------------------------  ------------  -----  -----  -----  ----  ------
\SPIM_2:BSPIM:state_2\/q       macrocell131   1250   1250  43159  RISE       1
\SPIM_2:BSPIM:state_0\/main_0  macrocell133   2785   4035  55861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_0\/clock_0                             macrocell133        0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:state_2\/q
Path End       : \SPIM_2:BSPIM:state_2\/main_0
Capture Clock  : \SPIM_2:BSPIM:state_2\/clock_0
Path slack     : 55878p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4018
-------------------------------------   ---- 
End-of-path arrival time (ps)           4018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_2\/clock_0                             macrocell131        0      0  RISE       1

Data path
pin name                       model name    delay     AT  slack  edge  Fanout
-----------------------------  ------------  -----  -----  -----  ----  ------
\SPIM_2:BSPIM:state_2\/q       macrocell131   1250   1250  43159  RISE       1
\SPIM_2:BSPIM:state_2\/main_0  macrocell131   2768   4018  55878  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_2\/clock_0                             macrocell131        0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:state_2\/q
Path End       : \SPIM_2:BSPIM:ld_ident\/main_0
Capture Clock  : \SPIM_2:BSPIM:ld_ident\/clock_0
Path slack     : 55878p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4018
-------------------------------------   ---- 
End-of-path arrival time (ps)           4018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_2\/clock_0                             macrocell131        0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
\SPIM_2:BSPIM:state_2\/q        macrocell131   1250   1250  43159  RISE       1
\SPIM_2:BSPIM:ld_ident\/main_0  macrocell139   2768   4018  55878  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:ld_ident\/clock_0                            macrocell139        0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:cnt_enable\/q
Path End       : \SPIM_2:BSPIM:cnt_enable\/main_3
Capture Clock  : \SPIM_2:BSPIM:cnt_enable\/clock_0
Path slack     : 56008p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3888
-------------------------------------   ---- 
End-of-path arrival time (ps)           3888
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:cnt_enable\/clock_0                          macrocell140        0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
\SPIM_2:BSPIM:cnt_enable\/q       macrocell140   1250   1250  54658  RISE       1
\SPIM_2:BSPIM:cnt_enable\/main_3  macrocell140   2638   3888  56008  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:cnt_enable\/clock_0                          macrocell140        0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:mosi_hs_reg\/q
Path End       : \SPIM_1:BSPIM:mosi_hs_reg\/main_4
Capture Clock  : \SPIM_1:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 56066p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3829
-------------------------------------   ---- 
End-of-path arrival time (ps)           3829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:mosi_hs_reg\/clock_0                         macrocell51         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM_1:BSPIM:mosi_hs_reg\/q       macrocell51   1250   1250  56066  RISE       1
\SPIM_1:BSPIM:mosi_hs_reg\/main_4  macrocell51   2579   3829  56066  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:mosi_hs_reg\/clock_0                         macrocell51         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:cnt_enable\/q
Path End       : \SPIM_1:BSPIM:cnt_enable\/main_3
Capture Clock  : \SPIM_1:BSPIM:cnt_enable\/clock_0
Path slack     : 56127p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3769
-------------------------------------   ---- 
End-of-path arrival time (ps)           3769
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:cnt_enable\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM_1:BSPIM:cnt_enable\/q       macrocell56   1250   1250  55558  RISE       1
\SPIM_1:BSPIM:cnt_enable\/main_3  macrocell56   2519   3769  56127  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:cnt_enable\/clock_0                          macrocell56         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:mosi_from_dp_reg\/q
Path End       : \SPIM_2:BSPIM:mosi_hs_reg\/main_5
Capture Clock  : \SPIM_2:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 56339p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3556
-------------------------------------   ---- 
End-of-path arrival time (ps)           3556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:mosi_from_dp_reg\/clock_0                    macrocell138        0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\SPIM_2:BSPIM:mosi_from_dp_reg\/q  macrocell138   1250   1250  56339  RISE       1
\SPIM_2:BSPIM:mosi_hs_reg\/main_5  macrocell135   2306   3556  56339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:mosi_hs_reg\/clock_0                         macrocell135        0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:mosi_from_dp_reg\/q
Path End       : \SPIM_1:BSPIM:mosi_hs_reg\/main_5
Capture Clock  : \SPIM_1:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 56352p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3543
-------------------------------------   ---- 
End-of-path arrival time (ps)           3543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:mosi_from_dp_reg\/clock_0                    macrocell54         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM_1:BSPIM:mosi_from_dp_reg\/q  macrocell54   1250   1250  56352  RISE       1
\SPIM_1:BSPIM:mosi_hs_reg\/main_5  macrocell51   2293   3543  56352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:mosi_hs_reg\/clock_0                         macrocell51         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:load_cond\/q
Path End       : \SPIM_2:BSPIM:load_cond\/main_8
Capture Clock  : \SPIM_2:BSPIM:load_cond\/clock_0
Path slack     : 56354p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3542
-------------------------------------   ---- 
End-of-path arrival time (ps)           3542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:load_cond\/clock_0                           macrocell137        0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
\SPIM_2:BSPIM:load_cond\/q       macrocell137   1250   1250  56354  RISE       1
\SPIM_2:BSPIM:load_cond\/main_8  macrocell137   2292   3542  56354  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:load_cond\/clock_0                           macrocell137        0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_415/q
Path End       : Net_415/main_0
Capture Clock  : Net_415/clock_0
Path slack     : 56399p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3497
-------------------------------------   ---- 
End-of-path arrival time (ps)           3497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_415/clock_0                                            macrocell32         0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
Net_415/q       macrocell32   1250   1250  56399  RISE       1
Net_415/main_0  macrocell32   2247   3497  56399  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_415/clock_0                                            macrocell32         0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:load_cond\/q
Path End       : \SPIM_1:BSPIM:load_cond\/main_8
Capture Clock  : \SPIM_1:BSPIM:load_cond\/clock_0
Path slack     : 56406p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3489
-------------------------------------   ---- 
End-of-path arrival time (ps)           3489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:load_cond\/clock_0                           macrocell53         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM_1:BSPIM:load_cond\/q       macrocell53   1250   1250  56406  RISE       1
\SPIM_1:BSPIM:load_cond\/main_8  macrocell53   2239   3489  56406  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:load_cond\/clock_0                           macrocell53         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 579445p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38422
-------------------------------------   ----- 
End-of-path arrival time (ps)           38422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell61         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q              macrocell61   1250   1250  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    9342  10592  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13942  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell20   2914  16856  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell20   3350  20206  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\/main_0       macrocell96  18215  38422  579445  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\/clock_0        macrocell96         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 579445p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38422
-------------------------------------   ----- 
End-of-path arrival time (ps)           38422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell61         0      0  RISE       1

Data path
pin name                                                 model name    delay     AT   slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q              macrocell61    1250   1250  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1     9342  10592  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  13942  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell20    2914  16856  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell20    3350  20206  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\/main_0       macrocell111  18215  38422  579445  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\/clock_0        macrocell111        0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 579445p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38422
-------------------------------------   ----- 
End-of-path arrival time (ps)           38422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell61         0      0  RISE       1

Data path
pin name                                                 model name    delay     AT   slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q              macrocell61    1250   1250  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1     9342  10592  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  13942  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell20    2914  16856  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell20    3350  20206  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\/main_0       macrocell112  18215  38422  579445  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\/clock_0        macrocell112        0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 579445p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38422
-------------------------------------   ----- 
End-of-path arrival time (ps)           38422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell61         0      0  RISE       1

Data path
pin name                                                 model name    delay     AT   slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q              macrocell61    1250   1250  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1     9342  10592  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  13942  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell20    2914  16856  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell20    3350  20206  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\/main_0       macrocell126  18215  38422  579445  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\/clock_0        macrocell126        0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 580454p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       37413
-------------------------------------   ----- 
End-of-path arrival time (ps)           37413
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell61         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q              macrocell61   1250   1250  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    9342  10592  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13942  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell20   2914  16856  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell20   3350  20206  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\/main_0       macrocell75  17207  37413  580454  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\/clock_0        macrocell75         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 580454p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       37413
-------------------------------------   ----- 
End-of-path arrival time (ps)           37413
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell61         0      0  RISE       1

Data path
pin name                                                 model name    delay     AT   slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q              macrocell61    1250   1250  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1     9342  10592  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  13942  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell20    2914  16856  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell20    3350  20206  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\/main_0       macrocell115  17207  37413  580454  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\/clock_0        macrocell115        0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 580454p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       37413
-------------------------------------   ----- 
End-of-path arrival time (ps)           37413
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell61         0      0  RISE       1

Data path
pin name                                                 model name    delay     AT   slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q              macrocell61    1250   1250  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1     9342  10592  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  13942  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell20    2914  16856  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell20    3350  20206  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\/main_0       macrocell118  17207  37413  580454  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\/clock_0        macrocell118        0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 581981p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35885
-------------------------------------   ----- 
End-of-path arrival time (ps)           35885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell61         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q              macrocell61   1250   1250  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    9342  10592  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13942  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell20   2914  16856  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell20   3350  20206  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\/main_0       macrocell91  15679  35885  581981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\/clock_0        macrocell91         0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 581981p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35885
-------------------------------------   ----- 
End-of-path arrival time (ps)           35885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell61         0      0  RISE       1

Data path
pin name                                                 model name    delay     AT   slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q              macrocell61    1250   1250  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1     9342  10592  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  13942  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell20    2914  16856  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell20    3350  20206  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\/main_0       macrocell105  15679  35885  581981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\/clock_0        macrocell105        0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 581981p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35885
-------------------------------------   ----- 
End-of-path arrival time (ps)           35885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell61         0      0  RISE       1

Data path
pin name                                                 model name    delay     AT   slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q              macrocell61    1250   1250  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1     9342  10592  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  13942  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell20    2914  16856  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell20    3350  20206  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\/main_0       macrocell124  15679  35885  581981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\/clock_0        macrocell124        0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 582015p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35852
-------------------------------------   ----- 
End-of-path arrival time (ps)           35852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell61         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q              macrocell61   1250   1250  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    9342  10592  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13942  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell20   2914  16856  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell20   3350  20206  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\/main_0       macrocell84  15646  35852  582015  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\/clock_0        macrocell84         0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 582015p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35852
-------------------------------------   ----- 
End-of-path arrival time (ps)           35852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell61         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q              macrocell61   1250   1250  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    9342  10592  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13942  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell20   2914  16856  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell20   3350  20206  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\/main_0       macrocell88  15646  35852  582015  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\/clock_0        macrocell88         0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 582015p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35852
-------------------------------------   ----- 
End-of-path arrival time (ps)           35852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell61         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q              macrocell61   1250   1250  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    9342  10592  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13942  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell20   2914  16856  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell20   3350  20206  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\/main_0       macrocell92  15646  35852  582015  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\/clock_0        macrocell92         0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 582015p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35852
-------------------------------------   ----- 
End-of-path arrival time (ps)           35852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell61         0      0  RISE       1

Data path
pin name                                                 model name    delay     AT   slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q              macrocell61    1250   1250  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1     9342  10592  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  13942  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell20    2914  16856  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell20    3350  20206  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\/main_0       macrocell121  15646  35852  582015  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\/clock_0        macrocell121        0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 585199p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32668
-------------------------------------   ----- 
End-of-path arrival time (ps)           32668
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell61         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q              macrocell61   1250   1250  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    9342  10592  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13942  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell20   2914  16856  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell20   3350  20206  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\/main_0        macrocell65  12462  32668  585199  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\/clock_0         macrocell65         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 585199p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32668
-------------------------------------   ----- 
End-of-path arrival time (ps)           32668
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell61         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q              macrocell61   1250   1250  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    9342  10592  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13942  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell20   2914  16856  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell20   3350  20206  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\/main_0        macrocell66  12462  32668  585199  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\/clock_0         macrocell66         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 585199p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32668
-------------------------------------   ----- 
End-of-path arrival time (ps)           32668
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell61         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q              macrocell61   1250   1250  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    9342  10592  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13942  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell20   2914  16856  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell20   3350  20206  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\/main_0       macrocell74  12462  32668  585199  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\/clock_0        macrocell74         0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 585199p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32668
-------------------------------------   ----- 
End-of-path arrival time (ps)           32668
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell61         0      0  RISE       1

Data path
pin name                                                 model name    delay     AT   slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q              macrocell61    1250   1250  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1     9342  10592  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  13942  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell20    2914  16856  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell20    3350  20206  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\/main_0       macrocell122  12462  32668  585199  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\/clock_0        macrocell122        0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 586876p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30991
-------------------------------------   ----- 
End-of-path arrival time (ps)           30991
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell61         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q              macrocell61   1250   1250  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    9342  10592  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13942  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell20   2914  16856  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell20   3350  20206  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\/main_0        macrocell68  10785  30991  586876  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\/clock_0         macrocell68         0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 586876p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30991
-------------------------------------   ----- 
End-of-path arrival time (ps)           30991
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell61         0      0  RISE       1

Data path
pin name                                                 model name    delay     AT   slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q              macrocell61    1250   1250  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1     9342  10592  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  13942  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell20    2914  16856  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell20    3350  20206  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\/main_0       macrocell104  10785  30991  586876  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\/clock_0        macrocell104        0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 586876p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30991
-------------------------------------   ----- 
End-of-path arrival time (ps)           30991
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell61         0      0  RISE       1

Data path
pin name                                                 model name    delay     AT   slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q              macrocell61    1250   1250  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1     9342  10592  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  13942  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell20    2914  16856  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell20    3350  20206  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\/main_0       macrocell117  10785  30991  586876  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\/clock_0        macrocell117        0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 586876p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30991
-------------------------------------   ----- 
End-of-path arrival time (ps)           30991
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell61         0      0  RISE       1

Data path
pin name                                                 model name    delay     AT   slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q              macrocell61    1250   1250  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1     9342  10592  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  13942  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell20    2914  16856  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell20    3350  20206  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\/main_0       macrocell119  10785  30991  586876  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\/clock_0        macrocell119        0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 587431p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30436
-------------------------------------   ----- 
End-of-path arrival time (ps)           30436
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell61         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q              macrocell61   1250   1250  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    9342  10592  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13942  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell20   2914  16856  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell20   3350  20206  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\/main_0        macrocell69  10230  30436  587431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\/clock_0         macrocell69         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 587431p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30436
-------------------------------------   ----- 
End-of-path arrival time (ps)           30436
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell61         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q              macrocell61   1250   1250  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    9342  10592  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13942  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell20   2914  16856  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell20   3350  20206  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\/main_0       macrocell90  10230  30436  587431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\/clock_0        macrocell90         0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 587431p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30436
-------------------------------------   ----- 
End-of-path arrival time (ps)           30436
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell61         0      0  RISE       1

Data path
pin name                                                 model name    delay     AT   slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q              macrocell61    1250   1250  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1     9342  10592  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  13942  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell20    2914  16856  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell20    3350  20206  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\/main_0       macrocell125  10230  30436  587431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\/clock_0        macrocell125        0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 587485p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30381
-------------------------------------   ----- 
End-of-path arrival time (ps)           30381
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell61         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q              macrocell61   1250   1250  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    9342  10592  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13942  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell20   2914  16856  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell20   3350  20206  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\/main_0       macrocell73  10175  30381  587485  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\/clock_0        macrocell73         0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 587485p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30381
-------------------------------------   ----- 
End-of-path arrival time (ps)           30381
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell61         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q              macrocell61   1250   1250  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    9342  10592  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13942  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell20   2914  16856  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell20   3350  20206  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\/main_0       macrocell76  10175  30381  587485  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\/clock_0        macrocell76         0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 587485p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30381
-------------------------------------   ----- 
End-of-path arrival time (ps)           30381
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell61         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q              macrocell61   1250   1250  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    9342  10592  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13942  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell20   2914  16856  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell20   3350  20206  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\/main_0       macrocell86  10175  30381  587485  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\/clock_0        macrocell86         0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 587485p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30381
-------------------------------------   ----- 
End-of-path arrival time (ps)           30381
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell61         0      0  RISE       1

Data path
pin name                                                 model name    delay     AT   slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q              macrocell61    1250   1250  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1     9342  10592  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  13942  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell20    2914  16856  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell20    3350  20206  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\/main_0       macrocell120  10175  30381  587485  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\/clock_0        macrocell120        0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 587936p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29931
-------------------------------------   ----- 
End-of-path arrival time (ps)           29931
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell61         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q              macrocell61   1250   1250  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    9342  10592  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13942  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell20   2914  16856  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell20   3350  20206  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\/main_0        macrocell64   9725  29931  587936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\/clock_0         macrocell64         0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 587936p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29931
-------------------------------------   ----- 
End-of-path arrival time (ps)           29931
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell61         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q              macrocell61   1250   1250  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    9342  10592  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13942  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell20   2914  16856  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell20   3350  20206  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\/main_0        macrocell67   9725  29931  587936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\/clock_0         macrocell67         0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 587946p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29920
-------------------------------------   ----- 
End-of-path arrival time (ps)           29920
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell61         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q              macrocell61   1250   1250  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    9342  10592  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13942  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell20   2914  16856  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell20   3350  20206  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\/main_0        macrocell70   9714  29920  587946  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\/clock_0         macrocell70         0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 587946p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29920
-------------------------------------   ----- 
End-of-path arrival time (ps)           29920
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell61         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q              macrocell61   1250   1250  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    9342  10592  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13942  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell20   2914  16856  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell20   3350  20206  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\/main_0       macrocell77   9714  29920  587946  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\/clock_0        macrocell77         0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 587946p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29920
-------------------------------------   ----- 
End-of-path arrival time (ps)           29920
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell61         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q              macrocell61   1250   1250  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    9342  10592  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13942  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell20   2914  16856  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell20   3350  20206  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\/main_0       macrocell83   9714  29920  587946  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\/clock_0        macrocell83         0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 587946p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29920
-------------------------------------   ----- 
End-of-path arrival time (ps)           29920
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell61         0      0  RISE       1

Data path
pin name                                                 model name    delay     AT   slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q              macrocell61    1250   1250  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1     9342  10592  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  13942  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell20    2914  16856  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell20    3350  20206  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\/main_0       macrocell114   9714  29920  587946  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\/clock_0        macrocell114        0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 588370p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29497
-------------------------------------   ----- 
End-of-path arrival time (ps)           29497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell61         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q              macrocell61   1250   1250  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    9342  10592  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13942  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell20   2914  16856  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell20   3350  20206  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\/main_0       macrocell78   9291  29497  588370  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\/clock_0        macrocell78         0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 588370p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29497
-------------------------------------   ----- 
End-of-path arrival time (ps)           29497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell61         0      0  RISE       1

Data path
pin name                                                 model name    delay     AT   slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q              macrocell61    1250   1250  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1     9342  10592  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  13942  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell20    2914  16856  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell20    3350  20206  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\/main_0       macrocell102   9291  29497  588370  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\/clock_0        macrocell102        0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 588370p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29497
-------------------------------------   ----- 
End-of-path arrival time (ps)           29497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell61         0      0  RISE       1

Data path
pin name                                                 model name    delay     AT   slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q              macrocell61    1250   1250  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1     9342  10592  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  13942  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell20    2914  16856  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell20    3350  20206  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\/main_0       macrocell106   9291  29497  588370  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\/clock_0        macrocell106        0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 588473p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29394
-------------------------------------   ----- 
End-of-path arrival time (ps)           29394
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell61         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q              macrocell61   1250   1250  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    9342  10592  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13942  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell20   2914  16856  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell20   3350  20206  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\/main_0        macrocell63   9188  29394  588473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\/clock_0         macrocell63         0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 588473p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29394
-------------------------------------   ----- 
End-of-path arrival time (ps)           29394
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell61         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q              macrocell61   1250   1250  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    9342  10592  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13942  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell20   2914  16856  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell20   3350  20206  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\/main_0       macrocell85   9188  29394  588473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\/clock_0        macrocell85         0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 589143p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28724
-------------------------------------   ----- 
End-of-path arrival time (ps)           28724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell61         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q              macrocell61   1250   1250  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    9342  10592  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13942  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell20   2914  16856  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell20   3350  20206  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\/main_0       macrocell81   8517  28724  589143  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\/clock_0        macrocell81         0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 589143p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28724
-------------------------------------   ----- 
End-of-path arrival time (ps)           28724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell61         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q              macrocell61   1250   1250  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    9342  10592  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13942  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell20   2914  16856  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell20   3350  20206  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\/main_0       macrocell82   8517  28724  589143  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\/clock_0        macrocell82         0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 589143p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28724
-------------------------------------   ----- 
End-of-path arrival time (ps)           28724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell61         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q              macrocell61   1250   1250  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    9342  10592  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13942  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell20   2914  16856  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell20   3350  20206  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\/main_0       macrocell87   8517  28724  589143  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\/clock_0        macrocell87         0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 589143p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28724
-------------------------------------   ----- 
End-of-path arrival time (ps)           28724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell61         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q              macrocell61   1250   1250  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    9342  10592  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13942  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell20   2914  16856  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell20   3350  20206  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\/main_0       macrocell93   8517  28724  589143  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\/clock_0        macrocell93         0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 590868p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26999
-------------------------------------   ----- 
End-of-path arrival time (ps)           26999
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell61         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q              macrocell61   1250   1250  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    9342  10592  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13942  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell20   2914  16856  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell20   3350  20206  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\/main_0        macrocell71   6793  26999  590868  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\/clock_0         macrocell71         0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 590868p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26999
-------------------------------------   ----- 
End-of-path arrival time (ps)           26999
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell61         0      0  RISE       1

Data path
pin name                                                 model name    delay     AT   slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q              macrocell61    1250   1250  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1     9342  10592  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  13942  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell20    2914  16856  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell20    3350  20206  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\/main_0       macrocell101   6793  26999  590868  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\/clock_0        macrocell101        0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 590868p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26999
-------------------------------------   ----- 
End-of-path arrival time (ps)           26999
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell61         0      0  RISE       1

Data path
pin name                                                 model name    delay     AT   slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q              macrocell61    1250   1250  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1     9342  10592  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  13942  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell20    2914  16856  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell20    3350  20206  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\/main_0       macrocell110   6793  26999  590868  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\/clock_0        macrocell110        0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 590869p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26998
-------------------------------------   ----- 
End-of-path arrival time (ps)           26998
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell61         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q              macrocell61   1250   1250  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    9342  10592  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13942  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell20   2914  16856  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell20   3350  20206  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\/main_0       macrocell94   6791  26998  590869  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\/clock_0        macrocell94         0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 590869p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26998
-------------------------------------   ----- 
End-of-path arrival time (ps)           26998
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell61         0      0  RISE       1

Data path
pin name                                                 model name    delay     AT   slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q              macrocell61    1250   1250  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1     9342  10592  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  13942  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell20    2914  16856  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell20    3350  20206  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\/main_0       macrocell109   6791  26998  590869  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\/clock_0        macrocell109        0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 590877p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26989
-------------------------------------   ----- 
End-of-path arrival time (ps)           26989
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell61         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q              macrocell61   1250   1250  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    9342  10592  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13942  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell20   2914  16856  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell20   3350  20206  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\/main_0        macrocell72   6783  26989  590877  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\/clock_0         macrocell72         0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 590877p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26989
-------------------------------------   ----- 
End-of-path arrival time (ps)           26989
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell61         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q              macrocell61   1250   1250  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    9342  10592  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13942  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell20   2914  16856  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell20   3350  20206  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\/main_0       macrocell95   6783  26989  590877  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\/clock_0        macrocell95         0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 590887p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26979
-------------------------------------   ----- 
End-of-path arrival time (ps)           26979
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell61         0      0  RISE       1

Data path
pin name                                                 model name    delay     AT   slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q              macrocell61    1250   1250  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1     9342  10592  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  13942  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell20    2914  16856  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell20    3350  20206  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\/main_0       macrocell108   6773  26979  590887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\/clock_0        macrocell108        0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 590887p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26979
-------------------------------------   ----- 
End-of-path arrival time (ps)           26979
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell61         0      0  RISE       1

Data path
pin name                                                 model name    delay     AT   slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q              macrocell61    1250   1250  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1     9342  10592  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  13942  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell20    2914  16856  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell20    3350  20206  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\/main_0       macrocell123   6773  26979  590887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\/clock_0        macrocell123        0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 593001p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24866
-------------------------------------   ----- 
End-of-path arrival time (ps)           24866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell61         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q              macrocell61   1250   1250  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    9342  10592  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13942  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell20   2914  16856  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell20   3350  20206  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\/main_0       macrocell89   4660  24866  593001  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\/clock_0        macrocell89         0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 593001p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24866
-------------------------------------   ----- 
End-of-path arrival time (ps)           24866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell61         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q              macrocell61   1250   1250  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    9342  10592  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13942  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell20   2914  16856  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell20   3350  20206  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\/main_0       macrocell99   4660  24866  593001  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\/clock_0        macrocell99         0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 593001p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24866
-------------------------------------   ----- 
End-of-path arrival time (ps)           24866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell61         0      0  RISE       1

Data path
pin name                                                 model name    delay     AT   slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q              macrocell61    1250   1250  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1     9342  10592  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  13942  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell20    2914  16856  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell20    3350  20206  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\/main_0       macrocell100   4660  24866  593001  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\/clock_0        macrocell100        0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 593001p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24866
-------------------------------------   ----- 
End-of-path arrival time (ps)           24866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell61         0      0  RISE       1

Data path
pin name                                                 model name    delay     AT   slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q              macrocell61    1250   1250  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1     9342  10592  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  13942  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell20    2914  16856  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell20    3350  20206  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\/main_0       macrocell113   4660  24866  593001  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\/clock_0        macrocell113        0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 593108p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24759
-------------------------------------   ----- 
End-of-path arrival time (ps)           24759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell61         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q              macrocell61   1250   1250  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    9342  10592  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13942  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell20   2914  16856  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell20   3350  20206  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\/main_0       macrocell79   4553  24759  593108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\/clock_0        macrocell79         0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 593108p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24759
-------------------------------------   ----- 
End-of-path arrival time (ps)           24759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell61         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q              macrocell61   1250   1250  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    9342  10592  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13942  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell20   2914  16856  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell20   3350  20206  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\/main_0       macrocell80   4553  24759  593108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\/clock_0        macrocell80         0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 593108p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24759
-------------------------------------   ----- 
End-of-path arrival time (ps)           24759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell61         0      0  RISE       1

Data path
pin name                                                 model name    delay     AT   slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q              macrocell61    1250   1250  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1     9342  10592  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  13942  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell20    2914  16856  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell20    3350  20206  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\/main_0       macrocell116   4553  24759  593108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\/clock_0        macrocell116        0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 593928p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23938
-------------------------------------   ----- 
End-of-path arrival time (ps)           23938
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell61         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q              macrocell61   1250   1250  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    9342  10592  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13942  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell20   2914  16856  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell20   3350  20206  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\/main_0       macrocell97   3732  23938  593928  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\/clock_0        macrocell97         0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 593928p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23938
-------------------------------------   ----- 
End-of-path arrival time (ps)           23938
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell61         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q              macrocell61   1250   1250  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    9342  10592  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13942  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell20   2914  16856  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell20   3350  20206  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\/main_0       macrocell98   3732  23938  593928  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\/clock_0        macrocell98         0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 593928p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23938
-------------------------------------   ----- 
End-of-path arrival time (ps)           23938
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell61         0      0  RISE       1

Data path
pin name                                                 model name    delay     AT   slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q              macrocell61    1250   1250  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1     9342  10592  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  13942  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell20    2914  16856  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell20    3350  20206  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\/main_0       macrocell103   3732  23938  593928  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\/clock_0        macrocell103        0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 593928p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23938
-------------------------------------   ----- 
End-of-path arrival time (ps)           23938
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell61         0      0  RISE       1

Data path
pin name                                                 model name    delay     AT   slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q              macrocell61    1250   1250  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1     9342  10592  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  13942  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell20    2914  16856  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell20    3350  20206  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\/main_0       macrocell107   3732  23938  593928  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\/clock_0        macrocell107        0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 602846p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15020
-------------------------------------   ----- 
End-of-path arrival time (ps)           15020
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell57         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell57   1250   1250  581815  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\/main_1  macrocell73  13770  15020  602846  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\/clock_0        macrocell73         0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 602846p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15020
-------------------------------------   ----- 
End-of-path arrival time (ps)           15020
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell57         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell57   1250   1250  581815  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\/main_1  macrocell76  13770  15020  602846  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\/clock_0        macrocell76         0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 602846p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15020
-------------------------------------   ----- 
End-of-path arrival time (ps)           15020
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell57         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell57   1250   1250  581815  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\/main_1  macrocell86  13770  15020  602846  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\/clock_0        macrocell86         0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 602846p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15020
-------------------------------------   ----- 
End-of-path arrival time (ps)           15020
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell57         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell57    1250   1250  581815  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\/main_1  macrocell120  13770  15020  602846  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\/clock_0        macrocell120        0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:bSAR_SEQ:CtrlReg\/control_1
Path End       : \ADC_SAR_Seq_1:bSAR_SEQ:ChannelCounter\/enable
Capture Clock  : \ADC_SAR_Seq_1:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 602964p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -4060
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617317

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14353
-------------------------------------   ----- 
End-of-path arrival time (ps)           14353
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:CtrlReg\/clock                     controlcell2        0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:bSAR_SEQ:CtrlReg\/control_1      controlcell2   1210   1210  602964  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:cnt_enable\/main_1      macrocell21    7484   8694  602964  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:cnt_enable\/q           macrocell21    3350  12044  602964  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:ChannelCounter\/enable  count7cell     2310  14353  602964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:ChannelCounter\/clock              count7cell          0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 603391p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14476
-------------------------------------   ----- 
End-of-path arrival time (ps)           14476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell59         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q        macrocell59   1250   1250  583102  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\/main_3  macrocell65  13226  14476  603391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\/clock_0         macrocell65         0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 603391p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14476
-------------------------------------   ----- 
End-of-path arrival time (ps)           14476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell59         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q        macrocell59   1250   1250  583102  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\/main_3  macrocell66  13226  14476  603391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\/clock_0         macrocell66         0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 603391p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14476
-------------------------------------   ----- 
End-of-path arrival time (ps)           14476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell59         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell59   1250   1250  583102  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\/main_3  macrocell74  13226  14476  603391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\/clock_0        macrocell74         0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 603391p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14476
-------------------------------------   ----- 
End-of-path arrival time (ps)           14476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell59         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell59    1250   1250  583102  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\/main_3  macrocell122  13226  14476  603391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\/clock_0        macrocell122        0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 603730p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14137
-------------------------------------   ----- 
End-of-path arrival time (ps)           14137
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell57         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell57   1250   1250  581815  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\/main_1  macrocell78  12887  14137  603730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\/clock_0        macrocell78         0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 603730p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14137
-------------------------------------   ----- 
End-of-path arrival time (ps)           14137
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell57         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell57    1250   1250  581815  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\/main_1  macrocell102  12887  14137  603730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\/clock_0        macrocell102        0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 603730p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14137
-------------------------------------   ----- 
End-of-path arrival time (ps)           14137
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell57         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell57    1250   1250  581815  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\/main_1  macrocell106  12887  14137  603730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\/clock_0        macrocell106        0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 604288p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13578
-------------------------------------   ----- 
End-of-path arrival time (ps)           13578
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell59         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q        macrocell59   1250   1250  583102  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\/main_3  macrocell69  12328  13578  604288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\/clock_0         macrocell69         0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 604288p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13578
-------------------------------------   ----- 
End-of-path arrival time (ps)           13578
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell59         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell59   1250   1250  583102  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\/main_3  macrocell90  12328  13578  604288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\/clock_0        macrocell90         0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 604288p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13578
-------------------------------------   ----- 
End-of-path arrival time (ps)           13578
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell59         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell59    1250   1250  583102  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\/main_3  macrocell125  12328  13578  604288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\/clock_0        macrocell125        0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 604308p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13559
-------------------------------------   ----- 
End-of-path arrival time (ps)           13559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell59         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q        macrocell59   1250   1250  583102  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\/main_3  macrocell68  12309  13559  604308  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\/clock_0         macrocell68         0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 604308p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13559
-------------------------------------   ----- 
End-of-path arrival time (ps)           13559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell59         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell59    1250   1250  583102  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\/main_3  macrocell104  12309  13559  604308  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\/clock_0        macrocell104        0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 604308p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13559
-------------------------------------   ----- 
End-of-path arrival time (ps)           13559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell59         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell59    1250   1250  583102  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\/main_3  macrocell117  12309  13559  604308  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\/clock_0        macrocell117        0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 604308p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13559
-------------------------------------   ----- 
End-of-path arrival time (ps)           13559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell59         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell59    1250   1250  583102  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\/main_3  macrocell119  12309  13559  604308  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\/clock_0        macrocell119        0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 604360p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13507
-------------------------------------   ----- 
End-of-path arrival time (ps)           13507
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell60         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell60   1250   1250  580252  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\/main_4  macrocell96  12257  13507  604360  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\/clock_0        macrocell96         0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 604360p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13507
-------------------------------------   ----- 
End-of-path arrival time (ps)           13507
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell60         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell60    1250   1250  580252  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\/main_4  macrocell111  12257  13507  604360  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\/clock_0        macrocell111        0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 604360p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13507
-------------------------------------   ----- 
End-of-path arrival time (ps)           13507
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell60         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell60    1250   1250  580252  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\/main_4  macrocell112  12257  13507  604360  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\/clock_0        macrocell112        0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 604360p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13507
-------------------------------------   ----- 
End-of-path arrival time (ps)           13507
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell60         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell60    1250   1250  580252  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\/main_4  macrocell126  12257  13507  604360  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\/clock_0        macrocell126        0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 604590p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13277
-------------------------------------   ----- 
End-of-path arrival time (ps)           13277
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q        macrocell58   1250   1250  583945  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\/main_2  macrocell65  12027  13277  604590  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\/clock_0         macrocell65         0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 604590p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13277
-------------------------------------   ----- 
End-of-path arrival time (ps)           13277
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q        macrocell58   1250   1250  583945  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\/main_2  macrocell66  12027  13277  604590  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\/clock_0         macrocell66         0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 604590p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13277
-------------------------------------   ----- 
End-of-path arrival time (ps)           13277
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell58   1250   1250  583945  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\/main_2  macrocell74  12027  13277  604590  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\/clock_0        macrocell74         0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 604590p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13277
-------------------------------------   ----- 
End-of-path arrival time (ps)           13277
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell58    1250   1250  583945  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\/main_2  macrocell122  12027  13277  604590  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\/clock_0        macrocell122        0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 604951p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12916
-------------------------------------   ----- 
End-of-path arrival time (ps)           12916
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell60         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell60   1250   1250  580252  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\/main_4  macrocell75  11666  12916  604951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\/clock_0        macrocell75         0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 604951p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12916
-------------------------------------   ----- 
End-of-path arrival time (ps)           12916
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell60         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell60    1250   1250  580252  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\/main_4  macrocell115  11666  12916  604951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\/clock_0        macrocell115        0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 604951p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12916
-------------------------------------   ----- 
End-of-path arrival time (ps)           12916
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell60         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell60    1250   1250  580252  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\/main_4  macrocell118  11666  12916  604951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\/clock_0        macrocell118        0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 605033p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12834
-------------------------------------   ----- 
End-of-path arrival time (ps)           12834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell58   1250   1250  583945  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\/main_2  macrocell73  11584  12834  605033  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\/clock_0        macrocell73         0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 605033p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12834
-------------------------------------   ----- 
End-of-path arrival time (ps)           12834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell58   1250   1250  583945  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\/main_2  macrocell76  11584  12834  605033  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\/clock_0        macrocell76         0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 605033p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12834
-------------------------------------   ----- 
End-of-path arrival time (ps)           12834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell58   1250   1250  583945  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\/main_2  macrocell86  11584  12834  605033  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\/clock_0        macrocell86         0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 605033p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12834
-------------------------------------   ----- 
End-of-path arrival time (ps)           12834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell58    1250   1250  583945  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\/main_2  macrocell120  11584  12834  605033  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\/clock_0        macrocell120        0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 605062p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12805
-------------------------------------   ----- 
End-of-path arrival time (ps)           12805
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell57         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell57   1250   1250  581815  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\/main_1  macrocell81  11555  12805  605062  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\/clock_0        macrocell81         0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 605062p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12805
-------------------------------------   ----- 
End-of-path arrival time (ps)           12805
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell57         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell57   1250   1250  581815  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\/main_1  macrocell82  11555  12805  605062  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\/clock_0        macrocell82         0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 605062p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12805
-------------------------------------   ----- 
End-of-path arrival time (ps)           12805
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell57         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell57   1250   1250  581815  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\/main_1  macrocell87  11555  12805  605062  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\/clock_0        macrocell87         0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 605062p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12805
-------------------------------------   ----- 
End-of-path arrival time (ps)           12805
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell57         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell57   1250   1250  581815  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\/main_1  macrocell93  11555  12805  605062  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\/clock_0        macrocell93         0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 605096p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12771
-------------------------------------   ----- 
End-of-path arrival time (ps)           12771
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell61         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell61   1250   1250  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\/main_5  macrocell96  11521  12771  605096  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\/clock_0        macrocell96         0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 605096p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12771
-------------------------------------   ----- 
End-of-path arrival time (ps)           12771
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell61         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell61    1250   1250  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\/main_5  macrocell111  11521  12771  605096  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\/clock_0        macrocell111        0      0  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 605096p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12771
-------------------------------------   ----- 
End-of-path arrival time (ps)           12771
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell61         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell61    1250   1250  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\/main_5  macrocell112  11521  12771  605096  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\/clock_0        macrocell112        0      0  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 605096p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12771
-------------------------------------   ----- 
End-of-path arrival time (ps)           12771
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell61         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell61    1250   1250  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\/main_5  macrocell126  11521  12771  605096  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\/clock_0        macrocell126        0      0  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 605105p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12762
-------------------------------------   ----- 
End-of-path arrival time (ps)           12762
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell61         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell61   1250   1250  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\/main_5  macrocell75  11512  12762  605105  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\/clock_0        macrocell75         0      0  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 605105p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12762
-------------------------------------   ----- 
End-of-path arrival time (ps)           12762
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell61         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell61    1250   1250  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\/main_5  macrocell115  11512  12762  605105  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\/clock_0        macrocell115        0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 605105p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12762
-------------------------------------   ----- 
End-of-path arrival time (ps)           12762
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell61         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell61    1250   1250  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\/main_5  macrocell118  11512  12762  605105  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\/clock_0        macrocell118        0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 605471p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12395
-------------------------------------   ----- 
End-of-path arrival time (ps)           12395
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell60         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q        macrocell60   1250   1250  580252  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\/main_4  macrocell65  11145  12395  605471  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\/clock_0         macrocell65         0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 605471p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12395
-------------------------------------   ----- 
End-of-path arrival time (ps)           12395
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell60         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q        macrocell60   1250   1250  580252  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\/main_4  macrocell66  11145  12395  605471  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\/clock_0         macrocell66         0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 605471p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12395
-------------------------------------   ----- 
End-of-path arrival time (ps)           12395
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell60         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell60   1250   1250  580252  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\/main_4  macrocell74  11145  12395  605471  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\/clock_0        macrocell74         0      0  RISE       1



++++ Path 382 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 605471p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12395
-------------------------------------   ----- 
End-of-path arrival time (ps)           12395
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell60         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell60    1250   1250  580252  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\/main_4  macrocell122  11145  12395  605471  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\/clock_0        macrocell122        0      0  RISE       1



++++ Path 383 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 605492p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12374
-------------------------------------   ----- 
End-of-path arrival time (ps)           12374
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q        macrocell58   1250   1250  583945  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\/main_2  macrocell69  11124  12374  605492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\/clock_0         macrocell69         0      0  RISE       1



++++ Path 384 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 605492p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12374
-------------------------------------   ----- 
End-of-path arrival time (ps)           12374
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell58   1250   1250  583945  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\/main_2  macrocell90  11124  12374  605492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\/clock_0        macrocell90         0      0  RISE       1



++++ Path 385 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 605492p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12374
-------------------------------------   ----- 
End-of-path arrival time (ps)           12374
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell58    1250   1250  583945  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\/main_2  macrocell125  11124  12374  605492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\/clock_0        macrocell125        0      0  RISE       1



++++ Path 386 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 605506p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12361
-------------------------------------   ----- 
End-of-path arrival time (ps)           12361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q        macrocell58   1250   1250  583945  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\/main_2  macrocell68  11111  12361  605506  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\/clock_0         macrocell68         0      0  RISE       1



++++ Path 387 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 605506p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12361
-------------------------------------   ----- 
End-of-path arrival time (ps)           12361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell58    1250   1250  583945  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\/main_2  macrocell104  11111  12361  605506  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\/clock_0        macrocell104        0      0  RISE       1



++++ Path 388 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 605506p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12361
-------------------------------------   ----- 
End-of-path arrival time (ps)           12361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell58    1250   1250  583945  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\/main_2  macrocell117  11111  12361  605506  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\/clock_0        macrocell117        0      0  RISE       1



++++ Path 389 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 605506p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12361
-------------------------------------   ----- 
End-of-path arrival time (ps)           12361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell58    1250   1250  583945  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\/main_2  macrocell119  11111  12361  605506  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\/clock_0        macrocell119        0      0  RISE       1



++++ Path 390 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 605607p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12260
-------------------------------------   ----- 
End-of-path arrival time (ps)           12260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell58   1250   1250  583945  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\/main_2  macrocell78  11010  12260  605607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\/clock_0        macrocell78         0      0  RISE       1



++++ Path 391 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 605607p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12260
-------------------------------------   ----- 
End-of-path arrival time (ps)           12260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell58    1250   1250  583945  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\/main_2  macrocell102  11010  12260  605607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\/clock_0        macrocell102        0      0  RISE       1



++++ Path 392 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 605607p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12260
-------------------------------------   ----- 
End-of-path arrival time (ps)           12260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell58    1250   1250  583945  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\/main_2  macrocell106  11010  12260  605607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\/clock_0        macrocell106        0      0  RISE       1



++++ Path 393 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 605680p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12187
-------------------------------------   ----- 
End-of-path arrival time (ps)           12187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell57         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q        macrocell57   1250   1250  581815  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\/main_1  macrocell65  10937  12187  605680  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\/clock_0         macrocell65         0      0  RISE       1



++++ Path 394 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 605680p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12187
-------------------------------------   ----- 
End-of-path arrival time (ps)           12187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell57         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q        macrocell57   1250   1250  581815  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\/main_1  macrocell66  10937  12187  605680  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\/clock_0         macrocell66         0      0  RISE       1



++++ Path 395 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 605680p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12187
-------------------------------------   ----- 
End-of-path arrival time (ps)           12187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell57         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell57   1250   1250  581815  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\/main_1  macrocell74  10937  12187  605680  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\/clock_0        macrocell74         0      0  RISE       1



++++ Path 396 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 605680p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12187
-------------------------------------   ----- 
End-of-path arrival time (ps)           12187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell57         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell57    1250   1250  581815  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\/main_1  macrocell122  10937  12187  605680  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\/clock_0        macrocell122        0      0  RISE       1



++++ Path 397 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 605796p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12071
-------------------------------------   ----- 
End-of-path arrival time (ps)           12071
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell59         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell59   1250   1250  583102  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\/main_3  macrocell81  10821  12071  605796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\/clock_0        macrocell81         0      0  RISE       1



++++ Path 398 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 605796p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12071
-------------------------------------   ----- 
End-of-path arrival time (ps)           12071
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell59         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell59   1250   1250  583102  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\/main_3  macrocell82  10821  12071  605796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\/clock_0        macrocell82         0      0  RISE       1



++++ Path 399 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 605796p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12071
-------------------------------------   ----- 
End-of-path arrival time (ps)           12071
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell59         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell59   1250   1250  583102  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\/main_3  macrocell87  10821  12071  605796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\/clock_0        macrocell87         0      0  RISE       1



++++ Path 400 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 605796p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12071
-------------------------------------   ----- 
End-of-path arrival time (ps)           12071
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell59         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell59   1250   1250  583102  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\/main_3  macrocell93  10821  12071  605796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\/clock_0        macrocell93         0      0  RISE       1



++++ Path 401 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 605797p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12070
-------------------------------------   ----- 
End-of-path arrival time (ps)           12070
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell57         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell57   1250   1250  581815  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\/main_1  macrocell75  10820  12070  605797  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\/clock_0        macrocell75         0      0  RISE       1



++++ Path 402 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 605797p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12070
-------------------------------------   ----- 
End-of-path arrival time (ps)           12070
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell57         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell57    1250   1250  581815  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\/main_1  macrocell115  10820  12070  605797  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\/clock_0        macrocell115        0      0  RISE       1



++++ Path 403 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 605797p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12070
-------------------------------------   ----- 
End-of-path arrival time (ps)           12070
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell57         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell57    1250   1250  581815  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\/main_1  macrocell118  10820  12070  605797  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\/clock_0        macrocell118        0      0  RISE       1



++++ Path 404 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 606009p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11858
-------------------------------------   ----- 
End-of-path arrival time (ps)           11858
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell61         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q        macrocell61   1250   1250  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\/main_5  macrocell64  10608  11858  606009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\/clock_0         macrocell64         0      0  RISE       1



++++ Path 405 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 606009p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11858
-------------------------------------   ----- 
End-of-path arrival time (ps)           11858
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell61         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q        macrocell61   1250   1250  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\/main_5  macrocell67  10608  11858  606009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\/clock_0         macrocell67         0      0  RISE       1



++++ Path 406 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 606013p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11854
-------------------------------------   ----- 
End-of-path arrival time (ps)           11854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell61         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q        macrocell61   1250   1250  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\/main_5  macrocell70  10604  11854  606013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\/clock_0         macrocell70         0      0  RISE       1



++++ Path 407 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 606013p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11854
-------------------------------------   ----- 
End-of-path arrival time (ps)           11854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell61         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell61   1250   1250  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\/main_5  macrocell77  10604  11854  606013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\/clock_0        macrocell77         0      0  RISE       1



++++ Path 408 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 606013p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11854
-------------------------------------   ----- 
End-of-path arrival time (ps)           11854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell61         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell61   1250   1250  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\/main_5  macrocell83  10604  11854  606013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\/clock_0        macrocell83         0      0  RISE       1



++++ Path 409 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 606013p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11854
-------------------------------------   ----- 
End-of-path arrival time (ps)           11854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell61         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell61    1250   1250  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\/main_5  macrocell114  10604  11854  606013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\/clock_0        macrocell114        0      0  RISE       1



++++ Path 410 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 606022p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11844
-------------------------------------   ----- 
End-of-path arrival time (ps)           11844
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell61         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q        macrocell61   1250   1250  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\/main_5  macrocell63  10594  11844  606022  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\/clock_0         macrocell63         0      0  RISE       1



++++ Path 411 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 606022p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11844
-------------------------------------   ----- 
End-of-path arrival time (ps)           11844
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell61         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell61   1250   1250  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\/main_5  macrocell85  10594  11844  606022  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\/clock_0        macrocell85         0      0  RISE       1



++++ Path 412 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 606026p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11841
-------------------------------------   ----- 
End-of-path arrival time (ps)           11841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q        macrocell58   1250   1250  583945  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\/main_2  macrocell64  10591  11841  606026  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\/clock_0         macrocell64         0      0  RISE       1



++++ Path 413 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 606026p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11841
-------------------------------------   ----- 
End-of-path arrival time (ps)           11841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q        macrocell58   1250   1250  583945  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\/main_2  macrocell67  10591  11841  606026  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\/clock_0         macrocell67         0      0  RISE       1



++++ Path 414 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 606033p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11834
-------------------------------------   ----- 
End-of-path arrival time (ps)           11834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q        macrocell58   1250   1250  583945  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\/main_2  macrocell70  10584  11834  606033  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\/clock_0         macrocell70         0      0  RISE       1



++++ Path 415 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 606033p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11834
-------------------------------------   ----- 
End-of-path arrival time (ps)           11834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell58   1250   1250  583945  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\/main_2  macrocell77  10584  11834  606033  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\/clock_0        macrocell77         0      0  RISE       1



++++ Path 416 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 606033p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11834
-------------------------------------   ----- 
End-of-path arrival time (ps)           11834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell58   1250   1250  583945  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\/main_2  macrocell83  10584  11834  606033  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\/clock_0        macrocell83         0      0  RISE       1



++++ Path 417 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 606033p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11834
-------------------------------------   ----- 
End-of-path arrival time (ps)           11834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell58    1250   1250  583945  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\/main_2  macrocell114  10584  11834  606033  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\/clock_0        macrocell114        0      0  RISE       1



++++ Path 418 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 606036p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11831
-------------------------------------   ----- 
End-of-path arrival time (ps)           11831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q        macrocell58   1250   1250  583945  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\/main_2  macrocell63  10581  11831  606036  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\/clock_0         macrocell63         0      0  RISE       1



++++ Path 419 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 606036p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11831
-------------------------------------   ----- 
End-of-path arrival time (ps)           11831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell58   1250   1250  583945  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\/main_2  macrocell85  10581  11831  606036  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\/clock_0        macrocell85         0      0  RISE       1



++++ Path 420 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 606174p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11693
-------------------------------------   ----- 
End-of-path arrival time (ps)           11693
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell61         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell61   1250   1250  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\/main_5  macrocell91  10443  11693  606174  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\/clock_0        macrocell91         0      0  RISE       1



++++ Path 421 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 606174p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11693
-------------------------------------   ----- 
End-of-path arrival time (ps)           11693
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell61         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell61    1250   1250  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\/main_5  macrocell105  10443  11693  606174  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\/clock_0        macrocell105        0      0  RISE       1



++++ Path 422 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 606174p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11693
-------------------------------------   ----- 
End-of-path arrival time (ps)           11693
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell61         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell61    1250   1250  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\/main_5  macrocell124  10443  11693  606174  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\/clock_0        macrocell124        0      0  RISE       1



++++ Path 423 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 606183p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11684
-------------------------------------   ----- 
End-of-path arrival time (ps)           11684
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell61         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell61   1250   1250  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\/main_5  macrocell84  10434  11684  606183  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\/clock_0        macrocell84         0      0  RISE       1



++++ Path 424 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 606183p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11684
-------------------------------------   ----- 
End-of-path arrival time (ps)           11684
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell61         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell61   1250   1250  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\/main_5  macrocell88  10434  11684  606183  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\/clock_0        macrocell88         0      0  RISE       1



++++ Path 425 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 606183p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11684
-------------------------------------   ----- 
End-of-path arrival time (ps)           11684
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell61         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell61   1250   1250  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\/main_5  macrocell92  10434  11684  606183  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\/clock_0        macrocell92         0      0  RISE       1



++++ Path 426 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 606183p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11684
-------------------------------------   ----- 
End-of-path arrival time (ps)           11684
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell61         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell61    1250   1250  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\/main_5  macrocell121  10434  11684  606183  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\/clock_0        macrocell121        0      0  RISE       1



++++ Path 427 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:bSAR_SEQ:CtrlReg\/control_1
Path End       : \ADC_SAR_Seq_1:bSAR_SEQ:ChannelCounter\/load
Capture Clock  : \ADC_SAR_Seq_1:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 606344p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -5360
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               616017

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9673
-------------------------------------   ---- 
End-of-path arrival time (ps)           9673
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:CtrlReg\/clock                     controlcell2        0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:bSAR_SEQ:CtrlReg\/control_1    controlcell2   1210   1210  602964  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:ChannelCounter\/load  count7cell     8463   9673  606344  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:ChannelCounter\/clock              count7cell          0      0  RISE       1



++++ Path 428 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 606370p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11497
-------------------------------------   ----- 
End-of-path arrival time (ps)           11497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell57         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell57   1250   1250  581815  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\/main_1  macrocell96  10247  11497  606370  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\/clock_0        macrocell96         0      0  RISE       1



++++ Path 429 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 606370p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11497
-------------------------------------   ----- 
End-of-path arrival time (ps)           11497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell57         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell57    1250   1250  581815  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\/main_1  macrocell111  10247  11497  606370  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\/clock_0        macrocell111        0      0  RISE       1



++++ Path 430 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 606370p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11497
-------------------------------------   ----- 
End-of-path arrival time (ps)           11497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell57         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell57    1250   1250  581815  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\/main_1  macrocell112  10247  11497  606370  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\/clock_0        macrocell112        0      0  RISE       1



++++ Path 431 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 606370p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11497
-------------------------------------   ----- 
End-of-path arrival time (ps)           11497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell57         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell57    1250   1250  581815  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\/main_1  macrocell126  10247  11497  606370  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\/clock_0        macrocell126        0      0  RISE       1



++++ Path 432 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 606373p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11494
-------------------------------------   ----- 
End-of-path arrival time (ps)           11494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell60         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q        macrocell60   1250   1250  580252  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\/main_4  macrocell69  10244  11494  606373  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\/clock_0         macrocell69         0      0  RISE       1



++++ Path 433 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 606373p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11494
-------------------------------------   ----- 
End-of-path arrival time (ps)           11494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell60         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell60   1250   1250  580252  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\/main_4  macrocell90  10244  11494  606373  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\/clock_0        macrocell90         0      0  RISE       1



++++ Path 434 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 606373p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11494
-------------------------------------   ----- 
End-of-path arrival time (ps)           11494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell60         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell60    1250   1250  580252  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\/main_4  macrocell125  10244  11494  606373  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\/clock_0        macrocell125        0      0  RISE       1



++++ Path 435 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 606386p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11480
-------------------------------------   ----- 
End-of-path arrival time (ps)           11480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell60         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q        macrocell60   1250   1250  580252  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\/main_4  macrocell68  10230  11480  606386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\/clock_0         macrocell68         0      0  RISE       1



++++ Path 436 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 606386p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11480
-------------------------------------   ----- 
End-of-path arrival time (ps)           11480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell60         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell60    1250   1250  580252  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\/main_4  macrocell104  10230  11480  606386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\/clock_0        macrocell104        0      0  RISE       1



++++ Path 437 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 606386p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11480
-------------------------------------   ----- 
End-of-path arrival time (ps)           11480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell60         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell60    1250   1250  580252  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\/main_4  macrocell117  10230  11480  606386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\/clock_0        macrocell117        0      0  RISE       1



++++ Path 438 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 606386p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11480
-------------------------------------   ----- 
End-of-path arrival time (ps)           11480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell60         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell60    1250   1250  580252  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\/main_4  macrocell119  10230  11480  606386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\/clock_0        macrocell119        0      0  RISE       1



++++ Path 439 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 606531p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11336
-------------------------------------   ----- 
End-of-path arrival time (ps)           11336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell58   1250   1250  583945  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\/main_2  macrocell81  10086  11336  606531  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\/clock_0        macrocell81         0      0  RISE       1



++++ Path 440 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 606531p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11336
-------------------------------------   ----- 
End-of-path arrival time (ps)           11336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell58   1250   1250  583945  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\/main_2  macrocell82  10086  11336  606531  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\/clock_0        macrocell82         0      0  RISE       1



++++ Path 441 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 606531p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11336
-------------------------------------   ----- 
End-of-path arrival time (ps)           11336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell58   1250   1250  583945  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\/main_2  macrocell87  10086  11336  606531  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\/clock_0        macrocell87         0      0  RISE       1



++++ Path 442 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 606531p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11336
-------------------------------------   ----- 
End-of-path arrival time (ps)           11336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell58   1250   1250  583945  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\/main_2  macrocell93  10086  11336  606531  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\/clock_0        macrocell93         0      0  RISE       1



++++ Path 443 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 606536p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11330
-------------------------------------   ----- 
End-of-path arrival time (ps)           11330
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell62         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q        macrocell62   1250   1250  582814  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\/main_6  macrocell65  10080  11330  606536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\/clock_0         macrocell65         0      0  RISE       1



++++ Path 444 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 606536p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11330
-------------------------------------   ----- 
End-of-path arrival time (ps)           11330
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell62         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q        macrocell62   1250   1250  582814  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\/main_6  macrocell66  10080  11330  606536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\/clock_0         macrocell66         0      0  RISE       1



++++ Path 445 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 606536p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11330
-------------------------------------   ----- 
End-of-path arrival time (ps)           11330
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell62         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell62   1250   1250  582814  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\/main_6  macrocell74  10080  11330  606536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\/clock_0        macrocell74         0      0  RISE       1



++++ Path 446 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 606536p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11330
-------------------------------------   ----- 
End-of-path arrival time (ps)           11330
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell62         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell62    1250   1250  582814  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\/main_6  macrocell122  10080  11330  606536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\/clock_0        macrocell122        0      0  RISE       1



++++ Path 447 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 606547p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11320
-------------------------------------   ----- 
End-of-path arrival time (ps)           11320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell62         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell62   1250   1250  582814  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\/main_6  macrocell81  10070  11320  606547  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\/clock_0        macrocell81         0      0  RISE       1



++++ Path 448 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 606547p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11320
-------------------------------------   ----- 
End-of-path arrival time (ps)           11320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell62         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell62   1250   1250  582814  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\/main_6  macrocell82  10070  11320  606547  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\/clock_0        macrocell82         0      0  RISE       1



++++ Path 449 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 606547p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11320
-------------------------------------   ----- 
End-of-path arrival time (ps)           11320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell62         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell62   1250   1250  582814  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\/main_6  macrocell87  10070  11320  606547  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\/clock_0        macrocell87         0      0  RISE       1



++++ Path 450 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 606547p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11320
-------------------------------------   ----- 
End-of-path arrival time (ps)           11320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell62         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell62   1250   1250  582814  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\/main_6  macrocell93  10070  11320  606547  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\/clock_0        macrocell93         0      0  RISE       1



++++ Path 451 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 606581p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11286
-------------------------------------   ----- 
End-of-path arrival time (ps)           11286
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell57         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q        macrocell57   1250   1250  581815  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\/main_1  macrocell69  10036  11286  606581  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\/clock_0         macrocell69         0      0  RISE       1



++++ Path 452 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 606581p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11286
-------------------------------------   ----- 
End-of-path arrival time (ps)           11286
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell57         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell57   1250   1250  581815  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\/main_1  macrocell90  10036  11286  606581  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\/clock_0        macrocell90         0      0  RISE       1



++++ Path 453 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 606581p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11286
-------------------------------------   ----- 
End-of-path arrival time (ps)           11286
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell57         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell57    1250   1250  581815  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\/main_1  macrocell125  10036  11286  606581  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\/clock_0        macrocell125        0      0  RISE       1



++++ Path 454 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 606594p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11273
-------------------------------------   ----- 
End-of-path arrival time (ps)           11273
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell57         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q        macrocell57   1250   1250  581815  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\/main_1  macrocell68  10023  11273  606594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\/clock_0         macrocell68         0      0  RISE       1



++++ Path 455 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 606594p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11273
-------------------------------------   ----- 
End-of-path arrival time (ps)           11273
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell57         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell57    1250   1250  581815  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\/main_1  macrocell104  10023  11273  606594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\/clock_0        macrocell104        0      0  RISE       1



++++ Path 456 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 606594p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11273
-------------------------------------   ----- 
End-of-path arrival time (ps)           11273
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell57         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell57    1250   1250  581815  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\/main_1  macrocell117  10023  11273  606594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\/clock_0        macrocell117        0      0  RISE       1



++++ Path 457 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 606594p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11273
-------------------------------------   ----- 
End-of-path arrival time (ps)           11273
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell57         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell57    1250   1250  581815  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\/main_1  macrocell119  10023  11273  606594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\/clock_0        macrocell119        0      0  RISE       1



++++ Path 458 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 606757p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11109
-------------------------------------   ----- 
End-of-path arrival time (ps)           11109
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell60         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell60   1250   1250  580252  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\/main_4  macrocell84   9859  11109  606757  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\/clock_0        macrocell84         0      0  RISE       1



++++ Path 459 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 606757p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11109
-------------------------------------   ----- 
End-of-path arrival time (ps)           11109
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell60         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell60   1250   1250  580252  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\/main_4  macrocell88   9859  11109  606757  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\/clock_0        macrocell88         0      0  RISE       1



++++ Path 460 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 606757p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11109
-------------------------------------   ----- 
End-of-path arrival time (ps)           11109
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell60         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell60   1250   1250  580252  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\/main_4  macrocell92   9859  11109  606757  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\/clock_0        macrocell92         0      0  RISE       1



++++ Path 461 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 606757p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11109
-------------------------------------   ----- 
End-of-path arrival time (ps)           11109
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell60         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell60    1250   1250  580252  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\/main_4  macrocell121   9859  11109  606757  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\/clock_0        macrocell121        0      0  RISE       1



++++ Path 462 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 606776p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11091
-------------------------------------   ----- 
End-of-path arrival time (ps)           11091
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell62         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell62   1250   1250  582814  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\/main_6  macrocell75   9841  11091  606776  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\/clock_0        macrocell75         0      0  RISE       1



++++ Path 463 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 606776p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11091
-------------------------------------   ----- 
End-of-path arrival time (ps)           11091
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell62         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell62    1250   1250  582814  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\/main_6  macrocell115   9841  11091  606776  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\/clock_0        macrocell115        0      0  RISE       1



++++ Path 464 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 606776p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11091
-------------------------------------   ----- 
End-of-path arrival time (ps)           11091
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell62         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell62    1250   1250  582814  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\/main_6  macrocell118   9841  11091  606776  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\/clock_0        macrocell118        0      0  RISE       1



++++ Path 465 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 607166p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10701
-------------------------------------   ----- 
End-of-path arrival time (ps)           10701
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell59         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell59   1250   1250  583102  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\/main_3  macrocell78   9451  10701  607166  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\/clock_0        macrocell78         0      0  RISE       1



++++ Path 466 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 607166p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10701
-------------------------------------   ----- 
End-of-path arrival time (ps)           10701
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell59         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell59    1250   1250  583102  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\/main_3  macrocell102   9451  10701  607166  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\/clock_0        macrocell102        0      0  RISE       1



++++ Path 467 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 607166p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10701
-------------------------------------   ----- 
End-of-path arrival time (ps)           10701
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell59         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell59    1250   1250  583102  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\/main_3  macrocell106   9451  10701  607166  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\/clock_0        macrocell106        0      0  RISE       1



++++ Path 468 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 607219p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10648
-------------------------------------   ----- 
End-of-path arrival time (ps)           10648
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell57         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell57   1250   1250  581815  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\/main_1  macrocell84   9398  10648  607219  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\/clock_0        macrocell84         0      0  RISE       1



++++ Path 469 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 607219p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10648
-------------------------------------   ----- 
End-of-path arrival time (ps)           10648
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell57         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell57   1250   1250  581815  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\/main_1  macrocell88   9398  10648  607219  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\/clock_0        macrocell88         0      0  RISE       1



++++ Path 470 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 607219p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10648
-------------------------------------   ----- 
End-of-path arrival time (ps)           10648
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell57         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell57   1250   1250  581815  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\/main_1  macrocell92   9398  10648  607219  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\/clock_0        macrocell92         0      0  RISE       1



++++ Path 471 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 607219p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10648
-------------------------------------   ----- 
End-of-path arrival time (ps)           10648
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell57         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell57    1250   1250  581815  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\/main_1  macrocell121   9398  10648  607219  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\/clock_0        macrocell121        0      0  RISE       1



++++ Path 472 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 607251p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10616
-------------------------------------   ----- 
End-of-path arrival time (ps)           10616
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell61         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell61   1250   1250  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\/main_5  macrocell89   9366  10616  607251  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\/clock_0        macrocell89         0      0  RISE       1



++++ Path 473 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 607251p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10616
-------------------------------------   ----- 
End-of-path arrival time (ps)           10616
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell61         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell61   1250   1250  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\/main_5  macrocell99   9366  10616  607251  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\/clock_0        macrocell99         0      0  RISE       1



++++ Path 474 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 607251p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10616
-------------------------------------   ----- 
End-of-path arrival time (ps)           10616
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell61         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell61    1250   1250  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\/main_5  macrocell100   9366  10616  607251  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\/clock_0        macrocell100        0      0  RISE       1



++++ Path 475 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 607251p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10616
-------------------------------------   ----- 
End-of-path arrival time (ps)           10616
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell61         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell61    1250   1250  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\/main_5  macrocell113   9366  10616  607251  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\/clock_0        macrocell113        0      0  RISE       1



++++ Path 476 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 607251p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10615
-------------------------------------   ----- 
End-of-path arrival time (ps)           10615
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell61         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q        macrocell61   1250   1250  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\/main_5  macrocell71   9365  10615  607251  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\/clock_0         macrocell71         0      0  RISE       1



++++ Path 477 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 607251p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10615
-------------------------------------   ----- 
End-of-path arrival time (ps)           10615
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell61         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell61    1250   1250  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\/main_5  macrocell101   9365  10615  607251  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\/clock_0        macrocell101        0      0  RISE       1



++++ Path 478 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 607251p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10615
-------------------------------------   ----- 
End-of-path arrival time (ps)           10615
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell61         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell61    1250   1250  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\/main_5  macrocell110   9365  10615  607251  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\/clock_0        macrocell110        0      0  RISE       1



++++ Path 479 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 607252p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10615
-------------------------------------   ----- 
End-of-path arrival time (ps)           10615
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell61         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q        macrocell61   1250   1250  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\/main_5  macrocell72   9365  10615  607252  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\/clock_0         macrocell72         0      0  RISE       1



++++ Path 480 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 607252p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10615
-------------------------------------   ----- 
End-of-path arrival time (ps)           10615
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell61         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell61   1250   1250  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\/main_5  macrocell95   9365  10615  607252  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\/clock_0        macrocell95         0      0  RISE       1



++++ Path 481 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 607256p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10611
-------------------------------------   ----- 
End-of-path arrival time (ps)           10611
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell61         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell61   1250   1250  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\/main_5  macrocell94   9361  10611  607256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\/clock_0        macrocell94         0      0  RISE       1



++++ Path 482 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 607256p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10611
-------------------------------------   ----- 
End-of-path arrival time (ps)           10611
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell61         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell61    1250   1250  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\/main_5  macrocell109   9361  10611  607256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\/clock_0        macrocell109        0      0  RISE       1



++++ Path 483 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 607265p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10602
-------------------------------------   ----- 
End-of-path arrival time (ps)           10602
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell61         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell61    1250   1250  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\/main_5  macrocell108   9352  10602  607265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\/clock_0        macrocell108        0      0  RISE       1



++++ Path 484 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 607265p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10602
-------------------------------------   ----- 
End-of-path arrival time (ps)           10602
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell61         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell61    1250   1250  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\/main_5  macrocell123   9352  10602  607265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\/clock_0        macrocell123        0      0  RISE       1



++++ Path 485 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 607269p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10598
-------------------------------------   ----- 
End-of-path arrival time (ps)           10598
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell58   1250   1250  583945  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\/main_2  macrocell89   9348  10598  607269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\/clock_0        macrocell89         0      0  RISE       1



++++ Path 486 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 607269p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10598
-------------------------------------   ----- 
End-of-path arrival time (ps)           10598
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell58   1250   1250  583945  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\/main_2  macrocell99   9348  10598  607269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\/clock_0        macrocell99         0      0  RISE       1



++++ Path 487 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 607269p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10598
-------------------------------------   ----- 
End-of-path arrival time (ps)           10598
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell58    1250   1250  583945  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\/main_2  macrocell100   9348  10598  607269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\/clock_0        macrocell100        0      0  RISE       1



++++ Path 488 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 607269p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10598
-------------------------------------   ----- 
End-of-path arrival time (ps)           10598
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell58    1250   1250  583945  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\/main_2  macrocell113   9348  10598  607269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\/clock_0        macrocell113        0      0  RISE       1



++++ Path 489 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 607277p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10590
-------------------------------------   ----- 
End-of-path arrival time (ps)           10590
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q        macrocell58   1250   1250  583945  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\/main_2  macrocell72   9340  10590  607277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\/clock_0         macrocell72         0      0  RISE       1



++++ Path 490 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 607277p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10590
-------------------------------------   ----- 
End-of-path arrival time (ps)           10590
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell58   1250   1250  583945  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\/main_2  macrocell95   9340  10590  607277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\/clock_0        macrocell95         0      0  RISE       1



++++ Path 491 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 607281p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10586
-------------------------------------   ----- 
End-of-path arrival time (ps)           10586
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell58    1250   1250  583945  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\/main_2  macrocell108   9336  10586  607281  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\/clock_0        macrocell108        0      0  RISE       1



++++ Path 492 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 607281p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10586
-------------------------------------   ----- 
End-of-path arrival time (ps)           10586
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell58    1250   1250  583945  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\/main_2  macrocell123   9336  10586  607281  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\/clock_0        macrocell123        0      0  RISE       1



++++ Path 493 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 607283p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10584
-------------------------------------   ----- 
End-of-path arrival time (ps)           10584
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell58   1250   1250  583945  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\/main_2  macrocell96   9334  10584  607283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\/clock_0        macrocell96         0      0  RISE       1



++++ Path 494 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 607283p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10584
-------------------------------------   ----- 
End-of-path arrival time (ps)           10584
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell58    1250   1250  583945  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\/main_2  macrocell111   9334  10584  607283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\/clock_0        macrocell111        0      0  RISE       1



++++ Path 495 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 607283p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10584
-------------------------------------   ----- 
End-of-path arrival time (ps)           10584
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell58    1250   1250  583945  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\/main_2  macrocell112   9334  10584  607283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\/clock_0        macrocell112        0      0  RISE       1



++++ Path 496 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 607283p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10584
-------------------------------------   ----- 
End-of-path arrival time (ps)           10584
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell58    1250   1250  583945  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\/main_2  macrocell126   9334  10584  607283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\/clock_0        macrocell126        0      0  RISE       1



++++ Path 497 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 607330p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10536
-------------------------------------   ----- 
End-of-path arrival time (ps)           10536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell62         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell62   1250   1250  582814  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\/main_6  macrocell96   9286  10536  607330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\/clock_0        macrocell96         0      0  RISE       1



++++ Path 498 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 607330p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10536
-------------------------------------   ----- 
End-of-path arrival time (ps)           10536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell62         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell62    1250   1250  582814  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\/main_6  macrocell111   9286  10536  607330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\/clock_0        macrocell111        0      0  RISE       1



++++ Path 499 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 607330p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10536
-------------------------------------   ----- 
End-of-path arrival time (ps)           10536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell62         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell62    1250   1250  582814  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\/main_6  macrocell112   9286  10536  607330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\/clock_0        macrocell112        0      0  RISE       1



++++ Path 500 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 607330p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10536
-------------------------------------   ----- 
End-of-path arrival time (ps)           10536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell62         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell62    1250   1250  582814  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\/main_6  macrocell126   9286  10536  607330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\/clock_0        macrocell126        0      0  RISE       1



++++ Path 501 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 607429p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10438
-------------------------------------   ----- 
End-of-path arrival time (ps)           10438
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell62         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q        macrocell62   1250   1250  582814  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\/main_6  macrocell69   9188  10438  607429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\/clock_0         macrocell69         0      0  RISE       1



++++ Path 502 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 607429p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10438
-------------------------------------   ----- 
End-of-path arrival time (ps)           10438
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell62         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell62   1250   1250  582814  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\/main_6  macrocell90   9188  10438  607429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\/clock_0        macrocell90         0      0  RISE       1



++++ Path 503 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 607429p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10438
-------------------------------------   ----- 
End-of-path arrival time (ps)           10438
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell62         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell62    1250   1250  582814  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\/main_6  macrocell125   9188  10438  607429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\/clock_0        macrocell125        0      0  RISE       1



++++ Path 504 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 607443p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10423
-------------------------------------   ----- 
End-of-path arrival time (ps)           10423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell62         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q        macrocell62   1250   1250  582814  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\/main_6  macrocell68   9173  10423  607443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\/clock_0         macrocell68         0      0  RISE       1



++++ Path 505 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 607443p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10423
-------------------------------------   ----- 
End-of-path arrival time (ps)           10423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell62         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell62    1250   1250  582814  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\/main_6  macrocell104   9173  10423  607443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\/clock_0        macrocell104        0      0  RISE       1



++++ Path 506 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 607443p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10423
-------------------------------------   ----- 
End-of-path arrival time (ps)           10423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell62         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell62    1250   1250  582814  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\/main_6  macrocell117   9173  10423  607443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\/clock_0        macrocell117        0      0  RISE       1



++++ Path 507 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 607443p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10423
-------------------------------------   ----- 
End-of-path arrival time (ps)           10423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell62         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell62    1250   1250  582814  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\/main_6  macrocell119   9173  10423  607443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\/clock_0        macrocell119        0      0  RISE       1



++++ Path 508 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 607519p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10348
-------------------------------------   ----- 
End-of-path arrival time (ps)           10348
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell60         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell60   1250   1250  580252  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\/main_4  macrocell94   9098  10348  607519  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\/clock_0        macrocell94         0      0  RISE       1



++++ Path 509 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 607519p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10348
-------------------------------------   ----- 
End-of-path arrival time (ps)           10348
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell60         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell60    1250   1250  580252  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\/main_4  macrocell109   9098  10348  607519  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\/clock_0        macrocell109        0      0  RISE       1



++++ Path 510 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 607784p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10083
-------------------------------------   ----- 
End-of-path arrival time (ps)           10083
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell62         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell62   1250   1250  582814  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\/main_6  macrocell78   8833  10083  607784  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\/clock_0        macrocell78         0      0  RISE       1



++++ Path 511 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 607784p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10083
-------------------------------------   ----- 
End-of-path arrival time (ps)           10083
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell62         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell62    1250   1250  582814  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\/main_6  macrocell102   8833  10083  607784  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\/clock_0        macrocell102        0      0  RISE       1



++++ Path 512 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 607784p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10083
-------------------------------------   ----- 
End-of-path arrival time (ps)           10083
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell62         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell62    1250   1250  582814  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\/main_6  macrocell106   8833  10083  607784  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\/clock_0        macrocell106        0      0  RISE       1



++++ Path 513 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 607792p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10075
-------------------------------------   ----- 
End-of-path arrival time (ps)           10075
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell57         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell57   1250   1250  581815  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\/main_1  macrocell91   8825  10075  607792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\/clock_0        macrocell91         0      0  RISE       1



++++ Path 514 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 607792p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10075
-------------------------------------   ----- 
End-of-path arrival time (ps)           10075
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell57         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell57    1250   1250  581815  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\/main_1  macrocell105   8825  10075  607792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\/clock_0        macrocell105        0      0  RISE       1



++++ Path 515 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 607792p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10075
-------------------------------------   ----- 
End-of-path arrival time (ps)           10075
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell57         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell57    1250   1250  581815  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\/main_1  macrocell124   8825  10075  607792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\/clock_0        macrocell124        0      0  RISE       1



++++ Path 516 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 607829p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10037
-------------------------------------   ----- 
End-of-path arrival time (ps)           10037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell60         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell60   1250   1250  580252  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\/main_4  macrocell91   8787  10037  607829  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\/clock_0        macrocell91         0      0  RISE       1



++++ Path 517 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 607829p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10037
-------------------------------------   ----- 
End-of-path arrival time (ps)           10037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell60         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell60    1250   1250  580252  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\/main_4  macrocell105   8787  10037  607829  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\/clock_0        macrocell105        0      0  RISE       1



++++ Path 518 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 607829p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10037
-------------------------------------   ----- 
End-of-path arrival time (ps)           10037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell60         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell60    1250   1250  580252  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\/main_4  macrocell124   8787  10037  607829  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\/clock_0        macrocell124        0      0  RISE       1



++++ Path 519 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 607858p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10008
-------------------------------------   ----- 
End-of-path arrival time (ps)           10008
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell58   1250   1250  583945  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\/main_2  macrocell75   8758  10008  607858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\/clock_0        macrocell75         0      0  RISE       1



++++ Path 520 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 607858p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10008
-------------------------------------   ----- 
End-of-path arrival time (ps)           10008
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell58    1250   1250  583945  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\/main_2  macrocell115   8758  10008  607858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\/clock_0        macrocell115        0      0  RISE       1



++++ Path 521 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 607858p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10008
-------------------------------------   ----- 
End-of-path arrival time (ps)           10008
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell58    1250   1250  583945  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\/main_2  macrocell118   8758  10008  607858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\/clock_0        macrocell118        0      0  RISE       1



++++ Path 522 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 607860p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10007
-------------------------------------   ----- 
End-of-path arrival time (ps)           10007
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell60         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell60   1250   1250  580252  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\/main_4  macrocell81   8757  10007  607860  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\/clock_0        macrocell81         0      0  RISE       1



++++ Path 523 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 607860p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10007
-------------------------------------   ----- 
End-of-path arrival time (ps)           10007
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell60         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell60   1250   1250  580252  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\/main_4  macrocell82   8757  10007  607860  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\/clock_0        macrocell82         0      0  RISE       1



++++ Path 524 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 607860p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10007
-------------------------------------   ----- 
End-of-path arrival time (ps)           10007
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell60         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell60   1250   1250  580252  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\/main_4  macrocell87   8757  10007  607860  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\/clock_0        macrocell87         0      0  RISE       1



++++ Path 525 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 607860p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10007
-------------------------------------   ----- 
End-of-path arrival time (ps)           10007
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell60         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell60   1250   1250  580252  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\/main_4  macrocell93   8757  10007  607860  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\/clock_0        macrocell93         0      0  RISE       1



++++ Path 526 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 607926p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9941
-------------------------------------   ---- 
End-of-path arrival time (ps)           9941
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell59         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell59   1250   1250  583102  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\/main_3  macrocell73   8691   9941  607926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\/clock_0        macrocell73         0      0  RISE       1



++++ Path 527 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 607926p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9941
-------------------------------------   ---- 
End-of-path arrival time (ps)           9941
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell59         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell59   1250   1250  583102  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\/main_3  macrocell76   8691   9941  607926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\/clock_0        macrocell76         0      0  RISE       1



++++ Path 528 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 607926p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9941
-------------------------------------   ---- 
End-of-path arrival time (ps)           9941
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell59         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell59   1250   1250  583102  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\/main_3  macrocell86   8691   9941  607926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\/clock_0        macrocell86         0      0  RISE       1



++++ Path 529 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 607926p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9941
-------------------------------------   ---- 
End-of-path arrival time (ps)           9941
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell59         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell59    1250   1250  583102  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\/main_3  macrocell120   8691   9941  607926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\/clock_0        macrocell120        0      0  RISE       1



++++ Path 530 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 608205p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9662
-------------------------------------   ---- 
End-of-path arrival time (ps)           9662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell62         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell62   1250   1250  582814  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\/main_6  macrocell84   8412   9662  608205  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\/clock_0        macrocell84         0      0  RISE       1



++++ Path 531 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 608205p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9662
-------------------------------------   ---- 
End-of-path arrival time (ps)           9662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell62         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell62   1250   1250  582814  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\/main_6  macrocell88   8412   9662  608205  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\/clock_0        macrocell88         0      0  RISE       1



++++ Path 532 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 608205p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9662
-------------------------------------   ---- 
End-of-path arrival time (ps)           9662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell62         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell62   1250   1250  582814  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\/main_6  macrocell92   8412   9662  608205  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\/clock_0        macrocell92         0      0  RISE       1



++++ Path 533 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 608205p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9662
-------------------------------------   ---- 
End-of-path arrival time (ps)           9662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell62         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell62    1250   1250  582814  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\/main_6  macrocell121   8412   9662  608205  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\/clock_0        macrocell121        0      0  RISE       1



++++ Path 534 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 608471p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9396
-------------------------------------   ---- 
End-of-path arrival time (ps)           9396
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell60         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell60   1250   1250  580252  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\/main_4  macrocell73   8146   9396  608471  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\/clock_0        macrocell73         0      0  RISE       1



++++ Path 535 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 608471p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9396
-------------------------------------   ---- 
End-of-path arrival time (ps)           9396
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell60         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell60   1250   1250  580252  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\/main_4  macrocell76   8146   9396  608471  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\/clock_0        macrocell76         0      0  RISE       1



++++ Path 536 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 608471p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9396
-------------------------------------   ---- 
End-of-path arrival time (ps)           9396
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell60         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell60   1250   1250  580252  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\/main_4  macrocell86   8146   9396  608471  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\/clock_0        macrocell86         0      0  RISE       1



++++ Path 537 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 608471p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9396
-------------------------------------   ---- 
End-of-path arrival time (ps)           9396
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell60         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell60    1250   1250  580252  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\/main_4  macrocell120   8146   9396  608471  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\/clock_0        macrocell120        0      0  RISE       1



++++ Path 538 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 608495p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9372
-------------------------------------   ---- 
End-of-path arrival time (ps)           9372
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell61         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell61   1250   1250  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\/main_5  macrocell79   8122   9372  608495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\/clock_0        macrocell79         0      0  RISE       1



++++ Path 539 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 608495p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9372
-------------------------------------   ---- 
End-of-path arrival time (ps)           9372
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell61         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell61   1250   1250  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\/main_5  macrocell80   8122   9372  608495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\/clock_0        macrocell80         0      0  RISE       1



++++ Path 540 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 608495p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9372
-------------------------------------   ---- 
End-of-path arrival time (ps)           9372
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell61         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell61    1250   1250  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\/main_5  macrocell116   8122   9372  608495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\/clock_0        macrocell116        0      0  RISE       1



++++ Path 541 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 608504p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9363
-------------------------------------   ---- 
End-of-path arrival time (ps)           9363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell61         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell61   1250   1250  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\/main_5  macrocell97   8113   9363  608504  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\/clock_0        macrocell97         0      0  RISE       1



++++ Path 542 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 608504p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9363
-------------------------------------   ---- 
End-of-path arrival time (ps)           9363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell61         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell61   1250   1250  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\/main_5  macrocell98   8113   9363  608504  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\/clock_0        macrocell98         0      0  RISE       1



++++ Path 543 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 608504p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9363
-------------------------------------   ---- 
End-of-path arrival time (ps)           9363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell61         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell61    1250   1250  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\/main_5  macrocell103   8113   9363  608504  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\/clock_0        macrocell103        0      0  RISE       1



++++ Path 544 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 608504p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9363
-------------------------------------   ---- 
End-of-path arrival time (ps)           9363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell61         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell61    1250   1250  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\/main_5  macrocell107   8113   9363  608504  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\/clock_0        macrocell107        0      0  RISE       1



++++ Path 545 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 608534p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9333
-------------------------------------   ---- 
End-of-path arrival time (ps)           9333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell62         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell62   1250   1250  582814  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\/main_6  macrocell73   8083   9333  608534  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\/clock_0        macrocell73         0      0  RISE       1



++++ Path 546 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 608534p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9333
-------------------------------------   ---- 
End-of-path arrival time (ps)           9333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell62         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell62   1250   1250  582814  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\/main_6  macrocell76   8083   9333  608534  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\/clock_0        macrocell76         0      0  RISE       1



++++ Path 547 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 608534p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9333
-------------------------------------   ---- 
End-of-path arrival time (ps)           9333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell62         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell62   1250   1250  582814  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\/main_6  macrocell86   8083   9333  608534  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\/clock_0        macrocell86         0      0  RISE       1



++++ Path 548 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 608534p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9333
-------------------------------------   ---- 
End-of-path arrival time (ps)           9333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell62         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell62    1250   1250  582814  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\/main_6  macrocell120   8083   9333  608534  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\/clock_0        macrocell120        0      0  RISE       1



++++ Path 549 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 608550p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9317
-------------------------------------   ---- 
End-of-path arrival time (ps)           9317
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell58   1250   1250  583945  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\/main_2  macrocell97   8067   9317  608550  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\/clock_0        macrocell97         0      0  RISE       1



++++ Path 550 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 608550p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9317
-------------------------------------   ---- 
End-of-path arrival time (ps)           9317
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell58   1250   1250  583945  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\/main_2  macrocell98   8067   9317  608550  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\/clock_0        macrocell98         0      0  RISE       1



++++ Path 551 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 608550p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9317
-------------------------------------   ---- 
End-of-path arrival time (ps)           9317
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell58    1250   1250  583945  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\/main_2  macrocell103   8067   9317  608550  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\/clock_0        macrocell103        0      0  RISE       1



++++ Path 552 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 608550p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9317
-------------------------------------   ---- 
End-of-path arrival time (ps)           9317
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell58    1250   1250  583945  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\/main_2  macrocell107   8067   9317  608550  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\/clock_0        macrocell107        0      0  RISE       1



++++ Path 553 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:bSAR_SEQ:ChannelCounter\/count_5
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0
Path slack     : 608690p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9177
-------------------------------------   ---- 
End-of-path arrival time (ps)           9177
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:ChannelCounter\/clock              count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:bSAR_SEQ:ChannelCounter\/count_5   count7cell    1940   1940  584860  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/main_0  macrocell57   7237   9177  608690  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell57         0      0  RISE       1



++++ Path 554 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 608747p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9120
-------------------------------------   ---- 
End-of-path arrival time (ps)           9120
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell60         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q        macrocell60   1250   1250  580252  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\/main_4  macrocell71   7870   9120  608747  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\/clock_0         macrocell71         0      0  RISE       1



++++ Path 555 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 608747p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9120
-------------------------------------   ---- 
End-of-path arrival time (ps)           9120
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell60         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell60    1250   1250  580252  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\/main_4  macrocell101   7870   9120  608747  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\/clock_0        macrocell101        0      0  RISE       1



++++ Path 556 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 608747p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9120
-------------------------------------   ---- 
End-of-path arrival time (ps)           9120
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell60         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell60    1250   1250  580252  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\/main_4  macrocell110   7870   9120  608747  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\/clock_0        macrocell110        0      0  RISE       1



++++ Path 557 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 608753p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9114
-------------------------------------   ---- 
End-of-path arrival time (ps)           9114
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell59         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell59   1250   1250  583102  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\/main_3  macrocell96   7864   9114  608753  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\/clock_0        macrocell96         0      0  RISE       1



++++ Path 558 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 608753p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9114
-------------------------------------   ---- 
End-of-path arrival time (ps)           9114
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell59         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell59    1250   1250  583102  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\/main_3  macrocell111   7864   9114  608753  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\/clock_0        macrocell111        0      0  RISE       1



++++ Path 559 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 608753p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9114
-------------------------------------   ---- 
End-of-path arrival time (ps)           9114
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell59         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell59    1250   1250  583102  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\/main_3  macrocell112   7864   9114  608753  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\/clock_0        macrocell112        0      0  RISE       1



++++ Path 560 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 608753p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9114
-------------------------------------   ---- 
End-of-path arrival time (ps)           9114
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell59         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell59    1250   1250  583102  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\/main_3  macrocell126   7864   9114  608753  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\/clock_0        macrocell126        0      0  RISE       1



++++ Path 561 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 608759p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9107
-------------------------------------   ---- 
End-of-path arrival time (ps)           9107
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell62         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell62   1250   1250  582814  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\/main_6  macrocell91   7857   9107  608759  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\/clock_0        macrocell91         0      0  RISE       1



++++ Path 562 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 608759p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9107
-------------------------------------   ---- 
End-of-path arrival time (ps)           9107
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell62         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell62    1250   1250  582814  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\/main_6  macrocell105   7857   9107  608759  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\/clock_0        macrocell105        0      0  RISE       1



++++ Path 563 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 608759p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9107
-------------------------------------   ---- 
End-of-path arrival time (ps)           9107
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell62         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell62    1250   1250  582814  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\/main_6  macrocell124   7857   9107  608759  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\/clock_0        macrocell124        0      0  RISE       1



++++ Path 564 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 608772p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9094
-------------------------------------   ---- 
End-of-path arrival time (ps)           9094
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell59         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell59   1250   1250  583102  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\/main_3  macrocell75   7844   9094  608772  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\/clock_0        macrocell75         0      0  RISE       1



++++ Path 565 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 608772p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9094
-------------------------------------   ---- 
End-of-path arrival time (ps)           9094
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell59         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell59    1250   1250  583102  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\/main_3  macrocell115   7844   9094  608772  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\/clock_0        macrocell115        0      0  RISE       1



++++ Path 566 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 608772p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9094
-------------------------------------   ---- 
End-of-path arrival time (ps)           9094
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell59         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell59    1250   1250  583102  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\/main_3  macrocell118   7844   9094  608772  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\/clock_0        macrocell118        0      0  RISE       1



++++ Path 567 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:bSAR_SEQ:ChannelCounter\/count_1
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0
Path slack     : 608792p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9075
-------------------------------------   ---- 
End-of-path arrival time (ps)           9075
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:ChannelCounter\/clock              count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:bSAR_SEQ:ChannelCounter\/count_1   count7cell    1940   1940  584319  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/main_0  macrocell61   7135   9075  608792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell61         0      0  RISE       1



++++ Path 568 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 609126p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8740
-------------------------------------   ---- 
End-of-path arrival time (ps)           8740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell58   1250   1250  583945  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\/main_2  macrocell79   7490   8740  609126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\/clock_0        macrocell79         0      0  RISE       1



++++ Path 569 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 609126p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8740
-------------------------------------   ---- 
End-of-path arrival time (ps)           8740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell58   1250   1250  583945  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\/main_2  macrocell80   7490   8740  609126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\/clock_0        macrocell80         0      0  RISE       1



++++ Path 570 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 609126p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8740
-------------------------------------   ---- 
End-of-path arrival time (ps)           8740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell58    1250   1250  583945  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\/main_2  macrocell116   7490   8740  609126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\/clock_0        macrocell116        0      0  RISE       1



++++ Path 571 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 609360p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8507
-------------------------------------   ---- 
End-of-path arrival time (ps)           8507
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell60         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell60   1250   1250  580252  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\/main_4  macrocell78   7257   8507  609360  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\/clock_0        macrocell78         0      0  RISE       1



++++ Path 572 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 609360p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8507
-------------------------------------   ---- 
End-of-path arrival time (ps)           8507
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell60         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell60    1250   1250  580252  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\/main_4  macrocell102   7257   8507  609360  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\/clock_0        macrocell102        0      0  RISE       1



++++ Path 573 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 609360p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8507
-------------------------------------   ---- 
End-of-path arrival time (ps)           8507
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell60         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell60    1250   1250  580252  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\/main_4  macrocell106   7257   8507  609360  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\/clock_0        macrocell106        0      0  RISE       1



++++ Path 574 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 609619p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8247
-------------------------------------   ---- 
End-of-path arrival time (ps)           8247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell57         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell57   1250   1250  581815  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\/main_1  macrocell94   6997   8247  609619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\/clock_0        macrocell94         0      0  RISE       1



++++ Path 575 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 609619p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8247
-------------------------------------   ---- 
End-of-path arrival time (ps)           8247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell57         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell57    1250   1250  581815  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\/main_1  macrocell109   6997   8247  609619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\/clock_0        macrocell109        0      0  RISE       1



++++ Path 576 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 609623p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8244
-------------------------------------   ---- 
End-of-path arrival time (ps)           8244
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell57         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q        macrocell57   1250   1250  581815  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\/main_1  macrocell71   6994   8244  609623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\/clock_0         macrocell71         0      0  RISE       1



++++ Path 577 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 609623p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8244
-------------------------------------   ---- 
End-of-path arrival time (ps)           8244
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell57         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell57    1250   1250  581815  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\/main_1  macrocell101   6994   8244  609623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\/clock_0        macrocell101        0      0  RISE       1



++++ Path 578 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 609623p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8244
-------------------------------------   ---- 
End-of-path arrival time (ps)           8244
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell57         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell57    1250   1250  581815  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\/main_1  macrocell110   6994   8244  609623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\/clock_0        macrocell110        0      0  RISE       1



++++ Path 579 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 609663p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8204
-------------------------------------   ---- 
End-of-path arrival time (ps)           8204
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell60         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell60   1250   1250  580252  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\/main_4  macrocell97   6954   8204  609663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\/clock_0        macrocell97         0      0  RISE       1



++++ Path 580 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 609663p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8204
-------------------------------------   ---- 
End-of-path arrival time (ps)           8204
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell60         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell60   1250   1250  580252  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\/main_4  macrocell98   6954   8204  609663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\/clock_0        macrocell98         0      0  RISE       1



++++ Path 581 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 609663p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8204
-------------------------------------   ---- 
End-of-path arrival time (ps)           8204
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell60         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell60    1250   1250  580252  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\/main_4  macrocell103   6954   8204  609663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\/clock_0        macrocell103        0      0  RISE       1



++++ Path 582 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 609663p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8204
-------------------------------------   ---- 
End-of-path arrival time (ps)           8204
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell60         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell60    1250   1250  580252  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\/main_4  macrocell107   6954   8204  609663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\/clock_0        macrocell107        0      0  RISE       1



++++ Path 583 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 609667p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8199
-------------------------------------   ---- 
End-of-path arrival time (ps)           8199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell58   1250   1250  583945  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\/main_2  macrocell84   6949   8199  609667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\/clock_0        macrocell84         0      0  RISE       1



++++ Path 584 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 609667p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8199
-------------------------------------   ---- 
End-of-path arrival time (ps)           8199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell58   1250   1250  583945  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\/main_2  macrocell88   6949   8199  609667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\/clock_0        macrocell88         0      0  RISE       1



++++ Path 585 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 609667p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8199
-------------------------------------   ---- 
End-of-path arrival time (ps)           8199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell58   1250   1250  583945  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\/main_2  macrocell92   6949   8199  609667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\/clock_0        macrocell92         0      0  RISE       1



++++ Path 586 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 609667p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8199
-------------------------------------   ---- 
End-of-path arrival time (ps)           8199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell58    1250   1250  583945  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\/main_2  macrocell121   6949   8199  609667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\/clock_0        macrocell121        0      0  RISE       1



++++ Path 587 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 609705p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8161
-------------------------------------   ---- 
End-of-path arrival time (ps)           8161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell60         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q        macrocell60   1250   1250  580252  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\/main_4  macrocell64   6911   8161  609705  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\/clock_0         macrocell64         0      0  RISE       1



++++ Path 588 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 609705p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8161
-------------------------------------   ---- 
End-of-path arrival time (ps)           8161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell60         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q        macrocell60   1250   1250  580252  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\/main_4  macrocell67   6911   8161  609705  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\/clock_0         macrocell67         0      0  RISE       1



++++ Path 589 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 609829p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8038
-------------------------------------   ---- 
End-of-path arrival time (ps)           8038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell59         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell59   1250   1250  583102  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\/main_3  macrocell91   6788   8038  609829  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\/clock_0        macrocell91         0      0  RISE       1



++++ Path 590 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 609829p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8038
-------------------------------------   ---- 
End-of-path arrival time (ps)           8038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell59         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell59    1250   1250  583102  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\/main_3  macrocell105   6788   8038  609829  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\/clock_0        macrocell105        0      0  RISE       1



++++ Path 591 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 609829p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8038
-------------------------------------   ---- 
End-of-path arrival time (ps)           8038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell59         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell59    1250   1250  583102  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\/main_3  macrocell124   6788   8038  609829  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\/clock_0        macrocell124        0      0  RISE       1



++++ Path 592 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 609849p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8018
-------------------------------------   ---- 
End-of-path arrival time (ps)           8018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell59         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell59   1250   1250  583102  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\/main_3  macrocell84   6768   8018  609849  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\/clock_0        macrocell84         0      0  RISE       1



++++ Path 593 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 609849p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8018
-------------------------------------   ---- 
End-of-path arrival time (ps)           8018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell59         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell59   1250   1250  583102  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\/main_3  macrocell88   6768   8018  609849  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\/clock_0        macrocell88         0      0  RISE       1



++++ Path 594 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 609849p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8018
-------------------------------------   ---- 
End-of-path arrival time (ps)           8018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell59         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell59   1250   1250  583102  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\/main_3  macrocell92   6768   8018  609849  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\/clock_0        macrocell92         0      0  RISE       1



++++ Path 595 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 609849p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8018
-------------------------------------   ---- 
End-of-path arrival time (ps)           8018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell59         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell59    1250   1250  583102  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\/main_3  macrocell121   6768   8018  609849  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\/clock_0        macrocell121        0      0  RISE       1



++++ Path 596 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 610066p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7800
-------------------------------------   ---- 
End-of-path arrival time (ps)           7800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell59         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q        macrocell59   1250   1250  583102  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\/main_3  macrocell63   6550   7800  610066  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\/clock_0         macrocell63         0      0  RISE       1



++++ Path 597 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 610066p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7800
-------------------------------------   ---- 
End-of-path arrival time (ps)           7800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell59         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell59   1250   1250  583102  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\/main_3  macrocell85   6550   7800  610066  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\/clock_0        macrocell85         0      0  RISE       1



++++ Path 598 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 610096p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7771
-------------------------------------   ---- 
End-of-path arrival time (ps)           7771
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell61         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell61   1250   1250  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\/main_5  macrocell73   6521   7771  610096  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\/clock_0        macrocell73         0      0  RISE       1



++++ Path 599 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 610096p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7771
-------------------------------------   ---- 
End-of-path arrival time (ps)           7771
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell61         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell61   1250   1250  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\/main_5  macrocell76   6521   7771  610096  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\/clock_0        macrocell76         0      0  RISE       1



++++ Path 600 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 610096p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7771
-------------------------------------   ---- 
End-of-path arrival time (ps)           7771
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell61         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell61   1250   1250  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\/main_5  macrocell86   6521   7771  610096  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\/clock_0        macrocell86         0      0  RISE       1



++++ Path 601 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 610096p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7771
-------------------------------------   ---- 
End-of-path arrival time (ps)           7771
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell61         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell61    1250   1250  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\/main_5  macrocell120   6521   7771  610096  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\/clock_0        macrocell120        0      0  RISE       1



++++ Path 602 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 610220p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7647
-------------------------------------   ---- 
End-of-path arrival time (ps)           7647
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell60         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell60   1250   1250  580252  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\/main_4  macrocell79   6397   7647  610220  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\/clock_0        macrocell79         0      0  RISE       1



++++ Path 603 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 610220p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7647
-------------------------------------   ---- 
End-of-path arrival time (ps)           7647
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell60         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell60   1250   1250  580252  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\/main_4  macrocell80   6397   7647  610220  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\/clock_0        macrocell80         0      0  RISE       1



++++ Path 604 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 610220p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7647
-------------------------------------   ---- 
End-of-path arrival time (ps)           7647
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell60         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell60    1250   1250  580252  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\/main_4  macrocell116   6397   7647  610220  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\/clock_0        macrocell116        0      0  RISE       1



++++ Path 605 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 610234p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7633
-------------------------------------   ---- 
End-of-path arrival time (ps)           7633
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell60         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q        macrocell60   1250   1250  580252  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\/main_4  macrocell63   6383   7633  610234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\/clock_0         macrocell63         0      0  RISE       1



++++ Path 606 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 610234p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7633
-------------------------------------   ---- 
End-of-path arrival time (ps)           7633
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell60         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell60   1250   1250  580252  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\/main_4  macrocell85   6383   7633  610234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\/clock_0        macrocell85         0      0  RISE       1



++++ Path 607 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 610354p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7512
-------------------------------------   ---- 
End-of-path arrival time (ps)           7512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell61         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell61   1250   1250  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\/main_5  macrocell81   6262   7512  610354  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\/clock_0        macrocell81         0      0  RISE       1



++++ Path 608 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 610354p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7512
-------------------------------------   ---- 
End-of-path arrival time (ps)           7512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell61         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell61   1250   1250  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\/main_5  macrocell82   6262   7512  610354  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\/clock_0        macrocell82         0      0  RISE       1



++++ Path 609 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 610354p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7512
-------------------------------------   ---- 
End-of-path arrival time (ps)           7512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell61         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell61   1250   1250  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\/main_5  macrocell87   6262   7512  610354  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\/clock_0        macrocell87         0      0  RISE       1



++++ Path 610 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 610354p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7512
-------------------------------------   ---- 
End-of-path arrival time (ps)           7512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell61         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell61   1250   1250  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\/main_5  macrocell93   6262   7512  610354  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\/clock_0        macrocell93         0      0  RISE       1



++++ Path 611 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 610481p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7386
-------------------------------------   ---- 
End-of-path arrival time (ps)           7386
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell62         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q        macrocell62   1250   1250  582814  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\/main_6  macrocell64   6136   7386  610481  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\/clock_0         macrocell64         0      0  RISE       1



++++ Path 612 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 610481p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7386
-------------------------------------   ---- 
End-of-path arrival time (ps)           7386
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell62         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q        macrocell62   1250   1250  582814  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\/main_6  macrocell67   6136   7386  610481  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\/clock_0         macrocell67         0      0  RISE       1



++++ Path 613 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 610611p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7256
-------------------------------------   ---- 
End-of-path arrival time (ps)           7256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell62         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q        macrocell62   1250   1250  582814  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\/main_6  macrocell71   6006   7256  610611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\/clock_0         macrocell71         0      0  RISE       1



++++ Path 614 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 610611p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7256
-------------------------------------   ---- 
End-of-path arrival time (ps)           7256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell62         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell62    1250   1250  582814  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\/main_6  macrocell101   6006   7256  610611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\/clock_0        macrocell101        0      0  RISE       1



++++ Path 615 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 610611p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7256
-------------------------------------   ---- 
End-of-path arrival time (ps)           7256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell62         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell62    1250   1250  582814  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\/main_6  macrocell110   6006   7256  610611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\/clock_0        macrocell110        0      0  RISE       1



++++ Path 616 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 610616p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7251
-------------------------------------   ---- 
End-of-path arrival time (ps)           7251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell62         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell62   1250   1250  582814  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\/main_6  macrocell94   6001   7251  610616  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\/clock_0        macrocell94         0      0  RISE       1



++++ Path 617 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 610616p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7251
-------------------------------------   ---- 
End-of-path arrival time (ps)           7251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell62         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell62    1250   1250  582814  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\/main_6  macrocell109   6001   7251  610616  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\/clock_0        macrocell109        0      0  RISE       1



++++ Path 618 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 610616p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7251
-------------------------------------   ---- 
End-of-path arrival time (ps)           7251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell60         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q        macrocell60   1250   1250  580252  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\/main_4  macrocell70   6001   7251  610616  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\/clock_0         macrocell70         0      0  RISE       1



++++ Path 619 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 610616p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7251
-------------------------------------   ---- 
End-of-path arrival time (ps)           7251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell60         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell60   1250   1250  580252  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\/main_4  macrocell77   6001   7251  610616  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\/clock_0        macrocell77         0      0  RISE       1



++++ Path 620 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 610616p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7251
-------------------------------------   ---- 
End-of-path arrival time (ps)           7251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell60         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell60   1250   1250  580252  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\/main_4  macrocell83   6001   7251  610616  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\/clock_0        macrocell83         0      0  RISE       1



++++ Path 621 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 610616p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7251
-------------------------------------   ---- 
End-of-path arrival time (ps)           7251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell60         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell60    1250   1250  580252  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\/main_4  macrocell114   6001   7251  610616  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\/clock_0        macrocell114        0      0  RISE       1



++++ Path 622 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 610658p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7209
-------------------------------------   ---- 
End-of-path arrival time (ps)           7209
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell61         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q        macrocell61   1250   1250  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\/main_5  macrocell69   5959   7209  610658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\/clock_0         macrocell69         0      0  RISE       1



++++ Path 623 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 610658p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7209
-------------------------------------   ---- 
End-of-path arrival time (ps)           7209
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell61         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell61   1250   1250  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\/main_5  macrocell90   5959   7209  610658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\/clock_0        macrocell90         0      0  RISE       1



++++ Path 624 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 610658p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7209
-------------------------------------   ---- 
End-of-path arrival time (ps)           7209
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell61         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell61    1250   1250  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\/main_5  macrocell125   5959   7209  610658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\/clock_0        macrocell125        0      0  RISE       1



++++ Path 625 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 610733p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7134
-------------------------------------   ---- 
End-of-path arrival time (ps)           7134
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell61         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q        macrocell61   1250   1250  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\/main_5  macrocell65   5884   7134  610733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\/clock_0         macrocell65         0      0  RISE       1



++++ Path 626 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 610733p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7134
-------------------------------------   ---- 
End-of-path arrival time (ps)           7134
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell61         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q        macrocell61   1250   1250  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\/main_5  macrocell66   5884   7134  610733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\/clock_0         macrocell66         0      0  RISE       1



++++ Path 627 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 610733p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7134
-------------------------------------   ---- 
End-of-path arrival time (ps)           7134
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell61         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell61   1250   1250  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\/main_5  macrocell74   5884   7134  610733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\/clock_0        macrocell74         0      0  RISE       1



++++ Path 628 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 610733p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7134
-------------------------------------   ---- 
End-of-path arrival time (ps)           7134
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell61         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell61    1250   1250  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\/main_5  macrocell122   5884   7134  610733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\/clock_0        macrocell122        0      0  RISE       1



++++ Path 629 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 610748p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7119
-------------------------------------   ---- 
End-of-path arrival time (ps)           7119
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell58   1250   1250  583945  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\/main_2  macrocell91   5869   7119  610748  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\/clock_0        macrocell91         0      0  RISE       1



++++ Path 630 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 610748p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7119
-------------------------------------   ---- 
End-of-path arrival time (ps)           7119
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell58    1250   1250  583945  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\/main_2  macrocell105   5869   7119  610748  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\/clock_0        macrocell105        0      0  RISE       1



++++ Path 631 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 610748p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7119
-------------------------------------   ---- 
End-of-path arrival time (ps)           7119
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell58    1250   1250  583945  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\/main_2  macrocell124   5869   7119  610748  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\/clock_0        macrocell124        0      0  RISE       1



++++ Path 632 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:bSAR_SEQ:CtrlReg\/control_0
Path End       : \ADC_SAR_Seq_1:bSAR_SEQ:ChannelCounter\/clk_en
Capture Clock  : \ADC_SAR_Seq_1:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 610800p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -2100
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               619277

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8477
-------------------------------------   ---- 
End-of-path arrival time (ps)           8477
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:CtrlReg\/clock                     controlcell2        0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:bSAR_SEQ:CtrlReg\/control_0      controlcell2   1210   1210  610800  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:ChannelCounter\/clk_en  count7cell     7267   8477  610800  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:ChannelCounter\/clock              count7cell          0      0  RISE       1



++++ Path 633 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 610903p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6963
-------------------------------------   ---- 
End-of-path arrival time (ps)           6963
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell59         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell59   1250   1250  583102  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\/main_3  macrocell94   5713   6963  610903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\/clock_0        macrocell94         0      0  RISE       1



++++ Path 634 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 610903p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6963
-------------------------------------   ---- 
End-of-path arrival time (ps)           6963
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell59         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell59    1250   1250  583102  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\/main_3  macrocell109   5713   6963  610903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\/clock_0        macrocell109        0      0  RISE       1



++++ Path 635 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 610906p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6961
-------------------------------------   ---- 
End-of-path arrival time (ps)           6961
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell59         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q        macrocell59   1250   1250  583102  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\/main_3  macrocell71   5711   6961  610906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\/clock_0         macrocell71         0      0  RISE       1



++++ Path 636 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 610906p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6961
-------------------------------------   ---- 
End-of-path arrival time (ps)           6961
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell59         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell59    1250   1250  583102  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\/main_3  macrocell101   5711   6961  610906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\/clock_0        macrocell101        0      0  RISE       1



++++ Path 637 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 610906p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6961
-------------------------------------   ---- 
End-of-path arrival time (ps)           6961
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell59         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell59    1250   1250  583102  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\/main_3  macrocell110   5711   6961  610906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\/clock_0        macrocell110        0      0  RISE       1



++++ Path 638 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 610983p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6884
-------------------------------------   ---- 
End-of-path arrival time (ps)           6884
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell61         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell61   1250   1250  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\/main_5  macrocell78   5634   6884  610983  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\/clock_0        macrocell78         0      0  RISE       1



++++ Path 639 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 610983p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6884
-------------------------------------   ---- 
End-of-path arrival time (ps)           6884
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell61         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell61    1250   1250  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\/main_5  macrocell102   5634   6884  610983  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\/clock_0        macrocell102        0      0  RISE       1



++++ Path 640 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 610983p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6884
-------------------------------------   ---- 
End-of-path arrival time (ps)           6884
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell61         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell61    1250   1250  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\/main_5  macrocell106   5634   6884  610983  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\/clock_0        macrocell106        0      0  RISE       1



++++ Path 641 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 611005p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6861
-------------------------------------   ---- 
End-of-path arrival time (ps)           6861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell62         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q        macrocell62   1250   1250  582814  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\/main_6  macrocell63   5611   6861  611005  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\/clock_0         macrocell63         0      0  RISE       1



++++ Path 642 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 611005p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6861
-------------------------------------   ---- 
End-of-path arrival time (ps)           6861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell62         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell62   1250   1250  582814  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\/main_6  macrocell85   5611   6861  611005  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\/clock_0        macrocell85         0      0  RISE       1



++++ Path 643 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 611231p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6636
-------------------------------------   ---- 
End-of-path arrival time (ps)           6636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell61         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q        macrocell61   1250   1250  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\/main_5  macrocell68   5386   6636  611231  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\/clock_0         macrocell68         0      0  RISE       1



++++ Path 644 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 611231p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6636
-------------------------------------   ---- 
End-of-path arrival time (ps)           6636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell61         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell61    1250   1250  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\/main_5  macrocell104   5386   6636  611231  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\/clock_0        macrocell104        0      0  RISE       1



++++ Path 645 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 611231p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6636
-------------------------------------   ---- 
End-of-path arrival time (ps)           6636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell61         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell61    1250   1250  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\/main_5  macrocell117   5386   6636  611231  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\/clock_0        macrocell117        0      0  RISE       1



++++ Path 646 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 611231p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6636
-------------------------------------   ---- 
End-of-path arrival time (ps)           6636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell61         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell61    1250   1250  579445  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\/main_5  macrocell119   5386   6636  611231  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\/clock_0        macrocell119        0      0  RISE       1



++++ Path 647 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 611378p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6489
-------------------------------------   ---- 
End-of-path arrival time (ps)           6489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell62         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q        macrocell62   1250   1250  582814  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\/main_6  macrocell70   5239   6489  611378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\/clock_0         macrocell70         0      0  RISE       1



++++ Path 648 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 611378p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6489
-------------------------------------   ---- 
End-of-path arrival time (ps)           6489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell62         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell62   1250   1250  582814  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\/main_6  macrocell77   5239   6489  611378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\/clock_0        macrocell77         0      0  RISE       1



++++ Path 649 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 611378p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6489
-------------------------------------   ---- 
End-of-path arrival time (ps)           6489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell62         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell62   1250   1250  582814  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\/main_6  macrocell83   5239   6489  611378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\/clock_0        macrocell83         0      0  RISE       1



++++ Path 650 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 611378p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6489
-------------------------------------   ---- 
End-of-path arrival time (ps)           6489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell62         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell62    1250   1250  582814  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\/main_6  macrocell114   5239   6489  611378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\/clock_0        macrocell114        0      0  RISE       1



++++ Path 651 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_986/q
Path End       : \ADC_SAR_Seq_1:bSAR_SEQ:EOCSts\/status_0
Capture Clock  : \ADC_SAR_Seq_1:bSAR_SEQ:EOCSts\/clock
Path slack     : 611455p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                   -500
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               620877

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9422
-------------------------------------   ---- 
End-of-path arrival time (ps)           9422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_986/clock_0                                            macrocell127        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
Net_986/q                                 macrocell127   1250   1250  611455  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:EOCSts\/status_0  statuscell2    8172   9422  611455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:EOCSts\/clock                      statuscell2         0      0  RISE       1



++++ Path 652 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 611660p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6206
-------------------------------------   ---- 
End-of-path arrival time (ps)           6206
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell57         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell57   1250   1250  581815  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\/main_1  macrocell79   4956   6206  611660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\/clock_0        macrocell79         0      0  RISE       1



++++ Path 653 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 611660p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6206
-------------------------------------   ---- 
End-of-path arrival time (ps)           6206
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell57         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell57   1250   1250  581815  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\/main_1  macrocell80   4956   6206  611660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\/clock_0        macrocell80         0      0  RISE       1



++++ Path 654 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 611660p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6206
-------------------------------------   ---- 
End-of-path arrival time (ps)           6206
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell57         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell57    1250   1250  581815  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\/main_1  macrocell116   4956   6206  611660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\/clock_0        macrocell116        0      0  RISE       1



++++ Path 655 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 611757p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6110
-------------------------------------   ---- 
End-of-path arrival time (ps)           6110
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q        macrocell58   1250   1250  583945  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\/main_2  macrocell71   4860   6110  611757  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\/clock_0         macrocell71         0      0  RISE       1



++++ Path 656 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 611757p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6110
-------------------------------------   ---- 
End-of-path arrival time (ps)           6110
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell58    1250   1250  583945  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\/main_2  macrocell101   4860   6110  611757  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\/clock_0        macrocell101        0      0  RISE       1



++++ Path 657 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 611757p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6110
-------------------------------------   ---- 
End-of-path arrival time (ps)           6110
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell58    1250   1250  583945  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\/main_2  macrocell110   4860   6110  611757  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\/clock_0        macrocell110        0      0  RISE       1



++++ Path 658 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:bSAR_SEQ:ChannelCounter\/count_3
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0
Path slack     : 611773p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6094
-------------------------------------   ---- 
End-of-path arrival time (ps)           6094
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:ChannelCounter\/clock              count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:bSAR_SEQ:ChannelCounter\/count_3   count7cell    1940   1940  585778  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/main_0  macrocell59   4154   6094  611773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell59         0      0  RISE       1



++++ Path 659 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:bSAR_SEQ:ChannelCounter\/count_2
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0
Path slack     : 611775p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6092
-------------------------------------   ---- 
End-of-path arrival time (ps)           6092
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:ChannelCounter\/clock              count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:bSAR_SEQ:ChannelCounter\/count_2   count7cell    1940   1940  585778  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/main_0  macrocell60   4152   6092  611775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell60         0      0  RISE       1



++++ Path 660 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:bSAR_SEQ:ChannelCounter\/count_0
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0
Path slack     : 611931p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5936
-------------------------------------   ---- 
End-of-path arrival time (ps)           5936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:ChannelCounter\/clock              count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:bSAR_SEQ:ChannelCounter\/count_0   count7cell    1940   1940  585776  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/main_0  macrocell62   3996   5936  611931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell62         0      0  RISE       1



++++ Path 661 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 611965p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5901
-------------------------------------   ---- 
End-of-path arrival time (ps)           5901
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell57         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell57   1250   1250  581815  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\/main_1  macrocell97   4651   5901  611965  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\/clock_0        macrocell97         0      0  RISE       1



++++ Path 662 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 611965p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5901
-------------------------------------   ---- 
End-of-path arrival time (ps)           5901
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell57         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell57   1250   1250  581815  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\/main_1  macrocell98   4651   5901  611965  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\/clock_0        macrocell98         0      0  RISE       1



++++ Path 663 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 611965p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5901
-------------------------------------   ---- 
End-of-path arrival time (ps)           5901
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell57         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell57    1250   1250  581815  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\/main_1  macrocell103   4651   5901  611965  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\/clock_0        macrocell103        0      0  RISE       1



++++ Path 664 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 611965p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5901
-------------------------------------   ---- 
End-of-path arrival time (ps)           5901
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell57         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell57    1250   1250  581815  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\/main_1  macrocell107   4651   5901  611965  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\/clock_0        macrocell107        0      0  RISE       1



++++ Path 665 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 612152p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5715
-------------------------------------   ---- 
End-of-path arrival time (ps)           5715
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell59         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell59   1250   1250  583102  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\/main_3  macrocell79   4465   5715  612152  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\/clock_0        macrocell79         0      0  RISE       1



++++ Path 666 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 612152p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5715
-------------------------------------   ---- 
End-of-path arrival time (ps)           5715
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell59         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell59   1250   1250  583102  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\/main_3  macrocell80   4465   5715  612152  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\/clock_0        macrocell80         0      0  RISE       1



++++ Path 667 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 612152p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5715
-------------------------------------   ---- 
End-of-path arrival time (ps)           5715
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell59         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell59    1250   1250  583102  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\/main_3  macrocell116   4465   5715  612152  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\/clock_0        macrocell116        0      0  RISE       1



++++ Path 668 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 612152p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5715
-------------------------------------   ---- 
End-of-path arrival time (ps)           5715
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell59         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q        macrocell59   1250   1250  583102  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\/main_3  macrocell70   4465   5715  612152  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\/clock_0         macrocell70         0      0  RISE       1



++++ Path 669 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 612152p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5715
-------------------------------------   ---- 
End-of-path arrival time (ps)           5715
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell59         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell59   1250   1250  583102  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\/main_3  macrocell77   4465   5715  612152  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\/clock_0        macrocell77         0      0  RISE       1



++++ Path 670 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 612152p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5715
-------------------------------------   ---- 
End-of-path arrival time (ps)           5715
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell59         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell59   1250   1250  583102  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\/main_3  macrocell83   4465   5715  612152  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\/clock_0        macrocell83         0      0  RISE       1



++++ Path 671 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 612152p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5715
-------------------------------------   ---- 
End-of-path arrival time (ps)           5715
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell59         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell59    1250   1250  583102  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\/main_3  macrocell114   4465   5715  612152  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\/clock_0        macrocell114        0      0  RISE       1



++++ Path 672 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 612158p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5709
-------------------------------------   ---- 
End-of-path arrival time (ps)           5709
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell59         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q        macrocell59   1250   1250  583102  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\/main_3  macrocell64   4459   5709  612158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\/clock_0         macrocell64         0      0  RISE       1



++++ Path 673 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 612158p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5709
-------------------------------------   ---- 
End-of-path arrival time (ps)           5709
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell59         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q        macrocell59   1250   1250  583102  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\/main_3  macrocell67   4459   5709  612158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\/clock_0         macrocell67         0      0  RISE       1



++++ Path 674 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 612162p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5705
-------------------------------------   ---- 
End-of-path arrival time (ps)           5705
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell60         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q        macrocell60   1250   1250  580252  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\/main_4  macrocell72   4455   5705  612162  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\/clock_0         macrocell72         0      0  RISE       1



++++ Path 675 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 612162p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5705
-------------------------------------   ---- 
End-of-path arrival time (ps)           5705
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell60         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell60   1250   1250  580252  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\/main_4  macrocell95   4455   5705  612162  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\/clock_0        macrocell95         0      0  RISE       1



++++ Path 676 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 612165p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5702
-------------------------------------   ---- 
End-of-path arrival time (ps)           5702
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell59         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell59   1250   1250  583102  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\/main_3  macrocell97   4452   5702  612165  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\/clock_0        macrocell97         0      0  RISE       1



++++ Path 677 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 612165p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5702
-------------------------------------   ---- 
End-of-path arrival time (ps)           5702
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell59         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell59   1250   1250  583102  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\/main_3  macrocell98   4452   5702  612165  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\/clock_0        macrocell98         0      0  RISE       1



++++ Path 678 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 612165p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5702
-------------------------------------   ---- 
End-of-path arrival time (ps)           5702
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell59         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell59    1250   1250  583102  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\/main_3  macrocell103   4452   5702  612165  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\/clock_0        macrocell103        0      0  RISE       1



++++ Path 679 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 612165p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5702
-------------------------------------   ---- 
End-of-path arrival time (ps)           5702
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell59         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell59    1250   1250  583102  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\/main_3  macrocell107   4452   5702  612165  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\/clock_0        macrocell107        0      0  RISE       1



++++ Path 680 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 612575p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5292
-------------------------------------   ---- 
End-of-path arrival time (ps)           5292
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell57         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell57    1250   1250  581815  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\/main_1  macrocell108   4042   5292  612575  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\/clock_0        macrocell108        0      0  RISE       1



++++ Path 681 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 612575p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5292
-------------------------------------   ---- 
End-of-path arrival time (ps)           5292
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell57         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell57    1250   1250  581815  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\/main_1  macrocell123   4042   5292  612575  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\/clock_0        macrocell123        0      0  RISE       1



++++ Path 682 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 612589p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5278
-------------------------------------   ---- 
End-of-path arrival time (ps)           5278
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell57         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q        macrocell57   1250   1250  581815  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\/main_1  macrocell72   4028   5278  612589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\/clock_0         macrocell72         0      0  RISE       1



++++ Path 683 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 612589p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5278
-------------------------------------   ---- 
End-of-path arrival time (ps)           5278
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell57         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell57   1250   1250  581815  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\/main_1  macrocell95   4028   5278  612589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\/clock_0        macrocell95         0      0  RISE       1



++++ Path 684 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:bSAR_SEQ:ChannelCounter\/count_4
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0
Path slack     : 612635p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5232
-------------------------------------   ---- 
End-of-path arrival time (ps)           5232
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:ChannelCounter\/clock              count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:bSAR_SEQ:ChannelCounter\/count_4   count7cell    1940   1940  584519  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/main_0  macrocell58   3292   5232  612635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell58         0      0  RISE       1



++++ Path 685 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 612649p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5218
-------------------------------------   ---- 
End-of-path arrival time (ps)           5218
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell62         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell62   1250   1250  582814  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\/main_6  macrocell79   3968   5218  612649  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\/clock_0        macrocell79         0      0  RISE       1



++++ Path 686 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 612649p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5218
-------------------------------------   ---- 
End-of-path arrival time (ps)           5218
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell62         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell62   1250   1250  582814  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\/main_6  macrocell80   3968   5218  612649  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\/clock_0        macrocell80         0      0  RISE       1



++++ Path 687 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 612649p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5218
-------------------------------------   ---- 
End-of-path arrival time (ps)           5218
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell62         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell62    1250   1250  582814  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\/main_6  macrocell116   3968   5218  612649  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\/clock_0        macrocell116        0      0  RISE       1



++++ Path 688 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 612672p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5195
-------------------------------------   ---- 
End-of-path arrival time (ps)           5195
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell62         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell62   1250   1250  582814  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\/main_6  macrocell97   3945   5195  612672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\/clock_0        macrocell97         0      0  RISE       1



++++ Path 689 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 612672p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5195
-------------------------------------   ---- 
End-of-path arrival time (ps)           5195
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell62         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell62   1250   1250  582814  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\/main_6  macrocell98   3945   5195  612672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\/clock_0        macrocell98         0      0  RISE       1



++++ Path 690 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 612672p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5195
-------------------------------------   ---- 
End-of-path arrival time (ps)           5195
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell62         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell62    1250   1250  582814  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\/main_6  macrocell103   3945   5195  612672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\/clock_0        macrocell103        0      0  RISE       1



++++ Path 691 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 612672p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5195
-------------------------------------   ---- 
End-of-path arrival time (ps)           5195
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell62         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell62    1250   1250  582814  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\/main_6  macrocell107   3945   5195  612672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\/clock_0        macrocell107        0      0  RISE       1



++++ Path 692 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 612697p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5170
-------------------------------------   ---- 
End-of-path arrival time (ps)           5170
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell58   1250   1250  583945  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\/main_2  macrocell94   3920   5170  612697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\/clock_0        macrocell94         0      0  RISE       1



++++ Path 693 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 612697p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5170
-------------------------------------   ---- 
End-of-path arrival time (ps)           5170
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell58    1250   1250  583945  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\/main_2  macrocell109   3920   5170  612697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\/clock_0        macrocell109        0      0  RISE       1



++++ Path 694 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 612720p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5147
-------------------------------------   ---- 
End-of-path arrival time (ps)           5147
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell60         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell60   1250   1250  580252  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\/main_4  macrocell89   3897   5147  612720  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\/clock_0        macrocell89         0      0  RISE       1



++++ Path 695 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 612720p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5147
-------------------------------------   ---- 
End-of-path arrival time (ps)           5147
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell60         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell60   1250   1250  580252  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\/main_4  macrocell99   3897   5147  612720  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\/clock_0        macrocell99         0      0  RISE       1



++++ Path 696 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 612720p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5147
-------------------------------------   ---- 
End-of-path arrival time (ps)           5147
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell60         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell60    1250   1250  580252  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\/main_4  macrocell100   3897   5147  612720  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\/clock_0        macrocell100        0      0  RISE       1



++++ Path 697 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 612720p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5147
-------------------------------------   ---- 
End-of-path arrival time (ps)           5147
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell60         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell60    1250   1250  580252  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\/main_4  macrocell113   3897   5147  612720  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\/clock_0        macrocell113        0      0  RISE       1



++++ Path 698 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 612720p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5147
-------------------------------------   ---- 
End-of-path arrival time (ps)           5147
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell60         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell60    1250   1250  580252  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\/main_4  macrocell108   3897   5147  612720  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\/clock_0        macrocell108        0      0  RISE       1



++++ Path 699 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 612720p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5147
-------------------------------------   ---- 
End-of-path arrival time (ps)           5147
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell60         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell60    1250   1250  580252  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\/main_4  macrocell123   3897   5147  612720  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\/clock_0        macrocell123        0      0  RISE       1



++++ Path 700 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 612874p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4992
-------------------------------------   ---- 
End-of-path arrival time (ps)           4992
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell57         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell57   1250   1250  581815  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\/main_1  macrocell89   3742   4992  612874  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\/clock_0        macrocell89         0      0  RISE       1



++++ Path 701 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 612874p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4992
-------------------------------------   ---- 
End-of-path arrival time (ps)           4992
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell57         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell57   1250   1250  581815  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\/main_1  macrocell99   3742   4992  612874  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\/clock_0        macrocell99         0      0  RISE       1



++++ Path 702 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 612874p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4992
-------------------------------------   ---- 
End-of-path arrival time (ps)           4992
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell57         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell57    1250   1250  581815  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\/main_1  macrocell100   3742   4992  612874  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\/clock_0        macrocell100        0      0  RISE       1



++++ Path 703 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 612874p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4992
-------------------------------------   ---- 
End-of-path arrival time (ps)           4992
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell57         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell57    1250   1250  581815  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\/main_1  macrocell113   3742   4992  612874  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\/clock_0        macrocell113        0      0  RISE       1



++++ Path 704 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 613221p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4645
-------------------------------------   ---- 
End-of-path arrival time (ps)           4645
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell59         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q        macrocell59   1250   1250  583102  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\/main_3  macrocell72   3395   4645  613221  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\/clock_0         macrocell72         0      0  RISE       1



++++ Path 705 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 613221p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4645
-------------------------------------   ---- 
End-of-path arrival time (ps)           4645
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell59         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell59   1250   1250  583102  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\/main_3  macrocell95   3395   4645  613221  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\/clock_0        macrocell95         0      0  RISE       1



++++ Path 706 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 613228p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4639
-------------------------------------   ---- 
End-of-path arrival time (ps)           4639
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell59         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell59   1250   1250  583102  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\/main_3  macrocell89   3389   4639  613228  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\/clock_0        macrocell89         0      0  RISE       1



++++ Path 707 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 613228p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4639
-------------------------------------   ---- 
End-of-path arrival time (ps)           4639
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell59         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell59   1250   1250  583102  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\/main_3  macrocell99   3389   4639  613228  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\/clock_0        macrocell99         0      0  RISE       1



++++ Path 708 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 613228p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4639
-------------------------------------   ---- 
End-of-path arrival time (ps)           4639
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell59         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell59    1250   1250  583102  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\/main_3  macrocell100   3389   4639  613228  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\/clock_0        macrocell100        0      0  RISE       1



++++ Path 709 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 613228p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4639
-------------------------------------   ---- 
End-of-path arrival time (ps)           4639
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell59         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell59    1250   1250  583102  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\/main_3  macrocell113   3389   4639  613228  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\/clock_0        macrocell113        0      0  RISE       1



++++ Path 710 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:bSAR_SEQ:CtrlReg\/control_0
Path End       : Net_986/clk_en
Capture Clock  : Net_986/clock_0
Path slack     : 613340p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -2100
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               619277

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5937
-------------------------------------   ---- 
End-of-path arrival time (ps)           5937
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:CtrlReg\/clock                     controlcell2        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:bSAR_SEQ:CtrlReg\/control_0  controlcell2   1210   1210  610800  RISE       1
Net_986/clk_en                              macrocell127   4727   5937  613340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_986/clock_0                                            macrocell127        0      0  RISE       1



++++ Path 711 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:bSAR_SEQ:CtrlReg\/control_0
Path End       : \ADC_SAR_Seq_1:bSAR_SEQ:nrq_reg\/clk_en
Capture Clock  : \ADC_SAR_Seq_1:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 613340p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -2100
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               619277

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5937
-------------------------------------   ---- 
End-of-path arrival time (ps)           5937
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:CtrlReg\/clock                     controlcell2        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:bSAR_SEQ:CtrlReg\/control_0  controlcell2   1210   1210  610800  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:nrq_reg\/clk_en     macrocell129   4727   5937  613340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:nrq_reg\/clock_0                   macrocell129        0      0  RISE       1



++++ Path 712 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 613354p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4513
-------------------------------------   ---- 
End-of-path arrival time (ps)           4513
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell59         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell59    1250   1250  583102  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\/main_3  macrocell108   3263   4513  613354  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\/clock_0        macrocell108        0      0  RISE       1



++++ Path 713 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 613354p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4513
-------------------------------------   ---- 
End-of-path arrival time (ps)           4513
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell59         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell59    1250   1250  583102  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\/main_3  macrocell123   3263   4513  613354  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\/clock_0        macrocell123        0      0  RISE       1



++++ Path 714 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 613647p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4220
-------------------------------------   ---- 
End-of-path arrival time (ps)           4220
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell57         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q        macrocell57   1250   1250  581815  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\/main_1  macrocell70   2970   4220  613647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\/clock_0         macrocell70         0      0  RISE       1



++++ Path 715 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 613647p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4220
-------------------------------------   ---- 
End-of-path arrival time (ps)           4220
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell57         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell57   1250   1250  581815  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\/main_1  macrocell77   2970   4220  613647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\/clock_0        macrocell77         0      0  RISE       1



++++ Path 716 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 613647p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4220
-------------------------------------   ---- 
End-of-path arrival time (ps)           4220
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell57         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell57   1250   1250  581815  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\/main_1  macrocell83   2970   4220  613647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\/clock_0        macrocell83         0      0  RISE       1



++++ Path 717 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 613647p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4220
-------------------------------------   ---- 
End-of-path arrival time (ps)           4220
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell57         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell57    1250   1250  581815  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\/main_1  macrocell114   2970   4220  613647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\/clock_0        macrocell114        0      0  RISE       1



++++ Path 718 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 613650p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4217
-------------------------------------   ---- 
End-of-path arrival time (ps)           4217
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell57         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q        macrocell57   1250   1250  581815  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\/main_1  macrocell63   2967   4217  613650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\/clock_0         macrocell63         0      0  RISE       1



++++ Path 719 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 613650p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4217
-------------------------------------   ---- 
End-of-path arrival time (ps)           4217
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell57         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell57   1250   1250  581815  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\/main_1  macrocell85   2967   4217  613650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\/clock_0        macrocell85         0      0  RISE       1



++++ Path 720 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 613727p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4140
-------------------------------------   ---- 
End-of-path arrival time (ps)           4140
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell62         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell62    1250   1250  582814  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\/main_6  macrocell108   2890   4140  613727  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\/clock_0        macrocell108        0      0  RISE       1



++++ Path 721 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 613727p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4140
-------------------------------------   ---- 
End-of-path arrival time (ps)           4140
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell62         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell62    1250   1250  582814  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\/main_6  macrocell123   2890   4140  613727  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\/clock_0        macrocell123        0      0  RISE       1



++++ Path 722 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 613727p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4140
-------------------------------------   ---- 
End-of-path arrival time (ps)           4140
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell62         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell62   1250   1250  582814  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\/main_6  macrocell89   2890   4140  613727  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\/clock_0        macrocell89         0      0  RISE       1



++++ Path 723 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 613727p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4140
-------------------------------------   ---- 
End-of-path arrival time (ps)           4140
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell62         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell62   1250   1250  582814  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\/main_6  macrocell99   2890   4140  613727  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\/clock_0        macrocell99         0      0  RISE       1



++++ Path 724 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 613727p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4140
-------------------------------------   ---- 
End-of-path arrival time (ps)           4140
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell62         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell62    1250   1250  582814  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\/main_6  macrocell100   2890   4140  613727  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\/clock_0        macrocell100        0      0  RISE       1



++++ Path 725 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 613727p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4140
-------------------------------------   ---- 
End-of-path arrival time (ps)           4140
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell62         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell62    1250   1250  582814  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\/main_6  macrocell113   2890   4140  613727  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\/clock_0        macrocell113        0      0  RISE       1



++++ Path 726 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 613729p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4138
-------------------------------------   ---- 
End-of-path arrival time (ps)           4138
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell62         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q        macrocell62   1250   1250  582814  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\/main_6  macrocell72   2888   4138  613729  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\/clock_0         macrocell72         0      0  RISE       1



++++ Path 727 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 613729p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4138
-------------------------------------   ---- 
End-of-path arrival time (ps)           4138
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell62         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell62   1250   1250  582814  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\/main_6  macrocell95   2888   4138  613729  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\/clock_0        macrocell95         0      0  RISE       1



++++ Path 728 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 613776p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4091
-------------------------------------   ---- 
End-of-path arrival time (ps)           4091
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell57         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q        macrocell57   1250   1250  581815  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\/main_1  macrocell64   2841   4091  613776  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\/clock_0         macrocell64         0      0  RISE       1



++++ Path 729 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 613776p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4091
-------------------------------------   ---- 
End-of-path arrival time (ps)           4091
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell57         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q        macrocell57   1250   1250  581815  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\/main_1  macrocell67   2841   4091  613776  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\/clock_0         macrocell67         0      0  RISE       1



++++ Path 730 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:bSAR_SEQ:CtrlReg\/control_0
Path End       : \ADC_SAR_Seq_1:bSAR_SEQ:EOCSts\/clk_en
Capture Clock  : \ADC_SAR_Seq_1:bSAR_SEQ:EOCSts\/clock
Path slack     : 614029p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -2100
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               619277

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5248
-------------------------------------   ---- 
End-of-path arrival time (ps)           5248
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:CtrlReg\/clock                     controlcell2        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:bSAR_SEQ:CtrlReg\/control_0  controlcell2   1210   1210  610800  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:EOCSts\/clk_en      statuscell2    4038   5248  614029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:EOCSts\/clock                      statuscell2         0      0  RISE       1



++++ Path 731 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:bSAR_SEQ:nrq_reg\/q
Path End       : Net_986/main_1
Capture Clock  : Net_986/clock_0
Path slack     : 614382p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   621377
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               617867

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3485
-------------------------------------   ---- 
End-of-path arrival time (ps)           3485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:nrq_reg\/clock_0                   macrocell129        0      0  RISE       1

Data path
pin name                            model name    delay     AT   slack  edge  Fanout
----------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:bSAR_SEQ:nrq_reg\/q  macrocell129   1250   1250  614382  RISE       1
Net_986/main_1                      macrocell127   2235   3485  614382  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_986/clock_0                                            macrocell127        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

