 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 10
Design : UART_receiver
Version: K-2015.06
Date   : Fri Mar 10 02:32:44 2023
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c   Library: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
Wire Load Model Mode: top

  Startpoint: U_edge_counter/edge_count_reg[1]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: U_edge_counter/edge_count_reg[2]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_receiver      tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_edge_counter/edge_count_reg[1]/CK (SDFFRX1M)          0.00       0.00 r
  U_edge_counter/edge_count_reg[1]/Q (SDFFRX1M)           0.65       0.65 r
  U_edge_counter/edge_count_reg[2]/SI (SDFFRX1M)          0.00       0.65 r
  data arrival time                                                  0.65

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  U_edge_counter/edge_count_reg[2]/CK (SDFFRX1M)          0.00       0.05 r
  library hold time                                      -0.25      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.85


  Startpoint: U_UART_receiver_FSM/data_transmission_state_reg[1]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: U_UART_receiver_FSM/data_transmission_state_reg[2]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_receiver      tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART_receiver_FSM/data_transmission_state_reg[1]/CK (SDFFRX2M)
                                                          0.00       0.00 r
  U_UART_receiver_FSM/data_transmission_state_reg[1]/QN (SDFFRX2M)
                                                          0.54       0.54 f
  U_UART_receiver_FSM/data_transmission_state_reg[2]/SI (SDFFRX1M)
                                                          0.00       0.54 f
  data arrival time                                                  0.54

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  U_UART_receiver_FSM/data_transmission_state_reg[2]/CK (SDFFRX1M)
                                                          0.00       0.05 r
  library hold time                                      -0.37      -0.32
  data required time                                                -0.32
  --------------------------------------------------------------------------
  data required time                                                -0.32
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.86


  Startpoint: U_data_sampler/sample_enable_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: U_data_sampler/samples_reg[0]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_receiver      tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_data_sampler/sample_enable_reg/CK (SDFFRQX2M)         0.00       0.00 r
  U_data_sampler/sample_enable_reg/Q (SDFFRQX2M)          0.69       0.69 r
  U_data_sampler/samples_reg[0]/SI (SDFFRQX2M)            0.00       0.69 r
  data arrival time                                                  0.69

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  U_data_sampler/samples_reg[0]/CK (SDFFRQX2M)            0.00       0.05 r
  library hold time                                      -0.24      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: U_data_sampler/samples_reg[2]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: U_deserializer/parallel_data_reg[0]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_receiver      tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_data_sampler/samples_reg[2]/CK (SDFFRQX2M)            0.00       0.00 r
  U_data_sampler/samples_reg[2]/Q (SDFFRQX2M)             0.73       0.73 f
  U_data_sampler/test_so (data_sampler_test_1)            0.00       0.73 f
  U_deserializer/test_si (deserializer_test_1)            0.00       0.73 f
  U_deserializer/parallel_data_reg[0]/SI (SDFFRQX2M)      0.00       0.73 f
  data arrival time                                                  0.73

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  U_deserializer/parallel_data_reg[0]/CK (SDFFRQX2M)      0.00       0.05 r
  library hold time                                      -0.36      -0.31
  data required time                                                -0.31
  --------------------------------------------------------------------------
  data required time                                                -0.31
  data arrival time                                                 -0.73
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: U_start_bit_checker/start_bit_error_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: U_stop_bit_checker/stop_bit_error_reg
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_receiver      tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_start_bit_checker/start_bit_error_reg/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U_start_bit_checker/start_bit_error_reg/Q (SDFFRQX2M)
                                                          0.73       0.73 f
  U_start_bit_checker/start_bit_error (start_bit_checker_test_1)
                                                          0.00       0.73 f
  U_stop_bit_checker/test_si (stop_bit_checker_test_1)
                                                          0.00       0.73 f
  U_stop_bit_checker/stop_bit_error_reg/SI (SDFFRX1M)     0.00       0.73 f
  data arrival time                                                  0.73

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  U_stop_bit_checker/stop_bit_error_reg/CK (SDFFRX1M)     0.00       0.05 r
  library hold time                                      -0.38      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -0.73
  --------------------------------------------------------------------------
  slack (MET)                                                        1.06


  Startpoint: U_data_sampler/samples_reg[1]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: U_data_sampler/samples_reg[2]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_receiver      tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_data_sampler/samples_reg[1]/CK (SDFFRQX2M)            0.00       0.00 r
  U_data_sampler/samples_reg[1]/Q (SDFFRQX2M)             0.82       0.82 f
  U_data_sampler/samples_reg[2]/SI (SDFFRQX2M)            0.00       0.82 f
  data arrival time                                                  0.82

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  U_data_sampler/samples_reg[2]/CK (SDFFRQX2M)            0.00       0.05 r
  library hold time                                      -0.38      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -0.82
  --------------------------------------------------------------------------
  slack (MET)                                                        1.16


  Startpoint: U_data_sampler/samples_reg[0]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: U_data_sampler/samples_reg[1]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_receiver      tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_data_sampler/samples_reg[0]/CK (SDFFRQX2M)            0.00       0.00 r
  U_data_sampler/samples_reg[0]/Q (SDFFRQX2M)             0.82       0.82 f
  U_data_sampler/samples_reg[1]/SI (SDFFRQX2M)            0.00       0.82 f
  data arrival time                                                  0.82

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  U_data_sampler/samples_reg[1]/CK (SDFFRQX2M)            0.00       0.05 r
  library hold time                                      -0.38      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -0.82
  --------------------------------------------------------------------------
  slack (MET)                                                        1.16


  Startpoint: U_UART_receiver_FSM/data_transmission_state_reg[1]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: U_UART_receiver_FSM/data_transmission_state_reg[1]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_receiver      tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART_receiver_FSM/data_transmission_state_reg[1]/CK (SDFFRX2M)
                                                          0.00       0.00 r
  U_UART_receiver_FSM/data_transmission_state_reg[1]/QN (SDFFRX2M)
                                                          0.54       0.54 f
  U_UART_receiver_FSM/U63/Y (OAI2BB2X1M)                  0.53       1.07 f
  U_UART_receiver_FSM/data_transmission_state_reg[1]/D (SDFFRX2M)
                                                          0.00       1.07 f
  data arrival time                                                  1.07

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  U_UART_receiver_FSM/data_transmission_state_reg[1]/CK (SDFFRX2M)
                                                          0.00       0.05 r
  library hold time                                      -0.27      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -1.07
  --------------------------------------------------------------------------
  slack (MET)                                                        1.29


  Startpoint: U_UART_receiver_FSM/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: U_UART_receiver_FSM/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_receiver      tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART_receiver_FSM/current_state_reg[1]/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U_UART_receiver_FSM/current_state_reg[1]/QN (SDFFRX1M)
                                                          0.56       0.56 r
  U_UART_receiver_FSM/U22/Y (INVX4M)                      0.46       1.03 f
  U_UART_receiver_FSM/current_state_reg[2]/SI (SDFFRX1M)
                                                          0.00       1.03 f
  data arrival time                                                  1.03

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  U_UART_receiver_FSM/current_state_reg[2]/CK (SDFFRX1M)
                                                          0.00       0.05 r
  library hold time                                      -0.39      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.03
  --------------------------------------------------------------------------
  slack (MET)                                                        1.37


  Startpoint: U_edge_counter/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: U_edge_counter/edge_count_reg[1]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_receiver      tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_edge_counter/edge_count_reg[0]/CK (SDFFRX1M)          0.00       0.00 r
  U_edge_counter/edge_count_reg[0]/QN (SDFFRX1M)          0.59       0.59 r
  U_edge_counter/U18/Y (INVX6M)                           0.48       1.07 f
  U_edge_counter/edge_count_reg[1]/SI (SDFFRX1M)          0.00       1.07 f
  data arrival time                                                  1.07

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  U_edge_counter/edge_count_reg[1]/CK (SDFFRX1M)          0.00       0.05 r
  library hold time                                      -0.39      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.07
  --------------------------------------------------------------------------
  slack (MET)                                                        1.41


1
