Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.23 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.23 secs
 
--> Reading design: UART_Receiver.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "UART_Receiver.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "UART_Receiver"
Output Format                      : NGC
Target Device                      : xc6slx9-2-tqg144

---- Source Options
Top Module Name                    : UART_Receiver
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "E:\Xilinx\Projects\UART_Receiver\UART_Receiver.vhd" into library work
Parsing entity <UART_Receiver>.
Parsing architecture <rtl> of entity <uart_receiver>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <UART_Receiver> (architecture <rtl>) with generics from library <work>.
INFO:HDLCompiler:679 - "E:\Xilinx\Projects\UART_Receiver\UART_Receiver.vhd" Line 119. Case statement is complete. others clause is never selected

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <UART_Receiver>.
    Related source file is "E:\Xilinx\Projects\UART_Receiver\UART_Receiver.vhd".
        g_CLKS_PER_BIT = 400
    Found 1-bit register for signal <r_RX_Data>.
    Found 1-bit register for signal <r_RX_DV>.
    Found 9-bit register for signal <r_Clk_Count>.
    Found 3-bit register for signal <r_Bit_Index>.
    Found 3-bit register for signal <r_SM_Main>.
    Found 8-bit register for signal <r_RX_Byte>.
    Found 1-bit register for signal <r_RX_Data_R>.
    Found finite state machine <FSM_0> for signal <r_SM_Main>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 11                                             |
    | Inputs             | 4                                              |
    | Outputs            | 4                                              |
    | Clock              | i_Clk (rising_edge)                            |
    | Power Up State     | s_idle                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <r_Bit_Index[2]_GND_4_o_add_11_OUT> created at line 91.
    Found 9-bit adder for signal <r_Clk_Count[8]_GND_4_o_add_19_OUT> created at line 104.
    Found 3-bit comparator greater for signal <r_Bit_Index[2]_PWR_4_o_LessThan_11_o> created at line 90
    Found 9-bit comparator greater for signal <r_Clk_Count[8]_PWR_4_o_LessThan_19_o> created at line 103
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  23 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  14 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <UART_Receiver> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 3-bit adder                                           : 1
 9-bit adder                                           : 1
# Registers                                            : 6
 1-bit register                                        : 3
 3-bit register                                        : 1
 8-bit register                                        : 1
 9-bit register                                        : 1
# Comparators                                          : 2
 3-bit comparator greater                              : 1
 9-bit comparator greater                              : 1
# Multiplexers                                         : 14
 1-bit 2-to-1 multiplexer                              : 8
 3-bit 2-to-1 multiplexer                              : 2
 9-bit 2-to-1 multiplexer                              : 4
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 3-bit adder                                           : 1
 9-bit adder                                           : 1
# Registers                                            : 23
 Flip-Flops                                            : 23
# Comparators                                          : 2
 3-bit comparator greater                              : 1
 9-bit comparator greater                              : 1
# Multiplexers                                         : 14
 1-bit 2-to-1 multiplexer                              : 8
 3-bit 2-to-1 multiplexer                              : 2
 9-bit 2-to-1 multiplexer                              : 4
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <r_SM_Main[1:3]> with user encoding.
----------------------------
 State          | Encoding
----------------------------
 s_idle         | 000
 s_rx_start_bit | 001
 s_rx_data_bits | 010
 s_rx_stop_bit  | 011
 s_cleanup      | 100
----------------------------

Optimizing unit <UART_Receiver> ...
INFO:Xst:2261 - The FF/Latch <r_RX_DV> in Unit <UART_Receiver> is equivalent to the following FF/Latch, which will be removed : <r_SM_Main_FSM_FFd1> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block UART_Receiver, actual ratio is 0.

Final Macro Processing ...

Processing Unit <UART_Receiver> :
	Found 2-bit shift register for signal <r_RX_Data>.
Unit <UART_Receiver> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 23
 Flip-Flops                                            : 23
# Shift Registers                                      : 1
 2-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : UART_Receiver.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 59
#      GND                         : 1
#      INV                         : 2
#      LUT2                        : 5
#      LUT3                        : 7
#      LUT4                        : 4
#      LUT5                        : 12
#      LUT6                        : 26
#      MUXF7                       : 1
#      VCC                         : 1
# FlipFlops/Latches                : 24
#      FD                          : 3
#      FDE                         : 21
# Shift Registers                  : 1
#      SRLC16E                     : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 10
#      IBUF                        : 1
#      OBUF                        : 9

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:              24  out of  11440     0%  
 Number of Slice LUTs:                   57  out of   5720     0%  
    Number used as Logic:                56  out of   5720     0%  
    Number used as Memory:                1  out of   1440     0%  
       Number used as SRL:                1

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     57
   Number with an unused Flip Flop:      33  out of     57    57%  
   Number with an unused LUT:             0  out of     57     0%  
   Number of fully used LUT-FF pairs:    24  out of     57    42%  
   Number of unique control sets:         6

IO Utilization: 
 Number of IOs:                          11
 Number of bonded IOBs:                  11  out of    102    10%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
i_Clk                              | BUFGP                  | 25    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 4.832ns (Maximum Frequency: 206.954MHz)
   Minimum input arrival time before clock: 2.009ns
   Maximum output required time after clock: 4.412ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'i_Clk'
  Clock period: 4.832ns (frequency: 206.954MHz)
  Total number of paths / destination ports: 572 / 44
-------------------------------------------------------------------------
Delay:               4.832ns (Levels of Logic = 3)
  Source:            r_Clk_Count_6 (FF)
  Destination:       r_Clk_Count_2 (FF)
  Source Clock:      i_Clk rising
  Destination Clock: i_Clk rising

  Data Path: r_Clk_Count_6 to r_Clk_Count_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              7   0.525   1.340  r_Clk_Count_6 (r_Clk_Count_6)
     LUT6:I1->O           15   0.254   1.155  r_Clk_Count[8]_PWR_4_o_LessThan_19_o11 (r_Clk_Count[8]_PWR_4_o_LessThan_19_o1)
     LUT4:I3->O            9   0.254   0.976  r_Clk_Count[8]_PWR_4_o_LessThan_19_o12 (r_Clk_Count[8]_PWR_4_o_LessThan_19_o)
     LUT5:I4->O            1   0.254   0.000  r_SM_Main_FSM_FFd2-In1 (r_SM_Main_FSM_FFd2-In)
     FD:D                      0.074          r_SM_Main_FSM_FFd2
    ----------------------------------------
    Total                      4.832ns (1.361ns logic, 3.471ns route)
                                       (28.2% logic, 71.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'i_Clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.009ns (Levels of Logic = 1)
  Source:            i_RX_Serial (PAD)
  Destination:       Mshreg_r_RX_Data (FF)
  Destination Clock: i_Clk rising

  Data Path: i_RX_Serial to Mshreg_r_RX_Data
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.681  i_RX_Serial_IBUF (i_RX_Serial_IBUF)
     SRLC16E:D                -0.060          Mshreg_r_RX_Data
    ----------------------------------------
    Total                      2.009ns (1.328ns logic, 0.681ns route)
                                       (66.1% logic, 33.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'i_Clk'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              4.412ns (Levels of Logic = 1)
  Source:            r_RX_DV (FF)
  Destination:       o_RX_DV (PAD)
  Source Clock:      i_Clk rising

  Data Path: r_RX_DV to o_RX_DV
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               9   0.525   0.975  r_RX_DV (r_RX_DV)
     OBUF:I->O                 2.912          o_RX_DV_OBUF (o_RX_DV)
    ----------------------------------------
    Total                      4.412ns (3.437ns logic, 0.975ns route)
                                       (77.9% logic, 22.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock i_Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
i_Clk          |    4.832|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 12.00 secs
Total CPU time to Xst completion: 11.86 secs
 
--> 

Total memory usage is 265548 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    1 (   0 filtered)

