#include "../cmucal.h"
#include "cmucal-sfr.h"

unsigned int cmucal_sfr_block_size = 31;
struct sfr_block cmucal_sfr_block_list[] = {
	SFR_BLOCK(CMU_AUD, 0x19c00000, 0x8000),
	SFR_BLOCK(CMU_TOP, 0x1b240000, 0x8000),
	SFR_BLOCK(CMU_CPUCL0, 0x1d020000, 0x8000),
	SFR_BLOCK(CMU_CPUCL1, 0x1d120000, 0x8000),
	SFR_BLOCK(CMU_FSYS1, 0x17040000, 0x8000),
	SFR_BLOCK(CMU_G3D00, 0x19200000, 0x8000),
	SFR_BLOCK(CMU_G3D01, 0x19400000, 0x8000),
	SFR_BLOCK(CMU_G3D1, 0x19600000, 0x8000),
	SFR_BLOCK(CMU_MIF, 0x1b400000, 0x8000),
	SFR_BLOCK(CMU_S2D, 0x10630000, 0x8000),
	SFR_BLOCK(CMU_SFI, 0x1d300000, 0x8000),
	SFR_BLOCK(CMU_APM, 0x10400000, 0x8000),
	SFR_BLOCK(CMU_BUSC, 0x1bf00000, 0x8000),
	SFR_BLOCK(CMU_BUSMC, 0x1b200000, 0x8000),
	SFR_BLOCK(CMU_CORE, 0x1b030000, 0x8000),
	SFR_BLOCK(CMU_FSYS0, 0x17700000, 0x8000),
	SFR_BLOCK(CMU_FSYS2, 0x17c00000, 0x8000),
	SFR_BLOCK(CMU_PERIC0, 0x10200000, 0x8000),
	SFR_BLOCK(CMU_PERIC1, 0x10800000, 0x8000),
	SFR_BLOCK(CMU_ACC, 0x1a800000, 0x8000),
	SFR_BLOCK(CMU_DNC, 0x1d700000, 0x8000),
	SFR_BLOCK(CMU_DPTX, 0x18a00000, 0x8000),
	SFR_BLOCK(CMU_DPUM, 0x18c00000, 0x8000),
	SFR_BLOCK(CMU_DPUS, 0x1aa00000, 0x8000),
	SFR_BLOCK(CMU_DPUS1, 0x1ac00000, 0x8000),
	SFR_BLOCK(CMU_G2D, 0x19a00000, 0x8000),
	SFR_BLOCK(CMU_ISPB, 0x18000000, 0x8000),
	SFR_BLOCK(CMU_MFC, 0x19800000, 0x8000),
	SFR_BLOCK(CMU_NPU, 0x1dc00000, 0x8000),
	SFR_BLOCK(CMU_PERIS, 0x10020000, 0x8000),
	SFR_BLOCK(CMU_TAA, 0x1a000000, 0x8000),
};

unsigned int dbg_offset = 0x4000;
unsigned int cmucal_sfr_size = 2894;
struct sfr cmucal_sfr_list[] = {
	SFR(PLL_LOCKTIME_PLL_AUD, 0x0, CMU_AUD),
	SFR(PLL_CON3_PLL_AUD, 0x10c, CMU_AUD),
	SFR(PLL_CON5_PLL_AUD, 0x114, CMU_AUD),
	SFR(PLL_LOCKTIME_PLL_SHARED1, 0x4, CMU_TOP),
	SFR(PLL_CON3_PLL_SHARED1, 0x14c, CMU_TOP),
	SFR(PLL_LOCKTIME_PLL_SHARED4, 0x10, CMU_TOP),
	SFR(PLL_CON3_PLL_SHARED4, 0x20c, CMU_TOP),
	SFR(PLL_LOCKTIME_PLL_SHARED3, 0xc, CMU_TOP),
	SFR(PLL_CON3_PLL_SHARED3, 0x1cc, CMU_TOP),
	SFR(PLL_LOCKTIME_PLL_SHARED2, 0x8, CMU_TOP),
	SFR(PLL_CON3_PLL_SHARED2, 0x18c, CMU_TOP),
	SFR(PLL_LOCKTIME_PLL_SHARED0, 0x0, CMU_TOP),
	SFR(PLL_CON3_PLL_SHARED0, 0x10c, CMU_TOP),
	SFR(PLL_LOCKTIME_PLL_CPUCL0, 0x0, CMU_CPUCL0),
	SFR(PLL_CON3_PLL_CPUCL0, 0x10c, CMU_CPUCL0),
	SFR(PLL_LOCKTIME_PLL_CPUCL1, 0x0, CMU_CPUCL1),
	SFR(PLL_CON3_PLL_CPUCL1, 0x10c, CMU_CPUCL1),
	SFR(PLL_LOCKTIME_PLL_MMC, 0x0, CMU_FSYS1),
	SFR(PLL_CON3_PLL_MMC, 0x10c, CMU_FSYS1),
	SFR(PLL_CON5_PLL_MMC, 0x114, CMU_FSYS1),
	SFR(PLL_LOCKTIME_PLL_G3D0, 0x0, CMU_G3D00),
	SFR(PLL_CON3_PLL_G3D0, 0x10c, CMU_G3D00),
	SFR(PLL_LOCKTIME_PLL_G3D01, 0x0, CMU_G3D01),
	SFR(PLL_CON3_PLL_G3D01, 0x10c, CMU_G3D01),
	SFR(PLL_LOCKTIME_PLL_G3D1, 0x0, CMU_G3D1),
	SFR(PLL_CON3_PLL_G3D1, 0x10c, CMU_G3D1),
	SFR(PLL_LOCKTIME_PLL_MIF_MAIN, 0x0, CMU_MIF),
	SFR(PLL_CON3_PLL_MIF_MAIN, 0x10c, CMU_MIF),
	SFR(PLL_LOCKTIME_PLL_MIF_SUB, 0x4, CMU_MIF),
	SFR(PLL_CON3_PLL_MIF_SUB, 0x14c, CMU_MIF),
	SFR(PLL_LOCKTIME_PLL_MIF_S2D, 0x0, CMU_S2D),
	SFR(PLL_CON3_PLL_MIF_S2D, 0x10c, CMU_S2D),
	SFR(PLL_LOCKTIME_PLL_SFI, 0x8, CMU_SFI),
	SFR(PLL_CON3_PLL_SFI, 0x18c, CMU_SFI),
	SFR(PLL_LOCKTIME_PLL_ETH, 0x4, CMU_SFI),
	SFR(PLL_CON3_PLL_ETH, 0x14c, CMU_SFI),
	SFR(CLK_CON_MUX_MUX_CLK_APM_BUS, 0x1000, CMU_APM),
	SFR(CLK_CON_MUX_MUX_CLK_AUD_UAIF3, 0x1014, CMU_AUD),
	SFR(CLK_CON_MUX_MUX_CLK_AUD_UAIF2, 0x1010, CMU_AUD),
	SFR(CLK_CON_MUX_MUX_CLK_AUD_UAIF1, 0x100c, CMU_AUD),
	SFR(CLK_CON_MUX_MUX_CLK_AUD_UAIF0, 0x1008, CMU_AUD),
	SFR(CLK_CON_MUX_MUX_CLK_AUD_CPU, 0x1004, CMU_AUD),
	SFR(CLK_CON_MUX_MUX_HCHGEN_CLK_AUD_CPU, 0x1024, CMU_AUD),
	SFR(CLK_CON_MUX_MUX_CLK_AUD_UAIF4, 0x1018, CMU_AUD),
	SFR(CLK_CON_MUX_MUX_CLK_AUD_UAIF5, 0x101c, CMU_AUD),
	SFR(CLK_CON_MUX_MUX_CLK_AUD_UAIF6, 0x1020, CMU_AUD),
	SFR(CLK_CON_MUX_MUX_CLK_AUD_BUS, 0x1000, CMU_AUD),
	SFR(CLK_CON_MUX_MUX_BUSC_CMUREF, 0x1000, CMU_BUSC),
	SFR(CLK_CON_MUX_MUX_BUSMC_CMUREF, 0x1000, CMU_BUSMC),
	SFR(CLK_CON_MUX_MUX_CLKCMU_MFC_MFC, 0x1090, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_BUSC_BUS, 0x1010, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_G2D_G2D, 0x1074, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_DPUS0_BUS, 0x104c, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_CPUCL0_SWITCH, 0x102c, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_CORE_BUS, 0x1020, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_MIF_SWITCH, 0x109c, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_TAA_BUS, 0x10b8, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_ACC_BUS, 0x1000, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_ISPB_BUS, 0x108c, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_AUD_CPU, 0x100c, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_G2D_MSCL, 0x1078, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_CPUCL0_DBG, 0x1028, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_FSYS0_BUS, 0x1054, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_FSYS1_USBDRD, 0x1064, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CMU_CMUREF, 0x10c0, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_PERIC0_BUS, 0x10a4, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_PERIC1_BUS, 0x10ac, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_PERIS_BUS, 0x10b4, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_APM_BUS, 0x1004, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_FSYS1_BUS, 0x105c, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_MFC_WFD, 0x1094, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_MIF_BUSP, 0x1098, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_PERIC0_IP, 0x10a8, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_PERIC1_IP, 0x10b0, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_NPU_BUS, 0x10a0, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_DPUM_BUS, 0x1048, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_CPUCL0_CLUSTER, 0x1024, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_FSYS0_PCIE, 0x1058, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_CMU_BOOST, 0x101c, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_FSYS1_MMC_CARD, 0x1060, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLK_CMU_PLLCLKOUT, 0x10bc, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_DPTX_BUS, 0x1040, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_G3D00_SWITCH, 0x107c, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_G3D1_SWITCH, 0x1084, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_G3D01_SWITCH, 0x1080, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_DPUS1_BUS, 0x1050, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_DPTX_DPGTC, 0x1044, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_AUD_BUS, 0x1008, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_CPUCL1_CLUSTER, 0x1030, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_CPUCL1_SWITCH, 0x1034, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_BUSMC_BUS, 0x1018, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_BUSC_SSS, 0x1014, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_FSYS2_BUS, 0x1068, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_FSYS2_UFS_EMBD, 0x1070, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_FSYS2_ETHERNET, 0x106c, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_DNC_CPU, 0x103c, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_DNC_BUS, 0x1038, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_HPM, 0x1088, CMU_TOP),
	SFR(CLK_CON_MUX_MUX_CORE_CMUREF, 0x1000, CMU_CORE),
	SFR(CLK_CON_MUX_MUX_CLK_CPUCL0_CORE, 0x1004, CMU_CPUCL0),
	SFR(CLK_CON_MUX_MUX_CPUCL0_CMUREF, 0x1008, CMU_CPUCL0),
	SFR(CLK_CON_MUX_MUX_CLK_CPUCL0_CLUSTER, 0x1000, CMU_CPUCL0),
	SFR(CLK_CON_MUX_MUX_CLK_CPUCL1_CORE, 0x1004, CMU_CPUCL1),
	SFR(CLK_CON_MUX_MUX_CPUCL1_CMUREF, 0x1008, CMU_CPUCL1),
	SFR(CLK_CON_MUX_MUX_CLK_CPUCL1_CLUSTER, 0x1000, CMU_CPUCL1),
	SFR(CLK_CON_MUX_MUX_CLK_FSYS0_BUS, 0x1000, CMU_FSYS0),
	SFR(CLK_CON_MUX_MUX_CLK_FSYS0_PCIE, 0x1004, CMU_FSYS0),
	SFR(CLK_CON_MUX_MUX_CLK_FSYS1_MMC_CARD, 0x1000, CMU_FSYS1),
	SFR(CLK_CON_MUX_MUX_CLK_FSYS2_UFS_EMBD, 0x1008, CMU_FSYS2),
	SFR(CLK_CON_MUX_MUX_CLK_FSYS2_ETHERNET, 0x1004, CMU_FSYS2),
	SFR(CLK_CON_MUX_MUX_CLK_FSYS2_BUS, 0x1000, CMU_FSYS2),
	SFR(CLK_CON_MUX_MUX_CLK_G3D00_BUS, 0x1000, CMU_G3D00),
	SFR(CLK_CON_MUX_MUX_CLK_G3D01_BUS, 0x1000, CMU_G3D01),
	SFR(CLK_CON_MUX_MUX_CLK_G3D1_BUS, 0x1000, CMU_G3D1),
	SFR(CLK_CON_MUX_MUX_MIF_CMUREF, 0x1000, CMU_MIF),
	SFR(CLK_CON_MUX_MUX_CLK_PERIC0_USI00_USI, 0x1000, CMU_PERIC0),
	SFR(CLK_CON_MUX_MUX_CLK_PERIC0_USI01_USI, 0x1004, CMU_PERIC0),
	SFR(CLK_CON_MUX_MUX_CLK_PERIC0_USI02_USI, 0x1008, CMU_PERIC0),
	SFR(CLK_CON_MUX_MUX_CLK_PERIC0_USI03_USI, 0x100c, CMU_PERIC0),
	SFR(CLK_CON_MUX_MUX_CLK_PERIC0_USI04_USI, 0x1010, CMU_PERIC0),
	SFR(CLK_CON_MUX_MUX_CLK_PERIC0_USI05_USI, 0x1014, CMU_PERIC0),
	SFR(CLK_CON_MUX_MUX_CLK_PERIC0_USI_I2C, 0x1018, CMU_PERIC0),
	SFR(CLK_CON_MUX_MUX_CLK_PERIC1_USI_I2C, 0x1018, CMU_PERIC1),
	SFR(CLK_CON_MUX_MUX_CLK_PERIC1_USI06_USI, 0x1000, CMU_PERIC1),
	SFR(CLK_CON_MUX_MUX_CLK_PERIC1_USI07_USI, 0x1004, CMU_PERIC1),
	SFR(CLK_CON_MUX_MUX_CLK_PERIC1_USI08_USI, 0x1008, CMU_PERIC1),
	SFR(CLK_CON_MUX_MUX_CLK_PERIC1_USI09_USI, 0x100c, CMU_PERIC1),
	SFR(CLK_CON_MUX_MUX_CLK_PERIC1_USI10_USI, 0x1010, CMU_PERIC1),
	SFR(CLK_CON_MUX_MUX_CLK_PERIC1_USI11_USI, 0x1014, CMU_PERIC1),
	SFR(CLK_CON_MUX_MUX_CLK_S2D_CORE, 0x1000, CMU_S2D),
	SFR(CLK_CON_MUX_MUX_CLK_SFI_PLLCLKOUT, 0x1028, CMU_SFI),
	SFR(CLK_CON_MUX_MUX_CLK_SFI_USI12, 0x1030, CMU_SFI),
	SFR(CLK_CON_MUX_MUX_CLK_SFI_USI13, 0x1034, CMU_SFI),
	SFR(CLK_CON_MUX_MUX_CLK_SFI_USI14, 0x1038, CMU_SFI),
	SFR(CLK_CON_MUX_MUX_CLK_SFI_USI15, 0x103c, CMU_SFI),
	SFR(CLK_CON_MUX_MUX_CLK_SFI_CPU, 0x1020, CMU_SFI),
	SFR(CLK_CON_MUX_MUX_CLK_SFI_BUS, 0x1014, CMU_SFI),
	SFR(CLK_CON_MUX_MUX_CLK_SFI_SERIALFLASH, 0x102c, CMU_SFI),
	SFR(CLK_CON_MUX_MUX_CLK_SFI_CAN0, 0x1018, CMU_SFI),
	SFR(CLK_CON_MUX_MUX_CLK_SFI_CAN1, 0x101c, CMU_SFI),
	SFR(CLK_CON_MUX_MUX_CLK_SFI_HYPERBUS, 0x1024, CMU_SFI),
	SFR(CLK_CON_MUX_MUX_CLKSFI_FSYS0_BUS, 0x1000, CMU_SFI),
	SFR(CLK_CON_MUX_MUX_CLKSFI_FSYS2_BUS, 0x1008, CMU_SFI),
	SFR(CLK_CON_MUX_MUX_CLKSFI_FSYS0_PCIE, 0x1004, CMU_SFI),
	SFR(CLK_CON_MUX_MUX_CLKSFI_FSYS2_UFS_EMBD, 0x1010, CMU_SFI),
	SFR(CLK_CON_MUX_MUX_CLKSFI_FSYS2_ETHERNET, 0x100c, CMU_SFI),
	SFR(PLL_CON0_MUX_CLKCMU_ACC_BUS_USER, 0x600, CMU_ACC),
	SFR(PLL_CON1_MUX_CLKCMU_ACC_BUS_USER, 0x604, CMU_ACC),
	SFR(PLL_CON0_MUX_CLKCMU_APM_BUS_USER, 0x600, CMU_APM),
	SFR(PLL_CON1_MUX_CLKCMU_APM_BUS_USER, 0x604, CMU_APM),
	SFR(PLL_CON0_MUX_CLKMUX_APM_RCO_USER, 0x610, CMU_APM),
	SFR(PLL_CON1_MUX_CLKMUX_APM_RCO_USER, 0x614, CMU_APM),
	SFR(PLL_CON0_MUX_CLKCMU_AUD_CPU_USER, 0x610, CMU_AUD),
	SFR(PLL_CON1_MUX_CLKCMU_AUD_CPU_USER, 0x614, CMU_AUD),
	SFR(PLL_CON0_MUX_CLKCMU_AUD_BUS_USER, 0x600, CMU_AUD),
	SFR(PLL_CON1_MUX_CLKCMU_AUD_BUS_USER, 0x604, CMU_AUD),
	SFR(PLL_CON0_MUX_CLKCMU_BUSC_BUS_USER, 0x600, CMU_BUSC),
	SFR(PLL_CON1_MUX_CLKCMU_BUSC_BUS_USER, 0x604, CMU_BUSC),
	SFR(PLL_CON0_MUX_CLKCMU_BUSC_SSS_USER, 0x610, CMU_BUSC),
	SFR(PLL_CON1_MUX_CLKCMU_BUSC_SSS_USER, 0x614, CMU_BUSC),
	SFR(PLL_CON0_MUX_CLKCMU_BUSMC_BUS_USER, 0x600, CMU_BUSMC),
	SFR(PLL_CON1_MUX_CLKCMU_BUSMC_BUS_USER, 0x604, CMU_BUSMC),
	SFR(PLL_CON0_MUX_CLKCMU_CORE_BUS_USER, 0x600, CMU_CORE),
	SFR(PLL_CON1_MUX_CLKCMU_CORE_BUS_USER, 0x604, CMU_CORE),
	SFR(PLL_CON0_MUX_CLKCMU_CPUCL0_SWITCH_USER, 0x620, CMU_CPUCL0),
	SFR(PLL_CON1_MUX_CLKCMU_CPUCL0_SWITCH_USER, 0x624, CMU_CPUCL0),
	SFR(PLL_CON0_MUX_CLKCMU_CPUCL0_DBG_USER, 0x610, CMU_CPUCL0),
	SFR(PLL_CON1_MUX_CLKCMU_CPUCL0_DBG_USER, 0x614, CMU_CPUCL0),
	SFR(PLL_CON0_MUX_CLKCMU_CPUCL0_CLUSTER_USER, 0x600, CMU_CPUCL0),
	SFR(PLL_CON1_MUX_CLKCMU_CPUCL0_CLUSTER_USER, 0x604, CMU_CPUCL0),
	SFR(PLL_CON0_MUX_CLKCMU_CPUCL1_SWITCH_USER, 0x610, CMU_CPUCL1),
	SFR(PLL_CON1_MUX_CLKCMU_CPUCL1_SWITCH_USER, 0x614, CMU_CPUCL1),
	SFR(PLL_CON0_MUX_CLKCMU_CPUCL1_CLUSTER_USER, 0x600, CMU_CPUCL1),
	SFR(PLL_CON1_MUX_CLKCMU_CPUCL1_CLUSTER_USER, 0x604, CMU_CPUCL1),
	SFR(PLL_CON0_MUX_CLKCMU_DNC_BUS_USER, 0x600, CMU_DNC),
	SFR(PLL_CON1_MUX_CLKCMU_DNC_BUS_USER, 0x604, CMU_DNC),
	SFR(PLL_CON0_MUX_CLKCMU_DNC_CPU_USER, 0x610, CMU_DNC),
	SFR(PLL_CON1_MUX_CLKCMU_DNC_CPU_USER, 0x614, CMU_DNC),
	SFR(PLL_CON0_MUX_CLKCMU_DPTX_BUS_USER, 0x600, CMU_DPTX),
	SFR(PLL_CON1_MUX_CLKCMU_DPTX_BUS_USER, 0x604, CMU_DPTX),
	SFR(PLL_CON0_MUX_CLKCMU_DPTX_DPGTC_USER, 0x610, CMU_DPTX),
	SFR(PLL_CON1_MUX_CLKCMU_DPTX_DPGTC_USER, 0x614, CMU_DPTX),
	SFR(PLL_CON0_MUX_CLKCMU_DPUM_BUS_USER, 0x600, CMU_DPUM),
	SFR(PLL_CON1_MUX_CLKCMU_DPUM_BUS_USER, 0x604, CMU_DPUM),
	SFR(PLL_CON0_MUX_CLKCMU_DPUS_BUS_USER, 0x600, CMU_DPUS),
	SFR(PLL_CON1_MUX_CLKCMU_DPUS_BUS_USER, 0x604, CMU_DPUS),
	SFR(PLL_CON0_MUX_CLKCMU_DPUS1_BUS_USER, 0x600, CMU_DPUS1),
	SFR(PLL_CON1_MUX_CLKCMU_DPUS1_BUS_USER, 0x604, CMU_DPUS1),
	SFR(PLL_CON0_MUX_CLKCMU_FSYS0_BUS_USER, 0x600, CMU_FSYS0),
	SFR(PLL_CON1_MUX_CLKCMU_FSYS0_BUS_USER, 0x604, CMU_FSYS0),
	SFR(PLL_CON0_MUX_CLKCMU_FSYS0_PCIE_USER, 0x610, CMU_FSYS0),
	SFR(PLL_CON1_MUX_CLKCMU_FSYS0_PCIE_USER, 0x614, CMU_FSYS0),
	SFR(PLL_CON0_MUX_CLKSFI_FSYS0_BUS_USER, 0x620, CMU_FSYS0),
	SFR(PLL_CON1_MUX_CLKSFI_FSYS0_BUS_USER, 0x624, CMU_FSYS0),
	SFR(PLL_CON0_MUX_CLKSFI_FSYS0_PCIE_USER, 0x630, CMU_FSYS0),
	SFR(PLL_CON1_MUX_CLKSFI_FSYS0_PCIE_USER, 0x634, CMU_FSYS0),
	SFR(PLL_CON0_MUX_CLKCMU_FSYS1_BUS_USER, 0x600, CMU_FSYS1),
	SFR(PLL_CON1_MUX_CLKCMU_FSYS1_BUS_USER, 0x604, CMU_FSYS1),
	SFR(PLL_CON0_MUX_CLKCMU_FSYS1_MMC_CARD_USER, 0x610, CMU_FSYS1),
	SFR(PLL_CON1_MUX_CLKCMU_FSYS1_MMC_CARD_USER, 0x614, CMU_FSYS1),
	SFR(PLL_CON0_MUX_CLKCMU_FSYS1_USBDRD_USER, 0x620, CMU_FSYS1),
	SFR(PLL_CON1_MUX_CLKCMU_FSYS1_USBDRD_USER, 0x624, CMU_FSYS1),
	SFR(PLL_CON0_MUX_CLKCMU_FSYS2_UFS_EMBD_USER, 0x620, CMU_FSYS2),
	SFR(PLL_CON1_MUX_CLKCMU_FSYS2_UFS_EMBD_USER, 0x624, CMU_FSYS2),
	SFR(PLL_CON0_MUX_CLKSFI_FSYS2_UFS_EMBD_USER, 0x650, CMU_FSYS2),
	SFR(PLL_CON1_MUX_CLKSFI_FSYS2_UFS_EMBD_USER, 0x654, CMU_FSYS2),
	SFR(PLL_CON0_MUX_CLKCMU_FSYS2_ETHERNET_USER, 0x610, CMU_FSYS2),
	SFR(PLL_CON1_MUX_CLKCMU_FSYS2_ETHERNET_USER, 0x614, CMU_FSYS2),
	SFR(PLL_CON0_MUX_CLKSFI_FSYS2_BUS_USER, 0x630, CMU_FSYS2),
	SFR(PLL_CON1_MUX_CLKSFI_FSYS2_BUS_USER, 0x634, CMU_FSYS2),
	SFR(PLL_CON0_MUX_CLKCMU_FSYS2_BUS_USER, 0x600, CMU_FSYS2),
	SFR(PLL_CON1_MUX_CLKCMU_FSYS2_BUS_USER, 0x604, CMU_FSYS2),
	SFR(PLL_CON0_MUX_CLKSFI_FSYS2_ETHERNET_USER, 0x640, CMU_FSYS2),
	SFR(PLL_CON1_MUX_CLKSFI_FSYS2_ETHERNET_USER, 0x644, CMU_FSYS2),
	SFR(PLL_CON0_MUX_CLKCMU_G2D_G2D_USER, 0x600, CMU_G2D),
	SFR(PLL_CON1_MUX_CLKCMU_G2D_G2D_USER, 0x604, CMU_G2D),
	SFR(PLL_CON0_MUX_CLKCMU_G2D_MSCL_USER, 0x610, CMU_G2D),
	SFR(PLL_CON1_MUX_CLKCMU_G2D_MSCL_USER, 0x614, CMU_G2D),
	SFR(PLL_CON0_MUX_CLKCMU_G3D00_SWITCH_USER, 0x600, CMU_G3D00),
	SFR(PLL_CON1_MUX_CLKCMU_G3D00_SWITCH_USER, 0x604, CMU_G3D00),
	SFR(PLL_CON0_MUX_CLKCMU_G3D01_SWITCH_USER, 0x600, CMU_G3D01),
	SFR(PLL_CON1_MUX_CLKCMU_G3D01_SWITCH_USER, 0x604, CMU_G3D01),
	SFR(PLL_CON0_MUX_CLKCMU_G3D1_SWITCH_USER, 0x610, CMU_G3D1),
	SFR(PLL_CON1_MUX_CLKCMU_G3D1_SWITCH_USER, 0x614, CMU_G3D1),
	SFR(PLL_CON0_MUX_CLKCMU_EMBEDDED_G3D1_USER, 0x600, CMU_G3D1),
	SFR(PLL_CON1_MUX_CLKCMU_EMBEDDED_G3D1_USER, 0x604, CMU_G3D1),
	SFR(PLL_CON0_MUX_CLKCMU_ISPB_BUS_USER, 0x600, CMU_ISPB),
	SFR(PLL_CON1_MUX_CLKCMU_ISPB_BUS_USER, 0x604, CMU_ISPB),
	SFR(PLL_CON0_MUX_CLKCMU_MFC_MFC_USER, 0x600, CMU_MFC),
	SFR(PLL_CON1_MUX_CLKCMU_MFC_MFC_USER, 0x604, CMU_MFC),
	SFR(PLL_CON0_MUX_CLKCMU_MFC_WFD_USER, 0x610, CMU_MFC),
	SFR(PLL_CON1_MUX_CLKCMU_MFC_WFD_USER, 0x614, CMU_MFC),
	SFR(PLL_CON0_MUX_CLKCMU_MIF_BUSP_USER, 0x610, CMU_MIF),
	SFR(PLL_CON1_MUX_CLKCMU_MIF_BUSP_USER, 0x614, CMU_MIF),
	SFR(PLL_CON0_CLKMUX_MIF_DDRPHY2X, 0x600, CMU_MIF),
	SFR(PLL_CON1_CLKMUX_MIF_DDRPHY2X, 0x604, CMU_MIF),
	SFR(PLL_CON0_MUX_CLKCMU_NPU_BUS_USER, 0x600, CMU_NPU),
	SFR(PLL_CON1_MUX_CLKCMU_NPU_BUS_USER, 0x604, CMU_NPU),
	SFR(PLL_CON0_MUX_CLKCMU_PERIC0_BUS_USER, 0x600, CMU_PERIC0),
	SFR(PLL_CON1_MUX_CLKCMU_PERIC0_BUS_USER, 0x604, CMU_PERIC0),
	SFR(PLL_CON0_MUX_CLKCMU_PERIC0_IP_USER, 0x610, CMU_PERIC0),
	SFR(PLL_CON1_MUX_CLKCMU_PERIC0_IP_USER, 0x614, CMU_PERIC0),
	SFR(PLL_CON0_MUX_CLKCMU_PERIC1_BUS_USER, 0x600, CMU_PERIC1),
	SFR(PLL_CON1_MUX_CLKCMU_PERIC1_BUS_USER, 0x604, CMU_PERIC1),
	SFR(PLL_CON0_MUX_CLKCMU_PERIC1_IP_USER, 0x610, CMU_PERIC1),
	SFR(PLL_CON1_MUX_CLKCMU_PERIC1_IP_USER, 0x614, CMU_PERIC1),
	SFR(PLL_CON0_MUX_CLKCMU_PERIS_BUS_USER, 0x600, CMU_PERIS),
	SFR(PLL_CON1_MUX_CLKCMU_PERIS_BUS_USER, 0x604, CMU_PERIS),
	SFR(PLL_CON0_CLKCMU_MIF_DDRPHY2X_S2D, 0x600, CMU_S2D),
	SFR(PLL_CON1_CLKCMU_MIF_DDRPHY2X_S2D, 0x604, CMU_S2D),
	SFR(PLL_CON0_MUX_CLKCMU_TAA_BUS_USER, 0x600, CMU_TAA),
	SFR(PLL_CON1_MUX_CLKCMU_TAA_BUS_USER, 0x604, CMU_TAA),
	SFR(CLK_CON_MUX_MUX_CLK_PERIS_GIC, 0x1000, CMU_PERIS),
	SFR(CLK_CON_MUX_MUX_HCHGEN_CLK_SFI_CPU, 0x1040, CMU_SFI),
	SFR(CLK_CON_DIV_DIV_CLK_ACC_BUSP, 0x1800, CMU_ACC),
	SFR(CLK_CON_DIV_DIV_CLK_AUD_CPU, 0x1810, CMU_AUD),
	SFR(CLK_CON_DIV_DIV_CLK_AUD_AUDIF, 0x1800, CMU_AUD),
	SFR(CLK_CON_DIV_DIV_CLK_AUD_UAIF0, 0x181c, CMU_AUD),
	SFR(CLK_CON_DIV_DIV_CLK_AUD_UAIF1, 0x1820, CMU_AUD),
	SFR(CLK_CON_DIV_DIV_CLK_AUD_UAIF2, 0x1824, CMU_AUD),
	SFR(CLK_CON_DIV_DIV_CLK_AUD_UAIF3, 0x1828, CMU_AUD),
	SFR(CLK_CON_DIV_DIV_CLK_AUD_BUS, 0x1804, CMU_AUD),
	SFR(CLK_CON_DIV_DIV_CLK_AUD_BUSP, 0x1808, CMU_AUD),
	SFR(CLK_CON_DIV_DIV_CLK_AUD_DMIC, 0x1814, CMU_AUD),
	SFR(CLK_CON_DIV_DIV_CLK_AUD_CNT, 0x180c, CMU_AUD),
	SFR(CLK_CON_DIV_DIV_CLK_AUD_MCLK, 0x1818, CMU_AUD),
	SFR(CLK_CON_DIV_DIV_CLK_AUD_UAIF6, 0x1834, CMU_AUD),
	SFR(CLK_CON_DIV_DIV_CLK_AUD_UAIF5, 0x1830, CMU_AUD),
	SFR(CLK_CON_DIV_DIV_CLK_AUD_UAIF4, 0x182c, CMU_AUD),
	SFR(CLK_CON_DIV_DIV_HCHGEN_CLK_AUD_CPU, 0x1838, CMU_AUD),
	SFR(CLK_CON_DIV_DIV_CLK_BUSC_BUSP, 0x1800, CMU_BUSC),
	SFR(CLK_CON_DIV_DIV_CLK_BUSMC_BUSP, 0x1800, CMU_BUSMC),
	SFR(CLK_CON_DIV_CLKCMU_APM_BUS, 0x1804, CMU_TOP),
	SFR(CLK_CON_DIV_PLL_SHARED0_DIV2, 0x18b8, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_G3D1_SWITCH, 0x187c, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_PERIC0_BUS, 0x1898, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_PERIS_BUS, 0x18a8, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_FSYS0_BUS, 0x1850, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_DPUM_BUS, 0x1844, CMU_TOP),
	SFR(CLK_CON_DIV_PLL_SHARED1_DIV2, 0x18c0, CMU_TOP),
	SFR(CLK_CON_DIV_PLL_SHARED2_DIV4, 0x18d4, CMU_TOP),
	SFR(CLK_CON_DIV_PLL_SHARED4_DIV4, 0x18dc, CMU_TOP),
	SFR(CLK_CON_DIV_PLL_SHARED2_DIV3, 0x18d0, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_MFC_MFC, 0x1888, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_G2D_G2D, 0x186c, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_FSYS1_BUS, 0x1858, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_DPUS0_BUS, 0x1848, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_PERIC1_BUS, 0x18a0, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_BUSC_BUS, 0x1810, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_CPUCL0_SWITCH, 0x1828, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_CORE_BUS, 0x181c, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_TAA_BUS, 0x18ac, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_ACC_BUS, 0x1800, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_ISPB_BUS, 0x1884, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_AUD_CPU, 0x180c, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_G2D_MSCL, 0x1870, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_CPUCL0_DBG, 0x1824, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_FSYS1_USBDRD, 0x185c, CMU_TOP),
	SFR(CLK_CON_DIV_PLL_SHARED1_DIV4, 0x18c8, CMU_TOP),
	SFR(CLK_CON_DIV_DIV_CLKCMU_CMU_BOOST, 0x18b4, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_MFC_WFD, 0x188c, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_MIF_BUSP, 0x1890, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_PERIC0_IP, 0x189c, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_PERIC1_IP, 0x18a4, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_NPU_BUS, 0x1894, CMU_TOP),
	SFR(CLK_CON_DIV_PLL_SHARED1_DIV3, 0x18c4, CMU_TOP),
	SFR(CLK_CON_DIV_PLL_SHARED0_DIV3, 0x18bc, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_CPUCL0_CLUSTER, 0x1820, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_G3D00_SWITCH, 0x1874, CMU_TOP),
	SFR(CLK_CON_DIV_CLK_CMU_PLLCLKOUT, 0x18b0, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_DPTX_BUS, 0x183c, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_G3D01_SWITCH, 0x1878, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_DPUS1_BUS, 0x184c, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_DPTX_DPGTC, 0x1840, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_AUD_BUS, 0x1808, CMU_TOP),
	SFR(CLK_CON_DIV_PLL_SHARED2_DIV2, 0x18cc, CMU_TOP),
	SFR(CLK_CON_DIV_PLL_SHARED4_DIV2, 0x18d8, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_CPUCL1_CLUSTER, 0x182c, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_CPUCL1_SWITCH, 0x1830, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_BUSMC_BUS, 0x1818, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_BUSC_SSS, 0x1814, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_FSYS2_BUS, 0x1860, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_FSYS2_UFS_EMBD, 0x1868, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_FSYS2_ETHERNET, 0x1864, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_DNC_BUS, 0x1834, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_DNC_CPU, 0x1838, CMU_TOP),
	SFR(CLK_CON_DIV_CLKCMU_HPM, 0x1880, CMU_TOP),
	SFR(CLK_CON_DIV_DIV_CLK_CORE_BUSP, 0x1800, CMU_CORE),
	SFR(CLK_CON_DIV_DIV_CLK_CPUCL0_SHORTSTOP, 0x1824, CMU_CPUCL0),
	SFR(CLK_CON_DIV_DIV_CLK_CLUSTER0_ACLK, 0x1800, CMU_CPUCL0),
	SFR(CLK_CON_DIV_DIV_CLK_CLUSTER0_ATCLK, 0x1804, CMU_CPUCL0),
	SFR(CLK_CON_DIV_DIV_CLK_CLUSTER0_PERIPHCLK, 0x180c, CMU_CPUCL0),
	SFR(CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_PCLKDBG, 0x1820, CMU_CPUCL0),
	SFR(CLK_CON_DIV_DIV_CLK_CPUCL0_BUSP, 0x1810, CMU_CPUCL0),
	SFR(CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_BUS, 0x181c, CMU_CPUCL0),
	SFR(CLK_CON_DIV_DIV_CLK_CLUSTER0_PCLK, 0x1808, CMU_CPUCL0),
	SFR(CLK_CON_DIV_DIV_CLK_CPUCL1_SHORTSTOP, 0x181c, CMU_CPUCL1),
	SFR(CLK_CON_DIV_DIV_CLK_CLUSTER1_ACLK, 0x1800, CMU_CPUCL1),
	SFR(CLK_CON_DIV_DIV_CLK_CLUSTER1_ATCLK, 0x1804, CMU_CPUCL1),
	SFR(CLK_CON_DIV_DIV_CLK_CLUSTER1_PERIPHCLK, 0x180c, CMU_CPUCL1),
	SFR(CLK_CON_DIV_DIV_CLK_CPUCL1_BUSP, 0x1810, CMU_CPUCL1),
	SFR(CLK_CON_DIV_DIV_CLK_CLUSTER1_PCLK, 0x1808, CMU_CPUCL1),
	SFR(CLK_CON_DIV_DIV_CLK_DNC_BUSP, 0x1804, CMU_DNC),
	SFR(CLK_CON_DIV_DIV_CLK_DPUM_BUSP, 0x1800, CMU_DPUM),
	SFR(CLK_CON_DIV_DIV_CLK_DPUS_BUSP, 0x1800, CMU_DPUS),
	SFR(CLK_CON_DIV_DIV_CLK_DPUS1_BUSP, 0x1800, CMU_DPUS1),
	SFR(CLK_CON_DIV_DIV_CLK_FSYS1_MMC_CARD, 0x1800, CMU_FSYS1),
	SFR(CLK_CON_DIV_DIV_CLK_G2D_BUSP, 0x1800, CMU_G2D),
	SFR(CLK_CON_DIV_DIV_CLK_G3D00_BUSP, 0x1804, CMU_G3D00),
	SFR(CLK_CON_DIV_DIV_CLK_G3D01_BUSP, 0x1804, CMU_G3D01),
	SFR(CLK_CON_DIV_DIV_CLK_G3D1_BUSP, 0x1804, CMU_G3D1),
	SFR(CLK_CON_DIV_DIV_CLK_ISPB_BUSP, 0x1800, CMU_ISPB),
	SFR(CLK_CON_DIV_DIV_CLK_MFC_BUSP, 0x1800, CMU_MFC),
	SFR(CLK_CON_DIV_DIV_CLK_NPU_BUSP, 0x1804, CMU_NPU),
	SFR(CLK_CON_DIV_DIV_CLK_PERIC0_USI00_USI, 0x1800, CMU_PERIC0),
	SFR(CLK_CON_DIV_DIV_CLK_PERIC0_USI01_USI, 0x1804, CMU_PERIC0),
	SFR(CLK_CON_DIV_DIV_CLK_PERIC0_USI02_USI, 0x1808, CMU_PERIC0),
	SFR(CLK_CON_DIV_DIV_CLK_PERIC0_USI03_USI, 0x180c, CMU_PERIC0),
	SFR(CLK_CON_DIV_DIV_CLK_PERIC0_USI04_USI, 0x1810, CMU_PERIC0),
	SFR(CLK_CON_DIV_DIV_CLK_PERIC0_USI05_USI, 0x1814, CMU_PERIC0),
	SFR(CLK_CON_DIV_DIV_CLK_PERIC0_USI_I2C, 0x1818, CMU_PERIC0),
	SFR(CLK_CON_DIV_DIV_CLK_PERIC1_USI_I2C, 0x1818, CMU_PERIC1),
	SFR(CLK_CON_DIV_DIV_CLK_PERIC1_USI06_USI, 0x1800, CMU_PERIC1),
	SFR(CLK_CON_DIV_DIV_CLK_PERIC1_USI07_USI, 0x1804, CMU_PERIC1),
	SFR(CLK_CON_DIV_DIV_CLK_PERIC1_USI08_USI, 0x1808, CMU_PERIC1),
	SFR(CLK_CON_DIV_DIV_CLK_PERIC1_USI09_USI, 0x180c, CMU_PERIC1),
	SFR(CLK_CON_DIV_DIV_CLK_PERIC1_USI10_USI, 0x1810, CMU_PERIC1),
	SFR(CLK_CON_DIV_DIV_CLK_PERIC1_USI11_USI, 0x1814, CMU_PERIC1),
	SFR(CLK_CON_DIV_CLK_SFI_PLLCLKOUT, 0x1814, CMU_SFI),
	SFR(CLK_CON_DIV_CLKSFI_FSYS0_BUS, 0x1800, CMU_SFI),
	SFR(CLK_CON_DIV_CLKSFI_FSYS0_PCIE, 0x1804, CMU_SFI),
	SFR(CLK_CON_DIV_CLKSFI_FSYS2_UFS_EMBD, 0x1810, CMU_SFI),
	SFR(CLK_CON_DIV_DIV_CLK_SFI_USI12, 0x1844, CMU_SFI),
	SFR(CLK_CON_DIV_DIV_CLK_SFI_USI14, 0x184c, CMU_SFI),
	SFR(CLK_CON_DIV_DIV_CLK_SFI_USI13, 0x1848, CMU_SFI),
	SFR(CLK_CON_DIV_DIV_CLK_SFI_BUSD, 0x181c, CMU_SFI),
	SFR(CLK_CON_DIV_DIV_CLK_SFI_CPU_ACLK, 0x182c, CMU_SFI),
	SFR(CLK_CON_DIV_DIV_CLK_SFI_CPU_ATCLK, 0x1830, CMU_SFI),
	SFR(CLK_CON_DIV_DIV_CLK_SFI_CPU_PCLKDBG, 0x1838, CMU_SFI),
	SFR(CLK_CON_DIV_DIV_CLK_SFI_CPU_CNTCLK, 0x1834, CMU_SFI),
	SFR(CLK_CON_DIV_CLKSFI_FSYS2_ETHERNET, 0x180c, CMU_SFI),
	SFR(CLK_CON_DIV_CLKSFI_FSYS2_BUS, 0x1808, CMU_SFI),
	SFR(CLK_CON_DIV_DIV_CLK_SFI_BUSP, 0x1820, CMU_SFI),
	SFR(CLK_CON_DIV_DIV_CLK_SFI_SERIALFLASH, 0x1840, CMU_SFI),
	SFR(CLK_CON_DIV_DIV_CLK_SFI_CAN0, 0x1824, CMU_SFI),
	SFR(CLK_CON_DIV_DIV_CLK_SFI_HYPERBUS, 0x183c, CMU_SFI),
	SFR(CLK_CON_DIV_DIV_CLK_SFI_CAN1, 0x1828, CMU_SFI),
	SFR(CLK_CON_DIV_DIV_CLK_SFI_USI15, 0x1850, CMU_SFI),
	SFR(CLK_CON_DIV_DIV_CLK_TAA_BUSP, 0x1800, CMU_TAA),
	SFR(CLK_CON_DIV_DIV_CLK_CPUCL0_CORE, 0x1818, CMU_CPUCL0),
	SFR(CLK_CON_DIV_DIV_CLK_CPUCL0_CLUSTER, 0x1814, CMU_CPUCL0),
	SFR(CLK_CON_DIV_DIV_CLK_CPUCL1_CORE, 0x1818, CMU_CPUCL1),
	SFR(CLK_CON_DIV_DIV_CLK_CPUCL1_CLUSTER, 0x1814, CMU_CPUCL1),
	SFR(CLK_CON_DIV_DIV_CLK_DNC_BUSD, 0x1800, CMU_DNC),
	SFR(CLK_CON_DIV_DIV_CLK_DNC_CPU, 0x1808, CMU_DNC),
	SFR(CLK_CON_DIV_DIV_CLK_G3D00_BUSD, 0x1800, CMU_G3D00),
	SFR(CLK_CON_DIV_DIV_CLK_G3D01_BUSD, 0x1800, CMU_G3D01),
	SFR(CLK_CON_DIV_DIV_CLK_G3D1_BUSD, 0x1800, CMU_G3D1),
	SFR(CLK_CON_DIV_DIV_CLK_NPU_BUSD, 0x1800, CMU_NPU),
	SFR(CLK_CON_GAT_GOUT_BLK_ACC_UID_LHM_AXI_P_ACC_IPCLKPORT_I_CLK, 0x207c, CMU_ACC),
	SFR(CLK_CON_GAT_GOUT_BLK_ACC_UID_LHS_AXI_D0_ACC_IPCLKPORT_I_CLK, 0x2098, CMU_ACC),
	SFR(CLK_CON_GAT_GOUT_BLK_ACC_UID_BTM_ACC_IPCLKPORT_I_ACLK, 0x2008, CMU_ACC),
	SFR(CLK_CON_GAT_GOUT_BLK_ACC_UID_RSTNSYNC_CLK_ACC_BUSD_IPCLKPORT_CLK, 0x20d0, CMU_ACC),
	SFR(CLK_CON_GAT_GOUT_BLK_ACC_UID_RSTNSYNC_CLK_ACC_BUSP_IPCLKPORT_CLK, 0x20d4, CMU_ACC),
	SFR(CLK_CON_GAT_GOUT_BLK_ACC_UID_BTM_ACC_IPCLKPORT_I_PCLK, 0x200c, CMU_ACC),
	SFR(CLK_CON_GAT_GOUT_BLK_ACC_UID_SYSREG_ACC_IPCLKPORT_PCLK, 0x20e8, CMU_ACC),
	SFR(CLK_CON_GAT_GOUT_BLK_ACC_UID_LHS_AST_C2C_ACCTAA0_IPCLKPORT_I_CLK, 0x2080, CMU_ACC),
	SFR(CLK_CON_GAT_GOUT_BLK_ACC_UID_LHS_AST_OTF_ACCTAA1_IPCLKPORT_I_CLK, 0x2094, CMU_ACC),
	SFR(CLK_CON_GAT_GOUT_BLK_ACC_UID_D_TZPC_ACC_IPCLKPORT_PCLK, 0x2048, CMU_ACC),
	SFR(CLK_CON_GAT_GOUT_BLK_ACC_UID_LHS_AST_OTF_ACCTAA0_IPCLKPORT_I_CLK, 0x2090, CMU_ACC),
	SFR(CLK_CON_GAT_GOUT_BLK_ACC_UID_XIU_D_ACC_KITT_IPCLKPORT_ACLK, 0x20f4, CMU_ACC),
	SFR(CLK_CON_GAT_GOUT_BLK_ACC_UID_VGEN_LITE_ACC_IPCLKPORT_CLK, 0x20f0, CMU_ACC),
	SFR(CLK_CON_GAT_GOUT_BLK_ACC_UID_PPMU_ACC_IPCLKPORT_ACLK, 0x20a0, CMU_ACC),
	SFR(CLK_CON_GAT_GOUT_BLK_ACC_UID_PPMU_ACC_IPCLKPORT_PCLK, 0x20a4, CMU_ACC),
	SFR(CLK_CON_GAT_GOUT_BLK_ACC_UID_QE_GDC0_IPCLKPORT_ACLK, 0x20b0, CMU_ACC),
	SFR(CLK_CON_GAT_GOUT_BLK_ACC_UID_QE_GDC1_IPCLKPORT_ACLK, 0x20b8, CMU_ACC),
	SFR(CLK_CON_GAT_GOUT_BLK_ACC_UID_QE_ISPPRE_IPCLKPORT_ACLK, 0x20c0, CMU_ACC),
	SFR(CLK_CON_GAT_GOUT_BLK_ACC_UID_QE_VRA_IPCLKPORT_ACLK, 0x20c8, CMU_ACC),
	SFR(CLK_CON_GAT_GOUT_BLK_ACC_UID_SYSMMU_ACC_IPCLKPORT_CLK_S1, 0x20d8, CMU_ACC),
	SFR(CLK_CON_GAT_GOUT_BLK_ACC_UID_APB_ASYNC_CSIS0_IPCLKPORT_PCLKM, 0x2004, CMU_ACC),
	SFR(CLK_CON_GAT_GOUT_BLK_ACC_UID_HUB_IPCLKPORT_ISPPRE_I_CLK, 0x2064, CMU_ACC),
	SFR(CLK_CON_GAT_GOUT_BLK_ACC_UID_HUB_IPCLKPORT_GDC0_CLK, 0x2054, CMU_ACC),
	SFR(CLK_CON_GAT_GOUT_BLK_ACC_UID_HUB_IPCLKPORT_GDC1_CLK, 0x205c, CMU_ACC),
	SFR(CLK_CON_GAT_GOUT_BLK_ACC_UID_HUB_IPCLKPORT_VRA_CLK, 0x2068, CMU_ACC),
	SFR(CLK_CON_GAT_GOUT_BLK_ACC_UID_HUB_IPCLKPORT_C2COMX_C2CLK, 0x204c, CMU_ACC),
	SFR(CLK_CON_GAT_GOUT_BLK_ACC_UID_LHS_AST_C2C_ACCTAA1_IPCLKPORT_I_CLK, 0x2084, CMU_ACC),
	SFR(CLK_CON_GAT_GOUT_BLK_ACC_UID_LHM_AST_C2C_ISPB0ACC_IPCLKPORT_I_CLK, 0x206c, CMU_ACC),
	SFR(CLK_CON_GAT_GOUT_BLK_ACC_UID_LHM_AST_C2C_ISPB1ACC_IPCLKPORT_I_CLK, 0x2070, CMU_ACC),
	SFR(CLK_CON_GAT_GOUT_BLK_ACC_UID_LHS_AST_D0_ACCDPUM_IPCLKPORT_I_CLK, 0x2088, CMU_ACC),
	SFR(CLK_CON_GAT_GOUT_BLK_ACC_UID_LHS_AST_D1_ACCDPUM_IPCLKPORT_I_CLK, 0x208c, CMU_ACC),
	SFR(CLK_CON_GAT_GOUT_BLK_ACC_UID_LHM_AST_OTF_ISPB0ACC_IPCLKPORT_I_CLK, 0x2074, CMU_ACC),
	SFR(CLK_CON_GAT_GOUT_BLK_ACC_UID_LHM_AST_OTF_ISPB1ACC_IPCLKPORT_I_CLK, 0x2078, CMU_ACC),
	SFR(CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS0_I_ACLK, 0x2020, CMU_ACC),
	SFR(CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS1_I_ACLK, 0x2030, CMU_ACC),
	SFR(CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS2_I_ACLK, 0x2040, CMU_ACC),
	SFR(CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS0P1_I_ACLK, 0x2018, CMU_ACC),
	SFR(CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS1P1_I_ACLK, 0x2028, CMU_ACC),
	SFR(CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS2P1_I_ACLK, 0x2038, CMU_ACC),
	SFR(CLK_CON_GAT_GOUT_BLK_ACC_UID_VGEN_ISPPRE_IPCLKPORT_CLK, 0x20ec, CMU_ACC),
	SFR(CLK_CON_GAT_GOUT_BLK_ACC_UID_SYSMMU_ISPPRE_IPCLKPORT_CLK_S1, 0x20e0, CMU_ACC),
	SFR(CLK_CON_GAT_GOUT_BLK_ACC_UID_PPMU_ISPPRE_IPCLKPORT_ACLK, 0x20a8, CMU_ACC),
	SFR(CLK_CON_GAT_GOUT_BLK_ACC_UID_PPMU_ISPPRE_IPCLKPORT_PCLK, 0x20ac, CMU_ACC),
	SFR(CLK_CON_GAT_CLK_BLK_ACC_UID_ACC_CMU_ACC_IPCLKPORT_PCLK, 0x2000, CMU_ACC),
	SFR(CLK_CON_GAT_GOUT_BLK_ACC_UID_LHS_AXI_D1_ACC_IPCLKPORT_I_CLK, 0x209c, CMU_ACC),
	SFR(CLK_CON_GAT_GOUT_BLK_ACC_UID_BTM_ISPPRE_IPCLKPORT_I_ACLK, 0x2010, CMU_ACC),
	SFR(CLK_CON_GAT_GOUT_BLK_ACC_UID_BTM_ISPPRE_IPCLKPORT_I_PCLK, 0x2014, CMU_ACC),
	SFR(CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS0_I_PCLK, 0x2024, CMU_ACC),
	SFR(CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS0P1_I_PCLK, 0x201c, CMU_ACC),
	SFR(CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS1_I_PCLK, 0x2034, CMU_ACC),
	SFR(CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS1P1_I_PCLK, 0x202c, CMU_ACC),
	SFR(CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS2_I_PCLK, 0x2044, CMU_ACC),
	SFR(CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS2P1_I_PCLK, 0x203c, CMU_ACC),
	SFR(CLK_CON_GAT_GOUT_BLK_ACC_UID_QE_GDC0_IPCLKPORT_PCLK, 0x20b4, CMU_ACC),
	SFR(CLK_CON_GAT_GOUT_BLK_ACC_UID_QE_GDC1_IPCLKPORT_PCLK, 0x20bc, CMU_ACC),
	SFR(CLK_CON_GAT_GOUT_BLK_ACC_UID_QE_ISPPRE_IPCLKPORT_PCLK, 0x20c4, CMU_ACC),
	SFR(CLK_CON_GAT_GOUT_BLK_ACC_UID_QE_VRA_IPCLKPORT_PCLK, 0x20cc, CMU_ACC),
	SFR(CLK_CON_GAT_GOUT_BLK_ACC_UID_HUB_IPCLKPORT_ISPPRE_I_C2CLK, 0x2060, CMU_ACC),
	SFR(CLK_CON_GAT_GOUT_BLK_ACC_UID_HUB_IPCLKPORT_GDC0_C2CLK, 0x2050, CMU_ACC),
	SFR(CLK_CON_GAT_GOUT_BLK_ACC_UID_HUB_IPCLKPORT_GDC1_C2CLK, 0x2058, CMU_ACC),
	SFR(CLK_CON_GAT_GOUT_BLK_ACC_UID_SYSMMU_ACC_IPCLKPORT_CLK_S2, 0x20dc, CMU_ACC),
	SFR(CLK_CON_GAT_GOUT_BLK_ACC_UID_SYSMMU_ISPPRE_IPCLKPORT_CLK_S2, 0x20e4, CMU_ACC),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_D_APM_IPCLKPORT_I_CLK, 0x2034, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_P_APM_IPCLKPORT_I_CLK, 0x202c, CMU_APM),
	SFR(CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_OSCCLK_RCO_IPCLKPORT_CLK, 0x2008, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_BUS_IPCLKPORT_CLK, 0x2060, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_WDT_APM_IPCLKPORT_PCLK, 0x2074, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_SYSREG_APM_IPCLKPORT_PCLK, 0x2070, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_AP_IPCLKPORT_PCLK, 0x2040, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK, 0x2010, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_ACLK, 0x2024, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_PCLK, 0x2028, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_G_SCAN2DRAM_IPCLKPORT_I_CLK, 0x203c, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_PMU_INTR_GEN_IPCLKPORT_PCLK, 0x2050, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_SPEEDY_APM_IPCLKPORT_PCLK, 0x2064, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_XIU_DP_APM_IPCLKPORT_ACLK, 0x2078, CMU_APM),
	SFR(CLK_CON_GAT_CLK_BLK_APM_UID_APM_CMU_APM_IPCLKPORT_PCLK, 0x2000, CMU_APM),
	SFR(CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_OSCCLK_IPCLKPORT_CLK, 0x2004, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_GREBEINTEGRATION_IPCLKPORT_HCLK, 0x2020, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK, 0x200c, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_TOP_RTC_IPCLKPORT_PCLK, 0x2018, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_SS_DBGCORE_IPCLKPORT_SS_DBGCORE_IPCLKPORT_HCLK, 0x206c, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_D_TZPC_APM_IPCLKPORT_PCLK, 0x201c, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_DBGCORE_IPCLKPORT_PCLK, 0x204c, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_G_DBGCORE_IPCLKPORT_I_CLK, 0x2038, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_RTC_IPCLKPORT_PCLK, 0x2014, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_ROM_CRC32_HCU_IPCLKPORT_PCLK, 0x2054, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_ACLK, 0x2058, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_PCLK, 0x205c, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_SFI0_IPCLKPORT_PCLK, 0x2044, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_P_SFIAPM_IPCLKPORT_I_CLK, 0x2030, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_SPEEDY_SUB0_APM_IPCLKPORT_PCLK, 0x2068, CMU_APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_SFI1_IPCLKPORT_PCLK, 0x2048, CMU_APM),
	SFR(CLK_CON_GAT_CLK_BLK_AUD_UID_AUD_CMU_AUD_IPCLKPORT_PCLK, 0x2000, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_LHS_AXI_D_AUD_IPCLKPORT_I_CLK, 0x207c, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_PPMU_D_AUD_IPCLKPORT_ACLK, 0x2088, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_PPMU_D_AUD_IPCLKPORT_PCLK, 0x208c, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_SYSREG_AUD_IPCLKPORT_PCLK, 0x20f4, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF0, 0x2018, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF1, 0x201c, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF3, 0x2024, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_GPIO_AUD_IPCLKPORT_PCLK, 0x2074, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_AXI_US_32TO128_IPCLKPORT_ACLK, 0x2064, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_BUSD_IPCLKPORT_CLK, 0x2090, CMU_AUD),
	SFR(CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_OSCCLK_IPCLKPORT_CLK, 0x2008, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF0_IPCLKPORT_CLK, 0x20d0, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF1_IPCLKPORT_CLK, 0x20d4, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF2_IPCLKPORT_CLK, 0x20d8, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF3_IPCLKPORT_CLK, 0x20dc, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_BTM_D_AUD_IPCLKPORT_I_ACLK, 0x2068, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_PERI_AXI_ASB_IPCLKPORT_ACLKM, 0x2080, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF2, 0x2020, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_LHM_AXI_P_AUD_IPCLKPORT_I_CLK, 0x2078, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_BUSP_IPCLKPORT_CLK, 0x2094, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_PERI_AXI_ASB_IPCLKPORT_PCLK, 0x2084, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_WDT_AUD0_IPCLKPORT_PCLK, 0x2104, CMU_AUD),
	SFR(CLK_CON_GAT_CLK_BLK_AUD_UID_DFTMUX_AUD_IPCLKPORT_AUD_CODEC_MCLK, 0x2004, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_SYSMMU_AXI_D_AUD_IPCLKPORT_CLK_S1, 0x20ec, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_SMMU_AUD_S1_NS_IPCLKPORT_PCLKM, 0x2050, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK, 0x200c, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_SMMU_AUD_S1_S_IPCLKPORT_PCLKM, 0x2054, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_IRQ, 0x2010, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_CNT, 0x2014, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CNT_IPCLKPORT_CLK, 0x2098, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF4, 0x2028, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF5, 0x202c, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF6, 0x2030, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_HIFI4, 0x2038, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF4_IPCLKPORT_CLK, 0x20e0, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF5_IPCLKPORT_CLK, 0x20e4, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF6_IPCLKPORT_CLK, 0x20e8, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_HIFI4_B, 0x203c, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_DAP, 0x2034, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_SWP0, 0x2040, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_SWP1, 0x2044, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_SWP2, 0x2048, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_SMMU_AUD_S2_IPCLKPORT_PCLKM, 0x2058, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_WDT_AUD1_IPCLKPORT_PCLK, 0x2108, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_WDT_AUD2_IPCLKPORT_PCLK, 0x210c, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUBRESETN_IPCLKPORT_CLK, 0x20ac, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUBRESET0_IPCLKPORT_CLK, 0x209c, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUBRESET1_IPCLKPORT_CLK, 0x20a0, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUBRESET2_IPCLKPORT_CLK, 0x20a4, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUDRESET0_IPCLKPORT_CLK, 0x20b0, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUDRESET1_IPCLKPORT_CLK, 0x20b4, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUDRESET2_IPCLKPORT_CLK, 0x20b8, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN0_IPCLKPORT_CLK, 0x20c0, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN1_IPCLKPORT_CLK, 0x20c4, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN2_IPCLKPORT_CLK, 0x20c8, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_BTM_D_AUD_IPCLKPORT_I_PCLK, 0x206c, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_SWP3, 0x204c, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUBRESET3_IPCLKPORT_CLK, 0x20a8, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUDRESET3_IPCLKPORT_CLK, 0x20bc, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN3_IPCLKPORT_CLK, 0x20cc, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_WDT_AUD3_IPCLKPORT_PCLK, 0x2110, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_VGEN_AUD0_IPCLKPORT_PCLKM, 0x205c, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_VGEN_AUD0_IPCLKPORT_CLK, 0x20f8, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_SYSMMU_AXI_D_AUD_IPCLKPORT_CLK_S2, 0x20f0, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_VGEN_AUD1_IPCLKPORT_CLK, 0x20fc, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_VGEN_LITE_AUD_IPCLKPORT_CLK, 0x2100, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_VGEN_AUD1_IPCLKPORT_PCLKM, 0x2060, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_AUD_UID_D_TZPC_AUD_IPCLKPORT_PCLK, 0x2070, CMU_AUD),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_TREX_D_BUSC_IPCLKPORT_ACLK, 0x2154, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_TREX_D_BUSC_IPCLKPORT_PCLK, 0x2158, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_SYSREG_BUSC_IPCLKPORT_PCLK, 0x2150, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_D_TZPC_BUSC_IPCLKPORT_PCLK, 0x201c, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_ACEL_D_FSYS1_IPCLKPORT_I_CLK, 0x202c, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D0_DPUM_IPCLKPORT_I_CLK, 0x2038, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D0_DPUS0_IPCLKPORT_I_CLK, 0x203c, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D0_DPUS1_IPCLKPORT_I_CLK, 0x2040, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_ACEL_D1_G2D_IPCLKPORT_I_CLK, 0x2024, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D0_MFC_IPCLKPORT_I_CLK, 0x2044, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D1_DPUM_IPCLKPORT_I_CLK, 0x204c, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D1_DPUS0_IPCLKPORT_I_CLK, 0x2050, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D1_DPUS1_IPCLKPORT_I_CLK, 0x2054, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_ACEL_D0_G2D_IPCLKPORT_I_CLK, 0x2020, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D1_MFC_IPCLKPORT_I_CLK, 0x2058, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D2_DPUM_IPCLKPORT_I_CLK, 0x205c, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D2_DPUS0_IPCLKPORT_I_CLK, 0x2060, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D2_DPUS1_IPCLKPORT_I_CLK, 0x2064, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_ACEL_D2_G2D_IPCLKPORT_I_CLK, 0x2028, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D3_DPUM_IPCLKPORT_I_CLK, 0x2068, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D3_DPUS0_IPCLKPORT_I_CLK, 0x206c, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D3_DPUS1_IPCLKPORT_I_CLK, 0x2070, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D0_ACC_IPCLKPORT_I_CLK, 0x2034, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D_ISPB0_IPCLKPORT_I_CLK, 0x2078, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D_ISPB1_IPCLKPORT_I_CLK, 0x207c, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D_TAA0_IPCLKPORT_I_CLK, 0x2084, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D_TAA1_IPCLKPORT_I_CLK, 0x2088, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_DBG_G_BUSC_IPCLKPORT_I_CLK, 0x2110, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_RSTNSYNC_CLK_BUSC_BUSD_IPCLKPORT_CLK, 0x2128, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_RSTNSYNC_CLK_BUSC_BUSP_IPCLKPORT_CLK, 0x212c, CMU_BUSC),
	SFR(CLK_CON_GAT_CLK_BLK_BUSC_UID_RSTNSYNC_CLK_BUSC_OSCCLK_IPCLKPORT_CLK, 0x2004, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D1_ACC_IPCLKPORT_I_CLK, 0x2048, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_TREX_P_BUSMC_IPCLKPORT_ACLK_BUSMC, 0x215c, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_ADM_AHB_SSS_IPCLKPORT_HCLKM, 0x2008, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_TREX_P_BUSMC_IPCLKPORT_PCLK_BUSMC, 0x2164, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_TREX_P_BUSMC_IPCLKPORT_PCLK, 0x2160, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_AD_APB_PUF_IPCLKPORT_PCLKM, 0x200c, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_BAAW_D_SSS_IPCLKPORT_I_PCLK, 0x2014, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_BAAW_P_SFI_BUSC_IPCLKPORT_I_PCLK, 0x2018, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D_BUSMC_DP_IPCLKPORT_I_CLK, 0x2074, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D_SSS_IPCLKPORT_I_CLK, 0x2080, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_D_SSS_IPCLKPORT_I_CLK, 0x2098, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_D0_PCIE_IPCLKPORT_I_CLK, 0x208c, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_D1_PCIE_IPCLKPORT_I_CLK, 0x2090, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_ACC_IPCLKPORT_I_CLK, 0x209c, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_AUD_IPCLKPORT_I_CLK, 0x20a0, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_BUSMC_IPCLKPORT_I_CLK, 0x20a4, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_DPTX_IPCLKPORT_I_CLK, 0x20ac, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_DPUM_IPCLKPORT_I_CLK, 0x20b0, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_DPUS0_IPCLKPORT_I_CLK, 0x20b4, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_DPUS1_IPCLKPORT_I_CLK, 0x20b8, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_FSYS2_IPCLKPORT_I_CLK, 0x20c4, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_FSYS0_IPCLKPORT_I_CLK, 0x20bc, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_FSYS1_IPCLKPORT_I_CLK, 0x20c0, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_G2D_IPCLKPORT_I_CLK, 0x20c8, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_ISPB0_IPCLKPORT_I_CLK, 0x20cc, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_ISPB1_IPCLKPORT_I_CLK, 0x20d0, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_MFC_IPCLKPORT_I_CLK, 0x20d4, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_MIF0_IPCLKPORT_I_CLK, 0x20d8, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_MIF1_IPCLKPORT_I_CLK, 0x20dc, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_MIF2_IPCLKPORT_I_CLK, 0x20e0, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_MIF3_IPCLKPORT_I_CLK, 0x20e4, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_PERIC0_IPCLKPORT_I_CLK, 0x20f8, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_PERIC1_IPCLKPORT_I_CLK, 0x20fc, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_PERIS_IPCLKPORT_I_CLK, 0x2100, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_TAA0_IPCLKPORT_I_CLK, 0x2108, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_TAA1_IPCLKPORT_I_CLK, 0x210c, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_RSTNSYNC_CLK_BUSC_SSS_IPCLKPORT_CLK, 0x2130, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_PUF_IPCLKPORT_I_CLK, 0x2114, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_XIU_D_BUSC_IPCLKPORT_ACLK, 0x216c, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_VGEN_LITE_BUSC_IPCLKPORT_CLK, 0x2168, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_SSS_IPCLKPORT_I_ACLK, 0x2144, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_SSS_IPCLKPORT_I_PCLK, 0x2148, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_SIREX_IPCLKPORT_I_ACLK, 0x213c, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_SIREX_IPCLKPORT_I_PCLK, 0x2140, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_RTIC_IPCLKPORT_I_ACLK, 0x2134, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_RTIC_IPCLKPORT_I_PCLK, 0x2138, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_QE_SSS_IPCLKPORT_ACLK, 0x2120, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_QE_SSS_IPCLKPORT_PCLK, 0x2124, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_QE_RTIC_IPCLKPORT_ACLK, 0x2118, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_QE_RTIC_IPCLKPORT_PCLK, 0x211c, CMU_BUSC),
	SFR(CLK_CON_GAT_CLK_BLK_BUSC_UID_BUSC_CMU_BUSC_IPCLKPORT_PCLK, 0x2000, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_DNC_IPCLKPORT_I_CLK, 0x20a8, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_NPU00_IPCLKPORT_I_CLK, 0x20e8, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_NPU01_IPCLKPORT_I_CLK, 0x20ec, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_NPU10_IPCLKPORT_I_CLK, 0x20f0, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_NPU11_IPCLKPORT_I_CLK, 0x20f4, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_ACEL_D_FSYS2_IPCLKPORT_I_CLK, 0x2030, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_SYSMMU_BUSC_IPCLKPORT_CLK_S2, 0x214c, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_SFI_IPCLKPORT_I_CLK, 0x2104, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_D_DNCSRAM_IPCLKPORT_I_CLK, 0x2094, CMU_BUSC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSC_UID_AD_APB_SYSMMU_BUSC_IPCLKPORT_PCLKM, 0x2010, CMU_BUSC),
	SFR(CLK_CON_GAT_CLK_BLK_BUSMC_UID_BUSMC_CMU_BUSMC_IPCLKPORT_PCLK, 0x2000, CMU_BUSMC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_SYSREG_BUSMC_IPCLKPORT_PCLK, 0x209c, CMU_BUSMC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_BUSIF_CMUTOPC_IPCLKPORT_PCLK, 0x200c, CMU_BUSMC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_TREX_D0_BUSMC_IPCLKPORT_PCLK, 0x20a4, CMU_BUSMC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_RSTNSYNC_CLK_BUSMC_BUSD_IPCLKPORT_CLK, 0x2084, CMU_BUSMC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_RSTNSYNC_CLK_BUSMC_BUSP_IPCLKPORT_CLK, 0x2088, CMU_BUSMC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_ACEL_D0_FSYS0_IPCLKPORT_I_CLK, 0x2018, CMU_BUSMC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_ACEL_D7_DNC_IPCLKPORT_I_CLK, 0x2038, CMU_BUSMC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_ACEL_D1_FSYS0_IPCLKPORT_I_CLK, 0x2020, CMU_BUSMC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_AXI_D_APM_IPCLKPORT_I_CLK, 0x2040, CMU_BUSMC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_TREX_RB_BUSMC_IPCLKPORT_CLK, 0x20b0, CMU_BUSMC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_TREX_RB_BUSMC_IPCLKPORT_PCLK, 0x20b4, CMU_BUSMC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_WRAP2_CONV_BUSMC_IPCLKPORT_I_CLK, 0x20c4, CMU_BUSMC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_VGEN_PDMA0_IPCLKPORT_CLK, 0x20bc, CMU_BUSMC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_TREX_D0_BUSMC_IPCLKPORT_ACLK, 0x20a0, CMU_BUSMC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_PDMA0_IPCLKPORT_ACLK, 0x2070, CMU_BUSMC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_SPDMA_IPCLKPORT_ACLK, 0x2090, CMU_BUSMC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_D_TZPC_BUSMC_IPCLKPORT_PCLK, 0x2010, CMU_BUSMC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_MMCACHE0_IPCLKPORT_ACLK, 0x2058, CMU_BUSMC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_MMCACHE0_IPCLKPORT_PCLK, 0x205c, CMU_BUSMC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_MMCACHE0_IPCLKPORT_PCLK_SECURE, 0x2060, CMU_BUSMC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_TREX_D1_BUSMC_IPCLKPORT_ACLK, 0x20a8, CMU_BUSMC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_TREX_D1_BUSMC_IPCLKPORT_PCLK, 0x20ac, CMU_BUSMC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHS_DBG_G_BUSMC_IPCLKPORT_I_CLK, 0x2054, CMU_BUSMC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_QE_SPDMA_IPCLKPORT_ACLK, 0x207c, CMU_BUSMC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_QE_SPDMA_IPCLKPORT_PCLK, 0x2080, CMU_BUSMC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_QE_PDMA0_IPCLKPORT_ACLK, 0x2074, CMU_BUSMC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_QE_PDMA0_IPCLKPORT_PCLK, 0x2078, CMU_BUSMC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_XIU_D0_BUSMC_IPCLKPORT_ACLK, 0x20c8, CMU_BUSMC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_AD_APB_MMCACHE0_NS_IPCLKPORT_PCLKM, 0x2008, CMU_BUSMC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_ACEL_DC_DNC_IPCLKPORT_I_CLK, 0x203c, CMU_BUSMC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_AXI_D_SFI_IPCLKPORT_I_CLK, 0x2048, CMU_BUSMC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_AXI_D_AUD_IPCLKPORT_I_CLK, 0x2044, CMU_BUSMC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_MMCACHE1_IPCLKPORT_ACLK, 0x2064, CMU_BUSMC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_MMCACHE1_IPCLKPORT_PCLK, 0x2068, CMU_BUSMC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_MMCACHE1_IPCLKPORT_PCLK_SECURE, 0x206c, CMU_BUSMC),
	SFR(CLK_CON_GAT_CLK_BLK_BUSMC_UID_RSTNSYNC_CLK_BUSMC_OSCCLK_IPCLKPORT_CLK, 0x2004, CMU_BUSMC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHS_AXI_D_BUSMC_DP_IPCLKPORT_I_CLK, 0x2050, CMU_BUSMC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_AXI_P_BUSMC_IPCLKPORT_I_CLK, 0x204c, CMU_BUSMC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_ACEL_D0_DNC_IPCLKPORT_I_CLK, 0x2014, CMU_BUSMC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_ACEL_D1_DNC_IPCLKPORT_I_CLK, 0x201c, CMU_BUSMC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_ACEL_D2_DNC_IPCLKPORT_I_CLK, 0x2024, CMU_BUSMC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_ACEL_D3_DNC_IPCLKPORT_I_CLK, 0x2028, CMU_BUSMC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_ACEL_D4_DNC_IPCLKPORT_I_CLK, 0x202c, CMU_BUSMC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_ACEL_D5_DNC_IPCLKPORT_I_CLK, 0x2030, CMU_BUSMC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_ACEL_D6_DNC_IPCLKPORT_I_CLK, 0x2034, CMU_BUSMC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_SYSMMU_BUSMC_IPCLKPORT_CLK_S2, 0x2094, CMU_BUSMC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_VGEN_LITE_APM_IPCLKPORT_CLK, 0x20b8, CMU_BUSMC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_VGEN_SFI_IPCLKPORT_CLK, 0x20c0, CMU_BUSMC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_SYSMMU_SFI_IPCLKPORT_CLK_S2, 0x2098, CMU_BUSMC),
	SFR(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_SFMPU_BUSMC_IPCLKPORT_I_CLK, 0x208c, CMU_BUSMC),
	SFR(CLK_CON_GAT_GATE_CLKCMU_APM_BUS, 0x2030, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_FSYS0_BUS, 0x2080, CMU_TOP),
	SFR(CLK_CON_GAT_CLKCMU_MIF_SWITCH, 0x2028, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_MFC_MFC, 0x20b8, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_G2D_G2D, 0x209c, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_FSYS1_BUS, 0x2088, CMU_TOP),
	SFR(CLK_CON_GAT_CLKCMU_FSYS1_MMC_CARD, 0x2024, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_DPUM_BUS, 0x2074, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_G3D1_SWITCH, 0x20ac, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_PERIS_BUS, 0x20d8, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_DPUS0_BUS, 0x2078, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_PERIC0_BUS, 0x20c8, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_PERIC1_BUS, 0x20d0, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_BUSC_BUS, 0x203c, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_CPUCL0_SWITCH, 0x2058, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_CORE_BUS, 0x204c, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_TAA_BUS, 0x20dc, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_ACC_BUS, 0x202c, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_ISPB_BUS, 0x20b4, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_AUD_CPU, 0x2038, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_G2D_MSCL, 0x20a0, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_CPUCL0_DBG, 0x2054, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_FSYS1_USBDRD, 0x208c, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_MFC_WFD, 0x20bc, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_MIF_BUSP, 0x20c0, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_PERIC0_IP, 0x20cc, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_PERIC1_IP, 0x20d4, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_NPU_BUS, 0x20c4, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_CPUCL0_CLUSTER, 0x2050, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_FSYS0_PCIE, 0x2084, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_G3D00_SWITCH, 0x20a4, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLK_CMU_PLLCLKOUT, 0x20e0, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_DPTX_BUS, 0x206c, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_G3D01_SWITCH, 0x20a8, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_DPUS1_BUS, 0x207c, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_DPTX_DPGTC, 0x2070, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_AUD_BUS, 0x2034, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_CPUCL1_CLUSTER, 0x205c, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_CPUCL1_SWITCH, 0x2060, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_CMU_BOOST, 0x2048, CMU_TOP),
	SFR(CLK_CON_GAT_CLKCMU_CMU_CPUCL0_BOOST, 0x2010, CMU_TOP),
	SFR(CLK_CON_GAT_CLKCMU_CMU_CPUCL1_BOOST, 0x2018, CMU_TOP),
	SFR(CLK_CON_GAT_CLKCMU_CMU_CORE_BOOST, 0x2008, CMU_TOP),
	SFR(CLK_CON_GAT_CLKCMU_CMU_BUSC_BOOST, 0x2000, CMU_TOP),
	SFR(CLK_CON_GAT_CLKCMU_CMU_MIF_BOOST, 0x2020, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_BUSMC_BUS, 0x2044, CMU_TOP),
	SFR(CLK_CON_GAT_CLKCMU_CMU_BUSMC_BOOST, 0x2004, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_BUSC_SSS, 0x2040, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_FSYS2_BUS, 0x2090, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_FSYS2_UFS_EMBD, 0x2098, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_FSYS2_ETHERNET, 0x2094, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_DNC_CPU, 0x2068, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_DNC_BUS, 0x2064, CMU_TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_HPM, 0x20b0, CMU_TOP),
	SFR(CLK_CON_GAT_CLK_BLK_CORE_UID_CORE_CMU_CORE_IPCLKPORT_PCLK, 0x2008, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSREG_CORE_IPCLKPORT_PCLK, 0x2210, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE2AXI_0_IPCLKPORT_CLK, 0x20fc, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE2AXI_1_IPCLKPORT_CLK, 0x2100, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_DEBUG_CCI_IPCLKPORT_ACLK, 0x215c, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P0_CORE_IPCLKPORT_ACLK_CORE, 0x221c, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P0_CORE_IPCLKPORT_PCLK, 0x2220, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL1_0_IPCLKPORT_ACLK, 0x21c0, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL1_0_IPCLKPORT_PCLK, 0x21c4, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSD_IPCLKPORT_CLK, 0x21f0, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSP_IPCLKPORT_CLK, 0x21f4, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G0_DMC0_IPCLKPORT_I_CLK, 0x20b0, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G1_DMC0_IPCLKPORT_I_CLK, 0x20c0, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G0_DMC1_IPCLKPORT_I_CLK, 0x20b4, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G1_DMC1_IPCLKPORT_I_CLK, 0x20c4, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_ATB_T_BDU_IPCLKPORT_I_CLK, 0x20d8, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_ADM_APB_G_BDU_IPCLKPORT_PCLKM, 0x2038, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_BDU_IPCLKPORT_I_CLK, 0x2058, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_BDU_IPCLKPORT_I_PCLK, 0x205c, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P1_CORE_IPCLKPORT_PCLK, 0x2228, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_G3D00_IPCLKPORT_I_CLK, 0x20e8, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_CPUCL0_IPCLKPORT_I_CLK, 0x20e0, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_CPUCL1_IPCLKPORT_I_CLK, 0x20e4, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D0_G3D1_IPCLKPORT_I_CLK, 0x208c, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D1_G3D1_IPCLKPORT_I_CLK, 0x2098, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D2_G3D1_IPCLKPORT_I_CLK, 0x209c, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D3_G3D1_IPCLKPORT_I_CLK, 0x20a0, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_PCLK, 0x2218, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPCFW_G3D0_0_IPCLKPORT_ACLK, 0x2124, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPCFW_G3D0_0_IPCLKPORT_PCLK, 0x2128, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P0_CORE_IPCLKPORT_PCLK_CORE, 0x2224, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P1_CORE_IPCLKPORT_PCLK_CORE, 0x222c, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_APM_IPCLKPORT_I_CLK, 0x20dc, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL1_1_IPCLKPORT_ACLK, 0x21c8, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL1_1_IPCLKPORT_PCLK, 0x21cc, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_ACLK, 0x2214, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_D_TZPC_CORE_IPCLKPORT_PCLK, 0x2068, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL1_0_IPCLKPORT_ACLK, 0x214c, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL1_0_IPCLKPORT_PCLK, 0x2150, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL1_1_IPCLKPORT_ACLK, 0x2154, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL1_1_IPCLKPORT_PCLK, 0x2158, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D1_0_IPCLKPORT_ACLK, 0x2170, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D1_0_IPCLKPORT_PCLK, 0x2174, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D1_1_IPCLKPORT_ACLK, 0x2178, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D1_1_IPCLKPORT_PCLK, 0x217c, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D1_2_IPCLKPORT_ACLK, 0x2180, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D1_2_IPCLKPORT_PCLK, 0x2184, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D1_3_IPCLKPORT_ACLK, 0x2188, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D1_3_IPCLKPORT_PCLK, 0x218c, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS0_IPCLKPORT_ACLK, 0x2190, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS0_IPCLKPORT_PCLK, 0x2194, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS1_IPCLKPORT_ACLK, 0x2198, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS1_IPCLKPORT_PCLK, 0x219c, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G_BUSC_IPCLKPORT_I_CLK, 0x20d0, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D0_MIF_IPCLKPORT_I_CLK, 0x2104, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D1_MIF_IPCLKPORT_I_CLK, 0x2108, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D2_MIF_IPCLKPORT_I_CLK, 0x210c, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D3_MIF_IPCLKPORT_I_CLK, 0x2110, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_G_CSSYS_IPCLKPORT_I_CLK, 0x20ac, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_AXI_ASB_CSSYS_IPCLKPORT_ACLKM, 0x2054, CMU_CORE),
	SFR(CLK_CON_GAT_CLK_BLK_CORE_UID_CCI_IPCLKPORT_PCLK, 0x2004, CMU_CORE),
	SFR(CLK_CON_GAT_CLK_BLK_CORE_UID_CCI_IPCLKPORT_CLK, 0x2000, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D0_CLUSTER1_IPCLKPORT_I_CLK, 0x2088, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D_G3D00_IPCLKPORT_I_CLK, 0x20a4, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D1_CLUSTER1_IPCLKPORT_I_CLK, 0x2094, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D_G3D01_IPCLKPORT_I_CLK, 0x20a8, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G0_DMC2_IPCLKPORT_I_CLK, 0x20b8, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G1_DMC2_IPCLKPORT_I_CLK, 0x20c8, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G0_DMC3_IPCLKPORT_I_CLK, 0x20bc, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G1_DMC3_IPCLKPORT_I_CLK, 0x20cc, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_G3D1_IPCLKPORT_I_CLK, 0x20f0, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D4_MIF_IPCLKPORT_I_CLK, 0x2114, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D5_MIF_IPCLKPORT_I_CLK, 0x2118, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D6_MIF_IPCLKPORT_I_CLK, 0x211c, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D7_MIF_IPCLKPORT_I_CLK, 0x2120, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPCFW_G3D1_IPCLKPORT_ACLK, 0x2134, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPCFW_G3D1_IPCLKPORT_PCLK, 0x2138, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D0_0_IPCLKPORT_ACLK, 0x2160, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D0_0_IPCLKPORT_PCLK, 0x2164, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D0_1_IPCLKPORT_ACLK, 0x2168, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D0_1_IPCLKPORT_PCLK, 0x216c, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS2_IPCLKPORT_ACLK, 0x21a0, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS3_IPCLKPORT_ACLK, 0x21a8, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS3_IPCLKPORT_PCLK, 0x21ac, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPCFW_G3D0_1_IPCLKPORT_ACLK, 0x212c, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPCFW_G3D0_1_IPCLKPORT_PCLK, 0x2130, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_G3D01_IPCLKPORT_I_CLK, 0x20ec, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G_BUSMC_IPCLKPORT_I_CLK, 0x20d4, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL0_0_IPCLKPORT_ACLK, 0x21b0, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL0_0_IPCLKPORT_PCLK, 0x21b4, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL0_1_IPCLKPORT_ACLK, 0x21b8, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL0_1_IPCLKPORT_PCLK, 0x21bc, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_0_IPCLKPORT_ACLK, 0x213c, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_0_IPCLKPORT_PCLK, 0x2140, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_1_IPCLKPORT_ACLK, 0x2144, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_1_IPCLKPORT_PCLK, 0x2148, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D0_CLUSTER0_IPCLKPORT_I_CLK, 0x2084, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D1_CLUSTER0_IPCLKPORT_I_CLK, 0x2090, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS2_IPCLKPORT_PCLK, 0x21a4, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D1_0_IPCLKPORT_I_CLK, 0x2018, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D1_1_IPCLKPORT_I_CLK, 0x202c, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D1_2_IPCLKPORT_I_CLK, 0x2030, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D1_3_IPCLKPORT_I_CLK, 0x2034, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D1_0_IPCLKPORT_ACLK, 0x21d0, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D1_1_IPCLKPORT_ACLK, 0x21d8, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D1_2_IPCLKPORT_ACLK, 0x21e0, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D1_3_IPCLKPORT_ACLK, 0x21e8, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D1_0_IPCLKPORT_PCLK, 0x21d4, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D1_1_IPCLKPORT_PCLK, 0x21dc, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D1_2_IPCLKPORT_PCLK, 0x21e4, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D1_3_IPCLKPORT_PCLK, 0x21ec, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSMMU_G3D0_0_IPCLKPORT_CLK_S2, 0x21f8, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSMMU_G3D0_1_IPCLKPORT_CLK_S2, 0x21fc, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSMMU_G3D1_0_IPCLKPORT_CLK_S2, 0x2200, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSMMU_G3D1_1_IPCLKPORT_CLK_S2, 0x2204, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSMMU_G3D1_2_IPCLKPORT_CLK_S2, 0x2208, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSMMU_G3D1_3_IPCLKPORT_CLK_S2, 0x220c, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_XIU_D_CORE_IPCLKPORT_ACLK, 0x2230, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_APB_ASYNC_SYSMMU_G3D0_0_IPCLKPORT_PCLKM, 0x203c, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_APB_ASYNC_SYSMMU_G3D0_1_IPCLKPORT_PCLKM, 0x2040, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_APB_ASYNC_SYSMMU_G3D1_0_IPCLKPORT_PCLKM, 0x2044, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_APB_ASYNC_SYSMMU_G3D1_1_IPCLKPORT_PCLKM, 0x2048, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_APB_ASYNC_SYSMMU_G3D1_2_IPCLKPORT_PCLKM, 0x204c, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_APB_ASYNC_SYSMMU_G3D1_3_IPCLKPORT_PCLKM, 0x2050, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D0_0_IPCLKPORT_I_CLK, 0x2010, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D0_1_IPCLKPORT_I_CLK, 0x2014, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D1_1_0_IPCLKPORT_I_CLK, 0x201c, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D1_1_1_IPCLKPORT_I_CLK, 0x2020, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D1_1_2_IPCLKPORT_I_CLK, 0x2024, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D1_1_3_IPCLKPORT_I_CLK, 0x2028, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_G3D0_0_QOS_IPCLKPORT_ACLK, 0x206c, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_LITTLE_QOS_0_IPCLKPORT_ACLK, 0x20f4, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_LITTLE_QOS_1_IPCLKPORT_ACLK, 0x20f8, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_BIG_QOS_0_IPCLKPORT_ACLK, 0x2060, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_BIG_QOS_1_IPCLKPORT_ACLK, 0x2064, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_G3D0_1_QOS_IPCLKPORT_ACLK, 0x2070, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_G3D1_0_QOS_IPCLKPORT_ACLK, 0x2074, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_G3D1_1_QOS_IPCLKPORT_ACLK, 0x2078, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_G3D1_2_QOS_IPCLKPORT_ACLK, 0x207c, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_G3D1_3_QOS_IPCLKPORT_ACLK, 0x2080, CMU_CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK, 0x20f4, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GATE_CLK_CPUCL0_CLUSTER, 0x2034, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK, 0x2024, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_BUSP_IPCLKPORT_CLK, 0x20e0, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_PCLKDBG, 0x2050, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T_BDU_IPCLKPORT_I_CLK, 0x208c, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T0_CLUSTER0_IPCLKPORT_I_CLK, 0x206c, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T0_CLUSTER1_IPCLKPORT_I_CLK, 0x2070, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T1_CLUSTER0_IPCLKPORT_I_CLK, 0x2074, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T1_CLUSTER1_IPCLKPORT_I_CLK, 0x2078, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T2_CLUSTER0_IPCLKPORT_I_CLK, 0x207c, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T3_CLUSTER0_IPCLKPORT_I_CLK, 0x2084, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SECJTAG_IPCLKPORT_I_CLK, 0x20f0, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_P_CPUCL0_IPCLKPORT_I_CLK, 0x20a4, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK, 0x2020, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_IPCLKPORT_CLK, 0x201c, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ACE_D0_CLUSTER0_IPCLKPORT_I_CLK, 0x20a8, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T0_CLUSTER0_IPCLKPORT_I_CLK, 0x20b0, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T1_CLUSTER0_IPCLKPORT_I_CLK, 0x20b4, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T2_CLUSTER0_IPCLKPORT_I_CLK, 0x20b8, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T3_CLUSTER0_IPCLKPORT_I_CLK, 0x20bc, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ACLK_IPCLKPORT_CLK, 0x20d4, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ATCLK_IPCLKPORT_CLK, 0x20d8, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_CMU_CPUCL0_IPCLKPORT_PCLK, 0x2014, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_PERIPHCLK, 0x200c, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_ATCLK, 0x204c, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_SCLK, 0x2010, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_D_TZPC_CPUCL0_IPCLKPORT_PCLK, 0x2054, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_CSSYS_IPCLKPORT_I_CLK, 0x20c4, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_CSSYS_IPCLKPORT_I_CLK, 0x2094, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_P_CPUCL0_IPCLKPORT_ACLK, 0x2108, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_DP_CSSYS_IPCLKPORT_ACLK, 0x2100, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_TREX_CPUCL0_IPCLKPORT_CLK, 0x20f8, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_AXI_US_32TO64_G_DBGCORE_IPCLKPORT_ACLK, 0x2044, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_CSSYS_IPCLKPORT_I_CLK, 0x20c0, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_BUS_IPCLKPORT_CLK, 0x20e8, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_TREX_CPUCL0_IPCLKPORT_PCLK, 0x20fc, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_APB_ASYNC_P_CSSYS_0_IPCLKPORT_PCLKM, 0x2040, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_ETR_IPCLKPORT_I_CLK, 0x20cc, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_ETR_IPCLKPORT_I_CLK, 0x209c, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_BPS_CPUCL0_IPCLKPORT_I_CLK, 0x2048, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_ATCLK, 0x2004, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ACE_D1_CLUSTER0_IPCLKPORT_I_CLK, 0x20ac, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T2_CLUSTER1_IPCLKPORT_I_CLK, 0x2080, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T3_CLUSTER1_IPCLKPORT_I_CLK, 0x2088, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GATE_CLK_CPUCL0_CORE, 0x2038, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_DT0_SFI_IPCLKPORT_I_CLK, 0x205c, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_DT1_SFI_IPCLKPORT_I_CLK, 0x2060, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_IT0_SFI_IPCLKPORT_I_CLK, 0x2064, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_IT1_SFI_IPCLKPORT_I_CLK, 0x2068, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_ACLK, 0x2000, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_ADM_APB_G_CLUSTER0_IPCLKPORT_PCLKM, 0x203c, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_PCLK, 0x2008, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_PCLK_IPCLKPORT_CLK, 0x20dc, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_DP_DBGCORE_IPCLKPORT_ACLK, 0x2104, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_STM_IPCLKPORT_I_CLK, 0x20a0, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_STM_IPCLKPORT_I_CLK, 0x20d0, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_DBGCORE_IPCLKPORT_I_CLK, 0x2098, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_DBGCORE_IPCLKPORT_I_CLK, 0x2090, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_DBGCORE_IPCLKPORT_I_CLK, 0x20c8, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_CSSYS_IPCLKPORT_CLK, 0x20e4, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_CSSYS_IPCLKPORT_CLK, 0x20ec, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_HPM_APBIF_CPUCL0_IPCLKPORT_PCLK, 0x2058, CMU_CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_HPM_CPUCL0_IPCLKPORT_HPM_TARGETCLK_C, 0x2018, CMU_CPUCL0),
	SFR(CLK_CON_GAT_GATE_CLK_CPUCL1_CORE, 0x202c, CMU_CPUCL1),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_CMU_CPUCL1_IPCLKPORT_PCLK, 0x2014, CMU_CPUCL1),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_SYSREG_CPUCL1_IPCLKPORT_PCLK, 0x2068, CMU_CPUCL1),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LHS_ATB_T3_CLUSTER1_IPCLKPORT_I_CLK, 0x2054, CMU_CPUCL1),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LHS_ATB_T2_CLUSTER1_IPCLKPORT_I_CLK, 0x2050, CMU_CPUCL1),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LHS_ATB_T1_CLUSTER1_IPCLKPORT_I_CLK, 0x204c, CMU_CPUCL1),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LHS_ATB_T0_CLUSTER1_IPCLKPORT_I_CLK, 0x2048, CMU_CPUCL1),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LHS_ACE_D0_CLUSTER1_IPCLKPORT_I_CLK, 0x2040, CMU_CPUCL1),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LHM_AXI_P_CPUCL1_IPCLKPORT_I_CLK, 0x203c, CMU_CPUCL1),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_D_TZPC_CPUCL1_IPCLKPORT_PCLK, 0x2034, CMU_CPUCL1),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL1_UID_RSTNSYNC_CLK_CPUCL1_OSCCLK_IPCLKPORT_CLK, 0x201c, CMU_CPUCL1),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CPUCL1_BUSP_IPCLKPORT_CLK, 0x2064, CMU_CPUCL1),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CLUSTER1_ACLK_IPCLKPORT_CLK, 0x2058, CMU_CPUCL1),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CLUSTER1_ATCLK_IPCLKPORT_CLK, 0x205c, CMU_CPUCL1),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLUSTER1_IPCLKPORT_ATCLK, 0x2004, CMU_CPUCL1),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLUSTER1_IPCLKPORT_PERIPHCLK, 0x200c, CMU_CPUCL1),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LHS_ACE_D1_CLUSTER1_IPCLKPORT_I_CLK, 0x2044, CMU_CPUCL1),
	SFR(CLK_CON_GAT_GATE_CLK_CPUCL1_CLUSTER, 0x2028, CMU_CPUCL1),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLUSTER1_IPCLKPORT_SCLK, 0x2010, CMU_CPUCL1),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLUSTER1_IPCLKPORT_ACLK, 0x2000, CMU_CPUCL1),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_ADM_APB_G_CLUSTER1_IPCLKPORT_PCLKM, 0x2030, CMU_CPUCL1),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLUSTER1_IPCLKPORT_PCLK, 0x2008, CMU_CPUCL1),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CLUSTER1_PCLK_IPCLKPORT_CLK, 0x2060, CMU_CPUCL1),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL1_UID_HPM_CPUCL1_IPCLKPORT_HPM_TARGETCLK_C, 0x2018, CMU_CPUCL1),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_HPM_APBIF_CPUCL1_IPCLKPORT_PCLK, 0x2038, CMU_CPUCL1),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_NPU00_IPCLKPORT_I_CLK, 0x20d8, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_BUSD_IPCLKPORT_CLK, 0x2150, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_BUSP_IPCLKPORT_CLK, 0x2154, CMU_DNC),
	SFR(CLK_CON_GAT_CLK_BLK_DNC_UID_DNC_CMU_DNC_IPCLKPORT_PCLK, 0x2008, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_D_TZPC_DNC_IPCLKPORT_PCLK, 0x204c, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AST_D_NPU0_UNIT1_DONE_IPCLKPORT_I_CLK, 0x2060, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AST_D_NPU1_UNIT0_DONE_IPCLKPORT_I_CLK, 0x2064, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AST_D_NPU1_UNIT1_DONE_IPCLKPORT_I_CLK, 0x2068, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AST_D_NPU0_UNIT0_DONE_IPCLKPORT_I_CLK, 0x205c, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AST_D_NPU0_UNIT1_SETREG_IPCLKPORT_I_CLK, 0x20cc, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AST_D_NPU1_UNIT0_SETREG_IPCLKPORT_I_CLK, 0x20d0, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AST_D_NPU1_UNIT1_SETREG_IPCLKPORT_I_CLK, 0x20d4, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_NPU01_IPCLKPORT_I_CLK, 0x20dc, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_NPU10_IPCLKPORT_I_CLK, 0x20e0, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_NPU11_IPCLKPORT_I_CLK, 0x20e4, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AST_D_NPU0_UNIT0_SETREG_IPCLKPORT_I_CLK, 0x20c8, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_IP_NPUC_IPCLKPORT_I_PCLK, 0x2058, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSREG_DNC_IPCLKPORT_PCLK, 0x21b4, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_OSCCLK_IPCLKPORT_CLK, 0x215c, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_VGEN_LITE_DNC_IPCLKPORT_CLK, 0x21c0, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_TREX_D_DNC_IPCLKPORT_PCLK, 0x21bc, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_DSPC_NPUC0_IPCLKPORT_I_CLK, 0x208c, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_NPUC_DSPC0_IPCLKPORT_I_CLK, 0x2110, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_IP_DSPC_IPCLKPORT_I_CLK_HIGH, 0x2050, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_CPU_IPCLKPORT_CLK, 0x2158, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_D0_SDMA0_IPCLKPORT_I_CLK, 0x2070, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_D0_SDMA1_IPCLKPORT_I_CLK, 0x2074, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_D0_SDMA2_IPCLKPORT_I_CLK, 0x2078, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_D1_SDMA0_IPCLKPORT_I_CLK, 0x207c, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_D1_SDMA1_IPCLKPORT_I_CLK, 0x2080, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_D1_SDMA2_IPCLKPORT_I_CLK, 0x2084, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_D_SRAMDMA_IPCLKPORT_I_CLK, 0x2094, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D0_IPCLKPORT_PCLK, 0x211c, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D1_IPCLKPORT_PCLK, 0x2124, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D2_IPCLKPORT_PCLK, 0x212c, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D3_IPCLKPORT_PCLK, 0x2134, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D4_IPCLKPORT_PCLK, 0x213c, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D5_IPCLKPORT_PCLK, 0x2144, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_DC_IPCLKPORT_PCLK, 0x214c, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_TREX_D_DNC_IPCLKPORT_ACLK, 0x21b8, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D0_DNCDMA_IPCLKPORT_CLK_S1, 0x217c, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D0_DNCDMA_IPCLKPORT_CLK_S2, 0x2180, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D0_DNCFLC_IPCLKPORT_CLK_S1, 0x2184, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D0_DNCFLC_IPCLKPORT_CLK_S2, 0x2188, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D1_DNCDMA_IPCLKPORT_CLK_S1, 0x218c, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D1_DNCDMA_IPCLKPORT_CLK_S2, 0x2190, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D1_DNCFLC_IPCLKPORT_CLK_S1, 0x2194, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D1_DNCFLC_IPCLKPORT_CLK_S2, 0x2198, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D2_DNCDMA_IPCLKPORT_CLK_S1, 0x219c, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D2_DNCDMA_IPCLKPORT_CLK_S2, 0x21a0, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D2_DNCFLC_IPCLKPORT_CLK_S1, 0x21a4, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D2_DNCFLC_IPCLKPORT_CLK_S2, 0x21a8, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_DC_DNC_IPCLKPORT_CLK_S1, 0x21ac, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_DC_DNC_IPCLKPORT_CLK_S2, 0x21b0, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_D0_BTM_DNC_IPCLKPORT_I_PCLK, 0x2014, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_DC_BTM_DNC_IPCLKPORT_I_ACLK, 0x2044, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_D1_BTM_DNC_IPCLKPORT_I_PCLK, 0x201c, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_D2_BTM_DNC_IPCLKPORT_I_PCLK, 0x2024, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_D3_BTM_DNC_IPCLKPORT_I_PCLK, 0x202c, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_D4_BTM_DNC_IPCLKPORT_I_PCLK, 0x2034, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_D5_BTM_DNC_IPCLKPORT_I_PCLK, 0x203c, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_DC_BTM_DNC_IPCLKPORT_I_PCLK, 0x2048, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_NPUC_DSPC1_IPCLKPORT_I_CLK, 0x2114, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_XIU_D1_DSPC_WRAPPER_IPCLKPORT_I_ACLK, 0x21c8, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_D_DNCSRAM_IPCLKPORT_I_CLK, 0x206c, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D0_DNC_IPCLKPORT_I_CLK, 0x20a4, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D1_DNC_IPCLKPORT_I_CLK, 0x20a8, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D2_DNC_IPCLKPORT_I_CLK, 0x20ac, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D3_DNC_IPCLKPORT_I_CLK, 0x20b0, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D4_DNC_IPCLKPORT_I_CLK, 0x20b4, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D5_DNC_IPCLKPORT_I_CLK, 0x20b8, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D6_DNC_IPCLKPORT_I_CLK, 0x20bc, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_DC_DNC_IPCLKPORT_I_CLK, 0x20c4, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D7_DNC_IPCLKPORT_I_CLK, 0x20c0, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_DSPC0_IPCLKPORT_I_CLK, 0x2088, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_NPUC_DSPC0_IPCLKPORT_I_CLK, 0x2098, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_NPUC_DSPC1_IPCLKPORT_I_CLK, 0x209c, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_DSPC0_IPCLKPORT_I_CLK, 0x2100, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_D0_SDMA0_IPCLKPORT_I_CLK, 0x20e8, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_D0_SDMA1_IPCLKPORT_I_CLK, 0x20ec, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_D0_SDMA2_IPCLKPORT_I_CLK, 0x20f0, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_D1_SDMA0_IPCLKPORT_I_CLK, 0x20f4, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_D1_SDMA1_IPCLKPORT_I_CLK, 0x20f8, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_D1_SDMA2_IPCLKPORT_I_CLK, 0x20fc, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_D_SRAMDMA_IPCLKPORT_I_CLK, 0x210c, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_IP_NPUC_IPCLKPORT_I_ACLK, 0x2054, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D0_IPCLKPORT_ACLK, 0x2118, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D1_IPCLKPORT_ACLK, 0x2120, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D2_IPCLKPORT_ACLK, 0x2128, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D3_IPCLKPORT_ACLK, 0x2130, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D4_IPCLKPORT_ACLK, 0x2138, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D5_IPCLKPORT_ACLK, 0x2140, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_DC_IPCLKPORT_ACLK, 0x2148, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_D0_BTM_DNC_IPCLKPORT_I_ACLK, 0x2010, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_D1_BTM_DNC_IPCLKPORT_I_ACLK, 0x2018, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_D2_BTM_DNC_IPCLKPORT_I_ACLK, 0x2020, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_D3_BTM_DNC_IPCLKPORT_I_ACLK, 0x2028, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_D4_BTM_DNC_IPCLKPORT_I_ACLK, 0x2030, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_D5_BTM_DNC_IPCLKPORT_I_ACLK, 0x2038, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_DAP_ASYNC_IPCLKPORT_DAPCLKM, 0x2040, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_DSPC_NPUC1_IPCLKPORT_I_CLK, 0x2090, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_DSPC_NPUC0_IPCLKPORT_I_CLK, 0x2104, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_DSPC_NPUC1_IPCLKPORT_I_CLK, 0x2108, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_XIU_D0_DNC_IPCLKPORT_ACLK, 0x21c4, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_APB_ASYNC_SMMU_S1_NS_DC_IPCLKPORT_PCLKM, 0x200c, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_P_DNC_IPCLKPORT_I_CLK, 0x20a0, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_RS_D0_DNCDMA_IPCLKPORT_ACLK, 0x2160, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_RS_D0_DNCFLC_IPCLKPORT_ACLK, 0x2164, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_RS_D1_DNCDMA_IPCLKPORT_ACLK, 0x2168, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_RS_D1_DNCFLC_IPCLKPORT_ACLK, 0x216c, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_RS_D2_DNCDMA_IPCLKPORT_ACLK, 0x2170, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_RS_D2_DNCFLC_IPCLKPORT_ACLK, 0x2174, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DNC_UID_RS_DC_DNC_IPCLKPORT_ACLK, 0x2178, CMU_DNC),
	SFR(CLK_CON_GAT_GOUT_BLK_DPTX_UID_RSTNSYNC_CLK_DPTX_BUS_IPCLKPORT_CLK, 0x2028, CMU_DPTX),
	SFR(CLK_CON_GAT_GOUT_BLK_DPTX_UID_SYSREG_DPTX_IPCLKPORT_PCLK, 0x202c, CMU_DPTX),
	SFR(CLK_CON_GAT_GOUT_BLK_DPTX_UID_LHM_AXI_P_DPTX_IPCLKPORT_I_CLK, 0x2024, CMU_DPTX),
	SFR(CLK_CON_GAT_GOUT_BLK_DPTX_UID_DPTX_TOP0_IPCLKPORT_I_PCLK, 0x2010, CMU_DPTX),
	SFR(CLK_CON_GAT_GOUT_BLK_DPTX_UID_DPTX_TOP0_IPCLKPORT_I_DP_GTC_CLK, 0x200c, CMU_DPTX),
	SFR(CLK_CON_GAT_GOUT_BLK_DPTX_UID_DPTX_TOP1_IPCLKPORT_I_PCLK, 0x201c, CMU_DPTX),
	SFR(CLK_CON_GAT_GOUT_BLK_DPTX_UID_DPTX_TOP1_IPCLKPORT_I_DP_GTC_CLK, 0x2018, CMU_DPTX),
	SFR(CLK_CON_GAT_GOUT_BLK_DPTX_UID_D_TZPC_DPTX_IPCLKPORT_PCLK, 0x2020, CMU_DPTX),
	SFR(CLK_CON_GAT_CLK_BLK_DPTX_UID_DPTX_CMU_DPTX_IPCLKPORT_PCLK, 0x2000, CMU_DPTX),
	SFR(CLK_CON_GAT_CLK_BLK_DPTX_UID_RSTNSYNC_CLK_DPTX_OSCCLK_IPCLKPORT_CLK, 0x2004, CMU_DPTX),
	SFR(CLK_CON_GAT_GOUT_BLK_DPTX_UID_DPTX_TOP0_IPCLKPORT_I_APB_PCLK, 0x2008, CMU_DPTX),
	SFR(CLK_CON_GAT_GOUT_BLK_DPTX_UID_DPTX_TOP1_IPCLKPORT_I_APB_PCLK, 0x2014, CMU_DPTX),
	SFR(CLK_CON_GAT_CLK_BLK_DPUM_UID_DPUM_CMU_DPUM_IPCLKPORT_PCLK, 0x2000, CMU_DPUM),
	SFR(CLK_CON_GAT_GOUT_BLK_DPUM_UID_BTM_D0_DPUM_IPCLKPORT_I_ACLK, 0x200c, CMU_DPUM),
	SFR(CLK_CON_GAT_GOUT_BLK_DPUM_UID_BTM_D0_DPUM_IPCLKPORT_I_PCLK, 0x2010, CMU_DPUM),
	SFR(CLK_CON_GAT_GOUT_BLK_DPUM_UID_BTM_D1_DPUM_IPCLKPORT_I_ACLK, 0x2014, CMU_DPUM),
	SFR(CLK_CON_GAT_GOUT_BLK_DPUM_UID_BTM_D1_DPUM_IPCLKPORT_I_PCLK, 0x2018, CMU_DPUM),
	SFR(CLK_CON_GAT_GOUT_BLK_DPUM_UID_SYSREG_DPUM_IPCLKPORT_PCLK, 0x209c, CMU_DPUM),
	SFR(CLK_CON_GAT_GOUT_BLK_DPUM_UID_SYSMMU_D0_DPUM_IPCLKPORT_CLK_S1, 0x207c, CMU_DPUM),
	SFR(CLK_CON_GAT_GOUT_BLK_DPUM_UID_LHM_AXI_P_DPUM_IPCLKPORT_I_CLK, 0x203c, CMU_DPUM),
	SFR(CLK_CON_GAT_GOUT_BLK_DPUM_UID_LHS_AXI_D1_DPUM_IPCLKPORT_I_CLK, 0x2044, CMU_DPUM),
	SFR(CLK_CON_GAT_GOUT_BLK_DPUM_UID_AD_APB_DPP_DPUM_IPCLKPORT_PCLKM, 0x2008, CMU_DPUM),
	SFR(CLK_CON_GAT_GOUT_BLK_DPUM_UID_LHS_AXI_D2_DPUM_IPCLKPORT_I_CLK, 0x2048, CMU_DPUM),
	SFR(CLK_CON_GAT_GOUT_BLK_DPUM_UID_BTM_D2_DPUM_IPCLKPORT_I_ACLK, 0x201c, CMU_DPUM),
	SFR(CLK_CON_GAT_GOUT_BLK_DPUM_UID_BTM_D2_DPUM_IPCLKPORT_I_PCLK, 0x2020, CMU_DPUM),
	SFR(CLK_CON_GAT_GOUT_BLK_DPUM_UID_SYSMMU_D2_DPUM_IPCLKPORT_CLK_S1, 0x208c, CMU_DPUM),
	SFR(CLK_CON_GAT_GOUT_BLK_DPUM_UID_SYSMMU_D1_DPUM_IPCLKPORT_CLK_S1, 0x2084, CMU_DPUM),
	SFR(CLK_CON_GAT_GOUT_BLK_DPUM_UID_PPMU_D0_DPUM_IPCLKPORT_ACLK, 0x2050, CMU_DPUM),
	SFR(CLK_CON_GAT_GOUT_BLK_DPUM_UID_PPMU_D0_DPUM_IPCLKPORT_PCLK, 0x2054, CMU_DPUM),
	SFR(CLK_CON_GAT_GOUT_BLK_DPUM_UID_PPMU_D1_DPUM_IPCLKPORT_ACLK, 0x2058, CMU_DPUM),
	SFR(CLK_CON_GAT_GOUT_BLK_DPUM_UID_PPMU_D1_DPUM_IPCLKPORT_PCLK, 0x205c, CMU_DPUM),
	SFR(CLK_CON_GAT_GOUT_BLK_DPUM_UID_PPMU_D2_DPUM_IPCLKPORT_ACLK, 0x2060, CMU_DPUM),
	SFR(CLK_CON_GAT_GOUT_BLK_DPUM_UID_PPMU_D2_DPUM_IPCLKPORT_PCLK, 0x2064, CMU_DPUM),
	SFR(CLK_CON_GAT_GOUT_BLK_DPUM_UID_RSTNSYNC_CLK_DPUM_BUSD_IPCLKPORT_CLK, 0x2070, CMU_DPUM),
	SFR(CLK_CON_GAT_GOUT_BLK_DPUM_UID_RSTNSYNC_CLK_DPUM_BUSP_IPCLKPORT_CLK, 0x2074, CMU_DPUM),
	SFR(CLK_CON_GAT_GOUT_BLK_DPUM_UID_WRAPPER_FOR_S5I6287_HSI_DPHY_COMBO_TOP_IPCLKPORT_PCLK, 0x20a0, CMU_DPUM),
	SFR(CLK_CON_GAT_GOUT_BLK_DPUM_UID_LHS_AXI_D0_DPUM_IPCLKPORT_I_CLK, 0x2040, CMU_DPUM),
	SFR(CLK_CON_GAT_GOUT_BLK_DPUM_UID_DPUM_IPCLKPORT_ACLK_DECON, 0x202c, CMU_DPUM),
	SFR(CLK_CON_GAT_GOUT_BLK_DPUM_UID_DPUM_IPCLKPORT_ACLK_DMA, 0x2030, CMU_DPUM),
	SFR(CLK_CON_GAT_GOUT_BLK_DPUM_UID_DPUM_IPCLKPORT_ACLK_DPP, 0x2034, CMU_DPUM),
	SFR(CLK_CON_GAT_GOUT_BLK_DPUM_UID_D_TZPC_DPUM_IPCLKPORT_PCLK, 0x2038, CMU_DPUM),
	SFR(CLK_CON_GAT_GOUT_BLK_DPUM_UID_BTM_D3_DPUM_IPCLKPORT_I_ACLK, 0x2024, CMU_DPUM),
	SFR(CLK_CON_GAT_GOUT_BLK_DPUM_UID_BTM_D3_DPUM_IPCLKPORT_I_PCLK, 0x2028, CMU_DPUM),
	SFR(CLK_CON_GAT_GOUT_BLK_DPUM_UID_LHS_AXI_D3_DPUM_IPCLKPORT_I_CLK, 0x204c, CMU_DPUM),
	SFR(CLK_CON_GAT_GOUT_BLK_DPUM_UID_SYSMMU_D3_DPUM_IPCLKPORT_CLK_S1, 0x2094, CMU_DPUM),
	SFR(CLK_CON_GAT_GOUT_BLK_DPUM_UID_PPMU_D3_DPUM_IPCLKPORT_ACLK, 0x2068, CMU_DPUM),
	SFR(CLK_CON_GAT_GOUT_BLK_DPUM_UID_PPMU_D3_DPUM_IPCLKPORT_PCLK, 0x206c, CMU_DPUM),
	SFR(CLK_CON_GAT_CLK_BLK_DPUM_UID_RSTNSYNC_CLK_DPUM_OSCCLK_IPCLKPORT_CLK, 0x2004, CMU_DPUM),
	SFR(CLK_CON_GAT_GOUT_BLK_DPUM_UID_SYSMMU_D0_DPUM_IPCLKPORT_CLK_S2, 0x2080, CMU_DPUM),
	SFR(CLK_CON_GAT_GOUT_BLK_DPUM_UID_SYSMMU_D1_DPUM_IPCLKPORT_CLK_S2, 0x2088, CMU_DPUM),
	SFR(CLK_CON_GAT_GOUT_BLK_DPUM_UID_SYSMMU_D2_DPUM_IPCLKPORT_CLK_S2, 0x2090, CMU_DPUM),
	SFR(CLK_CON_GAT_GOUT_BLK_DPUM_UID_SYSMMU_D3_DPUM_IPCLKPORT_CLK_S2, 0x2098, CMU_DPUM),
	SFR(CLK_CON_GAT_GOUT_BLK_DPUM_UID_SFMPU_DPUM_IPCLKPORT_I_CLK, 0x2078, CMU_DPUM),
	SFR(CLK_CON_GAT_CLK_BLK_DPUS_UID_DPUS_CMU_DPUS_IPCLKPORT_PCLK, 0x2000, CMU_DPUS),
	SFR(CLK_CON_GAT_GOUT_BLK_DPUS_UID_SYSREG_DPUS_IPCLKPORT_PCLK, 0x2098, CMU_DPUS),
	SFR(CLK_CON_GAT_GOUT_BLK_DPUS_UID_SYSMMU_D3_DPUS_IPCLKPORT_CLK_S1, 0x2090, CMU_DPUS),
	SFR(CLK_CON_GAT_GOUT_BLK_DPUS_UID_SYSMMU_D2_DPUS_IPCLKPORT_CLK_S1, 0x2088, CMU_DPUS),
	SFR(CLK_CON_GAT_GOUT_BLK_DPUS_UID_SYSMMU_D1_DPUS_IPCLKPORT_CLK_S1, 0x2080, CMU_DPUS),
	SFR(CLK_CON_GAT_GOUT_BLK_DPUS_UID_SYSMMU_D0_DPUS_IPCLKPORT_CLK_S1, 0x2078, CMU_DPUS),
	SFR(CLK_CON_GAT_GOUT_BLK_DPUS_UID_PPMU_D3_DPUS_IPCLKPORT_ACLK, 0x2064, CMU_DPUS),
	SFR(CLK_CON_GAT_GOUT_BLK_DPUS_UID_PPMU_D3_DPUS_IPCLKPORT_PCLK, 0x2068, CMU_DPUS),
	SFR(CLK_CON_GAT_GOUT_BLK_DPUS_UID_PPMU_D2_DPUS_IPCLKPORT_ACLK, 0x205c, CMU_DPUS),
	SFR(CLK_CON_GAT_GOUT_BLK_DPUS_UID_PPMU_D2_DPUS_IPCLKPORT_PCLK, 0x2060, CMU_DPUS),
	SFR(CLK_CON_GAT_GOUT_BLK_DPUS_UID_PPMU_D1_DPUS_IPCLKPORT_ACLK, 0x2054, CMU_DPUS),
	SFR(CLK_CON_GAT_GOUT_BLK_DPUS_UID_PPMU_D1_DPUS_IPCLKPORT_PCLK, 0x2058, CMU_DPUS),
	SFR(CLK_CON_GAT_GOUT_BLK_DPUS_UID_PPMU_D0_DPUS_IPCLKPORT_ACLK, 0x204c, CMU_DPUS),
	SFR(CLK_CON_GAT_GOUT_BLK_DPUS_UID_PPMU_D0_DPUS_IPCLKPORT_PCLK, 0x2050, CMU_DPUS),
	SFR(CLK_CON_GAT_GOUT_BLK_DPUS_UID_LHM_AXI_P_DPUS_IPCLKPORT_I_CLK, 0x2038, CMU_DPUS),
	SFR(CLK_CON_GAT_GOUT_BLK_DPUS_UID_LHS_AXI_D0_DPUS_IPCLKPORT_I_CLK, 0x203c, CMU_DPUS),
	SFR(CLK_CON_GAT_GOUT_BLK_DPUS_UID_LHS_AXI_D1_DPUS_IPCLKPORT_I_CLK, 0x2040, CMU_DPUS),
	SFR(CLK_CON_GAT_GOUT_BLK_DPUS_UID_LHS_AXI_D2_DPUS_IPCLKPORT_I_CLK, 0x2044, CMU_DPUS),
	SFR(CLK_CON_GAT_GOUT_BLK_DPUS_UID_LHS_AXI_D3_DPUS_IPCLKPORT_I_CLK, 0x2048, CMU_DPUS),
	SFR(CLK_CON_GAT_GOUT_BLK_DPUS_UID_D_TZPC_DPUS_IPCLKPORT_PCLK, 0x2034, CMU_DPUS),
	SFR(CLK_CON_GAT_GOUT_BLK_DPUS_UID_DPUS_IPCLKPORT_ACLK_DECON, 0x2028, CMU_DPUS),
	SFR(CLK_CON_GAT_GOUT_BLK_DPUS_UID_DPUS_IPCLKPORT_ACLK_DMA, 0x202c, CMU_DPUS),
	SFR(CLK_CON_GAT_GOUT_BLK_DPUS_UID_DPUS_IPCLKPORT_ACLK_DPP, 0x2030, CMU_DPUS),
	SFR(CLK_CON_GAT_GOUT_BLK_DPUS_UID_BTM_D0_DPUS_IPCLKPORT_I_ACLK, 0x2008, CMU_DPUS),
	SFR(CLK_CON_GAT_GOUT_BLK_DPUS_UID_BTM_D0_DPUS_IPCLKPORT_I_PCLK, 0x200c, CMU_DPUS),
	SFR(CLK_CON_GAT_GOUT_BLK_DPUS_UID_BTM_D1_DPUS_IPCLKPORT_I_ACLK, 0x2010, CMU_DPUS),
	SFR(CLK_CON_GAT_GOUT_BLK_DPUS_UID_BTM_D1_DPUS_IPCLKPORT_I_PCLK, 0x2014, CMU_DPUS),
	SFR(CLK_CON_GAT_GOUT_BLK_DPUS_UID_BTM_D2_DPUS_IPCLKPORT_I_ACLK, 0x2018, CMU_DPUS),
	SFR(CLK_CON_GAT_GOUT_BLK_DPUS_UID_BTM_D2_DPUS_IPCLKPORT_I_PCLK, 0x201c, CMU_DPUS),
	SFR(CLK_CON_GAT_GOUT_BLK_DPUS_UID_BTM_D3_DPUS_IPCLKPORT_I_ACLK, 0x2020, CMU_DPUS),
	SFR(CLK_CON_GAT_GOUT_BLK_DPUS_UID_BTM_D3_DPUS_IPCLKPORT_I_PCLK, 0x2024, CMU_DPUS),
	SFR(CLK_CON_GAT_GOUT_BLK_DPUS_UID_AD_APB_DPP_DPUS_IPCLKPORT_PCLKM, 0x2004, CMU_DPUS),
	SFR(CLK_CON_GAT_GOUT_BLK_DPUS_UID_RSTNSYNC_CLK_DPUS_BUSD_IPCLKPORT_CLK, 0x206c, CMU_DPUS),
	SFR(CLK_CON_GAT_GOUT_BLK_DPUS_UID_RSTNSYNC_CLK_DPUS_BUSP_IPCLKPORT_CLK, 0x2070, CMU_DPUS),
	SFR(CLK_CON_GAT_GOUT_BLK_DPUS_UID_SYSMMU_D0_DPUS_IPCLKPORT_CLK_S2, 0x207c, CMU_DPUS),
	SFR(CLK_CON_GAT_GOUT_BLK_DPUS_UID_SYSMMU_D1_DPUS_IPCLKPORT_CLK_S2, 0x2084, CMU_DPUS),
	SFR(CLK_CON_GAT_GOUT_BLK_DPUS_UID_SYSMMU_D2_DPUS_IPCLKPORT_CLK_S2, 0x208c, CMU_DPUS),
	SFR(CLK_CON_GAT_GOUT_BLK_DPUS_UID_SYSMMU_D3_DPUS_IPCLKPORT_CLK_S2, 0x2094, CMU_DPUS),
	SFR(CLK_CON_GAT_GOUT_BLK_DPUS_UID_SFMPU_DPUS_IPCLKPORT_I_CLK, 0x2074, CMU_DPUS),
	SFR(CLK_CON_GAT_CLK_BLK_DPUS1_UID_DPUS1_CMU_DPUS1_IPCLKPORT_PCLK, 0x2000, CMU_DPUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_DPUS1_UID_SYSREG_DPUS1_IPCLKPORT_PCLK, 0x2098, CMU_DPUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_DPUS1_UID_SYSMMU_D3_DPUS1_IPCLKPORT_CLK_S1, 0x2090, CMU_DPUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_DPUS1_UID_SYSMMU_D2_DPUS1_IPCLKPORT_CLK_S1, 0x2088, CMU_DPUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_DPUS1_UID_SYSMMU_D1_DPUS1_IPCLKPORT_CLK_S1, 0x2080, CMU_DPUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_DPUS1_UID_SYSMMU_D0_DPUS1_IPCLKPORT_CLK_S1, 0x2078, CMU_DPUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_DPUS1_UID_PPMU_D3_DPUS1_IPCLKPORT_ACLK, 0x2064, CMU_DPUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_DPUS1_UID_PPMU_D3_DPUS1_IPCLKPORT_PCLK, 0x2068, CMU_DPUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_DPUS1_UID_PPMU_D2_DPUS1_IPCLKPORT_ACLK, 0x205c, CMU_DPUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_DPUS1_UID_PPMU_D2_DPUS1_IPCLKPORT_PCLK, 0x2060, CMU_DPUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_DPUS1_UID_PPMU_D1_DPUS1_IPCLKPORT_ACLK, 0x2054, CMU_DPUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_DPUS1_UID_PPMU_D1_DPUS1_IPCLKPORT_PCLK, 0x2058, CMU_DPUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_DPUS1_UID_PPMU_D0_DPUS1_IPCLKPORT_ACLK, 0x204c, CMU_DPUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_DPUS1_UID_PPMU_D0_DPUS1_IPCLKPORT_PCLK, 0x2050, CMU_DPUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_DPUS1_UID_LHM_AXI_P_DPUS1_IPCLKPORT_I_CLK, 0x2038, CMU_DPUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_DPUS1_UID_LHS_AXI_D0_DPUS1_IPCLKPORT_I_CLK, 0x203c, CMU_DPUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_DPUS1_UID_LHS_AXI_D1_DPUS1_IPCLKPORT_I_CLK, 0x2040, CMU_DPUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_DPUS1_UID_LHS_AXI_D2_DPUS1_IPCLKPORT_I_CLK, 0x2044, CMU_DPUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_DPUS1_UID_LHS_AXI_D3_DPUS1_IPCLKPORT_I_CLK, 0x2048, CMU_DPUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_DPUS1_UID_D_TZPC_DPUS1_IPCLKPORT_PCLK, 0x2034, CMU_DPUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_DPUS1_UID_DPUS1_IPCLKPORT_ACLK_DECON, 0x2028, CMU_DPUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_DPUS1_UID_DPUS1_IPCLKPORT_ACLK_DMA, 0x202c, CMU_DPUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_DPUS1_UID_DPUS1_IPCLKPORT_ACLK_DPP, 0x2030, CMU_DPUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_DPUS1_UID_BTM_D0_DPUS1_IPCLKPORT_I_ACLK, 0x2008, CMU_DPUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_DPUS1_UID_BTM_D0_DPUS1_IPCLKPORT_I_PCLK, 0x200c, CMU_DPUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_DPUS1_UID_BTM_D1_DPUS1_IPCLKPORT_I_ACLK, 0x2010, CMU_DPUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_DPUS1_UID_BTM_D1_DPUS1_IPCLKPORT_I_PCLK, 0x2014, CMU_DPUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_DPUS1_UID_BTM_D2_DPUS1_IPCLKPORT_I_ACLK, 0x2018, CMU_DPUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_DPUS1_UID_BTM_D2_DPUS1_IPCLKPORT_I_PCLK, 0x201c, CMU_DPUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_DPUS1_UID_BTM_D3_DPUS1_IPCLKPORT_I_ACLK, 0x2020, CMU_DPUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_DPUS1_UID_BTM_D3_DPUS1_IPCLKPORT_I_PCLK, 0x2024, CMU_DPUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_DPUS1_UID_AD_APB_DPP_DPUS1_IPCLKPORT_PCLKM, 0x2004, CMU_DPUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_DPUS1_UID_RSTNSYNC_CLK_DPUS1_BUSD_IPCLKPORT_CLK, 0x206c, CMU_DPUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_DPUS1_UID_RSTNSYNC_CLK_DPUS1_BUSP_IPCLKPORT_CLK, 0x2070, CMU_DPUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_DPUS1_UID_SYSMMU_D0_DPUS1_IPCLKPORT_CLK_S2, 0x207c, CMU_DPUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_DPUS1_UID_SYSMMU_D1_DPUS1_IPCLKPORT_CLK_S2, 0x2084, CMU_DPUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_DPUS1_UID_SYSMMU_D2_DPUS1_IPCLKPORT_CLK_S2, 0x208c, CMU_DPUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_DPUS1_UID_SYSMMU_D3_DPUS1_IPCLKPORT_CLK_S2, 0x2094, CMU_DPUS1),
	SFR(CLK_CON_GAT_GOUT_BLK_DPUS1_UID_SFMPU_DPUS1_IPCLKPORT_I_CLK, 0x2074, CMU_DPUS1),
	SFR(CLK_CON_GAT_CLK_BLK_FSYS0_UID_FSYS0_CMU_FSYS0_IPCLKPORT_PCLK, 0x2000, CMU_FSYS0),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_LHS_ACEL_D0_FSYS0_IPCLKPORT_I_CLK, 0x204c, CMU_FSYS0),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_LHM_AXI_P_FSYS0_IPCLKPORT_I_CLK, 0x2044, CMU_FSYS0),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_GPIO_FSYS0_IPCLKPORT_PCLK, 0x2034, CMU_FSYS0),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_SYSREG_FSYS0_IPCLKPORT_PCLK, 0x2128, CMU_FSYS0),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_XIU_D_FSYS0_IPCLKPORT_ACLK, 0x2144, CMU_FSYS0),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_BTM_D0_FSYS0_IPCLKPORT_I_ACLK, 0x2020, CMU_FSYS0),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_RSTNSYNC_CLK_FSYS0_BUS_IPCLKPORT_CLK, 0x211c, CMU_FSYS0),
	SFR(CLK_CON_GAT_CLK_BLK_FSYS0_UID_RSTNSYNC_CLK_FSYS0_OSCCLK_IPCLKPORT_CLK, 0x201c, CMU_FSYS0),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_LHM_AXI_D0_PCIE_IPCLKPORT_I_CLK, 0x2038, CMU_FSYS0),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PPMU_D0_FSYS0_IPCLKPORT_ACLK, 0x20ec, CMU_FSYS0),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PPMU_D0_FSYS0_IPCLKPORT_PCLK, 0x20f0, CMU_FSYS0),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_XIU_P_FSYS0_IPCLKPORT_ACLK, 0x214c, CMU_FSYS0),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_PIPE_PAL_PCIE_G3X2_INST_0_I_APB_PCLK, 0x207c, CMU_FSYS0),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_KITT_G3X2_DWC_PCIE_DM_INST_0_DBI_ACLK_UG, 0x206c, CMU_FSYS0),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_KITT_G3X2_DWC_PCIE_DM_INST_0_MSTR_ACLK_UG, 0x2070, CMU_FSYS0),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_KITT_G3X1_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK, 0x2068, CMU_FSYS0),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_KITT_G3X2_DWC_PCIE_DM_INST_0_SLV_ACLK_UG, 0x2074, CMU_FSYS0),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_KITT_G3X1_DWC_PCIE_DM_INST_0_DBI_ACLK_UG, 0x205c, CMU_FSYS0),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_KITT_G3X1_DWC_PCIE_DM_INST_0_MSTR_ACLK_UG, 0x2060, CMU_FSYS0),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_KITT_G3X2_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK, 0x2078, CMU_FSYS0),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_KITT_G3X1_DWC_PCIE_DM_INST_0_SLV_ACLK_UG, 0x2064, CMU_FSYS0),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_IA_GEN3A_2L0_IPCLKPORT_I_CLK, 0x20d4, CMU_FSYS0),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_IA_GEN3B_2L0_IPCLKPORT_I_CLK, 0x20e0, CMU_FSYS0),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_D_TZPC_FSYS0_0_IPCLKPORT_PCLK, 0x202c, CMU_FSYS0),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_QCHANNEL_WRAPPER_FOR_PCIE_PHY_S2121X2_INST_0_I_APB_PCLK, 0x2080, CMU_FSYS0),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_XIU_D_FSYS0_PCIE_SLV_IPCLKPORT_ACLK, 0x2148, CMU_FSYS0),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PPMU_D1_FSYS0_IPCLKPORT_ACLK, 0x20f4, CMU_FSYS0),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PPMU_D1_FSYS0_IPCLKPORT_PCLK, 0x20f8, CMU_FSYS0),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_IA_GEN3A_2L1_IPCLKPORT_I_CLK, 0x20d8, CMU_FSYS0),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_IA_GEN3B_2L1_IPCLKPORT_I_CLK, 0x20e4, CMU_FSYS0),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_IA_GEN3A_4L_IPCLKPORT_I_CLK, 0x20dc, CMU_FSYS0),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_IA_GEN3B_4L_IPCLKPORT_I_CLK, 0x20e8, CMU_FSYS0),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_BTM_D1_FSYS0_IPCLKPORT_I_ACLK, 0x2024, CMU_FSYS0),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_LHM_AXI_D1_PCIE_IPCLKPORT_I_CLK, 0x203c, CMU_FSYS0),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_LHS_ACEL_D1_FSYS0_IPCLKPORT_I_CLK, 0x2050, CMU_FSYS0),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_QCHANNEL_WRAPPER_FOR_PCIE_PHY_S2120X4_INST_0_I_APB_PCLK, 0x20d0, CMU_FSYS0),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_PIPE_PAL_PCIE_G3X4_INST_0_I_APB_PCLK, 0x20cc, CMU_FSYS0),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_KITT_G3X4_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK, 0x20c8, CMU_FSYS0),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_KITT_G3X4_DWC_PCIE_DM_INST_0_DBI_ACLK_UG, 0x20bc, CMU_FSYS0),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_KITT_G3X4_DWC_PCIE_DM_INST_0_MSTR_ACLK_UG, 0x20c0, CMU_FSYS0),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_KITT_G3X4_DWC_PCIE_DM_INST_0_SLV_ACLK_UG, 0x20c4, CMU_FSYS0),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_KITT_G3X2_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK, 0x20b8, CMU_FSYS0),
	SFR(CLK_CON_GAT_CLK_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_KITT_G3X4_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN, 0x2018, CMU_FSYS0),
	SFR(CLK_CON_GAT_CLK_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_KITT_G3X2_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN, 0x2014, CMU_FSYS0),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_KITT_G3X2_DWC_PCIE_DM_INST_0_DBI_ACLK_UG, 0x20ac, CMU_FSYS0),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_KITT_G3X2_DWC_PCIE_DM_INST_0_MSTR_ACLK_UG, 0x20b0, CMU_FSYS0),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_KITT_G3X2_DWC_PCIE_DM_INST_0_SLV_ACLK_UG, 0x20b4, CMU_FSYS0),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_QCHANNEL_WRAPPER_FOR_PCIE_PHY_S2121X2_INST_0_I_APB_PCLK, 0x20a8, CMU_FSYS0),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_PIPE_PAL_PCIE_G3X2_INST_0_I_APB_PCLK, 0x20a4, CMU_FSYS0),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_KITT_G3X2_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK, 0x20a0, CMU_FSYS0),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_KITT_G3X2_DWC_PCIE_DM_INST_0_DBI_ACLK_UG, 0x2094, CMU_FSYS0),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_KITT_G3X2_DWC_PCIE_DM_INST_0_MSTR_ACLK_UG, 0x2098, CMU_FSYS0),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_KITT_G3X2_DWC_PCIE_DM_INST_0_SLV_ACLK_UG, 0x209c, CMU_FSYS0),
	SFR(CLK_CON_GAT_CLK_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_KITT_G3X2_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN, 0x2010, CMU_FSYS0),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_KITT_G3X1_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK, 0x2090, CMU_FSYS0),
	SFR(CLK_CON_GAT_CLK_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_KITT_G3X1_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN, 0x200c, CMU_FSYS0),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_KITT_G3X1_DWC_PCIE_DM_INST_0_DBI_ACLK_UG, 0x2084, CMU_FSYS0),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_KITT_G3X1_DWC_PCIE_DM_INST_0_MSTR_ACLK_UG, 0x2088, CMU_FSYS0),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_KITT_G3X1_DWC_PCIE_DM_INST_0_SLV_ACLK_UG, 0x208c, CMU_FSYS0),
	SFR(CLK_CON_GAT_CLK_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_KITT_G3X1_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN, 0x2004, CMU_FSYS0),
	SFR(CLK_CON_GAT_CLK_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_KITT_G3X2_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN, 0x2008, CMU_FSYS0),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_BTM_D_FSYS0SFI_IPCLKPORT_I_ACLK, 0x2028, CMU_FSYS0),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_LHM_AXI_P_SFIFSYS0_IPCLKPORT_I_CLK, 0x2048, CMU_FSYS0),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_LHS_AXI_D_FSYS0SFI_IPCLKPORT_I_CLK, 0x2054, CMU_FSYS0),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_D_TZPC_FSYS0_1_IPCLKPORT_PCLK, 0x2030, CMU_FSYS0),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_VGEN_PCIE_GEN3A_2L0_IPCLKPORT_CLK, 0x212c, CMU_FSYS0),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_VGEN_PCIE_GEN3A_2L1_IPCLKPORT_CLK, 0x2130, CMU_FSYS0),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_VGEN_PCIE_GEN3A_4L_IPCLKPORT_CLK, 0x2134, CMU_FSYS0),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_VGEN_PCIE_GEN3B_2L0_IPCLKPORT_CLK, 0x2138, CMU_FSYS0),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_VGEN_PCIE_GEN3B_2L1_IPCLKPORT_CLK, 0x213c, CMU_FSYS0),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_VGEN_PCIE_GEN3B_4L_IPCLKPORT_CLK, 0x2140, CMU_FSYS0),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PPMU_D_FSYS0SFI_IPCLKPORT_ACLK, 0x20fc, CMU_FSYS0),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PPMU_D_FSYS0SFI_IPCLKPORT_PCLK, 0x2100, CMU_FSYS0),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_QE_PCIE_GEN3A_2L0_IPCLKPORT_ACLK, 0x2104, CMU_FSYS0),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_QE_PCIE_GEN3A_2L1_IPCLKPORT_ACLK, 0x2108, CMU_FSYS0),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_QE_PCIE_GEN3A_4L_IPCLKPORT_ACLK, 0x210c, CMU_FSYS0),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_QE_PCIE_GEN3B_2L0_IPCLKPORT_ACLK, 0x2110, CMU_FSYS0),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_QE_PCIE_GEN3B_2L1_IPCLKPORT_ACLK, 0x2114, CMU_FSYS0),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_QE_PCIE_GEN3B_4L_IPCLKPORT_ACLK, 0x2118, CMU_FSYS0),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_LHM_AXI_D_FSYS2FSYS0_IPCLKPORT_I_CLK, 0x2040, CMU_FSYS0),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_LHS_AXI_P_FSYS0FSYS2_IPCLKPORT_I_CLK, 0x2058, CMU_FSYS0),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_S2MPU_D0_FSYS0_IPCLKPORT_CLK_S2, 0x2120, CMU_FSYS0),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_S2MPU_D1_FSYS0_IPCLKPORT_CLK_S2, 0x2124, CMU_FSYS0),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_FSYS1_CMU_FSYS1_IPCLKPORT_PCLK, 0x2018, CMU_FSYS1),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_MMC_CARD_IPCLKPORT_SDCLKIN, 0x202c, CMU_FSYS1),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_SYSREG_FSYS1_IPCLKPORT_PCLK, 0x2040, CMU_FSYS1),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_GPIO_FSYS1_IPCLKPORT_PCLK, 0x201c, CMU_FSYS1),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_LHS_ACEL_D_FSYS1_IPCLKPORT_I_CLK, 0x2024, CMU_FSYS1),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_LHM_AXI_P_FSYS1_IPCLKPORT_I_CLK, 0x2020, CMU_FSYS1),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_XIU_D_FSYS1_IPCLKPORT_ACLK, 0x2088, CMU_FSYS1),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_XIU_P_FSYS1_IPCLKPORT_ACLK, 0x208c, CMU_FSYS1),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_PPMU_FSYS1_IPCLKPORT_ACLK, 0x2030, CMU_FSYS1),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_PPMU_FSYS1_IPCLKPORT_PCLK, 0x2034, CMU_FSYS1),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_BTM_FSYS1_IPCLKPORT_I_ACLK, 0x200c, CMU_FSYS1),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_BTM_FSYS1_IPCLKPORT_I_PCLK, 0x2010, CMU_FSYS1),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_RSTNSYNC_CLK_FSYS1_BUS_IPCLKPORT_CLK, 0x2038, CMU_FSYS1),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_VGEN_LITE_FSYS1_IPCLKPORT_CLK, 0x2084, CMU_FSYS1),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_MMC_CARD_IPCLKPORT_I_ACLK, 0x2028, CMU_FSYS1),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_D_TZPC_FSYS1_IPCLKPORT_PCLK, 0x2014, CMU_FSYS1),
	SFR(CLK_CON_GAT_CLK_BLK_FSYS1_UID_RSTNSYNC_CLK_FSYS1_OSCCLK_IPCLKPORT_CLK, 0x2000, CMU_FSYS1),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB20DRD_0_IPCLKPORT_I_USB20DRD_REF_CLK_40, 0x204c, CMU_FSYS1),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB20DRD_0_IPCLKPORT_BUS_CLK_EARLY, 0x2048, CMU_FSYS1),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB20DRD_0_IPCLKPORT_ACLK_PHYCTRL_20, 0x2044, CMU_FSYS1),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB20DRD_1_IPCLKPORT_I_USB20DRD_REF_CLK_40, 0x2058, CMU_FSYS1),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB20DRD_1_IPCLKPORT_BUS_CLK_EARLY, 0x2054, CMU_FSYS1),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB20DRD_1_IPCLKPORT_ACLK_PHYCTRL_20, 0x2050, CMU_FSYS1),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB30DRD_0_IPCLKPORT_I_USB30DRD_REF_CLK_40, 0x2064, CMU_FSYS1),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB30DRD_0_IPCLKPORT_BUS_CLK_EARLY, 0x2060, CMU_FSYS1),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB30DRD_0_IPCLKPORT_ACLK_PHYCTRL, 0x205c, CMU_FSYS1),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB30DRD_1_IPCLKPORT_I_USB30DRD_REF_CLK_40, 0x2070, CMU_FSYS1),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB30DRD_1_IPCLKPORT_BUS_CLK_EARLY, 0x206c, CMU_FSYS1),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB30DRD_1_IPCLKPORT_ACLK_PHYCTRL, 0x2068, CMU_FSYS1),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_US_D_USB3_0_IPCLKPORT_ACLK, 0x207c, CMU_FSYS1),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_US_D_USB3_1_IPCLKPORT_ACLK, 0x2080, CMU_FSYS1),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_US_D_USB2_0_IPCLKPORT_ACLK, 0x2074, CMU_FSYS1),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_US_D_USB2_1_IPCLKPORT_ACLK, 0x2078, CMU_FSYS1),
	SFR(CLK_CON_GAT_CLK_BLK_FSYS1_UID_USB30DRD_1_IPCLKPORT_I_USB30DRD_SUSPEND_CLK_26, 0x2008, CMU_FSYS1),
	SFR(CLK_CON_GAT_CLK_BLK_FSYS1_UID_USB30DRD_0_IPCLKPORT_I_USB30DRD_SUSPEND_CLK_26, 0x2004, CMU_FSYS1),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_S2MPU_D_FSYS1_IPCLKPORT_CLK_S2, 0x203c, CMU_FSYS1),
	SFR(CLK_CON_GAT_CLK_BLK_FSYS2_UID_FSYS2_CMU_FSYS2_IPCLKPORT_PCLK, 0x2000, CMU_FSYS2),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_LHM_AXI_P_FSYS0FSYS2_IPCLKPORT_I_CLK, 0x2040, CMU_FSYS2),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_BTM_D_FSYS2FSYS0_IPCLKPORT_I_ACLK, 0x2008, CMU_FSYS2),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_BTM_D_FSYS2FSYS0_IPCLKPORT_I_PCLK, 0x200c, CMU_FSYS2),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_BTM_D_FSYS2_IPCLKPORT_I_ACLK, 0x2010, CMU_FSYS2),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_BTM_D_FSYS2_IPCLKPORT_I_PCLK, 0x2014, CMU_FSYS2),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_D_TZPC_FSYS2_IPCLKPORT_PCLK, 0x2018, CMU_FSYS2),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_ETHERNET0_IPCLKPORT_ACLK, 0x201c, CMU_FSYS2),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_ETHERNET0_IPCLKPORT_PCLK_S0, 0x2020, CMU_FSYS2),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_ETHERNET0_IPCLKPORT_SYS_CLK, 0x2028, CMU_FSYS2),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_ETHERNET1_IPCLKPORT_ACLK, 0x202c, CMU_FSYS2),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_ETHERNET1_IPCLKPORT_PCLK_S0, 0x2030, CMU_FSYS2),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_ETHERNET1_IPCLKPORT_SYS_CLK, 0x2038, CMU_FSYS2),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_GPIO_FSYS2_IPCLKPORT_PCLK, 0x203c, CMU_FSYS2),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_LHS_AXI_D_FSYS2FSYS0_IPCLKPORT_I_CLK, 0x204c, CMU_FSYS2),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_LHS_ACEL_D_FSYS2_IPCLKPORT_I_CLK, 0x2048, CMU_FSYS2),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_QE_ETHERNET0_IPCLKPORT_ACLK, 0x2068, CMU_FSYS2),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_QE_ETHERNET0_IPCLKPORT_PCLK, 0x206c, CMU_FSYS2),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_QE_ETHERNET1_IPCLKPORT_ACLK, 0x2070, CMU_FSYS2),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_QE_ETHERNET1_IPCLKPORT_PCLK, 0x2074, CMU_FSYS2),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_QE_UFS_EMBD0_IPCLKPORT_ACLK, 0x2078, CMU_FSYS2),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_QE_UFS_EMBD0_IPCLKPORT_PCLK, 0x207c, CMU_FSYS2),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_QE_UFS_EMBD1_IPCLKPORT_ACLK, 0x2080, CMU_FSYS2),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_QE_UFS_EMBD1_IPCLKPORT_PCLK, 0x2084, CMU_FSYS2),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_RSTNSYNC_CLK_FSYS2_BUS_IPCLKPORT_CLK, 0x2088, CMU_FSYS2),
	SFR(CLK_CON_GAT_CLK_BLK_FSYS2_UID_RSTNSYNC_CLK_FSYS2_OSCCLK_IPCLKPORT_CLK, 0x2004, CMU_FSYS2),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_SYSMMU_ETHERNET_IPCLKPORT_CLK_S1, 0x2090, CMU_FSYS2),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_S2MPU_D_FSYS2_IPCLKPORT_CLK_S2, 0x208c, CMU_FSYS2),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_SYSREG_FSYS2_IPCLKPORT_PCLK, 0x2094, CMU_FSYS2),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_UFS_EMBD0_IPCLKPORT_I_ACLK, 0x2098, CMU_FSYS2),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_UFS_EMBD0_IPCLKPORT_I_CLK_UNIPRO, 0x209c, CMU_FSYS2),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_UFS_EMBD0_IPCLKPORT_I_FMP_CLK, 0x20a0, CMU_FSYS2),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_UFS_EMBD1_IPCLKPORT_I_ACLK, 0x20a4, CMU_FSYS2),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_UFS_EMBD1_IPCLKPORT_I_CLK_UNIPRO, 0x20a8, CMU_FSYS2),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_UFS_EMBD1_IPCLKPORT_I_FMP_CLK, 0x20ac, CMU_FSYS2),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_VGEN_ETHERNET0_IPCLKPORT_CLK, 0x20b0, CMU_FSYS2),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_XIU_D_FSYS2_IPCLKPORT_ACLK, 0x20bc, CMU_FSYS2),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_XIU_D_FSYS2_ETH_IPCLKPORT_ACLK, 0x20b8, CMU_FSYS2),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_LHM_AXI_P_FSYS2_IPCLKPORT_I_CLK, 0x2044, CMU_FSYS2),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_VGEN_ETHERNET1_IPCLKPORT_CLK, 0x20b4, CMU_FSYS2),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_PPMU_ETHERNET_IPCLKPORT_ACLK, 0x2050, CMU_FSYS2),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_PPMU_ETHERNET_IPCLKPORT_PCLK, 0x2054, CMU_FSYS2),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_XIU_P_FSYS2_IPCLKPORT_ACLK, 0x20c0, CMU_FSYS2),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_PPMU_UFS_EMBD0_IPCLKPORT_ACLK, 0x2058, CMU_FSYS2),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_PPMU_UFS_EMBD0_IPCLKPORT_PCLK, 0x205c, CMU_FSYS2),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_PPMU_UFS_EMBD1_IPCLKPORT_ACLK, 0x2060, CMU_FSYS2),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_PPMU_UFS_EMBD1_IPCLKPORT_PCLK, 0x2064, CMU_FSYS2),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_ETHERNET0_IPCLKPORT_PCLK_S1, 0x2024, CMU_FSYS2),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_ETHERNET1_IPCLKPORT_PCLK_S1, 0x2034, CMU_FSYS2),
	SFR(CLK_CON_GAT_CLK_BLK_G2D_UID_G2D_CMU_G2D_IPCLKPORT_PCLK, 0x2000, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_G2DD0_IPCLKPORT_ACLK, 0x2044, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_G2DD0_IPCLKPORT_PCLK, 0x2048, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_G2DD1_IPCLKPORT_ACLK, 0x204c, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_G2DD1_IPCLKPORT_PCLK, 0x2050, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_G2DD0_IPCLKPORT_CLK_S1, 0x2078, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSREG_G2D_IPCLKPORT_PCLK, 0x2090, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_LHS_ACEL_D0_G2D_IPCLKPORT_I_CLK, 0x2034, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_LHS_ACEL_D1_G2D_IPCLKPORT_I_CLK, 0x2038, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_LHM_AXI_P_G2D_IPCLKPORT_I_CLK, 0x2030, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_G2D_IPCLKPORT_PCLKM, 0x2004, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_BTM_G2DD0_IPCLKPORT_I_ACLK, 0x200c, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_BTM_G2DD1_IPCLKPORT_I_ACLK, 0x2014, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_BTM_G2DD0_IPCLKPORT_I_PCLK, 0x2010, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_BTM_G2DD1_IPCLKPORT_I_PCLK, 0x2018, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_BTM_G2DD2_IPCLKPORT_I_ACLK, 0x201c, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_BTM_G2DD2_IPCLKPORT_I_PCLK, 0x2020, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_JPEG_IPCLKPORT_ACLK, 0x205c, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_JPEG_IPCLKPORT_PCLK, 0x2060, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_MSCL_IPCLKPORT_ACLK, 0x2064, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_MSCL_IPCLKPORT_PCLK, 0x2068, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_G2DD2_IPCLKPORT_CLK_S1, 0x2088, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_G2DD2_IPCLKPORT_ACLK, 0x2054, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_G2DD2_IPCLKPORT_PCLK, 0x2058, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_LHS_ACEL_D2_G2D_IPCLKPORT_I_CLK, 0x203c, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_XIU_D_G2D_IPCLKPORT_ACLK, 0x2098, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_BUSD_G2D_IPCLKPORT_CLK, 0x206c, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_BUSP_IPCLKPORT_CLK, 0x2074, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_BUSD_MSCL_IPCLKPORT_CLK, 0x2070, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_VGEN_LITE_G2D_IPCLKPORT_CLK, 0x2094, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_G2D_IPCLKPORT_ACLK, 0x2028, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_G2DD1_IPCLKPORT_CLK_S1, 0x2080, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_JPEG_IPCLKPORT_I_SMFC_CLK, 0x202c, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_MSCL_IPCLKPORT_ACLK, 0x2040, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_D_TZPC_G2D_IPCLKPORT_PCLK, 0x2024, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_MSCL_IPCLKPORT_PCLKM, 0x2008, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_G2DD0_IPCLKPORT_CLK_S2, 0x207c, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_G2DD1_IPCLKPORT_CLK_S2, 0x2084, CMU_G2D),
	SFR(CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_G2DD2_IPCLKPORT_CLK_S2, 0x208c, CMU_G2D),
	SFR(CLK_CON_GAT_CLK_BLK_G3D00_UID_G3D00_CMU_G3D00_IPCLKPORT_PCLK, 0x2000, CMU_G3D00),
	SFR(CLK_CON_GAT_GOUT_BLK_G3D00_UID_VGEN_LITE_G3D00_IPCLKPORT_CLK, 0x2044, CMU_G3D00),
	SFR(CLK_CON_GAT_GOUT_BLK_G3D00_UID_SYSREG_G3D00_IPCLKPORT_PCLK, 0x2040, CMU_G3D00),
	SFR(CLK_CON_GAT_GOUT_BLK_G3D00_UID_LHS_AXI_P_INT_G3D00_IPCLKPORT_I_CLK, 0x2024, CMU_G3D00),
	SFR(CLK_CON_GAT_GOUT_BLK_G3D00_UID_LHS_ACE_D_G3D00_IPCLKPORT_I_CLK, 0x2020, CMU_G3D00),
	SFR(CLK_CON_GAT_GOUT_BLK_G3D00_UID_LHM_AXI_P_G3D00_IPCLKPORT_I_CLK, 0x2018, CMU_G3D00),
	SFR(CLK_CON_GAT_GOUT_BLK_G3D00_UID_LHM_AXI_P_INT_G3D00_IPCLKPORT_I_CLK, 0x201c, CMU_G3D00),
	SFR(CLK_CON_GAT_GOUT_BLK_G3D00_UID_GRAY2BIN_G3D00_IPCLKPORT_CLK, 0x2014, CMU_G3D00),
	SFR(CLK_CON_GAT_CLK_BLK_G3D00_UID_GPU0_IPCLKPORT_CLK, 0x2004, CMU_G3D00),
	SFR(CLK_CON_GAT_GOUT_BLK_G3D00_UID_D_TZPC_G3D00_IPCLKPORT_PCLK, 0x2010, CMU_G3D00),
	SFR(CLK_CON_GAT_CLK_BLK_G3D00_UID_RSTNSYNC_CLK_G3D00_OSCCLK_IPCLKPORT_CLK, 0x2008, CMU_G3D00),
	SFR(CLK_CON_GAT_GOUT_BLK_G3D00_UID_RSTNSYNC_CLK_G3D00_BUSD_IPCLKPORT_CLK, 0x2038, CMU_G3D00),
	SFR(CLK_CON_GAT_GOUT_BLK_G3D00_UID_RSTNSYNC_CLK_G3D00_BUSP_IPCLKPORT_CLK, 0x203c, CMU_G3D00),
	SFR(CLK_CON_GAT_GOUT_BLK_G3D00_UID_PPMU_G3D00_IPCLKPORT_PCLK, 0x202c, CMU_G3D00),
	SFR(CLK_CON_GAT_GOUT_BLK_G3D00_UID_PPMU_G3D00_IPCLKPORT_ACLK, 0x2028, CMU_G3D00),
	SFR(CLK_CON_GAT_CLK_BLK_G3D01_UID_G3D01_CMU_G3D01_IPCLKPORT_PCLK, 0x2000, CMU_G3D01),
	SFR(CLK_CON_GAT_GOUT_BLK_G3D01_UID_VGEN_LITE_G3D01_IPCLKPORT_CLK, 0x2044, CMU_G3D01),
	SFR(CLK_CON_GAT_GOUT_BLK_G3D01_UID_SYSREG_G3D01_IPCLKPORT_PCLK, 0x2040, CMU_G3D01),
	SFR(CLK_CON_GAT_GOUT_BLK_G3D01_UID_LHS_AXI_P_INT_G3D01_IPCLKPORT_I_CLK, 0x2024, CMU_G3D01),
	SFR(CLK_CON_GAT_GOUT_BLK_G3D01_UID_LHS_ACE_D_G3D01_IPCLKPORT_I_CLK, 0x2020, CMU_G3D01),
	SFR(CLK_CON_GAT_GOUT_BLK_G3D01_UID_LHM_AXI_P_G3D01_IPCLKPORT_I_CLK, 0x2018, CMU_G3D01),
	SFR(CLK_CON_GAT_GOUT_BLK_G3D01_UID_LHM_AXI_P_INT_G3D01_IPCLKPORT_I_CLK, 0x201c, CMU_G3D01),
	SFR(CLK_CON_GAT_GOUT_BLK_G3D01_UID_GRAY2BIN_G3D01_IPCLKPORT_CLK, 0x2014, CMU_G3D01),
	SFR(CLK_CON_GAT_CLK_BLK_G3D01_UID_GPU01_IPCLKPORT_CLK, 0x2004, CMU_G3D01),
	SFR(CLK_CON_GAT_GOUT_BLK_G3D01_UID_D_TZPC_G3D01_IPCLKPORT_PCLK, 0x2010, CMU_G3D01),
	SFR(CLK_CON_GAT_CLK_BLK_G3D01_UID_RSTNSYNC_CLK_G3D01_OSCCLK_IPCLKPORT_CLK, 0x2008, CMU_G3D01),
	SFR(CLK_CON_GAT_GOUT_BLK_G3D01_UID_RSTNSYNC_CLK_G3D01_BUSD_IPCLKPORT_CLK, 0x2038, CMU_G3D01),
	SFR(CLK_CON_GAT_GOUT_BLK_G3D01_UID_RSTNSYNC_CLK_G3D01_BUSP_IPCLKPORT_CLK, 0x203c, CMU_G3D01),
	SFR(CLK_CON_GAT_GOUT_BLK_G3D01_UID_PPMU_G3D01_IPCLKPORT_PCLK, 0x202c, CMU_G3D01),
	SFR(CLK_CON_GAT_GOUT_BLK_G3D01_UID_PPMU_G3D01_IPCLKPORT_ACLK, 0x2028, CMU_G3D01),
	SFR(CLK_CON_GAT_GOUT_BLK_G3D1_UID_LHM_AXI_P_G3D1_IPCLKPORT_I_CLK, 0x201c, CMU_G3D1),
	SFR(CLK_CON_GAT_GOUT_BLK_G3D1_UID_SYSREG_G3D1_IPCLKPORT_PCLK, 0x2030, CMU_G3D1),
	SFR(CLK_CON_GAT_GOUT_BLK_G3D1_UID_RSTNSYNC_CLK_G3D1_BUSP_IPCLKPORT_CLK, 0x202c, CMU_G3D1),
	SFR(CLK_CON_GAT_CLK_BLK_G3D1_UID_RSTNSYNC_CLK_G3D1_OSCCLK_IPCLKPORT_CLK, 0x200c, CMU_G3D1),
	SFR(CLK_CON_GAT_CLK_BLK_G3D1_UID_G3D1_CMU_G3D1_IPCLKPORT_PCLK, 0x2004, CMU_G3D1),
	SFR(CLK_CON_GAT_GOUT_BLK_G3D1_UID_LHS_AXI_P_INT_G3D1_IPCLKPORT_I_CLK, 0x2024, CMU_G3D1),
	SFR(CLK_CON_GAT_GOUT_BLK_G3D1_UID_VGEN_LITE_G3D1_IPCLKPORT_CLK, 0x2034, CMU_G3D1),
	SFR(CLK_CON_GAT_CLK_BLK_G3D1_UID_GPU1_IPCLKPORT_CLK, 0x2008, CMU_G3D1),
	SFR(CLK_CON_GAT_GOUT_BLK_G3D1_UID_LHM_AXI_P_INT_G3D1_IPCLKPORT_I_CLK, 0x2020, CMU_G3D1),
	SFR(CLK_CON_GAT_GOUT_BLK_G3D1_UID_GRAY2BIN_G3D1_IPCLKPORT_CLK, 0x2018, CMU_G3D1),
	SFR(CLK_CON_GAT_GOUT_BLK_G3D1_UID_D_TZPC_G3D1_IPCLKPORT_PCLK, 0x2014, CMU_G3D1),
	SFR(CLK_CON_GAT_GOUT_BLK_G3D1_UID_RSTNSYNC_CLK_G3D1_BUSD_IPCLKPORT_CLK, 0x2028, CMU_G3D1),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPB_UID_LHM_AXI_P_ISPB_IPCLKPORT_I_CLK, 0x2044, CMU_ISPB),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPB_UID_LHS_AXI_D_ISPB_IPCLKPORT_I_CLK, 0x2050, CMU_ISPB),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPB_UID_ISPB_IPCLKPORT_CLK, 0x2038, CMU_ISPB),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPB_UID_SYSREG_ISPB_IPCLKPORT_PCLK, 0x2064, CMU_ISPB),
	SFR(CLK_CON_GAT_CLK_BLK_ISPB_UID_ISPB_CMU_ISPB_IPCLKPORT_PCLK, 0x2000, CMU_ISPB),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPB_UID_LHM_AST_C2C_TAAISPB_IPCLKPORT_I_CLK, 0x203c, CMU_ISPB),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPB_UID_LHS_AST_C2C_ISPBACC_IPCLKPORT_I_CLK, 0x2048, CMU_ISPB),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPB_UID_BTM_ISPB_IPCLKPORT_I_ACLK, 0x2028, CMU_ISPB),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPB_UID_BTM_ISPB_IPCLKPORT_I_PCLK, 0x202c, CMU_ISPB),
	SFR(CLK_CON_GAT_CLK_BLK_ISPB_UID_RSTNSYNC_CLK_ISPB_BUSD_IPCLKPORT_CLK, 0x2004, CMU_ISPB),
	SFR(CLK_CON_GAT_CLK_BLK_ISPB_UID_RSTNSYNC_CLK_ISPB_BUSP_IPCLKPORT_CLK, 0x2008, CMU_ISPB),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPB_UID_LHM_AST_OTF_TAAISPB_IPCLKPORT_I_CLK, 0x2040, CMU_ISPB),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPB_UID_D_TZPC_ISPB_IPCLKPORT_PCLK, 0x2030, CMU_ISPB),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPB_UID_LHS_AST_OTF_ISPBACC_IPCLKPORT_I_CLK, 0x204c, CMU_ISPB),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPB_UID_SYSMMU_ISPB_IPCLKPORT_CLK_S1, 0x205c, CMU_ISPB),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPB_UID_VGEN_LITE_ISPB_IPCLKPORT_CLK, 0x2068, CMU_ISPB),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPB_UID_PPMU_ISPB_IPCLKPORT_ACLK, 0x2054, CMU_ISPB),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPB_UID_PPMU_ISPB_IPCLKPORT_PCLK, 0x2058, CMU_ISPB),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPB_UID_AS_APB_ISPB_ISPB0_IPCLKPORT_PCLKM, 0x200c, CMU_ISPB),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPB_UID_AS_APB_ISPB_SYSMMU_S1_NS_IPCLKPORT_PCLKM, 0x201c, CMU_ISPB),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPB_UID_AS_APB_ISPB_SYSMMU_S1_S_IPCLKPORT_PCLKM, 0x2020, CMU_ISPB),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPB_UID_ISPB_IPCLKPORT_C2CLK, 0x2034, CMU_ISPB),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPB_UID_AS_APB_ISPB_ISPB1_IPCLKPORT_PCLKM, 0x2010, CMU_ISPB),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPB_UID_AS_APB_ISPB_ISPB2_IPCLKPORT_PCLKM, 0x2014, CMU_ISPB),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPB_UID_AS_APB_ISPB_SYSMMU_S2_IPCLKPORT_PCLKM, 0x2024, CMU_ISPB),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPB_UID_AS_APB_ISPB_ISPB3_IPCLKPORT_PCLKM, 0x2018, CMU_ISPB),
	SFR(CLK_CON_GAT_GOUT_BLK_ISPB_UID_SYSMMU_ISPB_IPCLKPORT_CLK_S2, 0x2060, CMU_ISPB),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_SYSMMU_D0_MFC_S2_IPCLKPORT_PCLKM, 0x200c, CMU_MFC),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_SYSMMU_D1_MFC_S2_IPCLKPORT_PCLKM, 0x2018, CMU_MFC),
	SFR(CLK_CON_GAT_CLK_BLK_MFC_UID_MFC_CMU_MFC_IPCLKPORT_PCLK, 0x2000, CMU_MFC),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_MFC_IPCLKPORT_PCLKM, 0x2004, CMU_MFC),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSREG_MFC_IPCLKPORT_PCLK, 0x20a0, CMU_MFC),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC_UID_LHS_AXI_D0_MFC_IPCLKPORT_I_CLK, 0x2048, CMU_MFC),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC_UID_LHS_AXI_D1_MFC_IPCLKPORT_I_CLK, 0x204c, CMU_MFC),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC_UID_LHM_AXI_P_MFC_IPCLKPORT_I_CLK, 0x2044, CMU_MFC),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_D0_MFC_IPCLKPORT_CLK_S1, 0x2090, CMU_MFC),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_D1_MFC_IPCLKPORT_CLK_S1, 0x2098, CMU_MFC),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_ACLK, 0x205c, CMU_MFC),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_PCLK, 0x2060, CMU_MFC),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_ACLK, 0x2064, CMU_MFC),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_PCLK, 0x2068, CMU_MFC),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC_UID_BTM_D0_MFC_IPCLKPORT_I_ACLK, 0x2030, CMU_MFC),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC_UID_BTM_D1_MFC_IPCLKPORT_I_ACLK, 0x2038, CMU_MFC),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC_UID_BTM_D0_MFC_IPCLKPORT_I_PCLK, 0x2034, CMU_MFC),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC_UID_BTM_D1_MFC_IPCLKPORT_I_PCLK, 0x203c, CMU_MFC),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_MFC_IPCLKPORT_CLK, 0x207c, CMU_MFC),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSP_IPCLKPORT_CLK, 0x208c, CMU_MFC),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_SYSMMU_D0_MFC_N_IPCLKPORT_PCLKM, 0x2008, CMU_MFC),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_SYSMMU_D1_MFC_N_IPCLKPORT_PCLKM, 0x2014, CMU_MFC),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_SYSMMU_D0_MFC_S_IPCLKPORT_PCLKM, 0x2010, CMU_MFC),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_SYSMMU_D1_MFC_S_IPCLKPORT_PCLKM, 0x201c, CMU_MFC),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_AXI_WFD_IPCLKPORT_ACLKS, 0x202c, CMU_MFC),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_AXI_WFD_IPCLKPORT_ACLKM, 0x2028, CMU_MFC),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D2_MFC_IPCLKPORT_PCLK, 0x2070, CMU_MFC),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_WFD_IPCLKPORT_CLK, 0x2084, CMU_MFC),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC_UID_XIU_D_MFC_IPCLKPORT_ACLK, 0x20ac, CMU_MFC),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_WFD_NS_IPCLKPORT_PCLKM, 0x2020, CMU_MFC),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_WFD_S_IPCLKPORT_PCLKM, 0x2024, CMU_MFC),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC_UID_VGEN_LITE_MFC_IPCLKPORT_CLK, 0x20a4, CMU_MFC),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC_UID_MFC_IPCLKPORT_ACLK, 0x2058, CMU_MFC),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC_UID_WFD_IPCLKPORT_ACLK, 0x20a8, CMU_MFC),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_MFC_SW_RESET_IPCLKPORT_CLK, 0x2080, CMU_MFC),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_LH_ATB_MFC_SI_SW_RESET_IPCLKPORT_CLK, 0x2078, CMU_MFC),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_LH_ATB_MFC_MI_SW_RESET_IPCLKPORT_CLK, 0x2074, CMU_MFC),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_WFD_SW_RESET_IPCLKPORT_CLK, 0x2088, CMU_MFC),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D2_MFC_IPCLKPORT_ACLK, 0x206c, CMU_MFC),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC_UID_LH_ATB_MFC_IPCLKPORT_I_CLK_SI, 0x2054, CMU_MFC),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC_UID_D_TZPC_MFC_IPCLKPORT_PCLK, 0x2040, CMU_MFC),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC_UID_LH_ATB_MFC_IPCLKPORT_I_CLK_MI, 0x2050, CMU_MFC),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_D0_MFC_IPCLKPORT_CLK_S2, 0x2094, CMU_MFC),
	SFR(CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_D1_MFC_IPCLKPORT_CLK_S2, 0x209c, CMU_MFC),
	SFR(CLK_CON_GAT_CLK_BLK_MIF_UID_MIF_CMU_MIF_IPCLKPORT_PCLK, 0x2000, CMU_MIF),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF_UID_DDRPHY0_IPCLKPORT_PCLK, 0x2040, CMU_MIF),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF_UID_SYSREG_MIF_IPCLKPORT_PCLK, 0x208c, CMU_MIF),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF_UID_LHM_AXI_P_MIF_IPCLKPORT_I_CLK, 0x205c, CMU_MIF),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF_UID_AXI2APB_MIF_IPCLKPORT_ACLK, 0x203c, CMU_MIF),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF_UID_PPC_DVFS0_IPCLKPORT_PCLK, 0x2068, CMU_MIF),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF_UID_PPC_DEBUG0_IPCLKPORT_PCLK, 0x2060, CMU_MIF),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DDRPHY0_IPCLKPORT_PCLK, 0x2024, CMU_MIF),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DMC0_IPCLKPORT_PCLK, 0x202c, CMU_MIF),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DMCTZ0_IPCLKPORT_PCLK, 0x2034, CMU_MIF),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC0_IPCLKPORT_PCLK1, 0x2048, CMU_MIF),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC0_IPCLKPORT_PCLK2, 0x204c, CMU_MIF),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSP_IPCLKPORT_CLK, 0x2084, CMU_MIF),
	SFR(CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK, 0x2018, CMU_MIF),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DEBUG0_IPCLKPORT_PCLK, 0x2070, CMU_MIF),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DVFS0_IPCLKPORT_PCLK, 0x2078, CMU_MIF),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF_UID_D_TZPC_MIF_IPCLKPORT_PCLK, 0x2058, CMU_MIF),
	SFR(CLK_CON_GAT_CLK_BLK_MIF_UID_PPC_DEBUG0_IPCLKPORT_ACLK, 0x2004, CMU_MIF),
	SFR(CLK_CON_GAT_CLK_BLK_MIF_UID_PPC_DVFS0_IPCLKPORT_CLK, 0x200c, CMU_MIF),
	SFR(CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSD_0_IPCLKPORT_CLK, 0x2014, CMU_MIF),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC1_IPCLKPORT_PCLK1, 0x2050, CMU_MIF),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC1_IPCLKPORT_PCLK2, 0x2054, CMU_MIF),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DDRPHY1_IPCLKPORT_PCLK, 0x2028, CMU_MIF),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DMC1_IPCLKPORT_PCLK, 0x2030, CMU_MIF),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DMCTZ1_IPCLKPORT_PCLK, 0x2038, CMU_MIF),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF_UID_DDRPHY1_IPCLKPORT_PCLK, 0x2044, CMU_MIF),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF_UID_PPC_DEBUG1_IPCLKPORT_PCLK, 0x2064, CMU_MIF),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF_UID_PPC_DVFS1_IPCLKPORT_PCLK, 0x206c, CMU_MIF),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DEBUG1_IPCLKPORT_PCLK, 0x2074, CMU_MIF),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DVFS1_IPCLKPORT_PCLK, 0x207c, CMU_MIF),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSD_1_IPCLKPORT_CLK, 0x2080, CMU_MIF),
	SFR(CLK_CON_GAT_CLK_BLK_MIF_UID_PPC_DEBUG1_IPCLKPORT_ACLK, 0x2008, CMU_MIF),
	SFR(CLK_CON_GAT_CLK_BLK_MIF_UID_PPC_DVFS1_IPCLKPORT_CLK, 0x2010, CMU_MIF),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF_UID_SFMPU_IPCLKPORT_I_CLK, 0x2088, CMU_MIF),
	SFR(CLK_CON_GAT_CLK_BLK_NPU_UID_NPU_CMU_NPU_IPCLKPORT_PCLK, 0x2004, CMU_NPU),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D1_NPUH_IPCLKPORT_I_CLK, 0x201c, CMU_NPU),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU_UID_RSTNSYNC_CLK_NPU_BUSD_IPCLKPORT_CLK, 0x2094, CMU_NPU),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU_UID_RSTNSYNC_CLK_NPU_BUSP_IPCLKPORT_CLK, 0x2098, CMU_NPU),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AXI_P_NPU_IPCLKPORT_I_CLK, 0x2048, CMU_NPU),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU_UID_AXI2APB_NPU_IPCLKPORT_ACLK, 0x2008, CMU_NPU),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU_UID_D_TZPC_NPU_IPCLKPORT_PCLK, 0x200c, CMU_NPU),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D2_NPUH_IPCLKPORT_I_CLK, 0x2028, CMU_NPU),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D3_NPUH_IPCLKPORT_I_CLK, 0x2034, CMU_NPU),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D0_NPUV_IPCLKPORT_I_CLK, 0x2014, CMU_NPU),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D1_NPUV_IPCLKPORT_I_CLK, 0x2020, CMU_NPU),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D2_NPUV_IPCLKPORT_I_CLK, 0x202c, CMU_NPU),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D3_NPUV_IPCLKPORT_I_CLK, 0x2038, CMU_NPU),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D0_NPUX_IPCLKPORT_I_CLK, 0x2018, CMU_NPU),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D0_NPUH_IPCLKPORT_I_CLK, 0x2010, CMU_NPU),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D1_NPUX_IPCLKPORT_I_CLK, 0x2024, CMU_NPU),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D2_NPUX_IPCLKPORT_I_CLK, 0x2030, CMU_NPU),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D0_NPUV_IPCLKPORT_I_CLK, 0x2050, CMU_NPU),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D0_NPUX_IPCLKPORT_I_CLK, 0x2054, CMU_NPU),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D1_NPUH_IPCLKPORT_I_CLK, 0x2058, CMU_NPU),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D1_NPUV_IPCLKPORT_I_CLK, 0x205c, CMU_NPU),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D1_NPUX_IPCLKPORT_I_CLK, 0x2060, CMU_NPU),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D2_NPUH_IPCLKPORT_I_CLK, 0x2064, CMU_NPU),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D2_NPUV_IPCLKPORT_I_CLK, 0x2068, CMU_NPU),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU_UID_SYSREG_NPU_IPCLKPORT_PCLK, 0x209c, CMU_NPU),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D0_NPUH_IPCLKPORT_I_CLK, 0x204c, CMU_NPU),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU_UID_NPUD_UNIT_IPCLKPORT_I_CLK, 0x2080, CMU_NPU),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU_UID_PPMU_NPU_IPCLKPORT_ACLK, 0x208c, CMU_NPU),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU_UID_PPMU_NPU_IPCLKPORT_PCLK, 0x2090, CMU_NPU),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU_UID_NPU_PPC_WRAPPER_IPCLKPORT_ACLK, 0x2084, CMU_NPU),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU_UID_NPU_PPC_WRAPPER_IPCLKPORT_PCLK, 0x2088, CMU_NPU),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D3_NPUX_IPCLKPORT_I_CLK, 0x203c, CMU_NPU),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D2_NPUX_IPCLKPORT_I_CLK, 0x206c, CMU_NPU),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D3_NPUH_IPCLKPORT_I_CLK, 0x2070, CMU_NPU),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D3_NPUV_IPCLKPORT_I_CLK, 0x2074, CMU_NPU),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D3_NPUX_IPCLKPORT_I_CLK, 0x2078, CMU_NPU),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D_NPU_UNIT_SETREG_IPCLKPORT_I_CLK, 0x2040, CMU_NPU),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AXI_D_NPU_IPCLKPORT_I_CLK, 0x2044, CMU_NPU),
	SFR(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D_NPU_UNIT_DONE_IPCLKPORT_I_CLK, 0x207c, CMU_NPU),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_GPIO_PERIC0_IPCLKPORT_PCLK, 0x200c, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_SYSREG_PERIC0_IPCLKPORT_PCLK, 0x2098, CMU_PERIC0),
	SFR(CLK_CON_GAT_CLK_BLK_PERIC0_UID_PERIC0_CMU_PERIC0_IPCLKPORT_PCLK, 0x2000, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_BUSP_IPCLKPORT_CLK, 0x2078, CMU_PERIC0),
	SFR(CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_OSCCLK_IPCLKPORT_CLK, 0x2004, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI00_USI_IPCLKPORT_CLK, 0x207c, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI_I2C_IPCLKPORT_CLK, 0x2094, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI01_USI_IPCLKPORT_CLK, 0x2080, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI02_USI_IPCLKPORT_CLK, 0x2084, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI03_USI_IPCLKPORT_CLK, 0x2088, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI04_USI_IPCLKPORT_CLK, 0x208c, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI05_USI_IPCLKPORT_CLK, 0x2090, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_LHM_AXI_P_PERIC0_IPCLKPORT_I_CLK, 0x2010, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_D_TZPC_PERIC0_IPCLKPORT_PCLK, 0x2008, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_0, 0x2014, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_1, 0x2018, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_2, 0x2024, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_3, 0x2028, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_4, 0x202c, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_5, 0x2030, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_6, 0x2034, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_7, 0x2038, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_8, 0x203c, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_9, 0x2040, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_10, 0x201c, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_11, 0x2020, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_0, 0x2044, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_1, 0x2048, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_2, 0x2058, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_3, 0x205c, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_4, 0x2060, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_7, 0x206c, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_5, 0x2064, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_6, 0x2068, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_8, 0x2070, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_9, 0x2074, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_10, 0x204c, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_11, 0x2050, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_15, 0x2054, CMU_PERIC0),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_GPIO_PERIC1_IPCLKPORT_PCLK, 0x200c, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_SYSREG_PERIC1_IPCLKPORT_PCLK, 0x2094, CMU_PERIC1),
	SFR(CLK_CON_GAT_CLK_BLK_PERIC1_UID_PERIC1_CMU_PERIC1_IPCLKPORT_PCLK, 0x2000, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_BUSP_IPCLKPORT_CLK, 0x2074, CMU_PERIC1),
	SFR(CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_OSCCLK_IPCLKPORT_CLK, 0x2004, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI06_USI_IPCLKPORT_CLK, 0x2078, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI07_USI_IPCLKPORT_CLK, 0x207c, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI08_USI_IPCLKPORT_CLK, 0x2080, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI09_USI_IPCLKPORT_CLK, 0x2084, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI10_USI_IPCLKPORT_CLK, 0x2088, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI_I2C_IPCLKPORT_CLK, 0x2090, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_LHM_AXI_P_PERIC1_IPCLKPORT_I_CLK, 0x2010, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI11_USI_IPCLKPORT_CLK, 0x208c, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_D_TZPC_PERIC1_IPCLKPORT_PCLK, 0x2008, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_0, 0x2014, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_2, 0x2024, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_3, 0x2028, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_4, 0x202c, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_5, 0x2030, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_6, 0x2034, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_7, 0x2038, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_8, 0x203c, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_9, 0x2040, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_10, 0x201c, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_11, 0x2020, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_0, 0x2044, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_1, 0x2048, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_2, 0x2054, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_3, 0x2058, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_4, 0x205c, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_5, 0x2060, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_6, 0x2064, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_7, 0x2068, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_8, 0x206c, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_9, 0x2070, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_10, 0x204c, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_11, 0x2050, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_1, 0x2018, CMU_PERIC1),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIS_UID_SYSREG_PERIS_IPCLKPORT_PCLK, 0x2058, CMU_PERIS),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIS_UID_WDT_CLUSTER1_IPCLKPORT_PCLK, 0x2060, CMU_PERIS),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIS_UID_WDT_CLUSTER0_IPCLKPORT_PCLK, 0x205c, CMU_PERIS),
	SFR(CLK_CON_GAT_CLK_BLK_PERIS_UID_PERIS_CMU_PERIS_IPCLKPORT_PCLK, 0x200c, CMU_PERIS),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_BUSP_IPCLKPORT_CLK, 0x2048, CMU_PERIS),
	SFR(CLK_CON_GAT_CLK_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_OSCCLK_IPCLKPORT_CLK, 0x2010, CMU_PERIS),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_GIC_IPCLKPORT_CLK, 0x204c, CMU_PERIS),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIS_UID_AD_AXI_P_PERIS_IPCLKPORT_ACLKM, 0x2014, CMU_PERIS),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIS_UID_OTP_CON_BIRA_IPCLKPORT_PCLK, 0x203c, CMU_PERIS),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIS_UID_GIC_IPCLKPORT_CLK, 0x2020, CMU_PERIS),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIS_UID_LHM_AXI_P_PERIS_IPCLKPORT_I_CLK, 0x2024, CMU_PERIS),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIS_UID_MCT_IPCLKPORT_PCLK, 0x2038, CMU_PERIS),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIS_UID_OTP_CON_TOP_IPCLKPORT_PCLK, 0x2044, CMU_PERIS),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIS_UID_D_TZPC_PERIS_IPCLKPORT_PCLK, 0x201c, CMU_PERIS),
	SFR(CLK_CON_GAT_CLK_BLK_PERIS_UID_OTP_CON_BIRA_IPCLKPORT_I_OSCCLK, 0x2000, CMU_PERIS),
	SFR(CLK_CON_GAT_CLK_BLK_PERIS_UID_OTP_CON_BISR_IPCLKPORT_I_OSCCLK, 0x2004, CMU_PERIS),
	SFR(CLK_CON_GAT_CLK_BLK_PERIS_UID_OTP_CON_TOP_IPCLKPORT_I_OSCCLK, 0x2008, CMU_PERIS),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIS_UID_OTP_CON_BISR_IPCLKPORT_PCLK, 0x2040, CMU_PERIS),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIS_UID_BUSIF_TMU_IPCLKPORT_PCLK, 0x2018, CMU_PERIS),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIS_UID_SYSREG_PERIS_1_IPCLKPORT_PCLK, 0x2050, CMU_PERIS),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIS_UID_MAILBOX_ABOX_CR52_C0_IPCLKPORT_PCLK, 0x2028, CMU_PERIS),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIS_UID_MAILBOX_ABOX_CR52_C1_IPCLKPORT_PCLK, 0x202c, CMU_PERIS),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIS_UID_MAILBOX_AP_CR52_C0_IPCLKPORT_PCLK, 0x2030, CMU_PERIS),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIS_UID_MAILBOX_AP_CR52_C1_IPCLKPORT_PCLK, 0x2034, CMU_PERIS),
	SFR(CLK_CON_GAT_GOUT_BLK_PERIS_UID_SYSREG_PERIS_2_IPCLKPORT_PCLK, 0x2054, CMU_PERIS),
	SFR(CLK_CON_GAT_CLK_BLK_S2D_UID_S2D_CMU_S2D_IPCLKPORT_PCLK, 0x2008, CMU_S2D),
	SFR(CLK_CON_GAT_GOUT_BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_IPCLKPORT_CLK, 0x2018, CMU_S2D),
	SFR(CLK_CON_GAT_GOUT_BLK_S2D_UID_BIS_S2D_IPCLKPORT_CLK, 0x2010, CMU_S2D),
	SFR(CLK_CON_GAT_CLK_BLK_S2D_UID_BIS_S2D_IPCLKPORT_SCLK, 0x2000, CMU_S2D),
	SFR(CLK_CON_GAT_GOUT_BLK_S2D_UID_LHM_AXI_G_SCAN2DRAM_IPCLKPORT_I_CLK, 0x2014, CMU_S2D),
	SFR(CLK_CON_GAT_CLK_BLK_S2D_UID_RSTNSYNC_CLK_S2D_SCLK_IPCLKPORT_CLK, 0x2004, CMU_S2D),
	SFR(CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_USI12_IPCLKPORT_CLK, 0x2168, CMU_SFI),
	SFR(CLK_CON_GAT_CLK_BLK_SFI_UID_RSTNSYNC_CLK_SFI_OSCCLK_IPCLKPORT_CLK, 0x201c, CMU_SFI),
	SFR(CLK_CON_GAT_GATE_CLK_SFI_PLLCLKOUT, 0x2034, CMU_SFI),
	SFR(CLK_CON_GAT_GATE_CLKSFI_FSYS0_BUS, 0x2020, CMU_SFI),
	SFR(CLK_CON_GAT_GATE_CLKSFI_FSYS0_PCIE, 0x2024, CMU_SFI),
	SFR(CLK_CON_GAT_GATE_CLKSFI_FSYS2_UFS_EMBD, 0x2030, CMU_SFI),
	SFR(CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_USI13_IPCLKPORT_CLK, 0x216c, CMU_SFI),
	SFR(CLK_CON_GAT_GOUT_BLK_SFI_UID_USI13_USI_IPCLKPORT_IPCLK, 0x21ac, CMU_SFI),
	SFR(CLK_CON_GAT_GOUT_BLK_SFI_UID_ADM_APB_G_SFI_IPCLKPORT_PCLKM, 0x2038, CMU_SFI),
	SFR(CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON0_IPCLKPORT_REF_CLK0, 0x2010, CMU_SFI),
	SFR(CLK_CON_GAT_GOUT_BLK_SFI_UID_USI12_USI_IPCLKPORT_IPCLK, 0x21a4, CMU_SFI),
	SFR(CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_USI14_IPCLKPORT_CLK, 0x2170, CMU_SFI),
	SFR(CLK_CON_GAT_GOUT_BLK_SFI_UID_USI14_USI_IPCLKPORT_IPCLK, 0x21b4, CMU_SFI),
	SFR(CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_BUSD_IPCLKPORT_CLK, 0x2140, CMU_SFI),
	SFR(CLK_CON_GAT_GOUT_BLK_SFI_UID_SSS_SFI_IPCLKPORT_I_ACLK, 0x2198, CMU_SFI),
	SFR(CLK_CON_GAT_GOUT_BLK_SFI_UID_ADM_APB_G_SFI_IPCLKPORT_PCLKS, 0x203c, CMU_SFI),
	SFR(CLK_CON_GAT_GOUT_BLK_SFI_UID_DAP_SFI_IPCLKPORT_DAPCLK, 0x20dc, CMU_SFI),
	SFR(CLK_CON_GAT_GATE_CLKSFI_FSYS2_ETHERNET, 0x202c, CMU_SFI),
	SFR(CLK_CON_GAT_GATE_CLKSFI_FSYS2_BUS, 0x2028, CMU_SFI),
	SFR(CLK_CON_GAT_CLK_BLK_SFI_UID_ADD_GPIO_LO_IPCLKPORT_CH_CLK, 0x2000, CMU_SFI),
	SFR(CLK_CON_GAT_CLK_BLK_SFI_UID_ADD_GPIO_UP_IPCLKPORT_CH_CLK, 0x2004, CMU_SFI),
	SFR(CLK_CON_GAT_CLK_BLK_SFI_UID_ADD_SFI_LO_IPCLKPORT_CH_CLK, 0x2008, CMU_SFI),
	SFR(CLK_CON_GAT_CLK_BLK_SFI_UID_ADD_SFI_UP_IPCLKPORT_CH_CLK, 0x200c, CMU_SFI),
	SFR(CLK_CON_GAT_GOUT_BLK_SFI_UID_FMU_IPCLKPORT_PCLK_FMU, 0x20e8, CMU_SFI),
	SFR(CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_RCO_IPCLKPORT_CLK, 0x2160, CMU_SFI),
	SFR(CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON0_IPCLKPORT_REF_CLK1, 0x2098, CMU_SFI),
	SFR(CLK_CON_GAT_GOUT_BLK_SFI_UID_ASYNCAPB_FMU0_IPCLKPORT_PCLKM, 0x2040, CMU_SFI),
	SFR(CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU0_IPCLKPORT_CLK, 0x2148, CMU_SFI),
	SFR(CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU1_IPCLKPORT_CLK, 0x214c, CMU_SFI),
	SFR(CLK_CON_GAT_GOUT_BLK_SFI_UID_BAAW_D_SFI_IPCLKPORT_I_PCLK, 0x2064, CMU_SFI),
	SFR(CLK_CON_GAT_GOUT_BLK_SFI_UID_BAAW_P_SFIAPM_SFI_IPCLKPORT_I_PCLK, 0x206c, CMU_SFI),
	SFR(CLK_CON_GAT_GOUT_BLK_SFI_UID_BAAW_P_SFIFSYS0_SFI_IPCLKPORT_I_PCLK, 0x2070, CMU_SFI),
	SFR(CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON0_IPCLKPORT_PCLK, 0x2094, CMU_SFI),
	SFR(CLK_CON_GAT_GOUT_BLK_SFI_UID_D_TZPC_SFI_IPCLKPORT_PCLK, 0x20e4, CMU_SFI),
	SFR(CLK_CON_GAT_GOUT_BLK_SFI_UID_GPIO_SFI_IPCLKPORT_PCLK, 0x20ec, CMU_SFI),
	SFR(CLK_CON_GAT_GOUT_BLK_SFI_UID_USI14_USI_IPCLKPORT_PCLK, 0x21b8, CMU_SFI),
	SFR(CLK_CON_GAT_GOUT_BLK_SFI_UID_MAILBOX_CR52_SFI_IPCLKPORT_PCLK, 0x2128, CMU_SFI),
	SFR(CLK_CON_GAT_GOUT_BLK_SFI_UID_MCT_SFI_IPCLKPORT_PCLK, 0x212c, CMU_SFI),
	SFR(CLK_CON_GAT_GOUT_BLK_SFI_UID_PPMU_SFIFSYS0_IPCLKPORT_PCLK, 0x2138, CMU_SFI),
	SFR(CLK_CON_GAT_GOUT_BLK_SFI_UID_ROM_CRC32_SFI_IPCLKPORT_PCLK, 0x213c, CMU_SFI),
	SFR(CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_BUSP_IPCLKPORT_CLK, 0x2144, CMU_SFI),
	SFR(CLK_CON_GAT_GOUT_BLK_SFI_UID_SSS_SFI_IPCLKPORT_I_PCLK, 0x219c, CMU_SFI),
	SFR(CLK_CON_GAT_GOUT_BLK_SFI_UID_SYSREG_SFI_IPCLKPORT_PCLK, 0x21a0, CMU_SFI),
	SFR(CLK_CON_GAT_GOUT_BLK_SFI_UID_USI12_USI_IPCLKPORT_PCLK, 0x21a8, CMU_SFI),
	SFR(CLK_CON_GAT_GOUT_BLK_SFI_UID_USI13_USI_IPCLKPORT_PCLK, 0x21b0, CMU_SFI),
	SFR(CLK_CON_GAT_GOUT_BLK_SFI_UID_VOLMON_IPCLKPORT_PCLK, 0x21c4, CMU_SFI),
	SFR(CLK_CON_GAT_GOUT_BLK_SFI_UID_WDT0_SFI_IPCLKPORT_PCLK, 0x21c8, CMU_SFI),
	SFR(CLK_CON_GAT_GOUT_BLK_SFI_UID_USI15_USI_IPCLKPORT_PCLK, 0x21c0, CMU_SFI),
	SFR(CLK_CON_GAT_GOUT_BLK_SFI_UID_CAN_FD0_IPCLKPORT_I_PCLK, 0x2080, CMU_SFI),
	SFR(CLK_CON_GAT_GOUT_BLK_SFI_UID_CAN_FD1_IPCLKPORT_I_PCLK, 0x2088, CMU_SFI),
	SFR(CLK_CON_GAT_GOUT_BLK_SFI_UID_D_SFPC_SFI_IPCLKPORT_PCLK, 0x20e0, CMU_SFI),
	SFR(CLK_CON_GAT_GOUT_BLK_SFI_UID_CAN_FD0_IPCLKPORT_I_CCLK, 0x207c, CMU_SFI),
	SFR(CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_SERIALFLASH_IPCLKPORT_CLK, 0x2164, CMU_SFI),
	SFR(CLK_CON_GAT_GOUT_BLK_SFI_UID_INTMEM_SFI_IPCLKPORT_ACLK, 0x20fc, CMU_SFI),
	SFR(CLK_CON_GAT_GOUT_BLK_SFI_UID_INTMEM_SFI_IPCLKPORT_PCLK, 0x2100, CMU_SFI),
	SFR(CLK_CON_GAT_GOUT_BLK_SFI_UID_ASYNCAPB_INTMEM_IPCLKPORT_PCLKM, 0x2044, CMU_SFI),
	SFR(CLK_CON_GAT_GOUT_BLK_SFI_UID_LHM_AXI_D_FSYS0SFI_IPCLKPORT_I_CLK, 0x2104, CMU_SFI),
	SFR(CLK_CON_GAT_GOUT_BLK_SFI_UID_LHM_AXI_P_SFI_IPCLKPORT_I_CLK, 0x2108, CMU_SFI),
	SFR(CLK_CON_GAT_GOUT_BLK_SFI_UID_LHS_AXI_D_SFI_IPCLKPORT_I_CLK, 0x211c, CMU_SFI),
	SFR(CLK_CON_GAT_GOUT_BLK_SFI_UID_LHS_AXI_P_SFIFSYS0_IPCLKPORT_I_CLK, 0x2124, CMU_SFI),
	SFR(CLK_CON_GAT_GOUT_BLK_SFI_UID_LHS_AXI_P_SFIAPM_IPCLKPORT_I_CLK, 0x2120, CMU_SFI),
	SFR(CLK_CON_GAT_GOUT_BLK_SFI_UID_PPMU_SFIFSYS0_IPCLKPORT_ACLK, 0x2134, CMU_SFI),
	SFR(CLK_CON_GAT_GOUT_BLK_SFI_UID_XIU_DP_SFI_IPCLKPORT_ACLK, 0x21d0, CMU_SFI),
	SFR(CLK_CON_GAT_GOUT_BLK_SFI_UID_SERIALFLASH_IPCLKPORT_HCLK, 0x2180, CMU_SFI),
	SFR(CLK_CON_GAT_GOUT_BLK_SFI_UID_SERIALFLASH_IPCLKPORT_SFCLK, 0x2184, CMU_SFI),
	SFR(CLK_CON_GAT_GOUT_BLK_SFI_UID_HYPERBUS_IPCLKPORT_AXIR_ACLK, 0x20f4, CMU_SFI),
	SFR(CLK_CON_GAT_GOUT_BLK_SFI_UID_HYPERBUS_IPCLKPORT_AXIM_ACLK, 0x20f0, CMU_SFI),
	SFR(CLK_CON_GAT_GOUT_BLK_SFI_UID_BAAW_D_FSYS0SFI_SFI_IPCLKPORT_I_PCLK, 0x2060, CMU_SFI),
	SFR(CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU_IPCLKPORT_CLK, 0x2158, CMU_SFI),
	SFR(CLK_CON_GAT_GOUT_BLK_SFI_UID_LHS_ATB_DT0_SFI_IPCLKPORT_I_CLK, 0x210c, CMU_SFI),
	SFR(CLK_CON_GAT_GOUT_BLK_SFI_UID_LHS_ATB_DT1_SFI_IPCLKPORT_I_CLK, 0x2110, CMU_SFI),
	SFR(CLK_CON_GAT_GOUT_BLK_SFI_UID_LHS_ATB_IT0_SFI_IPCLKPORT_I_CLK, 0x2114, CMU_SFI),
	SFR(CLK_CON_GAT_GOUT_BLK_SFI_UID_LHS_ATB_IT1_SFI_IPCLKPORT_I_CLK, 0x2118, CMU_SFI),
	SFR(CLK_CON_GAT_GOUT_BLK_SFI_UID_ASYNCAXI_M0_IPCLKPORT_ACLKS, 0x2054, CMU_SFI),
	SFR(CLK_CON_GAT_GOUT_BLK_SFI_UID_ASYNCAXI_M1_IPCLKPORT_ACLKS, 0x2058, CMU_SFI),
	SFR(CLK_CON_GAT_GOUT_BLK_SFI_UID_ASYNCAXI_S0_IPCLKPORT_ACLKM, 0x205c, CMU_SFI),
	SFR(CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU_ACLK_IPCLKPORT_CLK, 0x2150, CMU_SFI),
	SFR(CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU_ATCLK_IPCLKPORT_CLK, 0x2154, CMU_SFI),
	SFR(CLK_CON_GAT_GOUT_BLK_SFI_UID_CAN_FD1_IPCLKPORT_I_CCLK, 0x2084, CMU_SFI),
	SFR(CLK_CON_GAT_GOUT_BLK_SFI_UID_SF_AXI2APB_BRIDGE_SFI_IPCLKPORT_I_ACLK, 0x2194, CMU_SFI),
	SFR(CLK_CON_GAT_GOUT_BLK_SFI_UID_USI15_USI_IPCLKPORT_IPCLK, 0x21bc, CMU_SFI),
	SFR(CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_USI15_IPCLKPORT_CLK, 0x2174, CMU_SFI),
	SFR(CLK_CON_GAT_GOUT_BLK_SFI_UID_WDT1_SFI_IPCLKPORT_PCLK, 0x21cc, CMU_SFI),
	SFR(CLK_CON_GAT_GOUT_BLK_SFI_UID_SFMPU_FLSH0_SFI_IPCLKPORT_I_CLK, 0x2188, CMU_SFI),
	SFR(CLK_CON_GAT_GOUT_BLK_SFI_UID_SFMPU_FLSH1_SFI_IPCLKPORT_I_CLK, 0x218c, CMU_SFI),
	SFR(CLK_CON_GAT_GOUT_BLK_SFI_UID_SFMPU_IMEM_SFI_IPCLKPORT_I_CLK, 0x2190, CMU_SFI),
	SFR(CLK_CON_GAT_GOUT_BLK_SFI_UID_BUSIF_CMU_SFI_IPCLKPORT_PCLK, 0x2078, CMU_SFI),
	SFR(CLK_CON_GAT_CLK_BLK_SFI_UID_PMU_HANDSHAKE_BUS_IPCLKPORT_CLK, 0x2014, CMU_SFI),
	SFR(CLK_CON_GAT_GOUT_BLK_SFI_UID_BAAW_FLSH_SFI_IPCLKPORT_I_PCLK, 0x2068, CMU_SFI),
	SFR(CLK_CON_GAT_GOUT_BLK_SFI_UID_HYPERBUS_IPCLKPORT_SYS_CLK, 0x20f8, CMU_SFI),
	SFR(CLK_CON_GAT_GOUT_BLK_SFI_UID_CLUSTER_SFI_IPCLKPORT_CLKIN, 0x20d8, CMU_SFI),
	SFR(CLK_CON_GAT_GOUT_BLK_SFI_UID_XIU_P3_SFI_IPCLKPORT_ACLK, 0x21d4, CMU_SFI),
	SFR(CLK_CON_GAT_GOUT_BLK_SFI_UID_SBIST0_IPCLKPORT_CLK, 0x2178, CMU_SFI),
	SFR(CLK_CON_GAT_GOUT_BLK_SFI_UID_SBIST1_IPCLKPORT_CLK, 0x217c, CMU_SFI),
	SFR(CLK_CON_GAT_GOUT_BLK_SFI_UID_BAAW_P_SFI_IPCLKPORT_I_PCLK, 0x2074, CMU_SFI),
	SFR(CLK_CON_GAT_CLK_BLK_SFI_UID_ROM_CRC32_SFI_IPCLKPORT_ACLK, 0x2018, CMU_SFI),
	SFR(CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_HYPERBUS_IPCLKPORT_CLK, 0x215c, CMU_SFI),
	SFR(CLK_CON_GAT_GOUT_BLK_SFI_UID_ASYNCAPB_SFMPU_FLSH0_SFI_IPCLKPORT_PCLKM, 0x2048, CMU_SFI),
	SFR(CLK_CON_GAT_GOUT_BLK_SFI_UID_ASYNCAPB_SFMPU_FLSH1_SFI_IPCLKPORT_PCLKM, 0x204c, CMU_SFI),
	SFR(CLK_CON_GAT_GOUT_BLK_SFI_UID_ASYNCAPB_SFMPU_INTMEM_SFI_IPCLKPORT_PCLKM, 0x2050, CMU_SFI),
	SFR(CLK_CON_GAT_GOUT_BLK_SFI_UID_PMC_IPCLKPORT_CLK, 0x2130, CMU_SFI),
	SFR(CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON1_IPCLKPORT_PCLK, 0x20a4, CMU_SFI),
	SFR(CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON2_IPCLKPORT_PCLK, 0x20b8, CMU_SFI),
	SFR(CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON3_IPCLKPORT_PCLK, 0x20cc, CMU_SFI),
	SFR(CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON1_IPCLKPORT_REF_CLK0, 0x20a8, CMU_SFI),
	SFR(CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON2_IPCLKPORT_REF_CLK0, 0x20bc, CMU_SFI),
	SFR(CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON3_IPCLKPORT_REF_CLK0, 0x20d0, CMU_SFI),
	SFR(CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON1_IPCLKPORT_REF_CLK1, 0x20ac, CMU_SFI),
	SFR(CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON2_IPCLKPORT_REF_CLK1, 0x20c0, CMU_SFI),
	SFR(CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON3_IPCLKPORT_REF_CLK1, 0x20d4, CMU_SFI),
	SFR(CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON1_IPCLKPORT_MON_CLK00, 0x209c, CMU_SFI),
	SFR(CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON1_IPCLKPORT_MON_CLK10, 0x20a0, CMU_SFI),
	SFR(CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON0_IPCLKPORT_MON_CLK00, 0x208c, CMU_SFI),
	SFR(CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON2_IPCLKPORT_MON_CLK10, 0x20b4, CMU_SFI),
	SFR(CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON0_IPCLKPORT_MON_CLK10, 0x2090, CMU_SFI),
	SFR(CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON2_IPCLKPORT_MON_CLK00, 0x20b0, CMU_SFI),
	SFR(CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON3_IPCLKPORT_MON_CLK00, 0x20c4, CMU_SFI),
	SFR(CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON3_IPCLKPORT_MON_CLK10, 0x20c8, CMU_SFI),
	SFR(CLK_CON_GAT_GOUT_BLK_TAA_UID_LHS_AXI_D_TAA_IPCLKPORT_I_CLK, 0x2060, CMU_TAA),
	SFR(CLK_CON_GAT_GOUT_BLK_TAA_UID_BTM_TAA_IPCLKPORT_I_ACLK, 0x2040, CMU_TAA),
	SFR(CLK_CON_GAT_GOUT_BLK_TAA_UID_LHM_AXI_P_TAA_IPCLKPORT_I_CLK, 0x2054, CMU_TAA),
	SFR(CLK_CON_GAT_GOUT_BLK_TAA_UID_SYSREG_TAA_IPCLKPORT_PCLK, 0x2080, CMU_TAA),
	SFR(CLK_CON_GAT_GOUT_BLK_TAA_UID_RSTNSYNC_CLK_TAA_BUSD_IPCLKPORT_CLK, 0x206c, CMU_TAA),
	SFR(CLK_CON_GAT_GOUT_BLK_TAA_UID_RSTNSYNC_CLK_TAA_BUSP_IPCLKPORT_CLK, 0x2070, CMU_TAA),
	SFR(CLK_CON_GAT_CLK_BLK_TAA_UID_TAA_CMU_TAA_IPCLKPORT_PCLK, 0x2000, CMU_TAA),
	SFR(CLK_CON_GAT_GOUT_BLK_TAA_UID_BTM_TAA_IPCLKPORT_I_PCLK, 0x2044, CMU_TAA),
	SFR(CLK_CON_GAT_GOUT_BLK_TAA_UID_LHS_AST_C2C_TAAISPB_IPCLKPORT_I_CLK, 0x2058, CMU_TAA),
	SFR(CLK_CON_GAT_GOUT_BLK_TAA_UID_LHS_AST_OTF_TAAISPB_IPCLKPORT_I_CLK, 0x205c, CMU_TAA),
	SFR(CLK_CON_GAT_GOUT_BLK_TAA_UID_TAA_IPCLKPORT_CLK, 0x2088, CMU_TAA),
	SFR(CLK_CON_GAT_GOUT_BLK_TAA_UID_D_TZPC_TAA_IPCLKPORT_PCLK, 0x2048, CMU_TAA),
	SFR(CLK_CON_GAT_GOUT_BLK_TAA_UID_LHM_AST_OTF_ACCTAA_IPCLKPORT_I_CLK, 0x2050, CMU_TAA),
	SFR(CLK_CON_GAT_GOUT_BLK_TAA_UID_LHM_AST_C2C_ACCTAA_IPCLKPORT_I_CLK, 0x204c, CMU_TAA),
	SFR(CLK_CON_GAT_GOUT_BLK_TAA_UID_RSTNSYNC_CLK_TAA_OSCCLK_IPCLKPORT_CLK, 0x2074, CMU_TAA),
	SFR(CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_TAA0_IPCLKPORT_PCLKM, 0x201c, CMU_TAA),
	SFR(CLK_CON_GAT_GOUT_BLK_TAA_UID_PPMU_TAA_IPCLKPORT_ACLK, 0x2064, CMU_TAA),
	SFR(CLK_CON_GAT_GOUT_BLK_TAA_UID_PPMU_TAA_IPCLKPORT_PCLK, 0x2068, CMU_TAA),
	SFR(CLK_CON_GAT_GOUT_BLK_TAA_UID_SYSMMU_TAA_IPCLKPORT_CLK_S1, 0x2078, CMU_TAA),
	SFR(CLK_CON_GAT_GOUT_BLK_TAA_UID_VGEN_LITE_TAA_IPCLKPORT_CLK, 0x208c, CMU_TAA),
	SFR(CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_SYSMMU_S1_S_IPCLKPORT_PCLKS, 0x2010, CMU_TAA),
	SFR(CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_SYSMMU_S1_S_IPCLKPORT_PCLKM, 0x200c, CMU_TAA),
	SFR(CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_SYSMMU_S1_NS_IPCLKPORT_PCLKS, 0x2008, CMU_TAA),
	SFR(CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_SYSMMU_S1_NS_IPCLKPORT_PCLKM, 0x2004, CMU_TAA),
	SFR(CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_TAA0_IPCLKPORT_PCLKS, 0x2020, CMU_TAA),
	SFR(CLK_CON_GAT_GOUT_BLK_TAA_UID_AXI2APB_TAA_IPCLKPORT_ACLK, 0x203c, CMU_TAA),
	SFR(CLK_CON_GAT_GOUT_BLK_TAA_UID_TAA_IPCLKPORT_C2CLK, 0x2084, CMU_TAA),
	SFR(CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_TAA1_IPCLKPORT_PCLKM, 0x2024, CMU_TAA),
	SFR(CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_TAA2_IPCLKPORT_PCLKM, 0x202c, CMU_TAA),
	SFR(CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_TAA3_IPCLKPORT_PCLKM, 0x2034, CMU_TAA),
	SFR(CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_TAA1_IPCLKPORT_PCLKS, 0x2028, CMU_TAA),
	SFR(CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_TAA2_IPCLKPORT_PCLKS, 0x2030, CMU_TAA),
	SFR(CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_TAA3_IPCLKPORT_PCLKS, 0x2038, CMU_TAA),
	SFR(CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_SYSMMU_S2_IPCLKPORT_PCLKM, 0x2014, CMU_TAA),
	SFR(CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_SYSMMU_S2_IPCLKPORT_PCLKS, 0x2018, CMU_TAA),
	SFR(CLK_CON_GAT_GOUT_BLK_TAA_UID_SYSMMU_TAA_IPCLKPORT_CLK_S2, 0x207c, CMU_TAA),
	SFR(CLK_CON_DIV_CLKCMU_FSYS0_PCIE, 0x1854, CMU_TOP),
	SFR(CLK_CON_DIV_CLK_MIF_BUSD_0, 0x1800, CMU_MIF),
	SFR(CLK_CON_DIV_CLK_MIF_BUSD_1, 0x1804, CMU_MIF),
	SFR(CLK_CON_DIV_CLKCMU_OTP, 0x1800, CMU_PERIS),
	SFR(CLK_CON_DIV_CLK_MIF_BUSD_S2D, 0x1800, CMU_S2D),
	SFR(CLK_CON_DIV_DIV_CLK_SFI_ADD, 0x1818, CMU_SFI),
	SFR(QCH_CON_ACC_CMU_ACC_QCH, 0x3034, CMU_ACC),
	SFR(QCH_CON_BTM_ACC_QCH, 0x3038, CMU_ACC),
	SFR(QCH_CON_BTM_ISPPRE_QCH, 0x303c, CMU_ACC),
	SFR(QCH_CON_CSIS_LINK_MUX3X6_QCH_CSIS0, 0x3040, CMU_ACC),
	SFR(QCH_CON_CSIS_LINK_MUX3X6_QCH_CSIS1, 0x3048, CMU_ACC),
	SFR(QCH_CON_CSIS_LINK_MUX3X6_QCH_CSIS2, 0x3050, CMU_ACC),
	SFR(QCH_CON_CSIS_LINK_MUX3X6_QCH_CSIS0P1, 0x3044, CMU_ACC),
	SFR(QCH_CON_CSIS_LINK_MUX3X6_QCH_CSIS1P1, 0x304c, CMU_ACC),
	SFR(QCH_CON_CSIS_LINK_MUX3X6_QCH_CSIS2P1, 0x3054, CMU_ACC),
	SFR(QCH_CON_D_TZPC_ACC_QCH, 0x3058, CMU_ACC),
	SFR(QCH_CON_HUB_QCH_GDC0, 0x3060, CMU_ACC),
	SFR(QCH_CON_HUB_QCH_GDC1, 0x3068, CMU_ACC),
	SFR(QCH_CON_HUB_QCH_VRA, 0x3078, CMU_ACC),
	SFR(QCH_CON_HUB_QCH_C2COMX, 0x305c, CMU_ACC),
	SFR(QCH_CON_HUB_QCH_ISPPRE, 0x3070, CMU_ACC),
	SFR(QCH_CON_HUB_QCH_ISPPRE_C2, 0x3074, CMU_ACC),
	SFR(QCH_CON_HUB_QCH_GDC0_C2, 0x3064, CMU_ACC),
	SFR(QCH_CON_HUB_QCH_GDC1_C2, 0x306c, CMU_ACC),
	SFR(QCH_CON_LHM_AST_C2C_ISPB0ACC_QCH, 0x307c, CMU_ACC),
	SFR(QCH_CON_LHM_AST_C2C_ISPB1ACC_QCH, 0x3080, CMU_ACC),
	SFR(QCH_CON_LHM_AST_OTF_ISPB0ACC_QCH, 0x3084, CMU_ACC),
	SFR(QCH_CON_LHM_AST_OTF_ISPB1ACC_QCH, 0x3088, CMU_ACC),
	SFR(QCH_CON_LHM_AXI_P_ACC_QCH, 0x308c, CMU_ACC),
	SFR(QCH_CON_LHS_AST_C2C_ACCTAA0_QCH, 0x3090, CMU_ACC),
	SFR(QCH_CON_LHS_AST_C2C_ACCTAA1_QCH, 0x3094, CMU_ACC),
	SFR(QCH_CON_LHS_AST_D0_ACCDPUM_QCH, 0x3098, CMU_ACC),
	SFR(QCH_CON_LHS_AST_D1_ACCDPUM_QCH, 0x309c, CMU_ACC),
	SFR(QCH_CON_LHS_AST_OTF_ACCTAA0_QCH, 0x30a0, CMU_ACC),
	SFR(QCH_CON_LHS_AST_OTF_ACCTAA1_QCH, 0x30a4, CMU_ACC),
	SFR(QCH_CON_LHS_AXI_D0_ACC_QCH, 0x30a8, CMU_ACC),
	SFR(QCH_CON_LHS_AXI_D1_ACC_QCH, 0x30ac, CMU_ACC),
	SFR(QCH_CON_PPMU_ACC_QCH, 0x30b0, CMU_ACC),
	SFR(QCH_CON_PPMU_ISPPRE_QCH, 0x30b4, CMU_ACC),
	SFR(QCH_CON_QE_GDC0_QCH, 0x30b8, CMU_ACC),
	SFR(QCH_CON_QE_GDC1_QCH, 0x30bc, CMU_ACC),
	SFR(QCH_CON_QE_ISPPRE_QCH, 0x30c0, CMU_ACC),
	SFR(QCH_CON_QE_VRA_QCH, 0x30c4, CMU_ACC),
	SFR(QCH_CON_SYSMMU_ACC_QCH_S0, 0x30c8, CMU_ACC),
	SFR(QCH_CON_SYSMMU_ACC_QCH_S1, 0x30cc, CMU_ACC),
	SFR(QCH_CON_SYSMMU_ISPPRE_QCH_S0, 0x30d0, CMU_ACC),
	SFR(QCH_CON_SYSMMU_ISPPRE_QCH_S1, 0x30d4, CMU_ACC),
	SFR(QCH_CON_SYSREG_ACC_QCH, 0x30d8, CMU_ACC),
	SFR(QCH_CON_VGEN_ISPPRE_QCH, 0x30dc, CMU_ACC),
	SFR(QCH_CON_VGEN_LITE_ACC_QCH, 0x30e0, CMU_ACC),
	SFR(QCH_CON_APBIF_GPIO_ALIVE_QCH, 0x3014, CMU_APM),
	SFR(QCH_CON_APBIF_PMU_ALIVE_QCH, 0x3018, CMU_APM),
	SFR(QCH_CON_APBIF_RTC_QCH, 0x301c, CMU_APM),
	SFR(QCH_CON_APBIF_TOP_RTC_QCH, 0x3020, CMU_APM),
	SFR(QCH_CON_APM_CMU_APM_QCH, 0x3024, CMU_APM),
	SFR(QCH_CON_D_TZPC_APM_QCH, 0x3028, CMU_APM),
	SFR(QCH_CON_GREBEINTEGRATION_QCH_GREBE, 0x3030, CMU_APM),
	SFR(QCH_CON_GREBEINTEGRATION_QCH_DBG, 0x302c, CMU_APM),
	SFR(QCH_CON_INTMEM_QCH, 0x3034, CMU_APM),
	SFR(QCH_CON_LHM_AXI_P_APM_QCH, 0x3038, CMU_APM),
	SFR(QCH_CON_LHM_AXI_P_SFIAPM_QCH, 0x303c, CMU_APM),
	SFR(QCH_CON_LHS_AXI_D_APM_QCH, 0x3040, CMU_APM),
	SFR(QCH_CON_LHS_AXI_G_DBGCORE_QCH, 0x3044, CMU_APM),
	SFR(QCH_CON_LHS_AXI_G_SCAN2DRAM_QCH, 0x3048, CMU_APM),
	SFR(QCH_CON_MAILBOX_APM_AP_QCH, 0x304c, CMU_APM),
	SFR(QCH_CON_MAILBOX_APM_SFI0_QCH, 0x3050, CMU_APM),
	SFR(QCH_CON_MAILBOX_APM_SFI1_QCH, 0x3054, CMU_APM),
	SFR(QCH_CON_MAILBOX_AP_DBGCORE_QCH, 0x3058, CMU_APM),
	SFR(QCH_CON_PMU_INTR_GEN_QCH, 0x305c, CMU_APM),
	SFR(QCH_CON_ROM_CRC32_HCU_QCH, 0x3060, CMU_APM),
	SFR(QCH_CON_ROM_CRC32_HOST_QCH, 0x3064, CMU_APM),
	SFR(QCH_CON_RSTNSYNC_CLK_APM_BUS_QCH_GREBE, 0x3068, CMU_APM),
	SFR(QCH_CON_RSTNSYNC_CLK_APM_BUS_QCH_GREBE_DBG, 0x306c, CMU_APM),
	SFR(QCH_CON_SPEEDY_APM_QCH, 0x3070, CMU_APM),
	SFR(QCH_CON_SPEEDY_SUB0_APM_QCH, 0x3074, CMU_APM),
	SFR(QCH_CON_SS_DBGCORE_QCH_GREBE, 0x307c, CMU_APM),
	SFR(QCH_CON_SS_DBGCORE_QCH_DBG, 0x3078, CMU_APM),
	SFR(QCH_CON_SYSREG_APM_QCH, 0x3080, CMU_APM),
	SFR(QCH_CON_WDT_APM_QCH, 0x3084, CMU_APM),
	SFR(QCH_CON_ABOX_QCH_ACLK, 0x3014, CMU_AUD),
	SFR(QCH_CON_ABOX_QCH_BCLK0, 0x3018, CMU_AUD),
	SFR(QCH_CON_ABOX_QCH_BCLK1, 0x301c, CMU_AUD),
	SFR(QCH_CON_ABOX_QCH_BCLK2, 0x3020, CMU_AUD),
	SFR(QCH_CON_ABOX_QCH_BCLK3, 0x3024, CMU_AUD),
	SFR(DMYQCH_CON_ABOX_DMY_QCH_CPU, 0x3000, CMU_AUD),
	SFR(DMYQCH_CON_ABOX_DMY_QCH_IRQ, 0x3004, CMU_AUD),
	SFR(QCH_CON_ABOX_QCH_CNT, 0x3034, CMU_AUD),
	SFR(QCH_CON_ABOX_QCH_BCLK4, 0x3028, CMU_AUD),
	SFR(QCH_CON_ABOX_QCH_BCLK5, 0x302c, CMU_AUD),
	SFR(QCH_CON_ABOX_QCH_BCLK6, 0x3030, CMU_AUD),
	SFR(QCH_CON_ABOX_QCH_SWP0, 0x3038, CMU_AUD),
	SFR(QCH_CON_ABOX_QCH_SWP1, 0x303c, CMU_AUD),
	SFR(QCH_CON_ABOX_QCH_SWP2, 0x3040, CMU_AUD),
	SFR(QCH_CON_ABOX_QCH_SWP3, 0x3044, CMU_AUD),
	SFR(QCH_CON_AUD_CMU_AUD_QCH, 0x3048, CMU_AUD),
	SFR(QCH_CON_BTM_D_AUD_QCH, 0x304c, CMU_AUD),
	SFR(DMYQCH_CON_DFTMUX_AUD_QCH, 0x3008, CMU_AUD),
	SFR(QCH_CON_D_TZPC_AUD_QCH, 0x3050, CMU_AUD),
	SFR(QCH_CON_GPIO_AUD_QCH, 0x3054, CMU_AUD),
	SFR(QCH_CON_LHM_AXI_P_AUD_QCH, 0x3058, CMU_AUD),
	SFR(QCH_CON_LHS_AXI_D_AUD_QCH, 0x305c, CMU_AUD),
	SFR(QCH_CON_PPMU_D_AUD_QCH, 0x3060, CMU_AUD),
	SFR(QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUBRESET0_QCH, 0x3064, CMU_AUD),
	SFR(QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUBRESET1_QCH, 0x3068, CMU_AUD),
	SFR(QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUBRESET2_QCH, 0x306c, CMU_AUD),
	SFR(QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUBRESET3_QCH, 0x3070, CMU_AUD),
	SFR(QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUBRESETN_QCH, 0x3074, CMU_AUD),
	SFR(QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUDRESET0_QCH, 0x3078, CMU_AUD),
	SFR(QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUDRESET1_QCH, 0x307c, CMU_AUD),
	SFR(QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUDRESET2_QCH, 0x3080, CMU_AUD),
	SFR(QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUDRESET3_QCH, 0x3084, CMU_AUD),
	SFR(QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN0_QCH, 0x3088, CMU_AUD),
	SFR(QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN1_QCH, 0x308c, CMU_AUD),
	SFR(QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN2_QCH, 0x3090, CMU_AUD),
	SFR(QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN3_QCH, 0x3094, CMU_AUD),
	SFR(QCH_CON_SYSMMU_AXI_D_AUD_QCH_S0, 0x3098, CMU_AUD),
	SFR(QCH_CON_SYSMMU_AXI_D_AUD_QCH_S1, 0x309c, CMU_AUD),
	SFR(QCH_CON_SYSREG_AUD_QCH, 0x30a0, CMU_AUD),
	SFR(QCH_CON_VGEN_AUD0_QCH, 0x30a4, CMU_AUD),
	SFR(QCH_CON_VGEN_AUD1_QCH, 0x30a8, CMU_AUD),
	SFR(QCH_CON_VGEN_LITE_AUD_QCH, 0x30ac, CMU_AUD),
	SFR(QCH_CON_WDT_AUD0_QCH, 0x30b0, CMU_AUD),
	SFR(QCH_CON_WDT_AUD1_QCH, 0x30b4, CMU_AUD),
	SFR(QCH_CON_WDT_AUD2_QCH, 0x30b8, CMU_AUD),
	SFR(QCH_CON_WDT_AUD3_QCH, 0x30bc, CMU_AUD),
	SFR(QCH_CON_ADM_AHB_SSS_QCH, 0x30fc, CMU_BUSC),
	SFR(QCH_CON_BAAW_D_SSS_QCH, 0x3100, CMU_BUSC),
	SFR(QCH_CON_BAAW_P_SFI_BUSC_QCH, 0x3104, CMU_BUSC),
	SFR(QCH_CON_BUSC_CMU_BUSC_QCH, 0x3108, CMU_BUSC),
	SFR(DMYQCH_CON_CMU_BUSC_CMUREF_QCH, 0x3000, CMU_BUSC),
	SFR(QCH_CON_D_TZPC_BUSC_QCH, 0x310c, CMU_BUSC),
	SFR(QCH_CON_LHM_ACEL_D0_G2D_QCH, 0x3110, CMU_BUSC),
	SFR(QCH_CON_LHM_ACEL_D1_G2D_QCH, 0x3114, CMU_BUSC),
	SFR(QCH_CON_LHM_ACEL_D2_G2D_QCH, 0x3118, CMU_BUSC),
	SFR(QCH_CON_LHM_ACEL_D_FSYS1_QCH, 0x311c, CMU_BUSC),
	SFR(QCH_CON_LHM_ACEL_D_FSYS2_QCH, 0x3120, CMU_BUSC),
	SFR(QCH_CON_LHM_AXI_D0_ACC_QCH, 0x3124, CMU_BUSC),
	SFR(QCH_CON_LHM_AXI_D0_DPUM_QCH, 0x3128, CMU_BUSC),
	SFR(QCH_CON_LHM_AXI_D0_DPUS0_QCH, 0x312c, CMU_BUSC),
	SFR(QCH_CON_LHM_AXI_D0_DPUS1_QCH, 0x3130, CMU_BUSC),
	SFR(QCH_CON_LHM_AXI_D0_MFC_QCH, 0x3134, CMU_BUSC),
	SFR(QCH_CON_LHM_AXI_D1_ACC_QCH, 0x3138, CMU_BUSC),
	SFR(QCH_CON_LHM_AXI_D1_DPUM_QCH, 0x313c, CMU_BUSC),
	SFR(QCH_CON_LHM_AXI_D1_DPUS0_QCH, 0x3140, CMU_BUSC),
	SFR(QCH_CON_LHM_AXI_D1_DPUS1_QCH, 0x3144, CMU_BUSC),
	SFR(QCH_CON_LHM_AXI_D1_MFC_QCH, 0x3148, CMU_BUSC),
	SFR(QCH_CON_LHM_AXI_D2_DPUM_QCH, 0x314c, CMU_BUSC),
	SFR(QCH_CON_LHM_AXI_D2_DPUS0_QCH, 0x3150, CMU_BUSC),
	SFR(QCH_CON_LHM_AXI_D2_DPUS1_QCH, 0x3154, CMU_BUSC),
	SFR(QCH_CON_LHM_AXI_D3_DPUM_QCH, 0x3158, CMU_BUSC),
	SFR(QCH_CON_LHM_AXI_D3_DPUS0_QCH, 0x315c, CMU_BUSC),
	SFR(QCH_CON_LHM_AXI_D3_DPUS1_QCH, 0x3160, CMU_BUSC),
	SFR(QCH_CON_LHM_AXI_D_BUSMC_DP_QCH, 0x3164, CMU_BUSC),
	SFR(QCH_CON_LHM_AXI_D_ISPB0_QCH, 0x3168, CMU_BUSC),
	SFR(QCH_CON_LHM_AXI_D_ISPB1_QCH, 0x316c, CMU_BUSC),
	SFR(QCH_CON_LHM_AXI_D_SSS_QCH, 0x3170, CMU_BUSC),
	SFR(QCH_CON_LHM_AXI_D_TAA0_QCH, 0x3174, CMU_BUSC),
	SFR(QCH_CON_LHM_AXI_D_TAA1_QCH, 0x3178, CMU_BUSC),
	SFR(QCH_CON_LHS_AXI_D0_PCIE_QCH, 0x317c, CMU_BUSC),
	SFR(QCH_CON_LHS_AXI_D1_PCIE_QCH, 0x3180, CMU_BUSC),
	SFR(QCH_CON_LHS_AXI_D_DNCSRAM_QCH, 0x3184, CMU_BUSC),
	SFR(QCH_CON_LHS_AXI_D_SSS_QCH, 0x3188, CMU_BUSC),
	SFR(QCH_CON_LHS_AXI_P_ACC_QCH, 0x318c, CMU_BUSC),
	SFR(QCH_CON_LHS_AXI_P_AUD_QCH, 0x3190, CMU_BUSC),
	SFR(QCH_CON_LHS_AXI_P_BUSMC_QCH, 0x3194, CMU_BUSC),
	SFR(QCH_CON_LHS_AXI_P_DNC_QCH, 0x3198, CMU_BUSC),
	SFR(QCH_CON_LHS_AXI_P_DPTX_QCH, 0x319c, CMU_BUSC),
	SFR(QCH_CON_LHS_AXI_P_DPUM_QCH, 0x31a0, CMU_BUSC),
	SFR(QCH_CON_LHS_AXI_P_DPUS0_QCH, 0x31a4, CMU_BUSC),
	SFR(QCH_CON_LHS_AXI_P_DPUS1_QCH, 0x31a8, CMU_BUSC),
	SFR(QCH_CON_LHS_AXI_P_FSYS0_QCH, 0x31ac, CMU_BUSC),
	SFR(QCH_CON_LHS_AXI_P_FSYS1_QCH, 0x31b0, CMU_BUSC),
	SFR(QCH_CON_LHS_AXI_P_FSYS2_QCH, 0x31b4, CMU_BUSC),
	SFR(QCH_CON_LHS_AXI_P_G2D_QCH, 0x31b8, CMU_BUSC),
	SFR(QCH_CON_LHS_AXI_P_ISPB0_QCH, 0x31bc, CMU_BUSC),
	SFR(QCH_CON_LHS_AXI_P_ISPB1_QCH, 0x31c0, CMU_BUSC),
	SFR(QCH_CON_LHS_AXI_P_MFC_QCH, 0x31c4, CMU_BUSC),
	SFR(QCH_CON_LHS_AXI_P_MIF0_QCH, 0x31c8, CMU_BUSC),
	SFR(QCH_CON_LHS_AXI_P_MIF1_QCH, 0x31cc, CMU_BUSC),
	SFR(QCH_CON_LHS_AXI_P_MIF2_QCH, 0x31d0, CMU_BUSC),
	SFR(QCH_CON_LHS_AXI_P_MIF3_QCH, 0x31d4, CMU_BUSC),
	SFR(QCH_CON_LHS_AXI_P_NPU00_QCH, 0x31d8, CMU_BUSC),
	SFR(QCH_CON_LHS_AXI_P_NPU01_QCH, 0x31dc, CMU_BUSC),
	SFR(QCH_CON_LHS_AXI_P_NPU10_QCH, 0x31e0, CMU_BUSC),
	SFR(QCH_CON_LHS_AXI_P_NPU11_QCH, 0x31e4, CMU_BUSC),
	SFR(QCH_CON_LHS_AXI_P_PERIC0_QCH, 0x31e8, CMU_BUSC),
	SFR(QCH_CON_LHS_AXI_P_PERIC1_QCH, 0x31ec, CMU_BUSC),
	SFR(QCH_CON_LHS_AXI_P_PERIS_QCH, 0x31f0, CMU_BUSC),
	SFR(QCH_CON_LHS_AXI_P_SFI_QCH, 0x31f4, CMU_BUSC),
	SFR(QCH_CON_LHS_AXI_P_TAA0_QCH, 0x31f8, CMU_BUSC),
	SFR(QCH_CON_LHS_AXI_P_TAA1_QCH, 0x31fc, CMU_BUSC),
	SFR(QCH_CON_QE_RTIC_QCH, 0x3200, CMU_BUSC),
	SFR(QCH_CON_QE_SSS_QCH, 0x3204, CMU_BUSC),
	SFR(QCH_CON_RTIC_QCH, 0x3208, CMU_BUSC),
	SFR(QCH_CON_SIREX_QCH, 0x320c, CMU_BUSC),
	SFR(QCH_CON_SSS_QCH, 0x3210, CMU_BUSC),
	SFR(QCH_CON_SYSMMU_BUSC_QCH, 0x3214, CMU_BUSC),
	SFR(QCH_CON_SYSREG_BUSC_QCH, 0x3218, CMU_BUSC),
	SFR(QCH_CON_TREX_D_BUSC_QCH, 0x321c, CMU_BUSC),
	SFR(QCH_CON_TREX_P_BUSMC_QCH, 0x3220, CMU_BUSC),
	SFR(QCH_CON_VGEN_LITE_BUSC_QCH, 0x3224, CMU_BUSC),
	SFR(QCH_CON_BUSIF_CMUTOPC_QCH, 0x304c, CMU_BUSMC),
	SFR(QCH_CON_BUSMC_CMU_BUSMC_QCH, 0x3050, CMU_BUSMC),
	SFR(DMYQCH_CON_CMU_BUSMC_CMUREF_QCH, 0x3000, CMU_BUSMC),
	SFR(QCH_CON_D_TZPC_BUSMC_QCH, 0x3054, CMU_BUSMC),
	SFR(QCH_CON_LHM_ACEL_D0_DNC_QCH, 0x3058, CMU_BUSMC),
	SFR(QCH_CON_LHM_ACEL_D0_FSYS0_QCH, 0x305c, CMU_BUSMC),
	SFR(QCH_CON_LHM_ACEL_D1_DNC_QCH, 0x3060, CMU_BUSMC),
	SFR(QCH_CON_LHM_ACEL_D1_FSYS0_QCH, 0x3064, CMU_BUSMC),
	SFR(QCH_CON_LHM_ACEL_D2_DNC_QCH, 0x3068, CMU_BUSMC),
	SFR(QCH_CON_LHM_ACEL_D3_DNC_QCH, 0x306c, CMU_BUSMC),
	SFR(QCH_CON_LHM_ACEL_D4_DNC_QCH, 0x3070, CMU_BUSMC),
	SFR(QCH_CON_LHM_ACEL_D5_DNC_QCH, 0x3074, CMU_BUSMC),
	SFR(QCH_CON_LHM_ACEL_D6_DNC_QCH, 0x3078, CMU_BUSMC),
	SFR(QCH_CON_LHM_ACEL_D7_DNC_QCH, 0x307c, CMU_BUSMC),
	SFR(QCH_CON_LHM_ACEL_DC_DNC_QCH, 0x3080, CMU_BUSMC),
	SFR(QCH_CON_LHM_AXI_D_APM_QCH, 0x3084, CMU_BUSMC),
	SFR(QCH_CON_LHM_AXI_D_AUD_QCH, 0x3088, CMU_BUSMC),
	SFR(QCH_CON_LHM_AXI_D_SFI_QCH, 0x308c, CMU_BUSMC),
	SFR(QCH_CON_LHM_AXI_P_BUSMC_QCH, 0x3090, CMU_BUSMC),
	SFR(QCH_CON_LHS_AXI_D_BUSMC_DP_QCH, 0x3094, CMU_BUSMC),
	SFR(QCH_CON_MMCACHE0_QCH, 0x3098, CMU_BUSMC),
	SFR(QCH_CON_MMCACHE1_QCH, 0x309c, CMU_BUSMC),
	SFR(QCH_CON_PDMA0_QCH, 0x30a0, CMU_BUSMC),
	SFR(QCH_CON_QE_PDMA0_QCH, 0x30a4, CMU_BUSMC),
	SFR(QCH_CON_QE_SPDMA_QCH, 0x30a8, CMU_BUSMC),
	SFR(QCH_CON_SFMPU_BUSMC_QCH, 0x30ac, CMU_BUSMC),
	SFR(QCH_CON_SPDMA_QCH, 0x30b0, CMU_BUSMC),
	SFR(QCH_CON_SYSMMU_BUSMC_QCH, 0x30b4, CMU_BUSMC),
	SFR(QCH_CON_SYSMMU_SFI_QCH, 0x30b8, CMU_BUSMC),
	SFR(QCH_CON_SYSREG_BUSMC_QCH, 0x30bc, CMU_BUSMC),
	SFR(QCH_CON_TREX_D0_BUSMC_QCH, 0x30c0, CMU_BUSMC),
	SFR(QCH_CON_TREX_D1_BUSMC_QCH, 0x30c4, CMU_BUSMC),
	SFR(QCH_CON_TREX_RB_BUSMC_QCH, 0x30c8, CMU_BUSMC),
	SFR(QCH_CON_VGEN_LITE_APM_QCH, 0x30cc, CMU_BUSMC),
	SFR(QCH_CON_VGEN_PDMA0_QCH, 0x30d0, CMU_BUSMC),
	SFR(QCH_CON_VGEN_SFI_QCH, 0x30d4, CMU_BUSMC),
	SFR(DMYQCH_CON_CMU_TOP_CMUREF_QCH, 0x3000, CMU_TOP),
	SFR(DMYQCH_CON_PLLCLKOUT_CMU_QCH, 0x3004, CMU_TOP),
	SFR(QCH_CON_ACE_SLICE_G3D0_0_QCH, 0x305c, CMU_CORE),
	SFR(QCH_CON_ACE_SLICE_G3D0_1_QCH, 0x3060, CMU_CORE),
	SFR(QCH_CON_ACE_SLICE_G3D1_0_QCH, 0x3064, CMU_CORE),
	SFR(QCH_CON_ACE_SLICE_G3D1_1_QCH, 0x3078, CMU_CORE),
	SFR(QCH_CON_ACE_SLICE_G3D1_1_0_QCH, 0x3068, CMU_CORE),
	SFR(QCH_CON_ACE_SLICE_G3D1_1_1_QCH, 0x306c, CMU_CORE),
	SFR(QCH_CON_ACE_SLICE_G3D1_1_2_QCH, 0x3070, CMU_CORE),
	SFR(QCH_CON_ACE_SLICE_G3D1_1_3_QCH, 0x3074, CMU_CORE),
	SFR(QCH_CON_ACE_SLICE_G3D1_2_QCH, 0x307c, CMU_CORE),
	SFR(QCH_CON_ACE_SLICE_G3D1_3_QCH, 0x3080, CMU_CORE),
	SFR(QCH_CON_BDU_QCH, 0x3084, CMU_CORE),
	SFR(DMYQCH_CON_CCI_QCH, 0x3000, CMU_CORE),
	SFR(DMYQCH_CON_CMU_CORE_CMUREF_QCH, 0x3004, CMU_CORE),
	SFR(QCH_CON_CORE_CMU_CORE_QCH, 0x3088, CMU_CORE),
	SFR(QCH_CON_D_TZPC_CORE_QCH, 0x308c, CMU_CORE),
	SFR(QCH_CON_LHM_ACE_D0_CLUSTER0_QCH, 0x3094, CMU_CORE),
	SFR(QCH_CON_LHM_ACE_D0_CLUSTER1_QCH, 0x3098, CMU_CORE),
	SFR(QCH_CON_LHM_ACE_D0_G3D1_QCH, 0x309c, CMU_CORE),
	SFR(QCH_CON_LHM_ACE_D1_CLUSTER0_QCH, 0x30a0, CMU_CORE),
	SFR(QCH_CON_LHM_ACE_D1_CLUSTER1_QCH, 0x30a4, CMU_CORE),
	SFR(QCH_CON_LHM_ACE_D1_G3D1_QCH, 0x30a8, CMU_CORE),
	SFR(QCH_CON_LHM_ACE_D2_G3D1_QCH, 0x30ac, CMU_CORE),
	SFR(QCH_CON_LHM_ACE_D3_G3D1_QCH, 0x30b0, CMU_CORE),
	SFR(QCH_CON_LHM_ACE_D_G3D00_QCH, 0x30b4, CMU_CORE),
	SFR(QCH_CON_LHM_ACE_D_G3D01_QCH, 0x30b8, CMU_CORE),
	SFR(QCH_CON_LHM_AXI_G_CSSYS_QCH, 0x30bc, CMU_CORE),
	SFR(QCH_CON_LHS_ATB_T_BDU_QCH, 0x30c0, CMU_CORE),
	SFR(QCH_CON_LHS_AXI_P_APM_QCH, 0x30c4, CMU_CORE),
	SFR(QCH_CON_LHS_AXI_P_CPUCL0_QCH, 0x30c8, CMU_CORE),
	SFR(QCH_CON_LHS_AXI_P_CPUCL1_QCH, 0x30cc, CMU_CORE),
	SFR(QCH_CON_LHS_AXI_P_G3D00_QCH, 0x30d0, CMU_CORE),
	SFR(QCH_CON_LHS_AXI_P_G3D01_QCH, 0x30d4, CMU_CORE),
	SFR(QCH_CON_LHS_AXI_P_G3D1_QCH, 0x30d8, CMU_CORE),
	SFR(QCH_CON_PPCFW_G3D0_0_QCH, 0x30dc, CMU_CORE),
	SFR(QCH_CON_PPCFW_G3D0_1_QCH, 0x30e0, CMU_CORE),
	SFR(QCH_CON_PPCFW_G3D1_QCH, 0x30e4, CMU_CORE),
	SFR(QCH_CON_PPC_CPUCL0_0_QCH, 0x30e8, CMU_CORE),
	SFR(QCH_CON_PPC_CPUCL0_1_QCH, 0x30ec, CMU_CORE),
	SFR(QCH_CON_PPC_CPUCL1_0_QCH, 0x30f0, CMU_CORE),
	SFR(QCH_CON_PPC_CPUCL1_1_QCH, 0x30f4, CMU_CORE),
	SFR(QCH_CON_PPC_G3D0_0_QCH, 0x30f8, CMU_CORE),
	SFR(QCH_CON_PPC_G3D0_1_QCH, 0x30fc, CMU_CORE),
	SFR(QCH_CON_PPC_G3D1_0_QCH, 0x3100, CMU_CORE),
	SFR(QCH_CON_PPC_G3D1_1_QCH, 0x3104, CMU_CORE),
	SFR(QCH_CON_PPC_G3D1_2_QCH, 0x3108, CMU_CORE),
	SFR(QCH_CON_PPC_G3D1_3_QCH, 0x310c, CMU_CORE),
	SFR(QCH_CON_PPC_IRPS0_QCH, 0x3110, CMU_CORE),
	SFR(QCH_CON_PPC_IRPS1_QCH, 0x3114, CMU_CORE),
	SFR(QCH_CON_PPC_IRPS2_QCH, 0x3118, CMU_CORE),
	SFR(QCH_CON_PPC_IRPS3_QCH, 0x311c, CMU_CORE),
	SFR(QCH_CON_PPMU_CPUCL0_0_QCH, 0x3120, CMU_CORE),
	SFR(QCH_CON_PPMU_CPUCL0_1_QCH, 0x3124, CMU_CORE),
	SFR(QCH_CON_PPMU_CPUCL1_0_QCH, 0x3128, CMU_CORE),
	SFR(QCH_CON_PPMU_CPUCL1_1_QCH, 0x312c, CMU_CORE),
	SFR(QCH_CON_PPMU_G3D1_0_QCH, 0x3130, CMU_CORE),
	SFR(QCH_CON_PPMU_G3D1_1_QCH, 0x3134, CMU_CORE),
	SFR(QCH_CON_PPMU_G3D1_2_QCH, 0x3138, CMU_CORE),
	SFR(QCH_CON_PPMU_G3D1_3_QCH, 0x313c, CMU_CORE),
	SFR(QCH_CON_SYSMMU_G3D0_0_QCH, 0x3140, CMU_CORE),
	SFR(QCH_CON_SYSMMU_G3D0_1_QCH, 0x3144, CMU_CORE),
	SFR(QCH_CON_SYSMMU_G3D1_0_QCH, 0x3148, CMU_CORE),
	SFR(QCH_CON_SYSMMU_G3D1_1_QCH, 0x314c, CMU_CORE),
	SFR(QCH_CON_SYSMMU_G3D1_2_QCH, 0x3150, CMU_CORE),
	SFR(QCH_CON_SYSMMU_G3D1_3_QCH, 0x3154, CMU_CORE),
	SFR(QCH_CON_SYSREG_CORE_QCH, 0x3158, CMU_CORE),
	SFR(QCH_CON_TREX_D_CORE_QCH, 0x315c, CMU_CORE),
	SFR(QCH_CON_TREX_P0_CORE_QCH, 0x3160, CMU_CORE),
	SFR(QCH_CON_TREX_P1_CORE_QCH, 0x3164, CMU_CORE),
	SFR(DMYQCH_CON_ADM_APB_G_CLUSTER0_QCH, 0x3000, CMU_CPUCL0),
	SFR(QCH_CON_BPS_CPUCL0_QCH, 0x309c, CMU_CPUCL0),
	SFR(QCH_CON_CLUSTER0_QCH_SCLK, 0x30b4, CMU_CPUCL0),
	SFR(QCH_CON_CLUSTER0_QCH_ATCLK, 0x30a0, CMU_CPUCL0),
	SFR(QCH_CON_CLUSTER0_QCH_PDBGCLK, 0x30b0, CMU_CPUCL0),
	SFR(QCH_CON_CLUSTER0_QCH_GICCLK, 0x30a8, CMU_CPUCL0),
	SFR(QCH_CON_CLUSTER0_QCH_DBG_PD, 0x30a4, CMU_CPUCL0),
	SFR(QCH_CON_CLUSTER0_QCH_PCLK, 0x30ac, CMU_CPUCL0),
	SFR(DMYQCH_CON_CLUSTER0_QCH_PERIPHCLK, 0x3008, CMU_CPUCL0),
	SFR(DMYQCH_CON_CLUSTER0_QCH_CORE, 0x3004, CMU_CPUCL0),
	SFR(DMYQCH_CON_CMU_CPUCL0_CMUREF_QCH, 0x300c, CMU_CPUCL0),
	SFR(QCH_CON_CMU_CPUCL0_SHORTSTOP_QCH, 0x30b8, CMU_CPUCL0),
	SFR(QCH_CON_CPUCL0_CMU_CPUCL0_QCH, 0x30bc, CMU_CPUCL0),
	SFR(QCH_CON_CSSYS_QCH, 0x30c0, CMU_CPUCL0),
	SFR(QCH_CON_D_TZPC_CPUCL0_QCH, 0x30c4, CMU_CPUCL0),
	SFR(QCH_CON_HPM_APBIF_CPUCL0_QCH, 0x30c8, CMU_CPUCL0),
	SFR(QCH_CON_LHM_ATB_DT0_SFI_QCH, 0x30cc, CMU_CPUCL0),
	SFR(QCH_CON_LHM_ATB_DT1_SFI_QCH, 0x30d0, CMU_CPUCL0),
	SFR(QCH_CON_LHM_ATB_IT0_SFI_QCH, 0x30d4, CMU_CPUCL0),
	SFR(QCH_CON_LHM_ATB_IT1_SFI_QCH, 0x30d8, CMU_CPUCL0),
	SFR(QCH_CON_LHM_ATB_T0_CLUSTER0_QCH, 0x30dc, CMU_CPUCL0),
	SFR(QCH_CON_LHM_ATB_T0_CLUSTER1_QCH, 0x30e0, CMU_CPUCL0),
	SFR(QCH_CON_LHM_ATB_T1_CLUSTER0_QCH, 0x30e4, CMU_CPUCL0),
	SFR(QCH_CON_LHM_ATB_T1_CLUSTER1_QCH, 0x30e8, CMU_CPUCL0),
	SFR(QCH_CON_LHM_ATB_T2_CLUSTER0_QCH, 0x30ec, CMU_CPUCL0),
	SFR(QCH_CON_LHM_ATB_T2_CLUSTER1_QCH, 0x30f0, CMU_CPUCL0),
	SFR(QCH_CON_LHM_ATB_T3_CLUSTER0_QCH, 0x30f4, CMU_CPUCL0),
	SFR(QCH_CON_LHM_ATB_T3_CLUSTER1_QCH, 0x30f8, CMU_CPUCL0),
	SFR(QCH_CON_LHM_ATB_T_BDU_QCH, 0x30fc, CMU_CPUCL0),
	SFR(QCH_CON_LHM_AXI_G_DBGCORE_QCH, 0x3100, CMU_CPUCL0),
	SFR(QCH_CON_LHM_AXI_G_INT_CSSYS_QCH, 0x3104, CMU_CPUCL0),
	SFR(QCH_CON_LHM_AXI_G_INT_DBGCORE_QCH, 0x3108, CMU_CPUCL0),
	SFR(QCH_CON_LHM_AXI_G_INT_ETR_QCH, 0x310c, CMU_CPUCL0),
	SFR(QCH_CON_LHM_AXI_G_INT_STM_QCH, 0x3110, CMU_CPUCL0),
	SFR(QCH_CON_LHM_AXI_P_CPUCL0_QCH, 0x3114, CMU_CPUCL0),
	SFR(QCH_CON_LHS_ACE_D0_CLUSTER0_QCH, 0x3118, CMU_CPUCL0),
	SFR(QCH_CON_LHS_ACE_D1_CLUSTER0_QCH, 0x311c, CMU_CPUCL0),
	SFR(QCH_CON_LHS_ATB_T0_CLUSTER0_QCH, 0x3120, CMU_CPUCL0),
	SFR(QCH_CON_LHS_ATB_T1_CLUSTER0_QCH, 0x3124, CMU_CPUCL0),
	SFR(QCH_CON_LHS_ATB_T2_CLUSTER0_QCH, 0x3128, CMU_CPUCL0),
	SFR(QCH_CON_LHS_ATB_T3_CLUSTER0_QCH, 0x312c, CMU_CPUCL0),
	SFR(QCH_CON_LHS_AXI_G_CSSYS_QCH, 0x3130, CMU_CPUCL0),
	SFR(QCH_CON_LHS_AXI_G_INT_CSSYS_QCH, 0x3134, CMU_CPUCL0),
	SFR(QCH_CON_LHS_AXI_G_INT_DBGCORE_QCH, 0x3138, CMU_CPUCL0),
	SFR(QCH_CON_LHS_AXI_G_INT_ETR_QCH, 0x313c, CMU_CPUCL0),
	SFR(QCH_CON_LHS_AXI_G_INT_STM_QCH, 0x3140, CMU_CPUCL0),
	SFR(QCH_CON_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_CSSYS_QCH, 0x3144, CMU_CPUCL0),
	SFR(QCH_CON_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_CSSYS_QCH, 0x3148, CMU_CPUCL0),
	SFR(QCH_CON_SECJTAG_QCH, 0x314c, CMU_CPUCL0),
	SFR(QCH_CON_SYSREG_CPUCL0_QCH, 0x3150, CMU_CPUCL0),
	SFR(QCH_CON_TREX_CPUCL0_QCH, 0x3154, CMU_CPUCL0),
	SFR(DMYQCH_CON_ADM_APB_G_CLUSTER1_QCH, 0x3000, CMU_CPUCL1),
	SFR(QCH_CON_CLUSTER1_QCH_ATCLK, 0x3040, CMU_CPUCL1),
	SFR(QCH_CON_CLUSTER1_QCH_PCLK, 0x304c, CMU_CPUCL1),
	SFR(QCH_CON_CLUSTER1_QCH_SCLK, 0x3054, CMU_CPUCL1),
	SFR(QCH_CON_CLUSTER1_QCH_PDBGCLK, 0x3050, CMU_CPUCL1),
	SFR(QCH_CON_CLUSTER1_QCH_GICCLK, 0x3048, CMU_CPUCL1),
	SFR(QCH_CON_CLUSTER1_QCH_DBG_PD, 0x3044, CMU_CPUCL1),
	SFR(DMYQCH_CON_CLUSTER1_QCH_PERIPHCLK, 0x3008, CMU_CPUCL1),
	SFR(DMYQCH_CON_CLUSTER1_QCH_CORE, 0x3004, CMU_CPUCL1),
	SFR(DMYQCH_CON_CMU_CPUCL1_CMUREF_QCH, 0x300c, CMU_CPUCL1),
	SFR(QCH_CON_CMU_CPUCL1_SHORTSTOP_QCH, 0x3058, CMU_CPUCL1),
	SFR(QCH_CON_CPUCL1_CMU_CPUCL1_QCH, 0x305c, CMU_CPUCL1),
	SFR(QCH_CON_D_TZPC_CPUCL1_QCH, 0x3060, CMU_CPUCL1),
	SFR(QCH_CON_HPM_APBIF_CPUCL1_QCH, 0x3064, CMU_CPUCL1),
	SFR(QCH_CON_LHM_AXI_P_CPUCL1_QCH, 0x3068, CMU_CPUCL1),
	SFR(QCH_CON_LHS_ACE_D0_CLUSTER1_QCH, 0x306c, CMU_CPUCL1),
	SFR(QCH_CON_LHS_ACE_D1_CLUSTER1_QCH, 0x3070, CMU_CPUCL1),
	SFR(QCH_CON_LHS_ATB_T0_CLUSTER1_QCH, 0x3074, CMU_CPUCL1),
	SFR(QCH_CON_LHS_ATB_T1_CLUSTER1_QCH, 0x3078, CMU_CPUCL1),
	SFR(QCH_CON_LHS_ATB_T2_CLUSTER1_QCH, 0x307c, CMU_CPUCL1),
	SFR(QCH_CON_LHS_ATB_T3_CLUSTER1_QCH, 0x3080, CMU_CPUCL1),
	SFR(QCH_CON_SYSREG_CPUCL1_QCH, 0x3084, CMU_CPUCL1),
	SFR(QCH_CON_D0_BTM_DNC_QCH, 0x30c0, CMU_DNC),
	SFR(QCH_CON_D1_BTM_DNC_QCH, 0x30c4, CMU_DNC),
	SFR(QCH_CON_D2_BTM_DNC_QCH, 0x30c8, CMU_DNC),
	SFR(QCH_CON_D3_BTM_DNC_QCH, 0x30cc, CMU_DNC),
	SFR(QCH_CON_D4_BTM_DNC_QCH, 0x30d0, CMU_DNC),
	SFR(QCH_CON_D5_BTM_DNC_QCH, 0x30d4, CMU_DNC),
	SFR(DMYQCH_CON_DAP_ASYNC_QCH, 0x3000, CMU_DNC),
	SFR(QCH_CON_DC_BTM_DNC_QCH, 0x30d8, CMU_DNC),
	SFR(QCH_CON_DNC_CMU_DNC_QCH, 0x30dc, CMU_DNC),
	SFR(QCH_CON_D_TZPC_DNC_QCH, 0x30e0, CMU_DNC),
	SFR(QCH_CON_IP_DSPC_QCH, 0x30e4, CMU_DNC),
	SFR(QCH_CON_IP_NPUC_QCH_ACLK, 0x30e8, CMU_DNC),
	SFR(QCH_CON_IP_NPUC_QCH_PCLK, 0x30ec, CMU_DNC),
	SFR(QCH_CON_LHM_AST_D_NPU0_UNIT0_DONE_QCH, 0x30f0, CMU_DNC),
	SFR(QCH_CON_LHM_AST_D_NPU0_UNIT1_DONE_QCH, 0x30f4, CMU_DNC),
	SFR(QCH_CON_LHM_AST_D_NPU1_UNIT0_DONE_QCH, 0x30f8, CMU_DNC),
	SFR(QCH_CON_LHM_AST_D_NPU1_UNIT1_DONE_QCH, 0x30fc, CMU_DNC),
	SFR(QCH_CON_LHM_AXI_D_DNCSRAM_QCH, 0x3100, CMU_DNC),
	SFR(QCH_CON_LHM_AXI_INT_D0_SDMA0_QCH, 0x3104, CMU_DNC),
	SFR(QCH_CON_LHM_AXI_INT_D0_SDMA1_QCH, 0x3108, CMU_DNC),
	SFR(QCH_CON_LHM_AXI_INT_D0_SDMA2_QCH, 0x310c, CMU_DNC),
	SFR(QCH_CON_LHM_AXI_INT_D1_SDMA0_QCH, 0x3110, CMU_DNC),
	SFR(QCH_CON_LHM_AXI_INT_D1_SDMA1_QCH, 0x3114, CMU_DNC),
	SFR(QCH_CON_LHM_AXI_INT_D1_SDMA2_QCH, 0x3118, CMU_DNC),
	SFR(QCH_CON_LHM_AXI_INT_DSPC0_QCH, 0x311c, CMU_DNC),
	SFR(QCH_CON_LHM_AXI_INT_DSPC_NPUC0_QCH, 0x3120, CMU_DNC),
	SFR(QCH_CON_LHM_AXI_INT_DSPC_NPUC1_QCH, 0x3124, CMU_DNC),
	SFR(QCH_CON_LHM_AXI_INT_D_SRAMDMA_QCH, 0x3128, CMU_DNC),
	SFR(QCH_CON_LHM_AXI_INT_NPUC_DSPC0_QCH, 0x312c, CMU_DNC),
	SFR(QCH_CON_LHM_AXI_INT_NPUC_DSPC1_QCH, 0x3130, CMU_DNC),
	SFR(QCH_CON_LHM_AXI_P_DNC_QCH, 0x3134, CMU_DNC),
	SFR(QCH_CON_LHS_ACEL_D0_DNC_QCH, 0x3138, CMU_DNC),
	SFR(QCH_CON_LHS_ACEL_D1_DNC_QCH, 0x313c, CMU_DNC),
	SFR(QCH_CON_LHS_ACEL_D2_DNC_QCH, 0x3140, CMU_DNC),
	SFR(QCH_CON_LHS_ACEL_D3_DNC_QCH, 0x3144, CMU_DNC),
	SFR(QCH_CON_LHS_ACEL_D4_DNC_QCH, 0x3148, CMU_DNC),
	SFR(QCH_CON_LHS_ACEL_D5_DNC_QCH, 0x314c, CMU_DNC),
	SFR(QCH_CON_LHS_ACEL_D6_DNC_QCH, 0x3150, CMU_DNC),
	SFR(QCH_CON_LHS_ACEL_D7_DNC_QCH, 0x3154, CMU_DNC),
	SFR(QCH_CON_LHS_ACEL_DC_DNC_QCH, 0x3158, CMU_DNC),
	SFR(QCH_CON_LHS_AST_D_NPU0_UNIT0_SETREG_QCH, 0x315c, CMU_DNC),
	SFR(QCH_CON_LHS_AST_D_NPU0_UNIT1_SETREG_QCH, 0x3160, CMU_DNC),
	SFR(QCH_CON_LHS_AST_D_NPU1_UNIT0_SETREG_QCH, 0x3164, CMU_DNC),
	SFR(QCH_CON_LHS_AST_D_NPU1_UNIT1_SETREG_QCH, 0x3168, CMU_DNC),
	SFR(QCH_CON_LHS_AXI_D_NPU00_QCH, 0x316c, CMU_DNC),
	SFR(QCH_CON_LHS_AXI_D_NPU01_QCH, 0x3170, CMU_DNC),
	SFR(QCH_CON_LHS_AXI_D_NPU10_QCH, 0x3174, CMU_DNC),
	SFR(QCH_CON_LHS_AXI_D_NPU11_QCH, 0x3178, CMU_DNC),
	SFR(QCH_CON_LHS_AXI_INT_D0_SDMA0_QCH, 0x317c, CMU_DNC),
	SFR(QCH_CON_LHS_AXI_INT_D0_SDMA1_QCH, 0x3180, CMU_DNC),
	SFR(QCH_CON_LHS_AXI_INT_D0_SDMA2_QCH, 0x3184, CMU_DNC),
	SFR(QCH_CON_LHS_AXI_INT_D1_SDMA0_QCH, 0x3188, CMU_DNC),
	SFR(QCH_CON_LHS_AXI_INT_D1_SDMA1_QCH, 0x318c, CMU_DNC),
	SFR(QCH_CON_LHS_AXI_INT_D1_SDMA2_QCH, 0x3190, CMU_DNC),
	SFR(QCH_CON_LHS_AXI_INT_DSPC0_QCH, 0x3194, CMU_DNC),
	SFR(QCH_CON_LHS_AXI_INT_DSPC_NPUC0_QCH, 0x3198, CMU_DNC),
	SFR(QCH_CON_LHS_AXI_INT_DSPC_NPUC1_QCH, 0x319c, CMU_DNC),
	SFR(QCH_CON_LHS_AXI_INT_D_SRAMDMA_QCH, 0x31a0, CMU_DNC),
	SFR(QCH_CON_LHS_AXI_INT_NPUC_DSPC0_QCH, 0x31a4, CMU_DNC),
	SFR(QCH_CON_LHS_AXI_INT_NPUC_DSPC1_QCH, 0x31a8, CMU_DNC),
	SFR(QCH_CON_PPMU_D0_QCH, 0x31ac, CMU_DNC),
	SFR(QCH_CON_PPMU_D1_QCH, 0x31b0, CMU_DNC),
	SFR(QCH_CON_PPMU_D2_QCH, 0x31b4, CMU_DNC),
	SFR(QCH_CON_PPMU_D3_QCH, 0x31b8, CMU_DNC),
	SFR(QCH_CON_PPMU_D4_QCH, 0x31bc, CMU_DNC),
	SFR(QCH_CON_PPMU_D5_QCH, 0x31c0, CMU_DNC),
	SFR(QCH_CON_PPMU_DC_QCH, 0x31c4, CMU_DNC),
	SFR(QCH_CON_SYSMMU_D0_DNCDMA_QCH_S0, 0x31c8, CMU_DNC),
	SFR(QCH_CON_SYSMMU_D0_DNCDMA_QCH_S1, 0x31cc, CMU_DNC),
	SFR(QCH_CON_SYSMMU_D0_DNCFLC_QCH_S0, 0x31d0, CMU_DNC),
	SFR(QCH_CON_SYSMMU_D0_DNCFLC_QCH_S1, 0x31d4, CMU_DNC),
	SFR(QCH_CON_SYSMMU_D1_DNCDMA_QCH_S0, 0x31d8, CMU_DNC),
	SFR(QCH_CON_SYSMMU_D1_DNCDMA_QCH_S1, 0x31dc, CMU_DNC),
	SFR(QCH_CON_SYSMMU_D1_DNCFLC_QCH_S0, 0x31e0, CMU_DNC),
	SFR(QCH_CON_SYSMMU_D1_DNCFLC_QCH_S1, 0x31e4, CMU_DNC),
	SFR(QCH_CON_SYSMMU_D2_DNCDMA_QCH_S0, 0x31e8, CMU_DNC),
	SFR(QCH_CON_SYSMMU_D2_DNCDMA_QCH_S1, 0x31ec, CMU_DNC),
	SFR(QCH_CON_SYSMMU_D2_DNCFLC_QCH_S0, 0x31f0, CMU_DNC),
	SFR(QCH_CON_SYSMMU_D2_DNCFLC_QCH_S1, 0x31f4, CMU_DNC),
	SFR(QCH_CON_SYSMMU_DC_DNC_QCH_S0, 0x31f8, CMU_DNC),
	SFR(QCH_CON_SYSMMU_DC_DNC_QCH_S1, 0x31fc, CMU_DNC),
	SFR(QCH_CON_SYSREG_DNC_QCH, 0x3200, CMU_DNC),
	SFR(QCH_CON_TREX_D_DNC_QCH, 0x3204, CMU_DNC),
	SFR(QCH_CON_VGEN_LITE_DNC_QCH, 0x3208, CMU_DNC),
	SFR(QCH_CON_DPTX_CMU_DPTX_QCH, 0x3004, CMU_DPTX),
	SFR(QCH_CON_DPTX_TOP0_QCH_PCLK, 0x300c, CMU_DPTX),
	SFR(QCH_CON_DPTX_TOP0_QCH_GTC_CLK, 0x3008, CMU_DPTX),
	SFR(QCH_CON_DPTX_TOP0_QCH_PHY, 0x3010, CMU_DPTX),
	SFR(QCH_CON_DPTX_TOP1_QCH_PCLK, 0x3018, CMU_DPTX),
	SFR(QCH_CON_DPTX_TOP1_QCH_GTC_CLK, 0x3014, CMU_DPTX),
	SFR(QCH_CON_DPTX_TOP1_QCH_PHY, 0x301c, CMU_DPTX),
	SFR(QCH_CON_D_TZPC_DPTX_QCH, 0x3020, CMU_DPTX),
	SFR(QCH_CON_LHM_AXI_P_DPTX_QCH, 0x3024, CMU_DPTX),
	SFR(QCH_CON_SYSREG_DPTX_QCH, 0x3028, CMU_DPTX),
	SFR(QCH_CON_BTM_D0_DPUM_QCH, 0x3014, CMU_DPUM),
	SFR(QCH_CON_BTM_D1_DPUM_QCH, 0x3018, CMU_DPUM),
	SFR(QCH_CON_BTM_D2_DPUM_QCH, 0x301c, CMU_DPUM),
	SFR(QCH_CON_BTM_D3_DPUM_QCH, 0x3020, CMU_DPUM),
	SFR(QCH_CON_DPUM_QCH_DECON, 0x3028, CMU_DPUM),
	SFR(QCH_CON_DPUM_QCH_DMA, 0x302c, CMU_DPUM),
	SFR(QCH_CON_DPUM_QCH_DPP, 0x3030, CMU_DPUM),
	SFR(QCH_CON_DPUM_CMU_DPUM_QCH, 0x3024, CMU_DPUM),
	SFR(QCH_CON_D_TZPC_DPUM_QCH, 0x3034, CMU_DPUM),
	SFR(QCH_CON_LHM_AXI_P_DPUM_QCH, 0x3038, CMU_DPUM),
	SFR(QCH_CON_LHS_AXI_D0_DPUM_QCH, 0x303c, CMU_DPUM),
	SFR(QCH_CON_LHS_AXI_D1_DPUM_QCH, 0x3040, CMU_DPUM),
	SFR(QCH_CON_LHS_AXI_D2_DPUM_QCH, 0x3044, CMU_DPUM),
	SFR(QCH_CON_LHS_AXI_D3_DPUM_QCH, 0x3048, CMU_DPUM),
	SFR(QCH_CON_PPMU_D0_DPUM_QCH, 0x304c, CMU_DPUM),
	SFR(QCH_CON_PPMU_D1_DPUM_QCH, 0x3050, CMU_DPUM),
	SFR(QCH_CON_PPMU_D2_DPUM_QCH, 0x3054, CMU_DPUM),
	SFR(QCH_CON_PPMU_D3_DPUM_QCH, 0x3058, CMU_DPUM),
	SFR(QCH_CON_SFMPU_DPUM_QCH, 0x305c, CMU_DPUM),
	SFR(QCH_CON_SYSMMU_D0_DPUM_QCH_S0, 0x3060, CMU_DPUM),
	SFR(QCH_CON_SYSMMU_D0_DPUM_QCH_S1, 0x3064, CMU_DPUM),
	SFR(QCH_CON_SYSMMU_D1_DPUM_QCH_S0, 0x3068, CMU_DPUM),
	SFR(QCH_CON_SYSMMU_D1_DPUM_QCH_S1, 0x306c, CMU_DPUM),
	SFR(QCH_CON_SYSMMU_D2_DPUM_QCH_S0, 0x3070, CMU_DPUM),
	SFR(QCH_CON_SYSMMU_D2_DPUM_QCH_S1, 0x3074, CMU_DPUM),
	SFR(QCH_CON_SYSMMU_D3_DPUM_QCH_S0, 0x3078, CMU_DPUM),
	SFR(QCH_CON_SYSMMU_D3_DPUM_QCH_S1, 0x307c, CMU_DPUM),
	SFR(QCH_CON_SYSREG_DPUM_QCH, 0x3080, CMU_DPUM),
	SFR(QCH_CON_BTM_D0_DPUS_QCH, 0x3014, CMU_DPUS),
	SFR(QCH_CON_BTM_D1_DPUS_QCH, 0x3018, CMU_DPUS),
	SFR(QCH_CON_BTM_D2_DPUS_QCH, 0x301c, CMU_DPUS),
	SFR(QCH_CON_BTM_D3_DPUS_QCH, 0x3020, CMU_DPUS),
	SFR(QCH_CON_DPUS_QCH_DECON, 0x3028, CMU_DPUS),
	SFR(QCH_CON_DPUS_QCH_DMA, 0x302c, CMU_DPUS),
	SFR(QCH_CON_DPUS_QCH_DPP, 0x3030, CMU_DPUS),
	SFR(QCH_CON_DPUS_CMU_DPUS_QCH, 0x3024, CMU_DPUS),
	SFR(QCH_CON_D_TZPC_DPUS_QCH, 0x3034, CMU_DPUS),
	SFR(QCH_CON_LHM_AXI_P_DPUS_QCH, 0x3038, CMU_DPUS),
	SFR(QCH_CON_LHS_AXI_D0_DPUS_QCH, 0x303c, CMU_DPUS),
	SFR(QCH_CON_LHS_AXI_D1_DPUS_QCH, 0x3040, CMU_DPUS),
	SFR(QCH_CON_LHS_AXI_D2_DPUS_QCH, 0x3044, CMU_DPUS),
	SFR(QCH_CON_LHS_AXI_D3_DPUS_QCH, 0x3048, CMU_DPUS),
	SFR(QCH_CON_PPMU_D0_DPUS_QCH, 0x304c, CMU_DPUS),
	SFR(QCH_CON_PPMU_D1_DPUS_QCH, 0x3050, CMU_DPUS),
	SFR(QCH_CON_PPMU_D2_DPUS_QCH, 0x3054, CMU_DPUS),
	SFR(QCH_CON_PPMU_D3_DPUS_QCH, 0x3058, CMU_DPUS),
	SFR(QCH_CON_SFMPU_DPUS_QCH, 0x305c, CMU_DPUS),
	SFR(QCH_CON_SYSMMU_D0_DPUS_QCH_S0, 0x3060, CMU_DPUS),
	SFR(QCH_CON_SYSMMU_D0_DPUS_QCH_S1, 0x3064, CMU_DPUS),
	SFR(QCH_CON_SYSMMU_D1_DPUS_QCH_S0, 0x3068, CMU_DPUS),
	SFR(QCH_CON_SYSMMU_D1_DPUS_QCH_S1, 0x306c, CMU_DPUS),
	SFR(QCH_CON_SYSMMU_D2_DPUS_QCH_S0, 0x3070, CMU_DPUS),
	SFR(QCH_CON_SYSMMU_D2_DPUS_QCH_S1, 0x3074, CMU_DPUS),
	SFR(QCH_CON_SYSMMU_D3_DPUS_QCH_S0, 0x3078, CMU_DPUS),
	SFR(QCH_CON_SYSMMU_D3_DPUS_QCH_S1, 0x307c, CMU_DPUS),
	SFR(QCH_CON_SYSREG_DPUS_QCH, 0x3080, CMU_DPUS),
	SFR(QCH_CON_BTM_D0_DPUS1_QCH, 0x3014, CMU_DPUS1),
	SFR(QCH_CON_BTM_D1_DPUS1_QCH, 0x3018, CMU_DPUS1),
	SFR(QCH_CON_BTM_D2_DPUS1_QCH, 0x301c, CMU_DPUS1),
	SFR(QCH_CON_BTM_D3_DPUS1_QCH, 0x3020, CMU_DPUS1),
	SFR(QCH_CON_DPUS1_QCH_DECON, 0x3028, CMU_DPUS1),
	SFR(QCH_CON_DPUS1_QCH_DMA, 0x302c, CMU_DPUS1),
	SFR(QCH_CON_DPUS1_QCH_DPP, 0x3030, CMU_DPUS1),
	SFR(QCH_CON_DPUS1_CMU_DPUS1_QCH, 0x3024, CMU_DPUS1),
	SFR(QCH_CON_D_TZPC_DPUS1_QCH, 0x3034, CMU_DPUS1),
	SFR(QCH_CON_LHM_AXI_P_DPUS1_QCH, 0x3038, CMU_DPUS1),
	SFR(QCH_CON_LHS_AXI_D0_DPUS1_QCH, 0x303c, CMU_DPUS1),
	SFR(QCH_CON_LHS_AXI_D1_DPUS1_QCH, 0x3040, CMU_DPUS1),
	SFR(QCH_CON_LHS_AXI_D2_DPUS1_QCH, 0x3044, CMU_DPUS1),
	SFR(QCH_CON_LHS_AXI_D3_DPUS1_QCH, 0x3048, CMU_DPUS1),
	SFR(QCH_CON_PPMU_D0_DPUS1_QCH, 0x304c, CMU_DPUS1),
	SFR(QCH_CON_PPMU_D1_DPUS1_QCH, 0x3050, CMU_DPUS1),
	SFR(QCH_CON_PPMU_D2_DPUS1_QCH, 0x3054, CMU_DPUS1),
	SFR(QCH_CON_PPMU_D3_DPUS1_QCH, 0x3058, CMU_DPUS1),
	SFR(QCH_CON_SFMPU_DPUS1_QCH, 0x305c, CMU_DPUS1),
	SFR(QCH_CON_SYSMMU_D0_DPUS1_QCH_S0, 0x3060, CMU_DPUS1),
	SFR(QCH_CON_SYSMMU_D0_DPUS1_QCH_S1, 0x3064, CMU_DPUS1),
	SFR(QCH_CON_SYSMMU_D1_DPUS1_QCH_S0, 0x3068, CMU_DPUS1),
	SFR(QCH_CON_SYSMMU_D1_DPUS1_QCH_S1, 0x306c, CMU_DPUS1),
	SFR(QCH_CON_SYSMMU_D2_DPUS1_QCH_S0, 0x3070, CMU_DPUS1),
	SFR(QCH_CON_SYSMMU_D2_DPUS1_QCH_S1, 0x3074, CMU_DPUS1),
	SFR(QCH_CON_SYSMMU_D3_DPUS1_QCH_S0, 0x3078, CMU_DPUS1),
	SFR(QCH_CON_SYSMMU_D3_DPUS1_QCH_S1, 0x307c, CMU_DPUS1),
	SFR(QCH_CON_SYSREG_DPUS1_QCH, 0x3080, CMU_DPUS1),
	SFR(QCH_CON_BTM_D0_FSYS0_QCH, 0x3030, CMU_FSYS0),
	SFR(QCH_CON_BTM_D1_FSYS0_QCH, 0x3034, CMU_FSYS0),
	SFR(QCH_CON_BTM_D_FSYS0SFI_QCH, 0x3038, CMU_FSYS0),
	SFR(QCH_CON_D_TZPC_FSYS0_0_QCH, 0x303c, CMU_FSYS0),
	SFR(QCH_CON_D_TZPC_FSYS0_1_QCH, 0x3040, CMU_FSYS0),
	SFR(QCH_CON_FSYS0_CMU_FSYS0_QCH, 0x3044, CMU_FSYS0),
	SFR(QCH_CON_GPIO_FSYS0_QCH, 0x3048, CMU_FSYS0),
	SFR(QCH_CON_LHM_AXI_D0_PCIE_QCH, 0x304c, CMU_FSYS0),
	SFR(QCH_CON_LHM_AXI_D1_PCIE_QCH, 0x3050, CMU_FSYS0),
	SFR(QCH_CON_LHM_AXI_D_FSYS2FSYS0_QCH, 0x3054, CMU_FSYS0),
	SFR(QCH_CON_LHM_AXI_P_FSYS0_QCH, 0x3058, CMU_FSYS0),
	SFR(QCH_CON_LHM_AXI_P_SFIFSYS0_QCH, 0x305c, CMU_FSYS0),
	SFR(QCH_CON_LHS_ACEL_D0_FSYS0_QCH, 0x3060, CMU_FSYS0),
	SFR(QCH_CON_LHS_ACEL_D1_FSYS0_QCH, 0x3064, CMU_FSYS0),
	SFR(QCH_CON_LHS_AXI_D_FSYS0SFI_QCH, 0x3068, CMU_FSYS0),
	SFR(QCH_CON_LHS_AXI_P_FSYS0FSYS2_QCH, 0x306c, CMU_FSYS0),
	SFR(QCH_CON_PCIE_GEN3_2L0_QCH_G3X2_DBI, 0x3080, CMU_FSYS0),
	SFR(QCH_CON_PCIE_GEN3_2L0_QCH_G3X2_MSTR_SLV, 0x3084, CMU_FSYS0),
	SFR(QCH_CON_PCIE_GEN3_2L0_QCH_G3X2_APB, 0x307c, CMU_FSYS0),
	SFR(QCH_CON_PCIE_GEN3_2L0_QCH_G3X1_DBI, 0x3074, CMU_FSYS0),
	SFR(QCH_CON_PCIE_GEN3_2L0_QCH_G3X1_MSTR_SLV, 0x3078, CMU_FSYS0),
	SFR(QCH_CON_PCIE_GEN3_2L0_QCH_G3X1_APB, 0x3070, CMU_FSYS0),
	SFR(DMYQCH_CON_PCIE_GEN3_2L0_QCH_SCLK, 0x3000, CMU_FSYS0),
	SFR(QCH_CON_PCIE_GEN3_2L0_QCH_PCS_APB, 0x308c, CMU_FSYS0),
	SFR(QCH_CON_PCIE_GEN3_2L0_QCH_IF_CMN, 0x3088, CMU_FSYS0),
	SFR(DMYQCH_CON_PCIE_GEN3_2L1_QCH_SCLK, 0x3004, CMU_FSYS0),
	SFR(QCH_CON_PCIE_GEN3_2L1_QCH_IF_CMN, 0x30a8, CMU_FSYS0),
	SFR(QCH_CON_PCIE_GEN3_2L1_QCH_PCS_APB, 0x30ac, CMU_FSYS0),
	SFR(QCH_CON_PCIE_GEN3_2L1_QCH_G3X2_APB, 0x309c, CMU_FSYS0),
	SFR(QCH_CON_PCIE_GEN3_2L1_QCH_G3X2_DBI, 0x30a0, CMU_FSYS0),
	SFR(QCH_CON_PCIE_GEN3_2L1_QCH_G3X2_MSTR_SLV, 0x30a4, CMU_FSYS0),
	SFR(QCH_CON_PCIE_GEN3_2L1_QCH_G3X1_APB, 0x3090, CMU_FSYS0),
	SFR(QCH_CON_PCIE_GEN3_2L1_QCH_G3X1_DBI, 0x3094, CMU_FSYS0),
	SFR(QCH_CON_PCIE_GEN3_2L1_QCH_G3X1_MSTR_SLV, 0x3098, CMU_FSYS0),
	SFR(DMYQCH_CON_PCIE_GEN3_4L_QCH_SCLK, 0x3008, CMU_FSYS0),
	SFR(QCH_CON_PCIE_GEN3_4L_QCH_IF_CMN, 0x30c8, CMU_FSYS0),
	SFR(QCH_CON_PCIE_GEN3_4L_QCH_PCS_APB, 0x30cc, CMU_FSYS0),
	SFR(QCH_CON_PCIE_GEN3_4L_QCH_G3X4_APB, 0x30bc, CMU_FSYS0),
	SFR(QCH_CON_PCIE_GEN3_4L_QCH_G3X4_DBI, 0x30c0, CMU_FSYS0),
	SFR(QCH_CON_PCIE_GEN3_4L_QCH_G3X4_MSTR_SLV, 0x30c4, CMU_FSYS0),
	SFR(QCH_CON_PCIE_GEN3_4L_QCH_G3X2_APB, 0x30b0, CMU_FSYS0),
	SFR(QCH_CON_PCIE_GEN3_4L_QCH_G3X2_DBI, 0x30b4, CMU_FSYS0),
	SFR(QCH_CON_PCIE_GEN3_4L_QCH_G3X2_MSTR_SLV, 0x30b8, CMU_FSYS0),
	SFR(QCH_CON_PCIE_IA_GEN3A_2L0_QCH, 0x30d0, CMU_FSYS0),
	SFR(QCH_CON_PCIE_IA_GEN3A_2L1_QCH, 0x30d4, CMU_FSYS0),
	SFR(QCH_CON_PCIE_IA_GEN3A_4L_QCH, 0x30d8, CMU_FSYS0),
	SFR(QCH_CON_PCIE_IA_GEN3B_2L0_QCH, 0x30dc, CMU_FSYS0),
	SFR(QCH_CON_PCIE_IA_GEN3B_2L1_QCH, 0x30e0, CMU_FSYS0),
	SFR(QCH_CON_PCIE_IA_GEN3B_4L_QCH, 0x30e4, CMU_FSYS0),
	SFR(QCH_CON_PPMU_D0_FSYS0_QCH, 0x30e8, CMU_FSYS0),
	SFR(QCH_CON_PPMU_D1_FSYS0_QCH, 0x30ec, CMU_FSYS0),
	SFR(QCH_CON_PPMU_D_FSYS0SFI_QCH, 0x30f0, CMU_FSYS0),
	SFR(QCH_CON_QE_PCIE_GEN3A_2L0_QCH, 0x30f4, CMU_FSYS0),
	SFR(QCH_CON_QE_PCIE_GEN3A_2L1_QCH, 0x30f8, CMU_FSYS0),
	SFR(QCH_CON_QE_PCIE_GEN3A_4L_QCH, 0x30fc, CMU_FSYS0),
	SFR(QCH_CON_QE_PCIE_GEN3B_2L0_QCH, 0x3100, CMU_FSYS0),
	SFR(QCH_CON_QE_PCIE_GEN3B_2L1_QCH, 0x3104, CMU_FSYS0),
	SFR(QCH_CON_QE_PCIE_GEN3B_4L_QCH, 0x3108, CMU_FSYS0),
	SFR(QCH_CON_S2MPU_D0_FSYS0_QCH, 0x310c, CMU_FSYS0),
	SFR(QCH_CON_S2MPU_D1_FSYS0_QCH, 0x3110, CMU_FSYS0),
	SFR(QCH_CON_SYSREG_FSYS0_QCH, 0x3114, CMU_FSYS0),
	SFR(QCH_CON_VGEN_PCIE_GEN3A_2L0_QCH, 0x3118, CMU_FSYS0),
	SFR(QCH_CON_VGEN_PCIE_GEN3A_2L1_QCH, 0x311c, CMU_FSYS0),
	SFR(QCH_CON_VGEN_PCIE_GEN3A_4L_QCH, 0x3120, CMU_FSYS0),
	SFR(QCH_CON_VGEN_PCIE_GEN3B_2L0_QCH, 0x3124, CMU_FSYS0),
	SFR(QCH_CON_VGEN_PCIE_GEN3B_2L1_QCH, 0x3128, CMU_FSYS0),
	SFR(QCH_CON_VGEN_PCIE_GEN3B_4L_QCH, 0x312c, CMU_FSYS0),
	SFR(QCH_CON_BTM_FSYS1_QCH, 0x3010, CMU_FSYS1),
	SFR(QCH_CON_D_TZPC_FSYS1_QCH, 0x3014, CMU_FSYS1),
	SFR(QCH_CON_FSYS1_CMU_FSYS1_QCH, 0x3018, CMU_FSYS1),
	SFR(QCH_CON_GPIO_FSYS1_QCH, 0x301c, CMU_FSYS1),
	SFR(QCH_CON_LHM_AXI_P_FSYS1_QCH, 0x3020, CMU_FSYS1),
	SFR(QCH_CON_LHS_ACEL_D_FSYS1_QCH, 0x3024, CMU_FSYS1),
	SFR(QCH_CON_MMC_CARD_QCH, 0x3028, CMU_FSYS1),
	SFR(QCH_CON_PPMU_FSYS1_QCH, 0x302c, CMU_FSYS1),
	SFR(QCH_CON_S2MPU_D_FSYS1_QCH, 0x3030, CMU_FSYS1),
	SFR(QCH_CON_SYSREG_FSYS1_QCH, 0x3034, CMU_FSYS1),
	SFR(QCH_CON_USB20DRD_0_QCH_LINK, 0x3038, CMU_FSYS1),
	SFR(QCH_CON_USB20DRD_0_QCH_PHY, 0x303c, CMU_FSYS1),
	SFR(QCH_CON_USB20DRD_1_QCH_LINK, 0x3040, CMU_FSYS1),
	SFR(QCH_CON_USB20DRD_1_QCH_PHY, 0x3044, CMU_FSYS1),
	SFR(QCH_CON_USB30DRD_0_QCH_LINK, 0x3048, CMU_FSYS1),
	SFR(QCH_CON_USB30DRD_0_QCH_PHY, 0x304c, CMU_FSYS1),
	SFR(DMYQCH_CON_USB30DRD_0_QCH_SUSPEND, 0x3000, CMU_FSYS1),
	SFR(QCH_CON_USB30DRD_1_QCH_LINK, 0x3050, CMU_FSYS1),
	SFR(QCH_CON_USB30DRD_1_QCH_PHY, 0x3054, CMU_FSYS1),
	SFR(DMYQCH_CON_USB30DRD_1_QCH_SUSPEND, 0x3004, CMU_FSYS1),
	SFR(QCH_CON_VGEN_LITE_FSYS1_QCH, 0x3058, CMU_FSYS1),
	SFR(QCH_CON_BTM_D_FSYS2_QCH, 0x3014, CMU_FSYS2),
	SFR(QCH_CON_BTM_D_FSYS2FSYS0_QCH, 0x3010, CMU_FSYS2),
	SFR(QCH_CON_D_TZPC_FSYS2_QCH, 0x3018, CMU_FSYS2),
	SFR(QCH_CON_ETHERNET0_QCH_S0, 0x301c, CMU_FSYS2),
	SFR(QCH_CON_ETHERNET0_QCH_S1, 0x3020, CMU_FSYS2),
	SFR(QCH_CON_ETHERNET1_QCH_S0, 0x3024, CMU_FSYS2),
	SFR(QCH_CON_ETHERNET1_QCH_S1, 0x3028, CMU_FSYS2),
	SFR(QCH_CON_FSYS2_CMU_FSYS2_QCH, 0x302c, CMU_FSYS2),
	SFR(QCH_CON_GPIO_FSYS2_QCH, 0x3030, CMU_FSYS2),
	SFR(QCH_CON_LHM_AXI_P_FSYS0FSYS2_QCH, 0x3034, CMU_FSYS2),
	SFR(QCH_CON_LHM_AXI_P_FSYS2_QCH, 0x3038, CMU_FSYS2),
	SFR(QCH_CON_LHS_ACEL_D_FSYS2_QCH, 0x303c, CMU_FSYS2),
	SFR(QCH_CON_LHS_AXI_D_FSYS2FSYS0_QCH, 0x3040, CMU_FSYS2),
	SFR(QCH_CON_PPMU_ETHERNET_QCH, 0x3044, CMU_FSYS2),
	SFR(QCH_CON_PPMU_UFS_EMBD0_QCH, 0x3048, CMU_FSYS2),
	SFR(QCH_CON_PPMU_UFS_EMBD1_QCH, 0x304c, CMU_FSYS2),
	SFR(QCH_CON_QE_ETHERNET0_QCH, 0x3050, CMU_FSYS2),
	SFR(QCH_CON_QE_ETHERNET1_QCH, 0x3054, CMU_FSYS2),
	SFR(QCH_CON_QE_UFS_EMBD0_QCH, 0x3058, CMU_FSYS2),
	SFR(QCH_CON_QE_UFS_EMBD1_QCH, 0x305c, CMU_FSYS2),
	SFR(QCH_CON_S2MPU_D_FSYS2_QCH, 0x3060, CMU_FSYS2),
	SFR(QCH_CON_SYSMMU_ETHERNET_QCH, 0x3064, CMU_FSYS2),
	SFR(QCH_CON_SYSREG_FSYS2_QCH, 0x3068, CMU_FSYS2),
	SFR(QCH_CON_UFS_EMBD0_QCH_UFS, 0x3070, CMU_FSYS2),
	SFR(QCH_CON_UFS_EMBD0_QCH_FMP, 0x306c, CMU_FSYS2),
	SFR(QCH_CON_UFS_EMBD1_QCH_UFS, 0x3078, CMU_FSYS2),
	SFR(QCH_CON_UFS_EMBD1_QCH_FMP, 0x3074, CMU_FSYS2),
	SFR(QCH_CON_VGEN_ETHERNET0_QCH, 0x307c, CMU_FSYS2),
	SFR(QCH_CON_VGEN_ETHERNET1_QCH, 0x3080, CMU_FSYS2),
	SFR(QCH_CON_BTM_G2DD0_QCH, 0x3010, CMU_G2D),
	SFR(QCH_CON_BTM_G2DD1_QCH, 0x3014, CMU_G2D),
	SFR(QCH_CON_BTM_G2DD2_QCH, 0x3018, CMU_G2D),
	SFR(QCH_CON_D_TZPC_G2D_QCH, 0x301c, CMU_G2D),
	SFR(QCH_CON_G2D_QCH, 0x3024, CMU_G2D),
	SFR(QCH_CON_G2D_CMU_G2D_QCH, 0x3020, CMU_G2D),
	SFR(QCH_CON_JPEG_QCH, 0x3028, CMU_G2D),
	SFR(QCH_CON_LHM_AXI_P_G2D_QCH, 0x302c, CMU_G2D),
	SFR(QCH_CON_LHS_ACEL_D0_G2D_QCH, 0x3030, CMU_G2D),
	SFR(QCH_CON_LHS_ACEL_D1_G2D_QCH, 0x3034, CMU_G2D),
	SFR(QCH_CON_LHS_ACEL_D2_G2D_QCH, 0x3038, CMU_G2D),
	SFR(QCH_CON_MSCL_QCH, 0x303c, CMU_G2D),
	SFR(QCH_CON_PPMU_G2DD0_QCH, 0x3040, CMU_G2D),
	SFR(QCH_CON_PPMU_G2DD1_QCH, 0x3044, CMU_G2D),
	SFR(QCH_CON_PPMU_G2DD2_QCH, 0x3048, CMU_G2D),
	SFR(QCH_CON_QE_JPEG_QCH, 0x304c, CMU_G2D),
	SFR(QCH_CON_QE_MSCL_QCH, 0x3050, CMU_G2D),
	SFR(QCH_CON_SYSMMU_G2DD0_QCH_S0, 0x3054, CMU_G2D),
	SFR(QCH_CON_SYSMMU_G2DD0_QCH_S1, 0x3058, CMU_G2D),
	SFR(QCH_CON_SYSMMU_G2DD1_QCH_S0, 0x305c, CMU_G2D),
	SFR(QCH_CON_SYSMMU_G2DD1_QCH_S1, 0x3060, CMU_G2D),
	SFR(QCH_CON_SYSMMU_G2DD2_QCH_S0, 0x3064, CMU_G2D),
	SFR(QCH_CON_SYSMMU_G2DD2_QCH_S1, 0x3068, CMU_G2D),
	SFR(QCH_CON_SYSREG_G2D_QCH, 0x306c, CMU_G2D),
	SFR(QCH_CON_VGEN_LITE_G2D_QCH, 0x3070, CMU_G2D),
	SFR(QCH_CON_D_TZPC_G3D00_QCH, 0x3010, CMU_G3D00),
	SFR(QCH_CON_G3D00_CMU_G3D00_QCH, 0x3014, CMU_G3D00),
	SFR(QCH_CON_GPU00_QCH, 0x3018, CMU_G3D00),
	SFR(QCH_CON_LHM_AXI_P_G3D00_QCH, 0x301c, CMU_G3D00),
	SFR(QCH_CON_LHM_AXI_P_INT_G3D00_QCH, 0x3020, CMU_G3D00),
	SFR(QCH_CON_LHS_ACE_D_G3D00_QCH, 0x3024, CMU_G3D00),
	SFR(QCH_CON_LHS_AXI_P_INT_G3D00_QCH, 0x3028, CMU_G3D00),
	SFR(QCH_CON_PPMU_G3D00_QCH, 0x302c, CMU_G3D00),
	SFR(QCH_CON_SYSREG_G3D00_QCH, 0x3034, CMU_G3D00),
	SFR(QCH_CON_VGEN_LITE_G3D00_QCH, 0x3038, CMU_G3D00),
	SFR(QCH_CON_D_TZPC_G3D01_QCH, 0x3010, CMU_G3D01),
	SFR(QCH_CON_G3D01_CMU_G3D01_QCH, 0x3014, CMU_G3D01),
	SFR(QCH_CON_GPU01_QCH, 0x3018, CMU_G3D01),
	SFR(QCH_CON_LHM_AXI_P_G3D01_QCH, 0x301c, CMU_G3D01),
	SFR(QCH_CON_LHM_AXI_P_INT_G3D01_QCH, 0x3020, CMU_G3D01),
	SFR(QCH_CON_LHS_ACE_D_G3D01_QCH, 0x3024, CMU_G3D01),
	SFR(QCH_CON_LHS_AXI_P_INT_G3D01_QCH, 0x3028, CMU_G3D01),
	SFR(QCH_CON_PPMU_G3D01_QCH, 0x302c, CMU_G3D01),
	SFR(QCH_CON_SYSREG_G3D01_QCH, 0x3034, CMU_G3D01),
	SFR(QCH_CON_VGEN_LITE_G3D01_QCH, 0x3038, CMU_G3D01),
	SFR(QCH_CON_ASB_G3D1_QCH_LH_D0_G3D1, 0x301c, CMU_G3D1),
	SFR(QCH_CON_ASB_G3D1_QCH_LH_D1_G3D1, 0x3020, CMU_G3D1),
	SFR(QCH_CON_ASB_G3D1_QCH_LH_D2_G3D1, 0x3024, CMU_G3D1),
	SFR(QCH_CON_ASB_G3D1_QCH_LH_D3_G3D1, 0x3028, CMU_G3D1),
	SFR(QCH_CON_D_TZPC_G3D1_QCH, 0x302c, CMU_G3D1),
	SFR(QCH_CON_G3D1_CMU_G3D1_QCH, 0x3030, CMU_G3D1),
	SFR(QCH_CON_GPU1_QCH, 0x3034, CMU_G3D1),
	SFR(QCH_CON_LHM_AXI_P_G3D1_QCH, 0x3038, CMU_G3D1),
	SFR(QCH_CON_LHM_AXI_P_INT_G3D1_QCH, 0x303c, CMU_G3D1),
	SFR(QCH_CON_LHS_AXI_P_INT_G3D1_QCH, 0x3040, CMU_G3D1),
	SFR(QCH_CON_SYSREG_G3D1_QCH, 0x3044, CMU_G3D1),
	SFR(QCH_CON_VGEN_LITE_G3D1_QCH, 0x3048, CMU_G3D1),
	SFR(QCH_CON_BTM_ISPB_QCH, 0x3018, CMU_ISPB),
	SFR(QCH_CON_D_TZPC_ISPB_QCH, 0x301c, CMU_ISPB),
	SFR(QCH_CON_ISPB_QCH, 0x3024, CMU_ISPB),
	SFR(QCH_CON_ISPB_QCH_C2C, 0x3028, CMU_ISPB),
	SFR(QCH_CON_ISPB_CMU_ISPB_QCH, 0x3020, CMU_ISPB),
	SFR(QCH_CON_LHM_AST_C2C_TAAISPB_QCH, 0x302c, CMU_ISPB),
	SFR(QCH_CON_LHM_AST_OTF_TAAISPB_QCH, 0x3030, CMU_ISPB),
	SFR(QCH_CON_LHM_AXI_P_ISPB_QCH, 0x3034, CMU_ISPB),
	SFR(QCH_CON_LHS_AST_C2C_ISPBACC_QCH, 0x3038, CMU_ISPB),
	SFR(QCH_CON_LHS_AST_OTF_ISPBACC_QCH, 0x303c, CMU_ISPB),
	SFR(QCH_CON_LHS_AXI_D_ISPB_QCH, 0x3040, CMU_ISPB),
	SFR(QCH_CON_PPMU_ISPB_QCH, 0x3044, CMU_ISPB),
	SFR(QCH_CON_SYSMMU_ISPB_QCH_S0, 0x3048, CMU_ISPB),
	SFR(QCH_CON_SYSMMU_ISPB_QCH_S1, 0x304c, CMU_ISPB),
	SFR(QCH_CON_SYSREG_ISPB_QCH, 0x3050, CMU_ISPB),
	SFR(QCH_CON_VGEN_LITE_ISPB_QCH, 0x3054, CMU_ISPB),
	SFR(QCH_CON_BTM_D0_MFC_QCH, 0x300c, CMU_MFC),
	SFR(QCH_CON_BTM_D1_MFC_QCH, 0x3010, CMU_MFC),
	SFR(QCH_CON_D_TZPC_MFC_QCH, 0x3014, CMU_MFC),
	SFR(QCH_CON_LHM_AXI_P_MFC_QCH, 0x3018, CMU_MFC),
	SFR(QCH_CON_LHS_AXI_D0_MFC_QCH, 0x301c, CMU_MFC),
	SFR(QCH_CON_LHS_AXI_D1_MFC_QCH, 0x3020, CMU_MFC),
	SFR(QCH_CON_LH_ATB_MFC_QCH_MI, 0x3024, CMU_MFC),
	SFR(QCH_CON_LH_ATB_MFC_QCH_SI, 0x3028, CMU_MFC),
	SFR(QCH_CON_MFC_QCH, 0x3030, CMU_MFC),
	SFR(QCH_CON_MFC_CMU_MFC_QCH, 0x302c, CMU_MFC),
	SFR(QCH_CON_PPMU_D0_MFC_QCH, 0x3034, CMU_MFC),
	SFR(QCH_CON_PPMU_D1_MFC_QCH, 0x3038, CMU_MFC),
	SFR(QCH_CON_PPMU_D2_MFC_QCH, 0x303c, CMU_MFC),
	SFR(QCH_CON_RSTNSYNC_CLK_MFC_BUSD_LH_ATB_MFC_MI_SW_RESET_QCH, 0x3040, CMU_MFC),
	SFR(QCH_CON_RSTNSYNC_CLK_MFC_BUSD_LH_ATB_MFC_SI_SW_RESET_QCH, 0x3044, CMU_MFC),
	SFR(QCH_CON_RSTNSYNC_CLK_MFC_BUSD_MFC_SW_RESET_QCH, 0x3048, CMU_MFC),
	SFR(QCH_CON_RSTNSYNC_CLK_MFC_BUSD_WFD_SW_RESET_QCH, 0x304c, CMU_MFC),
	SFR(QCH_CON_SYSMMU_D0_MFC_QCH_S0, 0x3050, CMU_MFC),
	SFR(QCH_CON_SYSMMU_D0_MFC_QCH_S1, 0x3054, CMU_MFC),
	SFR(QCH_CON_SYSMMU_D1_MFC_QCH_S0, 0x3058, CMU_MFC),
	SFR(QCH_CON_SYSMMU_D1_MFC_QCH_S1, 0x305c, CMU_MFC),
	SFR(QCH_CON_SYSREG_MFC_QCH, 0x3060, CMU_MFC),
	SFR(QCH_CON_VGEN_LITE_MFC_QCH, 0x3064, CMU_MFC),
	SFR(QCH_CON_WFD_QCH, 0x3068, CMU_MFC),
	SFR(QCH_CON_APBBR_DDRPHY0_QCH, 0x3008, CMU_MIF),
	SFR(QCH_CON_APBBR_DDRPHY1_QCH, 0x300c, CMU_MIF),
	SFR(QCH_CON_APBBR_DMC0_QCH, 0x3010, CMU_MIF),
	SFR(QCH_CON_APBBR_DMC1_QCH, 0x3014, CMU_MIF),
	SFR(QCH_CON_APBBR_DMCTZ0_QCH, 0x3018, CMU_MIF),
	SFR(QCH_CON_APBBR_DMCTZ1_QCH, 0x301c, CMU_MIF),
	SFR(DMYQCH_CON_CMU_MIF_CMUREF_QCH, 0x3000, CMU_MIF),
	SFR(QCH_CON_DMC0_QCH, 0x3020, CMU_MIF),
	SFR(QCH_CON_DMC1_QCH, 0x3024, CMU_MIF),
	SFR(QCH_CON_D_TZPC_MIF_QCH, 0x3028, CMU_MIF),
	SFR(QCH_CON_LHM_AXI_P_MIF_QCH, 0x302c, CMU_MIF),
	SFR(QCH_CON_MIF_CMU_MIF_QCH, 0x3030, CMU_MIF),
	SFR(QCH_CON_QCH_ADAPTER_PPC_DEBUG0_QCH, 0x3034, CMU_MIF),
	SFR(QCH_CON_QCH_ADAPTER_PPC_DEBUG1_QCH, 0x3038, CMU_MIF),
	SFR(QCH_CON_QCH_ADAPTER_PPC_DVFS0_QCH, 0x303c, CMU_MIF),
	SFR(QCH_CON_QCH_ADAPTER_PPC_DVFS1_QCH, 0x3040, CMU_MIF),
	SFR(QCH_CON_SFMPU_QCH, 0x3044, CMU_MIF),
	SFR(QCH_CON_SYSREG_MIF_QCH, 0x3048, CMU_MIF),
	SFR(QCH_CON_D_TZPC_NPU_QCH, 0x3074, CMU_NPU),
	SFR(QCH_CON_LHM_AST_D0_NPUH_QCH, 0x3078, CMU_NPU),
	SFR(QCH_CON_LHM_AST_D0_NPUV_QCH, 0x307c, CMU_NPU),
	SFR(QCH_CON_LHM_AST_D0_NPUX_QCH, 0x3080, CMU_NPU),
	SFR(QCH_CON_LHM_AST_D1_NPUH_QCH, 0x3084, CMU_NPU),
	SFR(QCH_CON_LHM_AST_D1_NPUV_QCH, 0x3088, CMU_NPU),
	SFR(QCH_CON_LHM_AST_D1_NPUX_QCH, 0x308c, CMU_NPU),
	SFR(QCH_CON_LHM_AST_D2_NPUH_QCH, 0x3090, CMU_NPU),
	SFR(QCH_CON_LHM_AST_D2_NPUV_QCH, 0x3094, CMU_NPU),
	SFR(QCH_CON_LHM_AST_D2_NPUX_QCH, 0x3098, CMU_NPU),
	SFR(QCH_CON_LHM_AST_D3_NPUH_QCH, 0x309c, CMU_NPU),
	SFR(QCH_CON_LHM_AST_D3_NPUV_QCH, 0x30a0, CMU_NPU),
	SFR(QCH_CON_LHM_AST_D3_NPUX_QCH, 0x30a4, CMU_NPU),
	SFR(QCH_CON_LHM_AST_D_NPU_UNIT_SETREG_QCH, 0x30a8, CMU_NPU),
	SFR(QCH_CON_LHM_AXI_D_NPU_QCH, 0x30ac, CMU_NPU),
	SFR(QCH_CON_LHM_AXI_P_NPU_QCH, 0x30b0, CMU_NPU),
	SFR(QCH_CON_LHS_AST_D0_NPUH_QCH, 0x30b4, CMU_NPU),
	SFR(QCH_CON_LHS_AST_D0_NPUV_QCH, 0x30b8, CMU_NPU),
	SFR(QCH_CON_LHS_AST_D0_NPUX_QCH, 0x30bc, CMU_NPU),
	SFR(QCH_CON_LHS_AST_D1_NPUH_QCH, 0x30c0, CMU_NPU),
	SFR(QCH_CON_LHS_AST_D1_NPUV_QCH, 0x30c4, CMU_NPU),
	SFR(QCH_CON_LHS_AST_D1_NPUX_QCH, 0x30c8, CMU_NPU),
	SFR(QCH_CON_LHS_AST_D2_NPUH_QCH, 0x30cc, CMU_NPU),
	SFR(QCH_CON_LHS_AST_D2_NPUV_QCH, 0x30d0, CMU_NPU),
	SFR(QCH_CON_LHS_AST_D2_NPUX_QCH, 0x30d4, CMU_NPU),
	SFR(QCH_CON_LHS_AST_D3_NPUH_QCH, 0x30d8, CMU_NPU),
	SFR(QCH_CON_LHS_AST_D3_NPUV_QCH, 0x30dc, CMU_NPU),
	SFR(QCH_CON_LHS_AST_D3_NPUX_QCH, 0x30e0, CMU_NPU),
	SFR(QCH_CON_LHS_AST_D_NPU_UNIT_DONE_QCH, 0x30e4, CMU_NPU),
	SFR(DMYQCH_CON_NPUD_UNIT_QCH, 0x3000, CMU_NPU),
	SFR(QCH_CON_NPU_CMU_NPU_QCH, 0x30e8, CMU_NPU),
	SFR(QCH_CON_PPMU_NPU_QCH, 0x30ec, CMU_NPU),
	SFR(QCH_CON_SYSREG_NPU_QCH, 0x30f0, CMU_NPU),
	SFR(QCH_CON_D_TZPC_PERIC0_QCH, 0x3004, CMU_PERIC0),
	SFR(QCH_CON_GPIO_PERIC0_QCH, 0x3008, CMU_PERIC0),
	SFR(QCH_CON_LHM_AXI_P_PERIC0_QCH, 0x300c, CMU_PERIC0),
	SFR(QCH_CON_PERIC0_CMU_PERIC0_QCH, 0x3010, CMU_PERIC0),
	SFR(QCH_CON_PERIC0_TOP0_QCH_00, 0x3014, CMU_PERIC0),
	SFR(QCH_CON_PERIC0_TOP0_QCH_01, 0x3018, CMU_PERIC0),
	SFR(QCH_CON_PERIC0_TOP0_QCH_02, 0x301c, CMU_PERIC0),
	SFR(QCH_CON_PERIC0_TOP0_QCH_03, 0x3020, CMU_PERIC0),
	SFR(QCH_CON_PERIC0_TOP0_QCH_04, 0x3024, CMU_PERIC0),
	SFR(QCH_CON_PERIC0_TOP0_QCH_05, 0x3028, CMU_PERIC0),
	SFR(QCH_CON_PERIC0_TOP0_QCH_06, 0x302c, CMU_PERIC0),
	SFR(QCH_CON_PERIC0_TOP0_QCH_07, 0x3030, CMU_PERIC0),
	SFR(QCH_CON_PERIC0_TOP0_QCH_08, 0x3034, CMU_PERIC0),
	SFR(QCH_CON_PERIC0_TOP0_QCH_09, 0x3038, CMU_PERIC0),
	SFR(QCH_CON_PERIC0_TOP0_QCH_10, 0x303c, CMU_PERIC0),
	SFR(QCH_CON_PERIC0_TOP0_QCH_11, 0x3040, CMU_PERIC0),
	SFR(QCH_CON_PERIC0_TOP0_QCH_15, 0x3044, CMU_PERIC0),
	SFR(QCH_CON_SYSREG_PERIC0_QCH, 0x3048, CMU_PERIC0),
	SFR(QCH_CON_D_TZPC_PERIC1_QCH, 0x3004, CMU_PERIC1),
	SFR(QCH_CON_GPIO_PERIC1_QCH, 0x3008, CMU_PERIC1),
	SFR(QCH_CON_LHM_AXI_P_PERIC1_QCH, 0x300c, CMU_PERIC1),
	SFR(QCH_CON_PERIC1_CMU_PERIC1_QCH, 0x3010, CMU_PERIC1),
	SFR(QCH_CON_PERIC1_TOP0_QCH_00, 0x3014, CMU_PERIC1),
	SFR(QCH_CON_PERIC1_TOP0_QCH_01, 0x3018, CMU_PERIC1),
	SFR(QCH_CON_PERIC1_TOP0_QCH_02, 0x301c, CMU_PERIC1),
	SFR(QCH_CON_PERIC1_TOP0_QCH_03, 0x3020, CMU_PERIC1),
	SFR(QCH_CON_PERIC1_TOP0_QCH_04, 0x3024, CMU_PERIC1),
	SFR(QCH_CON_PERIC1_TOP0_QCH_05, 0x3028, CMU_PERIC1),
	SFR(QCH_CON_PERIC1_TOP0_QCH_06, 0x302c, CMU_PERIC1),
	SFR(QCH_CON_PERIC1_TOP0_QCH_07, 0x3030, CMU_PERIC1),
	SFR(QCH_CON_PERIC1_TOP0_QCH_08, 0x3034, CMU_PERIC1),
	SFR(QCH_CON_PERIC1_TOP0_QCH_09, 0x3038, CMU_PERIC1),
	SFR(QCH_CON_PERIC1_TOP0_QCH_10, 0x303c, CMU_PERIC1),
	SFR(QCH_CON_PERIC1_TOP0_QCH_11, 0x3040, CMU_PERIC1),
	SFR(QCH_CON_SYSREG_PERIC1_QCH, 0x3044, CMU_PERIC1),
	SFR(QCH_CON_BUSIF_TMU_QCH, 0x3008, CMU_PERIS),
	SFR(QCH_CON_D_TZPC_PERIS_QCH, 0x300c, CMU_PERIS),
	SFR(QCH_CON_GIC_QCH, 0x3010, CMU_PERIS),
	SFR(QCH_CON_LHM_AXI_P_PERIS_QCH, 0x3014, CMU_PERIS),
	SFR(QCH_CON_MAILBOX_ABOX_CR52_C0_QCH, 0x3018, CMU_PERIS),
	SFR(QCH_CON_MAILBOX_ABOX_CR52_C1_QCH, 0x301c, CMU_PERIS),
	SFR(QCH_CON_MAILBOX_AP_CR52_C0_QCH, 0x3020, CMU_PERIS),
	SFR(QCH_CON_MAILBOX_AP_CR52_C1_QCH, 0x3024, CMU_PERIS),
	SFR(QCH_CON_MCT_QCH, 0x3028, CMU_PERIS),
	SFR(DMYQCH_CON_OTP_QCH, 0x3000, CMU_PERIS),
	SFR(QCH_CON_OTP_CON_BIRA_QCH, 0x302c, CMU_PERIS),
	SFR(QCH_CON_OTP_CON_BISR_QCH, 0x3030, CMU_PERIS),
	SFR(QCH_CON_OTP_CON_TOP_QCH, 0x3034, CMU_PERIS),
	SFR(QCH_CON_PERIS_CMU_PERIS_QCH, 0x3038, CMU_PERIS),
	SFR(QCH_CON_SYSREG_PERIS_QCH, 0x3044, CMU_PERIS),
	SFR(QCH_CON_SYSREG_PERIS_1_QCH, 0x303c, CMU_PERIS),
	SFR(QCH_CON_SYSREG_PERIS_2_QCH, 0x3040, CMU_PERIS),
	SFR(QCH_CON_WDT_CLUSTER0_QCH, 0x3048, CMU_PERIS),
	SFR(QCH_CON_WDT_CLUSTER1_QCH, 0x304c, CMU_PERIS),
	SFR(DMYQCH_CON_BIS_S2D_QCH, 0x3000, CMU_S2D),
	SFR(QCH_CON_LHM_AXI_G_SCAN2DRAM_QCH, 0x3008, CMU_S2D),
	SFR(QCH_CON_S2D_CMU_S2D_QCH, 0x300c, CMU_S2D),
	SFR(DMYQCH_CON_ADD_GPIO_LO_QCH, 0x3000, CMU_SFI),
	SFR(DMYQCH_CON_ADD_GPIO_UP_QCH, 0x3004, CMU_SFI),
	SFR(DMYQCH_CON_ADD_SFI_LO_QCH, 0x3008, CMU_SFI),
	SFR(DMYQCH_CON_ADD_SFI_UP_QCH, 0x300c, CMU_SFI),
	SFR(DMYQCH_CON_ADM_APB_G_SFI_QCH, 0x3010, CMU_SFI),
	SFR(QCH_CON_BAAW_D_FSYS0SFI_SFI_QCH, 0x3060, CMU_SFI),
	SFR(QCH_CON_BAAW_D_SFI_QCH, 0x3064, CMU_SFI),
	SFR(QCH_CON_BAAW_FLSH_SFI_QCH, 0x3068, CMU_SFI),
	SFR(QCH_CON_BAAW_P_SFI_QCH, 0x3074, CMU_SFI),
	SFR(QCH_CON_BAAW_P_SFIAPM_SFI_QCH, 0x306c, CMU_SFI),
	SFR(QCH_CON_BAAW_P_SFIFSYS0_SFI_QCH, 0x3070, CMU_SFI),
	SFR(QCH_CON_BUSIF_CMU_SFI_QCH, 0x3078, CMU_SFI),
	SFR(DMYQCH_CON_CAN_FD0_QCH, 0x3014, CMU_SFI),
	SFR(DMYQCH_CON_CAN_FD1_QCH, 0x3018, CMU_SFI),
	SFR(QCH_CON_CLKMON0_QCH_APB, 0x307c, CMU_SFI),
	SFR(QCH_CON_CLKMON0_QCH_REF0, 0x3088, CMU_SFI),
	SFR(QCH_CON_CLKMON0_QCH_REF1, 0x308c, CMU_SFI),
	SFR(QCH_CON_CLKMON0_QCH_MON0, 0x3080, CMU_SFI),
	SFR(QCH_CON_CLKMON0_QCH_MON1, 0x3084, CMU_SFI),
	SFR(QCH_CON_CLKMON1_QCH_APB, 0x3090, CMU_SFI),
	SFR(QCH_CON_CLKMON1_QCH_REF0, 0x309c, CMU_SFI),
	SFR(QCH_CON_CLKMON1_QCH_REF1, 0x30a0, CMU_SFI),
	SFR(QCH_CON_CLKMON1_QCH_MON0, 0x3094, CMU_SFI),
	SFR(QCH_CON_CLKMON1_QCH_MON1, 0x3098, CMU_SFI),
	SFR(QCH_CON_CLKMON2_QCH_APB, 0x30a4, CMU_SFI),
	SFR(QCH_CON_CLKMON2_QCH_REF0, 0x30b0, CMU_SFI),
	SFR(QCH_CON_CLKMON2_QCH_REF1, 0x30b4, CMU_SFI),
	SFR(QCH_CON_CLKMON2_QCH_MON0, 0x30a8, CMU_SFI),
	SFR(QCH_CON_CLKMON2_QCH_MON1, 0x30ac, CMU_SFI),
	SFR(QCH_CON_CLKMON3_QCH_APB, 0x30b8, CMU_SFI),
	SFR(QCH_CON_CLKMON3_QCH_REF0, 0x30c4, CMU_SFI),
	SFR(QCH_CON_CLKMON3_QCH_REF1, 0x30c8, CMU_SFI),
	SFR(QCH_CON_CLKMON3_QCH_MON0, 0x30bc, CMU_SFI),
	SFR(QCH_CON_CLKMON3_QCH_MON1, 0x30c0, CMU_SFI),
	SFR(DMYQCH_CON_CLUSTER_SFI_QCH, 0x301c, CMU_SFI),
	SFR(DMYQCH_CON_DAP_SFI_QCH, 0x3020, CMU_SFI),
	SFR(QCH_CON_D_SFPC_SFI_QCH, 0x30cc, CMU_SFI),
	SFR(QCH_CON_D_TZPC_SFI_QCH, 0x30d0, CMU_SFI),
	SFR(DMYQCH_CON_FMU_QCH, 0x3024, CMU_SFI),
	SFR(QCH_CON_GPIO_SFI_QCH, 0x30d4, CMU_SFI),
	SFR(DMYQCH_CON_HYPERBUS_QCH_SYS, 0x3028, CMU_SFI),
	SFR(QCH_CON_HYPERBUS_QCH_AXIR, 0x30dc, CMU_SFI),
	SFR(QCH_CON_HYPERBUS_QCH_AXIM, 0x30d8, CMU_SFI),
	SFR(QCH_CON_INTMEM_SFI_QCH, 0x30e0, CMU_SFI),
	SFR(QCH_CON_LHM_AXI_D_FSYS0SFI_QCH, 0x30e4, CMU_SFI),
	SFR(QCH_CON_LHM_AXI_P_SFI_QCH, 0x30e8, CMU_SFI),
	SFR(QCH_CON_LHS_ATB_DT0_SFI_QCH, 0x30ec, CMU_SFI),
	SFR(QCH_CON_LHS_ATB_DT1_SFI_QCH, 0x30f0, CMU_SFI),
	SFR(QCH_CON_LHS_ATB_IT0_SFI_QCH, 0x30f4, CMU_SFI),
	SFR(QCH_CON_LHS_ATB_IT1_SFI_QCH, 0x30f8, CMU_SFI),
	SFR(QCH_CON_LHS_AXI_D_SFI_QCH, 0x30fc, CMU_SFI),
	SFR(QCH_CON_LHS_AXI_P_SFIAPM_QCH, 0x3100, CMU_SFI),
	SFR(QCH_CON_LHS_AXI_P_SFIFSYS0_QCH, 0x3104, CMU_SFI),
	SFR(QCH_CON_MAILBOX_CR52_SFI_QCH, 0x3108, CMU_SFI),
	SFR(QCH_CON_MCT_SFI_QCH, 0x310c, CMU_SFI),
	SFR(DMYQCH_CON_PLLCLKOUT_SFI_QCH, 0x302c, CMU_SFI),
	SFR(DMYQCH_CON_PMC_QCH, 0x3030, CMU_SFI),
	SFR(QCH_CON_PPMU_SFIFSYS0_QCH, 0x3110, CMU_SFI),
	SFR(QCH_CON_ROM_CRC32_SFI_QCH, 0x3114, CMU_SFI),
	SFR(QCH_CON_RSTNSYNC_CLK_SFI_CPU_QCH, 0x3120, CMU_SFI),
	SFR(QCH_CON_RSTNSYNC_CLK_SFI_CPU0_QCH, 0x3118, CMU_SFI),
	SFR(QCH_CON_RSTNSYNC_CLK_SFI_CPU1_QCH, 0x311c, CMU_SFI),
	SFR(DMYQCH_CON_SBIST0_QCH, 0x3034, CMU_SFI),
	SFR(DMYQCH_CON_SBIST1_QCH, 0x3038, CMU_SFI),
	SFR(QCH_CON_SFMPU_FLSH0_SFI_QCH, 0x3128, CMU_SFI),
	SFR(QCH_CON_SFMPU_FLSH1_SFI_QCH, 0x312c, CMU_SFI),
	SFR(QCH_CON_SFMPU_IMEM_SFI_QCH, 0x3130, CMU_SFI),
	SFR(QCH_CON_SSS_SFI_QCH, 0x3134, CMU_SFI),
	SFR(QCH_CON_SYSREG_SFI_QCH, 0x3138, CMU_SFI),
	SFR(QCH_CON_SERIALFLASH_QCH, 0x3124, CMU_SFI),
	SFR(QCH_CON_USI12_USI_QCH, 0x313c, CMU_SFI),
	SFR(QCH_CON_USI13_USI_QCH, 0x3140, CMU_SFI),
	SFR(QCH_CON_USI14_USI_QCH, 0x3144, CMU_SFI),
	SFR(QCH_CON_USI15_USI_QCH, 0x3148, CMU_SFI),
	SFR(QCH_CON_VOLMON_QCH, 0x314c, CMU_SFI),
	SFR(QCH_CON_WDT0_SFI_QCH, 0x3150, CMU_SFI),
	SFR(QCH_CON_WDT1_SFI_QCH, 0x3154, CMU_SFI),
	SFR(QCH_CON_BTM_TAA_QCH, 0x3018, CMU_TAA),
	SFR(QCH_CON_D_TZPC_TAA_QCH, 0x301c, CMU_TAA),
	SFR(QCH_CON_LHM_AST_C2C_ACCTAA_QCH, 0x3020, CMU_TAA),
	SFR(QCH_CON_LHM_AST_OTF_ACCTAA_QCH, 0x3024, CMU_TAA),
	SFR(QCH_CON_LHM_AXI_P_TAA_QCH, 0x3028, CMU_TAA),
	SFR(QCH_CON_LHS_AST_C2C_TAAISPB_QCH, 0x302c, CMU_TAA),
	SFR(QCH_CON_LHS_AST_OTF_TAAISPB_QCH, 0x3030, CMU_TAA),
	SFR(QCH_CON_LHS_AXI_D_TAA_QCH, 0x3034, CMU_TAA),
	SFR(QCH_CON_PPMU_TAA_QCH, 0x3038, CMU_TAA),
	SFR(QCH_CON_SYSMMU_TAA_QCH_S0, 0x303c, CMU_TAA),
	SFR(QCH_CON_SYSMMU_TAA_QCH_S1, 0x3040, CMU_TAA),
	SFR(QCH_CON_SYSREG_TAA_QCH_SYSREG, 0x3044, CMU_TAA),
	SFR(QCH_CON_TAA_QCH, 0x304c, CMU_TAA),
	SFR(QCH_CON_TAA_QCH_C2COMM, 0x3050, CMU_TAA),
	SFR(QCH_CON_TAA_CMU_TAA_QCH, 0x3048, CMU_TAA),
	SFR(QCH_CON_VGEN_LITE_TAA_QCH, 0x3054, CMU_TAA),
	SFR(ACC_CMU_ACC_CONTROLLER_OPTION, 0x800, CMU_ACC),
	SFR(APM_CMU_APM_CONTROLLER_OPTION, 0x800, CMU_APM),
	SFR(AUD_CMU_AUD_CONTROLLER_OPTION, 0x800, CMU_AUD),
	SFR(BUSC_CMU_BUSC_CONTROLLER_OPTION, 0x800, CMU_BUSC),
	SFR(BUSMC_CMU_BUSMC_CONTROLLER_OPTION, 0x800, CMU_BUSMC),
	SFR(CMU_CMU_TOP_CONTROLLER_OPTION, 0x800, CMU_TOP),
	SFR(CORE_CMU_CORE_CONTROLLER_OPTION, 0x800, CMU_CORE),
	SFR(CPUCL0_CMU_CPUCL0_CONTROLLER_OPTION, 0x800, CMU_CPUCL0),
	SFR(CPUCL0_EMBEDDED_CMU_CPUCL0_CONTROLLER_OPTION, 0x804, CMU_CPUCL0),
	SFR(CPUCL1_CMU_CPUCL1_CONTROLLER_OPTION, 0x800, CMU_CPUCL1),
	SFR(CPUCL1_EMBEDDED_CMU_CPUCL1_CONTROLLER_OPTION, 0x804, CMU_CPUCL1),
	SFR(DNC_CMU_DNC_CONTROLLER_OPTION, 0x800, CMU_DNC),
	SFR(DPTX_CMU_DPTX_CONTROLLER_OPTION, 0x800, CMU_DPTX),
	SFR(DPUM_CMU_DPUM_CONTROLLER_OPTION, 0x800, CMU_DPUM),
	SFR(DPUS_CMU_DPUS_CONTROLLER_OPTION, 0x800, CMU_DPUS),
	SFR(DPUS1_CMU_DPUS1_CONTROLLER_OPTION, 0x800, CMU_DPUS1),
	SFR(FSYS0_CMU_FSYS0_CONTROLLER_OPTION, 0x800, CMU_FSYS0),
	SFR(FSYS1_CMU_FSYS1_CONTROLLER_OPTION, 0x800, CMU_FSYS1),
	SFR(FSYS2_CMU_FSYS2_CONTROLLER_OPTION, 0x800, CMU_FSYS2),
	SFR(G2D_CMU_G2D_CONTROLLER_OPTION, 0x800, CMU_G2D),
	SFR(G3D00_CMU_G3D00_CONTROLLER_OPTION, 0x800, CMU_G3D00),
	SFR(G3D01_CMU_G3D01_CONTROLLER_OPTION, 0x800, CMU_G3D01),
	SFR(G3D1_CMU_G3D1_CONTROLLER_OPTION, 0x800, CMU_G3D1),
	SFR(G3D1_EMBEDDED_CMU_G3D1_CONTROLLER_OPTION, 0x804, CMU_G3D1),
	SFR(ISPB_CMU_ISPB_CONTROLLER_OPTION, 0x800, CMU_ISPB),
	SFR(MFC_CMU_MFC_CONTROLLER_OPTION, 0x800, CMU_MFC),
	SFR(MIF_CMU_MIF_CONTROLLER_OPTION, 0x800, CMU_MIF),
	SFR(NPU_CMU_NPU_CONTROLLER_OPTION, 0x800, CMU_NPU),
	SFR(PERIC0_CMU_PERIC0_CONTROLLER_OPTION, 0x800, CMU_PERIC0),
	SFR(PERIC1_CMU_PERIC1_CONTROLLER_OPTION, 0x800, CMU_PERIC1),
	SFR(PERIS_CMU_PERIS_CONTROLLER_OPTION, 0x800, CMU_PERIS),
	SFR(S2D_CMU_S2D_CONTROLLER_OPTION, 0x800, CMU_S2D),
	SFR(SFI_CMU_SFI_CONTROLLER_OPTION, 0x800, CMU_SFI),
	SFR(TAA_CMU_TAA_CONTROLLER_OPTION, 0x800, CMU_TAA),
};

unsigned int cmucal_sfr_access_size = 9386;
struct sfr_access cmucal_sfr_access_list[] = {
	SFR_ACCESS(PLL_LOCKTIME_PLL_AUD_PLL_LOCK_TIME, 0, 20, PLL_LOCKTIME_PLL_AUD),
	SFR_ACCESS(PLL_CON3_PLL_AUD_ENABLE, 31, 1, PLL_CON3_PLL_AUD),
	SFR_ACCESS(PLL_CON3_PLL_AUD_STABLE, 29, 1, PLL_CON3_PLL_AUD),
	SFR_ACCESS(PLL_CON3_PLL_AUD_DIV_P, 8, 6, PLL_CON3_PLL_AUD),
	SFR_ACCESS(PLL_CON3_PLL_AUD_DIV_M, 16, 10, PLL_CON3_PLL_AUD),
	SFR_ACCESS(PLL_CON3_PLL_AUD_DIV_S, 0, 3, PLL_CON3_PLL_AUD),
	SFR_ACCESS(PLL_CON5_PLL_AUD_DIV_K, 0, 16, PLL_CON5_PLL_AUD),
	SFR_ACCESS(PLL_LOCKTIME_PLL_SHARED1_PLL_LOCK_TIME, 0, 20, PLL_LOCKTIME_PLL_SHARED1),
	SFR_ACCESS(PLL_CON3_PLL_SHARED1_ENABLE, 31, 1, PLL_CON3_PLL_SHARED1),
	SFR_ACCESS(PLL_CON3_PLL_SHARED1_STABLE, 29, 1, PLL_CON3_PLL_SHARED1),
	SFR_ACCESS(PLL_CON3_PLL_SHARED1_DIV_P, 8, 6, PLL_CON3_PLL_SHARED1),
	SFR_ACCESS(PLL_CON3_PLL_SHARED1_DIV_M, 16, 10, PLL_CON3_PLL_SHARED1),
	SFR_ACCESS(PLL_CON3_PLL_SHARED1_DIV_S, 0, 3, PLL_CON3_PLL_SHARED1),
	SFR_ACCESS(PLL_LOCKTIME_PLL_SHARED4_PLL_LOCK_TIME, 0, 20, PLL_LOCKTIME_PLL_SHARED4),
	SFR_ACCESS(PLL_CON3_PLL_SHARED4_ENABLE, 31, 1, PLL_CON3_PLL_SHARED4),
	SFR_ACCESS(PLL_CON3_PLL_SHARED4_STABLE, 29, 1, PLL_CON3_PLL_SHARED4),
	SFR_ACCESS(PLL_CON3_PLL_SHARED4_DIV_P, 8, 6, PLL_CON3_PLL_SHARED4),
	SFR_ACCESS(PLL_CON3_PLL_SHARED4_DIV_M, 16, 10, PLL_CON3_PLL_SHARED4),
	SFR_ACCESS(PLL_CON3_PLL_SHARED4_DIV_S, 0, 3, PLL_CON3_PLL_SHARED4),
	SFR_ACCESS(PLL_LOCKTIME_PLL_SHARED3_PLL_LOCK_TIME, 0, 20, PLL_LOCKTIME_PLL_SHARED3),
	SFR_ACCESS(PLL_CON3_PLL_SHARED3_ENABLE, 31, 1, PLL_CON3_PLL_SHARED3),
	SFR_ACCESS(PLL_CON3_PLL_SHARED3_STABLE, 29, 1, PLL_CON3_PLL_SHARED3),
	SFR_ACCESS(PLL_CON3_PLL_SHARED3_DIV_P, 8, 6, PLL_CON3_PLL_SHARED3),
	SFR_ACCESS(PLL_CON3_PLL_SHARED3_DIV_M, 16, 10, PLL_CON3_PLL_SHARED3),
	SFR_ACCESS(PLL_CON3_PLL_SHARED3_DIV_S, 0, 3, PLL_CON3_PLL_SHARED3),
	SFR_ACCESS(PLL_LOCKTIME_PLL_SHARED2_PLL_LOCK_TIME, 0, 20, PLL_LOCKTIME_PLL_SHARED2),
	SFR_ACCESS(PLL_CON3_PLL_SHARED2_ENABLE, 31, 1, PLL_CON3_PLL_SHARED2),
	SFR_ACCESS(PLL_CON3_PLL_SHARED2_STABLE, 29, 1, PLL_CON3_PLL_SHARED2),
	SFR_ACCESS(PLL_CON3_PLL_SHARED2_DIV_P, 8, 6, PLL_CON3_PLL_SHARED2),
	SFR_ACCESS(PLL_CON3_PLL_SHARED2_DIV_M, 16, 10, PLL_CON3_PLL_SHARED2),
	SFR_ACCESS(PLL_CON3_PLL_SHARED2_DIV_S, 0, 3, PLL_CON3_PLL_SHARED2),
	SFR_ACCESS(PLL_LOCKTIME_PLL_SHARED0_PLL_LOCK_TIME, 0, 20, PLL_LOCKTIME_PLL_SHARED0),
	SFR_ACCESS(PLL_CON3_PLL_SHARED0_ENABLE, 31, 1, PLL_CON3_PLL_SHARED0),
	SFR_ACCESS(PLL_CON3_PLL_SHARED0_STABLE, 29, 1, PLL_CON3_PLL_SHARED0),
	SFR_ACCESS(PLL_CON3_PLL_SHARED0_DIV_P, 8, 6, PLL_CON3_PLL_SHARED0),
	SFR_ACCESS(PLL_CON3_PLL_SHARED0_DIV_M, 16, 10, PLL_CON3_PLL_SHARED0),
	SFR_ACCESS(PLL_CON3_PLL_SHARED0_DIV_S, 0, 3, PLL_CON3_PLL_SHARED0),
	SFR_ACCESS(PLL_LOCKTIME_PLL_CPUCL0_PLL_LOCK_TIME, 0, 20, PLL_LOCKTIME_PLL_CPUCL0),
	SFR_ACCESS(PLL_CON3_PLL_CPUCL0_ENABLE, 31, 1, PLL_CON3_PLL_CPUCL0),
	SFR_ACCESS(PLL_CON3_PLL_CPUCL0_STABLE, 29, 1, PLL_CON3_PLL_CPUCL0),
	SFR_ACCESS(PLL_CON3_PLL_CPUCL0_DIV_P, 8, 6, PLL_CON3_PLL_CPUCL0),
	SFR_ACCESS(PLL_CON3_PLL_CPUCL0_DIV_M, 16, 10, PLL_CON3_PLL_CPUCL0),
	SFR_ACCESS(PLL_CON3_PLL_CPUCL0_DIV_S, 0, 3, PLL_CON3_PLL_CPUCL0),
	SFR_ACCESS(PLL_LOCKTIME_PLL_CPUCL1_PLL_LOCK_TIME, 0, 20, PLL_LOCKTIME_PLL_CPUCL1),
	SFR_ACCESS(PLL_CON3_PLL_CPUCL1_ENABLE, 31, 1, PLL_CON3_PLL_CPUCL1),
	SFR_ACCESS(PLL_CON3_PLL_CPUCL1_STABLE, 29, 1, PLL_CON3_PLL_CPUCL1),
	SFR_ACCESS(PLL_CON3_PLL_CPUCL1_DIV_P, 8, 6, PLL_CON3_PLL_CPUCL1),
	SFR_ACCESS(PLL_CON3_PLL_CPUCL1_DIV_M, 16, 10, PLL_CON3_PLL_CPUCL1),
	SFR_ACCESS(PLL_CON3_PLL_CPUCL1_DIV_S, 0, 3, PLL_CON3_PLL_CPUCL1),
	SFR_ACCESS(PLL_LOCKTIME_PLL_MMC_PLL_LOCK_TIME, 0, 20, PLL_LOCKTIME_PLL_MMC),
	SFR_ACCESS(PLL_CON3_PLL_MMC_ENABLE, 31, 1, PLL_CON3_PLL_MMC),
	SFR_ACCESS(PLL_CON3_PLL_MMC_STABLE, 29, 1, PLL_CON3_PLL_MMC),
	SFR_ACCESS(PLL_CON3_PLL_MMC_DIV_P, 8, 6, PLL_CON3_PLL_MMC),
	SFR_ACCESS(PLL_CON3_PLL_MMC_DIV_M, 16, 10, PLL_CON3_PLL_MMC),
	SFR_ACCESS(PLL_CON3_PLL_MMC_DIV_S, 0, 3, PLL_CON3_PLL_MMC),
	SFR_ACCESS(PLL_CON5_PLL_MMC_DIV_K, 0, 16, PLL_CON5_PLL_MMC),
	SFR_ACCESS(PLL_LOCKTIME_PLL_G3D0_PLL_LOCK_TIME, 0, 20, PLL_LOCKTIME_PLL_G3D0),
	SFR_ACCESS(PLL_CON3_PLL_G3D0_ENABLE, 31, 1, PLL_CON3_PLL_G3D0),
	SFR_ACCESS(PLL_CON3_PLL_G3D0_STABLE, 29, 1, PLL_CON3_PLL_G3D0),
	SFR_ACCESS(PLL_CON3_PLL_G3D0_DIV_P, 8, 6, PLL_CON3_PLL_G3D0),
	SFR_ACCESS(PLL_CON3_PLL_G3D0_DIV_M, 16, 10, PLL_CON3_PLL_G3D0),
	SFR_ACCESS(PLL_CON3_PLL_G3D0_DIV_S, 0, 3, PLL_CON3_PLL_G3D0),
	SFR_ACCESS(PLL_LOCKTIME_PLL_G3D01_PLL_LOCK_TIME, 0, 20, PLL_LOCKTIME_PLL_G3D01),
	SFR_ACCESS(PLL_CON3_PLL_G3D01_ENABLE, 31, 1, PLL_CON3_PLL_G3D01),
	SFR_ACCESS(PLL_CON3_PLL_G3D01_STABLE, 29, 1, PLL_CON3_PLL_G3D01),
	SFR_ACCESS(PLL_CON3_PLL_G3D01_DIV_P, 8, 6, PLL_CON3_PLL_G3D01),
	SFR_ACCESS(PLL_CON3_PLL_G3D01_DIV_M, 16, 10, PLL_CON3_PLL_G3D01),
	SFR_ACCESS(PLL_CON3_PLL_G3D01_DIV_S, 0, 3, PLL_CON3_PLL_G3D01),
	SFR_ACCESS(PLL_LOCKTIME_PLL_G3D1_PLL_LOCK_TIME, 0, 20, PLL_LOCKTIME_PLL_G3D1),
	SFR_ACCESS(PLL_CON3_PLL_G3D1_ENABLE, 31, 1, PLL_CON3_PLL_G3D1),
	SFR_ACCESS(PLL_CON3_PLL_G3D1_STABLE, 29, 1, PLL_CON3_PLL_G3D1),
	SFR_ACCESS(PLL_CON3_PLL_G3D1_DIV_P, 8, 6, PLL_CON3_PLL_G3D1),
	SFR_ACCESS(PLL_CON3_PLL_G3D1_DIV_M, 16, 10, PLL_CON3_PLL_G3D1),
	SFR_ACCESS(PLL_CON3_PLL_G3D1_DIV_S, 0, 3, PLL_CON3_PLL_G3D1),
	SFR_ACCESS(PLL_LOCKTIME_PLL_MIF_MAIN_PLL_LOCK_TIME, 0, 20, PLL_LOCKTIME_PLL_MIF_MAIN),
	SFR_ACCESS(PLL_CON3_PLL_MIF_MAIN_ENABLE, 31, 1, PLL_CON3_PLL_MIF_MAIN),
	SFR_ACCESS(PLL_CON3_PLL_MIF_MAIN_STABLE, 29, 1, PLL_CON3_PLL_MIF_MAIN),
	SFR_ACCESS(PLL_CON3_PLL_MIF_MAIN_DIV_P, 8, 6, PLL_CON3_PLL_MIF_MAIN),
	SFR_ACCESS(PLL_CON3_PLL_MIF_MAIN_DIV_M, 16, 10, PLL_CON3_PLL_MIF_MAIN),
	SFR_ACCESS(PLL_CON3_PLL_MIF_MAIN_DIV_S, 0, 3, PLL_CON3_PLL_MIF_MAIN),
	SFR_ACCESS(PLL_LOCKTIME_PLL_MIF_SUB_PLL_LOCK_TIME, 0, 20, PLL_LOCKTIME_PLL_MIF_SUB),
	SFR_ACCESS(PLL_CON3_PLL_MIF_SUB_ENABLE, 31, 1, PLL_CON3_PLL_MIF_SUB),
	SFR_ACCESS(PLL_CON3_PLL_MIF_SUB_STABLE, 29, 1, PLL_CON3_PLL_MIF_SUB),
	SFR_ACCESS(PLL_CON3_PLL_MIF_SUB_DIV_P, 8, 6, PLL_CON3_PLL_MIF_SUB),
	SFR_ACCESS(PLL_CON3_PLL_MIF_SUB_DIV_M, 16, 10, PLL_CON3_PLL_MIF_SUB),
	SFR_ACCESS(PLL_CON3_PLL_MIF_SUB_DIV_S, 0, 3, PLL_CON3_PLL_MIF_SUB),
	SFR_ACCESS(PLL_LOCKTIME_PLL_MIF_S2D_PLL_LOCK_TIME, 0, 20, PLL_LOCKTIME_PLL_MIF_S2D),
	SFR_ACCESS(PLL_CON3_PLL_MIF_S2D_ENABLE, 31, 1, PLL_CON3_PLL_MIF_S2D),
	SFR_ACCESS(PLL_CON3_PLL_MIF_S2D_STABLE, 29, 1, PLL_CON3_PLL_MIF_S2D),
	SFR_ACCESS(PLL_CON3_PLL_MIF_S2D_DIV_P, 8, 6, PLL_CON3_PLL_MIF_S2D),
	SFR_ACCESS(PLL_CON3_PLL_MIF_S2D_DIV_M, 16, 10, PLL_CON3_PLL_MIF_S2D),
	SFR_ACCESS(PLL_CON3_PLL_MIF_S2D_DIV_S, 0, 3, PLL_CON3_PLL_MIF_S2D),
	SFR_ACCESS(PLL_LOCKTIME_PLL_SFI_PLL_LOCK_TIME, 0, 20, PLL_LOCKTIME_PLL_SFI),
	SFR_ACCESS(PLL_CON3_PLL_SFI_ENABLE, 31, 1, PLL_CON3_PLL_SFI),
	SFR_ACCESS(PLL_CON3_PLL_SFI_STABLE, 29, 1, PLL_CON3_PLL_SFI),
	SFR_ACCESS(PLL_CON3_PLL_SFI_DIV_P, 8, 6, PLL_CON3_PLL_SFI),
	SFR_ACCESS(PLL_CON3_PLL_SFI_DIV_M, 16, 10, PLL_CON3_PLL_SFI),
	SFR_ACCESS(PLL_CON3_PLL_SFI_DIV_S, 0, 3, PLL_CON3_PLL_SFI),
	SFR_ACCESS(PLL_LOCKTIME_PLL_ETH_PLL_LOCK_TIME, 0, 20, PLL_LOCKTIME_PLL_ETH),
	SFR_ACCESS(PLL_CON3_PLL_ETH_ENABLE, 31, 1, PLL_CON3_PLL_ETH),
	SFR_ACCESS(PLL_CON3_PLL_ETH_STABLE, 29, 1, PLL_CON3_PLL_ETH),
	SFR_ACCESS(PLL_CON3_PLL_ETH_DIV_P, 8, 6, PLL_CON3_PLL_ETH),
	SFR_ACCESS(PLL_CON3_PLL_ETH_DIV_M, 16, 10, PLL_CON3_PLL_ETH),
	SFR_ACCESS(PLL_CON3_PLL_ETH_DIV_S, 0, 3, PLL_CON3_PLL_ETH),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_APM_BUS_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_APM_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_APM_BUS_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_APM_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_APM_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_APM_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_AUD_UAIF3_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_AUD_UAIF3),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_AUD_UAIF3_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_AUD_UAIF3),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_AUD_UAIF3_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_AUD_UAIF3),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_AUD_UAIF2_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_AUD_UAIF2),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_AUD_UAIF2_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_AUD_UAIF2),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_AUD_UAIF2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_AUD_UAIF2),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_AUD_UAIF1_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_AUD_UAIF1),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_AUD_UAIF1_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_AUD_UAIF1),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_AUD_UAIF1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_AUD_UAIF1),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_AUD_UAIF0_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_AUD_UAIF0),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_AUD_UAIF0_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_AUD_UAIF0),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_AUD_UAIF0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_AUD_UAIF0),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_AUD_CPU_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_AUD_CPU),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_AUD_CPU_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_AUD_CPU),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_AUD_CPU_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_AUD_CPU),
	SFR_ACCESS(CLK_CON_MUX_MUX_HCHGEN_CLK_AUD_CPU_SELECT, 0, 1, CLK_CON_MUX_MUX_HCHGEN_CLK_AUD_CPU),
	SFR_ACCESS(CLK_CON_MUX_MUX_HCHGEN_CLK_AUD_CPU_BUSY, 16, 1, CLK_CON_MUX_MUX_HCHGEN_CLK_AUD_CPU),
	SFR_ACCESS(CLK_CON_MUX_MUX_HCHGEN_CLK_AUD_CPU_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_HCHGEN_CLK_AUD_CPU),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_AUD_UAIF4_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_AUD_UAIF4),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_AUD_UAIF4_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_AUD_UAIF4),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_AUD_UAIF4_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_AUD_UAIF4),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_AUD_UAIF5_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_AUD_UAIF5),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_AUD_UAIF5_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_AUD_UAIF5),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_AUD_UAIF5_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_AUD_UAIF5),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_AUD_UAIF6_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_AUD_UAIF6),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_AUD_UAIF6_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_AUD_UAIF6),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_AUD_UAIF6_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_AUD_UAIF6),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_AUD_BUS_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_AUD_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_AUD_BUS_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_AUD_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_AUD_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_AUD_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_BUSC_CMUREF_SELECT, 0, 1, CLK_CON_MUX_MUX_BUSC_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_BUSC_CMUREF_BUSY, 16, 1, CLK_CON_MUX_MUX_BUSC_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_BUSC_CMUREF_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_BUSC_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_BUSMC_CMUREF_SELECT, 0, 1, CLK_CON_MUX_MUX_BUSMC_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_BUSMC_CMUREF_BUSY, 16, 1, CLK_CON_MUX_MUX_BUSMC_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_BUSMC_CMUREF_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_BUSMC_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_MFC_MFC_SELECT, 0, 2, CLK_CON_MUX_MUX_CLKCMU_MFC_MFC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_MFC_MFC_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_MFC_MFC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_MFC_MFC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_MFC_MFC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_BUSC_BUS_SELECT, 0, 2, CLK_CON_MUX_MUX_CLKCMU_BUSC_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_BUSC_BUS_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_BUSC_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_BUSC_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_BUSC_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_G2D_G2D_SELECT, 0, 3, CLK_CON_MUX_MUX_CLKCMU_G2D_G2D),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_G2D_G2D_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_G2D_G2D),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_G2D_G2D_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_G2D_G2D),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_DPUS0_BUS_SELECT, 0, 3, CLK_CON_MUX_MUX_CLKCMU_DPUS0_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_DPUS0_BUS_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_DPUS0_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_DPUS0_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_DPUS0_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CPUCL0_SWITCH_SELECT, 0, 2, CLK_CON_MUX_MUX_CLKCMU_CPUCL0_SWITCH),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CPUCL0_SWITCH_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_CPUCL0_SWITCH),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CPUCL0_SWITCH_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_CPUCL0_SWITCH),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CORE_BUS_SELECT, 0, 3, CLK_CON_MUX_MUX_CLKCMU_CORE_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CORE_BUS_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_CORE_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CORE_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_CORE_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_MIF_SWITCH_SELECT, 0, 3, CLK_CON_MUX_MUX_CLKCMU_MIF_SWITCH),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_MIF_SWITCH_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_MIF_SWITCH),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_MIF_SWITCH_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_MIF_SWITCH),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_TAA_BUS_SELECT, 0, 2, CLK_CON_MUX_MUX_CLKCMU_TAA_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_TAA_BUS_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_TAA_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_TAA_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_TAA_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_ACC_BUS_SELECT, 0, 2, CLK_CON_MUX_MUX_CLKCMU_ACC_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_ACC_BUS_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_ACC_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_ACC_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_ACC_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_ISPB_BUS_SELECT, 0, 2, CLK_CON_MUX_MUX_CLKCMU_ISPB_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_ISPB_BUS_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_ISPB_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_ISPB_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_ISPB_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_AUD_CPU_SELECT, 0, 3, CLK_CON_MUX_MUX_CLKCMU_AUD_CPU),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_AUD_CPU_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_AUD_CPU),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_AUD_CPU_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_AUD_CPU),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_G2D_MSCL_SELECT, 0, 2, CLK_CON_MUX_MUX_CLKCMU_G2D_MSCL),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_G2D_MSCL_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_G2D_MSCL),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_G2D_MSCL_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_G2D_MSCL),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CPUCL0_DBG_SELECT, 0, 2, CLK_CON_MUX_MUX_CLKCMU_CPUCL0_DBG),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CPUCL0_DBG_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_CPUCL0_DBG),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CPUCL0_DBG_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_CPUCL0_DBG),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_FSYS0_BUS_SELECT, 0, 2, CLK_CON_MUX_MUX_CLKCMU_FSYS0_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_FSYS0_BUS_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_FSYS0_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_FSYS0_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_FSYS0_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_FSYS1_USBDRD_SELECT, 0, 2, CLK_CON_MUX_MUX_CLKCMU_FSYS1_USBDRD),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_FSYS1_USBDRD_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_FSYS1_USBDRD),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_FSYS1_USBDRD_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_FSYS1_USBDRD),
	SFR_ACCESS(CLK_CON_MUX_MUX_CMU_CMUREF_SELECT, 0, 1, CLK_CON_MUX_MUX_CMU_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_CMU_CMUREF_BUSY, 16, 1, CLK_CON_MUX_MUX_CMU_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_CMU_CMUREF_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CMU_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_PERIC0_BUS_SELECT, 0, 1, CLK_CON_MUX_MUX_CLKCMU_PERIC0_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_PERIC0_BUS_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_PERIC0_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_PERIC0_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_PERIC0_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_PERIC1_BUS_SELECT, 0, 1, CLK_CON_MUX_MUX_CLKCMU_PERIC1_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_PERIC1_BUS_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_PERIC1_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_PERIC1_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_PERIC1_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_PERIS_BUS_SELECT, 0, 1, CLK_CON_MUX_MUX_CLKCMU_PERIS_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_PERIS_BUS_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_PERIS_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_PERIS_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_PERIS_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_APM_BUS_SELECT, 0, 2, CLK_CON_MUX_MUX_CLKCMU_APM_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_APM_BUS_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_APM_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_APM_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_APM_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_FSYS1_BUS_SELECT, 0, 2, CLK_CON_MUX_MUX_CLKCMU_FSYS1_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_FSYS1_BUS_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_FSYS1_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_FSYS1_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_FSYS1_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_MFC_WFD_SELECT, 0, 2, CLK_CON_MUX_MUX_CLKCMU_MFC_WFD),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_MFC_WFD_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_MFC_WFD),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_MFC_WFD_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_MFC_WFD),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_MIF_BUSP_SELECT, 0, 2, CLK_CON_MUX_MUX_CLKCMU_MIF_BUSP),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_MIF_BUSP_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_MIF_BUSP),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_MIF_BUSP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_MIF_BUSP),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_PERIC0_IP_SELECT, 0, 1, CLK_CON_MUX_MUX_CLKCMU_PERIC0_IP),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_PERIC0_IP_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_PERIC0_IP),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_PERIC0_IP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_PERIC0_IP),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_PERIC1_IP_SELECT, 0, 1, CLK_CON_MUX_MUX_CLKCMU_PERIC1_IP),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_PERIC1_IP_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_PERIC1_IP),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_PERIC1_IP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_PERIC1_IP),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_NPU_BUS_SELECT, 0, 3, CLK_CON_MUX_MUX_CLKCMU_NPU_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_NPU_BUS_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_NPU_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_NPU_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_NPU_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_DPUM_BUS_SELECT, 0, 3, CLK_CON_MUX_MUX_CLKCMU_DPUM_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_DPUM_BUS_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_DPUM_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_DPUM_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_DPUM_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CPUCL0_CLUSTER_SELECT, 0, 3, CLK_CON_MUX_MUX_CLKCMU_CPUCL0_CLUSTER),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CPUCL0_CLUSTER_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_CPUCL0_CLUSTER),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CPUCL0_CLUSTER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_CPUCL0_CLUSTER),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_FSYS0_PCIE_SELECT, 0, 1, CLK_CON_MUX_MUX_CLKCMU_FSYS0_PCIE),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_FSYS0_PCIE_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_FSYS0_PCIE),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_FSYS0_PCIE_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_FSYS0_PCIE),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CMU_BOOST_SELECT, 0, 2, CLK_CON_MUX_MUX_CLKCMU_CMU_BOOST),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CMU_BOOST_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_CMU_BOOST),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CMU_BOOST_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_CMU_BOOST),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_FSYS1_MMC_CARD_SELECT, 0, 2, CLK_CON_MUX_MUX_CLKCMU_FSYS1_MMC_CARD),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_FSYS1_MMC_CARD_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_FSYS1_MMC_CARD),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_FSYS1_MMC_CARD_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_FSYS1_MMC_CARD),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CMU_PLLCLKOUT_SELECT, 0, 3, CLK_CON_MUX_MUX_CLK_CMU_PLLCLKOUT),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CMU_PLLCLKOUT_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_CMU_PLLCLKOUT),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CMU_PLLCLKOUT_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_CMU_PLLCLKOUT),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_DPTX_BUS_SELECT, 0, 2, CLK_CON_MUX_MUX_CLKCMU_DPTX_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_DPTX_BUS_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_DPTX_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_DPTX_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_DPTX_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_G3D00_SWITCH_SELECT, 0, 2, CLK_CON_MUX_MUX_CLKCMU_G3D00_SWITCH),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_G3D00_SWITCH_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_G3D00_SWITCH),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_G3D00_SWITCH_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_G3D00_SWITCH),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_G3D1_SWITCH_SELECT, 0, 2, CLK_CON_MUX_MUX_CLKCMU_G3D1_SWITCH),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_G3D1_SWITCH_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_G3D1_SWITCH),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_G3D1_SWITCH_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_G3D1_SWITCH),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_G3D01_SWITCH_SELECT, 0, 2, CLK_CON_MUX_MUX_CLKCMU_G3D01_SWITCH),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_G3D01_SWITCH_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_G3D01_SWITCH),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_G3D01_SWITCH_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_G3D01_SWITCH),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_DPUS1_BUS_SELECT, 0, 3, CLK_CON_MUX_MUX_CLKCMU_DPUS1_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_DPUS1_BUS_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_DPUS1_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_DPUS1_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_DPUS1_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_DPTX_DPGTC_SELECT, 0, 2, CLK_CON_MUX_MUX_CLKCMU_DPTX_DPGTC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_DPTX_DPGTC_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_DPTX_DPGTC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_DPTX_DPGTC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_DPTX_DPGTC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_AUD_BUS_SELECT, 0, 2, CLK_CON_MUX_MUX_CLKCMU_AUD_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_AUD_BUS_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_AUD_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_AUD_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_AUD_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CPUCL1_CLUSTER_SELECT, 0, 3, CLK_CON_MUX_MUX_CLKCMU_CPUCL1_CLUSTER),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CPUCL1_CLUSTER_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_CPUCL1_CLUSTER),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CPUCL1_CLUSTER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_CPUCL1_CLUSTER),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CPUCL1_SWITCH_SELECT, 0, 2, CLK_CON_MUX_MUX_CLKCMU_CPUCL1_SWITCH),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CPUCL1_SWITCH_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_CPUCL1_SWITCH),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CPUCL1_SWITCH_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_CPUCL1_SWITCH),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_BUSMC_BUS_SELECT, 0, 2, CLK_CON_MUX_MUX_CLKCMU_BUSMC_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_BUSMC_BUS_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_BUSMC_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_BUSMC_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_BUSMC_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_BUSC_SSS_SELECT, 0, 2, CLK_CON_MUX_MUX_CLKCMU_BUSC_SSS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_BUSC_SSS_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_BUSC_SSS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_BUSC_SSS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_BUSC_SSS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_FSYS2_BUS_SELECT, 0, 2, CLK_CON_MUX_MUX_CLKCMU_FSYS2_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_FSYS2_BUS_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_FSYS2_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_FSYS2_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_FSYS2_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_FSYS2_UFS_EMBD_SELECT, 0, 2, CLK_CON_MUX_MUX_CLKCMU_FSYS2_UFS_EMBD),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_FSYS2_UFS_EMBD_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_FSYS2_UFS_EMBD),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_FSYS2_UFS_EMBD_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_FSYS2_UFS_EMBD),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_FSYS2_ETHERNET_SELECT, 0, 3, CLK_CON_MUX_MUX_CLKCMU_FSYS2_ETHERNET),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_FSYS2_ETHERNET_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_FSYS2_ETHERNET),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_FSYS2_ETHERNET_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_FSYS2_ETHERNET),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_DNC_CPU_SELECT, 0, 2, CLK_CON_MUX_MUX_CLKCMU_DNC_CPU),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_DNC_CPU_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_DNC_CPU),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_DNC_CPU_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_DNC_CPU),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_DNC_BUS_SELECT, 0, 3, CLK_CON_MUX_MUX_CLKCMU_DNC_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_DNC_BUS_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_DNC_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_DNC_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_DNC_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_HPM_SELECT, 0, 2, CLK_CON_MUX_MUX_CLKCMU_HPM),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_HPM_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_HPM),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_HPM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_HPM),
	SFR_ACCESS(CLK_CON_MUX_MUX_CORE_CMUREF_SELECT, 0, 1, CLK_CON_MUX_MUX_CORE_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_CORE_CMUREF_BUSY, 16, 1, CLK_CON_MUX_MUX_CORE_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_CORE_CMUREF_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CORE_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CPUCL0_CORE_SELECT, 0, 2, CLK_CON_MUX_MUX_CLK_CPUCL0_CORE),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CPUCL0_CORE_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_CPUCL0_CORE),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CPUCL0_CORE_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_CPUCL0_CORE),
	SFR_ACCESS(CLK_CON_MUX_MUX_CPUCL0_CMUREF_SELECT, 0, 1, CLK_CON_MUX_MUX_CPUCL0_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_CPUCL0_CMUREF_BUSY, 16, 1, CLK_CON_MUX_MUX_CPUCL0_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_CPUCL0_CMUREF_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CPUCL0_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CPUCL0_CLUSTER_SELECT, 0, 2, CLK_CON_MUX_MUX_CLK_CPUCL0_CLUSTER),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CPUCL0_CLUSTER_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_CPUCL0_CLUSTER),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CPUCL0_CLUSTER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_CPUCL0_CLUSTER),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CPUCL1_CORE_SELECT, 0, 2, CLK_CON_MUX_MUX_CLK_CPUCL1_CORE),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CPUCL1_CORE_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_CPUCL1_CORE),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CPUCL1_CORE_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_CPUCL1_CORE),
	SFR_ACCESS(CLK_CON_MUX_MUX_CPUCL1_CMUREF_SELECT, 0, 1, CLK_CON_MUX_MUX_CPUCL1_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_CPUCL1_CMUREF_BUSY, 16, 1, CLK_CON_MUX_MUX_CPUCL1_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_CPUCL1_CMUREF_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CPUCL1_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CPUCL1_CLUSTER_SELECT, 0, 2, CLK_CON_MUX_MUX_CLK_CPUCL1_CLUSTER),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CPUCL1_CLUSTER_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_CPUCL1_CLUSTER),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CPUCL1_CLUSTER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_CPUCL1_CLUSTER),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_FSYS0_BUS_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_FSYS0_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_FSYS0_BUS_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_FSYS0_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_FSYS0_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_FSYS0_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_FSYS0_PCIE_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_FSYS0_PCIE),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_FSYS0_PCIE_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_FSYS0_PCIE),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_FSYS0_PCIE_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_FSYS0_PCIE),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_FSYS1_MMC_CARD_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_FSYS1_MMC_CARD),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_FSYS1_MMC_CARD_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_FSYS1_MMC_CARD),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_FSYS1_MMC_CARD_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_FSYS1_MMC_CARD),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_FSYS2_UFS_EMBD_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_FSYS2_UFS_EMBD),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_FSYS2_UFS_EMBD_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_FSYS2_UFS_EMBD),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_FSYS2_UFS_EMBD_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_FSYS2_UFS_EMBD),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_FSYS2_ETHERNET_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_FSYS2_ETHERNET),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_FSYS2_ETHERNET_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_FSYS2_ETHERNET),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_FSYS2_ETHERNET_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_FSYS2_ETHERNET),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_FSYS2_BUS_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_FSYS2_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_FSYS2_BUS_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_FSYS2_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_FSYS2_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_FSYS2_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_G3D00_BUS_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_G3D00_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_G3D00_BUS_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_G3D00_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_G3D00_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_G3D00_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_G3D01_BUS_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_G3D01_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_G3D01_BUS_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_G3D01_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_G3D01_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_G3D01_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_G3D1_BUS_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_G3D1_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_G3D1_BUS_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_G3D1_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_G3D1_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_G3D1_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_MIF_CMUREF_SELECT, 0, 1, CLK_CON_MUX_MUX_MIF_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_MIF_CMUREF_BUSY, 16, 1, CLK_CON_MUX_MUX_MIF_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_MIF_CMUREF_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_MIF_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_PERIC0_USI00_USI_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_PERIC0_USI00_USI),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_PERIC0_USI00_USI_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_PERIC0_USI00_USI),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_PERIC0_USI00_USI_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_PERIC0_USI00_USI),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_PERIC0_USI01_USI_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_PERIC0_USI01_USI),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_PERIC0_USI01_USI_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_PERIC0_USI01_USI),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_PERIC0_USI01_USI_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_PERIC0_USI01_USI),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_PERIC0_USI02_USI_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_PERIC0_USI02_USI),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_PERIC0_USI02_USI_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_PERIC0_USI02_USI),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_PERIC0_USI02_USI_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_PERIC0_USI02_USI),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_PERIC0_USI03_USI_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_PERIC0_USI03_USI),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_PERIC0_USI03_USI_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_PERIC0_USI03_USI),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_PERIC0_USI03_USI_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_PERIC0_USI03_USI),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_PERIC0_USI04_USI_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_PERIC0_USI04_USI),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_PERIC0_USI04_USI_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_PERIC0_USI04_USI),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_PERIC0_USI04_USI_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_PERIC0_USI04_USI),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_PERIC0_USI05_USI_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_PERIC0_USI05_USI),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_PERIC0_USI05_USI_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_PERIC0_USI05_USI),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_PERIC0_USI05_USI_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_PERIC0_USI05_USI),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_PERIC0_USI_I2C_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_PERIC0_USI_I2C),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_PERIC0_USI_I2C_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_PERIC0_USI_I2C),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_PERIC0_USI_I2C_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_PERIC0_USI_I2C),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_PERIC1_USI_I2C_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_PERIC1_USI_I2C),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_PERIC1_USI_I2C_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_PERIC1_USI_I2C),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_PERIC1_USI_I2C_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_PERIC1_USI_I2C),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_PERIC1_USI06_USI_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_PERIC1_USI06_USI),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_PERIC1_USI06_USI_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_PERIC1_USI06_USI),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_PERIC1_USI06_USI_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_PERIC1_USI06_USI),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_PERIC1_USI07_USI_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_PERIC1_USI07_USI),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_PERIC1_USI07_USI_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_PERIC1_USI07_USI),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_PERIC1_USI07_USI_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_PERIC1_USI07_USI),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_PERIC1_USI08_USI_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_PERIC1_USI08_USI),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_PERIC1_USI08_USI_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_PERIC1_USI08_USI),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_PERIC1_USI08_USI_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_PERIC1_USI08_USI),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_PERIC1_USI09_USI_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_PERIC1_USI09_USI),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_PERIC1_USI09_USI_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_PERIC1_USI09_USI),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_PERIC1_USI09_USI_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_PERIC1_USI09_USI),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_PERIC1_USI10_USI_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_PERIC1_USI10_USI),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_PERIC1_USI10_USI_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_PERIC1_USI10_USI),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_PERIC1_USI10_USI_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_PERIC1_USI10_USI),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_PERIC1_USI11_USI_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_PERIC1_USI11_USI),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_PERIC1_USI11_USI_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_PERIC1_USI11_USI),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_PERIC1_USI11_USI_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_PERIC1_USI11_USI),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_S2D_CORE_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_S2D_CORE),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_S2D_CORE_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_S2D_CORE),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_S2D_CORE_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_S2D_CORE),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_SFI_PLLCLKOUT_SELECT, 0, 2, CLK_CON_MUX_MUX_CLK_SFI_PLLCLKOUT),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_SFI_PLLCLKOUT_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_SFI_PLLCLKOUT),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_SFI_PLLCLKOUT_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_SFI_PLLCLKOUT),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_SFI_USI12_SELECT, 0, 2, CLK_CON_MUX_MUX_CLK_SFI_USI12),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_SFI_USI12_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_SFI_USI12),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_SFI_USI12_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_SFI_USI12),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_SFI_USI13_SELECT, 0, 2, CLK_CON_MUX_MUX_CLK_SFI_USI13),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_SFI_USI13_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_SFI_USI13),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_SFI_USI13_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_SFI_USI13),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_SFI_USI14_SELECT, 0, 2, CLK_CON_MUX_MUX_CLK_SFI_USI14),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_SFI_USI14_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_SFI_USI14),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_SFI_USI14_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_SFI_USI14),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_SFI_USI15_SELECT, 0, 2, CLK_CON_MUX_MUX_CLK_SFI_USI15),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_SFI_USI15_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_SFI_USI15),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_SFI_USI15_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_SFI_USI15),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_SFI_CPU_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_SFI_CPU),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_SFI_CPU_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_SFI_CPU),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_SFI_CPU_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_SFI_CPU),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_SFI_BUS_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_SFI_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_SFI_BUS_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_SFI_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_SFI_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_SFI_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_SFI_SERIALFLASH_SELECT, 0, 2, CLK_CON_MUX_MUX_CLK_SFI_SERIALFLASH),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_SFI_SERIALFLASH_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_SFI_SERIALFLASH),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_SFI_SERIALFLASH_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_SFI_SERIALFLASH),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_SFI_CAN0_SELECT, 0, 2, CLK_CON_MUX_MUX_CLK_SFI_CAN0),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_SFI_CAN0_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_SFI_CAN0),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_SFI_CAN0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_SFI_CAN0),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_SFI_CAN1_SELECT, 0, 2, CLK_CON_MUX_MUX_CLK_SFI_CAN1),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_SFI_CAN1_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_SFI_CAN1),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_SFI_CAN1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_SFI_CAN1),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_SFI_HYPERBUS_SELECT, 0, 2, CLK_CON_MUX_MUX_CLK_SFI_HYPERBUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_SFI_HYPERBUS_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_SFI_HYPERBUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_SFI_HYPERBUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_SFI_HYPERBUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKSFI_FSYS0_BUS_SELECT, 0, 1, CLK_CON_MUX_MUX_CLKSFI_FSYS0_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKSFI_FSYS0_BUS_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKSFI_FSYS0_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKSFI_FSYS0_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKSFI_FSYS0_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKSFI_FSYS2_BUS_SELECT, 0, 1, CLK_CON_MUX_MUX_CLKSFI_FSYS2_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKSFI_FSYS2_BUS_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKSFI_FSYS2_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKSFI_FSYS2_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKSFI_FSYS2_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKSFI_FSYS0_PCIE_SELECT, 0, 1, CLK_CON_MUX_MUX_CLKSFI_FSYS0_PCIE),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKSFI_FSYS0_PCIE_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKSFI_FSYS0_PCIE),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKSFI_FSYS0_PCIE_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKSFI_FSYS0_PCIE),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKSFI_FSYS2_UFS_EMBD_SELECT, 0, 1, CLK_CON_MUX_MUX_CLKSFI_FSYS2_UFS_EMBD),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKSFI_FSYS2_UFS_EMBD_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKSFI_FSYS2_UFS_EMBD),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKSFI_FSYS2_UFS_EMBD_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKSFI_FSYS2_UFS_EMBD),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKSFI_FSYS2_ETHERNET_SELECT, 0, 1, CLK_CON_MUX_MUX_CLKSFI_FSYS2_ETHERNET),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKSFI_FSYS2_ETHERNET_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKSFI_FSYS2_ETHERNET),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKSFI_FSYS2_ETHERNET_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKSFI_FSYS2_ETHERNET),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_ACC_BUS_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_ACC_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_ACC_BUS_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_ACC_BUS_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_ACC_BUS_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_ACC_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_APM_BUS_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_APM_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_APM_BUS_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_APM_BUS_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_APM_BUS_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_APM_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKMUX_APM_RCO_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKMUX_APM_RCO_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKMUX_APM_RCO_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKMUX_APM_RCO_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKMUX_APM_RCO_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKMUX_APM_RCO_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_AUD_CPU_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_AUD_CPU_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_AUD_CPU_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_AUD_CPU_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_AUD_CPU_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_AUD_CPU_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_AUD_BUS_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_AUD_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_AUD_BUS_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_AUD_BUS_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_AUD_BUS_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_AUD_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_BUSC_BUS_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_BUSC_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_BUSC_BUS_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_BUSC_BUS_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_BUSC_BUS_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_BUSC_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_BUSC_SSS_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_BUSC_SSS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_BUSC_SSS_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_BUSC_SSS_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_BUSC_SSS_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_BUSC_SSS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_BUSMC_BUS_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_BUSMC_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_BUSMC_BUS_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_BUSMC_BUS_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_BUSMC_BUS_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_BUSMC_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_CORE_BUS_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_CORE_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_CORE_BUS_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_CORE_BUS_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_CORE_BUS_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_CORE_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_CPUCL0_SWITCH_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_CPUCL0_SWITCH_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_CPUCL0_SWITCH_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_CPUCL0_SWITCH_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_CPUCL0_SWITCH_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_CPUCL0_SWITCH_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_CPUCL0_DBG_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_CPUCL0_DBG_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_CPUCL0_DBG_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_CPUCL0_DBG_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_CPUCL0_DBG_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_CPUCL0_DBG_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_CPUCL0_CLUSTER_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_CPUCL0_CLUSTER_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_CPUCL0_CLUSTER_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_CPUCL0_CLUSTER_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_CPUCL0_CLUSTER_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_CPUCL0_CLUSTER_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_CPUCL1_SWITCH_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_CPUCL1_SWITCH_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_CPUCL1_SWITCH_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_CPUCL1_SWITCH_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_CPUCL1_SWITCH_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_CPUCL1_SWITCH_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_CPUCL1_CLUSTER_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_CPUCL1_CLUSTER_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_CPUCL1_CLUSTER_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_CPUCL1_CLUSTER_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_CPUCL1_CLUSTER_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_CPUCL1_CLUSTER_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_DNC_BUS_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_DNC_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_DNC_BUS_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_DNC_BUS_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_DNC_BUS_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_DNC_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_DNC_CPU_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_DNC_CPU_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_DNC_CPU_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_DNC_CPU_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_DNC_CPU_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_DNC_CPU_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_DPTX_BUS_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_DPTX_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_DPTX_BUS_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_DPTX_BUS_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_DPTX_BUS_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_DPTX_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_DPTX_DPGTC_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_DPTX_DPGTC_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_DPTX_DPGTC_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_DPTX_DPGTC_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_DPTX_DPGTC_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_DPTX_DPGTC_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_DPUM_BUS_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_DPUM_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_DPUM_BUS_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_DPUM_BUS_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_DPUM_BUS_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_DPUM_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_DPUS_BUS_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_DPUS_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_DPUS_BUS_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_DPUS_BUS_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_DPUS_BUS_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_DPUS_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_DPUS1_BUS_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_DPUS1_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_DPUS1_BUS_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_DPUS1_BUS_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_DPUS1_BUS_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_DPUS1_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_FSYS0_BUS_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_FSYS0_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_FSYS0_BUS_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_FSYS0_BUS_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_FSYS0_BUS_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_FSYS0_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_FSYS0_PCIE_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_FSYS0_PCIE_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_FSYS0_PCIE_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_FSYS0_PCIE_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_FSYS0_PCIE_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_FSYS0_PCIE_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKSFI_FSYS0_BUS_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKSFI_FSYS0_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKSFI_FSYS0_BUS_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKSFI_FSYS0_BUS_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKSFI_FSYS0_BUS_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKSFI_FSYS0_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKSFI_FSYS0_PCIE_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKSFI_FSYS0_PCIE_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKSFI_FSYS0_PCIE_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKSFI_FSYS0_PCIE_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKSFI_FSYS0_PCIE_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKSFI_FSYS0_PCIE_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_FSYS1_BUS_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_FSYS1_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_FSYS1_BUS_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_FSYS1_BUS_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_FSYS1_BUS_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_FSYS1_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_FSYS1_MMC_CARD_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_FSYS1_MMC_CARD_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_FSYS1_MMC_CARD_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_FSYS1_MMC_CARD_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_FSYS1_MMC_CARD_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_FSYS1_MMC_CARD_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_FSYS1_USBDRD_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_FSYS1_USBDRD_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_FSYS1_USBDRD_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_FSYS1_USBDRD_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_FSYS1_USBDRD_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_FSYS1_USBDRD_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_FSYS2_UFS_EMBD_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_FSYS2_UFS_EMBD_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_FSYS2_UFS_EMBD_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_FSYS2_UFS_EMBD_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_FSYS2_UFS_EMBD_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_FSYS2_UFS_EMBD_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKSFI_FSYS2_UFS_EMBD_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKSFI_FSYS2_UFS_EMBD_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKSFI_FSYS2_UFS_EMBD_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKSFI_FSYS2_UFS_EMBD_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKSFI_FSYS2_UFS_EMBD_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKSFI_FSYS2_UFS_EMBD_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_FSYS2_ETHERNET_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_FSYS2_ETHERNET_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_FSYS2_ETHERNET_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_FSYS2_ETHERNET_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_FSYS2_ETHERNET_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_FSYS2_ETHERNET_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKSFI_FSYS2_BUS_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKSFI_FSYS2_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKSFI_FSYS2_BUS_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKSFI_FSYS2_BUS_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKSFI_FSYS2_BUS_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKSFI_FSYS2_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_FSYS2_BUS_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_FSYS2_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_FSYS2_BUS_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_FSYS2_BUS_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_FSYS2_BUS_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_FSYS2_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKSFI_FSYS2_ETHERNET_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKSFI_FSYS2_ETHERNET_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKSFI_FSYS2_ETHERNET_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKSFI_FSYS2_ETHERNET_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKSFI_FSYS2_ETHERNET_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKSFI_FSYS2_ETHERNET_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_G2D_G2D_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_G2D_G2D_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_G2D_G2D_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_G2D_G2D_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_G2D_G2D_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_G2D_G2D_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_G2D_MSCL_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_G2D_MSCL_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_G2D_MSCL_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_G2D_MSCL_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_G2D_MSCL_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_G2D_MSCL_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_G3D00_SWITCH_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_G3D00_SWITCH_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_G3D00_SWITCH_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_G3D00_SWITCH_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_G3D00_SWITCH_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_G3D00_SWITCH_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_G3D01_SWITCH_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_G3D01_SWITCH_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_G3D01_SWITCH_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_G3D01_SWITCH_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_G3D01_SWITCH_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_G3D01_SWITCH_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_G3D1_SWITCH_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_G3D1_SWITCH_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_G3D1_SWITCH_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_G3D1_SWITCH_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_G3D1_SWITCH_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_G3D1_SWITCH_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_EMBEDDED_G3D1_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_EMBEDDED_G3D1_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_EMBEDDED_G3D1_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_EMBEDDED_G3D1_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_EMBEDDED_G3D1_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_EMBEDDED_G3D1_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_ISPB_BUS_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_ISPB_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_ISPB_BUS_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_ISPB_BUS_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_ISPB_BUS_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_ISPB_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_MFC_MFC_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_MFC_MFC_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_MFC_MFC_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_MFC_MFC_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_MFC_MFC_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_MFC_MFC_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_MFC_WFD_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_MFC_WFD_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_MFC_WFD_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_MFC_WFD_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_MFC_WFD_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_MFC_WFD_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_MIF_BUSP_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_MIF_BUSP_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_MIF_BUSP_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_MIF_BUSP_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_MIF_BUSP_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_MIF_BUSP_USER),
	SFR_ACCESS(PLL_CON0_CLKMUX_MIF_DDRPHY2X_MUX_SEL, 4, 2, PLL_CON0_CLKMUX_MIF_DDRPHY2X),
	SFR_ACCESS(PLL_CON0_CLKMUX_MIF_DDRPHY2X_BUSY, 16, 1, PLL_CON0_CLKMUX_MIF_DDRPHY2X),
	SFR_ACCESS(PLL_CON1_CLKMUX_MIF_DDRPHY2X_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_CLKMUX_MIF_DDRPHY2X),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_NPU_BUS_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_NPU_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_NPU_BUS_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_NPU_BUS_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_NPU_BUS_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_NPU_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC0_BUS_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_PERIC0_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC0_BUS_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_PERIC0_BUS_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_PERIC0_BUS_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_PERIC0_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC0_IP_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_PERIC0_IP_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC0_IP_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_PERIC0_IP_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_PERIC0_IP_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_PERIC0_IP_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC1_BUS_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_PERIC1_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC1_BUS_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_PERIC1_BUS_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_PERIC1_BUS_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_PERIC1_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC1_IP_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_PERIC1_IP_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIC1_IP_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_PERIC1_IP_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_PERIC1_IP_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_PERIC1_IP_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIS_BUS_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_PERIS_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERIS_BUS_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_PERIS_BUS_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_PERIS_BUS_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_PERIS_BUS_USER),
	SFR_ACCESS(PLL_CON0_CLKCMU_MIF_DDRPHY2X_S2D_MUX_SEL, 4, 2, PLL_CON0_CLKCMU_MIF_DDRPHY2X_S2D),
	SFR_ACCESS(PLL_CON0_CLKCMU_MIF_DDRPHY2X_S2D_BUSY, 16, 1, PLL_CON0_CLKCMU_MIF_DDRPHY2X_S2D),
	SFR_ACCESS(PLL_CON1_CLKCMU_MIF_DDRPHY2X_S2D_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_CLKCMU_MIF_DDRPHY2X_S2D),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_TAA_BUS_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_TAA_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_TAA_BUS_USER_BUSY, 16, 1, PLL_CON0_MUX_CLKCMU_TAA_BUS_USER),
	SFR_ACCESS(PLL_CON1_MUX_CLKCMU_TAA_BUS_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON1_MUX_CLKCMU_TAA_BUS_USER),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_PERIS_GIC_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_PERIS_GIC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_PERIS_GIC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_PERIS_GIC),
	SFR_ACCESS(CLK_CON_MUX_MUX_HCHGEN_CLK_SFI_CPU_BUSY, 16, 1, CLK_CON_MUX_MUX_HCHGEN_CLK_SFI_CPU),
	SFR_ACCESS(CLK_CON_MUX_MUX_HCHGEN_CLK_SFI_CPU_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_HCHGEN_CLK_SFI_CPU),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_ACC_BUSP_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_ACC_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_ACC_BUSP_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_ACC_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_ACC_BUSP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_ACC_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_CPU_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_AUD_CPU),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_CPU_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_AUD_CPU),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_CPU_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_AUD_CPU),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_AUDIF_DIVRATIO, 0, 9, CLK_CON_DIV_DIV_CLK_AUD_AUDIF),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_AUDIF_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_AUD_AUDIF),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_AUDIF_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_AUD_AUDIF),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_UAIF0_DIVRATIO, 0, 9, CLK_CON_DIV_DIV_CLK_AUD_UAIF0),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_UAIF0_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_AUD_UAIF0),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_UAIF0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_AUD_UAIF0),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_UAIF1_DIVRATIO, 0, 9, CLK_CON_DIV_DIV_CLK_AUD_UAIF1),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_UAIF1_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_AUD_UAIF1),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_UAIF1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_AUD_UAIF1),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_UAIF2_DIVRATIO, 0, 9, CLK_CON_DIV_DIV_CLK_AUD_UAIF2),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_UAIF2_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_AUD_UAIF2),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_UAIF2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_AUD_UAIF2),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_UAIF3_DIVRATIO, 0, 9, CLK_CON_DIV_DIV_CLK_AUD_UAIF3),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_UAIF3_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_AUD_UAIF3),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_UAIF3_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_AUD_UAIF3),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_BUS_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_AUD_BUS),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_BUS_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_AUD_BUS),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_AUD_BUS),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_BUSP_DIVRATIO, 0, 2, CLK_CON_DIV_DIV_CLK_AUD_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_BUSP_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_AUD_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_BUSP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_AUD_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_DMIC_DIVRATIO, 0, 2, CLK_CON_DIV_DIV_CLK_AUD_DMIC),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_DMIC_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_AUD_DMIC),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_DMIC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_AUD_DMIC),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_CNT_DIVRATIO, 0, 9, CLK_CON_DIV_DIV_CLK_AUD_CNT),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_CNT_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_AUD_CNT),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_CNT_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_AUD_CNT),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_MCLK_DIVRATIO, 0, 2, CLK_CON_DIV_DIV_CLK_AUD_MCLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_MCLK_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_AUD_MCLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_MCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_AUD_MCLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_UAIF6_DIVRATIO, 0, 9, CLK_CON_DIV_DIV_CLK_AUD_UAIF6),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_UAIF6_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_AUD_UAIF6),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_UAIF6_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_AUD_UAIF6),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_UAIF5_DIVRATIO, 0, 9, CLK_CON_DIV_DIV_CLK_AUD_UAIF5),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_UAIF5_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_AUD_UAIF5),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_UAIF5_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_AUD_UAIF5),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_UAIF4_DIVRATIO, 0, 9, CLK_CON_DIV_DIV_CLK_AUD_UAIF4),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_UAIF4_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_AUD_UAIF4),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_UAIF4_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_AUD_UAIF4),
	SFR_ACCESS(CLK_CON_DIV_DIV_HCHGEN_CLK_AUD_CPU_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_HCHGEN_CLK_AUD_CPU),
	SFR_ACCESS(CLK_CON_DIV_DIV_HCHGEN_CLK_AUD_CPU_BUSY, 16, 1, CLK_CON_DIV_DIV_HCHGEN_CLK_AUD_CPU),
	SFR_ACCESS(CLK_CON_DIV_DIV_HCHGEN_CLK_AUD_CPU_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_HCHGEN_CLK_AUD_CPU),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_BUSC_BUSP_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_BUSC_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_BUSC_BUSP_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_BUSC_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_BUSC_BUSP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_BUSC_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_BUSMC_BUSP_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_BUSMC_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_BUSMC_BUSP_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_BUSMC_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_BUSMC_BUSP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_BUSMC_BUSP),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_APM_BUS_DIVRATIO, 0, 3, CLK_CON_DIV_CLKCMU_APM_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_APM_BUS_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_APM_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_APM_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_APM_BUS),
	SFR_ACCESS(CLK_CON_DIV_PLL_SHARED0_DIV2_DIVRATIO, 0, 1, CLK_CON_DIV_PLL_SHARED0_DIV2),
	SFR_ACCESS(CLK_CON_DIV_PLL_SHARED0_DIV2_BUSY, 16, 1, CLK_CON_DIV_PLL_SHARED0_DIV2),
	SFR_ACCESS(CLK_CON_DIV_PLL_SHARED0_DIV2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_PLL_SHARED0_DIV2),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_G3D1_SWITCH_DIVRATIO, 0, 3, CLK_CON_DIV_CLKCMU_G3D1_SWITCH),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_G3D1_SWITCH_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_G3D1_SWITCH),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_G3D1_SWITCH_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_G3D1_SWITCH),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_PERIC0_BUS_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_PERIC0_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_PERIC0_BUS_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_PERIC0_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_PERIC0_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_PERIC0_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_PERIS_BUS_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_PERIS_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_PERIS_BUS_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_PERIS_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_PERIS_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_PERIS_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_FSYS0_BUS_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_FSYS0_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_FSYS0_BUS_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_FSYS0_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_FSYS0_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_FSYS0_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_DPUM_BUS_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_DPUM_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_DPUM_BUS_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_DPUM_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_DPUM_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_DPUM_BUS),
	SFR_ACCESS(CLK_CON_DIV_PLL_SHARED1_DIV2_DIVRATIO, 0, 1, CLK_CON_DIV_PLL_SHARED1_DIV2),
	SFR_ACCESS(CLK_CON_DIV_PLL_SHARED1_DIV2_BUSY, 16, 1, CLK_CON_DIV_PLL_SHARED1_DIV2),
	SFR_ACCESS(CLK_CON_DIV_PLL_SHARED1_DIV2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_PLL_SHARED1_DIV2),
	SFR_ACCESS(CLK_CON_DIV_PLL_SHARED2_DIV4_DIVRATIO, 0, 1, CLK_CON_DIV_PLL_SHARED2_DIV4),
	SFR_ACCESS(CLK_CON_DIV_PLL_SHARED2_DIV4_BUSY, 16, 1, CLK_CON_DIV_PLL_SHARED2_DIV4),
	SFR_ACCESS(CLK_CON_DIV_PLL_SHARED2_DIV4_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_PLL_SHARED2_DIV4),
	SFR_ACCESS(CLK_CON_DIV_PLL_SHARED4_DIV4_DIVRATIO, 0, 1, CLK_CON_DIV_PLL_SHARED4_DIV4),
	SFR_ACCESS(CLK_CON_DIV_PLL_SHARED4_DIV4_BUSY, 16, 1, CLK_CON_DIV_PLL_SHARED4_DIV4),
	SFR_ACCESS(CLK_CON_DIV_PLL_SHARED4_DIV4_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_PLL_SHARED4_DIV4),
	SFR_ACCESS(CLK_CON_DIV_PLL_SHARED2_DIV3_DIVRATIO, 0, 2, CLK_CON_DIV_PLL_SHARED2_DIV3),
	SFR_ACCESS(CLK_CON_DIV_PLL_SHARED2_DIV3_BUSY, 16, 1, CLK_CON_DIV_PLL_SHARED2_DIV3),
	SFR_ACCESS(CLK_CON_DIV_PLL_SHARED2_DIV3_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_PLL_SHARED2_DIV3),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_MFC_MFC_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_MFC_MFC),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_MFC_MFC_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_MFC_MFC),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_MFC_MFC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_MFC_MFC),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_G2D_G2D_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_G2D_G2D),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_G2D_G2D_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_G2D_G2D),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_G2D_G2D_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_G2D_G2D),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_FSYS1_BUS_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_FSYS1_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_FSYS1_BUS_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_FSYS1_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_FSYS1_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_FSYS1_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_DPUS0_BUS_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_DPUS0_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_DPUS0_BUS_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_DPUS0_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_DPUS0_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_DPUS0_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_PERIC1_BUS_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_PERIC1_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_PERIC1_BUS_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_PERIC1_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_PERIC1_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_PERIC1_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_BUSC_BUS_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_BUSC_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_BUSC_BUS_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_BUSC_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_BUSC_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_BUSC_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CPUCL0_SWITCH_DIVRATIO, 0, 3, CLK_CON_DIV_CLKCMU_CPUCL0_SWITCH),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CPUCL0_SWITCH_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_CPUCL0_SWITCH),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CPUCL0_SWITCH_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_CPUCL0_SWITCH),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CORE_BUS_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_CORE_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CORE_BUS_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_CORE_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CORE_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_CORE_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_TAA_BUS_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_TAA_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_TAA_BUS_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_TAA_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_TAA_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_TAA_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_ACC_BUS_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_ACC_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_ACC_BUS_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_ACC_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_ACC_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_ACC_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_ISPB_BUS_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_ISPB_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_ISPB_BUS_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_ISPB_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_ISPB_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_ISPB_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_AUD_CPU_DIVRATIO, 0, 3, CLK_CON_DIV_CLKCMU_AUD_CPU),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_AUD_CPU_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_AUD_CPU),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_AUD_CPU_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_AUD_CPU),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_G2D_MSCL_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_G2D_MSCL),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_G2D_MSCL_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_G2D_MSCL),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_G2D_MSCL_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_G2D_MSCL),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CPUCL0_DBG_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_CPUCL0_DBG),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CPUCL0_DBG_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_CPUCL0_DBG),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CPUCL0_DBG_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_CPUCL0_DBG),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_FSYS1_USBDRD_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_FSYS1_USBDRD),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_FSYS1_USBDRD_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_FSYS1_USBDRD),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_FSYS1_USBDRD_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_FSYS1_USBDRD),
	SFR_ACCESS(CLK_CON_DIV_PLL_SHARED1_DIV4_DIVRATIO, 0, 1, CLK_CON_DIV_PLL_SHARED1_DIV4),
	SFR_ACCESS(CLK_CON_DIV_PLL_SHARED1_DIV4_BUSY, 16, 1, CLK_CON_DIV_PLL_SHARED1_DIV4),
	SFR_ACCESS(CLK_CON_DIV_PLL_SHARED1_DIV4_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_PLL_SHARED1_DIV4),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLKCMU_CMU_BOOST_DIVRATIO, 0, 2, CLK_CON_DIV_DIV_CLKCMU_CMU_BOOST),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLKCMU_CMU_BOOST_BUSY, 16, 1, CLK_CON_DIV_DIV_CLKCMU_CMU_BOOST),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLKCMU_CMU_BOOST_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLKCMU_CMU_BOOST),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_MFC_WFD_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_MFC_WFD),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_MFC_WFD_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_MFC_WFD),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_MFC_WFD_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_MFC_WFD),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_MIF_BUSP_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_MIF_BUSP),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_MIF_BUSP_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_MIF_BUSP),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_MIF_BUSP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_MIF_BUSP),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_PERIC0_IP_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_PERIC0_IP),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_PERIC0_IP_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_PERIC0_IP),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_PERIC0_IP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_PERIC0_IP),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_PERIC1_IP_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_PERIC1_IP),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_PERIC1_IP_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_PERIC1_IP),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_PERIC1_IP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_PERIC1_IP),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_NPU_BUS_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_NPU_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_NPU_BUS_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_NPU_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_NPU_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_NPU_BUS),
	SFR_ACCESS(CLK_CON_DIV_PLL_SHARED1_DIV3_DIVRATIO, 0, 2, CLK_CON_DIV_PLL_SHARED1_DIV3),
	SFR_ACCESS(CLK_CON_DIV_PLL_SHARED1_DIV3_BUSY, 16, 1, CLK_CON_DIV_PLL_SHARED1_DIV3),
	SFR_ACCESS(CLK_CON_DIV_PLL_SHARED1_DIV3_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_PLL_SHARED1_DIV3),
	SFR_ACCESS(CLK_CON_DIV_PLL_SHARED0_DIV3_DIVRATIO, 0, 2, CLK_CON_DIV_PLL_SHARED0_DIV3),
	SFR_ACCESS(CLK_CON_DIV_PLL_SHARED0_DIV3_BUSY, 16, 1, CLK_CON_DIV_PLL_SHARED0_DIV3),
	SFR_ACCESS(CLK_CON_DIV_PLL_SHARED0_DIV3_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_PLL_SHARED0_DIV3),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CPUCL0_CLUSTER_DIVRATIO, 0, 3, CLK_CON_DIV_CLKCMU_CPUCL0_CLUSTER),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CPUCL0_CLUSTER_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_CPUCL0_CLUSTER),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CPUCL0_CLUSTER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_CPUCL0_CLUSTER),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_G3D00_SWITCH_DIVRATIO, 0, 3, CLK_CON_DIV_CLKCMU_G3D00_SWITCH),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_G3D00_SWITCH_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_G3D00_SWITCH),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_G3D00_SWITCH_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_G3D00_SWITCH),
	SFR_ACCESS(CLK_CON_DIV_CLK_CMU_PLLCLKOUT_DIVRATIO, 0, 4, CLK_CON_DIV_CLK_CMU_PLLCLKOUT),
	SFR_ACCESS(CLK_CON_DIV_CLK_CMU_PLLCLKOUT_BUSY, 16, 1, CLK_CON_DIV_CLK_CMU_PLLCLKOUT),
	SFR_ACCESS(CLK_CON_DIV_CLK_CMU_PLLCLKOUT_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLK_CMU_PLLCLKOUT),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_DPTX_BUS_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_DPTX_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_DPTX_BUS_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_DPTX_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_DPTX_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_DPTX_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_G3D01_SWITCH_DIVRATIO, 0, 3, CLK_CON_DIV_CLKCMU_G3D01_SWITCH),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_G3D01_SWITCH_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_G3D01_SWITCH),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_G3D01_SWITCH_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_G3D01_SWITCH),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_DPUS1_BUS_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_DPUS1_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_DPUS1_BUS_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_DPUS1_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_DPUS1_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_DPUS1_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_DPTX_DPGTC_DIVRATIO, 0, 3, CLK_CON_DIV_CLKCMU_DPTX_DPGTC),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_DPTX_DPGTC_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_DPTX_DPGTC),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_DPTX_DPGTC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_DPTX_DPGTC),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_AUD_BUS_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_AUD_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_AUD_BUS_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_AUD_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_AUD_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_AUD_BUS),
	SFR_ACCESS(CLK_CON_DIV_PLL_SHARED2_DIV2_DIVRATIO, 0, 1, CLK_CON_DIV_PLL_SHARED2_DIV2),
	SFR_ACCESS(CLK_CON_DIV_PLL_SHARED2_DIV2_BUSY, 16, 1, CLK_CON_DIV_PLL_SHARED2_DIV2),
	SFR_ACCESS(CLK_CON_DIV_PLL_SHARED2_DIV2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_PLL_SHARED2_DIV2),
	SFR_ACCESS(CLK_CON_DIV_PLL_SHARED4_DIV2_DIVRATIO, 0, 1, CLK_CON_DIV_PLL_SHARED4_DIV2),
	SFR_ACCESS(CLK_CON_DIV_PLL_SHARED4_DIV2_BUSY, 16, 1, CLK_CON_DIV_PLL_SHARED4_DIV2),
	SFR_ACCESS(CLK_CON_DIV_PLL_SHARED4_DIV2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_PLL_SHARED4_DIV2),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CPUCL1_CLUSTER_DIVRATIO, 0, 3, CLK_CON_DIV_CLKCMU_CPUCL1_CLUSTER),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CPUCL1_CLUSTER_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_CPUCL1_CLUSTER),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CPUCL1_CLUSTER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_CPUCL1_CLUSTER),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CPUCL1_SWITCH_DIVRATIO, 0, 3, CLK_CON_DIV_CLKCMU_CPUCL1_SWITCH),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CPUCL1_SWITCH_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_CPUCL1_SWITCH),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CPUCL1_SWITCH_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_CPUCL1_SWITCH),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_BUSMC_BUS_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_BUSMC_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_BUSMC_BUS_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_BUSMC_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_BUSMC_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_BUSMC_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_BUSC_SSS_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_BUSC_SSS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_BUSC_SSS_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_BUSC_SSS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_BUSC_SSS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_BUSC_SSS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_FSYS2_BUS_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_FSYS2_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_FSYS2_BUS_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_FSYS2_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_FSYS2_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_FSYS2_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_FSYS2_UFS_EMBD_DIVRATIO, 0, 3, CLK_CON_DIV_CLKCMU_FSYS2_UFS_EMBD),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_FSYS2_UFS_EMBD_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_FSYS2_UFS_EMBD),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_FSYS2_UFS_EMBD_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_FSYS2_UFS_EMBD),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_FSYS2_ETHERNET_DIVRATIO, 0, 3, CLK_CON_DIV_CLKCMU_FSYS2_ETHERNET),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_FSYS2_ETHERNET_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_FSYS2_ETHERNET),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_FSYS2_ETHERNET_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_FSYS2_ETHERNET),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_DNC_BUS_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_DNC_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_DNC_BUS_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_DNC_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_DNC_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_DNC_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_DNC_CPU_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_DNC_CPU),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_DNC_CPU_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_DNC_CPU),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_DNC_CPU_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_DNC_CPU),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_HPM_DIVRATIO, 0, 2, CLK_CON_DIV_CLKCMU_HPM),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_HPM_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_HPM),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_HPM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_HPM),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CORE_BUSP_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_CORE_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CORE_BUSP_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_CORE_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CORE_BUSP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_CORE_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CPUCL0_SHORTSTOP_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_CPUCL0_SHORTSTOP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CPUCL0_SHORTSTOP_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_CPUCL0_SHORTSTOP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CPUCL0_SHORTSTOP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_CPUCL0_SHORTSTOP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CLUSTER0_ACLK_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_CLUSTER0_ACLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CLUSTER0_ACLK_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_CLUSTER0_ACLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CLUSTER0_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_CLUSTER0_ACLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CLUSTER0_ATCLK_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_CLUSTER0_ATCLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CLUSTER0_ATCLK_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_CLUSTER0_ATCLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CLUSTER0_ATCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_CLUSTER0_ATCLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CLUSTER0_PERIPHCLK_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_CLUSTER0_PERIPHCLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CLUSTER0_PERIPHCLK_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_CLUSTER0_PERIPHCLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CLUSTER0_PERIPHCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_CLUSTER0_PERIPHCLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_PCLKDBG_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_PCLKDBG),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_PCLKDBG_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_PCLKDBG),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_PCLKDBG_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_PCLKDBG),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CPUCL0_BUSP_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_CPUCL0_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CPUCL0_BUSP_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_CPUCL0_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CPUCL0_BUSP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_CPUCL0_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_BUS_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_BUS),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_BUS_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_BUS),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_BUS),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CLUSTER0_PCLK_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_CLUSTER0_PCLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CLUSTER0_PCLK_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_CLUSTER0_PCLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CLUSTER0_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_CLUSTER0_PCLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CPUCL1_SHORTSTOP_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_CPUCL1_SHORTSTOP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CPUCL1_SHORTSTOP_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_CPUCL1_SHORTSTOP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CPUCL1_SHORTSTOP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_CPUCL1_SHORTSTOP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CLUSTER1_ACLK_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_CLUSTER1_ACLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CLUSTER1_ACLK_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_CLUSTER1_ACLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CLUSTER1_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_CLUSTER1_ACLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CLUSTER1_ATCLK_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_CLUSTER1_ATCLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CLUSTER1_ATCLK_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_CLUSTER1_ATCLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CLUSTER1_ATCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_CLUSTER1_ATCLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CLUSTER1_PERIPHCLK_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_CLUSTER1_PERIPHCLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CLUSTER1_PERIPHCLK_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_CLUSTER1_PERIPHCLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CLUSTER1_PERIPHCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_CLUSTER1_PERIPHCLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CPUCL1_BUSP_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_CPUCL1_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CPUCL1_BUSP_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_CPUCL1_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CPUCL1_BUSP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_CPUCL1_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CLUSTER1_PCLK_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_CLUSTER1_PCLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CLUSTER1_PCLK_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_CLUSTER1_PCLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CLUSTER1_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_CLUSTER1_PCLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_DNC_BUSP_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_DNC_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_DNC_BUSP_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_DNC_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_DNC_BUSP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_DNC_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_DPUM_BUSP_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_DPUM_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_DPUM_BUSP_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_DPUM_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_DPUM_BUSP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_DPUM_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_DPUS_BUSP_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_DPUS_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_DPUS_BUSP_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_DPUS_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_DPUS_BUSP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_DPUS_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_DPUS1_BUSP_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_DPUS1_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_DPUS1_BUSP_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_DPUS1_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_DPUS1_BUSP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_DPUS1_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_FSYS1_MMC_CARD_DIVRATIO, 0, 9, CLK_CON_DIV_DIV_CLK_FSYS1_MMC_CARD),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_FSYS1_MMC_CARD_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_FSYS1_MMC_CARD),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_FSYS1_MMC_CARD_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_FSYS1_MMC_CARD),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_G2D_BUSP_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_G2D_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_G2D_BUSP_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_G2D_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_G2D_BUSP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_G2D_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_G3D00_BUSP_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_G3D00_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_G3D00_BUSP_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_G3D00_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_G3D00_BUSP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_G3D00_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_G3D01_BUSP_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_G3D01_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_G3D01_BUSP_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_G3D01_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_G3D01_BUSP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_G3D01_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_G3D1_BUSP_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_G3D1_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_G3D1_BUSP_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_G3D1_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_G3D1_BUSP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_G3D1_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_ISPB_BUSP_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_ISPB_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_ISPB_BUSP_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_ISPB_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_ISPB_BUSP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_ISPB_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_MFC_BUSP_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_MFC_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_MFC_BUSP_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_MFC_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_MFC_BUSP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_MFC_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_NPU_BUSP_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_NPU_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_NPU_BUSP_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_NPU_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_NPU_BUSP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_NPU_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC0_USI00_USI_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_PERIC0_USI00_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC0_USI00_USI_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_PERIC0_USI00_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC0_USI00_USI_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_PERIC0_USI00_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC0_USI01_USI_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_PERIC0_USI01_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC0_USI01_USI_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_PERIC0_USI01_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC0_USI01_USI_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_PERIC0_USI01_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC0_USI02_USI_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_PERIC0_USI02_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC0_USI02_USI_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_PERIC0_USI02_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC0_USI02_USI_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_PERIC0_USI02_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC0_USI03_USI_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_PERIC0_USI03_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC0_USI03_USI_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_PERIC0_USI03_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC0_USI03_USI_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_PERIC0_USI03_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC0_USI04_USI_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_PERIC0_USI04_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC0_USI04_USI_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_PERIC0_USI04_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC0_USI04_USI_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_PERIC0_USI04_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC0_USI05_USI_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_PERIC0_USI05_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC0_USI05_USI_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_PERIC0_USI05_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC0_USI05_USI_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_PERIC0_USI05_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC0_USI_I2C_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_PERIC0_USI_I2C),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC0_USI_I2C_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_PERIC0_USI_I2C),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC0_USI_I2C_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_PERIC0_USI_I2C),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC1_USI_I2C_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_PERIC1_USI_I2C),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC1_USI_I2C_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_PERIC1_USI_I2C),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC1_USI_I2C_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_PERIC1_USI_I2C),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC1_USI06_USI_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_PERIC1_USI06_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC1_USI06_USI_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_PERIC1_USI06_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC1_USI06_USI_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_PERIC1_USI06_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC1_USI07_USI_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_PERIC1_USI07_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC1_USI07_USI_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_PERIC1_USI07_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC1_USI07_USI_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_PERIC1_USI07_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC1_USI08_USI_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_PERIC1_USI08_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC1_USI08_USI_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_PERIC1_USI08_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC1_USI08_USI_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_PERIC1_USI08_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC1_USI09_USI_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_PERIC1_USI09_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC1_USI09_USI_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_PERIC1_USI09_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC1_USI09_USI_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_PERIC1_USI09_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC1_USI10_USI_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_PERIC1_USI10_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC1_USI10_USI_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_PERIC1_USI10_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC1_USI10_USI_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_PERIC1_USI10_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC1_USI11_USI_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_PERIC1_USI11_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC1_USI11_USI_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_PERIC1_USI11_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERIC1_USI11_USI_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_PERIC1_USI11_USI),
	SFR_ACCESS(CLK_CON_DIV_CLK_SFI_PLLCLKOUT_DIVRATIO, 0, 4, CLK_CON_DIV_CLK_SFI_PLLCLKOUT),
	SFR_ACCESS(CLK_CON_DIV_CLK_SFI_PLLCLKOUT_BUSY, 16, 1, CLK_CON_DIV_CLK_SFI_PLLCLKOUT),
	SFR_ACCESS(CLK_CON_DIV_CLK_SFI_PLLCLKOUT_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLK_SFI_PLLCLKOUT),
	SFR_ACCESS(CLK_CON_DIV_CLKSFI_FSYS0_BUS_DIVRATIO, 0, 4, CLK_CON_DIV_CLKSFI_FSYS0_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKSFI_FSYS0_BUS_BUSY, 16, 1, CLK_CON_DIV_CLKSFI_FSYS0_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKSFI_FSYS0_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKSFI_FSYS0_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKSFI_FSYS0_PCIE_DIVRATIO, 0, 3, CLK_CON_DIV_CLKSFI_FSYS0_PCIE),
	SFR_ACCESS(CLK_CON_DIV_CLKSFI_FSYS0_PCIE_BUSY, 16, 1, CLK_CON_DIV_CLKSFI_FSYS0_PCIE),
	SFR_ACCESS(CLK_CON_DIV_CLKSFI_FSYS0_PCIE_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKSFI_FSYS0_PCIE),
	SFR_ACCESS(CLK_CON_DIV_CLKSFI_FSYS2_UFS_EMBD_DIVRATIO, 0, 3, CLK_CON_DIV_CLKSFI_FSYS2_UFS_EMBD),
	SFR_ACCESS(CLK_CON_DIV_CLKSFI_FSYS2_UFS_EMBD_BUSY, 16, 1, CLK_CON_DIV_CLKSFI_FSYS2_UFS_EMBD),
	SFR_ACCESS(CLK_CON_DIV_CLKSFI_FSYS2_UFS_EMBD_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKSFI_FSYS2_UFS_EMBD),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_SFI_USI12_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_SFI_USI12),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_SFI_USI12_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_SFI_USI12),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_SFI_USI12_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_SFI_USI12),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_SFI_USI14_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_SFI_USI14),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_SFI_USI14_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_SFI_USI14),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_SFI_USI14_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_SFI_USI14),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_SFI_USI13_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_SFI_USI13),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_SFI_USI13_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_SFI_USI13),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_SFI_USI13_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_SFI_USI13),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_SFI_BUSD_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_SFI_BUSD),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_SFI_BUSD_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_SFI_BUSD),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_SFI_BUSD_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_SFI_BUSD),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_SFI_CPU_ACLK_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_SFI_CPU_ACLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_SFI_CPU_ACLK_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_SFI_CPU_ACLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_SFI_CPU_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_SFI_CPU_ACLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_SFI_CPU_ATCLK_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_SFI_CPU_ATCLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_SFI_CPU_ATCLK_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_SFI_CPU_ATCLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_SFI_CPU_ATCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_SFI_CPU_ATCLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_SFI_CPU_PCLKDBG_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_SFI_CPU_PCLKDBG),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_SFI_CPU_PCLKDBG_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_SFI_CPU_PCLKDBG),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_SFI_CPU_PCLKDBG_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_SFI_CPU_PCLKDBG),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_SFI_CPU_CNTCLK_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_SFI_CPU_CNTCLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_SFI_CPU_CNTCLK_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_SFI_CPU_CNTCLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_SFI_CPU_CNTCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_SFI_CPU_CNTCLK),
	SFR_ACCESS(CLK_CON_DIV_CLKSFI_FSYS2_ETHERNET_DIVRATIO, 0, 3, CLK_CON_DIV_CLKSFI_FSYS2_ETHERNET),
	SFR_ACCESS(CLK_CON_DIV_CLKSFI_FSYS2_ETHERNET_BUSY, 16, 1, CLK_CON_DIV_CLKSFI_FSYS2_ETHERNET),
	SFR_ACCESS(CLK_CON_DIV_CLKSFI_FSYS2_ETHERNET_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKSFI_FSYS2_ETHERNET),
	SFR_ACCESS(CLK_CON_DIV_CLKSFI_FSYS2_BUS_DIVRATIO, 0, 4, CLK_CON_DIV_CLKSFI_FSYS2_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKSFI_FSYS2_BUS_BUSY, 16, 1, CLK_CON_DIV_CLKSFI_FSYS2_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKSFI_FSYS2_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKSFI_FSYS2_BUS),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_SFI_BUSP_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_SFI_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_SFI_BUSP_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_SFI_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_SFI_BUSP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_SFI_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_SFI_SERIALFLASH_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_SFI_SERIALFLASH),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_SFI_SERIALFLASH_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_SFI_SERIALFLASH),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_SFI_SERIALFLASH_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_SFI_SERIALFLASH),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_SFI_CAN0_DIVRATIO, 0, 5, CLK_CON_DIV_DIV_CLK_SFI_CAN0),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_SFI_CAN0_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_SFI_CAN0),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_SFI_CAN0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_SFI_CAN0),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_SFI_HYPERBUS_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_SFI_HYPERBUS),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_SFI_HYPERBUS_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_SFI_HYPERBUS),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_SFI_HYPERBUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_SFI_HYPERBUS),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_SFI_CAN1_DIVRATIO, 0, 5, CLK_CON_DIV_DIV_CLK_SFI_CAN1),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_SFI_CAN1_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_SFI_CAN1),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_SFI_CAN1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_SFI_CAN1),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_SFI_USI15_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_SFI_USI15),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_SFI_USI15_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_SFI_USI15),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_SFI_USI15_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_SFI_USI15),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_TAA_BUSP_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_TAA_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_TAA_BUSP_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_TAA_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_TAA_BUSP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_TAA_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CPUCL0_CORE_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_CPUCL0_CORE),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CPUCL0_CORE_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_CPUCL0_CORE),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CPUCL0_CLUSTER_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_CPUCL0_CLUSTER),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CPUCL0_CLUSTER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_CPUCL0_CLUSTER),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CPUCL1_CORE_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_CPUCL1_CORE),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CPUCL1_CORE_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_CPUCL1_CORE),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CPUCL1_CLUSTER_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_CPUCL1_CLUSTER),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CPUCL1_CLUSTER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_CPUCL1_CLUSTER),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_DNC_BUSD_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_DNC_BUSD),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_DNC_BUSD_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_DNC_BUSD),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_DNC_CPU_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_DNC_CPU),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_DNC_CPU_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_DNC_CPU),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_G3D00_BUSD_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_G3D00_BUSD),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_G3D00_BUSD_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_G3D00_BUSD),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_G3D01_BUSD_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_G3D01_BUSD),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_G3D01_BUSD_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_G3D01_BUSD),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_G3D1_BUSD_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_G3D1_BUSD),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_G3D1_BUSD_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_G3D1_BUSD),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_NPU_BUSD_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_NPU_BUSD),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_NPU_BUSD_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_NPU_BUSD),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_LHM_AXI_P_ACC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_LHM_AXI_P_ACC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_LHM_AXI_P_ACC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_LHM_AXI_P_ACC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_LHM_AXI_P_ACC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_LHM_AXI_P_ACC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_LHS_AXI_D0_ACC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_LHS_AXI_D0_ACC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_LHS_AXI_D0_ACC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_LHS_AXI_D0_ACC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_LHS_AXI_D0_ACC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_LHS_AXI_D0_ACC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_BTM_ACC_IPCLKPORT_I_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_BTM_ACC_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_BTM_ACC_IPCLKPORT_I_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_BTM_ACC_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_BTM_ACC_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_BTM_ACC_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_RSTNSYNC_CLK_ACC_BUSD_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_RSTNSYNC_CLK_ACC_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_RSTNSYNC_CLK_ACC_BUSD_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_RSTNSYNC_CLK_ACC_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_RSTNSYNC_CLK_ACC_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_RSTNSYNC_CLK_ACC_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_RSTNSYNC_CLK_ACC_BUSP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_RSTNSYNC_CLK_ACC_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_RSTNSYNC_CLK_ACC_BUSP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_RSTNSYNC_CLK_ACC_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_RSTNSYNC_CLK_ACC_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_RSTNSYNC_CLK_ACC_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_BTM_ACC_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_BTM_ACC_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_BTM_ACC_IPCLKPORT_I_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_BTM_ACC_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_BTM_ACC_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_BTM_ACC_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_SYSREG_ACC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_SYSREG_ACC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_SYSREG_ACC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_SYSREG_ACC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_SYSREG_ACC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_SYSREG_ACC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_LHS_AST_C2C_ACCTAA0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_LHS_AST_C2C_ACCTAA0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_LHS_AST_C2C_ACCTAA0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_LHS_AST_C2C_ACCTAA0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_LHS_AST_C2C_ACCTAA0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_LHS_AST_C2C_ACCTAA0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_LHS_AST_OTF_ACCTAA1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_LHS_AST_OTF_ACCTAA1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_LHS_AST_OTF_ACCTAA1_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_LHS_AST_OTF_ACCTAA1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_LHS_AST_OTF_ACCTAA1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_LHS_AST_OTF_ACCTAA1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_D_TZPC_ACC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_D_TZPC_ACC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_D_TZPC_ACC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_D_TZPC_ACC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_D_TZPC_ACC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_D_TZPC_ACC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_LHS_AST_OTF_ACCTAA0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_LHS_AST_OTF_ACCTAA0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_LHS_AST_OTF_ACCTAA0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_LHS_AST_OTF_ACCTAA0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_LHS_AST_OTF_ACCTAA0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_LHS_AST_OTF_ACCTAA0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_XIU_D_ACC_KITT_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_XIU_D_ACC_KITT_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_XIU_D_ACC_KITT_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_XIU_D_ACC_KITT_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_XIU_D_ACC_KITT_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_XIU_D_ACC_KITT_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_VGEN_LITE_ACC_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_VGEN_LITE_ACC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_VGEN_LITE_ACC_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_VGEN_LITE_ACC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_VGEN_LITE_ACC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_VGEN_LITE_ACC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_PPMU_ACC_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_PPMU_ACC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_PPMU_ACC_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_PPMU_ACC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_PPMU_ACC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_PPMU_ACC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_PPMU_ACC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_PPMU_ACC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_PPMU_ACC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_PPMU_ACC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_PPMU_ACC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_PPMU_ACC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_QE_GDC0_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_QE_GDC0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_QE_GDC0_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_QE_GDC0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_QE_GDC0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_QE_GDC0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_QE_GDC1_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_QE_GDC1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_QE_GDC1_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_QE_GDC1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_QE_GDC1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_QE_GDC1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_QE_ISPPRE_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_QE_ISPPRE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_QE_ISPPRE_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_QE_ISPPRE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_QE_ISPPRE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_QE_ISPPRE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_QE_VRA_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_QE_VRA_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_QE_VRA_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_QE_VRA_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_QE_VRA_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_QE_VRA_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_SYSMMU_ACC_IPCLKPORT_CLK_S1_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_SYSMMU_ACC_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_SYSMMU_ACC_IPCLKPORT_CLK_S1_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_SYSMMU_ACC_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_SYSMMU_ACC_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_SYSMMU_ACC_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_APB_ASYNC_CSIS0_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_APB_ASYNC_CSIS0_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_APB_ASYNC_CSIS0_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_APB_ASYNC_CSIS0_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_APB_ASYNC_CSIS0_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_APB_ASYNC_CSIS0_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_HUB_IPCLKPORT_ISPPRE_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_HUB_IPCLKPORT_ISPPRE_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_HUB_IPCLKPORT_ISPPRE_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_HUB_IPCLKPORT_ISPPRE_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_HUB_IPCLKPORT_ISPPRE_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_HUB_IPCLKPORT_ISPPRE_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_HUB_IPCLKPORT_GDC0_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_HUB_IPCLKPORT_GDC0_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_HUB_IPCLKPORT_GDC0_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_HUB_IPCLKPORT_GDC0_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_HUB_IPCLKPORT_GDC0_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_HUB_IPCLKPORT_GDC0_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_HUB_IPCLKPORT_GDC1_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_HUB_IPCLKPORT_GDC1_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_HUB_IPCLKPORT_GDC1_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_HUB_IPCLKPORT_GDC1_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_HUB_IPCLKPORT_GDC1_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_HUB_IPCLKPORT_GDC1_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_HUB_IPCLKPORT_VRA_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_HUB_IPCLKPORT_VRA_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_HUB_IPCLKPORT_VRA_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_HUB_IPCLKPORT_VRA_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_HUB_IPCLKPORT_VRA_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_HUB_IPCLKPORT_VRA_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_HUB_IPCLKPORT_C2COMX_C2CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_HUB_IPCLKPORT_C2COMX_C2CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_HUB_IPCLKPORT_C2COMX_C2CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_HUB_IPCLKPORT_C2COMX_C2CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_HUB_IPCLKPORT_C2COMX_C2CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_HUB_IPCLKPORT_C2COMX_C2CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_LHS_AST_C2C_ACCTAA1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_LHS_AST_C2C_ACCTAA1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_LHS_AST_C2C_ACCTAA1_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_LHS_AST_C2C_ACCTAA1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_LHS_AST_C2C_ACCTAA1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_LHS_AST_C2C_ACCTAA1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_LHM_AST_C2C_ISPB0ACC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_LHM_AST_C2C_ISPB0ACC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_LHM_AST_C2C_ISPB0ACC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_LHM_AST_C2C_ISPB0ACC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_LHM_AST_C2C_ISPB0ACC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_LHM_AST_C2C_ISPB0ACC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_LHM_AST_C2C_ISPB1ACC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_LHM_AST_C2C_ISPB1ACC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_LHM_AST_C2C_ISPB1ACC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_LHM_AST_C2C_ISPB1ACC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_LHM_AST_C2C_ISPB1ACC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_LHM_AST_C2C_ISPB1ACC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_LHS_AST_D0_ACCDPUM_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_LHS_AST_D0_ACCDPUM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_LHS_AST_D0_ACCDPUM_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_LHS_AST_D0_ACCDPUM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_LHS_AST_D0_ACCDPUM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_LHS_AST_D0_ACCDPUM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_LHS_AST_D1_ACCDPUM_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_LHS_AST_D1_ACCDPUM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_LHS_AST_D1_ACCDPUM_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_LHS_AST_D1_ACCDPUM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_LHS_AST_D1_ACCDPUM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_LHS_AST_D1_ACCDPUM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_LHM_AST_OTF_ISPB0ACC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_LHM_AST_OTF_ISPB0ACC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_LHM_AST_OTF_ISPB0ACC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_LHM_AST_OTF_ISPB0ACC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_LHM_AST_OTF_ISPB0ACC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_LHM_AST_OTF_ISPB0ACC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_LHM_AST_OTF_ISPB1ACC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_LHM_AST_OTF_ISPB1ACC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_LHM_AST_OTF_ISPB1ACC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_LHM_AST_OTF_ISPB1ACC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_LHM_AST_OTF_ISPB1ACC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_LHM_AST_OTF_ISPB1ACC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS0_I_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS0_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS0_I_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS0_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS0_I_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS0_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS1_I_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS1_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS1_I_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS1_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS1_I_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS1_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS2_I_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS2_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS2_I_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS2_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS2_I_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS2_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS0P1_I_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS0P1_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS0P1_I_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS0P1_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS0P1_I_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS0P1_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS1P1_I_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS1P1_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS1P1_I_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS1P1_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS1P1_I_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS1P1_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS2P1_I_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS2P1_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS2P1_I_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS2P1_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS2P1_I_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS2P1_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_VGEN_ISPPRE_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_VGEN_ISPPRE_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_VGEN_ISPPRE_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_VGEN_ISPPRE_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_VGEN_ISPPRE_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_VGEN_ISPPRE_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_SYSMMU_ISPPRE_IPCLKPORT_CLK_S1_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_SYSMMU_ISPPRE_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_SYSMMU_ISPPRE_IPCLKPORT_CLK_S1_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_SYSMMU_ISPPRE_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_SYSMMU_ISPPRE_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_SYSMMU_ISPPRE_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_PPMU_ISPPRE_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_PPMU_ISPPRE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_PPMU_ISPPRE_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_PPMU_ISPPRE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_PPMU_ISPPRE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_PPMU_ISPPRE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_PPMU_ISPPRE_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_PPMU_ISPPRE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_PPMU_ISPPRE_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_PPMU_ISPPRE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_PPMU_ISPPRE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_PPMU_ISPPRE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ACC_UID_ACC_CMU_ACC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_ACC_UID_ACC_CMU_ACC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ACC_UID_ACC_CMU_ACC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_ACC_UID_ACC_CMU_ACC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ACC_UID_ACC_CMU_ACC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_ACC_UID_ACC_CMU_ACC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_LHS_AXI_D1_ACC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_LHS_AXI_D1_ACC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_LHS_AXI_D1_ACC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_LHS_AXI_D1_ACC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_LHS_AXI_D1_ACC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_LHS_AXI_D1_ACC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_BTM_ISPPRE_IPCLKPORT_I_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_BTM_ISPPRE_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_BTM_ISPPRE_IPCLKPORT_I_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_BTM_ISPPRE_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_BTM_ISPPRE_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_BTM_ISPPRE_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_BTM_ISPPRE_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_BTM_ISPPRE_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_BTM_ISPPRE_IPCLKPORT_I_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_BTM_ISPPRE_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_BTM_ISPPRE_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_BTM_ISPPRE_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS0_I_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS0_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS0_I_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS0_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS0_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS0_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS0P1_I_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS0P1_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS0P1_I_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS0P1_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS0P1_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS0P1_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS1_I_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS1_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS1_I_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS1_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS1_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS1_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS1P1_I_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS1P1_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS1P1_I_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS1P1_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS1P1_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS1P1_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS2_I_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS2_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS2_I_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS2_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS2_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS2_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS2P1_I_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS2P1_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS2P1_I_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS2P1_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS2P1_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS2P1_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_QE_GDC0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_QE_GDC0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_QE_GDC0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_QE_GDC0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_QE_GDC0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_QE_GDC0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_QE_GDC1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_QE_GDC1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_QE_GDC1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_QE_GDC1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_QE_GDC1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_QE_GDC1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_QE_ISPPRE_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_QE_ISPPRE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_QE_ISPPRE_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_QE_ISPPRE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_QE_ISPPRE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_QE_ISPPRE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_QE_VRA_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_QE_VRA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_QE_VRA_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_QE_VRA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_QE_VRA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_QE_VRA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_HUB_IPCLKPORT_ISPPRE_I_C2CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_HUB_IPCLKPORT_ISPPRE_I_C2CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_HUB_IPCLKPORT_ISPPRE_I_C2CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_HUB_IPCLKPORT_ISPPRE_I_C2CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_HUB_IPCLKPORT_ISPPRE_I_C2CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_HUB_IPCLKPORT_ISPPRE_I_C2CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_HUB_IPCLKPORT_GDC0_C2CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_HUB_IPCLKPORT_GDC0_C2CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_HUB_IPCLKPORT_GDC0_C2CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_HUB_IPCLKPORT_GDC0_C2CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_HUB_IPCLKPORT_GDC0_C2CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_HUB_IPCLKPORT_GDC0_C2CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_HUB_IPCLKPORT_GDC1_C2CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_HUB_IPCLKPORT_GDC1_C2CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_HUB_IPCLKPORT_GDC1_C2CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_HUB_IPCLKPORT_GDC1_C2CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_HUB_IPCLKPORT_GDC1_C2CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_HUB_IPCLKPORT_GDC1_C2CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_SYSMMU_ACC_IPCLKPORT_CLK_S2_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_SYSMMU_ACC_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_SYSMMU_ACC_IPCLKPORT_CLK_S2_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_SYSMMU_ACC_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_SYSMMU_ACC_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_SYSMMU_ACC_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_SYSMMU_ISPPRE_IPCLKPORT_CLK_S2_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_SYSMMU_ISPPRE_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_SYSMMU_ISPPRE_IPCLKPORT_CLK_S2_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_SYSMMU_ISPPRE_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ACC_UID_SYSMMU_ISPPRE_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ACC_UID_SYSMMU_ISPPRE_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_D_APM_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_D_APM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_D_APM_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_D_APM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_D_APM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_D_APM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_P_APM_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_P_APM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_P_APM_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_P_APM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_P_APM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_P_APM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_OSCCLK_RCO_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_OSCCLK_RCO_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_OSCCLK_RCO_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_OSCCLK_RCO_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_OSCCLK_RCO_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_OSCCLK_RCO_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_BUS_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_BUS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_BUS_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_BUS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_BUS_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_BUS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_WDT_APM_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_WDT_APM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_WDT_APM_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_WDT_APM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_WDT_APM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_WDT_APM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_SYSREG_APM_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_SYSREG_APM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_SYSREG_APM_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_SYSREG_APM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_SYSREG_APM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_SYSREG_APM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_AP_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_AP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_AP_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_AP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_AP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_AP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_G_SCAN2DRAM_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_G_SCAN2DRAM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_G_SCAN2DRAM_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_G_SCAN2DRAM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_G_SCAN2DRAM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_G_SCAN2DRAM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_PMU_INTR_GEN_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_PMU_INTR_GEN_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_PMU_INTR_GEN_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_PMU_INTR_GEN_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_PMU_INTR_GEN_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_PMU_INTR_GEN_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_SPEEDY_APM_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_SPEEDY_APM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_SPEEDY_APM_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_SPEEDY_APM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_SPEEDY_APM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_SPEEDY_APM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_XIU_DP_APM_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_XIU_DP_APM_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_XIU_DP_APM_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_XIU_DP_APM_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_XIU_DP_APM_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_XIU_DP_APM_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_APM_CMU_APM_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_APM_UID_APM_CMU_APM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_APM_CMU_APM_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_APM_UID_APM_CMU_APM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_APM_CMU_APM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_APM_UID_APM_CMU_APM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_OSCCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_OSCCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_GREBEINTEGRATION_IPCLKPORT_HCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_GREBEINTEGRATION_IPCLKPORT_HCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_GREBEINTEGRATION_IPCLKPORT_HCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_GREBEINTEGRATION_IPCLKPORT_HCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_GREBEINTEGRATION_IPCLKPORT_HCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_GREBEINTEGRATION_IPCLKPORT_HCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_TOP_RTC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_TOP_RTC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_TOP_RTC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_TOP_RTC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_TOP_RTC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_TOP_RTC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_SS_DBGCORE_IPCLKPORT_SS_DBGCORE_IPCLKPORT_HCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_SS_DBGCORE_IPCLKPORT_SS_DBGCORE_IPCLKPORT_HCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_SS_DBGCORE_IPCLKPORT_SS_DBGCORE_IPCLKPORT_HCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_SS_DBGCORE_IPCLKPORT_SS_DBGCORE_IPCLKPORT_HCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_SS_DBGCORE_IPCLKPORT_SS_DBGCORE_IPCLKPORT_HCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_SS_DBGCORE_IPCLKPORT_SS_DBGCORE_IPCLKPORT_HCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_D_TZPC_APM_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_D_TZPC_APM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_D_TZPC_APM_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_D_TZPC_APM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_D_TZPC_APM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_D_TZPC_APM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_DBGCORE_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_DBGCORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_DBGCORE_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_DBGCORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_DBGCORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_DBGCORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_G_DBGCORE_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_G_DBGCORE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_G_DBGCORE_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_G_DBGCORE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_G_DBGCORE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_G_DBGCORE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_RTC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_RTC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_RTC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_RTC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_RTC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_RTC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_ROM_CRC32_HCU_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_ROM_CRC32_HCU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_ROM_CRC32_HCU_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_ROM_CRC32_HCU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_ROM_CRC32_HCU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_ROM_CRC32_HCU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_SFI0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_SFI0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_SFI0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_SFI0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_SFI0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_SFI0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_P_SFIAPM_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_P_SFIAPM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_P_SFIAPM_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_P_SFIAPM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_P_SFIAPM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_P_SFIAPM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_SPEEDY_SUB0_APM_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_SPEEDY_SUB0_APM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_SPEEDY_SUB0_APM_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_SPEEDY_SUB0_APM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_SPEEDY_SUB0_APM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_SPEEDY_SUB0_APM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_SFI1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_SFI1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_SFI1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_SFI1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_SFI1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_SFI1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUD_UID_AUD_CMU_AUD_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_AUD_UID_AUD_CMU_AUD_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUD_UID_AUD_CMU_AUD_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_AUD_UID_AUD_CMU_AUD_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUD_UID_AUD_CMU_AUD_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_AUD_UID_AUD_CMU_AUD_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_LHS_AXI_D_AUD_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_LHS_AXI_D_AUD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_LHS_AXI_D_AUD_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_LHS_AXI_D_AUD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_LHS_AXI_D_AUD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_LHS_AXI_D_AUD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_PPMU_D_AUD_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_PPMU_D_AUD_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_PPMU_D_AUD_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_PPMU_D_AUD_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_PPMU_D_AUD_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_PPMU_D_AUD_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_PPMU_D_AUD_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_PPMU_D_AUD_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_PPMU_D_AUD_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_PPMU_D_AUD_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_PPMU_D_AUD_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_PPMU_D_AUD_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_SYSREG_AUD_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_SYSREG_AUD_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_SYSREG_AUD_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_SYSREG_AUD_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_SYSREG_AUD_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_SYSREG_AUD_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF0_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF0),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF0_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF0),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF0),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF1_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF1_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF3_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF3),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF3_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF3),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF3_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF3),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_GPIO_AUD_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_GPIO_AUD_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_GPIO_AUD_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_GPIO_AUD_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_GPIO_AUD_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_GPIO_AUD_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_AXI_US_32TO128_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_AXI_US_32TO128_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_AXI_US_32TO128_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_AXI_US_32TO128_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_AXI_US_32TO128_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_AXI_US_32TO128_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_BUSD_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_BUSD_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_OSCCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_OSCCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF0_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF0_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF1_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF1_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF2_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF2_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF2_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF2_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF2_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF2_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF3_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF3_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF3_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF3_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF3_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF3_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_BTM_D_AUD_IPCLKPORT_I_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_BTM_D_AUD_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_BTM_D_AUD_IPCLKPORT_I_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_BTM_D_AUD_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_BTM_D_AUD_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_BTM_D_AUD_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_PERI_AXI_ASB_IPCLKPORT_ACLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_PERI_AXI_ASB_IPCLKPORT_ACLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_PERI_AXI_ASB_IPCLKPORT_ACLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_PERI_AXI_ASB_IPCLKPORT_ACLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_PERI_AXI_ASB_IPCLKPORT_ACLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_PERI_AXI_ASB_IPCLKPORT_ACLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF2_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF2_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_LHM_AXI_P_AUD_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_LHM_AXI_P_AUD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_LHM_AXI_P_AUD_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_LHM_AXI_P_AUD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_LHM_AXI_P_AUD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_LHM_AXI_P_AUD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_BUSP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_BUSP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_PERI_AXI_ASB_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_PERI_AXI_ASB_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_PERI_AXI_ASB_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_PERI_AXI_ASB_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_PERI_AXI_ASB_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_PERI_AXI_ASB_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_WDT_AUD0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_WDT_AUD0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_WDT_AUD0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_WDT_AUD0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_WDT_AUD0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_WDT_AUD0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUD_UID_DFTMUX_AUD_IPCLKPORT_AUD_CODEC_MCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_AUD_UID_DFTMUX_AUD_IPCLKPORT_AUD_CODEC_MCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUD_UID_DFTMUX_AUD_IPCLKPORT_AUD_CODEC_MCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_AUD_UID_DFTMUX_AUD_IPCLKPORT_AUD_CODEC_MCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_AUD_UID_DFTMUX_AUD_IPCLKPORT_AUD_CODEC_MCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_AUD_UID_DFTMUX_AUD_IPCLKPORT_AUD_CODEC_MCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_SYSMMU_AXI_D_AUD_IPCLKPORT_CLK_S1_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_SYSMMU_AXI_D_AUD_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_SYSMMU_AXI_D_AUD_IPCLKPORT_CLK_S1_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_SYSMMU_AXI_D_AUD_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_SYSMMU_AXI_D_AUD_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_SYSMMU_AXI_D_AUD_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_SMMU_AUD_S1_NS_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_SMMU_AUD_S1_NS_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_SMMU_AUD_S1_NS_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_SMMU_AUD_S1_NS_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_SMMU_AUD_S1_NS_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_SMMU_AUD_S1_NS_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_SMMU_AUD_S1_S_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_SMMU_AUD_S1_S_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_SMMU_AUD_S1_S_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_SMMU_AUD_S1_S_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_SMMU_AUD_S1_S_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_SMMU_AUD_S1_S_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_IRQ_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_IRQ),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_IRQ_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_IRQ),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_IRQ_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_IRQ),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_CNT_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_CNT),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_CNT_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_CNT),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_CNT_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_CNT),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CNT_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CNT_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CNT_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CNT_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CNT_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CNT_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF4_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF4),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF4_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF4),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF4_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF4),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF5_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF5),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF5_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF5),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF5_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF5),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF6_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF6),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF6_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF6),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF6_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF6),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_HIFI4_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_HIFI4),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_HIFI4_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_HIFI4),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_HIFI4_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_HIFI4),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF4_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF4_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF4_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF4_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF4_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF4_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF5_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF5_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF5_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF5_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF5_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF5_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF6_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF6_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF6_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF6_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF6_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF6_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_HIFI4_B_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_HIFI4_B),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_HIFI4_B_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_HIFI4_B),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_HIFI4_B_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_HIFI4_B),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_DAP_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_DAP),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_DAP_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_DAP),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_DAP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_DAP),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_SWP0_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_SWP0),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_SWP0_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_SWP0),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_SWP0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_SWP0),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_SWP1_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_SWP1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_SWP1_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_SWP1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_SWP1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_SWP1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_SWP2_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_SWP2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_SWP2_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_SWP2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_SWP2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_SWP2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_SMMU_AUD_S2_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_SMMU_AUD_S2_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_SMMU_AUD_S2_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_SMMU_AUD_S2_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_SMMU_AUD_S2_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_SMMU_AUD_S2_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_WDT_AUD1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_WDT_AUD1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_WDT_AUD1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_WDT_AUD1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_WDT_AUD1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_WDT_AUD1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_WDT_AUD2_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_WDT_AUD2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_WDT_AUD2_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_WDT_AUD2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_WDT_AUD2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_WDT_AUD2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUBRESETN_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUBRESETN_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUBRESETN_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUBRESETN_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUBRESETN_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUBRESETN_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUBRESET0_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUBRESET0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUBRESET0_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUBRESET0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUBRESET0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUBRESET0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUBRESET1_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUBRESET1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUBRESET1_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUBRESET1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUBRESET1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUBRESET1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUBRESET2_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUBRESET2_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUBRESET2_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUBRESET2_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUBRESET2_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUBRESET2_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUDRESET0_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUDRESET0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUDRESET0_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUDRESET0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUDRESET0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUDRESET0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUDRESET1_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUDRESET1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUDRESET1_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUDRESET1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUDRESET1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUDRESET1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUDRESET2_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUDRESET2_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUDRESET2_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUDRESET2_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUDRESET2_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUDRESET2_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN0_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN0_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN1_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN1_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN2_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN2_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN2_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN2_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN2_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN2_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_BTM_D_AUD_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_BTM_D_AUD_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_BTM_D_AUD_IPCLKPORT_I_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_BTM_D_AUD_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_BTM_D_AUD_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_BTM_D_AUD_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_SWP3_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_SWP3),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_SWP3_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_SWP3),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_SWP3_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_SWP3),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUBRESET3_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUBRESET3_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUBRESET3_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUBRESET3_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUBRESET3_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUBRESET3_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUDRESET3_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUDRESET3_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUDRESET3_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUDRESET3_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUDRESET3_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUDRESET3_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN3_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN3_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN3_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN3_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN3_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN3_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_WDT_AUD3_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_WDT_AUD3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_WDT_AUD3_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_WDT_AUD3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_WDT_AUD3_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_WDT_AUD3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_VGEN_AUD0_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_VGEN_AUD0_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_VGEN_AUD0_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_VGEN_AUD0_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_VGEN_AUD0_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_VGEN_AUD0_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_VGEN_AUD0_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_VGEN_AUD0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_VGEN_AUD0_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_VGEN_AUD0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_VGEN_AUD0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_VGEN_AUD0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_SYSMMU_AXI_D_AUD_IPCLKPORT_CLK_S2_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_SYSMMU_AXI_D_AUD_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_SYSMMU_AXI_D_AUD_IPCLKPORT_CLK_S2_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_SYSMMU_AXI_D_AUD_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_SYSMMU_AXI_D_AUD_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_SYSMMU_AXI_D_AUD_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_VGEN_AUD1_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_VGEN_AUD1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_VGEN_AUD1_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_VGEN_AUD1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_VGEN_AUD1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_VGEN_AUD1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_VGEN_LITE_AUD_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_VGEN_LITE_AUD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_VGEN_LITE_AUD_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_VGEN_LITE_AUD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_VGEN_LITE_AUD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_VGEN_LITE_AUD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_VGEN_AUD1_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_VGEN_AUD1_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_VGEN_AUD1_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_VGEN_AUD1_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_VGEN_AUD1_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_VGEN_AUD1_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_D_TZPC_AUD_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_D_TZPC_AUD_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_D_TZPC_AUD_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_D_TZPC_AUD_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_AUD_UID_D_TZPC_AUD_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_AUD_UID_D_TZPC_AUD_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_TREX_D_BUSC_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_TREX_D_BUSC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_TREX_D_BUSC_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_TREX_D_BUSC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_TREX_D_BUSC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_TREX_D_BUSC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_TREX_D_BUSC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_TREX_D_BUSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_TREX_D_BUSC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_TREX_D_BUSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_TREX_D_BUSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_TREX_D_BUSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_SYSREG_BUSC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_SYSREG_BUSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_SYSREG_BUSC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_SYSREG_BUSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_SYSREG_BUSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_SYSREG_BUSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_D_TZPC_BUSC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_D_TZPC_BUSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_D_TZPC_BUSC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_D_TZPC_BUSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_D_TZPC_BUSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_D_TZPC_BUSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_ACEL_D_FSYS1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_ACEL_D_FSYS1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_ACEL_D_FSYS1_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_ACEL_D_FSYS1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_ACEL_D_FSYS1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_ACEL_D_FSYS1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D0_DPUM_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D0_DPUM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D0_DPUM_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D0_DPUM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D0_DPUM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D0_DPUM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D0_DPUS0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D0_DPUS0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D0_DPUS0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D0_DPUS0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D0_DPUS0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D0_DPUS0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D0_DPUS1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D0_DPUS1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D0_DPUS1_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D0_DPUS1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D0_DPUS1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D0_DPUS1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_ACEL_D1_G2D_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_ACEL_D1_G2D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_ACEL_D1_G2D_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_ACEL_D1_G2D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_ACEL_D1_G2D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_ACEL_D1_G2D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D0_MFC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D0_MFC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D0_MFC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D0_MFC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D0_MFC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D0_MFC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D1_DPUM_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D1_DPUM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D1_DPUM_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D1_DPUM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D1_DPUM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D1_DPUM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D1_DPUS0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D1_DPUS0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D1_DPUS0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D1_DPUS0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D1_DPUS0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D1_DPUS0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D1_DPUS1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D1_DPUS1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D1_DPUS1_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D1_DPUS1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D1_DPUS1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D1_DPUS1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_ACEL_D0_G2D_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_ACEL_D0_G2D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_ACEL_D0_G2D_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_ACEL_D0_G2D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_ACEL_D0_G2D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_ACEL_D0_G2D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D1_MFC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D1_MFC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D1_MFC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D1_MFC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D1_MFC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D1_MFC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D2_DPUM_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D2_DPUM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D2_DPUM_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D2_DPUM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D2_DPUM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D2_DPUM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D2_DPUS0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D2_DPUS0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D2_DPUS0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D2_DPUS0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D2_DPUS0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D2_DPUS0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D2_DPUS1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D2_DPUS1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D2_DPUS1_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D2_DPUS1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D2_DPUS1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D2_DPUS1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_ACEL_D2_G2D_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_ACEL_D2_G2D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_ACEL_D2_G2D_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_ACEL_D2_G2D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_ACEL_D2_G2D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_ACEL_D2_G2D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D3_DPUM_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D3_DPUM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D3_DPUM_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D3_DPUM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D3_DPUM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D3_DPUM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D3_DPUS0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D3_DPUS0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D3_DPUS0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D3_DPUS0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D3_DPUS0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D3_DPUS0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D3_DPUS1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D3_DPUS1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D3_DPUS1_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D3_DPUS1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D3_DPUS1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D3_DPUS1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D0_ACC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D0_ACC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D0_ACC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D0_ACC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D0_ACC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D0_ACC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D_ISPB0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D_ISPB0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D_ISPB0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D_ISPB0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D_ISPB0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D_ISPB0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D_ISPB1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D_ISPB1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D_ISPB1_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D_ISPB1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D_ISPB1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D_ISPB1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D_TAA0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D_TAA0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D_TAA0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D_TAA0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D_TAA0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D_TAA0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D_TAA1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D_TAA1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D_TAA1_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D_TAA1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D_TAA1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D_TAA1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_DBG_G_BUSC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_DBG_G_BUSC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_DBG_G_BUSC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_DBG_G_BUSC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_DBG_G_BUSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_DBG_G_BUSC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_RSTNSYNC_CLK_BUSC_BUSD_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_RSTNSYNC_CLK_BUSC_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_RSTNSYNC_CLK_BUSC_BUSD_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_RSTNSYNC_CLK_BUSC_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_RSTNSYNC_CLK_BUSC_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_RSTNSYNC_CLK_BUSC_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_RSTNSYNC_CLK_BUSC_BUSP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_RSTNSYNC_CLK_BUSC_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_RSTNSYNC_CLK_BUSC_BUSP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_RSTNSYNC_CLK_BUSC_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_RSTNSYNC_CLK_BUSC_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_RSTNSYNC_CLK_BUSC_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_BUSC_UID_RSTNSYNC_CLK_BUSC_OSCCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_BUSC_UID_RSTNSYNC_CLK_BUSC_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_BUSC_UID_RSTNSYNC_CLK_BUSC_OSCCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_BUSC_UID_RSTNSYNC_CLK_BUSC_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_BUSC_UID_RSTNSYNC_CLK_BUSC_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_BUSC_UID_RSTNSYNC_CLK_BUSC_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D1_ACC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D1_ACC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D1_ACC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D1_ACC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D1_ACC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D1_ACC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_TREX_P_BUSMC_IPCLKPORT_ACLK_BUSMC_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_TREX_P_BUSMC_IPCLKPORT_ACLK_BUSMC),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_TREX_P_BUSMC_IPCLKPORT_ACLK_BUSMC_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_TREX_P_BUSMC_IPCLKPORT_ACLK_BUSMC),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_TREX_P_BUSMC_IPCLKPORT_ACLK_BUSMC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_TREX_P_BUSMC_IPCLKPORT_ACLK_BUSMC),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_ADM_AHB_SSS_IPCLKPORT_HCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_ADM_AHB_SSS_IPCLKPORT_HCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_ADM_AHB_SSS_IPCLKPORT_HCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_ADM_AHB_SSS_IPCLKPORT_HCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_ADM_AHB_SSS_IPCLKPORT_HCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_ADM_AHB_SSS_IPCLKPORT_HCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_TREX_P_BUSMC_IPCLKPORT_PCLK_BUSMC_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_TREX_P_BUSMC_IPCLKPORT_PCLK_BUSMC),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_TREX_P_BUSMC_IPCLKPORT_PCLK_BUSMC_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_TREX_P_BUSMC_IPCLKPORT_PCLK_BUSMC),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_TREX_P_BUSMC_IPCLKPORT_PCLK_BUSMC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_TREX_P_BUSMC_IPCLKPORT_PCLK_BUSMC),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_TREX_P_BUSMC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_TREX_P_BUSMC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_TREX_P_BUSMC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_TREX_P_BUSMC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_TREX_P_BUSMC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_TREX_P_BUSMC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_AD_APB_PUF_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_AD_APB_PUF_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_AD_APB_PUF_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_AD_APB_PUF_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_AD_APB_PUF_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_AD_APB_PUF_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_BAAW_D_SSS_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_BAAW_D_SSS_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_BAAW_D_SSS_IPCLKPORT_I_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_BAAW_D_SSS_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_BAAW_D_SSS_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_BAAW_D_SSS_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_BAAW_P_SFI_BUSC_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_BAAW_P_SFI_BUSC_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_BAAW_P_SFI_BUSC_IPCLKPORT_I_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_BAAW_P_SFI_BUSC_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_BAAW_P_SFI_BUSC_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_BAAW_P_SFI_BUSC_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D_BUSMC_DP_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D_BUSMC_DP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D_BUSMC_DP_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D_BUSMC_DP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D_BUSMC_DP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D_BUSMC_DP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D_SSS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D_SSS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D_SSS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D_SSS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D_SSS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D_SSS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_D_SSS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_D_SSS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_D_SSS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_D_SSS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_D_SSS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_D_SSS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_D0_PCIE_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_D0_PCIE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_D0_PCIE_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_D0_PCIE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_D0_PCIE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_D0_PCIE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_D1_PCIE_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_D1_PCIE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_D1_PCIE_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_D1_PCIE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_D1_PCIE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_D1_PCIE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_ACC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_ACC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_ACC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_ACC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_ACC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_ACC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_AUD_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_AUD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_AUD_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_AUD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_AUD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_AUD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_BUSMC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_BUSMC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_BUSMC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_BUSMC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_BUSMC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_BUSMC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_DPTX_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_DPTX_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_DPTX_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_DPTX_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_DPTX_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_DPTX_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_DPUM_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_DPUM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_DPUM_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_DPUM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_DPUM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_DPUM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_DPUS0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_DPUS0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_DPUS0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_DPUS0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_DPUS0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_DPUS0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_DPUS1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_DPUS1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_DPUS1_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_DPUS1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_DPUS1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_DPUS1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_FSYS2_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_FSYS2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_FSYS2_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_FSYS2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_FSYS2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_FSYS2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_FSYS0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_FSYS0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_FSYS0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_FSYS0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_FSYS0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_FSYS0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_FSYS1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_FSYS1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_FSYS1_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_FSYS1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_FSYS1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_FSYS1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_G2D_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_G2D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_G2D_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_G2D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_G2D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_G2D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_ISPB0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_ISPB0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_ISPB0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_ISPB0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_ISPB0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_ISPB0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_ISPB1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_ISPB1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_ISPB1_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_ISPB1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_ISPB1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_ISPB1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_MFC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_MFC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_MFC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_MFC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_MFC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_MFC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_MIF0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_MIF0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_MIF0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_MIF0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_MIF0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_MIF0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_MIF1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_MIF1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_MIF1_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_MIF1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_MIF1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_MIF1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_MIF2_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_MIF2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_MIF2_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_MIF2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_MIF2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_MIF2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_MIF3_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_MIF3_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_MIF3_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_MIF3_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_MIF3_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_MIF3_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_PERIC0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_PERIC0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_PERIC0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_PERIC0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_PERIC0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_PERIC0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_PERIC1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_PERIC1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_PERIC1_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_PERIC1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_PERIC1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_PERIC1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_PERIS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_PERIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_PERIS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_PERIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_PERIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_PERIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_TAA0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_TAA0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_TAA0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_TAA0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_TAA0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_TAA0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_TAA1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_TAA1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_TAA1_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_TAA1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_TAA1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_TAA1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_RSTNSYNC_CLK_BUSC_SSS_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_RSTNSYNC_CLK_BUSC_SSS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_RSTNSYNC_CLK_BUSC_SSS_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_RSTNSYNC_CLK_BUSC_SSS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_RSTNSYNC_CLK_BUSC_SSS_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_RSTNSYNC_CLK_BUSC_SSS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_PUF_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_PUF_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_PUF_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_PUF_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_PUF_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_PUF_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_XIU_D_BUSC_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_XIU_D_BUSC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_XIU_D_BUSC_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_XIU_D_BUSC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_XIU_D_BUSC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_XIU_D_BUSC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_VGEN_LITE_BUSC_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_VGEN_LITE_BUSC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_VGEN_LITE_BUSC_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_VGEN_LITE_BUSC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_VGEN_LITE_BUSC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_VGEN_LITE_BUSC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_SSS_IPCLKPORT_I_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_SSS_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_SSS_IPCLKPORT_I_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_SSS_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_SSS_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_SSS_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_SSS_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_SSS_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_SSS_IPCLKPORT_I_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_SSS_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_SSS_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_SSS_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_SIREX_IPCLKPORT_I_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_SIREX_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_SIREX_IPCLKPORT_I_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_SIREX_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_SIREX_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_SIREX_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_SIREX_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_SIREX_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_SIREX_IPCLKPORT_I_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_SIREX_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_SIREX_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_SIREX_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_RTIC_IPCLKPORT_I_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_RTIC_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_RTIC_IPCLKPORT_I_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_RTIC_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_RTIC_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_RTIC_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_RTIC_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_RTIC_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_RTIC_IPCLKPORT_I_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_RTIC_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_RTIC_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_RTIC_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_QE_SSS_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_QE_SSS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_QE_SSS_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_QE_SSS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_QE_SSS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_QE_SSS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_QE_SSS_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_QE_SSS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_QE_SSS_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_QE_SSS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_QE_SSS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_QE_SSS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_QE_RTIC_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_QE_RTIC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_QE_RTIC_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_QE_RTIC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_QE_RTIC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_QE_RTIC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_QE_RTIC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_QE_RTIC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_QE_RTIC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_QE_RTIC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_QE_RTIC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_QE_RTIC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_BUSC_UID_BUSC_CMU_BUSC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_BUSC_UID_BUSC_CMU_BUSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_BUSC_UID_BUSC_CMU_BUSC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_BUSC_UID_BUSC_CMU_BUSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_BUSC_UID_BUSC_CMU_BUSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_BUSC_UID_BUSC_CMU_BUSC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_DNC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_DNC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_NPU00_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_NPU00_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_NPU00_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_NPU00_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_NPU00_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_NPU00_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_NPU01_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_NPU01_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_NPU01_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_NPU01_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_NPU01_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_NPU01_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_NPU10_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_NPU10_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_NPU10_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_NPU10_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_NPU10_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_NPU10_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_NPU11_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_NPU11_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_NPU11_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_NPU11_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_NPU11_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_NPU11_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_ACEL_D_FSYS2_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_ACEL_D_FSYS2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_ACEL_D_FSYS2_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_ACEL_D_FSYS2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_ACEL_D_FSYS2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_ACEL_D_FSYS2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_SYSMMU_BUSC_IPCLKPORT_CLK_S2_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_SYSMMU_BUSC_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_SYSMMU_BUSC_IPCLKPORT_CLK_S2_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_SYSMMU_BUSC_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_SYSMMU_BUSC_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_SYSMMU_BUSC_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_SFI_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_SFI_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_SFI_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_SFI_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_SFI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_SFI_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_D_DNCSRAM_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_D_DNCSRAM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_D_DNCSRAM_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_D_DNCSRAM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_D_DNCSRAM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_D_DNCSRAM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_AD_APB_SYSMMU_BUSC_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_AD_APB_SYSMMU_BUSC_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_AD_APB_SYSMMU_BUSC_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_AD_APB_SYSMMU_BUSC_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSC_UID_AD_APB_SYSMMU_BUSC_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSC_UID_AD_APB_SYSMMU_BUSC_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_BUSMC_UID_BUSMC_CMU_BUSMC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_BUSMC_UID_BUSMC_CMU_BUSMC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_BUSMC_UID_BUSMC_CMU_BUSMC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_BUSMC_UID_BUSMC_CMU_BUSMC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_BUSMC_UID_BUSMC_CMU_BUSMC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_BUSMC_UID_BUSMC_CMU_BUSMC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_SYSREG_BUSMC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_SYSREG_BUSMC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_SYSREG_BUSMC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_SYSREG_BUSMC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_SYSREG_BUSMC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_SYSREG_BUSMC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_BUSIF_CMUTOPC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_BUSIF_CMUTOPC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_BUSIF_CMUTOPC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_BUSIF_CMUTOPC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_BUSIF_CMUTOPC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_BUSIF_CMUTOPC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_TREX_D0_BUSMC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_TREX_D0_BUSMC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_TREX_D0_BUSMC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_TREX_D0_BUSMC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_TREX_D0_BUSMC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_TREX_D0_BUSMC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_RSTNSYNC_CLK_BUSMC_BUSD_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_RSTNSYNC_CLK_BUSMC_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_RSTNSYNC_CLK_BUSMC_BUSD_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_RSTNSYNC_CLK_BUSMC_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_RSTNSYNC_CLK_BUSMC_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_RSTNSYNC_CLK_BUSMC_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_RSTNSYNC_CLK_BUSMC_BUSP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_RSTNSYNC_CLK_BUSMC_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_RSTNSYNC_CLK_BUSMC_BUSP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_RSTNSYNC_CLK_BUSMC_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_RSTNSYNC_CLK_BUSMC_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_RSTNSYNC_CLK_BUSMC_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_ACEL_D0_FSYS0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_ACEL_D0_FSYS0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_ACEL_D0_FSYS0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_ACEL_D0_FSYS0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_ACEL_D0_FSYS0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_ACEL_D0_FSYS0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_ACEL_D7_DNC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_ACEL_D7_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_ACEL_D7_DNC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_ACEL_D7_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_ACEL_D7_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_ACEL_D7_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_ACEL_D1_FSYS0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_ACEL_D1_FSYS0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_ACEL_D1_FSYS0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_ACEL_D1_FSYS0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_ACEL_D1_FSYS0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_ACEL_D1_FSYS0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_AXI_D_APM_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_AXI_D_APM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_AXI_D_APM_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_AXI_D_APM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_AXI_D_APM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_AXI_D_APM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_TREX_RB_BUSMC_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_TREX_RB_BUSMC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_TREX_RB_BUSMC_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_TREX_RB_BUSMC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_TREX_RB_BUSMC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_TREX_RB_BUSMC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_TREX_RB_BUSMC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_TREX_RB_BUSMC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_TREX_RB_BUSMC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_TREX_RB_BUSMC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_TREX_RB_BUSMC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_TREX_RB_BUSMC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_WRAP2_CONV_BUSMC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_WRAP2_CONV_BUSMC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_WRAP2_CONV_BUSMC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_WRAP2_CONV_BUSMC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_WRAP2_CONV_BUSMC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_WRAP2_CONV_BUSMC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_VGEN_PDMA0_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_VGEN_PDMA0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_VGEN_PDMA0_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_VGEN_PDMA0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_VGEN_PDMA0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_VGEN_PDMA0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_TREX_D0_BUSMC_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_TREX_D0_BUSMC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_TREX_D0_BUSMC_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_TREX_D0_BUSMC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_TREX_D0_BUSMC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_TREX_D0_BUSMC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_PDMA0_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_PDMA0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_PDMA0_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_PDMA0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_PDMA0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_PDMA0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_SPDMA_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_SPDMA_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_SPDMA_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_SPDMA_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_SPDMA_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_SPDMA_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_D_TZPC_BUSMC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_D_TZPC_BUSMC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_D_TZPC_BUSMC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_D_TZPC_BUSMC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_D_TZPC_BUSMC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_D_TZPC_BUSMC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_MMCACHE0_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_MMCACHE0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_MMCACHE0_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_MMCACHE0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_MMCACHE0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_MMCACHE0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_MMCACHE0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_MMCACHE0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_MMCACHE0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_MMCACHE0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_MMCACHE0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_MMCACHE0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_MMCACHE0_IPCLKPORT_PCLK_SECURE_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_MMCACHE0_IPCLKPORT_PCLK_SECURE),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_MMCACHE0_IPCLKPORT_PCLK_SECURE_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_MMCACHE0_IPCLKPORT_PCLK_SECURE),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_MMCACHE0_IPCLKPORT_PCLK_SECURE_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_MMCACHE0_IPCLKPORT_PCLK_SECURE),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_TREX_D1_BUSMC_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_TREX_D1_BUSMC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_TREX_D1_BUSMC_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_TREX_D1_BUSMC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_TREX_D1_BUSMC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_TREX_D1_BUSMC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_TREX_D1_BUSMC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_TREX_D1_BUSMC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_TREX_D1_BUSMC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_TREX_D1_BUSMC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_TREX_D1_BUSMC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_TREX_D1_BUSMC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHS_DBG_G_BUSMC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHS_DBG_G_BUSMC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHS_DBG_G_BUSMC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHS_DBG_G_BUSMC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHS_DBG_G_BUSMC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHS_DBG_G_BUSMC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_QE_SPDMA_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_QE_SPDMA_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_QE_SPDMA_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_QE_SPDMA_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_QE_SPDMA_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_QE_SPDMA_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_QE_SPDMA_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_QE_SPDMA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_QE_SPDMA_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_QE_SPDMA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_QE_SPDMA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_QE_SPDMA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_QE_PDMA0_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_QE_PDMA0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_QE_PDMA0_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_QE_PDMA0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_QE_PDMA0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_QE_PDMA0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_QE_PDMA0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_QE_PDMA0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_QE_PDMA0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_QE_PDMA0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_QE_PDMA0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_QE_PDMA0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_XIU_D0_BUSMC_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_XIU_D0_BUSMC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_XIU_D0_BUSMC_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_XIU_D0_BUSMC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_XIU_D0_BUSMC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_XIU_D0_BUSMC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_AD_APB_MMCACHE0_NS_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_AD_APB_MMCACHE0_NS_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_AD_APB_MMCACHE0_NS_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_AD_APB_MMCACHE0_NS_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_AD_APB_MMCACHE0_NS_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_AD_APB_MMCACHE0_NS_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_ACEL_DC_DNC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_ACEL_DC_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_ACEL_DC_DNC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_ACEL_DC_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_ACEL_DC_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_ACEL_DC_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_AXI_D_SFI_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_AXI_D_SFI_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_AXI_D_SFI_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_AXI_D_SFI_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_AXI_D_SFI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_AXI_D_SFI_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_AXI_D_AUD_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_AXI_D_AUD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_AXI_D_AUD_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_AXI_D_AUD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_AXI_D_AUD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_AXI_D_AUD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_MMCACHE1_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_MMCACHE1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_MMCACHE1_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_MMCACHE1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_MMCACHE1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_MMCACHE1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_MMCACHE1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_MMCACHE1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_MMCACHE1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_MMCACHE1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_MMCACHE1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_MMCACHE1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_MMCACHE1_IPCLKPORT_PCLK_SECURE_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_MMCACHE1_IPCLKPORT_PCLK_SECURE),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_MMCACHE1_IPCLKPORT_PCLK_SECURE_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_MMCACHE1_IPCLKPORT_PCLK_SECURE),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_MMCACHE1_IPCLKPORT_PCLK_SECURE_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_MMCACHE1_IPCLKPORT_PCLK_SECURE),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_BUSMC_UID_RSTNSYNC_CLK_BUSMC_OSCCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_BUSMC_UID_RSTNSYNC_CLK_BUSMC_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_BUSMC_UID_RSTNSYNC_CLK_BUSMC_OSCCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_BUSMC_UID_RSTNSYNC_CLK_BUSMC_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_BUSMC_UID_RSTNSYNC_CLK_BUSMC_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_BUSMC_UID_RSTNSYNC_CLK_BUSMC_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHS_AXI_D_BUSMC_DP_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHS_AXI_D_BUSMC_DP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHS_AXI_D_BUSMC_DP_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHS_AXI_D_BUSMC_DP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHS_AXI_D_BUSMC_DP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHS_AXI_D_BUSMC_DP_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_AXI_P_BUSMC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_AXI_P_BUSMC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_AXI_P_BUSMC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_AXI_P_BUSMC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_AXI_P_BUSMC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_AXI_P_BUSMC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_ACEL_D0_DNC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_ACEL_D0_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_ACEL_D0_DNC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_ACEL_D0_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_ACEL_D0_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_ACEL_D0_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_ACEL_D1_DNC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_ACEL_D1_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_ACEL_D1_DNC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_ACEL_D1_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_ACEL_D1_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_ACEL_D1_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_ACEL_D2_DNC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_ACEL_D2_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_ACEL_D2_DNC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_ACEL_D2_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_ACEL_D2_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_ACEL_D2_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_ACEL_D3_DNC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_ACEL_D3_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_ACEL_D3_DNC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_ACEL_D3_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_ACEL_D3_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_ACEL_D3_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_ACEL_D4_DNC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_ACEL_D4_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_ACEL_D4_DNC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_ACEL_D4_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_ACEL_D4_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_ACEL_D4_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_ACEL_D5_DNC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_ACEL_D5_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_ACEL_D5_DNC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_ACEL_D5_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_ACEL_D5_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_ACEL_D5_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_ACEL_D6_DNC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_ACEL_D6_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_ACEL_D6_DNC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_ACEL_D6_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_ACEL_D6_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_ACEL_D6_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_SYSMMU_BUSMC_IPCLKPORT_CLK_S2_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_SYSMMU_BUSMC_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_SYSMMU_BUSMC_IPCLKPORT_CLK_S2_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_SYSMMU_BUSMC_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_SYSMMU_BUSMC_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_SYSMMU_BUSMC_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_VGEN_LITE_APM_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_VGEN_LITE_APM_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_VGEN_LITE_APM_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_VGEN_LITE_APM_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_VGEN_LITE_APM_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_VGEN_LITE_APM_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_VGEN_SFI_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_VGEN_SFI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_VGEN_SFI_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_VGEN_SFI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_VGEN_SFI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_VGEN_SFI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_SYSMMU_SFI_IPCLKPORT_CLK_S2_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_SYSMMU_SFI_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_SYSMMU_SFI_IPCLKPORT_CLK_S2_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_SYSMMU_SFI_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_SYSMMU_SFI_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_SYSMMU_SFI_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_SFMPU_BUSMC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_SFMPU_BUSMC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_SFMPU_BUSMC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_SFMPU_BUSMC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_BUSMC_UID_SFMPU_BUSMC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_SFMPU_BUSMC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_APM_BUS_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_APM_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_APM_BUS_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_APM_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_APM_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_APM_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_FSYS0_BUS_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_FSYS0_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_FSYS0_BUS_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_FSYS0_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_FSYS0_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_FSYS0_BUS),
	SFR_ACCESS(CLK_CON_GAT_CLKCMU_MIF_SWITCH_CG_VAL, 21, 1, CLK_CON_GAT_CLKCMU_MIF_SWITCH),
	SFR_ACCESS(CLK_CON_GAT_CLKCMU_MIF_SWITCH_MANUAL, 20, 1, CLK_CON_GAT_CLKCMU_MIF_SWITCH),
	SFR_ACCESS(CLK_CON_GAT_CLKCMU_MIF_SWITCH_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLKCMU_MIF_SWITCH),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_MFC_MFC_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_MFC_MFC),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_MFC_MFC_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_MFC_MFC),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_MFC_MFC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_MFC_MFC),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_G2D_G2D_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_G2D_G2D),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_G2D_G2D_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_G2D_G2D),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_G2D_G2D_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_G2D_G2D),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_FSYS1_BUS_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_FSYS1_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_FSYS1_BUS_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_FSYS1_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_FSYS1_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_FSYS1_BUS),
	SFR_ACCESS(CLK_CON_GAT_CLKCMU_FSYS1_MMC_CARD_CG_VAL, 21, 1, CLK_CON_GAT_CLKCMU_FSYS1_MMC_CARD),
	SFR_ACCESS(CLK_CON_GAT_CLKCMU_FSYS1_MMC_CARD_MANUAL, 20, 1, CLK_CON_GAT_CLKCMU_FSYS1_MMC_CARD),
	SFR_ACCESS(CLK_CON_GAT_CLKCMU_FSYS1_MMC_CARD_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLKCMU_FSYS1_MMC_CARD),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_DPUM_BUS_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_DPUM_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_DPUM_BUS_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_DPUM_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_DPUM_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_DPUM_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_G3D1_SWITCH_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_G3D1_SWITCH),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_G3D1_SWITCH_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_G3D1_SWITCH),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_G3D1_SWITCH_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_G3D1_SWITCH),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_PERIS_BUS_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_PERIS_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_PERIS_BUS_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_PERIS_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_PERIS_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_PERIS_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_DPUS0_BUS_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_DPUS0_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_DPUS0_BUS_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_DPUS0_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_DPUS0_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_DPUS0_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_PERIC0_BUS_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_PERIC0_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_PERIC0_BUS_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_PERIC0_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_PERIC0_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_PERIC0_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_PERIC1_BUS_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_PERIC1_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_PERIC1_BUS_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_PERIC1_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_PERIC1_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_PERIC1_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_BUSC_BUS_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_BUSC_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_BUSC_BUS_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_BUSC_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_BUSC_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_BUSC_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CPUCL0_SWITCH_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_CPUCL0_SWITCH),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CPUCL0_SWITCH_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_CPUCL0_SWITCH),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CPUCL0_SWITCH_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_CPUCL0_SWITCH),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CORE_BUS_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_CORE_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CORE_BUS_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_CORE_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CORE_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_CORE_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_TAA_BUS_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_TAA_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_TAA_BUS_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_TAA_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_TAA_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_TAA_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_ACC_BUS_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_ACC_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_ACC_BUS_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_ACC_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_ACC_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_ACC_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_ISPB_BUS_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_ISPB_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_ISPB_BUS_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_ISPB_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_ISPB_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_ISPB_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_AUD_CPU_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_AUD_CPU),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_AUD_CPU_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_AUD_CPU),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_AUD_CPU_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_AUD_CPU),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_G2D_MSCL_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_G2D_MSCL),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_G2D_MSCL_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_G2D_MSCL),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_G2D_MSCL_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_G2D_MSCL),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CPUCL0_DBG_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_CPUCL0_DBG),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CPUCL0_DBG_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_CPUCL0_DBG),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CPUCL0_DBG_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_CPUCL0_DBG),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_FSYS1_USBDRD_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_FSYS1_USBDRD),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_FSYS1_USBDRD_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_FSYS1_USBDRD),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_FSYS1_USBDRD_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_FSYS1_USBDRD),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_MFC_WFD_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_MFC_WFD),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_MFC_WFD_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_MFC_WFD),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_MFC_WFD_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_MFC_WFD),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_MIF_BUSP_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_MIF_BUSP),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_MIF_BUSP_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_MIF_BUSP),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_MIF_BUSP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_MIF_BUSP),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_PERIC0_IP_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_PERIC0_IP),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_PERIC0_IP_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_PERIC0_IP),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_PERIC0_IP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_PERIC0_IP),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_PERIC1_IP_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_PERIC1_IP),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_PERIC1_IP_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_PERIC1_IP),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_PERIC1_IP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_PERIC1_IP),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_NPU_BUS_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_NPU_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_NPU_BUS_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_NPU_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_NPU_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_NPU_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CPUCL0_CLUSTER_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_CPUCL0_CLUSTER),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CPUCL0_CLUSTER_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_CPUCL0_CLUSTER),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CPUCL0_CLUSTER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_CPUCL0_CLUSTER),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_FSYS0_PCIE_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_FSYS0_PCIE),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_FSYS0_PCIE_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_FSYS0_PCIE),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_FSYS0_PCIE_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_FSYS0_PCIE),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_G3D00_SWITCH_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_G3D00_SWITCH),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_G3D00_SWITCH_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_G3D00_SWITCH),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_G3D00_SWITCH_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_G3D00_SWITCH),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLK_CMU_PLLCLKOUT_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLK_CMU_PLLCLKOUT),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLK_CMU_PLLCLKOUT_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLK_CMU_PLLCLKOUT),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLK_CMU_PLLCLKOUT_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLK_CMU_PLLCLKOUT),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_DPTX_BUS_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_DPTX_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_DPTX_BUS_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_DPTX_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_DPTX_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_DPTX_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_G3D01_SWITCH_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_G3D01_SWITCH),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_G3D01_SWITCH_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_G3D01_SWITCH),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_G3D01_SWITCH_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_G3D01_SWITCH),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_DPUS1_BUS_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_DPUS1_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_DPUS1_BUS_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_DPUS1_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_DPUS1_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_DPUS1_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_DPTX_DPGTC_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_DPTX_DPGTC),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_DPTX_DPGTC_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_DPTX_DPGTC),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_DPTX_DPGTC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_DPTX_DPGTC),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_AUD_BUS_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_AUD_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_AUD_BUS_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_AUD_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_AUD_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_AUD_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CPUCL1_CLUSTER_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_CPUCL1_CLUSTER),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CPUCL1_CLUSTER_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_CPUCL1_CLUSTER),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CPUCL1_CLUSTER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_CPUCL1_CLUSTER),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CPUCL1_SWITCH_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_CPUCL1_SWITCH),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CPUCL1_SWITCH_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_CPUCL1_SWITCH),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CPUCL1_SWITCH_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_CPUCL1_SWITCH),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CMU_BOOST_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_CMU_BOOST),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CMU_BOOST_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_CMU_BOOST),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CMU_BOOST_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_CMU_BOOST),
	SFR_ACCESS(CLK_CON_GAT_CLKCMU_CMU_CPUCL0_BOOST_CG_VAL, 21, 1, CLK_CON_GAT_CLKCMU_CMU_CPUCL0_BOOST),
	SFR_ACCESS(CLK_CON_GAT_CLKCMU_CMU_CPUCL0_BOOST_MANUAL, 20, 1, CLK_CON_GAT_CLKCMU_CMU_CPUCL0_BOOST),
	SFR_ACCESS(CLK_CON_GAT_CLKCMU_CMU_CPUCL0_BOOST_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLKCMU_CMU_CPUCL0_BOOST),
	SFR_ACCESS(CLK_CON_GAT_CLKCMU_CMU_CPUCL1_BOOST_CG_VAL, 21, 1, CLK_CON_GAT_CLKCMU_CMU_CPUCL1_BOOST),
	SFR_ACCESS(CLK_CON_GAT_CLKCMU_CMU_CPUCL1_BOOST_MANUAL, 20, 1, CLK_CON_GAT_CLKCMU_CMU_CPUCL1_BOOST),
	SFR_ACCESS(CLK_CON_GAT_CLKCMU_CMU_CPUCL1_BOOST_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLKCMU_CMU_CPUCL1_BOOST),
	SFR_ACCESS(CLK_CON_GAT_CLKCMU_CMU_CORE_BOOST_CG_VAL, 21, 1, CLK_CON_GAT_CLKCMU_CMU_CORE_BOOST),
	SFR_ACCESS(CLK_CON_GAT_CLKCMU_CMU_CORE_BOOST_MANUAL, 20, 1, CLK_CON_GAT_CLKCMU_CMU_CORE_BOOST),
	SFR_ACCESS(CLK_CON_GAT_CLKCMU_CMU_CORE_BOOST_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLKCMU_CMU_CORE_BOOST),
	SFR_ACCESS(CLK_CON_GAT_CLKCMU_CMU_BUSC_BOOST_CG_VAL, 21, 1, CLK_CON_GAT_CLKCMU_CMU_BUSC_BOOST),
	SFR_ACCESS(CLK_CON_GAT_CLKCMU_CMU_BUSC_BOOST_MANUAL, 20, 1, CLK_CON_GAT_CLKCMU_CMU_BUSC_BOOST),
	SFR_ACCESS(CLK_CON_GAT_CLKCMU_CMU_BUSC_BOOST_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLKCMU_CMU_BUSC_BOOST),
	SFR_ACCESS(CLK_CON_GAT_CLKCMU_CMU_MIF_BOOST_CG_VAL, 21, 1, CLK_CON_GAT_CLKCMU_CMU_MIF_BOOST),
	SFR_ACCESS(CLK_CON_GAT_CLKCMU_CMU_MIF_BOOST_MANUAL, 20, 1, CLK_CON_GAT_CLKCMU_CMU_MIF_BOOST),
	SFR_ACCESS(CLK_CON_GAT_CLKCMU_CMU_MIF_BOOST_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLKCMU_CMU_MIF_BOOST),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_BUSMC_BUS_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_BUSMC_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_BUSMC_BUS_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_BUSMC_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_BUSMC_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_BUSMC_BUS),
	SFR_ACCESS(CLK_CON_GAT_CLKCMU_CMU_BUSMC_BOOST_CG_VAL, 21, 1, CLK_CON_GAT_CLKCMU_CMU_BUSMC_BOOST),
	SFR_ACCESS(CLK_CON_GAT_CLKCMU_CMU_BUSMC_BOOST_MANUAL, 20, 1, CLK_CON_GAT_CLKCMU_CMU_BUSMC_BOOST),
	SFR_ACCESS(CLK_CON_GAT_CLKCMU_CMU_BUSMC_BOOST_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLKCMU_CMU_BUSMC_BOOST),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_BUSC_SSS_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_BUSC_SSS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_BUSC_SSS_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_BUSC_SSS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_BUSC_SSS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_BUSC_SSS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_FSYS2_BUS_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_FSYS2_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_FSYS2_BUS_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_FSYS2_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_FSYS2_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_FSYS2_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_FSYS2_UFS_EMBD_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_FSYS2_UFS_EMBD),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_FSYS2_UFS_EMBD_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_FSYS2_UFS_EMBD),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_FSYS2_UFS_EMBD_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_FSYS2_UFS_EMBD),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_FSYS2_ETHERNET_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_FSYS2_ETHERNET),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_FSYS2_ETHERNET_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_FSYS2_ETHERNET),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_FSYS2_ETHERNET_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_FSYS2_ETHERNET),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_DNC_CPU_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_DNC_CPU),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_DNC_CPU_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_DNC_CPU),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_DNC_CPU_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_DNC_CPU),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_DNC_BUS_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_DNC_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_DNC_BUS_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_DNC_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_DNC_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_DNC_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_HPM_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_HPM),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_HPM_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_HPM),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_HPM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_HPM),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CORE_UID_CORE_CMU_CORE_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CORE_UID_CORE_CMU_CORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CORE_UID_CORE_CMU_CORE_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CORE_UID_CORE_CMU_CORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CORE_UID_CORE_CMU_CORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CORE_UID_CORE_CMU_CORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSREG_CORE_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSREG_CORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSREG_CORE_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSREG_CORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSREG_CORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSREG_CORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE2AXI_0_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE2AXI_0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE2AXI_0_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE2AXI_0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE2AXI_0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE2AXI_0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE2AXI_1_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE2AXI_1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE2AXI_1_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE2AXI_1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE2AXI_1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE2AXI_1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_DEBUG_CCI_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_DEBUG_CCI_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_DEBUG_CCI_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_DEBUG_CCI_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_DEBUG_CCI_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_DEBUG_CCI_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P0_CORE_IPCLKPORT_ACLK_CORE_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P0_CORE_IPCLKPORT_ACLK_CORE),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P0_CORE_IPCLKPORT_ACLK_CORE_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P0_CORE_IPCLKPORT_ACLK_CORE),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P0_CORE_IPCLKPORT_ACLK_CORE_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P0_CORE_IPCLKPORT_ACLK_CORE),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P0_CORE_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P0_CORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P0_CORE_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P0_CORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P0_CORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P0_CORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL1_0_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL1_0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL1_0_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL1_0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL1_0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL1_0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL1_0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL1_0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL1_0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL1_0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL1_0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL1_0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSD_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSD_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G0_DMC0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G0_DMC0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G0_DMC0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G0_DMC0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G0_DMC0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G0_DMC0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G1_DMC0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G1_DMC0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G1_DMC0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G1_DMC0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G1_DMC0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G1_DMC0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G0_DMC1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G0_DMC1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G0_DMC1_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G0_DMC1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G0_DMC1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G0_DMC1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G1_DMC1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G1_DMC1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G1_DMC1_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G1_DMC1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G1_DMC1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G1_DMC1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_ATB_T_BDU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_ATB_T_BDU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_ATB_T_BDU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_ATB_T_BDU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_ATB_T_BDU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_ATB_T_BDU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_ADM_APB_G_BDU_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_ADM_APB_G_BDU_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_ADM_APB_G_BDU_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_ADM_APB_G_BDU_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_ADM_APB_G_BDU_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_ADM_APB_G_BDU_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_BDU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_BDU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_BDU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_BDU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_BDU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_BDU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_BDU_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_BDU_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_BDU_IPCLKPORT_I_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_BDU_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_BDU_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_BDU_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P1_CORE_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P1_CORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P1_CORE_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P1_CORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P1_CORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P1_CORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_G3D00_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_G3D00_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_G3D00_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_G3D00_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_G3D00_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_G3D00_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_CPUCL0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_CPUCL0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_CPUCL1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_CPUCL1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_CPUCL1_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_CPUCL1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_CPUCL1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_CPUCL1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D0_G3D1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D0_G3D1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D0_G3D1_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D0_G3D1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D0_G3D1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D0_G3D1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D1_G3D1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D1_G3D1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D1_G3D1_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D1_G3D1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D1_G3D1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D1_G3D1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D2_G3D1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D2_G3D1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D2_G3D1_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D2_G3D1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D2_G3D1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D2_G3D1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D3_G3D1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D3_G3D1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D3_G3D1_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D3_G3D1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D3_G3D1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D3_G3D1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPCFW_G3D0_0_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPCFW_G3D0_0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPCFW_G3D0_0_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPCFW_G3D0_0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPCFW_G3D0_0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPCFW_G3D0_0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPCFW_G3D0_0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPCFW_G3D0_0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPCFW_G3D0_0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPCFW_G3D0_0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPCFW_G3D0_0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPCFW_G3D0_0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P0_CORE_IPCLKPORT_PCLK_CORE_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P0_CORE_IPCLKPORT_PCLK_CORE),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P0_CORE_IPCLKPORT_PCLK_CORE_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P0_CORE_IPCLKPORT_PCLK_CORE),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P0_CORE_IPCLKPORT_PCLK_CORE_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P0_CORE_IPCLKPORT_PCLK_CORE),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P1_CORE_IPCLKPORT_PCLK_CORE_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P1_CORE_IPCLKPORT_PCLK_CORE),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P1_CORE_IPCLKPORT_PCLK_CORE_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P1_CORE_IPCLKPORT_PCLK_CORE),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P1_CORE_IPCLKPORT_PCLK_CORE_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P1_CORE_IPCLKPORT_PCLK_CORE),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_APM_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_APM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_APM_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_APM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_APM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_APM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL1_1_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL1_1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL1_1_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL1_1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL1_1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL1_1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL1_1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL1_1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL1_1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL1_1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL1_1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL1_1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_D_TZPC_CORE_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_D_TZPC_CORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_D_TZPC_CORE_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_D_TZPC_CORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_D_TZPC_CORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_D_TZPC_CORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL1_0_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL1_0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL1_0_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL1_0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL1_0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL1_0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL1_0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL1_0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL1_0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL1_0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL1_0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL1_0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL1_1_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL1_1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL1_1_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL1_1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL1_1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL1_1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL1_1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL1_1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL1_1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL1_1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL1_1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL1_1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D1_0_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D1_0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D1_0_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D1_0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D1_0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D1_0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D1_0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D1_0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D1_0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D1_0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D1_0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D1_0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D1_1_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D1_1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D1_1_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D1_1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D1_1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D1_1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D1_1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D1_1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D1_1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D1_1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D1_1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D1_1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D1_2_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D1_2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D1_2_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D1_2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D1_2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D1_2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D1_2_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D1_2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D1_2_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D1_2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D1_2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D1_2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D1_3_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D1_3_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D1_3_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D1_3_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D1_3_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D1_3_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D1_3_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D1_3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D1_3_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D1_3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D1_3_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D1_3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS0_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS0_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS1_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS1_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G_BUSC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G_BUSC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G_BUSC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G_BUSC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G_BUSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G_BUSC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D0_MIF_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D0_MIF_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D0_MIF_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D0_MIF_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D0_MIF_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D0_MIF_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D1_MIF_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D1_MIF_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D1_MIF_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D1_MIF_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D1_MIF_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D1_MIF_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D2_MIF_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D2_MIF_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D2_MIF_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D2_MIF_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D2_MIF_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D2_MIF_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D3_MIF_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D3_MIF_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D3_MIF_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D3_MIF_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D3_MIF_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D3_MIF_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_G_CSSYS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_G_CSSYS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_G_CSSYS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_G_CSSYS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_G_CSSYS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_G_CSSYS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_AXI_ASB_CSSYS_IPCLKPORT_ACLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_AXI_ASB_CSSYS_IPCLKPORT_ACLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_AXI_ASB_CSSYS_IPCLKPORT_ACLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_AXI_ASB_CSSYS_IPCLKPORT_ACLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_AXI_ASB_CSSYS_IPCLKPORT_ACLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_AXI_ASB_CSSYS_IPCLKPORT_ACLKM),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CORE_UID_CCI_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CORE_UID_CCI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CORE_UID_CCI_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CORE_UID_CCI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CORE_UID_CCI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CORE_UID_CCI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CORE_UID_CCI_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CORE_UID_CCI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CORE_UID_CCI_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CORE_UID_CCI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CORE_UID_CCI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CORE_UID_CCI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D0_CLUSTER1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D0_CLUSTER1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D0_CLUSTER1_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D0_CLUSTER1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D0_CLUSTER1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D0_CLUSTER1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D_G3D00_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D_G3D00_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D_G3D00_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D_G3D00_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D_G3D00_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D_G3D00_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D1_CLUSTER1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D1_CLUSTER1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D1_CLUSTER1_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D1_CLUSTER1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D1_CLUSTER1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D1_CLUSTER1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D_G3D01_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D_G3D01_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D_G3D01_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D_G3D01_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D_G3D01_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D_G3D01_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G0_DMC2_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G0_DMC2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G0_DMC2_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G0_DMC2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G0_DMC2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G0_DMC2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G1_DMC2_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G1_DMC2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G1_DMC2_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G1_DMC2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G1_DMC2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G1_DMC2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G0_DMC3_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G0_DMC3_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G0_DMC3_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G0_DMC3_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G0_DMC3_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G0_DMC3_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G1_DMC3_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G1_DMC3_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G1_DMC3_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G1_DMC3_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G1_DMC3_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G1_DMC3_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_G3D1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_G3D1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_G3D1_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_G3D1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_G3D1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_G3D1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D4_MIF_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D4_MIF_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D4_MIF_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D4_MIF_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D4_MIF_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D4_MIF_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D5_MIF_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D5_MIF_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D5_MIF_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D5_MIF_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D5_MIF_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D5_MIF_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D6_MIF_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D6_MIF_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D6_MIF_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D6_MIF_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D6_MIF_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D6_MIF_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D7_MIF_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D7_MIF_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D7_MIF_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D7_MIF_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D7_MIF_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D7_MIF_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPCFW_G3D1_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPCFW_G3D1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPCFW_G3D1_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPCFW_G3D1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPCFW_G3D1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPCFW_G3D1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPCFW_G3D1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPCFW_G3D1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPCFW_G3D1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPCFW_G3D1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPCFW_G3D1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPCFW_G3D1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D0_0_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D0_0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D0_0_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D0_0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D0_0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D0_0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D0_0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D0_0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D0_0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D0_0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D0_0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D0_0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D0_1_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D0_1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D0_1_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D0_1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D0_1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D0_1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D0_1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D0_1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D0_1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D0_1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D0_1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D0_1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS2_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS2_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS3_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS3_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS3_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS3_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS3_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS3_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS3_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS3_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS3_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPCFW_G3D0_1_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPCFW_G3D0_1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPCFW_G3D0_1_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPCFW_G3D0_1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPCFW_G3D0_1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPCFW_G3D0_1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPCFW_G3D0_1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPCFW_G3D0_1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPCFW_G3D0_1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPCFW_G3D0_1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPCFW_G3D0_1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPCFW_G3D0_1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_G3D01_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_G3D01_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_G3D01_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_G3D01_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_G3D01_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_G3D01_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G_BUSMC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G_BUSMC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G_BUSMC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G_BUSMC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G_BUSMC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G_BUSMC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL0_0_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL0_0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL0_0_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL0_0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL0_0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL0_0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL0_0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL0_0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL0_0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL0_0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL0_0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL0_0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL0_1_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL0_1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL0_1_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL0_1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL0_1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL0_1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL0_1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL0_1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL0_1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL0_1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL0_1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL0_1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_0_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_0_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_1_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_1_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D0_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D0_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D0_CLUSTER0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D0_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D0_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D0_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D1_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D1_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D1_CLUSTER0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D1_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D1_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D1_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS2_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS2_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D1_0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D1_0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D1_0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D1_0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D1_0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D1_0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D1_1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D1_1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D1_1_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D1_1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D1_1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D1_1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D1_2_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D1_2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D1_2_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D1_2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D1_2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D1_2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D1_3_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D1_3_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D1_3_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D1_3_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D1_3_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D1_3_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D1_0_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D1_0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D1_0_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D1_0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D1_0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D1_0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D1_1_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D1_1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D1_1_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D1_1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D1_1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D1_1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D1_2_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D1_2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D1_2_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D1_2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D1_2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D1_2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D1_3_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D1_3_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D1_3_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D1_3_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D1_3_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D1_3_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D1_0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D1_0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D1_0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D1_0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D1_0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D1_0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D1_1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D1_1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D1_1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D1_1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D1_1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D1_1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D1_2_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D1_2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D1_2_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D1_2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D1_2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D1_2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D1_3_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D1_3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D1_3_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D1_3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D1_3_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D1_3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSMMU_G3D0_0_IPCLKPORT_CLK_S2_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSMMU_G3D0_0_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSMMU_G3D0_0_IPCLKPORT_CLK_S2_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSMMU_G3D0_0_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSMMU_G3D0_0_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSMMU_G3D0_0_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSMMU_G3D0_1_IPCLKPORT_CLK_S2_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSMMU_G3D0_1_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSMMU_G3D0_1_IPCLKPORT_CLK_S2_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSMMU_G3D0_1_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSMMU_G3D0_1_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSMMU_G3D0_1_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSMMU_G3D1_0_IPCLKPORT_CLK_S2_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSMMU_G3D1_0_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSMMU_G3D1_0_IPCLKPORT_CLK_S2_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSMMU_G3D1_0_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSMMU_G3D1_0_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSMMU_G3D1_0_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSMMU_G3D1_1_IPCLKPORT_CLK_S2_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSMMU_G3D1_1_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSMMU_G3D1_1_IPCLKPORT_CLK_S2_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSMMU_G3D1_1_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSMMU_G3D1_1_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSMMU_G3D1_1_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSMMU_G3D1_2_IPCLKPORT_CLK_S2_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSMMU_G3D1_2_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSMMU_G3D1_2_IPCLKPORT_CLK_S2_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSMMU_G3D1_2_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSMMU_G3D1_2_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSMMU_G3D1_2_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSMMU_G3D1_3_IPCLKPORT_CLK_S2_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSMMU_G3D1_3_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSMMU_G3D1_3_IPCLKPORT_CLK_S2_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSMMU_G3D1_3_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSMMU_G3D1_3_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSMMU_G3D1_3_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_XIU_D_CORE_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_XIU_D_CORE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_XIU_D_CORE_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_XIU_D_CORE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_XIU_D_CORE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_XIU_D_CORE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_APB_ASYNC_SYSMMU_G3D0_0_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_APB_ASYNC_SYSMMU_G3D0_0_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_APB_ASYNC_SYSMMU_G3D0_0_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_APB_ASYNC_SYSMMU_G3D0_0_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_APB_ASYNC_SYSMMU_G3D0_0_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_APB_ASYNC_SYSMMU_G3D0_0_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_APB_ASYNC_SYSMMU_G3D0_1_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_APB_ASYNC_SYSMMU_G3D0_1_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_APB_ASYNC_SYSMMU_G3D0_1_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_APB_ASYNC_SYSMMU_G3D0_1_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_APB_ASYNC_SYSMMU_G3D0_1_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_APB_ASYNC_SYSMMU_G3D0_1_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_APB_ASYNC_SYSMMU_G3D1_0_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_APB_ASYNC_SYSMMU_G3D1_0_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_APB_ASYNC_SYSMMU_G3D1_0_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_APB_ASYNC_SYSMMU_G3D1_0_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_APB_ASYNC_SYSMMU_G3D1_0_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_APB_ASYNC_SYSMMU_G3D1_0_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_APB_ASYNC_SYSMMU_G3D1_1_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_APB_ASYNC_SYSMMU_G3D1_1_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_APB_ASYNC_SYSMMU_G3D1_1_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_APB_ASYNC_SYSMMU_G3D1_1_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_APB_ASYNC_SYSMMU_G3D1_1_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_APB_ASYNC_SYSMMU_G3D1_1_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_APB_ASYNC_SYSMMU_G3D1_2_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_APB_ASYNC_SYSMMU_G3D1_2_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_APB_ASYNC_SYSMMU_G3D1_2_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_APB_ASYNC_SYSMMU_G3D1_2_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_APB_ASYNC_SYSMMU_G3D1_2_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_APB_ASYNC_SYSMMU_G3D1_2_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_APB_ASYNC_SYSMMU_G3D1_3_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_APB_ASYNC_SYSMMU_G3D1_3_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_APB_ASYNC_SYSMMU_G3D1_3_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_APB_ASYNC_SYSMMU_G3D1_3_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_APB_ASYNC_SYSMMU_G3D1_3_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_APB_ASYNC_SYSMMU_G3D1_3_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D0_0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D0_0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D0_0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D0_0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D0_0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D0_0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D0_1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D0_1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D0_1_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D0_1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D0_1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D0_1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D1_1_0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D1_1_0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D1_1_0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D1_1_0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D1_1_0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D1_1_0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D1_1_1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D1_1_1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D1_1_1_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D1_1_1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D1_1_1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D1_1_1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D1_1_2_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D1_1_2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D1_1_2_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D1_1_2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D1_1_2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D1_1_2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D1_1_3_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D1_1_3_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D1_1_3_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D1_1_3_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D1_1_3_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D1_1_3_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_G3D0_0_QOS_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_G3D0_0_QOS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_G3D0_0_QOS_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_G3D0_0_QOS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_G3D0_0_QOS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_G3D0_0_QOS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LITTLE_QOS_0_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LITTLE_QOS_0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LITTLE_QOS_0_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LITTLE_QOS_0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LITTLE_QOS_0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LITTLE_QOS_0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LITTLE_QOS_1_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LITTLE_QOS_1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LITTLE_QOS_1_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LITTLE_QOS_1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LITTLE_QOS_1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LITTLE_QOS_1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_BIG_QOS_0_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_BIG_QOS_0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_BIG_QOS_0_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_BIG_QOS_0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_BIG_QOS_0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_BIG_QOS_0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_BIG_QOS_1_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_BIG_QOS_1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_BIG_QOS_1_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_BIG_QOS_1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_BIG_QOS_1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_BIG_QOS_1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_G3D0_1_QOS_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_G3D0_1_QOS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_G3D0_1_QOS_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_G3D0_1_QOS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_G3D0_1_QOS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_G3D0_1_QOS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_G3D1_0_QOS_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_G3D1_0_QOS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_G3D1_0_QOS_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_G3D1_0_QOS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_G3D1_0_QOS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_G3D1_0_QOS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_G3D1_1_QOS_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_G3D1_1_QOS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_G3D1_1_QOS_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_G3D1_1_QOS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_G3D1_1_QOS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_G3D1_1_QOS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_G3D1_2_QOS_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_G3D1_2_QOS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_G3D1_2_QOS_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_G3D1_2_QOS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_G3D1_2_QOS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_G3D1_2_QOS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_G3D1_3_QOS_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_G3D1_3_QOS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_G3D1_3_QOS_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_G3D1_3_QOS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_G3D1_3_QOS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_G3D1_3_QOS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLK_CPUCL0_CLUSTER_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLK_CPUCL0_CLUSTER),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLK_CPUCL0_CLUSTER_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLK_CPUCL0_CLUSTER),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLK_CPUCL0_CLUSTER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLK_CPUCL0_CLUSTER),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_BUSP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_BUSP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_PCLKDBG_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_PCLKDBG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_PCLKDBG_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_PCLKDBG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_PCLKDBG_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_PCLKDBG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T_BDU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T_BDU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T_BDU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T_BDU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T_BDU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T_BDU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T0_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T0_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T0_CLUSTER0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T0_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T0_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T0_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T0_CLUSTER1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T0_CLUSTER1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T0_CLUSTER1_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T0_CLUSTER1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T0_CLUSTER1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T0_CLUSTER1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T1_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T1_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T1_CLUSTER0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T1_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T1_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T1_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T1_CLUSTER1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T1_CLUSTER1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T1_CLUSTER1_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T1_CLUSTER1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T1_CLUSTER1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T1_CLUSTER1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T2_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T2_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T2_CLUSTER0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T2_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T2_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T2_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T3_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T3_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T3_CLUSTER0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T3_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T3_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T3_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SECJTAG_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SECJTAG_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SECJTAG_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SECJTAG_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SECJTAG_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SECJTAG_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_P_CPUCL0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_P_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_P_CPUCL0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_P_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_P_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_P_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ACE_D0_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ACE_D0_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ACE_D0_CLUSTER0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ACE_D0_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ACE_D0_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ACE_D0_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T0_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T0_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T0_CLUSTER0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T0_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T0_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T0_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T1_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T1_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T1_CLUSTER0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T1_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T1_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T1_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T2_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T2_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T2_CLUSTER0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T2_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T2_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T2_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T3_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T3_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T3_CLUSTER0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T3_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T3_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T3_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ACLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ACLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ACLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ACLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ACLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ACLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ATCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ATCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ATCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ATCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ATCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ATCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_CMU_CPUCL0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_CMU_CPUCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_CMU_CPUCL0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_CMU_CPUCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_CMU_CPUCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_CMU_CPUCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_PERIPHCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_PERIPHCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_PERIPHCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_PERIPHCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_PERIPHCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_PERIPHCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_ATCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_ATCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_ATCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_ATCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_ATCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_ATCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_SCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_SCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_SCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_SCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_SCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_SCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_D_TZPC_CPUCL0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_D_TZPC_CPUCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_D_TZPC_CPUCL0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_D_TZPC_CPUCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_D_TZPC_CPUCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_D_TZPC_CPUCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_CSSYS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_CSSYS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_CSSYS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_CSSYS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_CSSYS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_CSSYS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_CSSYS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_CSSYS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_CSSYS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_CSSYS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_CSSYS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_CSSYS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_P_CPUCL0_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_P_CPUCL0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_P_CPUCL0_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_P_CPUCL0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_P_CPUCL0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_P_CPUCL0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_DP_CSSYS_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_DP_CSSYS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_DP_CSSYS_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_DP_CSSYS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_DP_CSSYS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_DP_CSSYS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_TREX_CPUCL0_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_TREX_CPUCL0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_TREX_CPUCL0_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_TREX_CPUCL0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_TREX_CPUCL0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_TREX_CPUCL0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_AXI_US_32TO64_G_DBGCORE_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_AXI_US_32TO64_G_DBGCORE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_AXI_US_32TO64_G_DBGCORE_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_AXI_US_32TO64_G_DBGCORE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_AXI_US_32TO64_G_DBGCORE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_AXI_US_32TO64_G_DBGCORE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_CSSYS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_CSSYS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_CSSYS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_CSSYS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_CSSYS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_CSSYS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_BUS_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_BUS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_BUS_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_BUS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_BUS_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_BUS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_TREX_CPUCL0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_TREX_CPUCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_TREX_CPUCL0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_TREX_CPUCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_TREX_CPUCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_TREX_CPUCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_APB_ASYNC_P_CSSYS_0_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_APB_ASYNC_P_CSSYS_0_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_APB_ASYNC_P_CSSYS_0_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_APB_ASYNC_P_CSSYS_0_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_APB_ASYNC_P_CSSYS_0_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_APB_ASYNC_P_CSSYS_0_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_ETR_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_ETR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_ETR_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_ETR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_ETR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_ETR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_ETR_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_ETR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_ETR_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_ETR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_ETR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_ETR_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_BPS_CPUCL0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_BPS_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_BPS_CPUCL0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_BPS_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_BPS_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_BPS_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_ATCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_ATCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_ATCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_ATCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_ATCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_ATCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ACE_D1_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ACE_D1_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ACE_D1_CLUSTER0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ACE_D1_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ACE_D1_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ACE_D1_CLUSTER0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T2_CLUSTER1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T2_CLUSTER1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T2_CLUSTER1_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T2_CLUSTER1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T2_CLUSTER1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T2_CLUSTER1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T3_CLUSTER1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T3_CLUSTER1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T3_CLUSTER1_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T3_CLUSTER1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T3_CLUSTER1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T3_CLUSTER1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLK_CPUCL0_CORE_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLK_CPUCL0_CORE),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLK_CPUCL0_CORE_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLK_CPUCL0_CORE),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLK_CPUCL0_CORE_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLK_CPUCL0_CORE),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_DT0_SFI_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_DT0_SFI_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_DT0_SFI_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_DT0_SFI_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_DT0_SFI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_DT0_SFI_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_DT1_SFI_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_DT1_SFI_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_DT1_SFI_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_DT1_SFI_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_DT1_SFI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_DT1_SFI_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_IT0_SFI_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_IT0_SFI_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_IT0_SFI_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_IT0_SFI_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_IT0_SFI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_IT0_SFI_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_IT1_SFI_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_IT1_SFI_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_IT1_SFI_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_IT1_SFI_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_IT1_SFI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_IT1_SFI_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_ADM_APB_G_CLUSTER0_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_ADM_APB_G_CLUSTER0_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_ADM_APB_G_CLUSTER0_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_ADM_APB_G_CLUSTER0_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_ADM_APB_G_CLUSTER0_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_ADM_APB_G_CLUSTER0_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_PCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_PCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_PCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_PCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_PCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_PCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_DP_DBGCORE_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_DP_DBGCORE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_DP_DBGCORE_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_DP_DBGCORE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_DP_DBGCORE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_DP_DBGCORE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_STM_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_STM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_STM_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_STM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_STM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_STM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_STM_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_STM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_STM_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_STM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_STM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_STM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_DBGCORE_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_DBGCORE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_DBGCORE_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_DBGCORE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_DBGCORE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_DBGCORE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_DBGCORE_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_DBGCORE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_DBGCORE_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_DBGCORE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_DBGCORE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_DBGCORE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_DBGCORE_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_DBGCORE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_DBGCORE_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_DBGCORE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_DBGCORE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_DBGCORE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_CSSYS_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_CSSYS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_CSSYS_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_CSSYS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_CSSYS_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_CSSYS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_CSSYS_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_CSSYS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_CSSYS_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_CSSYS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_CSSYS_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_CSSYS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_HPM_APBIF_CPUCL0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_HPM_APBIF_CPUCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_HPM_APBIF_CPUCL0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_HPM_APBIF_CPUCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_HPM_APBIF_CPUCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_HPM_APBIF_CPUCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_HPM_CPUCL0_IPCLKPORT_HPM_TARGETCLK_C_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_HPM_CPUCL0_IPCLKPORT_HPM_TARGETCLK_C),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_HPM_CPUCL0_IPCLKPORT_HPM_TARGETCLK_C_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_HPM_CPUCL0_IPCLKPORT_HPM_TARGETCLK_C),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_HPM_CPUCL0_IPCLKPORT_HPM_TARGETCLK_C_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_HPM_CPUCL0_IPCLKPORT_HPM_TARGETCLK_C),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLK_CPUCL1_CORE_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLK_CPUCL1_CORE),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLK_CPUCL1_CORE_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLK_CPUCL1_CORE),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLK_CPUCL1_CORE_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLK_CPUCL1_CORE),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_CMU_CPUCL1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_CMU_CPUCL1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_CMU_CPUCL1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_CMU_CPUCL1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_CMU_CPUCL1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_CMU_CPUCL1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_SYSREG_CPUCL1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_SYSREG_CPUCL1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_SYSREG_CPUCL1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_SYSREG_CPUCL1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_SYSREG_CPUCL1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_SYSREG_CPUCL1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LHS_ATB_T3_CLUSTER1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LHS_ATB_T3_CLUSTER1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LHS_ATB_T3_CLUSTER1_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LHS_ATB_T3_CLUSTER1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LHS_ATB_T3_CLUSTER1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LHS_ATB_T3_CLUSTER1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LHS_ATB_T2_CLUSTER1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LHS_ATB_T2_CLUSTER1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LHS_ATB_T2_CLUSTER1_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LHS_ATB_T2_CLUSTER1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LHS_ATB_T2_CLUSTER1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LHS_ATB_T2_CLUSTER1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LHS_ATB_T1_CLUSTER1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LHS_ATB_T1_CLUSTER1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LHS_ATB_T1_CLUSTER1_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LHS_ATB_T1_CLUSTER1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LHS_ATB_T1_CLUSTER1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LHS_ATB_T1_CLUSTER1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LHS_ATB_T0_CLUSTER1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LHS_ATB_T0_CLUSTER1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LHS_ATB_T0_CLUSTER1_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LHS_ATB_T0_CLUSTER1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LHS_ATB_T0_CLUSTER1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LHS_ATB_T0_CLUSTER1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LHS_ACE_D0_CLUSTER1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LHS_ACE_D0_CLUSTER1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LHS_ACE_D0_CLUSTER1_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LHS_ACE_D0_CLUSTER1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LHS_ACE_D0_CLUSTER1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LHS_ACE_D0_CLUSTER1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LHM_AXI_P_CPUCL1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LHM_AXI_P_CPUCL1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LHM_AXI_P_CPUCL1_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LHM_AXI_P_CPUCL1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LHM_AXI_P_CPUCL1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LHM_AXI_P_CPUCL1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_D_TZPC_CPUCL1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_D_TZPC_CPUCL1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_D_TZPC_CPUCL1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_D_TZPC_CPUCL1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_D_TZPC_CPUCL1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_D_TZPC_CPUCL1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL1_UID_RSTNSYNC_CLK_CPUCL1_OSCCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL1_UID_RSTNSYNC_CLK_CPUCL1_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL1_UID_RSTNSYNC_CLK_CPUCL1_OSCCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL1_UID_RSTNSYNC_CLK_CPUCL1_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL1_UID_RSTNSYNC_CLK_CPUCL1_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL1_UID_RSTNSYNC_CLK_CPUCL1_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CPUCL1_BUSP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CPUCL1_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CPUCL1_BUSP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CPUCL1_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CPUCL1_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CPUCL1_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CLUSTER1_ACLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CLUSTER1_ACLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CLUSTER1_ACLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CLUSTER1_ACLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CLUSTER1_ACLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CLUSTER1_ACLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CLUSTER1_ATCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CLUSTER1_ATCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CLUSTER1_ATCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CLUSTER1_ATCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CLUSTER1_ATCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CLUSTER1_ATCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLUSTER1_IPCLKPORT_ATCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLUSTER1_IPCLKPORT_ATCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLUSTER1_IPCLKPORT_ATCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLUSTER1_IPCLKPORT_ATCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLUSTER1_IPCLKPORT_ATCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLUSTER1_IPCLKPORT_ATCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLUSTER1_IPCLKPORT_PERIPHCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLUSTER1_IPCLKPORT_PERIPHCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLUSTER1_IPCLKPORT_PERIPHCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLUSTER1_IPCLKPORT_PERIPHCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLUSTER1_IPCLKPORT_PERIPHCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLUSTER1_IPCLKPORT_PERIPHCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LHS_ACE_D1_CLUSTER1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LHS_ACE_D1_CLUSTER1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LHS_ACE_D1_CLUSTER1_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LHS_ACE_D1_CLUSTER1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LHS_ACE_D1_CLUSTER1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LHS_ACE_D1_CLUSTER1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLK_CPUCL1_CLUSTER_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLK_CPUCL1_CLUSTER),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLK_CPUCL1_CLUSTER_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLK_CPUCL1_CLUSTER),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLK_CPUCL1_CLUSTER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLK_CPUCL1_CLUSTER),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLUSTER1_IPCLKPORT_SCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLUSTER1_IPCLKPORT_SCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLUSTER1_IPCLKPORT_SCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLUSTER1_IPCLKPORT_SCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLUSTER1_IPCLKPORT_SCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLUSTER1_IPCLKPORT_SCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLUSTER1_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLUSTER1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLUSTER1_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLUSTER1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLUSTER1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLUSTER1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_ADM_APB_G_CLUSTER1_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_ADM_APB_G_CLUSTER1_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_ADM_APB_G_CLUSTER1_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_ADM_APB_G_CLUSTER1_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_ADM_APB_G_CLUSTER1_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_ADM_APB_G_CLUSTER1_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLUSTER1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLUSTER1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLUSTER1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLUSTER1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLUSTER1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLUSTER1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CLUSTER1_PCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CLUSTER1_PCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CLUSTER1_PCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CLUSTER1_PCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CLUSTER1_PCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CLUSTER1_PCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL1_UID_HPM_CPUCL1_IPCLKPORT_HPM_TARGETCLK_C_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL1_UID_HPM_CPUCL1_IPCLKPORT_HPM_TARGETCLK_C),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL1_UID_HPM_CPUCL1_IPCLKPORT_HPM_TARGETCLK_C_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL1_UID_HPM_CPUCL1_IPCLKPORT_HPM_TARGETCLK_C),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL1_UID_HPM_CPUCL1_IPCLKPORT_HPM_TARGETCLK_C_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL1_UID_HPM_CPUCL1_IPCLKPORT_HPM_TARGETCLK_C),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_HPM_APBIF_CPUCL1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_HPM_APBIF_CPUCL1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_HPM_APBIF_CPUCL1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_HPM_APBIF_CPUCL1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_HPM_APBIF_CPUCL1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_HPM_APBIF_CPUCL1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_NPU00_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_NPU00_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_NPU00_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_NPU00_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_NPU00_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_NPU00_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_BUSD_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_BUSD_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_BUSP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_BUSP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DNC_UID_DNC_CMU_DNC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_DNC_UID_DNC_CMU_DNC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DNC_UID_DNC_CMU_DNC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_DNC_UID_DNC_CMU_DNC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DNC_UID_DNC_CMU_DNC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_DNC_UID_DNC_CMU_DNC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_D_TZPC_DNC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_D_TZPC_DNC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_D_TZPC_DNC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_D_TZPC_DNC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_D_TZPC_DNC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_D_TZPC_DNC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AST_D_NPU0_UNIT1_DONE_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AST_D_NPU0_UNIT1_DONE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AST_D_NPU0_UNIT1_DONE_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AST_D_NPU0_UNIT1_DONE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AST_D_NPU0_UNIT1_DONE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AST_D_NPU0_UNIT1_DONE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AST_D_NPU1_UNIT0_DONE_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AST_D_NPU1_UNIT0_DONE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AST_D_NPU1_UNIT0_DONE_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AST_D_NPU1_UNIT0_DONE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AST_D_NPU1_UNIT0_DONE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AST_D_NPU1_UNIT0_DONE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AST_D_NPU1_UNIT1_DONE_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AST_D_NPU1_UNIT1_DONE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AST_D_NPU1_UNIT1_DONE_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AST_D_NPU1_UNIT1_DONE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AST_D_NPU1_UNIT1_DONE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AST_D_NPU1_UNIT1_DONE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AST_D_NPU0_UNIT0_DONE_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AST_D_NPU0_UNIT0_DONE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AST_D_NPU0_UNIT0_DONE_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AST_D_NPU0_UNIT0_DONE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AST_D_NPU0_UNIT0_DONE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AST_D_NPU0_UNIT0_DONE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AST_D_NPU0_UNIT1_SETREG_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AST_D_NPU0_UNIT1_SETREG_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AST_D_NPU0_UNIT1_SETREG_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AST_D_NPU0_UNIT1_SETREG_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AST_D_NPU0_UNIT1_SETREG_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AST_D_NPU0_UNIT1_SETREG_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AST_D_NPU1_UNIT0_SETREG_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AST_D_NPU1_UNIT0_SETREG_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AST_D_NPU1_UNIT0_SETREG_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AST_D_NPU1_UNIT0_SETREG_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AST_D_NPU1_UNIT0_SETREG_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AST_D_NPU1_UNIT0_SETREG_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AST_D_NPU1_UNIT1_SETREG_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AST_D_NPU1_UNIT1_SETREG_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AST_D_NPU1_UNIT1_SETREG_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AST_D_NPU1_UNIT1_SETREG_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AST_D_NPU1_UNIT1_SETREG_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AST_D_NPU1_UNIT1_SETREG_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_NPU01_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_NPU01_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_NPU01_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_NPU01_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_NPU01_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_NPU01_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_NPU10_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_NPU10_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_NPU10_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_NPU10_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_NPU10_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_NPU10_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_NPU11_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_NPU11_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_NPU11_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_NPU11_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_NPU11_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_NPU11_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AST_D_NPU0_UNIT0_SETREG_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AST_D_NPU0_UNIT0_SETREG_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AST_D_NPU0_UNIT0_SETREG_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AST_D_NPU0_UNIT0_SETREG_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AST_D_NPU0_UNIT0_SETREG_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AST_D_NPU0_UNIT0_SETREG_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_IP_NPUC_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_IP_NPUC_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_IP_NPUC_IPCLKPORT_I_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_IP_NPUC_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_IP_NPUC_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_IP_NPUC_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSREG_DNC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSREG_DNC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSREG_DNC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSREG_DNC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSREG_DNC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSREG_DNC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_OSCCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_OSCCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_VGEN_LITE_DNC_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_VGEN_LITE_DNC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_VGEN_LITE_DNC_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_VGEN_LITE_DNC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_VGEN_LITE_DNC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_VGEN_LITE_DNC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_TREX_D_DNC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_TREX_D_DNC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_TREX_D_DNC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_TREX_D_DNC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_TREX_D_DNC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_TREX_D_DNC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_DSPC_NPUC0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_DSPC_NPUC0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_DSPC_NPUC0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_DSPC_NPUC0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_DSPC_NPUC0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_DSPC_NPUC0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_NPUC_DSPC0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_NPUC_DSPC0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_NPUC_DSPC0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_NPUC_DSPC0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_NPUC_DSPC0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_NPUC_DSPC0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_IP_DSPC_IPCLKPORT_I_CLK_HIGH_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_IP_DSPC_IPCLKPORT_I_CLK_HIGH),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_IP_DSPC_IPCLKPORT_I_CLK_HIGH_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_IP_DSPC_IPCLKPORT_I_CLK_HIGH),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_IP_DSPC_IPCLKPORT_I_CLK_HIGH_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_IP_DSPC_IPCLKPORT_I_CLK_HIGH),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_CPU_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_CPU_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_CPU_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_CPU_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_CPU_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_CPU_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_D0_SDMA0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_D0_SDMA0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_D0_SDMA0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_D0_SDMA0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_D0_SDMA0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_D0_SDMA0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_D0_SDMA1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_D0_SDMA1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_D0_SDMA1_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_D0_SDMA1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_D0_SDMA1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_D0_SDMA1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_D0_SDMA2_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_D0_SDMA2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_D0_SDMA2_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_D0_SDMA2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_D0_SDMA2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_D0_SDMA2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_D1_SDMA0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_D1_SDMA0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_D1_SDMA0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_D1_SDMA0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_D1_SDMA0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_D1_SDMA0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_D1_SDMA1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_D1_SDMA1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_D1_SDMA1_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_D1_SDMA1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_D1_SDMA1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_D1_SDMA1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_D1_SDMA2_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_D1_SDMA2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_D1_SDMA2_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_D1_SDMA2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_D1_SDMA2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_D1_SDMA2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_D_SRAMDMA_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_D_SRAMDMA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_D_SRAMDMA_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_D_SRAMDMA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_D_SRAMDMA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_D_SRAMDMA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D2_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D2_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D3_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D3_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D3_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D4_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D4_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D4_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D4_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D4_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D4_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D5_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D5_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D5_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D5_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D5_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D5_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_DC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_DC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_DC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_DC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_DC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_DC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_TREX_D_DNC_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_TREX_D_DNC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_TREX_D_DNC_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_TREX_D_DNC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_TREX_D_DNC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_TREX_D_DNC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D0_DNCDMA_IPCLKPORT_CLK_S1_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D0_DNCDMA_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D0_DNCDMA_IPCLKPORT_CLK_S1_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D0_DNCDMA_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D0_DNCDMA_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D0_DNCDMA_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D0_DNCDMA_IPCLKPORT_CLK_S2_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D0_DNCDMA_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D0_DNCDMA_IPCLKPORT_CLK_S2_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D0_DNCDMA_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D0_DNCDMA_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D0_DNCDMA_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D0_DNCFLC_IPCLKPORT_CLK_S1_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D0_DNCFLC_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D0_DNCFLC_IPCLKPORT_CLK_S1_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D0_DNCFLC_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D0_DNCFLC_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D0_DNCFLC_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D0_DNCFLC_IPCLKPORT_CLK_S2_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D0_DNCFLC_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D0_DNCFLC_IPCLKPORT_CLK_S2_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D0_DNCFLC_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D0_DNCFLC_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D0_DNCFLC_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D1_DNCDMA_IPCLKPORT_CLK_S1_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D1_DNCDMA_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D1_DNCDMA_IPCLKPORT_CLK_S1_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D1_DNCDMA_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D1_DNCDMA_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D1_DNCDMA_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D1_DNCDMA_IPCLKPORT_CLK_S2_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D1_DNCDMA_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D1_DNCDMA_IPCLKPORT_CLK_S2_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D1_DNCDMA_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D1_DNCDMA_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D1_DNCDMA_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D1_DNCFLC_IPCLKPORT_CLK_S1_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D1_DNCFLC_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D1_DNCFLC_IPCLKPORT_CLK_S1_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D1_DNCFLC_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D1_DNCFLC_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D1_DNCFLC_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D1_DNCFLC_IPCLKPORT_CLK_S2_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D1_DNCFLC_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D1_DNCFLC_IPCLKPORT_CLK_S2_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D1_DNCFLC_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D1_DNCFLC_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D1_DNCFLC_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D2_DNCDMA_IPCLKPORT_CLK_S1_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D2_DNCDMA_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D2_DNCDMA_IPCLKPORT_CLK_S1_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D2_DNCDMA_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D2_DNCDMA_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D2_DNCDMA_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D2_DNCDMA_IPCLKPORT_CLK_S2_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D2_DNCDMA_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D2_DNCDMA_IPCLKPORT_CLK_S2_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D2_DNCDMA_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D2_DNCDMA_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D2_DNCDMA_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D2_DNCFLC_IPCLKPORT_CLK_S1_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D2_DNCFLC_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D2_DNCFLC_IPCLKPORT_CLK_S1_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D2_DNCFLC_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D2_DNCFLC_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D2_DNCFLC_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D2_DNCFLC_IPCLKPORT_CLK_S2_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D2_DNCFLC_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D2_DNCFLC_IPCLKPORT_CLK_S2_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D2_DNCFLC_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D2_DNCFLC_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D2_DNCFLC_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_DC_DNC_IPCLKPORT_CLK_S1_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_DC_DNC_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_DC_DNC_IPCLKPORT_CLK_S1_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_DC_DNC_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_DC_DNC_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_DC_DNC_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_DC_DNC_IPCLKPORT_CLK_S2_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_DC_DNC_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_DC_DNC_IPCLKPORT_CLK_S2_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_DC_DNC_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_DC_DNC_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_DC_DNC_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_D0_BTM_DNC_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_D0_BTM_DNC_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_D0_BTM_DNC_IPCLKPORT_I_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_D0_BTM_DNC_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_D0_BTM_DNC_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_D0_BTM_DNC_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_DC_BTM_DNC_IPCLKPORT_I_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_DC_BTM_DNC_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_DC_BTM_DNC_IPCLKPORT_I_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_DC_BTM_DNC_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_DC_BTM_DNC_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_DC_BTM_DNC_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_D1_BTM_DNC_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_D1_BTM_DNC_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_D1_BTM_DNC_IPCLKPORT_I_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_D1_BTM_DNC_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_D1_BTM_DNC_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_D1_BTM_DNC_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_D2_BTM_DNC_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_D2_BTM_DNC_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_D2_BTM_DNC_IPCLKPORT_I_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_D2_BTM_DNC_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_D2_BTM_DNC_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_D2_BTM_DNC_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_D3_BTM_DNC_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_D3_BTM_DNC_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_D3_BTM_DNC_IPCLKPORT_I_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_D3_BTM_DNC_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_D3_BTM_DNC_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_D3_BTM_DNC_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_D4_BTM_DNC_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_D4_BTM_DNC_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_D4_BTM_DNC_IPCLKPORT_I_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_D4_BTM_DNC_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_D4_BTM_DNC_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_D4_BTM_DNC_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_D5_BTM_DNC_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_D5_BTM_DNC_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_D5_BTM_DNC_IPCLKPORT_I_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_D5_BTM_DNC_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_D5_BTM_DNC_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_D5_BTM_DNC_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_DC_BTM_DNC_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_DC_BTM_DNC_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_DC_BTM_DNC_IPCLKPORT_I_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_DC_BTM_DNC_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_DC_BTM_DNC_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_DC_BTM_DNC_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_NPUC_DSPC1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_NPUC_DSPC1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_NPUC_DSPC1_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_NPUC_DSPC1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_NPUC_DSPC1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_NPUC_DSPC1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_XIU_D1_DSPC_WRAPPER_IPCLKPORT_I_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_XIU_D1_DSPC_WRAPPER_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_XIU_D1_DSPC_WRAPPER_IPCLKPORT_I_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_XIU_D1_DSPC_WRAPPER_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_XIU_D1_DSPC_WRAPPER_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_XIU_D1_DSPC_WRAPPER_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_D_DNCSRAM_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_D_DNCSRAM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_D_DNCSRAM_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_D_DNCSRAM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_D_DNCSRAM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_D_DNCSRAM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D0_DNC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D0_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D0_DNC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D0_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D0_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D0_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D1_DNC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D1_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D1_DNC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D1_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D1_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D1_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D2_DNC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D2_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D2_DNC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D2_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D2_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D2_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D3_DNC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D3_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D3_DNC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D3_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D3_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D3_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D4_DNC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D4_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D4_DNC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D4_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D4_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D4_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D5_DNC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D5_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D5_DNC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D5_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D5_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D5_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D6_DNC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D6_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D6_DNC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D6_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D6_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D6_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_DC_DNC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_DC_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_DC_DNC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_DC_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_DC_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_DC_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D7_DNC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D7_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D7_DNC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D7_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D7_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D7_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_DSPC0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_DSPC0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_DSPC0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_DSPC0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_DSPC0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_DSPC0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_NPUC_DSPC0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_NPUC_DSPC0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_NPUC_DSPC0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_NPUC_DSPC0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_NPUC_DSPC0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_NPUC_DSPC0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_NPUC_DSPC1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_NPUC_DSPC1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_NPUC_DSPC1_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_NPUC_DSPC1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_NPUC_DSPC1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_NPUC_DSPC1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_DSPC0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_DSPC0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_DSPC0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_DSPC0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_DSPC0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_DSPC0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_D0_SDMA0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_D0_SDMA0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_D0_SDMA0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_D0_SDMA0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_D0_SDMA0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_D0_SDMA0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_D0_SDMA1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_D0_SDMA1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_D0_SDMA1_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_D0_SDMA1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_D0_SDMA1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_D0_SDMA1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_D0_SDMA2_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_D0_SDMA2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_D0_SDMA2_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_D0_SDMA2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_D0_SDMA2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_D0_SDMA2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_D1_SDMA0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_D1_SDMA0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_D1_SDMA0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_D1_SDMA0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_D1_SDMA0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_D1_SDMA0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_D1_SDMA1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_D1_SDMA1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_D1_SDMA1_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_D1_SDMA1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_D1_SDMA1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_D1_SDMA1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_D1_SDMA2_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_D1_SDMA2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_D1_SDMA2_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_D1_SDMA2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_D1_SDMA2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_D1_SDMA2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_D_SRAMDMA_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_D_SRAMDMA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_D_SRAMDMA_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_D_SRAMDMA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_D_SRAMDMA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_D_SRAMDMA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_IP_NPUC_IPCLKPORT_I_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_IP_NPUC_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_IP_NPUC_IPCLKPORT_I_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_IP_NPUC_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_IP_NPUC_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_IP_NPUC_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D0_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D0_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D1_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D1_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D2_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D2_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D3_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D3_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D3_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D3_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D3_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D3_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D4_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D4_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D4_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D4_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D4_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D4_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D5_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D5_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D5_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D5_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D5_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D5_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_DC_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_DC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_DC_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_DC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_DC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_DC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_D0_BTM_DNC_IPCLKPORT_I_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_D0_BTM_DNC_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_D0_BTM_DNC_IPCLKPORT_I_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_D0_BTM_DNC_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_D0_BTM_DNC_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_D0_BTM_DNC_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_D1_BTM_DNC_IPCLKPORT_I_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_D1_BTM_DNC_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_D1_BTM_DNC_IPCLKPORT_I_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_D1_BTM_DNC_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_D1_BTM_DNC_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_D1_BTM_DNC_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_D2_BTM_DNC_IPCLKPORT_I_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_D2_BTM_DNC_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_D2_BTM_DNC_IPCLKPORT_I_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_D2_BTM_DNC_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_D2_BTM_DNC_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_D2_BTM_DNC_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_D3_BTM_DNC_IPCLKPORT_I_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_D3_BTM_DNC_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_D3_BTM_DNC_IPCLKPORT_I_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_D3_BTM_DNC_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_D3_BTM_DNC_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_D3_BTM_DNC_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_D4_BTM_DNC_IPCLKPORT_I_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_D4_BTM_DNC_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_D4_BTM_DNC_IPCLKPORT_I_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_D4_BTM_DNC_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_D4_BTM_DNC_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_D4_BTM_DNC_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_D5_BTM_DNC_IPCLKPORT_I_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_D5_BTM_DNC_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_D5_BTM_DNC_IPCLKPORT_I_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_D5_BTM_DNC_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_D5_BTM_DNC_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_D5_BTM_DNC_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_DAP_ASYNC_IPCLKPORT_DAPCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_DAP_ASYNC_IPCLKPORT_DAPCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_DAP_ASYNC_IPCLKPORT_DAPCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_DAP_ASYNC_IPCLKPORT_DAPCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_DAP_ASYNC_IPCLKPORT_DAPCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_DAP_ASYNC_IPCLKPORT_DAPCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_DSPC_NPUC1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_DSPC_NPUC1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_DSPC_NPUC1_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_DSPC_NPUC1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_DSPC_NPUC1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_DSPC_NPUC1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_DSPC_NPUC0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_DSPC_NPUC0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_DSPC_NPUC0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_DSPC_NPUC0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_DSPC_NPUC0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_DSPC_NPUC0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_DSPC_NPUC1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_DSPC_NPUC1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_DSPC_NPUC1_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_DSPC_NPUC1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_DSPC_NPUC1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_DSPC_NPUC1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_XIU_D0_DNC_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_XIU_D0_DNC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_XIU_D0_DNC_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_XIU_D0_DNC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_XIU_D0_DNC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_XIU_D0_DNC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_APB_ASYNC_SMMU_S1_NS_DC_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_APB_ASYNC_SMMU_S1_NS_DC_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_APB_ASYNC_SMMU_S1_NS_DC_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_APB_ASYNC_SMMU_S1_NS_DC_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_APB_ASYNC_SMMU_S1_NS_DC_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_APB_ASYNC_SMMU_S1_NS_DC_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_P_DNC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_P_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_P_DNC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_P_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_P_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_P_DNC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_RS_D0_DNCDMA_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_RS_D0_DNCDMA_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_RS_D0_DNCDMA_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_RS_D0_DNCDMA_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_RS_D0_DNCDMA_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_RS_D0_DNCDMA_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_RS_D0_DNCFLC_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_RS_D0_DNCFLC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_RS_D0_DNCFLC_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_RS_D0_DNCFLC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_RS_D0_DNCFLC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_RS_D0_DNCFLC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_RS_D1_DNCDMA_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_RS_D1_DNCDMA_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_RS_D1_DNCDMA_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_RS_D1_DNCDMA_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_RS_D1_DNCDMA_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_RS_D1_DNCDMA_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_RS_D1_DNCFLC_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_RS_D1_DNCFLC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_RS_D1_DNCFLC_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_RS_D1_DNCFLC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_RS_D1_DNCFLC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_RS_D1_DNCFLC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_RS_D2_DNCDMA_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_RS_D2_DNCDMA_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_RS_D2_DNCDMA_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_RS_D2_DNCDMA_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_RS_D2_DNCDMA_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_RS_D2_DNCDMA_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_RS_D2_DNCFLC_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_RS_D2_DNCFLC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_RS_D2_DNCFLC_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_RS_D2_DNCFLC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_RS_D2_DNCFLC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_RS_D2_DNCFLC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_RS_DC_DNC_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_RS_DC_DNC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_RS_DC_DNC_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_RS_DC_DNC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DNC_UID_RS_DC_DNC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DNC_UID_RS_DC_DNC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPTX_UID_RSTNSYNC_CLK_DPTX_BUS_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPTX_UID_RSTNSYNC_CLK_DPTX_BUS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPTX_UID_RSTNSYNC_CLK_DPTX_BUS_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPTX_UID_RSTNSYNC_CLK_DPTX_BUS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPTX_UID_RSTNSYNC_CLK_DPTX_BUS_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPTX_UID_RSTNSYNC_CLK_DPTX_BUS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPTX_UID_SYSREG_DPTX_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPTX_UID_SYSREG_DPTX_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPTX_UID_SYSREG_DPTX_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPTX_UID_SYSREG_DPTX_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPTX_UID_SYSREG_DPTX_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPTX_UID_SYSREG_DPTX_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPTX_UID_LHM_AXI_P_DPTX_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPTX_UID_LHM_AXI_P_DPTX_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPTX_UID_LHM_AXI_P_DPTX_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPTX_UID_LHM_AXI_P_DPTX_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPTX_UID_LHM_AXI_P_DPTX_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPTX_UID_LHM_AXI_P_DPTX_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPTX_UID_DPTX_TOP0_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPTX_UID_DPTX_TOP0_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPTX_UID_DPTX_TOP0_IPCLKPORT_I_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPTX_UID_DPTX_TOP0_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPTX_UID_DPTX_TOP0_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPTX_UID_DPTX_TOP0_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPTX_UID_DPTX_TOP0_IPCLKPORT_I_DP_GTC_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPTX_UID_DPTX_TOP0_IPCLKPORT_I_DP_GTC_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPTX_UID_DPTX_TOP0_IPCLKPORT_I_DP_GTC_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPTX_UID_DPTX_TOP0_IPCLKPORT_I_DP_GTC_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPTX_UID_DPTX_TOP0_IPCLKPORT_I_DP_GTC_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPTX_UID_DPTX_TOP0_IPCLKPORT_I_DP_GTC_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPTX_UID_DPTX_TOP1_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPTX_UID_DPTX_TOP1_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPTX_UID_DPTX_TOP1_IPCLKPORT_I_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPTX_UID_DPTX_TOP1_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPTX_UID_DPTX_TOP1_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPTX_UID_DPTX_TOP1_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPTX_UID_DPTX_TOP1_IPCLKPORT_I_DP_GTC_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPTX_UID_DPTX_TOP1_IPCLKPORT_I_DP_GTC_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPTX_UID_DPTX_TOP1_IPCLKPORT_I_DP_GTC_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPTX_UID_DPTX_TOP1_IPCLKPORT_I_DP_GTC_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPTX_UID_DPTX_TOP1_IPCLKPORT_I_DP_GTC_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPTX_UID_DPTX_TOP1_IPCLKPORT_I_DP_GTC_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPTX_UID_D_TZPC_DPTX_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPTX_UID_D_TZPC_DPTX_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPTX_UID_D_TZPC_DPTX_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPTX_UID_D_TZPC_DPTX_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPTX_UID_D_TZPC_DPTX_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPTX_UID_D_TZPC_DPTX_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPTX_UID_DPTX_CMU_DPTX_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_DPTX_UID_DPTX_CMU_DPTX_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPTX_UID_DPTX_CMU_DPTX_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_DPTX_UID_DPTX_CMU_DPTX_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPTX_UID_DPTX_CMU_DPTX_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_DPTX_UID_DPTX_CMU_DPTX_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPTX_UID_RSTNSYNC_CLK_DPTX_OSCCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_DPTX_UID_RSTNSYNC_CLK_DPTX_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPTX_UID_RSTNSYNC_CLK_DPTX_OSCCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_DPTX_UID_RSTNSYNC_CLK_DPTX_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPTX_UID_RSTNSYNC_CLK_DPTX_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_DPTX_UID_RSTNSYNC_CLK_DPTX_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPTX_UID_DPTX_TOP0_IPCLKPORT_I_APB_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPTX_UID_DPTX_TOP0_IPCLKPORT_I_APB_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPTX_UID_DPTX_TOP0_IPCLKPORT_I_APB_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPTX_UID_DPTX_TOP0_IPCLKPORT_I_APB_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPTX_UID_DPTX_TOP0_IPCLKPORT_I_APB_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPTX_UID_DPTX_TOP0_IPCLKPORT_I_APB_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPTX_UID_DPTX_TOP1_IPCLKPORT_I_APB_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPTX_UID_DPTX_TOP1_IPCLKPORT_I_APB_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPTX_UID_DPTX_TOP1_IPCLKPORT_I_APB_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPTX_UID_DPTX_TOP1_IPCLKPORT_I_APB_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPTX_UID_DPTX_TOP1_IPCLKPORT_I_APB_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPTX_UID_DPTX_TOP1_IPCLKPORT_I_APB_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPUM_UID_DPUM_CMU_DPUM_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_DPUM_UID_DPUM_CMU_DPUM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPUM_UID_DPUM_CMU_DPUM_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_DPUM_UID_DPUM_CMU_DPUM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPUM_UID_DPUM_CMU_DPUM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_DPUM_UID_DPUM_CMU_DPUM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUM_UID_BTM_D0_DPUM_IPCLKPORT_I_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPUM_UID_BTM_D0_DPUM_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUM_UID_BTM_D0_DPUM_IPCLKPORT_I_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPUM_UID_BTM_D0_DPUM_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUM_UID_BTM_D0_DPUM_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPUM_UID_BTM_D0_DPUM_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUM_UID_BTM_D0_DPUM_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPUM_UID_BTM_D0_DPUM_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUM_UID_BTM_D0_DPUM_IPCLKPORT_I_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPUM_UID_BTM_D0_DPUM_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUM_UID_BTM_D0_DPUM_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPUM_UID_BTM_D0_DPUM_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUM_UID_BTM_D1_DPUM_IPCLKPORT_I_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPUM_UID_BTM_D1_DPUM_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUM_UID_BTM_D1_DPUM_IPCLKPORT_I_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPUM_UID_BTM_D1_DPUM_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUM_UID_BTM_D1_DPUM_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPUM_UID_BTM_D1_DPUM_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUM_UID_BTM_D1_DPUM_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPUM_UID_BTM_D1_DPUM_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUM_UID_BTM_D1_DPUM_IPCLKPORT_I_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPUM_UID_BTM_D1_DPUM_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUM_UID_BTM_D1_DPUM_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPUM_UID_BTM_D1_DPUM_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUM_UID_SYSREG_DPUM_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPUM_UID_SYSREG_DPUM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUM_UID_SYSREG_DPUM_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPUM_UID_SYSREG_DPUM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUM_UID_SYSREG_DPUM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPUM_UID_SYSREG_DPUM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUM_UID_SYSMMU_D0_DPUM_IPCLKPORT_CLK_S1_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPUM_UID_SYSMMU_D0_DPUM_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUM_UID_SYSMMU_D0_DPUM_IPCLKPORT_CLK_S1_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPUM_UID_SYSMMU_D0_DPUM_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUM_UID_SYSMMU_D0_DPUM_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPUM_UID_SYSMMU_D0_DPUM_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUM_UID_LHM_AXI_P_DPUM_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPUM_UID_LHM_AXI_P_DPUM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUM_UID_LHM_AXI_P_DPUM_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPUM_UID_LHM_AXI_P_DPUM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUM_UID_LHM_AXI_P_DPUM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPUM_UID_LHM_AXI_P_DPUM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUM_UID_LHS_AXI_D1_DPUM_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPUM_UID_LHS_AXI_D1_DPUM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUM_UID_LHS_AXI_D1_DPUM_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPUM_UID_LHS_AXI_D1_DPUM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUM_UID_LHS_AXI_D1_DPUM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPUM_UID_LHS_AXI_D1_DPUM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUM_UID_AD_APB_DPP_DPUM_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPUM_UID_AD_APB_DPP_DPUM_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUM_UID_AD_APB_DPP_DPUM_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPUM_UID_AD_APB_DPP_DPUM_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUM_UID_AD_APB_DPP_DPUM_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPUM_UID_AD_APB_DPP_DPUM_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUM_UID_LHS_AXI_D2_DPUM_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPUM_UID_LHS_AXI_D2_DPUM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUM_UID_LHS_AXI_D2_DPUM_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPUM_UID_LHS_AXI_D2_DPUM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUM_UID_LHS_AXI_D2_DPUM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPUM_UID_LHS_AXI_D2_DPUM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUM_UID_BTM_D2_DPUM_IPCLKPORT_I_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPUM_UID_BTM_D2_DPUM_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUM_UID_BTM_D2_DPUM_IPCLKPORT_I_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPUM_UID_BTM_D2_DPUM_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUM_UID_BTM_D2_DPUM_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPUM_UID_BTM_D2_DPUM_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUM_UID_BTM_D2_DPUM_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPUM_UID_BTM_D2_DPUM_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUM_UID_BTM_D2_DPUM_IPCLKPORT_I_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPUM_UID_BTM_D2_DPUM_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUM_UID_BTM_D2_DPUM_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPUM_UID_BTM_D2_DPUM_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUM_UID_SYSMMU_D2_DPUM_IPCLKPORT_CLK_S1_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPUM_UID_SYSMMU_D2_DPUM_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUM_UID_SYSMMU_D2_DPUM_IPCLKPORT_CLK_S1_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPUM_UID_SYSMMU_D2_DPUM_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUM_UID_SYSMMU_D2_DPUM_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPUM_UID_SYSMMU_D2_DPUM_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUM_UID_SYSMMU_D1_DPUM_IPCLKPORT_CLK_S1_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPUM_UID_SYSMMU_D1_DPUM_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUM_UID_SYSMMU_D1_DPUM_IPCLKPORT_CLK_S1_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPUM_UID_SYSMMU_D1_DPUM_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUM_UID_SYSMMU_D1_DPUM_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPUM_UID_SYSMMU_D1_DPUM_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUM_UID_PPMU_D0_DPUM_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPUM_UID_PPMU_D0_DPUM_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUM_UID_PPMU_D0_DPUM_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPUM_UID_PPMU_D0_DPUM_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUM_UID_PPMU_D0_DPUM_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPUM_UID_PPMU_D0_DPUM_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUM_UID_PPMU_D0_DPUM_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPUM_UID_PPMU_D0_DPUM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUM_UID_PPMU_D0_DPUM_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPUM_UID_PPMU_D0_DPUM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUM_UID_PPMU_D0_DPUM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPUM_UID_PPMU_D0_DPUM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUM_UID_PPMU_D1_DPUM_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPUM_UID_PPMU_D1_DPUM_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUM_UID_PPMU_D1_DPUM_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPUM_UID_PPMU_D1_DPUM_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUM_UID_PPMU_D1_DPUM_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPUM_UID_PPMU_D1_DPUM_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUM_UID_PPMU_D1_DPUM_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPUM_UID_PPMU_D1_DPUM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUM_UID_PPMU_D1_DPUM_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPUM_UID_PPMU_D1_DPUM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUM_UID_PPMU_D1_DPUM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPUM_UID_PPMU_D1_DPUM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUM_UID_PPMU_D2_DPUM_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPUM_UID_PPMU_D2_DPUM_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUM_UID_PPMU_D2_DPUM_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPUM_UID_PPMU_D2_DPUM_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUM_UID_PPMU_D2_DPUM_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPUM_UID_PPMU_D2_DPUM_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUM_UID_PPMU_D2_DPUM_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPUM_UID_PPMU_D2_DPUM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUM_UID_PPMU_D2_DPUM_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPUM_UID_PPMU_D2_DPUM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUM_UID_PPMU_D2_DPUM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPUM_UID_PPMU_D2_DPUM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUM_UID_RSTNSYNC_CLK_DPUM_BUSD_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPUM_UID_RSTNSYNC_CLK_DPUM_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUM_UID_RSTNSYNC_CLK_DPUM_BUSD_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPUM_UID_RSTNSYNC_CLK_DPUM_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUM_UID_RSTNSYNC_CLK_DPUM_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPUM_UID_RSTNSYNC_CLK_DPUM_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUM_UID_RSTNSYNC_CLK_DPUM_BUSP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPUM_UID_RSTNSYNC_CLK_DPUM_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUM_UID_RSTNSYNC_CLK_DPUM_BUSP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPUM_UID_RSTNSYNC_CLK_DPUM_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUM_UID_RSTNSYNC_CLK_DPUM_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPUM_UID_RSTNSYNC_CLK_DPUM_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUM_UID_WRAPPER_FOR_S5I6287_HSI_DPHY_COMBO_TOP_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPUM_UID_WRAPPER_FOR_S5I6287_HSI_DPHY_COMBO_TOP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUM_UID_WRAPPER_FOR_S5I6287_HSI_DPHY_COMBO_TOP_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPUM_UID_WRAPPER_FOR_S5I6287_HSI_DPHY_COMBO_TOP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUM_UID_WRAPPER_FOR_S5I6287_HSI_DPHY_COMBO_TOP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPUM_UID_WRAPPER_FOR_S5I6287_HSI_DPHY_COMBO_TOP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUM_UID_LHS_AXI_D0_DPUM_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPUM_UID_LHS_AXI_D0_DPUM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUM_UID_LHS_AXI_D0_DPUM_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPUM_UID_LHS_AXI_D0_DPUM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUM_UID_LHS_AXI_D0_DPUM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPUM_UID_LHS_AXI_D0_DPUM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUM_UID_DPUM_IPCLKPORT_ACLK_DECON_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPUM_UID_DPUM_IPCLKPORT_ACLK_DECON),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUM_UID_DPUM_IPCLKPORT_ACLK_DECON_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPUM_UID_DPUM_IPCLKPORT_ACLK_DECON),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUM_UID_DPUM_IPCLKPORT_ACLK_DECON_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPUM_UID_DPUM_IPCLKPORT_ACLK_DECON),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUM_UID_DPUM_IPCLKPORT_ACLK_DMA_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPUM_UID_DPUM_IPCLKPORT_ACLK_DMA),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUM_UID_DPUM_IPCLKPORT_ACLK_DMA_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPUM_UID_DPUM_IPCLKPORT_ACLK_DMA),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUM_UID_DPUM_IPCLKPORT_ACLK_DMA_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPUM_UID_DPUM_IPCLKPORT_ACLK_DMA),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUM_UID_DPUM_IPCLKPORT_ACLK_DPP_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPUM_UID_DPUM_IPCLKPORT_ACLK_DPP),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUM_UID_DPUM_IPCLKPORT_ACLK_DPP_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPUM_UID_DPUM_IPCLKPORT_ACLK_DPP),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUM_UID_DPUM_IPCLKPORT_ACLK_DPP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPUM_UID_DPUM_IPCLKPORT_ACLK_DPP),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUM_UID_D_TZPC_DPUM_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPUM_UID_D_TZPC_DPUM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUM_UID_D_TZPC_DPUM_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPUM_UID_D_TZPC_DPUM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUM_UID_D_TZPC_DPUM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPUM_UID_D_TZPC_DPUM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUM_UID_BTM_D3_DPUM_IPCLKPORT_I_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPUM_UID_BTM_D3_DPUM_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUM_UID_BTM_D3_DPUM_IPCLKPORT_I_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPUM_UID_BTM_D3_DPUM_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUM_UID_BTM_D3_DPUM_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPUM_UID_BTM_D3_DPUM_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUM_UID_BTM_D3_DPUM_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPUM_UID_BTM_D3_DPUM_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUM_UID_BTM_D3_DPUM_IPCLKPORT_I_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPUM_UID_BTM_D3_DPUM_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUM_UID_BTM_D3_DPUM_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPUM_UID_BTM_D3_DPUM_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUM_UID_LHS_AXI_D3_DPUM_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPUM_UID_LHS_AXI_D3_DPUM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUM_UID_LHS_AXI_D3_DPUM_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPUM_UID_LHS_AXI_D3_DPUM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUM_UID_LHS_AXI_D3_DPUM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPUM_UID_LHS_AXI_D3_DPUM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUM_UID_SYSMMU_D3_DPUM_IPCLKPORT_CLK_S1_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPUM_UID_SYSMMU_D3_DPUM_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUM_UID_SYSMMU_D3_DPUM_IPCLKPORT_CLK_S1_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPUM_UID_SYSMMU_D3_DPUM_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUM_UID_SYSMMU_D3_DPUM_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPUM_UID_SYSMMU_D3_DPUM_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUM_UID_PPMU_D3_DPUM_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPUM_UID_PPMU_D3_DPUM_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUM_UID_PPMU_D3_DPUM_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPUM_UID_PPMU_D3_DPUM_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUM_UID_PPMU_D3_DPUM_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPUM_UID_PPMU_D3_DPUM_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUM_UID_PPMU_D3_DPUM_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPUM_UID_PPMU_D3_DPUM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUM_UID_PPMU_D3_DPUM_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPUM_UID_PPMU_D3_DPUM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUM_UID_PPMU_D3_DPUM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPUM_UID_PPMU_D3_DPUM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPUM_UID_RSTNSYNC_CLK_DPUM_OSCCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_DPUM_UID_RSTNSYNC_CLK_DPUM_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPUM_UID_RSTNSYNC_CLK_DPUM_OSCCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_DPUM_UID_RSTNSYNC_CLK_DPUM_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPUM_UID_RSTNSYNC_CLK_DPUM_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_DPUM_UID_RSTNSYNC_CLK_DPUM_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUM_UID_SYSMMU_D0_DPUM_IPCLKPORT_CLK_S2_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPUM_UID_SYSMMU_D0_DPUM_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUM_UID_SYSMMU_D0_DPUM_IPCLKPORT_CLK_S2_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPUM_UID_SYSMMU_D0_DPUM_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUM_UID_SYSMMU_D0_DPUM_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPUM_UID_SYSMMU_D0_DPUM_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUM_UID_SYSMMU_D1_DPUM_IPCLKPORT_CLK_S2_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPUM_UID_SYSMMU_D1_DPUM_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUM_UID_SYSMMU_D1_DPUM_IPCLKPORT_CLK_S2_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPUM_UID_SYSMMU_D1_DPUM_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUM_UID_SYSMMU_D1_DPUM_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPUM_UID_SYSMMU_D1_DPUM_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUM_UID_SYSMMU_D2_DPUM_IPCLKPORT_CLK_S2_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPUM_UID_SYSMMU_D2_DPUM_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUM_UID_SYSMMU_D2_DPUM_IPCLKPORT_CLK_S2_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPUM_UID_SYSMMU_D2_DPUM_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUM_UID_SYSMMU_D2_DPUM_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPUM_UID_SYSMMU_D2_DPUM_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUM_UID_SYSMMU_D3_DPUM_IPCLKPORT_CLK_S2_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPUM_UID_SYSMMU_D3_DPUM_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUM_UID_SYSMMU_D3_DPUM_IPCLKPORT_CLK_S2_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPUM_UID_SYSMMU_D3_DPUM_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUM_UID_SYSMMU_D3_DPUM_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPUM_UID_SYSMMU_D3_DPUM_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUM_UID_SFMPU_DPUM_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPUM_UID_SFMPU_DPUM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUM_UID_SFMPU_DPUM_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPUM_UID_SFMPU_DPUM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUM_UID_SFMPU_DPUM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPUM_UID_SFMPU_DPUM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPUS_UID_DPUS_CMU_DPUS_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_DPUS_UID_DPUS_CMU_DPUS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPUS_UID_DPUS_CMU_DPUS_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_DPUS_UID_DPUS_CMU_DPUS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPUS_UID_DPUS_CMU_DPUS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_DPUS_UID_DPUS_CMU_DPUS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS_UID_SYSREG_DPUS_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPUS_UID_SYSREG_DPUS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS_UID_SYSREG_DPUS_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPUS_UID_SYSREG_DPUS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS_UID_SYSREG_DPUS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPUS_UID_SYSREG_DPUS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS_UID_SYSMMU_D3_DPUS_IPCLKPORT_CLK_S1_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPUS_UID_SYSMMU_D3_DPUS_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS_UID_SYSMMU_D3_DPUS_IPCLKPORT_CLK_S1_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPUS_UID_SYSMMU_D3_DPUS_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS_UID_SYSMMU_D3_DPUS_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPUS_UID_SYSMMU_D3_DPUS_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS_UID_SYSMMU_D2_DPUS_IPCLKPORT_CLK_S1_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPUS_UID_SYSMMU_D2_DPUS_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS_UID_SYSMMU_D2_DPUS_IPCLKPORT_CLK_S1_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPUS_UID_SYSMMU_D2_DPUS_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS_UID_SYSMMU_D2_DPUS_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPUS_UID_SYSMMU_D2_DPUS_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS_UID_SYSMMU_D1_DPUS_IPCLKPORT_CLK_S1_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPUS_UID_SYSMMU_D1_DPUS_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS_UID_SYSMMU_D1_DPUS_IPCLKPORT_CLK_S1_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPUS_UID_SYSMMU_D1_DPUS_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS_UID_SYSMMU_D1_DPUS_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPUS_UID_SYSMMU_D1_DPUS_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS_UID_SYSMMU_D0_DPUS_IPCLKPORT_CLK_S1_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPUS_UID_SYSMMU_D0_DPUS_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS_UID_SYSMMU_D0_DPUS_IPCLKPORT_CLK_S1_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPUS_UID_SYSMMU_D0_DPUS_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS_UID_SYSMMU_D0_DPUS_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPUS_UID_SYSMMU_D0_DPUS_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS_UID_PPMU_D3_DPUS_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPUS_UID_PPMU_D3_DPUS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS_UID_PPMU_D3_DPUS_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPUS_UID_PPMU_D3_DPUS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS_UID_PPMU_D3_DPUS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPUS_UID_PPMU_D3_DPUS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS_UID_PPMU_D3_DPUS_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPUS_UID_PPMU_D3_DPUS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS_UID_PPMU_D3_DPUS_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPUS_UID_PPMU_D3_DPUS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS_UID_PPMU_D3_DPUS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPUS_UID_PPMU_D3_DPUS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS_UID_PPMU_D2_DPUS_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPUS_UID_PPMU_D2_DPUS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS_UID_PPMU_D2_DPUS_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPUS_UID_PPMU_D2_DPUS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS_UID_PPMU_D2_DPUS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPUS_UID_PPMU_D2_DPUS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS_UID_PPMU_D2_DPUS_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPUS_UID_PPMU_D2_DPUS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS_UID_PPMU_D2_DPUS_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPUS_UID_PPMU_D2_DPUS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS_UID_PPMU_D2_DPUS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPUS_UID_PPMU_D2_DPUS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS_UID_PPMU_D1_DPUS_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPUS_UID_PPMU_D1_DPUS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS_UID_PPMU_D1_DPUS_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPUS_UID_PPMU_D1_DPUS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS_UID_PPMU_D1_DPUS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPUS_UID_PPMU_D1_DPUS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS_UID_PPMU_D1_DPUS_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPUS_UID_PPMU_D1_DPUS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS_UID_PPMU_D1_DPUS_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPUS_UID_PPMU_D1_DPUS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS_UID_PPMU_D1_DPUS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPUS_UID_PPMU_D1_DPUS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS_UID_PPMU_D0_DPUS_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPUS_UID_PPMU_D0_DPUS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS_UID_PPMU_D0_DPUS_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPUS_UID_PPMU_D0_DPUS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS_UID_PPMU_D0_DPUS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPUS_UID_PPMU_D0_DPUS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS_UID_PPMU_D0_DPUS_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPUS_UID_PPMU_D0_DPUS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS_UID_PPMU_D0_DPUS_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPUS_UID_PPMU_D0_DPUS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS_UID_PPMU_D0_DPUS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPUS_UID_PPMU_D0_DPUS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS_UID_LHM_AXI_P_DPUS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPUS_UID_LHM_AXI_P_DPUS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS_UID_LHM_AXI_P_DPUS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPUS_UID_LHM_AXI_P_DPUS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS_UID_LHM_AXI_P_DPUS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPUS_UID_LHM_AXI_P_DPUS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS_UID_LHS_AXI_D0_DPUS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPUS_UID_LHS_AXI_D0_DPUS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS_UID_LHS_AXI_D0_DPUS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPUS_UID_LHS_AXI_D0_DPUS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS_UID_LHS_AXI_D0_DPUS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPUS_UID_LHS_AXI_D0_DPUS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS_UID_LHS_AXI_D1_DPUS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPUS_UID_LHS_AXI_D1_DPUS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS_UID_LHS_AXI_D1_DPUS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPUS_UID_LHS_AXI_D1_DPUS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS_UID_LHS_AXI_D1_DPUS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPUS_UID_LHS_AXI_D1_DPUS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS_UID_LHS_AXI_D2_DPUS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPUS_UID_LHS_AXI_D2_DPUS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS_UID_LHS_AXI_D2_DPUS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPUS_UID_LHS_AXI_D2_DPUS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS_UID_LHS_AXI_D2_DPUS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPUS_UID_LHS_AXI_D2_DPUS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS_UID_LHS_AXI_D3_DPUS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPUS_UID_LHS_AXI_D3_DPUS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS_UID_LHS_AXI_D3_DPUS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPUS_UID_LHS_AXI_D3_DPUS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS_UID_LHS_AXI_D3_DPUS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPUS_UID_LHS_AXI_D3_DPUS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS_UID_D_TZPC_DPUS_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPUS_UID_D_TZPC_DPUS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS_UID_D_TZPC_DPUS_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPUS_UID_D_TZPC_DPUS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS_UID_D_TZPC_DPUS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPUS_UID_D_TZPC_DPUS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS_UID_DPUS_IPCLKPORT_ACLK_DECON_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPUS_UID_DPUS_IPCLKPORT_ACLK_DECON),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS_UID_DPUS_IPCLKPORT_ACLK_DECON_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPUS_UID_DPUS_IPCLKPORT_ACLK_DECON),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS_UID_DPUS_IPCLKPORT_ACLK_DECON_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPUS_UID_DPUS_IPCLKPORT_ACLK_DECON),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS_UID_DPUS_IPCLKPORT_ACLK_DMA_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPUS_UID_DPUS_IPCLKPORT_ACLK_DMA),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS_UID_DPUS_IPCLKPORT_ACLK_DMA_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPUS_UID_DPUS_IPCLKPORT_ACLK_DMA),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS_UID_DPUS_IPCLKPORT_ACLK_DMA_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPUS_UID_DPUS_IPCLKPORT_ACLK_DMA),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS_UID_DPUS_IPCLKPORT_ACLK_DPP_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPUS_UID_DPUS_IPCLKPORT_ACLK_DPP),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS_UID_DPUS_IPCLKPORT_ACLK_DPP_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPUS_UID_DPUS_IPCLKPORT_ACLK_DPP),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS_UID_DPUS_IPCLKPORT_ACLK_DPP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPUS_UID_DPUS_IPCLKPORT_ACLK_DPP),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS_UID_BTM_D0_DPUS_IPCLKPORT_I_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPUS_UID_BTM_D0_DPUS_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS_UID_BTM_D0_DPUS_IPCLKPORT_I_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPUS_UID_BTM_D0_DPUS_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS_UID_BTM_D0_DPUS_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPUS_UID_BTM_D0_DPUS_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS_UID_BTM_D0_DPUS_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPUS_UID_BTM_D0_DPUS_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS_UID_BTM_D0_DPUS_IPCLKPORT_I_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPUS_UID_BTM_D0_DPUS_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS_UID_BTM_D0_DPUS_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPUS_UID_BTM_D0_DPUS_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS_UID_BTM_D1_DPUS_IPCLKPORT_I_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPUS_UID_BTM_D1_DPUS_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS_UID_BTM_D1_DPUS_IPCLKPORT_I_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPUS_UID_BTM_D1_DPUS_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS_UID_BTM_D1_DPUS_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPUS_UID_BTM_D1_DPUS_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS_UID_BTM_D1_DPUS_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPUS_UID_BTM_D1_DPUS_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS_UID_BTM_D1_DPUS_IPCLKPORT_I_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPUS_UID_BTM_D1_DPUS_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS_UID_BTM_D1_DPUS_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPUS_UID_BTM_D1_DPUS_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS_UID_BTM_D2_DPUS_IPCLKPORT_I_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPUS_UID_BTM_D2_DPUS_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS_UID_BTM_D2_DPUS_IPCLKPORT_I_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPUS_UID_BTM_D2_DPUS_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS_UID_BTM_D2_DPUS_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPUS_UID_BTM_D2_DPUS_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS_UID_BTM_D2_DPUS_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPUS_UID_BTM_D2_DPUS_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS_UID_BTM_D2_DPUS_IPCLKPORT_I_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPUS_UID_BTM_D2_DPUS_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS_UID_BTM_D2_DPUS_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPUS_UID_BTM_D2_DPUS_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS_UID_BTM_D3_DPUS_IPCLKPORT_I_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPUS_UID_BTM_D3_DPUS_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS_UID_BTM_D3_DPUS_IPCLKPORT_I_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPUS_UID_BTM_D3_DPUS_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS_UID_BTM_D3_DPUS_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPUS_UID_BTM_D3_DPUS_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS_UID_BTM_D3_DPUS_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPUS_UID_BTM_D3_DPUS_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS_UID_BTM_D3_DPUS_IPCLKPORT_I_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPUS_UID_BTM_D3_DPUS_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS_UID_BTM_D3_DPUS_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPUS_UID_BTM_D3_DPUS_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS_UID_AD_APB_DPP_DPUS_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPUS_UID_AD_APB_DPP_DPUS_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS_UID_AD_APB_DPP_DPUS_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPUS_UID_AD_APB_DPP_DPUS_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS_UID_AD_APB_DPP_DPUS_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPUS_UID_AD_APB_DPP_DPUS_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS_UID_RSTNSYNC_CLK_DPUS_BUSD_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPUS_UID_RSTNSYNC_CLK_DPUS_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS_UID_RSTNSYNC_CLK_DPUS_BUSD_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPUS_UID_RSTNSYNC_CLK_DPUS_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS_UID_RSTNSYNC_CLK_DPUS_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPUS_UID_RSTNSYNC_CLK_DPUS_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS_UID_RSTNSYNC_CLK_DPUS_BUSP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPUS_UID_RSTNSYNC_CLK_DPUS_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS_UID_RSTNSYNC_CLK_DPUS_BUSP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPUS_UID_RSTNSYNC_CLK_DPUS_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS_UID_RSTNSYNC_CLK_DPUS_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPUS_UID_RSTNSYNC_CLK_DPUS_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS_UID_SYSMMU_D0_DPUS_IPCLKPORT_CLK_S2_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPUS_UID_SYSMMU_D0_DPUS_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS_UID_SYSMMU_D0_DPUS_IPCLKPORT_CLK_S2_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPUS_UID_SYSMMU_D0_DPUS_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS_UID_SYSMMU_D0_DPUS_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPUS_UID_SYSMMU_D0_DPUS_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS_UID_SYSMMU_D1_DPUS_IPCLKPORT_CLK_S2_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPUS_UID_SYSMMU_D1_DPUS_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS_UID_SYSMMU_D1_DPUS_IPCLKPORT_CLK_S2_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPUS_UID_SYSMMU_D1_DPUS_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS_UID_SYSMMU_D1_DPUS_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPUS_UID_SYSMMU_D1_DPUS_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS_UID_SYSMMU_D2_DPUS_IPCLKPORT_CLK_S2_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPUS_UID_SYSMMU_D2_DPUS_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS_UID_SYSMMU_D2_DPUS_IPCLKPORT_CLK_S2_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPUS_UID_SYSMMU_D2_DPUS_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS_UID_SYSMMU_D2_DPUS_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPUS_UID_SYSMMU_D2_DPUS_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS_UID_SYSMMU_D3_DPUS_IPCLKPORT_CLK_S2_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPUS_UID_SYSMMU_D3_DPUS_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS_UID_SYSMMU_D3_DPUS_IPCLKPORT_CLK_S2_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPUS_UID_SYSMMU_D3_DPUS_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS_UID_SYSMMU_D3_DPUS_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPUS_UID_SYSMMU_D3_DPUS_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS_UID_SFMPU_DPUS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPUS_UID_SFMPU_DPUS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS_UID_SFMPU_DPUS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPUS_UID_SFMPU_DPUS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS_UID_SFMPU_DPUS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPUS_UID_SFMPU_DPUS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPUS1_UID_DPUS1_CMU_DPUS1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_DPUS1_UID_DPUS1_CMU_DPUS1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPUS1_UID_DPUS1_CMU_DPUS1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_DPUS1_UID_DPUS1_CMU_DPUS1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DPUS1_UID_DPUS1_CMU_DPUS1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_DPUS1_UID_DPUS1_CMU_DPUS1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS1_UID_SYSREG_DPUS1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_SYSREG_DPUS1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS1_UID_SYSREG_DPUS1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_SYSREG_DPUS1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS1_UID_SYSREG_DPUS1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_SYSREG_DPUS1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS1_UID_SYSMMU_D3_DPUS1_IPCLKPORT_CLK_S1_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_SYSMMU_D3_DPUS1_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS1_UID_SYSMMU_D3_DPUS1_IPCLKPORT_CLK_S1_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_SYSMMU_D3_DPUS1_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS1_UID_SYSMMU_D3_DPUS1_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_SYSMMU_D3_DPUS1_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS1_UID_SYSMMU_D2_DPUS1_IPCLKPORT_CLK_S1_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_SYSMMU_D2_DPUS1_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS1_UID_SYSMMU_D2_DPUS1_IPCLKPORT_CLK_S1_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_SYSMMU_D2_DPUS1_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS1_UID_SYSMMU_D2_DPUS1_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_SYSMMU_D2_DPUS1_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS1_UID_SYSMMU_D1_DPUS1_IPCLKPORT_CLK_S1_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_SYSMMU_D1_DPUS1_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS1_UID_SYSMMU_D1_DPUS1_IPCLKPORT_CLK_S1_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_SYSMMU_D1_DPUS1_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS1_UID_SYSMMU_D1_DPUS1_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_SYSMMU_D1_DPUS1_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS1_UID_SYSMMU_D0_DPUS1_IPCLKPORT_CLK_S1_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_SYSMMU_D0_DPUS1_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS1_UID_SYSMMU_D0_DPUS1_IPCLKPORT_CLK_S1_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_SYSMMU_D0_DPUS1_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS1_UID_SYSMMU_D0_DPUS1_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_SYSMMU_D0_DPUS1_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS1_UID_PPMU_D3_DPUS1_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_PPMU_D3_DPUS1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS1_UID_PPMU_D3_DPUS1_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_PPMU_D3_DPUS1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS1_UID_PPMU_D3_DPUS1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_PPMU_D3_DPUS1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS1_UID_PPMU_D3_DPUS1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_PPMU_D3_DPUS1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS1_UID_PPMU_D3_DPUS1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_PPMU_D3_DPUS1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS1_UID_PPMU_D3_DPUS1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_PPMU_D3_DPUS1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS1_UID_PPMU_D2_DPUS1_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_PPMU_D2_DPUS1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS1_UID_PPMU_D2_DPUS1_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_PPMU_D2_DPUS1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS1_UID_PPMU_D2_DPUS1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_PPMU_D2_DPUS1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS1_UID_PPMU_D2_DPUS1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_PPMU_D2_DPUS1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS1_UID_PPMU_D2_DPUS1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_PPMU_D2_DPUS1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS1_UID_PPMU_D2_DPUS1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_PPMU_D2_DPUS1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS1_UID_PPMU_D1_DPUS1_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_PPMU_D1_DPUS1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS1_UID_PPMU_D1_DPUS1_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_PPMU_D1_DPUS1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS1_UID_PPMU_D1_DPUS1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_PPMU_D1_DPUS1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS1_UID_PPMU_D1_DPUS1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_PPMU_D1_DPUS1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS1_UID_PPMU_D1_DPUS1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_PPMU_D1_DPUS1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS1_UID_PPMU_D1_DPUS1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_PPMU_D1_DPUS1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS1_UID_PPMU_D0_DPUS1_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_PPMU_D0_DPUS1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS1_UID_PPMU_D0_DPUS1_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_PPMU_D0_DPUS1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS1_UID_PPMU_D0_DPUS1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_PPMU_D0_DPUS1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS1_UID_PPMU_D0_DPUS1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_PPMU_D0_DPUS1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS1_UID_PPMU_D0_DPUS1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_PPMU_D0_DPUS1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS1_UID_PPMU_D0_DPUS1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_PPMU_D0_DPUS1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS1_UID_LHM_AXI_P_DPUS1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_LHM_AXI_P_DPUS1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS1_UID_LHM_AXI_P_DPUS1_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_LHM_AXI_P_DPUS1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS1_UID_LHM_AXI_P_DPUS1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_LHM_AXI_P_DPUS1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS1_UID_LHS_AXI_D0_DPUS1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_LHS_AXI_D0_DPUS1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS1_UID_LHS_AXI_D0_DPUS1_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_LHS_AXI_D0_DPUS1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS1_UID_LHS_AXI_D0_DPUS1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_LHS_AXI_D0_DPUS1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS1_UID_LHS_AXI_D1_DPUS1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_LHS_AXI_D1_DPUS1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS1_UID_LHS_AXI_D1_DPUS1_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_LHS_AXI_D1_DPUS1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS1_UID_LHS_AXI_D1_DPUS1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_LHS_AXI_D1_DPUS1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS1_UID_LHS_AXI_D2_DPUS1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_LHS_AXI_D2_DPUS1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS1_UID_LHS_AXI_D2_DPUS1_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_LHS_AXI_D2_DPUS1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS1_UID_LHS_AXI_D2_DPUS1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_LHS_AXI_D2_DPUS1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS1_UID_LHS_AXI_D3_DPUS1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_LHS_AXI_D3_DPUS1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS1_UID_LHS_AXI_D3_DPUS1_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_LHS_AXI_D3_DPUS1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS1_UID_LHS_AXI_D3_DPUS1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_LHS_AXI_D3_DPUS1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS1_UID_D_TZPC_DPUS1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_D_TZPC_DPUS1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS1_UID_D_TZPC_DPUS1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_D_TZPC_DPUS1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS1_UID_D_TZPC_DPUS1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_D_TZPC_DPUS1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS1_UID_DPUS1_IPCLKPORT_ACLK_DECON_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_DPUS1_IPCLKPORT_ACLK_DECON),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS1_UID_DPUS1_IPCLKPORT_ACLK_DECON_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_DPUS1_IPCLKPORT_ACLK_DECON),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS1_UID_DPUS1_IPCLKPORT_ACLK_DECON_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_DPUS1_IPCLKPORT_ACLK_DECON),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS1_UID_DPUS1_IPCLKPORT_ACLK_DMA_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_DPUS1_IPCLKPORT_ACLK_DMA),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS1_UID_DPUS1_IPCLKPORT_ACLK_DMA_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_DPUS1_IPCLKPORT_ACLK_DMA),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS1_UID_DPUS1_IPCLKPORT_ACLK_DMA_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_DPUS1_IPCLKPORT_ACLK_DMA),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS1_UID_DPUS1_IPCLKPORT_ACLK_DPP_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_DPUS1_IPCLKPORT_ACLK_DPP),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS1_UID_DPUS1_IPCLKPORT_ACLK_DPP_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_DPUS1_IPCLKPORT_ACLK_DPP),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS1_UID_DPUS1_IPCLKPORT_ACLK_DPP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_DPUS1_IPCLKPORT_ACLK_DPP),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS1_UID_BTM_D0_DPUS1_IPCLKPORT_I_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_BTM_D0_DPUS1_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS1_UID_BTM_D0_DPUS1_IPCLKPORT_I_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_BTM_D0_DPUS1_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS1_UID_BTM_D0_DPUS1_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_BTM_D0_DPUS1_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS1_UID_BTM_D0_DPUS1_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_BTM_D0_DPUS1_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS1_UID_BTM_D0_DPUS1_IPCLKPORT_I_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_BTM_D0_DPUS1_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS1_UID_BTM_D0_DPUS1_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_BTM_D0_DPUS1_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS1_UID_BTM_D1_DPUS1_IPCLKPORT_I_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_BTM_D1_DPUS1_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS1_UID_BTM_D1_DPUS1_IPCLKPORT_I_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_BTM_D1_DPUS1_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS1_UID_BTM_D1_DPUS1_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_BTM_D1_DPUS1_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS1_UID_BTM_D1_DPUS1_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_BTM_D1_DPUS1_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS1_UID_BTM_D1_DPUS1_IPCLKPORT_I_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_BTM_D1_DPUS1_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS1_UID_BTM_D1_DPUS1_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_BTM_D1_DPUS1_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS1_UID_BTM_D2_DPUS1_IPCLKPORT_I_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_BTM_D2_DPUS1_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS1_UID_BTM_D2_DPUS1_IPCLKPORT_I_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_BTM_D2_DPUS1_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS1_UID_BTM_D2_DPUS1_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_BTM_D2_DPUS1_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS1_UID_BTM_D2_DPUS1_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_BTM_D2_DPUS1_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS1_UID_BTM_D2_DPUS1_IPCLKPORT_I_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_BTM_D2_DPUS1_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS1_UID_BTM_D2_DPUS1_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_BTM_D2_DPUS1_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS1_UID_BTM_D3_DPUS1_IPCLKPORT_I_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_BTM_D3_DPUS1_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS1_UID_BTM_D3_DPUS1_IPCLKPORT_I_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_BTM_D3_DPUS1_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS1_UID_BTM_D3_DPUS1_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_BTM_D3_DPUS1_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS1_UID_BTM_D3_DPUS1_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_BTM_D3_DPUS1_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS1_UID_BTM_D3_DPUS1_IPCLKPORT_I_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_BTM_D3_DPUS1_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS1_UID_BTM_D3_DPUS1_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_BTM_D3_DPUS1_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS1_UID_AD_APB_DPP_DPUS1_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_AD_APB_DPP_DPUS1_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS1_UID_AD_APB_DPP_DPUS1_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_AD_APB_DPP_DPUS1_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS1_UID_AD_APB_DPP_DPUS1_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_AD_APB_DPP_DPUS1_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS1_UID_RSTNSYNC_CLK_DPUS1_BUSD_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_RSTNSYNC_CLK_DPUS1_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS1_UID_RSTNSYNC_CLK_DPUS1_BUSD_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_RSTNSYNC_CLK_DPUS1_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS1_UID_RSTNSYNC_CLK_DPUS1_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_RSTNSYNC_CLK_DPUS1_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS1_UID_RSTNSYNC_CLK_DPUS1_BUSP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_RSTNSYNC_CLK_DPUS1_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS1_UID_RSTNSYNC_CLK_DPUS1_BUSP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_RSTNSYNC_CLK_DPUS1_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS1_UID_RSTNSYNC_CLK_DPUS1_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_RSTNSYNC_CLK_DPUS1_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS1_UID_SYSMMU_D0_DPUS1_IPCLKPORT_CLK_S2_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_SYSMMU_D0_DPUS1_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS1_UID_SYSMMU_D0_DPUS1_IPCLKPORT_CLK_S2_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_SYSMMU_D0_DPUS1_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS1_UID_SYSMMU_D0_DPUS1_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_SYSMMU_D0_DPUS1_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS1_UID_SYSMMU_D1_DPUS1_IPCLKPORT_CLK_S2_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_SYSMMU_D1_DPUS1_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS1_UID_SYSMMU_D1_DPUS1_IPCLKPORT_CLK_S2_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_SYSMMU_D1_DPUS1_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS1_UID_SYSMMU_D1_DPUS1_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_SYSMMU_D1_DPUS1_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS1_UID_SYSMMU_D2_DPUS1_IPCLKPORT_CLK_S2_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_SYSMMU_D2_DPUS1_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS1_UID_SYSMMU_D2_DPUS1_IPCLKPORT_CLK_S2_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_SYSMMU_D2_DPUS1_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS1_UID_SYSMMU_D2_DPUS1_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_SYSMMU_D2_DPUS1_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS1_UID_SYSMMU_D3_DPUS1_IPCLKPORT_CLK_S2_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_SYSMMU_D3_DPUS1_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS1_UID_SYSMMU_D3_DPUS1_IPCLKPORT_CLK_S2_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_SYSMMU_D3_DPUS1_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS1_UID_SYSMMU_D3_DPUS1_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_SYSMMU_D3_DPUS1_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS1_UID_SFMPU_DPUS1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_SFMPU_DPUS1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS1_UID_SFMPU_DPUS1_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_SFMPU_DPUS1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DPUS1_UID_SFMPU_DPUS1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_SFMPU_DPUS1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_FSYS0_UID_FSYS0_CMU_FSYS0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_FSYS0_UID_FSYS0_CMU_FSYS0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_FSYS0_UID_FSYS0_CMU_FSYS0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_FSYS0_UID_FSYS0_CMU_FSYS0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_FSYS0_UID_FSYS0_CMU_FSYS0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_FSYS0_UID_FSYS0_CMU_FSYS0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_LHS_ACEL_D0_FSYS0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_LHS_ACEL_D0_FSYS0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_LHS_ACEL_D0_FSYS0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_LHS_ACEL_D0_FSYS0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_LHS_ACEL_D0_FSYS0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_LHS_ACEL_D0_FSYS0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_LHM_AXI_P_FSYS0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_LHM_AXI_P_FSYS0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_LHM_AXI_P_FSYS0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_LHM_AXI_P_FSYS0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_LHM_AXI_P_FSYS0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_LHM_AXI_P_FSYS0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_GPIO_FSYS0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_GPIO_FSYS0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_GPIO_FSYS0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_GPIO_FSYS0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_GPIO_FSYS0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_GPIO_FSYS0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_SYSREG_FSYS0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_SYSREG_FSYS0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_SYSREG_FSYS0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_SYSREG_FSYS0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_SYSREG_FSYS0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_SYSREG_FSYS0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_XIU_D_FSYS0_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_XIU_D_FSYS0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_XIU_D_FSYS0_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_XIU_D_FSYS0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_XIU_D_FSYS0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_XIU_D_FSYS0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_BTM_D0_FSYS0_IPCLKPORT_I_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_BTM_D0_FSYS0_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_BTM_D0_FSYS0_IPCLKPORT_I_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_BTM_D0_FSYS0_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_BTM_D0_FSYS0_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_BTM_D0_FSYS0_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_RSTNSYNC_CLK_FSYS0_BUS_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_RSTNSYNC_CLK_FSYS0_BUS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_RSTNSYNC_CLK_FSYS0_BUS_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_RSTNSYNC_CLK_FSYS0_BUS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_RSTNSYNC_CLK_FSYS0_BUS_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_RSTNSYNC_CLK_FSYS0_BUS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_FSYS0_UID_RSTNSYNC_CLK_FSYS0_OSCCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_FSYS0_UID_RSTNSYNC_CLK_FSYS0_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_FSYS0_UID_RSTNSYNC_CLK_FSYS0_OSCCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_FSYS0_UID_RSTNSYNC_CLK_FSYS0_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_FSYS0_UID_RSTNSYNC_CLK_FSYS0_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_FSYS0_UID_RSTNSYNC_CLK_FSYS0_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_LHM_AXI_D0_PCIE_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_LHM_AXI_D0_PCIE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_LHM_AXI_D0_PCIE_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_LHM_AXI_D0_PCIE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_LHM_AXI_D0_PCIE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_LHM_AXI_D0_PCIE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PPMU_D0_FSYS0_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PPMU_D0_FSYS0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PPMU_D0_FSYS0_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PPMU_D0_FSYS0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PPMU_D0_FSYS0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PPMU_D0_FSYS0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PPMU_D0_FSYS0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PPMU_D0_FSYS0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PPMU_D0_FSYS0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PPMU_D0_FSYS0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PPMU_D0_FSYS0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PPMU_D0_FSYS0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_XIU_P_FSYS0_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_XIU_P_FSYS0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_XIU_P_FSYS0_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_XIU_P_FSYS0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_XIU_P_FSYS0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_XIU_P_FSYS0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_PIPE_PAL_PCIE_G3X2_INST_0_I_APB_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_PIPE_PAL_PCIE_G3X2_INST_0_I_APB_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_PIPE_PAL_PCIE_G3X2_INST_0_I_APB_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_PIPE_PAL_PCIE_G3X2_INST_0_I_APB_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_PIPE_PAL_PCIE_G3X2_INST_0_I_APB_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_PIPE_PAL_PCIE_G3X2_INST_0_I_APB_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_KITT_G3X2_DWC_PCIE_DM_INST_0_DBI_ACLK_UG_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_KITT_G3X2_DWC_PCIE_DM_INST_0_DBI_ACLK_UG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_KITT_G3X2_DWC_PCIE_DM_INST_0_DBI_ACLK_UG_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_KITT_G3X2_DWC_PCIE_DM_INST_0_DBI_ACLK_UG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_KITT_G3X2_DWC_PCIE_DM_INST_0_DBI_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_KITT_G3X2_DWC_PCIE_DM_INST_0_DBI_ACLK_UG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_KITT_G3X2_DWC_PCIE_DM_INST_0_MSTR_ACLK_UG_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_KITT_G3X2_DWC_PCIE_DM_INST_0_MSTR_ACLK_UG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_KITT_G3X2_DWC_PCIE_DM_INST_0_MSTR_ACLK_UG_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_KITT_G3X2_DWC_PCIE_DM_INST_0_MSTR_ACLK_UG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_KITT_G3X2_DWC_PCIE_DM_INST_0_MSTR_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_KITT_G3X2_DWC_PCIE_DM_INST_0_MSTR_ACLK_UG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_KITT_G3X1_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_KITT_G3X1_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_KITT_G3X1_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_KITT_G3X1_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_KITT_G3X1_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_KITT_G3X1_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_KITT_G3X2_DWC_PCIE_DM_INST_0_SLV_ACLK_UG_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_KITT_G3X2_DWC_PCIE_DM_INST_0_SLV_ACLK_UG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_KITT_G3X2_DWC_PCIE_DM_INST_0_SLV_ACLK_UG_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_KITT_G3X2_DWC_PCIE_DM_INST_0_SLV_ACLK_UG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_KITT_G3X2_DWC_PCIE_DM_INST_0_SLV_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_KITT_G3X2_DWC_PCIE_DM_INST_0_SLV_ACLK_UG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_KITT_G3X1_DWC_PCIE_DM_INST_0_DBI_ACLK_UG_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_KITT_G3X1_DWC_PCIE_DM_INST_0_DBI_ACLK_UG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_KITT_G3X1_DWC_PCIE_DM_INST_0_DBI_ACLK_UG_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_KITT_G3X1_DWC_PCIE_DM_INST_0_DBI_ACLK_UG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_KITT_G3X1_DWC_PCIE_DM_INST_0_DBI_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_KITT_G3X1_DWC_PCIE_DM_INST_0_DBI_ACLK_UG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_KITT_G3X1_DWC_PCIE_DM_INST_0_MSTR_ACLK_UG_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_KITT_G3X1_DWC_PCIE_DM_INST_0_MSTR_ACLK_UG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_KITT_G3X1_DWC_PCIE_DM_INST_0_MSTR_ACLK_UG_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_KITT_G3X1_DWC_PCIE_DM_INST_0_MSTR_ACLK_UG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_KITT_G3X1_DWC_PCIE_DM_INST_0_MSTR_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_KITT_G3X1_DWC_PCIE_DM_INST_0_MSTR_ACLK_UG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_KITT_G3X2_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_KITT_G3X2_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_KITT_G3X2_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_KITT_G3X2_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_KITT_G3X2_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_KITT_G3X2_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_KITT_G3X1_DWC_PCIE_DM_INST_0_SLV_ACLK_UG_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_KITT_G3X1_DWC_PCIE_DM_INST_0_SLV_ACLK_UG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_KITT_G3X1_DWC_PCIE_DM_INST_0_SLV_ACLK_UG_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_KITT_G3X1_DWC_PCIE_DM_INST_0_SLV_ACLK_UG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_KITT_G3X1_DWC_PCIE_DM_INST_0_SLV_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_KITT_G3X1_DWC_PCIE_DM_INST_0_SLV_ACLK_UG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_IA_GEN3A_2L0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_IA_GEN3A_2L0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_IA_GEN3A_2L0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_IA_GEN3A_2L0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_IA_GEN3A_2L0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_IA_GEN3A_2L0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_IA_GEN3B_2L0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_IA_GEN3B_2L0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_IA_GEN3B_2L0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_IA_GEN3B_2L0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_IA_GEN3B_2L0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_IA_GEN3B_2L0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_D_TZPC_FSYS0_0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_D_TZPC_FSYS0_0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_D_TZPC_FSYS0_0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_D_TZPC_FSYS0_0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_D_TZPC_FSYS0_0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_D_TZPC_FSYS0_0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_QCHANNEL_WRAPPER_FOR_PCIE_PHY_S2121X2_INST_0_I_APB_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_QCHANNEL_WRAPPER_FOR_PCIE_PHY_S2121X2_INST_0_I_APB_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_QCHANNEL_WRAPPER_FOR_PCIE_PHY_S2121X2_INST_0_I_APB_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_QCHANNEL_WRAPPER_FOR_PCIE_PHY_S2121X2_INST_0_I_APB_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_QCHANNEL_WRAPPER_FOR_PCIE_PHY_S2121X2_INST_0_I_APB_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_QCHANNEL_WRAPPER_FOR_PCIE_PHY_S2121X2_INST_0_I_APB_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_XIU_D_FSYS0_PCIE_SLV_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_XIU_D_FSYS0_PCIE_SLV_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_XIU_D_FSYS0_PCIE_SLV_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_XIU_D_FSYS0_PCIE_SLV_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_XIU_D_FSYS0_PCIE_SLV_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_XIU_D_FSYS0_PCIE_SLV_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PPMU_D1_FSYS0_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PPMU_D1_FSYS0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PPMU_D1_FSYS0_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PPMU_D1_FSYS0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PPMU_D1_FSYS0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PPMU_D1_FSYS0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PPMU_D1_FSYS0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PPMU_D1_FSYS0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PPMU_D1_FSYS0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PPMU_D1_FSYS0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PPMU_D1_FSYS0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PPMU_D1_FSYS0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_IA_GEN3A_2L1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_IA_GEN3A_2L1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_IA_GEN3A_2L1_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_IA_GEN3A_2L1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_IA_GEN3A_2L1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_IA_GEN3A_2L1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_IA_GEN3B_2L1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_IA_GEN3B_2L1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_IA_GEN3B_2L1_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_IA_GEN3B_2L1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_IA_GEN3B_2L1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_IA_GEN3B_2L1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_IA_GEN3A_4L_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_IA_GEN3A_4L_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_IA_GEN3A_4L_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_IA_GEN3A_4L_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_IA_GEN3A_4L_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_IA_GEN3A_4L_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_IA_GEN3B_4L_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_IA_GEN3B_4L_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_IA_GEN3B_4L_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_IA_GEN3B_4L_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_IA_GEN3B_4L_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_IA_GEN3B_4L_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_BTM_D1_FSYS0_IPCLKPORT_I_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_BTM_D1_FSYS0_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_BTM_D1_FSYS0_IPCLKPORT_I_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_BTM_D1_FSYS0_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_BTM_D1_FSYS0_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_BTM_D1_FSYS0_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_LHM_AXI_D1_PCIE_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_LHM_AXI_D1_PCIE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_LHM_AXI_D1_PCIE_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_LHM_AXI_D1_PCIE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_LHM_AXI_D1_PCIE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_LHM_AXI_D1_PCIE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_LHS_ACEL_D1_FSYS0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_LHS_ACEL_D1_FSYS0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_LHS_ACEL_D1_FSYS0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_LHS_ACEL_D1_FSYS0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_LHS_ACEL_D1_FSYS0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_LHS_ACEL_D1_FSYS0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_QCHANNEL_WRAPPER_FOR_PCIE_PHY_S2120X4_INST_0_I_APB_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_QCHANNEL_WRAPPER_FOR_PCIE_PHY_S2120X4_INST_0_I_APB_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_QCHANNEL_WRAPPER_FOR_PCIE_PHY_S2120X4_INST_0_I_APB_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_QCHANNEL_WRAPPER_FOR_PCIE_PHY_S2120X4_INST_0_I_APB_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_QCHANNEL_WRAPPER_FOR_PCIE_PHY_S2120X4_INST_0_I_APB_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_QCHANNEL_WRAPPER_FOR_PCIE_PHY_S2120X4_INST_0_I_APB_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_PIPE_PAL_PCIE_G3X4_INST_0_I_APB_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_PIPE_PAL_PCIE_G3X4_INST_0_I_APB_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_PIPE_PAL_PCIE_G3X4_INST_0_I_APB_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_PIPE_PAL_PCIE_G3X4_INST_0_I_APB_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_PIPE_PAL_PCIE_G3X4_INST_0_I_APB_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_PIPE_PAL_PCIE_G3X4_INST_0_I_APB_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_KITT_G3X4_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_KITT_G3X4_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_KITT_G3X4_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_KITT_G3X4_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_KITT_G3X4_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_KITT_G3X4_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_KITT_G3X4_DWC_PCIE_DM_INST_0_DBI_ACLK_UG_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_KITT_G3X4_DWC_PCIE_DM_INST_0_DBI_ACLK_UG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_KITT_G3X4_DWC_PCIE_DM_INST_0_DBI_ACLK_UG_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_KITT_G3X4_DWC_PCIE_DM_INST_0_DBI_ACLK_UG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_KITT_G3X4_DWC_PCIE_DM_INST_0_DBI_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_KITT_G3X4_DWC_PCIE_DM_INST_0_DBI_ACLK_UG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_KITT_G3X4_DWC_PCIE_DM_INST_0_MSTR_ACLK_UG_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_KITT_G3X4_DWC_PCIE_DM_INST_0_MSTR_ACLK_UG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_KITT_G3X4_DWC_PCIE_DM_INST_0_MSTR_ACLK_UG_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_KITT_G3X4_DWC_PCIE_DM_INST_0_MSTR_ACLK_UG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_KITT_G3X4_DWC_PCIE_DM_INST_0_MSTR_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_KITT_G3X4_DWC_PCIE_DM_INST_0_MSTR_ACLK_UG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_KITT_G3X4_DWC_PCIE_DM_INST_0_SLV_ACLK_UG_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_KITT_G3X4_DWC_PCIE_DM_INST_0_SLV_ACLK_UG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_KITT_G3X4_DWC_PCIE_DM_INST_0_SLV_ACLK_UG_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_KITT_G3X4_DWC_PCIE_DM_INST_0_SLV_ACLK_UG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_KITT_G3X4_DWC_PCIE_DM_INST_0_SLV_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_KITT_G3X4_DWC_PCIE_DM_INST_0_SLV_ACLK_UG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_KITT_G3X2_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_KITT_G3X2_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_KITT_G3X2_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_KITT_G3X2_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_KITT_G3X2_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_KITT_G3X2_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_KITT_G3X4_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_KITT_G3X4_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_KITT_G3X4_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_KITT_G3X4_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_KITT_G3X4_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_KITT_G3X4_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_KITT_G3X2_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_KITT_G3X2_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_KITT_G3X2_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_KITT_G3X2_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_KITT_G3X2_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_KITT_G3X2_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_KITT_G3X2_DWC_PCIE_DM_INST_0_DBI_ACLK_UG_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_KITT_G3X2_DWC_PCIE_DM_INST_0_DBI_ACLK_UG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_KITT_G3X2_DWC_PCIE_DM_INST_0_DBI_ACLK_UG_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_KITT_G3X2_DWC_PCIE_DM_INST_0_DBI_ACLK_UG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_KITT_G3X2_DWC_PCIE_DM_INST_0_DBI_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_KITT_G3X2_DWC_PCIE_DM_INST_0_DBI_ACLK_UG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_KITT_G3X2_DWC_PCIE_DM_INST_0_MSTR_ACLK_UG_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_KITT_G3X2_DWC_PCIE_DM_INST_0_MSTR_ACLK_UG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_KITT_G3X2_DWC_PCIE_DM_INST_0_MSTR_ACLK_UG_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_KITT_G3X2_DWC_PCIE_DM_INST_0_MSTR_ACLK_UG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_KITT_G3X2_DWC_PCIE_DM_INST_0_MSTR_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_KITT_G3X2_DWC_PCIE_DM_INST_0_MSTR_ACLK_UG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_KITT_G3X2_DWC_PCIE_DM_INST_0_SLV_ACLK_UG_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_KITT_G3X2_DWC_PCIE_DM_INST_0_SLV_ACLK_UG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_KITT_G3X2_DWC_PCIE_DM_INST_0_SLV_ACLK_UG_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_KITT_G3X2_DWC_PCIE_DM_INST_0_SLV_ACLK_UG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_KITT_G3X2_DWC_PCIE_DM_INST_0_SLV_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_KITT_G3X2_DWC_PCIE_DM_INST_0_SLV_ACLK_UG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_QCHANNEL_WRAPPER_FOR_PCIE_PHY_S2121X2_INST_0_I_APB_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_QCHANNEL_WRAPPER_FOR_PCIE_PHY_S2121X2_INST_0_I_APB_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_QCHANNEL_WRAPPER_FOR_PCIE_PHY_S2121X2_INST_0_I_APB_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_QCHANNEL_WRAPPER_FOR_PCIE_PHY_S2121X2_INST_0_I_APB_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_QCHANNEL_WRAPPER_FOR_PCIE_PHY_S2121X2_INST_0_I_APB_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_QCHANNEL_WRAPPER_FOR_PCIE_PHY_S2121X2_INST_0_I_APB_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_PIPE_PAL_PCIE_G3X2_INST_0_I_APB_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_PIPE_PAL_PCIE_G3X2_INST_0_I_APB_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_PIPE_PAL_PCIE_G3X2_INST_0_I_APB_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_PIPE_PAL_PCIE_G3X2_INST_0_I_APB_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_PIPE_PAL_PCIE_G3X2_INST_0_I_APB_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_PIPE_PAL_PCIE_G3X2_INST_0_I_APB_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_KITT_G3X2_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_KITT_G3X2_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_KITT_G3X2_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_KITT_G3X2_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_KITT_G3X2_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_KITT_G3X2_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_KITT_G3X2_DWC_PCIE_DM_INST_0_DBI_ACLK_UG_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_KITT_G3X2_DWC_PCIE_DM_INST_0_DBI_ACLK_UG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_KITT_G3X2_DWC_PCIE_DM_INST_0_DBI_ACLK_UG_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_KITT_G3X2_DWC_PCIE_DM_INST_0_DBI_ACLK_UG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_KITT_G3X2_DWC_PCIE_DM_INST_0_DBI_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_KITT_G3X2_DWC_PCIE_DM_INST_0_DBI_ACLK_UG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_KITT_G3X2_DWC_PCIE_DM_INST_0_MSTR_ACLK_UG_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_KITT_G3X2_DWC_PCIE_DM_INST_0_MSTR_ACLK_UG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_KITT_G3X2_DWC_PCIE_DM_INST_0_MSTR_ACLK_UG_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_KITT_G3X2_DWC_PCIE_DM_INST_0_MSTR_ACLK_UG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_KITT_G3X2_DWC_PCIE_DM_INST_0_MSTR_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_KITT_G3X2_DWC_PCIE_DM_INST_0_MSTR_ACLK_UG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_KITT_G3X2_DWC_PCIE_DM_INST_0_SLV_ACLK_UG_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_KITT_G3X2_DWC_PCIE_DM_INST_0_SLV_ACLK_UG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_KITT_G3X2_DWC_PCIE_DM_INST_0_SLV_ACLK_UG_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_KITT_G3X2_DWC_PCIE_DM_INST_0_SLV_ACLK_UG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_KITT_G3X2_DWC_PCIE_DM_INST_0_SLV_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_KITT_G3X2_DWC_PCIE_DM_INST_0_SLV_ACLK_UG),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_KITT_G3X2_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_KITT_G3X2_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_KITT_G3X2_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_KITT_G3X2_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_KITT_G3X2_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_KITT_G3X2_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_KITT_G3X1_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_KITT_G3X1_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_KITT_G3X1_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_KITT_G3X1_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_KITT_G3X1_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_KITT_G3X1_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_KITT_G3X1_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_KITT_G3X1_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_KITT_G3X1_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_KITT_G3X1_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_KITT_G3X1_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_KITT_G3X1_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_KITT_G3X1_DWC_PCIE_DM_INST_0_DBI_ACLK_UG_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_KITT_G3X1_DWC_PCIE_DM_INST_0_DBI_ACLK_UG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_KITT_G3X1_DWC_PCIE_DM_INST_0_DBI_ACLK_UG_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_KITT_G3X1_DWC_PCIE_DM_INST_0_DBI_ACLK_UG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_KITT_G3X1_DWC_PCIE_DM_INST_0_DBI_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_KITT_G3X1_DWC_PCIE_DM_INST_0_DBI_ACLK_UG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_KITT_G3X1_DWC_PCIE_DM_INST_0_MSTR_ACLK_UG_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_KITT_G3X1_DWC_PCIE_DM_INST_0_MSTR_ACLK_UG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_KITT_G3X1_DWC_PCIE_DM_INST_0_MSTR_ACLK_UG_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_KITT_G3X1_DWC_PCIE_DM_INST_0_MSTR_ACLK_UG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_KITT_G3X1_DWC_PCIE_DM_INST_0_MSTR_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_KITT_G3X1_DWC_PCIE_DM_INST_0_MSTR_ACLK_UG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_KITT_G3X1_DWC_PCIE_DM_INST_0_SLV_ACLK_UG_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_KITT_G3X1_DWC_PCIE_DM_INST_0_SLV_ACLK_UG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_KITT_G3X1_DWC_PCIE_DM_INST_0_SLV_ACLK_UG_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_KITT_G3X1_DWC_PCIE_DM_INST_0_SLV_ACLK_UG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_KITT_G3X1_DWC_PCIE_DM_INST_0_SLV_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_KITT_G3X1_DWC_PCIE_DM_INST_0_SLV_ACLK_UG),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_KITT_G3X1_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_KITT_G3X1_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_KITT_G3X1_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_KITT_G3X1_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_KITT_G3X1_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_KITT_G3X1_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_KITT_G3X2_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_KITT_G3X2_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_KITT_G3X2_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_KITT_G3X2_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_KITT_G3X2_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_KITT_G3X2_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_BTM_D_FSYS0SFI_IPCLKPORT_I_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_BTM_D_FSYS0SFI_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_BTM_D_FSYS0SFI_IPCLKPORT_I_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_BTM_D_FSYS0SFI_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_BTM_D_FSYS0SFI_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_BTM_D_FSYS0SFI_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_LHM_AXI_P_SFIFSYS0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_LHM_AXI_P_SFIFSYS0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_LHM_AXI_P_SFIFSYS0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_LHM_AXI_P_SFIFSYS0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_LHM_AXI_P_SFIFSYS0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_LHM_AXI_P_SFIFSYS0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_LHS_AXI_D_FSYS0SFI_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_LHS_AXI_D_FSYS0SFI_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_LHS_AXI_D_FSYS0SFI_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_LHS_AXI_D_FSYS0SFI_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_LHS_AXI_D_FSYS0SFI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_LHS_AXI_D_FSYS0SFI_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_D_TZPC_FSYS0_1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_D_TZPC_FSYS0_1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_D_TZPC_FSYS0_1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_D_TZPC_FSYS0_1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_D_TZPC_FSYS0_1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_D_TZPC_FSYS0_1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_VGEN_PCIE_GEN3A_2L0_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_VGEN_PCIE_GEN3A_2L0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_VGEN_PCIE_GEN3A_2L0_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_VGEN_PCIE_GEN3A_2L0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_VGEN_PCIE_GEN3A_2L0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_VGEN_PCIE_GEN3A_2L0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_VGEN_PCIE_GEN3A_2L1_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_VGEN_PCIE_GEN3A_2L1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_VGEN_PCIE_GEN3A_2L1_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_VGEN_PCIE_GEN3A_2L1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_VGEN_PCIE_GEN3A_2L1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_VGEN_PCIE_GEN3A_2L1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_VGEN_PCIE_GEN3A_4L_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_VGEN_PCIE_GEN3A_4L_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_VGEN_PCIE_GEN3A_4L_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_VGEN_PCIE_GEN3A_4L_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_VGEN_PCIE_GEN3A_4L_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_VGEN_PCIE_GEN3A_4L_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_VGEN_PCIE_GEN3B_2L0_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_VGEN_PCIE_GEN3B_2L0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_VGEN_PCIE_GEN3B_2L0_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_VGEN_PCIE_GEN3B_2L0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_VGEN_PCIE_GEN3B_2L0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_VGEN_PCIE_GEN3B_2L0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_VGEN_PCIE_GEN3B_2L1_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_VGEN_PCIE_GEN3B_2L1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_VGEN_PCIE_GEN3B_2L1_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_VGEN_PCIE_GEN3B_2L1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_VGEN_PCIE_GEN3B_2L1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_VGEN_PCIE_GEN3B_2L1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_VGEN_PCIE_GEN3B_4L_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_VGEN_PCIE_GEN3B_4L_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_VGEN_PCIE_GEN3B_4L_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_VGEN_PCIE_GEN3B_4L_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_VGEN_PCIE_GEN3B_4L_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_VGEN_PCIE_GEN3B_4L_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PPMU_D_FSYS0SFI_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PPMU_D_FSYS0SFI_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PPMU_D_FSYS0SFI_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PPMU_D_FSYS0SFI_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PPMU_D_FSYS0SFI_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PPMU_D_FSYS0SFI_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PPMU_D_FSYS0SFI_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PPMU_D_FSYS0SFI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PPMU_D_FSYS0SFI_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PPMU_D_FSYS0SFI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PPMU_D_FSYS0SFI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PPMU_D_FSYS0SFI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_QE_PCIE_GEN3A_2L0_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_QE_PCIE_GEN3A_2L0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_QE_PCIE_GEN3A_2L0_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_QE_PCIE_GEN3A_2L0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_QE_PCIE_GEN3A_2L0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_QE_PCIE_GEN3A_2L0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_QE_PCIE_GEN3A_2L1_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_QE_PCIE_GEN3A_2L1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_QE_PCIE_GEN3A_2L1_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_QE_PCIE_GEN3A_2L1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_QE_PCIE_GEN3A_2L1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_QE_PCIE_GEN3A_2L1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_QE_PCIE_GEN3A_4L_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_QE_PCIE_GEN3A_4L_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_QE_PCIE_GEN3A_4L_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_QE_PCIE_GEN3A_4L_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_QE_PCIE_GEN3A_4L_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_QE_PCIE_GEN3A_4L_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_QE_PCIE_GEN3B_2L0_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_QE_PCIE_GEN3B_2L0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_QE_PCIE_GEN3B_2L0_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_QE_PCIE_GEN3B_2L0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_QE_PCIE_GEN3B_2L0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_QE_PCIE_GEN3B_2L0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_QE_PCIE_GEN3B_2L1_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_QE_PCIE_GEN3B_2L1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_QE_PCIE_GEN3B_2L1_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_QE_PCIE_GEN3B_2L1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_QE_PCIE_GEN3B_2L1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_QE_PCIE_GEN3B_2L1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_QE_PCIE_GEN3B_4L_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_QE_PCIE_GEN3B_4L_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_QE_PCIE_GEN3B_4L_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_QE_PCIE_GEN3B_4L_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_QE_PCIE_GEN3B_4L_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_QE_PCIE_GEN3B_4L_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_LHM_AXI_D_FSYS2FSYS0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_LHM_AXI_D_FSYS2FSYS0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_LHM_AXI_D_FSYS2FSYS0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_LHM_AXI_D_FSYS2FSYS0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_LHM_AXI_D_FSYS2FSYS0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_LHM_AXI_D_FSYS2FSYS0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_LHS_AXI_P_FSYS0FSYS2_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_LHS_AXI_P_FSYS0FSYS2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_LHS_AXI_P_FSYS0FSYS2_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_LHS_AXI_P_FSYS0FSYS2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_LHS_AXI_P_FSYS0FSYS2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_LHS_AXI_P_FSYS0FSYS2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_S2MPU_D0_FSYS0_IPCLKPORT_CLK_S2_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_S2MPU_D0_FSYS0_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_S2MPU_D0_FSYS0_IPCLKPORT_CLK_S2_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_S2MPU_D0_FSYS0_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_S2MPU_D0_FSYS0_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_S2MPU_D0_FSYS0_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_S2MPU_D1_FSYS0_IPCLKPORT_CLK_S2_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_S2MPU_D1_FSYS0_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_S2MPU_D1_FSYS0_IPCLKPORT_CLK_S2_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_S2MPU_D1_FSYS0_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS0_UID_S2MPU_D1_FSYS0_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_S2MPU_D1_FSYS0_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_FSYS1_CMU_FSYS1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_FSYS1_CMU_FSYS1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_FSYS1_CMU_FSYS1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_FSYS1_CMU_FSYS1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_FSYS1_CMU_FSYS1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_FSYS1_CMU_FSYS1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_MMC_CARD_IPCLKPORT_SDCLKIN_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_MMC_CARD_IPCLKPORT_SDCLKIN),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_MMC_CARD_IPCLKPORT_SDCLKIN_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_MMC_CARD_IPCLKPORT_SDCLKIN),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_MMC_CARD_IPCLKPORT_SDCLKIN_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_MMC_CARD_IPCLKPORT_SDCLKIN),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_SYSREG_FSYS1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_SYSREG_FSYS1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_SYSREG_FSYS1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_SYSREG_FSYS1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_SYSREG_FSYS1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_SYSREG_FSYS1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_GPIO_FSYS1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_GPIO_FSYS1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_GPIO_FSYS1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_GPIO_FSYS1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_GPIO_FSYS1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_GPIO_FSYS1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_LHS_ACEL_D_FSYS1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_LHS_ACEL_D_FSYS1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_LHS_ACEL_D_FSYS1_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_LHS_ACEL_D_FSYS1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_LHS_ACEL_D_FSYS1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_LHS_ACEL_D_FSYS1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_LHM_AXI_P_FSYS1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_LHM_AXI_P_FSYS1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_LHM_AXI_P_FSYS1_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_LHM_AXI_P_FSYS1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_LHM_AXI_P_FSYS1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_LHM_AXI_P_FSYS1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_XIU_D_FSYS1_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_XIU_D_FSYS1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_XIU_D_FSYS1_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_XIU_D_FSYS1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_XIU_D_FSYS1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_XIU_D_FSYS1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_XIU_P_FSYS1_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_XIU_P_FSYS1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_XIU_P_FSYS1_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_XIU_P_FSYS1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_XIU_P_FSYS1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_XIU_P_FSYS1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_PPMU_FSYS1_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_PPMU_FSYS1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_PPMU_FSYS1_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_PPMU_FSYS1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_PPMU_FSYS1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_PPMU_FSYS1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_PPMU_FSYS1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_PPMU_FSYS1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_PPMU_FSYS1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_PPMU_FSYS1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_PPMU_FSYS1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_PPMU_FSYS1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_BTM_FSYS1_IPCLKPORT_I_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_BTM_FSYS1_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_BTM_FSYS1_IPCLKPORT_I_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_BTM_FSYS1_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_BTM_FSYS1_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_BTM_FSYS1_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_BTM_FSYS1_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_BTM_FSYS1_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_BTM_FSYS1_IPCLKPORT_I_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_BTM_FSYS1_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_BTM_FSYS1_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_BTM_FSYS1_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_RSTNSYNC_CLK_FSYS1_BUS_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_RSTNSYNC_CLK_FSYS1_BUS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_RSTNSYNC_CLK_FSYS1_BUS_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_RSTNSYNC_CLK_FSYS1_BUS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_RSTNSYNC_CLK_FSYS1_BUS_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_RSTNSYNC_CLK_FSYS1_BUS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_VGEN_LITE_FSYS1_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_VGEN_LITE_FSYS1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_VGEN_LITE_FSYS1_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_VGEN_LITE_FSYS1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_VGEN_LITE_FSYS1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_VGEN_LITE_FSYS1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_MMC_CARD_IPCLKPORT_I_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_MMC_CARD_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_MMC_CARD_IPCLKPORT_I_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_MMC_CARD_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_MMC_CARD_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_MMC_CARD_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_D_TZPC_FSYS1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_D_TZPC_FSYS1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_D_TZPC_FSYS1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_D_TZPC_FSYS1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_D_TZPC_FSYS1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_D_TZPC_FSYS1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_FSYS1_UID_RSTNSYNC_CLK_FSYS1_OSCCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_FSYS1_UID_RSTNSYNC_CLK_FSYS1_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_FSYS1_UID_RSTNSYNC_CLK_FSYS1_OSCCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_FSYS1_UID_RSTNSYNC_CLK_FSYS1_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_FSYS1_UID_RSTNSYNC_CLK_FSYS1_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_FSYS1_UID_RSTNSYNC_CLK_FSYS1_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB20DRD_0_IPCLKPORT_I_USB20DRD_REF_CLK_40_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB20DRD_0_IPCLKPORT_I_USB20DRD_REF_CLK_40),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB20DRD_0_IPCLKPORT_I_USB20DRD_REF_CLK_40_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB20DRD_0_IPCLKPORT_I_USB20DRD_REF_CLK_40),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB20DRD_0_IPCLKPORT_I_USB20DRD_REF_CLK_40_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB20DRD_0_IPCLKPORT_I_USB20DRD_REF_CLK_40),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB20DRD_0_IPCLKPORT_BUS_CLK_EARLY_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB20DRD_0_IPCLKPORT_BUS_CLK_EARLY),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB20DRD_0_IPCLKPORT_BUS_CLK_EARLY_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB20DRD_0_IPCLKPORT_BUS_CLK_EARLY),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB20DRD_0_IPCLKPORT_BUS_CLK_EARLY_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB20DRD_0_IPCLKPORT_BUS_CLK_EARLY),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB20DRD_0_IPCLKPORT_ACLK_PHYCTRL_20_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB20DRD_0_IPCLKPORT_ACLK_PHYCTRL_20),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB20DRD_0_IPCLKPORT_ACLK_PHYCTRL_20_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB20DRD_0_IPCLKPORT_ACLK_PHYCTRL_20),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB20DRD_0_IPCLKPORT_ACLK_PHYCTRL_20_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB20DRD_0_IPCLKPORT_ACLK_PHYCTRL_20),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB20DRD_1_IPCLKPORT_I_USB20DRD_REF_CLK_40_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB20DRD_1_IPCLKPORT_I_USB20DRD_REF_CLK_40),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB20DRD_1_IPCLKPORT_I_USB20DRD_REF_CLK_40_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB20DRD_1_IPCLKPORT_I_USB20DRD_REF_CLK_40),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB20DRD_1_IPCLKPORT_I_USB20DRD_REF_CLK_40_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB20DRD_1_IPCLKPORT_I_USB20DRD_REF_CLK_40),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB20DRD_1_IPCLKPORT_BUS_CLK_EARLY_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB20DRD_1_IPCLKPORT_BUS_CLK_EARLY),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB20DRD_1_IPCLKPORT_BUS_CLK_EARLY_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB20DRD_1_IPCLKPORT_BUS_CLK_EARLY),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB20DRD_1_IPCLKPORT_BUS_CLK_EARLY_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB20DRD_1_IPCLKPORT_BUS_CLK_EARLY),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB20DRD_1_IPCLKPORT_ACLK_PHYCTRL_20_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB20DRD_1_IPCLKPORT_ACLK_PHYCTRL_20),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB20DRD_1_IPCLKPORT_ACLK_PHYCTRL_20_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB20DRD_1_IPCLKPORT_ACLK_PHYCTRL_20),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB20DRD_1_IPCLKPORT_ACLK_PHYCTRL_20_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB20DRD_1_IPCLKPORT_ACLK_PHYCTRL_20),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB30DRD_0_IPCLKPORT_I_USB30DRD_REF_CLK_40_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB30DRD_0_IPCLKPORT_I_USB30DRD_REF_CLK_40),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB30DRD_0_IPCLKPORT_I_USB30DRD_REF_CLK_40_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB30DRD_0_IPCLKPORT_I_USB30DRD_REF_CLK_40),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB30DRD_0_IPCLKPORT_I_USB30DRD_REF_CLK_40_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB30DRD_0_IPCLKPORT_I_USB30DRD_REF_CLK_40),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB30DRD_0_IPCLKPORT_BUS_CLK_EARLY_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB30DRD_0_IPCLKPORT_BUS_CLK_EARLY),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB30DRD_0_IPCLKPORT_BUS_CLK_EARLY_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB30DRD_0_IPCLKPORT_BUS_CLK_EARLY),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB30DRD_0_IPCLKPORT_BUS_CLK_EARLY_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB30DRD_0_IPCLKPORT_BUS_CLK_EARLY),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB30DRD_0_IPCLKPORT_ACLK_PHYCTRL_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB30DRD_0_IPCLKPORT_ACLK_PHYCTRL),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB30DRD_0_IPCLKPORT_ACLK_PHYCTRL_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB30DRD_0_IPCLKPORT_ACLK_PHYCTRL),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB30DRD_0_IPCLKPORT_ACLK_PHYCTRL_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB30DRD_0_IPCLKPORT_ACLK_PHYCTRL),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB30DRD_1_IPCLKPORT_I_USB30DRD_REF_CLK_40_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB30DRD_1_IPCLKPORT_I_USB30DRD_REF_CLK_40),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB30DRD_1_IPCLKPORT_I_USB30DRD_REF_CLK_40_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB30DRD_1_IPCLKPORT_I_USB30DRD_REF_CLK_40),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB30DRD_1_IPCLKPORT_I_USB30DRD_REF_CLK_40_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB30DRD_1_IPCLKPORT_I_USB30DRD_REF_CLK_40),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB30DRD_1_IPCLKPORT_BUS_CLK_EARLY_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB30DRD_1_IPCLKPORT_BUS_CLK_EARLY),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB30DRD_1_IPCLKPORT_BUS_CLK_EARLY_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB30DRD_1_IPCLKPORT_BUS_CLK_EARLY),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB30DRD_1_IPCLKPORT_BUS_CLK_EARLY_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB30DRD_1_IPCLKPORT_BUS_CLK_EARLY),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB30DRD_1_IPCLKPORT_ACLK_PHYCTRL_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB30DRD_1_IPCLKPORT_ACLK_PHYCTRL),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB30DRD_1_IPCLKPORT_ACLK_PHYCTRL_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB30DRD_1_IPCLKPORT_ACLK_PHYCTRL),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB30DRD_1_IPCLKPORT_ACLK_PHYCTRL_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB30DRD_1_IPCLKPORT_ACLK_PHYCTRL),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_US_D_USB3_0_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_US_D_USB3_0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_US_D_USB3_0_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_US_D_USB3_0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_US_D_USB3_0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_US_D_USB3_0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_US_D_USB3_1_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_US_D_USB3_1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_US_D_USB3_1_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_US_D_USB3_1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_US_D_USB3_1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_US_D_USB3_1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_US_D_USB2_0_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_US_D_USB2_0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_US_D_USB2_0_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_US_D_USB2_0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_US_D_USB2_0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_US_D_USB2_0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_US_D_USB2_1_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_US_D_USB2_1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_US_D_USB2_1_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_US_D_USB2_1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_US_D_USB2_1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_US_D_USB2_1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_FSYS1_UID_USB30DRD_1_IPCLKPORT_I_USB30DRD_SUSPEND_CLK_26_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_FSYS1_UID_USB30DRD_1_IPCLKPORT_I_USB30DRD_SUSPEND_CLK_26),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_FSYS1_UID_USB30DRD_1_IPCLKPORT_I_USB30DRD_SUSPEND_CLK_26_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_FSYS1_UID_USB30DRD_1_IPCLKPORT_I_USB30DRD_SUSPEND_CLK_26),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_FSYS1_UID_USB30DRD_1_IPCLKPORT_I_USB30DRD_SUSPEND_CLK_26_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_FSYS1_UID_USB30DRD_1_IPCLKPORT_I_USB30DRD_SUSPEND_CLK_26),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_FSYS1_UID_USB30DRD_0_IPCLKPORT_I_USB30DRD_SUSPEND_CLK_26_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_FSYS1_UID_USB30DRD_0_IPCLKPORT_I_USB30DRD_SUSPEND_CLK_26),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_FSYS1_UID_USB30DRD_0_IPCLKPORT_I_USB30DRD_SUSPEND_CLK_26_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_FSYS1_UID_USB30DRD_0_IPCLKPORT_I_USB30DRD_SUSPEND_CLK_26),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_FSYS1_UID_USB30DRD_0_IPCLKPORT_I_USB30DRD_SUSPEND_CLK_26_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_FSYS1_UID_USB30DRD_0_IPCLKPORT_I_USB30DRD_SUSPEND_CLK_26),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_S2MPU_D_FSYS1_IPCLKPORT_CLK_S2_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_S2MPU_D_FSYS1_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_S2MPU_D_FSYS1_IPCLKPORT_CLK_S2_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_S2MPU_D_FSYS1_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS1_UID_S2MPU_D_FSYS1_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_S2MPU_D_FSYS1_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_FSYS2_UID_FSYS2_CMU_FSYS2_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_FSYS2_UID_FSYS2_CMU_FSYS2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_FSYS2_UID_FSYS2_CMU_FSYS2_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_FSYS2_UID_FSYS2_CMU_FSYS2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_FSYS2_UID_FSYS2_CMU_FSYS2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_FSYS2_UID_FSYS2_CMU_FSYS2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_LHM_AXI_P_FSYS0FSYS2_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_LHM_AXI_P_FSYS0FSYS2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_LHM_AXI_P_FSYS0FSYS2_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_LHM_AXI_P_FSYS0FSYS2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_LHM_AXI_P_FSYS0FSYS2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_LHM_AXI_P_FSYS0FSYS2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_BTM_D_FSYS2FSYS0_IPCLKPORT_I_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_BTM_D_FSYS2FSYS0_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_BTM_D_FSYS2FSYS0_IPCLKPORT_I_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_BTM_D_FSYS2FSYS0_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_BTM_D_FSYS2FSYS0_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_BTM_D_FSYS2FSYS0_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_BTM_D_FSYS2FSYS0_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_BTM_D_FSYS2FSYS0_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_BTM_D_FSYS2FSYS0_IPCLKPORT_I_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_BTM_D_FSYS2FSYS0_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_BTM_D_FSYS2FSYS0_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_BTM_D_FSYS2FSYS0_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_BTM_D_FSYS2_IPCLKPORT_I_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_BTM_D_FSYS2_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_BTM_D_FSYS2_IPCLKPORT_I_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_BTM_D_FSYS2_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_BTM_D_FSYS2_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_BTM_D_FSYS2_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_BTM_D_FSYS2_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_BTM_D_FSYS2_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_BTM_D_FSYS2_IPCLKPORT_I_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_BTM_D_FSYS2_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_BTM_D_FSYS2_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_BTM_D_FSYS2_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_D_TZPC_FSYS2_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_D_TZPC_FSYS2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_D_TZPC_FSYS2_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_D_TZPC_FSYS2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_D_TZPC_FSYS2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_D_TZPC_FSYS2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_ETHERNET0_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_ETHERNET0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_ETHERNET0_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_ETHERNET0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_ETHERNET0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_ETHERNET0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_ETHERNET0_IPCLKPORT_PCLK_S0_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_ETHERNET0_IPCLKPORT_PCLK_S0),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_ETHERNET0_IPCLKPORT_PCLK_S0_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_ETHERNET0_IPCLKPORT_PCLK_S0),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_ETHERNET0_IPCLKPORT_PCLK_S0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_ETHERNET0_IPCLKPORT_PCLK_S0),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_ETHERNET0_IPCLKPORT_SYS_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_ETHERNET0_IPCLKPORT_SYS_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_ETHERNET0_IPCLKPORT_SYS_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_ETHERNET0_IPCLKPORT_SYS_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_ETHERNET0_IPCLKPORT_SYS_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_ETHERNET0_IPCLKPORT_SYS_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_ETHERNET1_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_ETHERNET1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_ETHERNET1_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_ETHERNET1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_ETHERNET1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_ETHERNET1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_ETHERNET1_IPCLKPORT_PCLK_S0_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_ETHERNET1_IPCLKPORT_PCLK_S0),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_ETHERNET1_IPCLKPORT_PCLK_S0_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_ETHERNET1_IPCLKPORT_PCLK_S0),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_ETHERNET1_IPCLKPORT_PCLK_S0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_ETHERNET1_IPCLKPORT_PCLK_S0),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_ETHERNET1_IPCLKPORT_SYS_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_ETHERNET1_IPCLKPORT_SYS_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_ETHERNET1_IPCLKPORT_SYS_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_ETHERNET1_IPCLKPORT_SYS_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_ETHERNET1_IPCLKPORT_SYS_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_ETHERNET1_IPCLKPORT_SYS_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_GPIO_FSYS2_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_GPIO_FSYS2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_GPIO_FSYS2_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_GPIO_FSYS2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_GPIO_FSYS2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_GPIO_FSYS2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_LHS_AXI_D_FSYS2FSYS0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_LHS_AXI_D_FSYS2FSYS0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_LHS_AXI_D_FSYS2FSYS0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_LHS_AXI_D_FSYS2FSYS0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_LHS_AXI_D_FSYS2FSYS0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_LHS_AXI_D_FSYS2FSYS0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_LHS_ACEL_D_FSYS2_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_LHS_ACEL_D_FSYS2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_LHS_ACEL_D_FSYS2_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_LHS_ACEL_D_FSYS2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_LHS_ACEL_D_FSYS2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_LHS_ACEL_D_FSYS2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_QE_ETHERNET0_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_QE_ETHERNET0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_QE_ETHERNET0_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_QE_ETHERNET0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_QE_ETHERNET0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_QE_ETHERNET0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_QE_ETHERNET0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_QE_ETHERNET0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_QE_ETHERNET0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_QE_ETHERNET0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_QE_ETHERNET0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_QE_ETHERNET0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_QE_ETHERNET1_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_QE_ETHERNET1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_QE_ETHERNET1_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_QE_ETHERNET1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_QE_ETHERNET1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_QE_ETHERNET1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_QE_ETHERNET1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_QE_ETHERNET1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_QE_ETHERNET1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_QE_ETHERNET1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_QE_ETHERNET1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_QE_ETHERNET1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_QE_UFS_EMBD0_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_QE_UFS_EMBD0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_QE_UFS_EMBD0_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_QE_UFS_EMBD0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_QE_UFS_EMBD0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_QE_UFS_EMBD0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_QE_UFS_EMBD0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_QE_UFS_EMBD0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_QE_UFS_EMBD0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_QE_UFS_EMBD0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_QE_UFS_EMBD0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_QE_UFS_EMBD0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_QE_UFS_EMBD1_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_QE_UFS_EMBD1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_QE_UFS_EMBD1_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_QE_UFS_EMBD1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_QE_UFS_EMBD1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_QE_UFS_EMBD1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_QE_UFS_EMBD1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_QE_UFS_EMBD1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_QE_UFS_EMBD1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_QE_UFS_EMBD1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_QE_UFS_EMBD1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_QE_UFS_EMBD1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_RSTNSYNC_CLK_FSYS2_BUS_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_RSTNSYNC_CLK_FSYS2_BUS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_RSTNSYNC_CLK_FSYS2_BUS_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_RSTNSYNC_CLK_FSYS2_BUS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_RSTNSYNC_CLK_FSYS2_BUS_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_RSTNSYNC_CLK_FSYS2_BUS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_FSYS2_UID_RSTNSYNC_CLK_FSYS2_OSCCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_FSYS2_UID_RSTNSYNC_CLK_FSYS2_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_FSYS2_UID_RSTNSYNC_CLK_FSYS2_OSCCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_FSYS2_UID_RSTNSYNC_CLK_FSYS2_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_FSYS2_UID_RSTNSYNC_CLK_FSYS2_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_FSYS2_UID_RSTNSYNC_CLK_FSYS2_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_SYSMMU_ETHERNET_IPCLKPORT_CLK_S1_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_SYSMMU_ETHERNET_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_SYSMMU_ETHERNET_IPCLKPORT_CLK_S1_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_SYSMMU_ETHERNET_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_SYSMMU_ETHERNET_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_SYSMMU_ETHERNET_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_S2MPU_D_FSYS2_IPCLKPORT_CLK_S2_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_S2MPU_D_FSYS2_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_S2MPU_D_FSYS2_IPCLKPORT_CLK_S2_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_S2MPU_D_FSYS2_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_S2MPU_D_FSYS2_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_S2MPU_D_FSYS2_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_SYSREG_FSYS2_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_SYSREG_FSYS2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_SYSREG_FSYS2_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_SYSREG_FSYS2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_SYSREG_FSYS2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_SYSREG_FSYS2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_UFS_EMBD0_IPCLKPORT_I_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_UFS_EMBD0_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_UFS_EMBD0_IPCLKPORT_I_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_UFS_EMBD0_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_UFS_EMBD0_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_UFS_EMBD0_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_UFS_EMBD0_IPCLKPORT_I_CLK_UNIPRO_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_UFS_EMBD0_IPCLKPORT_I_CLK_UNIPRO),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_UFS_EMBD0_IPCLKPORT_I_CLK_UNIPRO_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_UFS_EMBD0_IPCLKPORT_I_CLK_UNIPRO),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_UFS_EMBD0_IPCLKPORT_I_CLK_UNIPRO_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_UFS_EMBD0_IPCLKPORT_I_CLK_UNIPRO),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_UFS_EMBD0_IPCLKPORT_I_FMP_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_UFS_EMBD0_IPCLKPORT_I_FMP_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_UFS_EMBD0_IPCLKPORT_I_FMP_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_UFS_EMBD0_IPCLKPORT_I_FMP_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_UFS_EMBD0_IPCLKPORT_I_FMP_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_UFS_EMBD0_IPCLKPORT_I_FMP_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_UFS_EMBD1_IPCLKPORT_I_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_UFS_EMBD1_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_UFS_EMBD1_IPCLKPORT_I_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_UFS_EMBD1_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_UFS_EMBD1_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_UFS_EMBD1_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_UFS_EMBD1_IPCLKPORT_I_CLK_UNIPRO_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_UFS_EMBD1_IPCLKPORT_I_CLK_UNIPRO),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_UFS_EMBD1_IPCLKPORT_I_CLK_UNIPRO_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_UFS_EMBD1_IPCLKPORT_I_CLK_UNIPRO),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_UFS_EMBD1_IPCLKPORT_I_CLK_UNIPRO_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_UFS_EMBD1_IPCLKPORT_I_CLK_UNIPRO),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_UFS_EMBD1_IPCLKPORT_I_FMP_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_UFS_EMBD1_IPCLKPORT_I_FMP_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_UFS_EMBD1_IPCLKPORT_I_FMP_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_UFS_EMBD1_IPCLKPORT_I_FMP_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_UFS_EMBD1_IPCLKPORT_I_FMP_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_UFS_EMBD1_IPCLKPORT_I_FMP_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_VGEN_ETHERNET0_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_VGEN_ETHERNET0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_VGEN_ETHERNET0_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_VGEN_ETHERNET0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_VGEN_ETHERNET0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_VGEN_ETHERNET0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_XIU_D_FSYS2_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_XIU_D_FSYS2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_XIU_D_FSYS2_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_XIU_D_FSYS2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_XIU_D_FSYS2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_XIU_D_FSYS2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_XIU_D_FSYS2_ETH_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_XIU_D_FSYS2_ETH_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_XIU_D_FSYS2_ETH_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_XIU_D_FSYS2_ETH_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_XIU_D_FSYS2_ETH_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_XIU_D_FSYS2_ETH_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_LHM_AXI_P_FSYS2_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_LHM_AXI_P_FSYS2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_LHM_AXI_P_FSYS2_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_LHM_AXI_P_FSYS2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_LHM_AXI_P_FSYS2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_LHM_AXI_P_FSYS2_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_VGEN_ETHERNET1_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_VGEN_ETHERNET1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_VGEN_ETHERNET1_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_VGEN_ETHERNET1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_VGEN_ETHERNET1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_VGEN_ETHERNET1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_PPMU_ETHERNET_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_PPMU_ETHERNET_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_PPMU_ETHERNET_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_PPMU_ETHERNET_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_PPMU_ETHERNET_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_PPMU_ETHERNET_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_PPMU_ETHERNET_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_PPMU_ETHERNET_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_PPMU_ETHERNET_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_PPMU_ETHERNET_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_PPMU_ETHERNET_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_PPMU_ETHERNET_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_XIU_P_FSYS2_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_XIU_P_FSYS2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_XIU_P_FSYS2_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_XIU_P_FSYS2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_XIU_P_FSYS2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_XIU_P_FSYS2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_PPMU_UFS_EMBD0_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_PPMU_UFS_EMBD0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_PPMU_UFS_EMBD0_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_PPMU_UFS_EMBD0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_PPMU_UFS_EMBD0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_PPMU_UFS_EMBD0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_PPMU_UFS_EMBD0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_PPMU_UFS_EMBD0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_PPMU_UFS_EMBD0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_PPMU_UFS_EMBD0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_PPMU_UFS_EMBD0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_PPMU_UFS_EMBD0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_PPMU_UFS_EMBD1_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_PPMU_UFS_EMBD1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_PPMU_UFS_EMBD1_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_PPMU_UFS_EMBD1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_PPMU_UFS_EMBD1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_PPMU_UFS_EMBD1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_PPMU_UFS_EMBD1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_PPMU_UFS_EMBD1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_PPMU_UFS_EMBD1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_PPMU_UFS_EMBD1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_PPMU_UFS_EMBD1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_PPMU_UFS_EMBD1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_ETHERNET0_IPCLKPORT_PCLK_S1_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_ETHERNET0_IPCLKPORT_PCLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_ETHERNET0_IPCLKPORT_PCLK_S1_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_ETHERNET0_IPCLKPORT_PCLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_ETHERNET0_IPCLKPORT_PCLK_S1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_ETHERNET0_IPCLKPORT_PCLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_ETHERNET1_IPCLKPORT_PCLK_S1_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_ETHERNET1_IPCLKPORT_PCLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_ETHERNET1_IPCLKPORT_PCLK_S1_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_ETHERNET1_IPCLKPORT_PCLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS2_UID_ETHERNET1_IPCLKPORT_PCLK_S1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_ETHERNET1_IPCLKPORT_PCLK_S1),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G2D_UID_G2D_CMU_G2D_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_G2D_UID_G2D_CMU_G2D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G2D_UID_G2D_CMU_G2D_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_G2D_UID_G2D_CMU_G2D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G2D_UID_G2D_CMU_G2D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_G2D_UID_G2D_CMU_G2D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_G2DD0_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_G2DD0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_G2DD0_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_G2DD0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_G2DD0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_G2DD0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_G2DD0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_G2DD0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_G2DD0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_G2DD0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_G2DD0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_G2DD0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_G2DD1_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_G2DD1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_G2DD1_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_G2DD1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_G2DD1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_G2DD1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_G2DD1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_G2DD1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_G2DD1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_G2DD1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_G2DD1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_G2DD1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_G2DD0_IPCLKPORT_CLK_S1_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_G2DD0_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_G2DD0_IPCLKPORT_CLK_S1_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_G2DD0_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_G2DD0_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_G2DD0_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSREG_G2D_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSREG_G2D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSREG_G2D_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSREG_G2D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSREG_G2D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSREG_G2D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_LHS_ACEL_D0_G2D_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_LHS_ACEL_D0_G2D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_LHS_ACEL_D0_G2D_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_LHS_ACEL_D0_G2D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_LHS_ACEL_D0_G2D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_LHS_ACEL_D0_G2D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_LHS_ACEL_D1_G2D_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_LHS_ACEL_D1_G2D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_LHS_ACEL_D1_G2D_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_LHS_ACEL_D1_G2D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_LHS_ACEL_D1_G2D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_LHS_ACEL_D1_G2D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_LHM_AXI_P_G2D_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_LHM_AXI_P_G2D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_LHM_AXI_P_G2D_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_LHM_AXI_P_G2D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_LHM_AXI_P_G2D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_LHM_AXI_P_G2D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_G2D_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_G2D_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_G2D_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_G2D_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_G2D_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_G2D_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_BTM_G2DD0_IPCLKPORT_I_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_BTM_G2DD0_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_BTM_G2DD0_IPCLKPORT_I_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_BTM_G2DD0_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_BTM_G2DD0_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_BTM_G2DD0_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_BTM_G2DD1_IPCLKPORT_I_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_BTM_G2DD1_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_BTM_G2DD1_IPCLKPORT_I_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_BTM_G2DD1_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_BTM_G2DD1_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_BTM_G2DD1_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_BTM_G2DD0_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_BTM_G2DD0_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_BTM_G2DD0_IPCLKPORT_I_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_BTM_G2DD0_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_BTM_G2DD0_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_BTM_G2DD0_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_BTM_G2DD1_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_BTM_G2DD1_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_BTM_G2DD1_IPCLKPORT_I_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_BTM_G2DD1_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_BTM_G2DD1_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_BTM_G2DD1_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_BTM_G2DD2_IPCLKPORT_I_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_BTM_G2DD2_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_BTM_G2DD2_IPCLKPORT_I_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_BTM_G2DD2_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_BTM_G2DD2_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_BTM_G2DD2_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_BTM_G2DD2_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_BTM_G2DD2_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_BTM_G2DD2_IPCLKPORT_I_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_BTM_G2DD2_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_BTM_G2DD2_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_BTM_G2DD2_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_JPEG_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_JPEG_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_JPEG_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_JPEG_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_JPEG_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_JPEG_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_JPEG_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_JPEG_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_JPEG_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_JPEG_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_JPEG_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_JPEG_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_MSCL_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_MSCL_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_MSCL_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_MSCL_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_MSCL_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_MSCL_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_MSCL_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_MSCL_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_MSCL_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_MSCL_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_MSCL_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_MSCL_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_G2DD2_IPCLKPORT_CLK_S1_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_G2DD2_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_G2DD2_IPCLKPORT_CLK_S1_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_G2DD2_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_G2DD2_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_G2DD2_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_G2DD2_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_G2DD2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_G2DD2_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_G2DD2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_G2DD2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_G2DD2_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_G2DD2_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_G2DD2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_G2DD2_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_G2DD2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_G2DD2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_G2DD2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_LHS_ACEL_D2_G2D_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_LHS_ACEL_D2_G2D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_LHS_ACEL_D2_G2D_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_LHS_ACEL_D2_G2D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_LHS_ACEL_D2_G2D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_LHS_ACEL_D2_G2D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_XIU_D_G2D_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_XIU_D_G2D_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_XIU_D_G2D_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_XIU_D_G2D_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_XIU_D_G2D_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_XIU_D_G2D_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_BUSD_G2D_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_BUSD_G2D_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_BUSD_G2D_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_BUSD_G2D_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_BUSD_G2D_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_BUSD_G2D_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_BUSP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_BUSP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_BUSD_MSCL_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_BUSD_MSCL_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_BUSD_MSCL_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_BUSD_MSCL_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_BUSD_MSCL_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_BUSD_MSCL_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_VGEN_LITE_G2D_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_VGEN_LITE_G2D_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_VGEN_LITE_G2D_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_VGEN_LITE_G2D_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_VGEN_LITE_G2D_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_VGEN_LITE_G2D_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_G2D_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_G2D_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_G2D_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_G2D_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_G2D_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_G2D_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_G2DD1_IPCLKPORT_CLK_S1_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_G2DD1_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_G2DD1_IPCLKPORT_CLK_S1_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_G2DD1_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_G2DD1_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_G2DD1_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_JPEG_IPCLKPORT_I_SMFC_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_JPEG_IPCLKPORT_I_SMFC_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_JPEG_IPCLKPORT_I_SMFC_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_JPEG_IPCLKPORT_I_SMFC_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_JPEG_IPCLKPORT_I_SMFC_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_JPEG_IPCLKPORT_I_SMFC_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_MSCL_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_MSCL_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_MSCL_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_MSCL_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_MSCL_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_MSCL_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_D_TZPC_G2D_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_D_TZPC_G2D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_D_TZPC_G2D_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_D_TZPC_G2D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_D_TZPC_G2D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_D_TZPC_G2D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_MSCL_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_MSCL_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_MSCL_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_MSCL_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_MSCL_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_MSCL_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_G2DD0_IPCLKPORT_CLK_S2_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_G2DD0_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_G2DD0_IPCLKPORT_CLK_S2_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_G2DD0_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_G2DD0_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_G2DD0_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_G2DD1_IPCLKPORT_CLK_S2_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_G2DD1_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_G2DD1_IPCLKPORT_CLK_S2_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_G2DD1_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_G2DD1_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_G2DD1_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_G2DD2_IPCLKPORT_CLK_S2_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_G2DD2_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_G2DD2_IPCLKPORT_CLK_S2_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_G2DD2_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_G2DD2_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_G2DD2_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D00_UID_G3D00_CMU_G3D00_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_G3D00_UID_G3D00_CMU_G3D00_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D00_UID_G3D00_CMU_G3D00_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_G3D00_UID_G3D00_CMU_G3D00_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D00_UID_G3D00_CMU_G3D00_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_G3D00_UID_G3D00_CMU_G3D00_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D00_UID_VGEN_LITE_G3D00_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G3D00_UID_VGEN_LITE_G3D00_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D00_UID_VGEN_LITE_G3D00_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G3D00_UID_VGEN_LITE_G3D00_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D00_UID_VGEN_LITE_G3D00_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G3D00_UID_VGEN_LITE_G3D00_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D00_UID_SYSREG_G3D00_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G3D00_UID_SYSREG_G3D00_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D00_UID_SYSREG_G3D00_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G3D00_UID_SYSREG_G3D00_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D00_UID_SYSREG_G3D00_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G3D00_UID_SYSREG_G3D00_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D00_UID_LHS_AXI_P_INT_G3D00_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G3D00_UID_LHS_AXI_P_INT_G3D00_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D00_UID_LHS_AXI_P_INT_G3D00_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G3D00_UID_LHS_AXI_P_INT_G3D00_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D00_UID_LHS_AXI_P_INT_G3D00_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G3D00_UID_LHS_AXI_P_INT_G3D00_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D00_UID_LHS_ACE_D_G3D00_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G3D00_UID_LHS_ACE_D_G3D00_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D00_UID_LHS_ACE_D_G3D00_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G3D00_UID_LHS_ACE_D_G3D00_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D00_UID_LHS_ACE_D_G3D00_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G3D00_UID_LHS_ACE_D_G3D00_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D00_UID_LHM_AXI_P_G3D00_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G3D00_UID_LHM_AXI_P_G3D00_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D00_UID_LHM_AXI_P_G3D00_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G3D00_UID_LHM_AXI_P_G3D00_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D00_UID_LHM_AXI_P_G3D00_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G3D00_UID_LHM_AXI_P_G3D00_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D00_UID_LHM_AXI_P_INT_G3D00_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G3D00_UID_LHM_AXI_P_INT_G3D00_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D00_UID_LHM_AXI_P_INT_G3D00_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G3D00_UID_LHM_AXI_P_INT_G3D00_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D00_UID_LHM_AXI_P_INT_G3D00_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G3D00_UID_LHM_AXI_P_INT_G3D00_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D00_UID_GRAY2BIN_G3D00_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G3D00_UID_GRAY2BIN_G3D00_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D00_UID_GRAY2BIN_G3D00_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G3D00_UID_GRAY2BIN_G3D00_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D00_UID_GRAY2BIN_G3D00_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G3D00_UID_GRAY2BIN_G3D00_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D00_UID_GPU0_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_G3D00_UID_GPU0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D00_UID_GPU0_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_G3D00_UID_GPU0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D00_UID_GPU0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_G3D00_UID_GPU0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D00_UID_D_TZPC_G3D00_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G3D00_UID_D_TZPC_G3D00_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D00_UID_D_TZPC_G3D00_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G3D00_UID_D_TZPC_G3D00_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D00_UID_D_TZPC_G3D00_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G3D00_UID_D_TZPC_G3D00_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D00_UID_RSTNSYNC_CLK_G3D00_OSCCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_G3D00_UID_RSTNSYNC_CLK_G3D00_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D00_UID_RSTNSYNC_CLK_G3D00_OSCCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_G3D00_UID_RSTNSYNC_CLK_G3D00_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D00_UID_RSTNSYNC_CLK_G3D00_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_G3D00_UID_RSTNSYNC_CLK_G3D00_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D00_UID_RSTNSYNC_CLK_G3D00_BUSD_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G3D00_UID_RSTNSYNC_CLK_G3D00_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D00_UID_RSTNSYNC_CLK_G3D00_BUSD_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G3D00_UID_RSTNSYNC_CLK_G3D00_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D00_UID_RSTNSYNC_CLK_G3D00_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G3D00_UID_RSTNSYNC_CLK_G3D00_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D00_UID_RSTNSYNC_CLK_G3D00_BUSP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G3D00_UID_RSTNSYNC_CLK_G3D00_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D00_UID_RSTNSYNC_CLK_G3D00_BUSP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G3D00_UID_RSTNSYNC_CLK_G3D00_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D00_UID_RSTNSYNC_CLK_G3D00_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G3D00_UID_RSTNSYNC_CLK_G3D00_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D00_UID_PPMU_G3D00_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G3D00_UID_PPMU_G3D00_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D00_UID_PPMU_G3D00_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G3D00_UID_PPMU_G3D00_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D00_UID_PPMU_G3D00_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G3D00_UID_PPMU_G3D00_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D00_UID_PPMU_G3D00_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G3D00_UID_PPMU_G3D00_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D00_UID_PPMU_G3D00_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G3D00_UID_PPMU_G3D00_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D00_UID_PPMU_G3D00_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G3D00_UID_PPMU_G3D00_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D01_UID_G3D01_CMU_G3D01_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_G3D01_UID_G3D01_CMU_G3D01_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D01_UID_G3D01_CMU_G3D01_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_G3D01_UID_G3D01_CMU_G3D01_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D01_UID_G3D01_CMU_G3D01_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_G3D01_UID_G3D01_CMU_G3D01_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D01_UID_VGEN_LITE_G3D01_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G3D01_UID_VGEN_LITE_G3D01_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D01_UID_VGEN_LITE_G3D01_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G3D01_UID_VGEN_LITE_G3D01_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D01_UID_VGEN_LITE_G3D01_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G3D01_UID_VGEN_LITE_G3D01_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D01_UID_SYSREG_G3D01_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G3D01_UID_SYSREG_G3D01_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D01_UID_SYSREG_G3D01_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G3D01_UID_SYSREG_G3D01_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D01_UID_SYSREG_G3D01_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G3D01_UID_SYSREG_G3D01_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D01_UID_LHS_AXI_P_INT_G3D01_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G3D01_UID_LHS_AXI_P_INT_G3D01_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D01_UID_LHS_AXI_P_INT_G3D01_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G3D01_UID_LHS_AXI_P_INT_G3D01_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D01_UID_LHS_AXI_P_INT_G3D01_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G3D01_UID_LHS_AXI_P_INT_G3D01_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D01_UID_LHS_ACE_D_G3D01_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G3D01_UID_LHS_ACE_D_G3D01_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D01_UID_LHS_ACE_D_G3D01_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G3D01_UID_LHS_ACE_D_G3D01_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D01_UID_LHS_ACE_D_G3D01_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G3D01_UID_LHS_ACE_D_G3D01_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D01_UID_LHM_AXI_P_G3D01_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G3D01_UID_LHM_AXI_P_G3D01_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D01_UID_LHM_AXI_P_G3D01_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G3D01_UID_LHM_AXI_P_G3D01_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D01_UID_LHM_AXI_P_G3D01_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G3D01_UID_LHM_AXI_P_G3D01_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D01_UID_LHM_AXI_P_INT_G3D01_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G3D01_UID_LHM_AXI_P_INT_G3D01_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D01_UID_LHM_AXI_P_INT_G3D01_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G3D01_UID_LHM_AXI_P_INT_G3D01_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D01_UID_LHM_AXI_P_INT_G3D01_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G3D01_UID_LHM_AXI_P_INT_G3D01_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D01_UID_GRAY2BIN_G3D01_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G3D01_UID_GRAY2BIN_G3D01_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D01_UID_GRAY2BIN_G3D01_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G3D01_UID_GRAY2BIN_G3D01_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D01_UID_GRAY2BIN_G3D01_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G3D01_UID_GRAY2BIN_G3D01_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D01_UID_GPU01_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_G3D01_UID_GPU01_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D01_UID_GPU01_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_G3D01_UID_GPU01_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D01_UID_GPU01_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_G3D01_UID_GPU01_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D01_UID_D_TZPC_G3D01_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G3D01_UID_D_TZPC_G3D01_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D01_UID_D_TZPC_G3D01_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G3D01_UID_D_TZPC_G3D01_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D01_UID_D_TZPC_G3D01_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G3D01_UID_D_TZPC_G3D01_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D01_UID_RSTNSYNC_CLK_G3D01_OSCCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_G3D01_UID_RSTNSYNC_CLK_G3D01_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D01_UID_RSTNSYNC_CLK_G3D01_OSCCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_G3D01_UID_RSTNSYNC_CLK_G3D01_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D01_UID_RSTNSYNC_CLK_G3D01_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_G3D01_UID_RSTNSYNC_CLK_G3D01_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D01_UID_RSTNSYNC_CLK_G3D01_BUSD_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G3D01_UID_RSTNSYNC_CLK_G3D01_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D01_UID_RSTNSYNC_CLK_G3D01_BUSD_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G3D01_UID_RSTNSYNC_CLK_G3D01_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D01_UID_RSTNSYNC_CLK_G3D01_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G3D01_UID_RSTNSYNC_CLK_G3D01_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D01_UID_RSTNSYNC_CLK_G3D01_BUSP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G3D01_UID_RSTNSYNC_CLK_G3D01_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D01_UID_RSTNSYNC_CLK_G3D01_BUSP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G3D01_UID_RSTNSYNC_CLK_G3D01_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D01_UID_RSTNSYNC_CLK_G3D01_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G3D01_UID_RSTNSYNC_CLK_G3D01_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D01_UID_PPMU_G3D01_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G3D01_UID_PPMU_G3D01_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D01_UID_PPMU_G3D01_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G3D01_UID_PPMU_G3D01_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D01_UID_PPMU_G3D01_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G3D01_UID_PPMU_G3D01_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D01_UID_PPMU_G3D01_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G3D01_UID_PPMU_G3D01_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D01_UID_PPMU_G3D01_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G3D01_UID_PPMU_G3D01_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D01_UID_PPMU_G3D01_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G3D01_UID_PPMU_G3D01_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D1_UID_LHM_AXI_P_G3D1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G3D1_UID_LHM_AXI_P_G3D1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D1_UID_LHM_AXI_P_G3D1_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G3D1_UID_LHM_AXI_P_G3D1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D1_UID_LHM_AXI_P_G3D1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G3D1_UID_LHM_AXI_P_G3D1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D1_UID_SYSREG_G3D1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G3D1_UID_SYSREG_G3D1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D1_UID_SYSREG_G3D1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G3D1_UID_SYSREG_G3D1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D1_UID_SYSREG_G3D1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G3D1_UID_SYSREG_G3D1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D1_UID_RSTNSYNC_CLK_G3D1_BUSP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G3D1_UID_RSTNSYNC_CLK_G3D1_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D1_UID_RSTNSYNC_CLK_G3D1_BUSP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G3D1_UID_RSTNSYNC_CLK_G3D1_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D1_UID_RSTNSYNC_CLK_G3D1_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G3D1_UID_RSTNSYNC_CLK_G3D1_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D1_UID_RSTNSYNC_CLK_G3D1_OSCCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_G3D1_UID_RSTNSYNC_CLK_G3D1_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D1_UID_RSTNSYNC_CLK_G3D1_OSCCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_G3D1_UID_RSTNSYNC_CLK_G3D1_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D1_UID_RSTNSYNC_CLK_G3D1_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_G3D1_UID_RSTNSYNC_CLK_G3D1_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D1_UID_G3D1_CMU_G3D1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_G3D1_UID_G3D1_CMU_G3D1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D1_UID_G3D1_CMU_G3D1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_G3D1_UID_G3D1_CMU_G3D1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D1_UID_G3D1_CMU_G3D1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_G3D1_UID_G3D1_CMU_G3D1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D1_UID_LHS_AXI_P_INT_G3D1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G3D1_UID_LHS_AXI_P_INT_G3D1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D1_UID_LHS_AXI_P_INT_G3D1_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G3D1_UID_LHS_AXI_P_INT_G3D1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D1_UID_LHS_AXI_P_INT_G3D1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G3D1_UID_LHS_AXI_P_INT_G3D1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D1_UID_VGEN_LITE_G3D1_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G3D1_UID_VGEN_LITE_G3D1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D1_UID_VGEN_LITE_G3D1_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G3D1_UID_VGEN_LITE_G3D1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D1_UID_VGEN_LITE_G3D1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G3D1_UID_VGEN_LITE_G3D1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D1_UID_GPU1_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_G3D1_UID_GPU1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D1_UID_GPU1_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_G3D1_UID_GPU1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D1_UID_GPU1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_G3D1_UID_GPU1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D1_UID_LHM_AXI_P_INT_G3D1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G3D1_UID_LHM_AXI_P_INT_G3D1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D1_UID_LHM_AXI_P_INT_G3D1_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G3D1_UID_LHM_AXI_P_INT_G3D1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D1_UID_LHM_AXI_P_INT_G3D1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G3D1_UID_LHM_AXI_P_INT_G3D1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D1_UID_GRAY2BIN_G3D1_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G3D1_UID_GRAY2BIN_G3D1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D1_UID_GRAY2BIN_G3D1_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G3D1_UID_GRAY2BIN_G3D1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D1_UID_GRAY2BIN_G3D1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G3D1_UID_GRAY2BIN_G3D1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D1_UID_D_TZPC_G3D1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G3D1_UID_D_TZPC_G3D1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D1_UID_D_TZPC_G3D1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G3D1_UID_D_TZPC_G3D1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D1_UID_D_TZPC_G3D1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G3D1_UID_D_TZPC_G3D1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D1_UID_RSTNSYNC_CLK_G3D1_BUSD_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G3D1_UID_RSTNSYNC_CLK_G3D1_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D1_UID_RSTNSYNC_CLK_G3D1_BUSD_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G3D1_UID_RSTNSYNC_CLK_G3D1_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D1_UID_RSTNSYNC_CLK_G3D1_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G3D1_UID_RSTNSYNC_CLK_G3D1_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPB_UID_LHM_AXI_P_ISPB_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPB_UID_LHM_AXI_P_ISPB_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPB_UID_LHM_AXI_P_ISPB_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPB_UID_LHM_AXI_P_ISPB_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPB_UID_LHM_AXI_P_ISPB_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPB_UID_LHM_AXI_P_ISPB_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPB_UID_LHS_AXI_D_ISPB_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPB_UID_LHS_AXI_D_ISPB_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPB_UID_LHS_AXI_D_ISPB_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPB_UID_LHS_AXI_D_ISPB_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPB_UID_LHS_AXI_D_ISPB_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPB_UID_LHS_AXI_D_ISPB_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPB_UID_ISPB_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPB_UID_ISPB_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPB_UID_ISPB_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPB_UID_ISPB_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPB_UID_ISPB_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPB_UID_ISPB_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPB_UID_SYSREG_ISPB_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPB_UID_SYSREG_ISPB_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPB_UID_SYSREG_ISPB_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPB_UID_SYSREG_ISPB_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPB_UID_SYSREG_ISPB_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPB_UID_SYSREG_ISPB_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ISPB_UID_ISPB_CMU_ISPB_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_ISPB_UID_ISPB_CMU_ISPB_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ISPB_UID_ISPB_CMU_ISPB_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_ISPB_UID_ISPB_CMU_ISPB_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ISPB_UID_ISPB_CMU_ISPB_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_ISPB_UID_ISPB_CMU_ISPB_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPB_UID_LHM_AST_C2C_TAAISPB_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPB_UID_LHM_AST_C2C_TAAISPB_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPB_UID_LHM_AST_C2C_TAAISPB_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPB_UID_LHM_AST_C2C_TAAISPB_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPB_UID_LHM_AST_C2C_TAAISPB_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPB_UID_LHM_AST_C2C_TAAISPB_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPB_UID_LHS_AST_C2C_ISPBACC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPB_UID_LHS_AST_C2C_ISPBACC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPB_UID_LHS_AST_C2C_ISPBACC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPB_UID_LHS_AST_C2C_ISPBACC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPB_UID_LHS_AST_C2C_ISPBACC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPB_UID_LHS_AST_C2C_ISPBACC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPB_UID_BTM_ISPB_IPCLKPORT_I_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPB_UID_BTM_ISPB_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPB_UID_BTM_ISPB_IPCLKPORT_I_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPB_UID_BTM_ISPB_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPB_UID_BTM_ISPB_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPB_UID_BTM_ISPB_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPB_UID_BTM_ISPB_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPB_UID_BTM_ISPB_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPB_UID_BTM_ISPB_IPCLKPORT_I_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPB_UID_BTM_ISPB_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPB_UID_BTM_ISPB_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPB_UID_BTM_ISPB_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ISPB_UID_RSTNSYNC_CLK_ISPB_BUSD_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_ISPB_UID_RSTNSYNC_CLK_ISPB_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ISPB_UID_RSTNSYNC_CLK_ISPB_BUSD_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_ISPB_UID_RSTNSYNC_CLK_ISPB_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ISPB_UID_RSTNSYNC_CLK_ISPB_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_ISPB_UID_RSTNSYNC_CLK_ISPB_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ISPB_UID_RSTNSYNC_CLK_ISPB_BUSP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_ISPB_UID_RSTNSYNC_CLK_ISPB_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ISPB_UID_RSTNSYNC_CLK_ISPB_BUSP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_ISPB_UID_RSTNSYNC_CLK_ISPB_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_ISPB_UID_RSTNSYNC_CLK_ISPB_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_ISPB_UID_RSTNSYNC_CLK_ISPB_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPB_UID_LHM_AST_OTF_TAAISPB_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPB_UID_LHM_AST_OTF_TAAISPB_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPB_UID_LHM_AST_OTF_TAAISPB_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPB_UID_LHM_AST_OTF_TAAISPB_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPB_UID_LHM_AST_OTF_TAAISPB_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPB_UID_LHM_AST_OTF_TAAISPB_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPB_UID_D_TZPC_ISPB_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPB_UID_D_TZPC_ISPB_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPB_UID_D_TZPC_ISPB_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPB_UID_D_TZPC_ISPB_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPB_UID_D_TZPC_ISPB_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPB_UID_D_TZPC_ISPB_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPB_UID_LHS_AST_OTF_ISPBACC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPB_UID_LHS_AST_OTF_ISPBACC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPB_UID_LHS_AST_OTF_ISPBACC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPB_UID_LHS_AST_OTF_ISPBACC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPB_UID_LHS_AST_OTF_ISPBACC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPB_UID_LHS_AST_OTF_ISPBACC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPB_UID_SYSMMU_ISPB_IPCLKPORT_CLK_S1_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPB_UID_SYSMMU_ISPB_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPB_UID_SYSMMU_ISPB_IPCLKPORT_CLK_S1_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPB_UID_SYSMMU_ISPB_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPB_UID_SYSMMU_ISPB_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPB_UID_SYSMMU_ISPB_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPB_UID_VGEN_LITE_ISPB_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPB_UID_VGEN_LITE_ISPB_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPB_UID_VGEN_LITE_ISPB_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPB_UID_VGEN_LITE_ISPB_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPB_UID_VGEN_LITE_ISPB_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPB_UID_VGEN_LITE_ISPB_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPB_UID_PPMU_ISPB_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPB_UID_PPMU_ISPB_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPB_UID_PPMU_ISPB_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPB_UID_PPMU_ISPB_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPB_UID_PPMU_ISPB_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPB_UID_PPMU_ISPB_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPB_UID_PPMU_ISPB_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPB_UID_PPMU_ISPB_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPB_UID_PPMU_ISPB_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPB_UID_PPMU_ISPB_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPB_UID_PPMU_ISPB_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPB_UID_PPMU_ISPB_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPB_UID_AS_APB_ISPB_ISPB0_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPB_UID_AS_APB_ISPB_ISPB0_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPB_UID_AS_APB_ISPB_ISPB0_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPB_UID_AS_APB_ISPB_ISPB0_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPB_UID_AS_APB_ISPB_ISPB0_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPB_UID_AS_APB_ISPB_ISPB0_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPB_UID_AS_APB_ISPB_SYSMMU_S1_NS_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPB_UID_AS_APB_ISPB_SYSMMU_S1_NS_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPB_UID_AS_APB_ISPB_SYSMMU_S1_NS_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPB_UID_AS_APB_ISPB_SYSMMU_S1_NS_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPB_UID_AS_APB_ISPB_SYSMMU_S1_NS_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPB_UID_AS_APB_ISPB_SYSMMU_S1_NS_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPB_UID_AS_APB_ISPB_SYSMMU_S1_S_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPB_UID_AS_APB_ISPB_SYSMMU_S1_S_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPB_UID_AS_APB_ISPB_SYSMMU_S1_S_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPB_UID_AS_APB_ISPB_SYSMMU_S1_S_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPB_UID_AS_APB_ISPB_SYSMMU_S1_S_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPB_UID_AS_APB_ISPB_SYSMMU_S1_S_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPB_UID_ISPB_IPCLKPORT_C2CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPB_UID_ISPB_IPCLKPORT_C2CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPB_UID_ISPB_IPCLKPORT_C2CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPB_UID_ISPB_IPCLKPORT_C2CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPB_UID_ISPB_IPCLKPORT_C2CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPB_UID_ISPB_IPCLKPORT_C2CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPB_UID_AS_APB_ISPB_ISPB1_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPB_UID_AS_APB_ISPB_ISPB1_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPB_UID_AS_APB_ISPB_ISPB1_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPB_UID_AS_APB_ISPB_ISPB1_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPB_UID_AS_APB_ISPB_ISPB1_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPB_UID_AS_APB_ISPB_ISPB1_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPB_UID_AS_APB_ISPB_ISPB2_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPB_UID_AS_APB_ISPB_ISPB2_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPB_UID_AS_APB_ISPB_ISPB2_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPB_UID_AS_APB_ISPB_ISPB2_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPB_UID_AS_APB_ISPB_ISPB2_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPB_UID_AS_APB_ISPB_ISPB2_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPB_UID_AS_APB_ISPB_SYSMMU_S2_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPB_UID_AS_APB_ISPB_SYSMMU_S2_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPB_UID_AS_APB_ISPB_SYSMMU_S2_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPB_UID_AS_APB_ISPB_SYSMMU_S2_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPB_UID_AS_APB_ISPB_SYSMMU_S2_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPB_UID_AS_APB_ISPB_SYSMMU_S2_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPB_UID_AS_APB_ISPB_ISPB3_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPB_UID_AS_APB_ISPB_ISPB3_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPB_UID_AS_APB_ISPB_ISPB3_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPB_UID_AS_APB_ISPB_ISPB3_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPB_UID_AS_APB_ISPB_ISPB3_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPB_UID_AS_APB_ISPB_ISPB3_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPB_UID_SYSMMU_ISPB_IPCLKPORT_CLK_S2_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_ISPB_UID_SYSMMU_ISPB_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPB_UID_SYSMMU_ISPB_IPCLKPORT_CLK_S2_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_ISPB_UID_SYSMMU_ISPB_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_ISPB_UID_SYSMMU_ISPB_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_ISPB_UID_SYSMMU_ISPB_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_SYSMMU_D0_MFC_S2_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_SYSMMU_D0_MFC_S2_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_SYSMMU_D0_MFC_S2_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_SYSMMU_D0_MFC_S2_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_SYSMMU_D0_MFC_S2_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_SYSMMU_D0_MFC_S2_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_SYSMMU_D1_MFC_S2_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_SYSMMU_D1_MFC_S2_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_SYSMMU_D1_MFC_S2_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_SYSMMU_D1_MFC_S2_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_SYSMMU_D1_MFC_S2_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_SYSMMU_D1_MFC_S2_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MFC_UID_MFC_CMU_MFC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MFC_UID_MFC_CMU_MFC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MFC_UID_MFC_CMU_MFC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MFC_UID_MFC_CMU_MFC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MFC_UID_MFC_CMU_MFC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MFC_UID_MFC_CMU_MFC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_MFC_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_MFC_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_MFC_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_MFC_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_MFC_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_MFC_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSREG_MFC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSREG_MFC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSREG_MFC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSREG_MFC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSREG_MFC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSREG_MFC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_LHS_AXI_D0_MFC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_LHS_AXI_D0_MFC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_LHS_AXI_D0_MFC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_LHS_AXI_D0_MFC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_LHS_AXI_D0_MFC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_LHS_AXI_D0_MFC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_LHS_AXI_D1_MFC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_LHS_AXI_D1_MFC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_LHS_AXI_D1_MFC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_LHS_AXI_D1_MFC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_LHS_AXI_D1_MFC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_LHS_AXI_D1_MFC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_LHM_AXI_P_MFC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_LHM_AXI_P_MFC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_LHM_AXI_P_MFC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_LHM_AXI_P_MFC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_LHM_AXI_P_MFC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_LHM_AXI_P_MFC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_D0_MFC_IPCLKPORT_CLK_S1_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_D0_MFC_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_D0_MFC_IPCLKPORT_CLK_S1_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_D0_MFC_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_D0_MFC_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_D0_MFC_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_D1_MFC_IPCLKPORT_CLK_S1_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_D1_MFC_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_D1_MFC_IPCLKPORT_CLK_S1_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_D1_MFC_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_D1_MFC_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_D1_MFC_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_BTM_D0_MFC_IPCLKPORT_I_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_BTM_D0_MFC_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_BTM_D0_MFC_IPCLKPORT_I_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_BTM_D0_MFC_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_BTM_D0_MFC_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_BTM_D0_MFC_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_BTM_D1_MFC_IPCLKPORT_I_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_BTM_D1_MFC_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_BTM_D1_MFC_IPCLKPORT_I_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_BTM_D1_MFC_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_BTM_D1_MFC_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_BTM_D1_MFC_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_BTM_D0_MFC_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_BTM_D0_MFC_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_BTM_D0_MFC_IPCLKPORT_I_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_BTM_D0_MFC_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_BTM_D0_MFC_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_BTM_D0_MFC_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_BTM_D1_MFC_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_BTM_D1_MFC_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_BTM_D1_MFC_IPCLKPORT_I_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_BTM_D1_MFC_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_BTM_D1_MFC_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_BTM_D1_MFC_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_MFC_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_MFC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_MFC_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_MFC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_MFC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_MFC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_SYSMMU_D0_MFC_N_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_SYSMMU_D0_MFC_N_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_SYSMMU_D0_MFC_N_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_SYSMMU_D0_MFC_N_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_SYSMMU_D0_MFC_N_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_SYSMMU_D0_MFC_N_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_SYSMMU_D1_MFC_N_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_SYSMMU_D1_MFC_N_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_SYSMMU_D1_MFC_N_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_SYSMMU_D1_MFC_N_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_SYSMMU_D1_MFC_N_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_SYSMMU_D1_MFC_N_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_SYSMMU_D0_MFC_S_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_SYSMMU_D0_MFC_S_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_SYSMMU_D0_MFC_S_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_SYSMMU_D0_MFC_S_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_SYSMMU_D0_MFC_S_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_SYSMMU_D0_MFC_S_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_SYSMMU_D1_MFC_S_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_SYSMMU_D1_MFC_S_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_SYSMMU_D1_MFC_S_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_SYSMMU_D1_MFC_S_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_SYSMMU_D1_MFC_S_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_SYSMMU_D1_MFC_S_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_AXI_WFD_IPCLKPORT_ACLKS_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_AXI_WFD_IPCLKPORT_ACLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_AXI_WFD_IPCLKPORT_ACLKS_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_AXI_WFD_IPCLKPORT_ACLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_AXI_WFD_IPCLKPORT_ACLKS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_AXI_WFD_IPCLKPORT_ACLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_AXI_WFD_IPCLKPORT_ACLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_AXI_WFD_IPCLKPORT_ACLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_AXI_WFD_IPCLKPORT_ACLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_AXI_WFD_IPCLKPORT_ACLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_AXI_WFD_IPCLKPORT_ACLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_AXI_WFD_IPCLKPORT_ACLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D2_MFC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D2_MFC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D2_MFC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D2_MFC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D2_MFC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D2_MFC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_WFD_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_WFD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_WFD_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_WFD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_WFD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_WFD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_XIU_D_MFC_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_XIU_D_MFC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_XIU_D_MFC_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_XIU_D_MFC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_XIU_D_MFC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_XIU_D_MFC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_WFD_NS_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_WFD_NS_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_WFD_NS_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_WFD_NS_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_WFD_NS_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_WFD_NS_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_WFD_S_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_WFD_S_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_WFD_S_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_WFD_S_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_WFD_S_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_WFD_S_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_VGEN_LITE_MFC_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_VGEN_LITE_MFC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_VGEN_LITE_MFC_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_VGEN_LITE_MFC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_VGEN_LITE_MFC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_VGEN_LITE_MFC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_MFC_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_MFC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_MFC_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_MFC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_MFC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_MFC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_WFD_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_WFD_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_WFD_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_WFD_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_WFD_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_WFD_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_MFC_SW_RESET_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_MFC_SW_RESET_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_MFC_SW_RESET_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_MFC_SW_RESET_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_MFC_SW_RESET_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_MFC_SW_RESET_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_LH_ATB_MFC_SI_SW_RESET_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_LH_ATB_MFC_SI_SW_RESET_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_LH_ATB_MFC_SI_SW_RESET_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_LH_ATB_MFC_SI_SW_RESET_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_LH_ATB_MFC_SI_SW_RESET_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_LH_ATB_MFC_SI_SW_RESET_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_LH_ATB_MFC_MI_SW_RESET_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_LH_ATB_MFC_MI_SW_RESET_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_LH_ATB_MFC_MI_SW_RESET_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_LH_ATB_MFC_MI_SW_RESET_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_LH_ATB_MFC_MI_SW_RESET_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_LH_ATB_MFC_MI_SW_RESET_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_WFD_SW_RESET_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_WFD_SW_RESET_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_WFD_SW_RESET_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_WFD_SW_RESET_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_WFD_SW_RESET_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_WFD_SW_RESET_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D2_MFC_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D2_MFC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D2_MFC_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D2_MFC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D2_MFC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D2_MFC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_LH_ATB_MFC_IPCLKPORT_I_CLK_SI_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_LH_ATB_MFC_IPCLKPORT_I_CLK_SI),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_LH_ATB_MFC_IPCLKPORT_I_CLK_SI_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_LH_ATB_MFC_IPCLKPORT_I_CLK_SI),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_LH_ATB_MFC_IPCLKPORT_I_CLK_SI_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_LH_ATB_MFC_IPCLKPORT_I_CLK_SI),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_D_TZPC_MFC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_D_TZPC_MFC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_D_TZPC_MFC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_D_TZPC_MFC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_D_TZPC_MFC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_D_TZPC_MFC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_LH_ATB_MFC_IPCLKPORT_I_CLK_MI_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_LH_ATB_MFC_IPCLKPORT_I_CLK_MI),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_LH_ATB_MFC_IPCLKPORT_I_CLK_MI_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_LH_ATB_MFC_IPCLKPORT_I_CLK_MI),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_LH_ATB_MFC_IPCLKPORT_I_CLK_MI_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_LH_ATB_MFC_IPCLKPORT_I_CLK_MI),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_D0_MFC_IPCLKPORT_CLK_S2_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_D0_MFC_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_D0_MFC_IPCLKPORT_CLK_S2_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_D0_MFC_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_D0_MFC_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_D0_MFC_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_D1_MFC_IPCLKPORT_CLK_S2_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_D1_MFC_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_D1_MFC_IPCLKPORT_CLK_S2_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_D1_MFC_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_D1_MFC_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_D1_MFC_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF_UID_MIF_CMU_MIF_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MIF_UID_MIF_CMU_MIF_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF_UID_MIF_CMU_MIF_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MIF_UID_MIF_CMU_MIF_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF_UID_MIF_CMU_MIF_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MIF_UID_MIF_CMU_MIF_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_DDRPHY0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_DDRPHY0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_DDRPHY0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_DDRPHY0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_DDRPHY0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_DDRPHY0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_SYSREG_MIF_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_SYSREG_MIF_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_SYSREG_MIF_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_SYSREG_MIF_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_SYSREG_MIF_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_SYSREG_MIF_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_LHM_AXI_P_MIF_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_LHM_AXI_P_MIF_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_LHM_AXI_P_MIF_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_LHM_AXI_P_MIF_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_LHM_AXI_P_MIF_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_LHM_AXI_P_MIF_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_AXI2APB_MIF_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_AXI2APB_MIF_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_AXI2APB_MIF_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_AXI2APB_MIF_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_AXI2APB_MIF_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_AXI2APB_MIF_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_PPC_DVFS0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_PPC_DVFS0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_PPC_DVFS0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_PPC_DVFS0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_PPC_DVFS0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_PPC_DVFS0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_PPC_DEBUG0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_PPC_DEBUG0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_PPC_DEBUG0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_PPC_DEBUG0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_PPC_DEBUG0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_PPC_DEBUG0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DDRPHY0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DDRPHY0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DDRPHY0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DDRPHY0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DDRPHY0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DDRPHY0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DMC0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DMC0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DMC0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DMC0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DMC0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DMC0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DMCTZ0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DMCTZ0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DMCTZ0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DMCTZ0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DMCTZ0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DMCTZ0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC0_IPCLKPORT_PCLK1_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC0_IPCLKPORT_PCLK1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC0_IPCLKPORT_PCLK1_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC0_IPCLKPORT_PCLK1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC0_IPCLKPORT_PCLK1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC0_IPCLKPORT_PCLK1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC0_IPCLKPORT_PCLK2_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC0_IPCLKPORT_PCLK2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC0_IPCLKPORT_PCLK2_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC0_IPCLKPORT_PCLK2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC0_IPCLKPORT_PCLK2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC0_IPCLKPORT_PCLK2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DEBUG0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DEBUG0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DEBUG0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DEBUG0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DEBUG0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DEBUG0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DVFS0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DVFS0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DVFS0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DVFS0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DVFS0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DVFS0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_D_TZPC_MIF_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_D_TZPC_MIF_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_D_TZPC_MIF_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_D_TZPC_MIF_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_D_TZPC_MIF_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_D_TZPC_MIF_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF_UID_PPC_DEBUG0_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MIF_UID_PPC_DEBUG0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF_UID_PPC_DEBUG0_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MIF_UID_PPC_DEBUG0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF_UID_PPC_DEBUG0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MIF_UID_PPC_DEBUG0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF_UID_PPC_DVFS0_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MIF_UID_PPC_DVFS0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF_UID_PPC_DVFS0_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MIF_UID_PPC_DVFS0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF_UID_PPC_DVFS0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MIF_UID_PPC_DVFS0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSD_0_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSD_0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSD_0_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSD_0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSD_0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSD_0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC1_IPCLKPORT_PCLK1_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC1_IPCLKPORT_PCLK1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC1_IPCLKPORT_PCLK1_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC1_IPCLKPORT_PCLK1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC1_IPCLKPORT_PCLK1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC1_IPCLKPORT_PCLK1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC1_IPCLKPORT_PCLK2_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC1_IPCLKPORT_PCLK2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC1_IPCLKPORT_PCLK2_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC1_IPCLKPORT_PCLK2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC1_IPCLKPORT_PCLK2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC1_IPCLKPORT_PCLK2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DDRPHY1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DDRPHY1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DDRPHY1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DDRPHY1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DDRPHY1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DDRPHY1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DMC1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DMC1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DMC1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DMC1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DMC1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DMC1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DMCTZ1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DMCTZ1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DMCTZ1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DMCTZ1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DMCTZ1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DMCTZ1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_DDRPHY1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_DDRPHY1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_DDRPHY1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_DDRPHY1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_DDRPHY1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_DDRPHY1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_PPC_DEBUG1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_PPC_DEBUG1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_PPC_DEBUG1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_PPC_DEBUG1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_PPC_DEBUG1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_PPC_DEBUG1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_PPC_DVFS1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_PPC_DVFS1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_PPC_DVFS1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_PPC_DVFS1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_PPC_DVFS1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_PPC_DVFS1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DEBUG1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DEBUG1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DEBUG1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DEBUG1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DEBUG1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DEBUG1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DVFS1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DVFS1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DVFS1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DVFS1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DVFS1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DVFS1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSD_1_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSD_1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSD_1_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSD_1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSD_1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSD_1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF_UID_PPC_DEBUG1_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MIF_UID_PPC_DEBUG1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF_UID_PPC_DEBUG1_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MIF_UID_PPC_DEBUG1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF_UID_PPC_DEBUG1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MIF_UID_PPC_DEBUG1_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF_UID_PPC_DVFS1_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MIF_UID_PPC_DVFS1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF_UID_PPC_DVFS1_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MIF_UID_PPC_DVFS1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF_UID_PPC_DVFS1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MIF_UID_PPC_DVFS1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_SFMPU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_SFMPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_SFMPU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_SFMPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_SFMPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_SFMPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NPU_UID_NPU_CMU_NPU_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_NPU_UID_NPU_CMU_NPU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NPU_UID_NPU_CMU_NPU_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_NPU_UID_NPU_CMU_NPU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_NPU_UID_NPU_CMU_NPU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_NPU_UID_NPU_CMU_NPU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D1_NPUH_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D1_NPUH_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D1_NPUH_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D1_NPUH_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D1_NPUH_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D1_NPUH_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_RSTNSYNC_CLK_NPU_BUSD_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_RSTNSYNC_CLK_NPU_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_RSTNSYNC_CLK_NPU_BUSD_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_RSTNSYNC_CLK_NPU_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_RSTNSYNC_CLK_NPU_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_RSTNSYNC_CLK_NPU_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_RSTNSYNC_CLK_NPU_BUSP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_RSTNSYNC_CLK_NPU_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_RSTNSYNC_CLK_NPU_BUSP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_RSTNSYNC_CLK_NPU_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_RSTNSYNC_CLK_NPU_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_RSTNSYNC_CLK_NPU_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AXI_P_NPU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AXI_P_NPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AXI_P_NPU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AXI_P_NPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AXI_P_NPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AXI_P_NPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_AXI2APB_NPU_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_AXI2APB_NPU_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_AXI2APB_NPU_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_AXI2APB_NPU_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_AXI2APB_NPU_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_AXI2APB_NPU_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_D_TZPC_NPU_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_D_TZPC_NPU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_D_TZPC_NPU_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_D_TZPC_NPU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_D_TZPC_NPU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_D_TZPC_NPU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D2_NPUH_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D2_NPUH_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D2_NPUH_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D2_NPUH_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D2_NPUH_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D2_NPUH_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D3_NPUH_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D3_NPUH_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D3_NPUH_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D3_NPUH_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D3_NPUH_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D3_NPUH_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D0_NPUV_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D0_NPUV_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D0_NPUV_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D0_NPUV_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D0_NPUV_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D0_NPUV_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D1_NPUV_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D1_NPUV_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D1_NPUV_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D1_NPUV_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D1_NPUV_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D1_NPUV_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D2_NPUV_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D2_NPUV_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D2_NPUV_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D2_NPUV_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D2_NPUV_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D2_NPUV_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D3_NPUV_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D3_NPUV_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D3_NPUV_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D3_NPUV_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D3_NPUV_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D3_NPUV_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D0_NPUX_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D0_NPUX_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D0_NPUX_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D0_NPUX_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D0_NPUX_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D0_NPUX_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D0_NPUH_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D0_NPUH_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D0_NPUH_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D0_NPUH_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D0_NPUH_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D0_NPUH_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D1_NPUX_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D1_NPUX_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D1_NPUX_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D1_NPUX_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D1_NPUX_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D1_NPUX_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D2_NPUX_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D2_NPUX_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D2_NPUX_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D2_NPUX_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D2_NPUX_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D2_NPUX_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D0_NPUV_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D0_NPUV_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D0_NPUV_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D0_NPUV_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D0_NPUV_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D0_NPUV_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D0_NPUX_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D0_NPUX_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D0_NPUX_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D0_NPUX_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D0_NPUX_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D0_NPUX_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D1_NPUH_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D1_NPUH_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D1_NPUH_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D1_NPUH_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D1_NPUH_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D1_NPUH_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D1_NPUV_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D1_NPUV_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D1_NPUV_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D1_NPUV_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D1_NPUV_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D1_NPUV_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D1_NPUX_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D1_NPUX_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D1_NPUX_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D1_NPUX_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D1_NPUX_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D1_NPUX_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D2_NPUH_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D2_NPUH_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D2_NPUH_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D2_NPUH_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D2_NPUH_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D2_NPUH_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D2_NPUV_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D2_NPUV_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D2_NPUV_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D2_NPUV_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D2_NPUV_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D2_NPUV_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_SYSREG_NPU_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_SYSREG_NPU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_SYSREG_NPU_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_SYSREG_NPU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_SYSREG_NPU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_SYSREG_NPU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D0_NPUH_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D0_NPUH_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D0_NPUH_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D0_NPUH_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D0_NPUH_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D0_NPUH_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_NPUD_UNIT_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_NPUD_UNIT_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_NPUD_UNIT_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_NPUD_UNIT_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_NPUD_UNIT_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_NPUD_UNIT_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_PPMU_NPU_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_PPMU_NPU_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_PPMU_NPU_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_PPMU_NPU_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_PPMU_NPU_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_PPMU_NPU_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_PPMU_NPU_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_PPMU_NPU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_PPMU_NPU_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_PPMU_NPU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_PPMU_NPU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_PPMU_NPU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_NPU_PPC_WRAPPER_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_NPU_PPC_WRAPPER_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_NPU_PPC_WRAPPER_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_NPU_PPC_WRAPPER_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_NPU_PPC_WRAPPER_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_NPU_PPC_WRAPPER_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_NPU_PPC_WRAPPER_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_NPU_PPC_WRAPPER_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_NPU_PPC_WRAPPER_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_NPU_PPC_WRAPPER_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_NPU_PPC_WRAPPER_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_NPU_PPC_WRAPPER_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D3_NPUX_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D3_NPUX_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D3_NPUX_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D3_NPUX_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D3_NPUX_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D3_NPUX_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D2_NPUX_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D2_NPUX_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D2_NPUX_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D2_NPUX_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D2_NPUX_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D2_NPUX_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D3_NPUH_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D3_NPUH_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D3_NPUH_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D3_NPUH_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D3_NPUH_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D3_NPUH_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D3_NPUV_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D3_NPUV_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D3_NPUV_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D3_NPUV_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D3_NPUV_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D3_NPUV_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D3_NPUX_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D3_NPUX_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D3_NPUX_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D3_NPUX_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D3_NPUX_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D3_NPUX_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D_NPU_UNIT_SETREG_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D_NPU_UNIT_SETREG_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D_NPU_UNIT_SETREG_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D_NPU_UNIT_SETREG_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D_NPU_UNIT_SETREG_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D_NPU_UNIT_SETREG_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AXI_D_NPU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AXI_D_NPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AXI_D_NPU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AXI_D_NPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AXI_D_NPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AXI_D_NPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D_NPU_UNIT_DONE_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D_NPU_UNIT_DONE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D_NPU_UNIT_DONE_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D_NPU_UNIT_DONE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D_NPU_UNIT_DONE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D_NPU_UNIT_DONE_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_GPIO_PERIC0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_GPIO_PERIC0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_GPIO_PERIC0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_GPIO_PERIC0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_GPIO_PERIC0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_GPIO_PERIC0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_SYSREG_PERIC0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_SYSREG_PERIC0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_SYSREG_PERIC0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_SYSREG_PERIC0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_SYSREG_PERIC0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_SYSREG_PERIC0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC0_UID_PERIC0_CMU_PERIC0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_PERIC0_UID_PERIC0_CMU_PERIC0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC0_UID_PERIC0_CMU_PERIC0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_PERIC0_UID_PERIC0_CMU_PERIC0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC0_UID_PERIC0_CMU_PERIC0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_PERIC0_UID_PERIC0_CMU_PERIC0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_BUSP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_BUSP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_OSCCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_OSCCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI00_USI_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI00_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI00_USI_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI00_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI00_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI00_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI_I2C_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI_I2C_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI_I2C_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI_I2C_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI_I2C_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI_I2C_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI01_USI_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI01_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI01_USI_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI01_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI01_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI01_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI02_USI_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI02_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI02_USI_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI02_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI02_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI02_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI03_USI_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI03_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI03_USI_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI03_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI03_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI03_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI04_USI_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI04_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI04_USI_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI04_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI04_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI04_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI05_USI_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI05_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI05_USI_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI05_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI05_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI05_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_LHM_AXI_P_PERIC0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_LHM_AXI_P_PERIC0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_LHM_AXI_P_PERIC0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_LHM_AXI_P_PERIC0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_LHM_AXI_P_PERIC0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_LHM_AXI_P_PERIC0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_D_TZPC_PERIC0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_D_TZPC_PERIC0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_D_TZPC_PERIC0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_D_TZPC_PERIC0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_D_TZPC_PERIC0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_D_TZPC_PERIC0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_0_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_0),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_0_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_0),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_0),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_1_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_1_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_2_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_2_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_3_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_3),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_3_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_3),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_3_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_3),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_4_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_4),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_4_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_4),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_4_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_4),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_5_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_5),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_5_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_5),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_5_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_5),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_6_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_6),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_6_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_6),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_6_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_6),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_7_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_7),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_7_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_7),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_7_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_7),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_8_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_8),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_8_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_8),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_8_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_8),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_9_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_9),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_9_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_9),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_9_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_9),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_10_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_10),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_10_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_10),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_10_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_10),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_11_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_11),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_11_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_11),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_11_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_11),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_0_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_0),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_0_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_0),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_0),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_1_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_1_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_2_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_2_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_3_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_3),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_3_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_3),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_3_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_3),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_4_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_4),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_4_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_4),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_4_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_4),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_7_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_7),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_7_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_7),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_7_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_7),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_5_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_5),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_5_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_5),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_5_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_5),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_6_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_6),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_6_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_6),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_6_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_6),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_8_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_8),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_8_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_8),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_8_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_8),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_9_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_9),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_9_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_9),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_9_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_9),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_10_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_10),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_10_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_10),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_10_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_10),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_11_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_11),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_11_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_11),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_11_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_11),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_15_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_15),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_15_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_15),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_15_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_15),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_GPIO_PERIC1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_GPIO_PERIC1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_GPIO_PERIC1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_GPIO_PERIC1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_GPIO_PERIC1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_GPIO_PERIC1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_SYSREG_PERIC1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_SYSREG_PERIC1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_SYSREG_PERIC1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_SYSREG_PERIC1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_SYSREG_PERIC1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_SYSREG_PERIC1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC1_UID_PERIC1_CMU_PERIC1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_PERIC1_UID_PERIC1_CMU_PERIC1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC1_UID_PERIC1_CMU_PERIC1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_PERIC1_UID_PERIC1_CMU_PERIC1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC1_UID_PERIC1_CMU_PERIC1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_PERIC1_UID_PERIC1_CMU_PERIC1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_BUSP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_BUSP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_OSCCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_OSCCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI06_USI_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI06_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI06_USI_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI06_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI06_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI06_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI07_USI_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI07_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI07_USI_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI07_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI07_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI07_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI08_USI_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI08_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI08_USI_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI08_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI08_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI08_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI09_USI_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI09_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI09_USI_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI09_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI09_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI09_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI10_USI_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI10_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI10_USI_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI10_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI10_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI10_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI_I2C_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI_I2C_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI_I2C_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI_I2C_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI_I2C_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI_I2C_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_LHM_AXI_P_PERIC1_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_LHM_AXI_P_PERIC1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_LHM_AXI_P_PERIC1_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_LHM_AXI_P_PERIC1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_LHM_AXI_P_PERIC1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_LHM_AXI_P_PERIC1_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI11_USI_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI11_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI11_USI_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI11_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI11_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI11_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_D_TZPC_PERIC1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_D_TZPC_PERIC1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_D_TZPC_PERIC1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_D_TZPC_PERIC1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_D_TZPC_PERIC1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_D_TZPC_PERIC1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_0_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_0),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_0_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_0),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_0),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_2_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_2_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_3_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_3),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_3_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_3),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_3_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_3),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_4_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_4),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_4_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_4),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_4_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_4),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_5_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_5),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_5_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_5),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_5_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_5),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_6_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_6),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_6_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_6),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_6_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_6),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_7_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_7),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_7_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_7),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_7_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_7),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_8_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_8),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_8_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_8),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_8_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_8),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_9_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_9),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_9_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_9),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_9_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_9),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_10_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_10),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_10_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_10),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_10_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_10),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_11_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_11),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_11_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_11),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_11_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_11),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_0_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_0),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_0_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_0),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_0),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_1_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_1_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_2_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_2_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_3_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_3),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_3_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_3),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_3_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_3),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_4_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_4),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_4_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_4),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_4_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_4),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_5_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_5),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_5_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_5),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_5_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_5),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_6_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_6),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_6_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_6),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_6_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_6),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_7_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_7),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_7_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_7),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_7_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_7),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_8_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_8),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_8_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_8),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_8_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_8),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_9_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_9),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_9_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_9),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_9_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_9),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_10_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_10),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_10_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_10),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_10_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_10),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_11_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_11),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_11_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_11),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_11_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_11),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_1_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_1_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIS_UID_SYSREG_PERIS_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIS_UID_SYSREG_PERIS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIS_UID_SYSREG_PERIS_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIS_UID_SYSREG_PERIS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIS_UID_SYSREG_PERIS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIS_UID_SYSREG_PERIS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIS_UID_WDT_CLUSTER1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIS_UID_WDT_CLUSTER1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIS_UID_WDT_CLUSTER1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIS_UID_WDT_CLUSTER1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIS_UID_WDT_CLUSTER1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIS_UID_WDT_CLUSTER1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIS_UID_WDT_CLUSTER0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIS_UID_WDT_CLUSTER0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIS_UID_WDT_CLUSTER0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIS_UID_WDT_CLUSTER0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIS_UID_WDT_CLUSTER0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIS_UID_WDT_CLUSTER0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIS_UID_PERIS_CMU_PERIS_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_PERIS_UID_PERIS_CMU_PERIS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIS_UID_PERIS_CMU_PERIS_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_PERIS_UID_PERIS_CMU_PERIS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIS_UID_PERIS_CMU_PERIS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_PERIS_UID_PERIS_CMU_PERIS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_BUSP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_BUSP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_OSCCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_OSCCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_GIC_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_GIC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_GIC_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_GIC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_GIC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_GIC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIS_UID_AD_AXI_P_PERIS_IPCLKPORT_ACLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIS_UID_AD_AXI_P_PERIS_IPCLKPORT_ACLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIS_UID_AD_AXI_P_PERIS_IPCLKPORT_ACLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIS_UID_AD_AXI_P_PERIS_IPCLKPORT_ACLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIS_UID_AD_AXI_P_PERIS_IPCLKPORT_ACLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIS_UID_AD_AXI_P_PERIS_IPCLKPORT_ACLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIS_UID_OTP_CON_BIRA_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIS_UID_OTP_CON_BIRA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIS_UID_OTP_CON_BIRA_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIS_UID_OTP_CON_BIRA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIS_UID_OTP_CON_BIRA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIS_UID_OTP_CON_BIRA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIS_UID_GIC_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIS_UID_GIC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIS_UID_GIC_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIS_UID_GIC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIS_UID_GIC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIS_UID_GIC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIS_UID_LHM_AXI_P_PERIS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIS_UID_LHM_AXI_P_PERIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIS_UID_LHM_AXI_P_PERIS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIS_UID_LHM_AXI_P_PERIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIS_UID_LHM_AXI_P_PERIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIS_UID_LHM_AXI_P_PERIS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIS_UID_MCT_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIS_UID_MCT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIS_UID_MCT_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIS_UID_MCT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIS_UID_MCT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIS_UID_MCT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIS_UID_OTP_CON_TOP_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIS_UID_OTP_CON_TOP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIS_UID_OTP_CON_TOP_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIS_UID_OTP_CON_TOP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIS_UID_OTP_CON_TOP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIS_UID_OTP_CON_TOP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIS_UID_D_TZPC_PERIS_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIS_UID_D_TZPC_PERIS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIS_UID_D_TZPC_PERIS_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIS_UID_D_TZPC_PERIS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIS_UID_D_TZPC_PERIS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIS_UID_D_TZPC_PERIS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIS_UID_OTP_CON_BIRA_IPCLKPORT_I_OSCCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_PERIS_UID_OTP_CON_BIRA_IPCLKPORT_I_OSCCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIS_UID_OTP_CON_BIRA_IPCLKPORT_I_OSCCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_PERIS_UID_OTP_CON_BIRA_IPCLKPORT_I_OSCCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIS_UID_OTP_CON_BIRA_IPCLKPORT_I_OSCCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_PERIS_UID_OTP_CON_BIRA_IPCLKPORT_I_OSCCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIS_UID_OTP_CON_BISR_IPCLKPORT_I_OSCCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_PERIS_UID_OTP_CON_BISR_IPCLKPORT_I_OSCCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIS_UID_OTP_CON_BISR_IPCLKPORT_I_OSCCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_PERIS_UID_OTP_CON_BISR_IPCLKPORT_I_OSCCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIS_UID_OTP_CON_BISR_IPCLKPORT_I_OSCCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_PERIS_UID_OTP_CON_BISR_IPCLKPORT_I_OSCCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIS_UID_OTP_CON_TOP_IPCLKPORT_I_OSCCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_PERIS_UID_OTP_CON_TOP_IPCLKPORT_I_OSCCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIS_UID_OTP_CON_TOP_IPCLKPORT_I_OSCCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_PERIS_UID_OTP_CON_TOP_IPCLKPORT_I_OSCCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERIS_UID_OTP_CON_TOP_IPCLKPORT_I_OSCCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_PERIS_UID_OTP_CON_TOP_IPCLKPORT_I_OSCCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIS_UID_OTP_CON_BISR_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIS_UID_OTP_CON_BISR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIS_UID_OTP_CON_BISR_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIS_UID_OTP_CON_BISR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIS_UID_OTP_CON_BISR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIS_UID_OTP_CON_BISR_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIS_UID_BUSIF_TMU_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIS_UID_BUSIF_TMU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIS_UID_BUSIF_TMU_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIS_UID_BUSIF_TMU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIS_UID_BUSIF_TMU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIS_UID_BUSIF_TMU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIS_UID_SYSREG_PERIS_1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIS_UID_SYSREG_PERIS_1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIS_UID_SYSREG_PERIS_1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIS_UID_SYSREG_PERIS_1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIS_UID_SYSREG_PERIS_1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIS_UID_SYSREG_PERIS_1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIS_UID_MAILBOX_ABOX_CR52_C0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIS_UID_MAILBOX_ABOX_CR52_C0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIS_UID_MAILBOX_ABOX_CR52_C0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIS_UID_MAILBOX_ABOX_CR52_C0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIS_UID_MAILBOX_ABOX_CR52_C0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIS_UID_MAILBOX_ABOX_CR52_C0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIS_UID_MAILBOX_ABOX_CR52_C1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIS_UID_MAILBOX_ABOX_CR52_C1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIS_UID_MAILBOX_ABOX_CR52_C1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIS_UID_MAILBOX_ABOX_CR52_C1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIS_UID_MAILBOX_ABOX_CR52_C1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIS_UID_MAILBOX_ABOX_CR52_C1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIS_UID_MAILBOX_AP_CR52_C0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIS_UID_MAILBOX_AP_CR52_C0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIS_UID_MAILBOX_AP_CR52_C0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIS_UID_MAILBOX_AP_CR52_C0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIS_UID_MAILBOX_AP_CR52_C0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIS_UID_MAILBOX_AP_CR52_C0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIS_UID_MAILBOX_AP_CR52_C1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIS_UID_MAILBOX_AP_CR52_C1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIS_UID_MAILBOX_AP_CR52_C1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIS_UID_MAILBOX_AP_CR52_C1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIS_UID_MAILBOX_AP_CR52_C1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIS_UID_MAILBOX_AP_CR52_C1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIS_UID_SYSREG_PERIS_2_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERIS_UID_SYSREG_PERIS_2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIS_UID_SYSREG_PERIS_2_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERIS_UID_SYSREG_PERIS_2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERIS_UID_SYSREG_PERIS_2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERIS_UID_SYSREG_PERIS_2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_S2D_UID_S2D_CMU_S2D_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_S2D_UID_S2D_CMU_S2D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_S2D_UID_S2D_CMU_S2D_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_S2D_UID_S2D_CMU_S2D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_S2D_UID_S2D_CMU_S2D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_S2D_UID_S2D_CMU_S2D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_S2D_UID_BIS_S2D_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_S2D_UID_BIS_S2D_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_S2D_UID_BIS_S2D_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_S2D_UID_BIS_S2D_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_S2D_UID_BIS_S2D_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_S2D_UID_BIS_S2D_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_S2D_UID_BIS_S2D_IPCLKPORT_SCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_S2D_UID_BIS_S2D_IPCLKPORT_SCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_S2D_UID_BIS_S2D_IPCLKPORT_SCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_S2D_UID_BIS_S2D_IPCLKPORT_SCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_S2D_UID_BIS_S2D_IPCLKPORT_SCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_S2D_UID_BIS_S2D_IPCLKPORT_SCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_S2D_UID_LHM_AXI_G_SCAN2DRAM_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_S2D_UID_LHM_AXI_G_SCAN2DRAM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_S2D_UID_LHM_AXI_G_SCAN2DRAM_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_S2D_UID_LHM_AXI_G_SCAN2DRAM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_S2D_UID_LHM_AXI_G_SCAN2DRAM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_S2D_UID_LHM_AXI_G_SCAN2DRAM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_S2D_UID_RSTNSYNC_CLK_S2D_SCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_S2D_UID_RSTNSYNC_CLK_S2D_SCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_S2D_UID_RSTNSYNC_CLK_S2D_SCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_S2D_UID_RSTNSYNC_CLK_S2D_SCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_S2D_UID_RSTNSYNC_CLK_S2D_SCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_S2D_UID_RSTNSYNC_CLK_S2D_SCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_USI12_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_USI12_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_USI12_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_USI12_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_USI12_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_USI12_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_SFI_UID_RSTNSYNC_CLK_SFI_OSCCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_SFI_UID_RSTNSYNC_CLK_SFI_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_SFI_UID_RSTNSYNC_CLK_SFI_OSCCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_SFI_UID_RSTNSYNC_CLK_SFI_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_SFI_UID_RSTNSYNC_CLK_SFI_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_SFI_UID_RSTNSYNC_CLK_SFI_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLK_SFI_PLLCLKOUT_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLK_SFI_PLLCLKOUT),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLK_SFI_PLLCLKOUT_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLK_SFI_PLLCLKOUT),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLK_SFI_PLLCLKOUT_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLK_SFI_PLLCLKOUT),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKSFI_FSYS0_BUS_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKSFI_FSYS0_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKSFI_FSYS0_BUS_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKSFI_FSYS0_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKSFI_FSYS0_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKSFI_FSYS0_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKSFI_FSYS0_PCIE_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKSFI_FSYS0_PCIE),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKSFI_FSYS0_PCIE_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKSFI_FSYS0_PCIE),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKSFI_FSYS0_PCIE_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKSFI_FSYS0_PCIE),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKSFI_FSYS2_UFS_EMBD_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKSFI_FSYS2_UFS_EMBD),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKSFI_FSYS2_UFS_EMBD_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKSFI_FSYS2_UFS_EMBD),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKSFI_FSYS2_UFS_EMBD_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKSFI_FSYS2_UFS_EMBD),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_USI13_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_USI13_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_USI13_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_USI13_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_USI13_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_USI13_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_USI13_USI_IPCLKPORT_IPCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_USI13_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_USI13_USI_IPCLKPORT_IPCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_USI13_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_USI13_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_USI13_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_ADM_APB_G_SFI_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_ADM_APB_G_SFI_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_ADM_APB_G_SFI_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_ADM_APB_G_SFI_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_ADM_APB_G_SFI_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_ADM_APB_G_SFI_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON0_IPCLKPORT_REF_CLK0_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON0_IPCLKPORT_REF_CLK0),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON0_IPCLKPORT_REF_CLK0_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON0_IPCLKPORT_REF_CLK0),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON0_IPCLKPORT_REF_CLK0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON0_IPCLKPORT_REF_CLK0),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_USI12_USI_IPCLKPORT_IPCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_USI12_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_USI12_USI_IPCLKPORT_IPCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_USI12_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_USI12_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_USI12_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_USI14_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_USI14_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_USI14_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_USI14_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_USI14_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_USI14_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_USI14_USI_IPCLKPORT_IPCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_USI14_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_USI14_USI_IPCLKPORT_IPCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_USI14_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_USI14_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_USI14_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_BUSD_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_BUSD_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_SSS_SFI_IPCLKPORT_I_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_SSS_SFI_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_SSS_SFI_IPCLKPORT_I_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_SSS_SFI_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_SSS_SFI_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_SSS_SFI_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_ADM_APB_G_SFI_IPCLKPORT_PCLKS_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_ADM_APB_G_SFI_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_ADM_APB_G_SFI_IPCLKPORT_PCLKS_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_ADM_APB_G_SFI_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_ADM_APB_G_SFI_IPCLKPORT_PCLKS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_ADM_APB_G_SFI_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_DAP_SFI_IPCLKPORT_DAPCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_DAP_SFI_IPCLKPORT_DAPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_DAP_SFI_IPCLKPORT_DAPCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_DAP_SFI_IPCLKPORT_DAPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_DAP_SFI_IPCLKPORT_DAPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_DAP_SFI_IPCLKPORT_DAPCLK),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKSFI_FSYS2_ETHERNET_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKSFI_FSYS2_ETHERNET),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKSFI_FSYS2_ETHERNET_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKSFI_FSYS2_ETHERNET),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKSFI_FSYS2_ETHERNET_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKSFI_FSYS2_ETHERNET),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKSFI_FSYS2_BUS_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKSFI_FSYS2_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKSFI_FSYS2_BUS_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKSFI_FSYS2_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKSFI_FSYS2_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKSFI_FSYS2_BUS),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_SFI_UID_ADD_GPIO_LO_IPCLKPORT_CH_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_SFI_UID_ADD_GPIO_LO_IPCLKPORT_CH_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_SFI_UID_ADD_GPIO_LO_IPCLKPORT_CH_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_SFI_UID_ADD_GPIO_LO_IPCLKPORT_CH_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_SFI_UID_ADD_GPIO_LO_IPCLKPORT_CH_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_SFI_UID_ADD_GPIO_LO_IPCLKPORT_CH_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_SFI_UID_ADD_GPIO_UP_IPCLKPORT_CH_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_SFI_UID_ADD_GPIO_UP_IPCLKPORT_CH_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_SFI_UID_ADD_GPIO_UP_IPCLKPORT_CH_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_SFI_UID_ADD_GPIO_UP_IPCLKPORT_CH_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_SFI_UID_ADD_GPIO_UP_IPCLKPORT_CH_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_SFI_UID_ADD_GPIO_UP_IPCLKPORT_CH_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_SFI_UID_ADD_SFI_LO_IPCLKPORT_CH_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_SFI_UID_ADD_SFI_LO_IPCLKPORT_CH_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_SFI_UID_ADD_SFI_LO_IPCLKPORT_CH_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_SFI_UID_ADD_SFI_LO_IPCLKPORT_CH_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_SFI_UID_ADD_SFI_LO_IPCLKPORT_CH_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_SFI_UID_ADD_SFI_LO_IPCLKPORT_CH_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_SFI_UID_ADD_SFI_UP_IPCLKPORT_CH_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_SFI_UID_ADD_SFI_UP_IPCLKPORT_CH_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_SFI_UID_ADD_SFI_UP_IPCLKPORT_CH_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_SFI_UID_ADD_SFI_UP_IPCLKPORT_CH_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_SFI_UID_ADD_SFI_UP_IPCLKPORT_CH_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_SFI_UID_ADD_SFI_UP_IPCLKPORT_CH_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_FMU_IPCLKPORT_PCLK_FMU_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_FMU_IPCLKPORT_PCLK_FMU),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_FMU_IPCLKPORT_PCLK_FMU_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_FMU_IPCLKPORT_PCLK_FMU),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_FMU_IPCLKPORT_PCLK_FMU_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_FMU_IPCLKPORT_PCLK_FMU),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_RCO_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_RCO_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_RCO_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_RCO_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_RCO_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_RCO_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON0_IPCLKPORT_REF_CLK1_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON0_IPCLKPORT_REF_CLK1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON0_IPCLKPORT_REF_CLK1_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON0_IPCLKPORT_REF_CLK1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON0_IPCLKPORT_REF_CLK1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON0_IPCLKPORT_REF_CLK1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_ASYNCAPB_FMU0_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_ASYNCAPB_FMU0_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_ASYNCAPB_FMU0_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_ASYNCAPB_FMU0_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_ASYNCAPB_FMU0_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_ASYNCAPB_FMU0_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU0_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU0_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU1_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU1_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_BAAW_D_SFI_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_BAAW_D_SFI_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_BAAW_D_SFI_IPCLKPORT_I_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_BAAW_D_SFI_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_BAAW_D_SFI_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_BAAW_D_SFI_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_BAAW_P_SFIAPM_SFI_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_BAAW_P_SFIAPM_SFI_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_BAAW_P_SFIAPM_SFI_IPCLKPORT_I_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_BAAW_P_SFIAPM_SFI_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_BAAW_P_SFIAPM_SFI_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_BAAW_P_SFIAPM_SFI_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_BAAW_P_SFIFSYS0_SFI_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_BAAW_P_SFIFSYS0_SFI_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_BAAW_P_SFIFSYS0_SFI_IPCLKPORT_I_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_BAAW_P_SFIFSYS0_SFI_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_BAAW_P_SFIFSYS0_SFI_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_BAAW_P_SFIFSYS0_SFI_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_D_TZPC_SFI_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_D_TZPC_SFI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_D_TZPC_SFI_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_D_TZPC_SFI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_D_TZPC_SFI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_D_TZPC_SFI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_GPIO_SFI_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_GPIO_SFI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_GPIO_SFI_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_GPIO_SFI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_GPIO_SFI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_GPIO_SFI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_USI14_USI_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_USI14_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_USI14_USI_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_USI14_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_USI14_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_USI14_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_MAILBOX_CR52_SFI_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_MAILBOX_CR52_SFI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_MAILBOX_CR52_SFI_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_MAILBOX_CR52_SFI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_MAILBOX_CR52_SFI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_MAILBOX_CR52_SFI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_MCT_SFI_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_MCT_SFI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_MCT_SFI_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_MCT_SFI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_MCT_SFI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_MCT_SFI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_PPMU_SFIFSYS0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_PPMU_SFIFSYS0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_PPMU_SFIFSYS0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_PPMU_SFIFSYS0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_PPMU_SFIFSYS0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_PPMU_SFIFSYS0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_ROM_CRC32_SFI_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_ROM_CRC32_SFI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_ROM_CRC32_SFI_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_ROM_CRC32_SFI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_ROM_CRC32_SFI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_ROM_CRC32_SFI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_BUSP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_BUSP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_SSS_SFI_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_SSS_SFI_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_SSS_SFI_IPCLKPORT_I_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_SSS_SFI_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_SSS_SFI_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_SSS_SFI_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_SYSREG_SFI_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_SYSREG_SFI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_SYSREG_SFI_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_SYSREG_SFI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_SYSREG_SFI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_SYSREG_SFI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_USI12_USI_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_USI12_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_USI12_USI_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_USI12_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_USI12_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_USI12_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_USI13_USI_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_USI13_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_USI13_USI_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_USI13_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_USI13_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_USI13_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_VOLMON_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_VOLMON_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_VOLMON_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_VOLMON_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_VOLMON_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_VOLMON_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_WDT0_SFI_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_WDT0_SFI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_WDT0_SFI_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_WDT0_SFI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_WDT0_SFI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_WDT0_SFI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_USI15_USI_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_USI15_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_USI15_USI_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_USI15_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_USI15_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_USI15_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_CAN_FD0_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_CAN_FD0_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_CAN_FD0_IPCLKPORT_I_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_CAN_FD0_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_CAN_FD0_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_CAN_FD0_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_CAN_FD1_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_CAN_FD1_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_CAN_FD1_IPCLKPORT_I_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_CAN_FD1_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_CAN_FD1_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_CAN_FD1_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_D_SFPC_SFI_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_D_SFPC_SFI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_D_SFPC_SFI_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_D_SFPC_SFI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_D_SFPC_SFI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_D_SFPC_SFI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_CAN_FD0_IPCLKPORT_I_CCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_CAN_FD0_IPCLKPORT_I_CCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_CAN_FD0_IPCLKPORT_I_CCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_CAN_FD0_IPCLKPORT_I_CCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_CAN_FD0_IPCLKPORT_I_CCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_CAN_FD0_IPCLKPORT_I_CCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_SERIALFLASH_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_SERIALFLASH_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_SERIALFLASH_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_SERIALFLASH_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_SERIALFLASH_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_SERIALFLASH_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_INTMEM_SFI_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_INTMEM_SFI_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_INTMEM_SFI_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_INTMEM_SFI_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_INTMEM_SFI_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_INTMEM_SFI_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_INTMEM_SFI_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_INTMEM_SFI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_INTMEM_SFI_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_INTMEM_SFI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_INTMEM_SFI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_INTMEM_SFI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_ASYNCAPB_INTMEM_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_ASYNCAPB_INTMEM_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_ASYNCAPB_INTMEM_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_ASYNCAPB_INTMEM_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_ASYNCAPB_INTMEM_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_ASYNCAPB_INTMEM_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_LHM_AXI_D_FSYS0SFI_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_LHM_AXI_D_FSYS0SFI_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_LHM_AXI_D_FSYS0SFI_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_LHM_AXI_D_FSYS0SFI_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_LHM_AXI_D_FSYS0SFI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_LHM_AXI_D_FSYS0SFI_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_LHM_AXI_P_SFI_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_LHM_AXI_P_SFI_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_LHM_AXI_P_SFI_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_LHM_AXI_P_SFI_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_LHM_AXI_P_SFI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_LHM_AXI_P_SFI_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_LHS_AXI_D_SFI_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_LHS_AXI_D_SFI_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_LHS_AXI_D_SFI_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_LHS_AXI_D_SFI_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_LHS_AXI_D_SFI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_LHS_AXI_D_SFI_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_LHS_AXI_P_SFIFSYS0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_LHS_AXI_P_SFIFSYS0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_LHS_AXI_P_SFIFSYS0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_LHS_AXI_P_SFIFSYS0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_LHS_AXI_P_SFIFSYS0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_LHS_AXI_P_SFIFSYS0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_LHS_AXI_P_SFIAPM_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_LHS_AXI_P_SFIAPM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_LHS_AXI_P_SFIAPM_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_LHS_AXI_P_SFIAPM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_LHS_AXI_P_SFIAPM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_LHS_AXI_P_SFIAPM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_PPMU_SFIFSYS0_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_PPMU_SFIFSYS0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_PPMU_SFIFSYS0_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_PPMU_SFIFSYS0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_PPMU_SFIFSYS0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_PPMU_SFIFSYS0_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_XIU_DP_SFI_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_XIU_DP_SFI_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_XIU_DP_SFI_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_XIU_DP_SFI_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_XIU_DP_SFI_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_XIU_DP_SFI_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_SERIALFLASH_IPCLKPORT_HCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_SERIALFLASH_IPCLKPORT_HCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_SERIALFLASH_IPCLKPORT_HCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_SERIALFLASH_IPCLKPORT_HCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_SERIALFLASH_IPCLKPORT_HCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_SERIALFLASH_IPCLKPORT_HCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_SERIALFLASH_IPCLKPORT_SFCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_SERIALFLASH_IPCLKPORT_SFCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_SERIALFLASH_IPCLKPORT_SFCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_SERIALFLASH_IPCLKPORT_SFCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_SERIALFLASH_IPCLKPORT_SFCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_SERIALFLASH_IPCLKPORT_SFCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_HYPERBUS_IPCLKPORT_AXIR_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_HYPERBUS_IPCLKPORT_AXIR_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_HYPERBUS_IPCLKPORT_AXIR_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_HYPERBUS_IPCLKPORT_AXIR_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_HYPERBUS_IPCLKPORT_AXIR_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_HYPERBUS_IPCLKPORT_AXIR_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_HYPERBUS_IPCLKPORT_AXIM_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_HYPERBUS_IPCLKPORT_AXIM_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_HYPERBUS_IPCLKPORT_AXIM_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_HYPERBUS_IPCLKPORT_AXIM_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_HYPERBUS_IPCLKPORT_AXIM_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_HYPERBUS_IPCLKPORT_AXIM_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_BAAW_D_FSYS0SFI_SFI_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_BAAW_D_FSYS0SFI_SFI_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_BAAW_D_FSYS0SFI_SFI_IPCLKPORT_I_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_BAAW_D_FSYS0SFI_SFI_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_BAAW_D_FSYS0SFI_SFI_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_BAAW_D_FSYS0SFI_SFI_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_LHS_ATB_DT0_SFI_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_LHS_ATB_DT0_SFI_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_LHS_ATB_DT0_SFI_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_LHS_ATB_DT0_SFI_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_LHS_ATB_DT0_SFI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_LHS_ATB_DT0_SFI_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_LHS_ATB_DT1_SFI_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_LHS_ATB_DT1_SFI_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_LHS_ATB_DT1_SFI_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_LHS_ATB_DT1_SFI_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_LHS_ATB_DT1_SFI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_LHS_ATB_DT1_SFI_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_LHS_ATB_IT0_SFI_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_LHS_ATB_IT0_SFI_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_LHS_ATB_IT0_SFI_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_LHS_ATB_IT0_SFI_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_LHS_ATB_IT0_SFI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_LHS_ATB_IT0_SFI_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_LHS_ATB_IT1_SFI_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_LHS_ATB_IT1_SFI_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_LHS_ATB_IT1_SFI_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_LHS_ATB_IT1_SFI_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_LHS_ATB_IT1_SFI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_LHS_ATB_IT1_SFI_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_ASYNCAXI_M0_IPCLKPORT_ACLKS_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_ASYNCAXI_M0_IPCLKPORT_ACLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_ASYNCAXI_M0_IPCLKPORT_ACLKS_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_ASYNCAXI_M0_IPCLKPORT_ACLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_ASYNCAXI_M0_IPCLKPORT_ACLKS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_ASYNCAXI_M0_IPCLKPORT_ACLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_ASYNCAXI_M1_IPCLKPORT_ACLKS_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_ASYNCAXI_M1_IPCLKPORT_ACLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_ASYNCAXI_M1_IPCLKPORT_ACLKS_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_ASYNCAXI_M1_IPCLKPORT_ACLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_ASYNCAXI_M1_IPCLKPORT_ACLKS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_ASYNCAXI_M1_IPCLKPORT_ACLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_ASYNCAXI_S0_IPCLKPORT_ACLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_ASYNCAXI_S0_IPCLKPORT_ACLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_ASYNCAXI_S0_IPCLKPORT_ACLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_ASYNCAXI_S0_IPCLKPORT_ACLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_ASYNCAXI_S0_IPCLKPORT_ACLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_ASYNCAXI_S0_IPCLKPORT_ACLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU_ACLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU_ACLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU_ACLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU_ACLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU_ACLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU_ACLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU_ATCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU_ATCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU_ATCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU_ATCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU_ATCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU_ATCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_CAN_FD1_IPCLKPORT_I_CCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_CAN_FD1_IPCLKPORT_I_CCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_CAN_FD1_IPCLKPORT_I_CCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_CAN_FD1_IPCLKPORT_I_CCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_CAN_FD1_IPCLKPORT_I_CCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_CAN_FD1_IPCLKPORT_I_CCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_SF_AXI2APB_BRIDGE_SFI_IPCLKPORT_I_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_SF_AXI2APB_BRIDGE_SFI_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_SF_AXI2APB_BRIDGE_SFI_IPCLKPORT_I_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_SF_AXI2APB_BRIDGE_SFI_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_SF_AXI2APB_BRIDGE_SFI_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_SF_AXI2APB_BRIDGE_SFI_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_USI15_USI_IPCLKPORT_IPCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_USI15_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_USI15_USI_IPCLKPORT_IPCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_USI15_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_USI15_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_USI15_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_USI15_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_USI15_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_USI15_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_USI15_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_USI15_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_USI15_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_WDT1_SFI_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_WDT1_SFI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_WDT1_SFI_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_WDT1_SFI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_WDT1_SFI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_WDT1_SFI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_SFMPU_FLSH0_SFI_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_SFMPU_FLSH0_SFI_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_SFMPU_FLSH0_SFI_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_SFMPU_FLSH0_SFI_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_SFMPU_FLSH0_SFI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_SFMPU_FLSH0_SFI_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_SFMPU_FLSH1_SFI_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_SFMPU_FLSH1_SFI_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_SFMPU_FLSH1_SFI_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_SFMPU_FLSH1_SFI_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_SFMPU_FLSH1_SFI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_SFMPU_FLSH1_SFI_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_SFMPU_IMEM_SFI_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_SFMPU_IMEM_SFI_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_SFMPU_IMEM_SFI_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_SFMPU_IMEM_SFI_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_SFMPU_IMEM_SFI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_SFMPU_IMEM_SFI_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_BUSIF_CMU_SFI_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_BUSIF_CMU_SFI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_BUSIF_CMU_SFI_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_BUSIF_CMU_SFI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_BUSIF_CMU_SFI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_BUSIF_CMU_SFI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_SFI_UID_PMU_HANDSHAKE_BUS_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_SFI_UID_PMU_HANDSHAKE_BUS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_SFI_UID_PMU_HANDSHAKE_BUS_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_SFI_UID_PMU_HANDSHAKE_BUS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_SFI_UID_PMU_HANDSHAKE_BUS_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_SFI_UID_PMU_HANDSHAKE_BUS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_BAAW_FLSH_SFI_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_BAAW_FLSH_SFI_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_BAAW_FLSH_SFI_IPCLKPORT_I_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_BAAW_FLSH_SFI_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_BAAW_FLSH_SFI_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_BAAW_FLSH_SFI_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_HYPERBUS_IPCLKPORT_SYS_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_HYPERBUS_IPCLKPORT_SYS_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_HYPERBUS_IPCLKPORT_SYS_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_HYPERBUS_IPCLKPORT_SYS_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_HYPERBUS_IPCLKPORT_SYS_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_HYPERBUS_IPCLKPORT_SYS_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_CLUSTER_SFI_IPCLKPORT_CLKIN_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_CLUSTER_SFI_IPCLKPORT_CLKIN),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_CLUSTER_SFI_IPCLKPORT_CLKIN_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_CLUSTER_SFI_IPCLKPORT_CLKIN),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_CLUSTER_SFI_IPCLKPORT_CLKIN_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_CLUSTER_SFI_IPCLKPORT_CLKIN),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_XIU_P3_SFI_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_XIU_P3_SFI_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_XIU_P3_SFI_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_XIU_P3_SFI_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_XIU_P3_SFI_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_XIU_P3_SFI_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_SBIST0_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_SBIST0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_SBIST0_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_SBIST0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_SBIST0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_SBIST0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_SBIST1_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_SBIST1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_SBIST1_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_SBIST1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_SBIST1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_SBIST1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_BAAW_P_SFI_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_BAAW_P_SFI_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_BAAW_P_SFI_IPCLKPORT_I_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_BAAW_P_SFI_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_BAAW_P_SFI_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_BAAW_P_SFI_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_SFI_UID_ROM_CRC32_SFI_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_SFI_UID_ROM_CRC32_SFI_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_SFI_UID_ROM_CRC32_SFI_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_SFI_UID_ROM_CRC32_SFI_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_SFI_UID_ROM_CRC32_SFI_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_SFI_UID_ROM_CRC32_SFI_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_HYPERBUS_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_HYPERBUS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_HYPERBUS_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_HYPERBUS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_HYPERBUS_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_HYPERBUS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_ASYNCAPB_SFMPU_FLSH0_SFI_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_ASYNCAPB_SFMPU_FLSH0_SFI_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_ASYNCAPB_SFMPU_FLSH0_SFI_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_ASYNCAPB_SFMPU_FLSH0_SFI_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_ASYNCAPB_SFMPU_FLSH0_SFI_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_ASYNCAPB_SFMPU_FLSH0_SFI_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_ASYNCAPB_SFMPU_FLSH1_SFI_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_ASYNCAPB_SFMPU_FLSH1_SFI_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_ASYNCAPB_SFMPU_FLSH1_SFI_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_ASYNCAPB_SFMPU_FLSH1_SFI_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_ASYNCAPB_SFMPU_FLSH1_SFI_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_ASYNCAPB_SFMPU_FLSH1_SFI_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_ASYNCAPB_SFMPU_INTMEM_SFI_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_ASYNCAPB_SFMPU_INTMEM_SFI_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_ASYNCAPB_SFMPU_INTMEM_SFI_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_ASYNCAPB_SFMPU_INTMEM_SFI_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_ASYNCAPB_SFMPU_INTMEM_SFI_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_ASYNCAPB_SFMPU_INTMEM_SFI_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_PMC_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_PMC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_PMC_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_PMC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_PMC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_PMC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON2_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON2_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON3_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON3_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON3_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON1_IPCLKPORT_REF_CLK0_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON1_IPCLKPORT_REF_CLK0),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON1_IPCLKPORT_REF_CLK0_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON1_IPCLKPORT_REF_CLK0),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON1_IPCLKPORT_REF_CLK0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON1_IPCLKPORT_REF_CLK0),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON2_IPCLKPORT_REF_CLK0_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON2_IPCLKPORT_REF_CLK0),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON2_IPCLKPORT_REF_CLK0_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON2_IPCLKPORT_REF_CLK0),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON2_IPCLKPORT_REF_CLK0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON2_IPCLKPORT_REF_CLK0),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON3_IPCLKPORT_REF_CLK0_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON3_IPCLKPORT_REF_CLK0),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON3_IPCLKPORT_REF_CLK0_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON3_IPCLKPORT_REF_CLK0),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON3_IPCLKPORT_REF_CLK0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON3_IPCLKPORT_REF_CLK0),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON1_IPCLKPORT_REF_CLK1_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON1_IPCLKPORT_REF_CLK1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON1_IPCLKPORT_REF_CLK1_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON1_IPCLKPORT_REF_CLK1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON1_IPCLKPORT_REF_CLK1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON1_IPCLKPORT_REF_CLK1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON2_IPCLKPORT_REF_CLK1_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON2_IPCLKPORT_REF_CLK1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON2_IPCLKPORT_REF_CLK1_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON2_IPCLKPORT_REF_CLK1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON2_IPCLKPORT_REF_CLK1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON2_IPCLKPORT_REF_CLK1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON3_IPCLKPORT_REF_CLK1_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON3_IPCLKPORT_REF_CLK1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON3_IPCLKPORT_REF_CLK1_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON3_IPCLKPORT_REF_CLK1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON3_IPCLKPORT_REF_CLK1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON3_IPCLKPORT_REF_CLK1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON1_IPCLKPORT_MON_CLK00_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON1_IPCLKPORT_MON_CLK00),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON1_IPCLKPORT_MON_CLK00_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON1_IPCLKPORT_MON_CLK00),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON1_IPCLKPORT_MON_CLK00_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON1_IPCLKPORT_MON_CLK00),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON1_IPCLKPORT_MON_CLK10_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON1_IPCLKPORT_MON_CLK10),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON1_IPCLKPORT_MON_CLK10_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON1_IPCLKPORT_MON_CLK10),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON1_IPCLKPORT_MON_CLK10_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON1_IPCLKPORT_MON_CLK10),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON0_IPCLKPORT_MON_CLK00_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON0_IPCLKPORT_MON_CLK00),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON0_IPCLKPORT_MON_CLK00_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON0_IPCLKPORT_MON_CLK00),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON0_IPCLKPORT_MON_CLK00_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON0_IPCLKPORT_MON_CLK00),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON2_IPCLKPORT_MON_CLK10_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON2_IPCLKPORT_MON_CLK10),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON2_IPCLKPORT_MON_CLK10_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON2_IPCLKPORT_MON_CLK10),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON2_IPCLKPORT_MON_CLK10_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON2_IPCLKPORT_MON_CLK10),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON0_IPCLKPORT_MON_CLK10_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON0_IPCLKPORT_MON_CLK10),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON0_IPCLKPORT_MON_CLK10_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON0_IPCLKPORT_MON_CLK10),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON0_IPCLKPORT_MON_CLK10_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON0_IPCLKPORT_MON_CLK10),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON2_IPCLKPORT_MON_CLK00_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON2_IPCLKPORT_MON_CLK00),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON2_IPCLKPORT_MON_CLK00_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON2_IPCLKPORT_MON_CLK00),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON2_IPCLKPORT_MON_CLK00_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON2_IPCLKPORT_MON_CLK00),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON3_IPCLKPORT_MON_CLK00_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON3_IPCLKPORT_MON_CLK00),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON3_IPCLKPORT_MON_CLK00_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON3_IPCLKPORT_MON_CLK00),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON3_IPCLKPORT_MON_CLK00_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON3_IPCLKPORT_MON_CLK00),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON3_IPCLKPORT_MON_CLK10_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON3_IPCLKPORT_MON_CLK10),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON3_IPCLKPORT_MON_CLK10_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON3_IPCLKPORT_MON_CLK10),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON3_IPCLKPORT_MON_CLK10_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON3_IPCLKPORT_MON_CLK10),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TAA_UID_LHS_AXI_D_TAA_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TAA_UID_LHS_AXI_D_TAA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TAA_UID_LHS_AXI_D_TAA_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TAA_UID_LHS_AXI_D_TAA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TAA_UID_LHS_AXI_D_TAA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TAA_UID_LHS_AXI_D_TAA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TAA_UID_BTM_TAA_IPCLKPORT_I_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TAA_UID_BTM_TAA_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TAA_UID_BTM_TAA_IPCLKPORT_I_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TAA_UID_BTM_TAA_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TAA_UID_BTM_TAA_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TAA_UID_BTM_TAA_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TAA_UID_LHM_AXI_P_TAA_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TAA_UID_LHM_AXI_P_TAA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TAA_UID_LHM_AXI_P_TAA_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TAA_UID_LHM_AXI_P_TAA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TAA_UID_LHM_AXI_P_TAA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TAA_UID_LHM_AXI_P_TAA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TAA_UID_SYSREG_TAA_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TAA_UID_SYSREG_TAA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TAA_UID_SYSREG_TAA_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TAA_UID_SYSREG_TAA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TAA_UID_SYSREG_TAA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TAA_UID_SYSREG_TAA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TAA_UID_RSTNSYNC_CLK_TAA_BUSD_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TAA_UID_RSTNSYNC_CLK_TAA_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TAA_UID_RSTNSYNC_CLK_TAA_BUSD_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TAA_UID_RSTNSYNC_CLK_TAA_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TAA_UID_RSTNSYNC_CLK_TAA_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TAA_UID_RSTNSYNC_CLK_TAA_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TAA_UID_RSTNSYNC_CLK_TAA_BUSP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TAA_UID_RSTNSYNC_CLK_TAA_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TAA_UID_RSTNSYNC_CLK_TAA_BUSP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TAA_UID_RSTNSYNC_CLK_TAA_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TAA_UID_RSTNSYNC_CLK_TAA_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TAA_UID_RSTNSYNC_CLK_TAA_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TAA_UID_TAA_CMU_TAA_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_TAA_UID_TAA_CMU_TAA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TAA_UID_TAA_CMU_TAA_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_TAA_UID_TAA_CMU_TAA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_TAA_UID_TAA_CMU_TAA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_TAA_UID_TAA_CMU_TAA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TAA_UID_BTM_TAA_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TAA_UID_BTM_TAA_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TAA_UID_BTM_TAA_IPCLKPORT_I_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TAA_UID_BTM_TAA_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TAA_UID_BTM_TAA_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TAA_UID_BTM_TAA_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TAA_UID_LHS_AST_C2C_TAAISPB_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TAA_UID_LHS_AST_C2C_TAAISPB_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TAA_UID_LHS_AST_C2C_TAAISPB_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TAA_UID_LHS_AST_C2C_TAAISPB_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TAA_UID_LHS_AST_C2C_TAAISPB_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TAA_UID_LHS_AST_C2C_TAAISPB_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TAA_UID_LHS_AST_OTF_TAAISPB_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TAA_UID_LHS_AST_OTF_TAAISPB_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TAA_UID_LHS_AST_OTF_TAAISPB_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TAA_UID_LHS_AST_OTF_TAAISPB_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TAA_UID_LHS_AST_OTF_TAAISPB_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TAA_UID_LHS_AST_OTF_TAAISPB_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TAA_UID_TAA_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TAA_UID_TAA_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TAA_UID_TAA_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TAA_UID_TAA_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TAA_UID_TAA_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TAA_UID_TAA_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TAA_UID_D_TZPC_TAA_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TAA_UID_D_TZPC_TAA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TAA_UID_D_TZPC_TAA_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TAA_UID_D_TZPC_TAA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TAA_UID_D_TZPC_TAA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TAA_UID_D_TZPC_TAA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TAA_UID_LHM_AST_OTF_ACCTAA_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TAA_UID_LHM_AST_OTF_ACCTAA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TAA_UID_LHM_AST_OTF_ACCTAA_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TAA_UID_LHM_AST_OTF_ACCTAA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TAA_UID_LHM_AST_OTF_ACCTAA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TAA_UID_LHM_AST_OTF_ACCTAA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TAA_UID_LHM_AST_C2C_ACCTAA_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TAA_UID_LHM_AST_C2C_ACCTAA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TAA_UID_LHM_AST_C2C_ACCTAA_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TAA_UID_LHM_AST_C2C_ACCTAA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TAA_UID_LHM_AST_C2C_ACCTAA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TAA_UID_LHM_AST_C2C_ACCTAA_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TAA_UID_RSTNSYNC_CLK_TAA_OSCCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TAA_UID_RSTNSYNC_CLK_TAA_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TAA_UID_RSTNSYNC_CLK_TAA_OSCCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TAA_UID_RSTNSYNC_CLK_TAA_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TAA_UID_RSTNSYNC_CLK_TAA_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TAA_UID_RSTNSYNC_CLK_TAA_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_TAA0_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_TAA0_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_TAA0_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_TAA0_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_TAA0_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_TAA0_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TAA_UID_PPMU_TAA_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TAA_UID_PPMU_TAA_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TAA_UID_PPMU_TAA_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TAA_UID_PPMU_TAA_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TAA_UID_PPMU_TAA_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TAA_UID_PPMU_TAA_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TAA_UID_PPMU_TAA_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TAA_UID_PPMU_TAA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TAA_UID_PPMU_TAA_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TAA_UID_PPMU_TAA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TAA_UID_PPMU_TAA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TAA_UID_PPMU_TAA_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TAA_UID_SYSMMU_TAA_IPCLKPORT_CLK_S1_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TAA_UID_SYSMMU_TAA_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TAA_UID_SYSMMU_TAA_IPCLKPORT_CLK_S1_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TAA_UID_SYSMMU_TAA_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TAA_UID_SYSMMU_TAA_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TAA_UID_SYSMMU_TAA_IPCLKPORT_CLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TAA_UID_VGEN_LITE_TAA_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TAA_UID_VGEN_LITE_TAA_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TAA_UID_VGEN_LITE_TAA_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TAA_UID_VGEN_LITE_TAA_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TAA_UID_VGEN_LITE_TAA_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TAA_UID_VGEN_LITE_TAA_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_SYSMMU_S1_S_IPCLKPORT_PCLKS_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_SYSMMU_S1_S_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_SYSMMU_S1_S_IPCLKPORT_PCLKS_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_SYSMMU_S1_S_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_SYSMMU_S1_S_IPCLKPORT_PCLKS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_SYSMMU_S1_S_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_SYSMMU_S1_S_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_SYSMMU_S1_S_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_SYSMMU_S1_S_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_SYSMMU_S1_S_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_SYSMMU_S1_S_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_SYSMMU_S1_S_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_SYSMMU_S1_NS_IPCLKPORT_PCLKS_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_SYSMMU_S1_NS_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_SYSMMU_S1_NS_IPCLKPORT_PCLKS_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_SYSMMU_S1_NS_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_SYSMMU_S1_NS_IPCLKPORT_PCLKS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_SYSMMU_S1_NS_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_SYSMMU_S1_NS_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_SYSMMU_S1_NS_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_SYSMMU_S1_NS_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_SYSMMU_S1_NS_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_SYSMMU_S1_NS_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_SYSMMU_S1_NS_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_TAA0_IPCLKPORT_PCLKS_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_TAA0_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_TAA0_IPCLKPORT_PCLKS_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_TAA0_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_TAA0_IPCLKPORT_PCLKS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_TAA0_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TAA_UID_AXI2APB_TAA_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TAA_UID_AXI2APB_TAA_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TAA_UID_AXI2APB_TAA_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TAA_UID_AXI2APB_TAA_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TAA_UID_AXI2APB_TAA_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TAA_UID_AXI2APB_TAA_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TAA_UID_TAA_IPCLKPORT_C2CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TAA_UID_TAA_IPCLKPORT_C2CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TAA_UID_TAA_IPCLKPORT_C2CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TAA_UID_TAA_IPCLKPORT_C2CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TAA_UID_TAA_IPCLKPORT_C2CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TAA_UID_TAA_IPCLKPORT_C2CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_TAA1_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_TAA1_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_TAA1_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_TAA1_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_TAA1_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_TAA1_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_TAA2_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_TAA2_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_TAA2_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_TAA2_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_TAA2_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_TAA2_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_TAA3_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_TAA3_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_TAA3_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_TAA3_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_TAA3_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_TAA3_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_TAA1_IPCLKPORT_PCLKS_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_TAA1_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_TAA1_IPCLKPORT_PCLKS_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_TAA1_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_TAA1_IPCLKPORT_PCLKS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_TAA1_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_TAA2_IPCLKPORT_PCLKS_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_TAA2_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_TAA2_IPCLKPORT_PCLKS_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_TAA2_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_TAA2_IPCLKPORT_PCLKS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_TAA2_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_TAA3_IPCLKPORT_PCLKS_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_TAA3_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_TAA3_IPCLKPORT_PCLKS_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_TAA3_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_TAA3_IPCLKPORT_PCLKS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_TAA3_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_SYSMMU_S2_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_SYSMMU_S2_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_SYSMMU_S2_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_SYSMMU_S2_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_SYSMMU_S2_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_SYSMMU_S2_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_SYSMMU_S2_IPCLKPORT_PCLKS_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_SYSMMU_S2_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_SYSMMU_S2_IPCLKPORT_PCLKS_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_SYSMMU_S2_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_SYSMMU_S2_IPCLKPORT_PCLKS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_SYSMMU_S2_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TAA_UID_SYSMMU_TAA_IPCLKPORT_CLK_S2_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_TAA_UID_SYSMMU_TAA_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TAA_UID_SYSMMU_TAA_IPCLKPORT_CLK_S2_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_TAA_UID_SYSMMU_TAA_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_TAA_UID_SYSMMU_TAA_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_TAA_UID_SYSMMU_TAA_IPCLKPORT_CLK_S2),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_FSYS0_PCIE_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_FSYS0_PCIE),
	SFR_ACCESS(CLK_CON_DIV_CLK_MIF_BUSD_0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLK_MIF_BUSD_0),
	SFR_ACCESS(CLK_CON_DIV_CLK_MIF_BUSD_1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLK_MIF_BUSD_1),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_OTP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_OTP),
	SFR_ACCESS(CLK_CON_DIV_CLK_MIF_BUSD_S2D_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLK_MIF_BUSD_S2D),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_SFI_ADD_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_SFI_ADD),
	SFR_ACCESS(QCH_CON_ACC_CMU_ACC_QCH_ENABLE, 0, 1, QCH_CON_ACC_CMU_ACC_QCH),
	SFR_ACCESS(QCH_CON_ACC_CMU_ACC_QCH_CLOCK_REQ, 1, 1, QCH_CON_ACC_CMU_ACC_QCH),
	SFR_ACCESS(QCH_CON_ACC_CMU_ACC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_ACC_CMU_ACC_QCH),
	SFR_ACCESS(QCH_CON_ACC_CMU_ACC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_ACC_CMU_ACC_QCH),
	SFR_ACCESS(QCH_CON_BTM_ACC_QCH_ENABLE, 0, 1, QCH_CON_BTM_ACC_QCH),
	SFR_ACCESS(QCH_CON_BTM_ACC_QCH_CLOCK_REQ, 1, 1, QCH_CON_BTM_ACC_QCH),
	SFR_ACCESS(QCH_CON_BTM_ACC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_BTM_ACC_QCH),
	SFR_ACCESS(QCH_CON_BTM_ACC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_BTM_ACC_QCH),
	SFR_ACCESS(QCH_CON_BTM_ISPPRE_QCH_ENABLE, 0, 1, QCH_CON_BTM_ISPPRE_QCH),
	SFR_ACCESS(QCH_CON_BTM_ISPPRE_QCH_CLOCK_REQ, 1, 1, QCH_CON_BTM_ISPPRE_QCH),
	SFR_ACCESS(QCH_CON_BTM_ISPPRE_QCH_EXPIRE_VAL, 16, 10, QCH_CON_BTM_ISPPRE_QCH),
	SFR_ACCESS(QCH_CON_BTM_ISPPRE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_BTM_ISPPRE_QCH),
	SFR_ACCESS(QCH_CON_CSIS_LINK_MUX3X6_QCH_CSIS0_ENABLE, 0, 1, QCH_CON_CSIS_LINK_MUX3X6_QCH_CSIS0),
	SFR_ACCESS(QCH_CON_CSIS_LINK_MUX3X6_QCH_CSIS0_CLOCK_REQ, 1, 1, QCH_CON_CSIS_LINK_MUX3X6_QCH_CSIS0),
	SFR_ACCESS(QCH_CON_CSIS_LINK_MUX3X6_QCH_CSIS0_EXPIRE_VAL, 16, 10, QCH_CON_CSIS_LINK_MUX3X6_QCH_CSIS0),
	SFR_ACCESS(QCH_CON_CSIS_LINK_MUX3X6_QCH_CSIS0_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_CSIS_LINK_MUX3X6_QCH_CSIS0),
	SFR_ACCESS(QCH_CON_CSIS_LINK_MUX3X6_QCH_CSIS1_ENABLE, 0, 1, QCH_CON_CSIS_LINK_MUX3X6_QCH_CSIS1),
	SFR_ACCESS(QCH_CON_CSIS_LINK_MUX3X6_QCH_CSIS1_CLOCK_REQ, 1, 1, QCH_CON_CSIS_LINK_MUX3X6_QCH_CSIS1),
	SFR_ACCESS(QCH_CON_CSIS_LINK_MUX3X6_QCH_CSIS1_EXPIRE_VAL, 16, 10, QCH_CON_CSIS_LINK_MUX3X6_QCH_CSIS1),
	SFR_ACCESS(QCH_CON_CSIS_LINK_MUX3X6_QCH_CSIS1_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_CSIS_LINK_MUX3X6_QCH_CSIS1),
	SFR_ACCESS(QCH_CON_CSIS_LINK_MUX3X6_QCH_CSIS2_ENABLE, 0, 1, QCH_CON_CSIS_LINK_MUX3X6_QCH_CSIS2),
	SFR_ACCESS(QCH_CON_CSIS_LINK_MUX3X6_QCH_CSIS2_CLOCK_REQ, 1, 1, QCH_CON_CSIS_LINK_MUX3X6_QCH_CSIS2),
	SFR_ACCESS(QCH_CON_CSIS_LINK_MUX3X6_QCH_CSIS2_EXPIRE_VAL, 16, 10, QCH_CON_CSIS_LINK_MUX3X6_QCH_CSIS2),
	SFR_ACCESS(QCH_CON_CSIS_LINK_MUX3X6_QCH_CSIS2_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_CSIS_LINK_MUX3X6_QCH_CSIS2),
	SFR_ACCESS(QCH_CON_CSIS_LINK_MUX3X6_QCH_CSIS0P1_ENABLE, 0, 1, QCH_CON_CSIS_LINK_MUX3X6_QCH_CSIS0P1),
	SFR_ACCESS(QCH_CON_CSIS_LINK_MUX3X6_QCH_CSIS0P1_CLOCK_REQ, 1, 1, QCH_CON_CSIS_LINK_MUX3X6_QCH_CSIS0P1),
	SFR_ACCESS(QCH_CON_CSIS_LINK_MUX3X6_QCH_CSIS0P1_EXPIRE_VAL, 16, 10, QCH_CON_CSIS_LINK_MUX3X6_QCH_CSIS0P1),
	SFR_ACCESS(QCH_CON_CSIS_LINK_MUX3X6_QCH_CSIS0P1_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_CSIS_LINK_MUX3X6_QCH_CSIS0P1),
	SFR_ACCESS(QCH_CON_CSIS_LINK_MUX3X6_QCH_CSIS1P1_ENABLE, 0, 1, QCH_CON_CSIS_LINK_MUX3X6_QCH_CSIS1P1),
	SFR_ACCESS(QCH_CON_CSIS_LINK_MUX3X6_QCH_CSIS1P1_CLOCK_REQ, 1, 1, QCH_CON_CSIS_LINK_MUX3X6_QCH_CSIS1P1),
	SFR_ACCESS(QCH_CON_CSIS_LINK_MUX3X6_QCH_CSIS1P1_EXPIRE_VAL, 16, 10, QCH_CON_CSIS_LINK_MUX3X6_QCH_CSIS1P1),
	SFR_ACCESS(QCH_CON_CSIS_LINK_MUX3X6_QCH_CSIS1P1_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_CSIS_LINK_MUX3X6_QCH_CSIS1P1),
	SFR_ACCESS(QCH_CON_CSIS_LINK_MUX3X6_QCH_CSIS2P1_ENABLE, 0, 1, QCH_CON_CSIS_LINK_MUX3X6_QCH_CSIS2P1),
	SFR_ACCESS(QCH_CON_CSIS_LINK_MUX3X6_QCH_CSIS2P1_CLOCK_REQ, 1, 1, QCH_CON_CSIS_LINK_MUX3X6_QCH_CSIS2P1),
	SFR_ACCESS(QCH_CON_CSIS_LINK_MUX3X6_QCH_CSIS2P1_EXPIRE_VAL, 16, 10, QCH_CON_CSIS_LINK_MUX3X6_QCH_CSIS2P1),
	SFR_ACCESS(QCH_CON_CSIS_LINK_MUX3X6_QCH_CSIS2P1_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_CSIS_LINK_MUX3X6_QCH_CSIS2P1),
	SFR_ACCESS(QCH_CON_D_TZPC_ACC_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_ACC_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_ACC_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_ACC_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_ACC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_D_TZPC_ACC_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_ACC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_ACC_QCH),
	SFR_ACCESS(QCH_CON_HUB_QCH_GDC0_ENABLE, 0, 1, QCH_CON_HUB_QCH_GDC0),
	SFR_ACCESS(QCH_CON_HUB_QCH_GDC0_CLOCK_REQ, 1, 1, QCH_CON_HUB_QCH_GDC0),
	SFR_ACCESS(QCH_CON_HUB_QCH_GDC0_EXPIRE_VAL, 16, 10, QCH_CON_HUB_QCH_GDC0),
	SFR_ACCESS(QCH_CON_HUB_QCH_GDC0_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_HUB_QCH_GDC0),
	SFR_ACCESS(QCH_CON_HUB_QCH_GDC1_ENABLE, 0, 1, QCH_CON_HUB_QCH_GDC1),
	SFR_ACCESS(QCH_CON_HUB_QCH_GDC1_CLOCK_REQ, 1, 1, QCH_CON_HUB_QCH_GDC1),
	SFR_ACCESS(QCH_CON_HUB_QCH_GDC1_EXPIRE_VAL, 16, 10, QCH_CON_HUB_QCH_GDC1),
	SFR_ACCESS(QCH_CON_HUB_QCH_GDC1_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_HUB_QCH_GDC1),
	SFR_ACCESS(QCH_CON_HUB_QCH_VRA_ENABLE, 0, 1, QCH_CON_HUB_QCH_VRA),
	SFR_ACCESS(QCH_CON_HUB_QCH_VRA_CLOCK_REQ, 1, 1, QCH_CON_HUB_QCH_VRA),
	SFR_ACCESS(QCH_CON_HUB_QCH_VRA_EXPIRE_VAL, 16, 10, QCH_CON_HUB_QCH_VRA),
	SFR_ACCESS(QCH_CON_HUB_QCH_VRA_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_HUB_QCH_VRA),
	SFR_ACCESS(QCH_CON_HUB_QCH_C2COMX_ENABLE, 0, 1, QCH_CON_HUB_QCH_C2COMX),
	SFR_ACCESS(QCH_CON_HUB_QCH_C2COMX_CLOCK_REQ, 1, 1, QCH_CON_HUB_QCH_C2COMX),
	SFR_ACCESS(QCH_CON_HUB_QCH_C2COMX_EXPIRE_VAL, 16, 10, QCH_CON_HUB_QCH_C2COMX),
	SFR_ACCESS(QCH_CON_HUB_QCH_C2COMX_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_HUB_QCH_C2COMX),
	SFR_ACCESS(QCH_CON_HUB_QCH_ISPPRE_ENABLE, 0, 1, QCH_CON_HUB_QCH_ISPPRE),
	SFR_ACCESS(QCH_CON_HUB_QCH_ISPPRE_CLOCK_REQ, 1, 1, QCH_CON_HUB_QCH_ISPPRE),
	SFR_ACCESS(QCH_CON_HUB_QCH_ISPPRE_EXPIRE_VAL, 16, 10, QCH_CON_HUB_QCH_ISPPRE),
	SFR_ACCESS(QCH_CON_HUB_QCH_ISPPRE_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_HUB_QCH_ISPPRE),
	SFR_ACCESS(QCH_CON_HUB_QCH_ISPPRE_C2_ENABLE, 0, 1, QCH_CON_HUB_QCH_ISPPRE_C2),
	SFR_ACCESS(QCH_CON_HUB_QCH_ISPPRE_C2_CLOCK_REQ, 1, 1, QCH_CON_HUB_QCH_ISPPRE_C2),
	SFR_ACCESS(QCH_CON_HUB_QCH_ISPPRE_C2_EXPIRE_VAL, 16, 10, QCH_CON_HUB_QCH_ISPPRE_C2),
	SFR_ACCESS(QCH_CON_HUB_QCH_ISPPRE_C2_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_HUB_QCH_ISPPRE_C2),
	SFR_ACCESS(QCH_CON_HUB_QCH_GDC0_C2_ENABLE, 0, 1, QCH_CON_HUB_QCH_GDC0_C2),
	SFR_ACCESS(QCH_CON_HUB_QCH_GDC0_C2_CLOCK_REQ, 1, 1, QCH_CON_HUB_QCH_GDC0_C2),
	SFR_ACCESS(QCH_CON_HUB_QCH_GDC0_C2_EXPIRE_VAL, 16, 10, QCH_CON_HUB_QCH_GDC0_C2),
	SFR_ACCESS(QCH_CON_HUB_QCH_GDC0_C2_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_HUB_QCH_GDC0_C2),
	SFR_ACCESS(QCH_CON_HUB_QCH_GDC1_C2_ENABLE, 0, 1, QCH_CON_HUB_QCH_GDC1_C2),
	SFR_ACCESS(QCH_CON_HUB_QCH_GDC1_C2_CLOCK_REQ, 1, 1, QCH_CON_HUB_QCH_GDC1_C2),
	SFR_ACCESS(QCH_CON_HUB_QCH_GDC1_C2_EXPIRE_VAL, 16, 10, QCH_CON_HUB_QCH_GDC1_C2),
	SFR_ACCESS(QCH_CON_HUB_QCH_GDC1_C2_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_HUB_QCH_GDC1_C2),
	SFR_ACCESS(QCH_CON_LHM_AST_C2C_ISPB0ACC_QCH_ENABLE, 0, 1, QCH_CON_LHM_AST_C2C_ISPB0ACC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_C2C_ISPB0ACC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AST_C2C_ISPB0ACC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_C2C_ISPB0ACC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AST_C2C_ISPB0ACC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_C2C_ISPB0ACC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AST_C2C_ISPB0ACC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_C2C_ISPB1ACC_QCH_ENABLE, 0, 1, QCH_CON_LHM_AST_C2C_ISPB1ACC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_C2C_ISPB1ACC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AST_C2C_ISPB1ACC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_C2C_ISPB1ACC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AST_C2C_ISPB1ACC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_C2C_ISPB1ACC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AST_C2C_ISPB1ACC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF_ISPB0ACC_QCH_ENABLE, 0, 1, QCH_CON_LHM_AST_OTF_ISPB0ACC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF_ISPB0ACC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AST_OTF_ISPB0ACC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF_ISPB0ACC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AST_OTF_ISPB0ACC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF_ISPB0ACC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AST_OTF_ISPB0ACC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF_ISPB1ACC_QCH_ENABLE, 0, 1, QCH_CON_LHM_AST_OTF_ISPB1ACC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF_ISPB1ACC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AST_OTF_ISPB1ACC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF_ISPB1ACC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AST_OTF_ISPB1ACC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF_ISPB1ACC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AST_OTF_ISPB1ACC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_ACC_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_P_ACC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_ACC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_P_ACC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_ACC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_P_ACC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_ACC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_P_ACC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_C2C_ACCTAA0_QCH_ENABLE, 0, 1, QCH_CON_LHS_AST_C2C_ACCTAA0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_C2C_ACCTAA0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AST_C2C_ACCTAA0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_C2C_ACCTAA0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AST_C2C_ACCTAA0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_C2C_ACCTAA0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AST_C2C_ACCTAA0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_C2C_ACCTAA1_QCH_ENABLE, 0, 1, QCH_CON_LHS_AST_C2C_ACCTAA1_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_C2C_ACCTAA1_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AST_C2C_ACCTAA1_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_C2C_ACCTAA1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AST_C2C_ACCTAA1_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_C2C_ACCTAA1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AST_C2C_ACCTAA1_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D0_ACCDPUM_QCH_ENABLE, 0, 1, QCH_CON_LHS_AST_D0_ACCDPUM_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D0_ACCDPUM_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AST_D0_ACCDPUM_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D0_ACCDPUM_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AST_D0_ACCDPUM_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D0_ACCDPUM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AST_D0_ACCDPUM_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D1_ACCDPUM_QCH_ENABLE, 0, 1, QCH_CON_LHS_AST_D1_ACCDPUM_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D1_ACCDPUM_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AST_D1_ACCDPUM_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D1_ACCDPUM_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AST_D1_ACCDPUM_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D1_ACCDPUM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AST_D1_ACCDPUM_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF_ACCTAA0_QCH_ENABLE, 0, 1, QCH_CON_LHS_AST_OTF_ACCTAA0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF_ACCTAA0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AST_OTF_ACCTAA0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF_ACCTAA0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AST_OTF_ACCTAA0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF_ACCTAA0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AST_OTF_ACCTAA0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF_ACCTAA1_QCH_ENABLE, 0, 1, QCH_CON_LHS_AST_OTF_ACCTAA1_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF_ACCTAA1_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AST_OTF_ACCTAA1_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF_ACCTAA1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AST_OTF_ACCTAA1_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF_ACCTAA1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AST_OTF_ACCTAA1_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D0_ACC_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_D0_ACC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D0_ACC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_D0_ACC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D0_ACC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_D0_ACC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D0_ACC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_D0_ACC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D1_ACC_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_D1_ACC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D1_ACC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_D1_ACC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D1_ACC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_D1_ACC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D1_ACC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_D1_ACC_QCH),
	SFR_ACCESS(QCH_CON_PPMU_ACC_QCH_ENABLE, 0, 1, QCH_CON_PPMU_ACC_QCH),
	SFR_ACCESS(QCH_CON_PPMU_ACC_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_ACC_QCH),
	SFR_ACCESS(QCH_CON_PPMU_ACC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_ACC_QCH),
	SFR_ACCESS(QCH_CON_PPMU_ACC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_ACC_QCH),
	SFR_ACCESS(QCH_CON_PPMU_ISPPRE_QCH_ENABLE, 0, 1, QCH_CON_PPMU_ISPPRE_QCH),
	SFR_ACCESS(QCH_CON_PPMU_ISPPRE_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_ISPPRE_QCH),
	SFR_ACCESS(QCH_CON_PPMU_ISPPRE_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_ISPPRE_QCH),
	SFR_ACCESS(QCH_CON_PPMU_ISPPRE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_ISPPRE_QCH),
	SFR_ACCESS(QCH_CON_QE_GDC0_QCH_ENABLE, 0, 1, QCH_CON_QE_GDC0_QCH),
	SFR_ACCESS(QCH_CON_QE_GDC0_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_GDC0_QCH),
	SFR_ACCESS(QCH_CON_QE_GDC0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_QE_GDC0_QCH),
	SFR_ACCESS(QCH_CON_QE_GDC0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_GDC0_QCH),
	SFR_ACCESS(QCH_CON_QE_GDC1_QCH_ENABLE, 0, 1, QCH_CON_QE_GDC1_QCH),
	SFR_ACCESS(QCH_CON_QE_GDC1_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_GDC1_QCH),
	SFR_ACCESS(QCH_CON_QE_GDC1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_QE_GDC1_QCH),
	SFR_ACCESS(QCH_CON_QE_GDC1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_GDC1_QCH),
	SFR_ACCESS(QCH_CON_QE_ISPPRE_QCH_ENABLE, 0, 1, QCH_CON_QE_ISPPRE_QCH),
	SFR_ACCESS(QCH_CON_QE_ISPPRE_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_ISPPRE_QCH),
	SFR_ACCESS(QCH_CON_QE_ISPPRE_QCH_EXPIRE_VAL, 16, 10, QCH_CON_QE_ISPPRE_QCH),
	SFR_ACCESS(QCH_CON_QE_ISPPRE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_ISPPRE_QCH),
	SFR_ACCESS(QCH_CON_QE_VRA_QCH_ENABLE, 0, 1, QCH_CON_QE_VRA_QCH),
	SFR_ACCESS(QCH_CON_QE_VRA_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_VRA_QCH),
	SFR_ACCESS(QCH_CON_QE_VRA_QCH_EXPIRE_VAL, 16, 10, QCH_CON_QE_VRA_QCH),
	SFR_ACCESS(QCH_CON_QE_VRA_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_VRA_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_ACC_QCH_S0_ENABLE, 0, 1, QCH_CON_SYSMMU_ACC_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_ACC_QCH_S0_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_ACC_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_ACC_QCH_S0_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_ACC_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_ACC_QCH_S0_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_ACC_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_ACC_QCH_S1_ENABLE, 0, 1, QCH_CON_SYSMMU_ACC_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_ACC_QCH_S1_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_ACC_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_ACC_QCH_S1_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_ACC_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_ACC_QCH_S1_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_ACC_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_ISPPRE_QCH_S0_ENABLE, 0, 1, QCH_CON_SYSMMU_ISPPRE_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_ISPPRE_QCH_S0_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_ISPPRE_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_ISPPRE_QCH_S0_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_ISPPRE_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_ISPPRE_QCH_S0_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_ISPPRE_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_ISPPRE_QCH_S1_ENABLE, 0, 1, QCH_CON_SYSMMU_ISPPRE_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_ISPPRE_QCH_S1_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_ISPPRE_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_ISPPRE_QCH_S1_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_ISPPRE_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_ISPPRE_QCH_S1_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_ISPPRE_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSREG_ACC_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_ACC_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_ACC_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_ACC_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_ACC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_ACC_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_ACC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_ACC_QCH),
	SFR_ACCESS(QCH_CON_VGEN_ISPPRE_QCH_ENABLE, 0, 1, QCH_CON_VGEN_ISPPRE_QCH),
	SFR_ACCESS(QCH_CON_VGEN_ISPPRE_QCH_CLOCK_REQ, 1, 1, QCH_CON_VGEN_ISPPRE_QCH),
	SFR_ACCESS(QCH_CON_VGEN_ISPPRE_QCH_EXPIRE_VAL, 16, 10, QCH_CON_VGEN_ISPPRE_QCH),
	SFR_ACCESS(QCH_CON_VGEN_ISPPRE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_VGEN_ISPPRE_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_ACC_QCH_ENABLE, 0, 1, QCH_CON_VGEN_LITE_ACC_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_ACC_QCH_CLOCK_REQ, 1, 1, QCH_CON_VGEN_LITE_ACC_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_ACC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_VGEN_LITE_ACC_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_ACC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_VGEN_LITE_ACC_QCH),
	SFR_ACCESS(QCH_CON_APBIF_GPIO_ALIVE_QCH_ENABLE, 0, 1, QCH_CON_APBIF_GPIO_ALIVE_QCH),
	SFR_ACCESS(QCH_CON_APBIF_GPIO_ALIVE_QCH_CLOCK_REQ, 1, 1, QCH_CON_APBIF_GPIO_ALIVE_QCH),
	SFR_ACCESS(QCH_CON_APBIF_GPIO_ALIVE_QCH_EXPIRE_VAL, 16, 10, QCH_CON_APBIF_GPIO_ALIVE_QCH),
	SFR_ACCESS(QCH_CON_APBIF_GPIO_ALIVE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_APBIF_GPIO_ALIVE_QCH),
	SFR_ACCESS(QCH_CON_APBIF_PMU_ALIVE_QCH_ENABLE, 0, 1, QCH_CON_APBIF_PMU_ALIVE_QCH),
	SFR_ACCESS(QCH_CON_APBIF_PMU_ALIVE_QCH_CLOCK_REQ, 1, 1, QCH_CON_APBIF_PMU_ALIVE_QCH),
	SFR_ACCESS(QCH_CON_APBIF_PMU_ALIVE_QCH_EXPIRE_VAL, 16, 10, QCH_CON_APBIF_PMU_ALIVE_QCH),
	SFR_ACCESS(QCH_CON_APBIF_PMU_ALIVE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_APBIF_PMU_ALIVE_QCH),
	SFR_ACCESS(QCH_CON_APBIF_RTC_QCH_ENABLE, 0, 1, QCH_CON_APBIF_RTC_QCH),
	SFR_ACCESS(QCH_CON_APBIF_RTC_QCH_CLOCK_REQ, 1, 1, QCH_CON_APBIF_RTC_QCH),
	SFR_ACCESS(QCH_CON_APBIF_RTC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_APBIF_RTC_QCH),
	SFR_ACCESS(QCH_CON_APBIF_RTC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_APBIF_RTC_QCH),
	SFR_ACCESS(QCH_CON_APBIF_TOP_RTC_QCH_ENABLE, 0, 1, QCH_CON_APBIF_TOP_RTC_QCH),
	SFR_ACCESS(QCH_CON_APBIF_TOP_RTC_QCH_CLOCK_REQ, 1, 1, QCH_CON_APBIF_TOP_RTC_QCH),
	SFR_ACCESS(QCH_CON_APBIF_TOP_RTC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_APBIF_TOP_RTC_QCH),
	SFR_ACCESS(QCH_CON_APBIF_TOP_RTC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_APBIF_TOP_RTC_QCH),
	SFR_ACCESS(QCH_CON_APM_CMU_APM_QCH_ENABLE, 0, 1, QCH_CON_APM_CMU_APM_QCH),
	SFR_ACCESS(QCH_CON_APM_CMU_APM_QCH_CLOCK_REQ, 1, 1, QCH_CON_APM_CMU_APM_QCH),
	SFR_ACCESS(QCH_CON_APM_CMU_APM_QCH_EXPIRE_VAL, 16, 10, QCH_CON_APM_CMU_APM_QCH),
	SFR_ACCESS(QCH_CON_APM_CMU_APM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_APM_CMU_APM_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_APM_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_APM_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_APM_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_APM_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_APM_QCH_EXPIRE_VAL, 16, 10, QCH_CON_D_TZPC_APM_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_APM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_APM_QCH),
	SFR_ACCESS(QCH_CON_GREBEINTEGRATION_QCH_GREBE_ENABLE, 0, 1, QCH_CON_GREBEINTEGRATION_QCH_GREBE),
	SFR_ACCESS(QCH_CON_GREBEINTEGRATION_QCH_GREBE_CLOCK_REQ, 1, 1, QCH_CON_GREBEINTEGRATION_QCH_GREBE),
	SFR_ACCESS(QCH_CON_GREBEINTEGRATION_QCH_GREBE_EXPIRE_VAL, 16, 10, QCH_CON_GREBEINTEGRATION_QCH_GREBE),
	SFR_ACCESS(QCH_CON_GREBEINTEGRATION_QCH_GREBE_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GREBEINTEGRATION_QCH_GREBE),
	SFR_ACCESS(QCH_CON_GREBEINTEGRATION_QCH_DBG_ENABLE, 0, 1, QCH_CON_GREBEINTEGRATION_QCH_DBG),
	SFR_ACCESS(QCH_CON_GREBEINTEGRATION_QCH_DBG_CLOCK_REQ, 1, 1, QCH_CON_GREBEINTEGRATION_QCH_DBG),
	SFR_ACCESS(QCH_CON_GREBEINTEGRATION_QCH_DBG_EXPIRE_VAL, 16, 10, QCH_CON_GREBEINTEGRATION_QCH_DBG),
	SFR_ACCESS(QCH_CON_GREBEINTEGRATION_QCH_DBG_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GREBEINTEGRATION_QCH_DBG),
	SFR_ACCESS(QCH_CON_INTMEM_QCH_ENABLE, 0, 1, QCH_CON_INTMEM_QCH),
	SFR_ACCESS(QCH_CON_INTMEM_QCH_CLOCK_REQ, 1, 1, QCH_CON_INTMEM_QCH),
	SFR_ACCESS(QCH_CON_INTMEM_QCH_EXPIRE_VAL, 16, 10, QCH_CON_INTMEM_QCH),
	SFR_ACCESS(QCH_CON_INTMEM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_INTMEM_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_APM_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_P_APM_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_APM_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_P_APM_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_APM_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_P_APM_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_APM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_P_APM_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_SFIAPM_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_P_SFIAPM_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_SFIAPM_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_P_SFIAPM_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_SFIAPM_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_P_SFIAPM_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_SFIAPM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_P_SFIAPM_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_APM_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_D_APM_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_APM_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_D_APM_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_APM_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_D_APM_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_APM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_D_APM_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_G_DBGCORE_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_G_DBGCORE_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_G_DBGCORE_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_G_DBGCORE_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_G_DBGCORE_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_G_DBGCORE_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_G_DBGCORE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_G_DBGCORE_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_G_SCAN2DRAM_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_G_SCAN2DRAM_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_G_SCAN2DRAM_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_G_SCAN2DRAM_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_G_SCAN2DRAM_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_G_SCAN2DRAM_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_G_SCAN2DRAM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_G_SCAN2DRAM_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_APM_AP_QCH_ENABLE, 0, 1, QCH_CON_MAILBOX_APM_AP_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_APM_AP_QCH_CLOCK_REQ, 1, 1, QCH_CON_MAILBOX_APM_AP_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_APM_AP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_MAILBOX_APM_AP_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_APM_AP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MAILBOX_APM_AP_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_APM_SFI0_QCH_ENABLE, 0, 1, QCH_CON_MAILBOX_APM_SFI0_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_APM_SFI0_QCH_CLOCK_REQ, 1, 1, QCH_CON_MAILBOX_APM_SFI0_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_APM_SFI0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_MAILBOX_APM_SFI0_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_APM_SFI0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MAILBOX_APM_SFI0_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_APM_SFI1_QCH_ENABLE, 0, 1, QCH_CON_MAILBOX_APM_SFI1_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_APM_SFI1_QCH_CLOCK_REQ, 1, 1, QCH_CON_MAILBOX_APM_SFI1_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_APM_SFI1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_MAILBOX_APM_SFI1_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_APM_SFI1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MAILBOX_APM_SFI1_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AP_DBGCORE_QCH_ENABLE, 0, 1, QCH_CON_MAILBOX_AP_DBGCORE_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AP_DBGCORE_QCH_CLOCK_REQ, 1, 1, QCH_CON_MAILBOX_AP_DBGCORE_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AP_DBGCORE_QCH_EXPIRE_VAL, 16, 10, QCH_CON_MAILBOX_AP_DBGCORE_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AP_DBGCORE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MAILBOX_AP_DBGCORE_QCH),
	SFR_ACCESS(QCH_CON_PMU_INTR_GEN_QCH_ENABLE, 0, 1, QCH_CON_PMU_INTR_GEN_QCH),
	SFR_ACCESS(QCH_CON_PMU_INTR_GEN_QCH_CLOCK_REQ, 1, 1, QCH_CON_PMU_INTR_GEN_QCH),
	SFR_ACCESS(QCH_CON_PMU_INTR_GEN_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PMU_INTR_GEN_QCH),
	SFR_ACCESS(QCH_CON_PMU_INTR_GEN_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PMU_INTR_GEN_QCH),
	SFR_ACCESS(QCH_CON_ROM_CRC32_HCU_QCH_ENABLE, 0, 1, QCH_CON_ROM_CRC32_HCU_QCH),
	SFR_ACCESS(QCH_CON_ROM_CRC32_HCU_QCH_CLOCK_REQ, 1, 1, QCH_CON_ROM_CRC32_HCU_QCH),
	SFR_ACCESS(QCH_CON_ROM_CRC32_HCU_QCH_EXPIRE_VAL, 16, 10, QCH_CON_ROM_CRC32_HCU_QCH),
	SFR_ACCESS(QCH_CON_ROM_CRC32_HCU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_ROM_CRC32_HCU_QCH),
	SFR_ACCESS(QCH_CON_ROM_CRC32_HOST_QCH_ENABLE, 0, 1, QCH_CON_ROM_CRC32_HOST_QCH),
	SFR_ACCESS(QCH_CON_ROM_CRC32_HOST_QCH_CLOCK_REQ, 1, 1, QCH_CON_ROM_CRC32_HOST_QCH),
	SFR_ACCESS(QCH_CON_ROM_CRC32_HOST_QCH_EXPIRE_VAL, 16, 10, QCH_CON_ROM_CRC32_HOST_QCH),
	SFR_ACCESS(QCH_CON_ROM_CRC32_HOST_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_ROM_CRC32_HOST_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_APM_BUS_QCH_GREBE_ENABLE, 0, 1, QCH_CON_RSTNSYNC_CLK_APM_BUS_QCH_GREBE),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_APM_BUS_QCH_GREBE_CLOCK_REQ, 1, 1, QCH_CON_RSTNSYNC_CLK_APM_BUS_QCH_GREBE),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_APM_BUS_QCH_GREBE_EXPIRE_VAL, 16, 10, QCH_CON_RSTNSYNC_CLK_APM_BUS_QCH_GREBE),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_APM_BUS_QCH_GREBE_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_RSTNSYNC_CLK_APM_BUS_QCH_GREBE),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_APM_BUS_QCH_GREBE_DBG_ENABLE, 0, 1, QCH_CON_RSTNSYNC_CLK_APM_BUS_QCH_GREBE_DBG),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_APM_BUS_QCH_GREBE_DBG_CLOCK_REQ, 1, 1, QCH_CON_RSTNSYNC_CLK_APM_BUS_QCH_GREBE_DBG),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_APM_BUS_QCH_GREBE_DBG_EXPIRE_VAL, 16, 10, QCH_CON_RSTNSYNC_CLK_APM_BUS_QCH_GREBE_DBG),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_APM_BUS_QCH_GREBE_DBG_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_RSTNSYNC_CLK_APM_BUS_QCH_GREBE_DBG),
	SFR_ACCESS(QCH_CON_SPEEDY_APM_QCH_ENABLE, 0, 1, QCH_CON_SPEEDY_APM_QCH),
	SFR_ACCESS(QCH_CON_SPEEDY_APM_QCH_CLOCK_REQ, 1, 1, QCH_CON_SPEEDY_APM_QCH),
	SFR_ACCESS(QCH_CON_SPEEDY_APM_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SPEEDY_APM_QCH),
	SFR_ACCESS(QCH_CON_SPEEDY_APM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SPEEDY_APM_QCH),
	SFR_ACCESS(QCH_CON_SPEEDY_SUB0_APM_QCH_ENABLE, 0, 1, QCH_CON_SPEEDY_SUB0_APM_QCH),
	SFR_ACCESS(QCH_CON_SPEEDY_SUB0_APM_QCH_CLOCK_REQ, 1, 1, QCH_CON_SPEEDY_SUB0_APM_QCH),
	SFR_ACCESS(QCH_CON_SPEEDY_SUB0_APM_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SPEEDY_SUB0_APM_QCH),
	SFR_ACCESS(QCH_CON_SPEEDY_SUB0_APM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SPEEDY_SUB0_APM_QCH),
	SFR_ACCESS(QCH_CON_SS_DBGCORE_QCH_GREBE_ENABLE, 0, 1, QCH_CON_SS_DBGCORE_QCH_GREBE),
	SFR_ACCESS(QCH_CON_SS_DBGCORE_QCH_GREBE_CLOCK_REQ, 1, 1, QCH_CON_SS_DBGCORE_QCH_GREBE),
	SFR_ACCESS(QCH_CON_SS_DBGCORE_QCH_GREBE_EXPIRE_VAL, 16, 10, QCH_CON_SS_DBGCORE_QCH_GREBE),
	SFR_ACCESS(QCH_CON_SS_DBGCORE_QCH_GREBE_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SS_DBGCORE_QCH_GREBE),
	SFR_ACCESS(QCH_CON_SS_DBGCORE_QCH_DBG_ENABLE, 0, 1, QCH_CON_SS_DBGCORE_QCH_DBG),
	SFR_ACCESS(QCH_CON_SS_DBGCORE_QCH_DBG_CLOCK_REQ, 1, 1, QCH_CON_SS_DBGCORE_QCH_DBG),
	SFR_ACCESS(QCH_CON_SS_DBGCORE_QCH_DBG_EXPIRE_VAL, 16, 10, QCH_CON_SS_DBGCORE_QCH_DBG),
	SFR_ACCESS(QCH_CON_SS_DBGCORE_QCH_DBG_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SS_DBGCORE_QCH_DBG),
	SFR_ACCESS(QCH_CON_SYSREG_APM_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_APM_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_APM_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_APM_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_APM_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_APM_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_APM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_APM_QCH),
	SFR_ACCESS(QCH_CON_WDT_APM_QCH_ENABLE, 0, 1, QCH_CON_WDT_APM_QCH),
	SFR_ACCESS(QCH_CON_WDT_APM_QCH_CLOCK_REQ, 1, 1, QCH_CON_WDT_APM_QCH),
	SFR_ACCESS(QCH_CON_WDT_APM_QCH_EXPIRE_VAL, 16, 10, QCH_CON_WDT_APM_QCH),
	SFR_ACCESS(QCH_CON_WDT_APM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_WDT_APM_QCH),
	SFR_ACCESS(QCH_CON_ABOX_QCH_ACLK_ENABLE, 0, 1, QCH_CON_ABOX_QCH_ACLK),
	SFR_ACCESS(QCH_CON_ABOX_QCH_ACLK_CLOCK_REQ, 1, 1, QCH_CON_ABOX_QCH_ACLK),
	SFR_ACCESS(QCH_CON_ABOX_QCH_ACLK_EXPIRE_VAL, 16, 10, QCH_CON_ABOX_QCH_ACLK),
	SFR_ACCESS(QCH_CON_ABOX_QCH_ACLK_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_ABOX_QCH_ACLK),
	SFR_ACCESS(QCH_CON_ABOX_QCH_BCLK0_ENABLE, 0, 1, QCH_CON_ABOX_QCH_BCLK0),
	SFR_ACCESS(QCH_CON_ABOX_QCH_BCLK0_CLOCK_REQ, 1, 1, QCH_CON_ABOX_QCH_BCLK0),
	SFR_ACCESS(QCH_CON_ABOX_QCH_BCLK0_EXPIRE_VAL, 16, 10, QCH_CON_ABOX_QCH_BCLK0),
	SFR_ACCESS(QCH_CON_ABOX_QCH_BCLK0_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_ABOX_QCH_BCLK0),
	SFR_ACCESS(QCH_CON_ABOX_QCH_BCLK1_ENABLE, 0, 1, QCH_CON_ABOX_QCH_BCLK1),
	SFR_ACCESS(QCH_CON_ABOX_QCH_BCLK1_CLOCK_REQ, 1, 1, QCH_CON_ABOX_QCH_BCLK1),
	SFR_ACCESS(QCH_CON_ABOX_QCH_BCLK1_EXPIRE_VAL, 16, 10, QCH_CON_ABOX_QCH_BCLK1),
	SFR_ACCESS(QCH_CON_ABOX_QCH_BCLK1_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_ABOX_QCH_BCLK1),
	SFR_ACCESS(QCH_CON_ABOX_QCH_BCLK2_ENABLE, 0, 1, QCH_CON_ABOX_QCH_BCLK2),
	SFR_ACCESS(QCH_CON_ABOX_QCH_BCLK2_CLOCK_REQ, 1, 1, QCH_CON_ABOX_QCH_BCLK2),
	SFR_ACCESS(QCH_CON_ABOX_QCH_BCLK2_EXPIRE_VAL, 16, 10, QCH_CON_ABOX_QCH_BCLK2),
	SFR_ACCESS(QCH_CON_ABOX_QCH_BCLK2_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_ABOX_QCH_BCLK2),
	SFR_ACCESS(QCH_CON_ABOX_QCH_BCLK3_ENABLE, 0, 1, QCH_CON_ABOX_QCH_BCLK3),
	SFR_ACCESS(QCH_CON_ABOX_QCH_BCLK3_CLOCK_REQ, 1, 1, QCH_CON_ABOX_QCH_BCLK3),
	SFR_ACCESS(QCH_CON_ABOX_QCH_BCLK3_EXPIRE_VAL, 16, 10, QCH_CON_ABOX_QCH_BCLK3),
	SFR_ACCESS(QCH_CON_ABOX_QCH_BCLK3_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_ABOX_QCH_BCLK3),
	SFR_ACCESS(DMYQCH_CON_ABOX_DMY_QCH_CPU_ENABLE, 0, 1, DMYQCH_CON_ABOX_DMY_QCH_CPU),
	SFR_ACCESS(DMYQCH_CON_ABOX_DMY_QCH_CPU_CLOCK_REQ, 1, 1, DMYQCH_CON_ABOX_DMY_QCH_CPU),
	SFR_ACCESS(DMYQCH_CON_ABOX_DMY_QCH_CPU_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_ABOX_DMY_QCH_CPU),
	SFR_ACCESS(DMYQCH_CON_ABOX_DMY_QCH_IRQ_ENABLE, 0, 1, DMYQCH_CON_ABOX_DMY_QCH_IRQ),
	SFR_ACCESS(DMYQCH_CON_ABOX_DMY_QCH_IRQ_CLOCK_REQ, 1, 1, DMYQCH_CON_ABOX_DMY_QCH_IRQ),
	SFR_ACCESS(DMYQCH_CON_ABOX_DMY_QCH_IRQ_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_ABOX_DMY_QCH_IRQ),
	SFR_ACCESS(QCH_CON_ABOX_QCH_CNT_ENABLE, 0, 1, QCH_CON_ABOX_QCH_CNT),
	SFR_ACCESS(QCH_CON_ABOX_QCH_CNT_CLOCK_REQ, 1, 1, QCH_CON_ABOX_QCH_CNT),
	SFR_ACCESS(QCH_CON_ABOX_QCH_CNT_EXPIRE_VAL, 16, 10, QCH_CON_ABOX_QCH_CNT),
	SFR_ACCESS(QCH_CON_ABOX_QCH_CNT_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_ABOX_QCH_CNT),
	SFR_ACCESS(QCH_CON_ABOX_QCH_BCLK4_ENABLE, 0, 1, QCH_CON_ABOX_QCH_BCLK4),
	SFR_ACCESS(QCH_CON_ABOX_QCH_BCLK4_CLOCK_REQ, 1, 1, QCH_CON_ABOX_QCH_BCLK4),
	SFR_ACCESS(QCH_CON_ABOX_QCH_BCLK4_EXPIRE_VAL, 16, 10, QCH_CON_ABOX_QCH_BCLK4),
	SFR_ACCESS(QCH_CON_ABOX_QCH_BCLK4_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_ABOX_QCH_BCLK4),
	SFR_ACCESS(QCH_CON_ABOX_QCH_BCLK5_ENABLE, 0, 1, QCH_CON_ABOX_QCH_BCLK5),
	SFR_ACCESS(QCH_CON_ABOX_QCH_BCLK5_CLOCK_REQ, 1, 1, QCH_CON_ABOX_QCH_BCLK5),
	SFR_ACCESS(QCH_CON_ABOX_QCH_BCLK5_EXPIRE_VAL, 16, 10, QCH_CON_ABOX_QCH_BCLK5),
	SFR_ACCESS(QCH_CON_ABOX_QCH_BCLK5_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_ABOX_QCH_BCLK5),
	SFR_ACCESS(QCH_CON_ABOX_QCH_BCLK6_ENABLE, 0, 1, QCH_CON_ABOX_QCH_BCLK6),
	SFR_ACCESS(QCH_CON_ABOX_QCH_BCLK6_CLOCK_REQ, 1, 1, QCH_CON_ABOX_QCH_BCLK6),
	SFR_ACCESS(QCH_CON_ABOX_QCH_BCLK6_EXPIRE_VAL, 16, 10, QCH_CON_ABOX_QCH_BCLK6),
	SFR_ACCESS(QCH_CON_ABOX_QCH_BCLK6_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_ABOX_QCH_BCLK6),
	SFR_ACCESS(QCH_CON_ABOX_QCH_SWP0_ENABLE, 0, 1, QCH_CON_ABOX_QCH_SWP0),
	SFR_ACCESS(QCH_CON_ABOX_QCH_SWP0_CLOCK_REQ, 1, 1, QCH_CON_ABOX_QCH_SWP0),
	SFR_ACCESS(QCH_CON_ABOX_QCH_SWP0_EXPIRE_VAL, 16, 10, QCH_CON_ABOX_QCH_SWP0),
	SFR_ACCESS(QCH_CON_ABOX_QCH_SWP0_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_ABOX_QCH_SWP0),
	SFR_ACCESS(QCH_CON_ABOX_QCH_SWP1_ENABLE, 0, 1, QCH_CON_ABOX_QCH_SWP1),
	SFR_ACCESS(QCH_CON_ABOX_QCH_SWP1_CLOCK_REQ, 1, 1, QCH_CON_ABOX_QCH_SWP1),
	SFR_ACCESS(QCH_CON_ABOX_QCH_SWP1_EXPIRE_VAL, 16, 10, QCH_CON_ABOX_QCH_SWP1),
	SFR_ACCESS(QCH_CON_ABOX_QCH_SWP1_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_ABOX_QCH_SWP1),
	SFR_ACCESS(QCH_CON_ABOX_QCH_SWP2_ENABLE, 0, 1, QCH_CON_ABOX_QCH_SWP2),
	SFR_ACCESS(QCH_CON_ABOX_QCH_SWP2_CLOCK_REQ, 1, 1, QCH_CON_ABOX_QCH_SWP2),
	SFR_ACCESS(QCH_CON_ABOX_QCH_SWP2_EXPIRE_VAL, 16, 10, QCH_CON_ABOX_QCH_SWP2),
	SFR_ACCESS(QCH_CON_ABOX_QCH_SWP2_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_ABOX_QCH_SWP2),
	SFR_ACCESS(QCH_CON_ABOX_QCH_SWP3_ENABLE, 0, 1, QCH_CON_ABOX_QCH_SWP3),
	SFR_ACCESS(QCH_CON_ABOX_QCH_SWP3_CLOCK_REQ, 1, 1, QCH_CON_ABOX_QCH_SWP3),
	SFR_ACCESS(QCH_CON_ABOX_QCH_SWP3_EXPIRE_VAL, 16, 10, QCH_CON_ABOX_QCH_SWP3),
	SFR_ACCESS(QCH_CON_ABOX_QCH_SWP3_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_ABOX_QCH_SWP3),
	SFR_ACCESS(QCH_CON_AUD_CMU_AUD_QCH_ENABLE, 0, 1, QCH_CON_AUD_CMU_AUD_QCH),
	SFR_ACCESS(QCH_CON_AUD_CMU_AUD_QCH_CLOCK_REQ, 1, 1, QCH_CON_AUD_CMU_AUD_QCH),
	SFR_ACCESS(QCH_CON_AUD_CMU_AUD_QCH_EXPIRE_VAL, 16, 10, QCH_CON_AUD_CMU_AUD_QCH),
	SFR_ACCESS(QCH_CON_AUD_CMU_AUD_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_AUD_CMU_AUD_QCH),
	SFR_ACCESS(QCH_CON_BTM_D_AUD_QCH_ENABLE, 0, 1, QCH_CON_BTM_D_AUD_QCH),
	SFR_ACCESS(QCH_CON_BTM_D_AUD_QCH_CLOCK_REQ, 1, 1, QCH_CON_BTM_D_AUD_QCH),
	SFR_ACCESS(QCH_CON_BTM_D_AUD_QCH_EXPIRE_VAL, 16, 10, QCH_CON_BTM_D_AUD_QCH),
	SFR_ACCESS(QCH_CON_BTM_D_AUD_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_BTM_D_AUD_QCH),
	SFR_ACCESS(DMYQCH_CON_DFTMUX_AUD_QCH_ENABLE, 0, 1, DMYQCH_CON_DFTMUX_AUD_QCH),
	SFR_ACCESS(DMYQCH_CON_DFTMUX_AUD_QCH_CLOCK_REQ, 1, 1, DMYQCH_CON_DFTMUX_AUD_QCH),
	SFR_ACCESS(DMYQCH_CON_DFTMUX_AUD_QCH_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_DFTMUX_AUD_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_AUD_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_AUD_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_AUD_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_AUD_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_AUD_QCH_EXPIRE_VAL, 16, 10, QCH_CON_D_TZPC_AUD_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_AUD_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_AUD_QCH),
	SFR_ACCESS(QCH_CON_GPIO_AUD_QCH_ENABLE, 0, 1, QCH_CON_GPIO_AUD_QCH),
	SFR_ACCESS(QCH_CON_GPIO_AUD_QCH_CLOCK_REQ, 1, 1, QCH_CON_GPIO_AUD_QCH),
	SFR_ACCESS(QCH_CON_GPIO_AUD_QCH_EXPIRE_VAL, 16, 10, QCH_CON_GPIO_AUD_QCH),
	SFR_ACCESS(QCH_CON_GPIO_AUD_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GPIO_AUD_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_AUD_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_P_AUD_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_AUD_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_P_AUD_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_AUD_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_P_AUD_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_AUD_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_P_AUD_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_AUD_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_D_AUD_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_AUD_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_D_AUD_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_AUD_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_D_AUD_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_AUD_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_D_AUD_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D_AUD_QCH_ENABLE, 0, 1, QCH_CON_PPMU_D_AUD_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D_AUD_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_D_AUD_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D_AUD_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_D_AUD_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D_AUD_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_D_AUD_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUBRESET0_QCH_ENABLE, 0, 1, QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUBRESET0_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUBRESET0_QCH_CLOCK_REQ, 1, 1, QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUBRESET0_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUBRESET0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUBRESET0_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUBRESET0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUBRESET0_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUBRESET1_QCH_ENABLE, 0, 1, QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUBRESET1_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUBRESET1_QCH_CLOCK_REQ, 1, 1, QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUBRESET1_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUBRESET1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUBRESET1_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUBRESET1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUBRESET1_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUBRESET2_QCH_ENABLE, 0, 1, QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUBRESET2_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUBRESET2_QCH_CLOCK_REQ, 1, 1, QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUBRESET2_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUBRESET2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUBRESET2_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUBRESET2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUBRESET2_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUBRESET3_QCH_ENABLE, 0, 1, QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUBRESET3_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUBRESET3_QCH_CLOCK_REQ, 1, 1, QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUBRESET3_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUBRESET3_QCH_EXPIRE_VAL, 16, 10, QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUBRESET3_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUBRESET3_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUBRESET3_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUBRESETN_QCH_ENABLE, 0, 1, QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUBRESETN_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUBRESETN_QCH_CLOCK_REQ, 1, 1, QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUBRESETN_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUBRESETN_QCH_EXPIRE_VAL, 16, 10, QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUBRESETN_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUBRESETN_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUBRESETN_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUDRESET0_QCH_ENABLE, 0, 1, QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUDRESET0_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUDRESET0_QCH_CLOCK_REQ, 1, 1, QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUDRESET0_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUDRESET0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUDRESET0_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUDRESET0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUDRESET0_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUDRESET1_QCH_ENABLE, 0, 1, QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUDRESET1_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUDRESET1_QCH_CLOCK_REQ, 1, 1, QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUDRESET1_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUDRESET1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUDRESET1_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUDRESET1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUDRESET1_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUDRESET2_QCH_ENABLE, 0, 1, QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUDRESET2_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUDRESET2_QCH_CLOCK_REQ, 1, 1, QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUDRESET2_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUDRESET2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUDRESET2_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUDRESET2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUDRESET2_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUDRESET3_QCH_ENABLE, 0, 1, QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUDRESET3_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUDRESET3_QCH_CLOCK_REQ, 1, 1, QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUDRESET3_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUDRESET3_QCH_EXPIRE_VAL, 16, 10, QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUDRESET3_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUDRESET3_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUDRESET3_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN0_QCH_ENABLE, 0, 1, QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN0_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN0_QCH_CLOCK_REQ, 1, 1, QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN0_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN0_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN0_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN1_QCH_ENABLE, 0, 1, QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN1_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN1_QCH_CLOCK_REQ, 1, 1, QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN1_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN1_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN1_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN2_QCH_ENABLE, 0, 1, QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN2_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN2_QCH_CLOCK_REQ, 1, 1, QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN2_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN2_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN2_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN3_QCH_ENABLE, 0, 1, QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN3_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN3_QCH_CLOCK_REQ, 1, 1, QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN3_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN3_QCH_EXPIRE_VAL, 16, 10, QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN3_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN3_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN3_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_AXI_D_AUD_QCH_S0_ENABLE, 0, 1, QCH_CON_SYSMMU_AXI_D_AUD_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_AXI_D_AUD_QCH_S0_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_AXI_D_AUD_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_AXI_D_AUD_QCH_S0_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_AXI_D_AUD_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_AXI_D_AUD_QCH_S0_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_AXI_D_AUD_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_AXI_D_AUD_QCH_S1_ENABLE, 0, 1, QCH_CON_SYSMMU_AXI_D_AUD_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_AXI_D_AUD_QCH_S1_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_AXI_D_AUD_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_AXI_D_AUD_QCH_S1_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_AXI_D_AUD_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_AXI_D_AUD_QCH_S1_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_AXI_D_AUD_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSREG_AUD_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_AUD_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_AUD_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_AUD_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_AUD_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_AUD_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_AUD_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_AUD_QCH),
	SFR_ACCESS(QCH_CON_VGEN_AUD0_QCH_ENABLE, 0, 1, QCH_CON_VGEN_AUD0_QCH),
	SFR_ACCESS(QCH_CON_VGEN_AUD0_QCH_CLOCK_REQ, 1, 1, QCH_CON_VGEN_AUD0_QCH),
	SFR_ACCESS(QCH_CON_VGEN_AUD0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_VGEN_AUD0_QCH),
	SFR_ACCESS(QCH_CON_VGEN_AUD0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_VGEN_AUD0_QCH),
	SFR_ACCESS(QCH_CON_VGEN_AUD1_QCH_ENABLE, 0, 1, QCH_CON_VGEN_AUD1_QCH),
	SFR_ACCESS(QCH_CON_VGEN_AUD1_QCH_CLOCK_REQ, 1, 1, QCH_CON_VGEN_AUD1_QCH),
	SFR_ACCESS(QCH_CON_VGEN_AUD1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_VGEN_AUD1_QCH),
	SFR_ACCESS(QCH_CON_VGEN_AUD1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_VGEN_AUD1_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_AUD_QCH_ENABLE, 0, 1, QCH_CON_VGEN_LITE_AUD_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_AUD_QCH_CLOCK_REQ, 1, 1, QCH_CON_VGEN_LITE_AUD_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_AUD_QCH_EXPIRE_VAL, 16, 10, QCH_CON_VGEN_LITE_AUD_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_AUD_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_VGEN_LITE_AUD_QCH),
	SFR_ACCESS(QCH_CON_WDT_AUD0_QCH_ENABLE, 0, 1, QCH_CON_WDT_AUD0_QCH),
	SFR_ACCESS(QCH_CON_WDT_AUD0_QCH_CLOCK_REQ, 1, 1, QCH_CON_WDT_AUD0_QCH),
	SFR_ACCESS(QCH_CON_WDT_AUD0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_WDT_AUD0_QCH),
	SFR_ACCESS(QCH_CON_WDT_AUD0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_WDT_AUD0_QCH),
	SFR_ACCESS(QCH_CON_WDT_AUD1_QCH_ENABLE, 0, 1, QCH_CON_WDT_AUD1_QCH),
	SFR_ACCESS(QCH_CON_WDT_AUD1_QCH_CLOCK_REQ, 1, 1, QCH_CON_WDT_AUD1_QCH),
	SFR_ACCESS(QCH_CON_WDT_AUD1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_WDT_AUD1_QCH),
	SFR_ACCESS(QCH_CON_WDT_AUD1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_WDT_AUD1_QCH),
	SFR_ACCESS(QCH_CON_WDT_AUD2_QCH_ENABLE, 0, 1, QCH_CON_WDT_AUD2_QCH),
	SFR_ACCESS(QCH_CON_WDT_AUD2_QCH_CLOCK_REQ, 1, 1, QCH_CON_WDT_AUD2_QCH),
	SFR_ACCESS(QCH_CON_WDT_AUD2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_WDT_AUD2_QCH),
	SFR_ACCESS(QCH_CON_WDT_AUD2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_WDT_AUD2_QCH),
	SFR_ACCESS(QCH_CON_WDT_AUD3_QCH_ENABLE, 0, 1, QCH_CON_WDT_AUD3_QCH),
	SFR_ACCESS(QCH_CON_WDT_AUD3_QCH_CLOCK_REQ, 1, 1, QCH_CON_WDT_AUD3_QCH),
	SFR_ACCESS(QCH_CON_WDT_AUD3_QCH_EXPIRE_VAL, 16, 10, QCH_CON_WDT_AUD3_QCH),
	SFR_ACCESS(QCH_CON_WDT_AUD3_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_WDT_AUD3_QCH),
	SFR_ACCESS(QCH_CON_ADM_AHB_SSS_QCH_ENABLE, 0, 1, QCH_CON_ADM_AHB_SSS_QCH),
	SFR_ACCESS(QCH_CON_ADM_AHB_SSS_QCH_CLOCK_REQ, 1, 1, QCH_CON_ADM_AHB_SSS_QCH),
	SFR_ACCESS(QCH_CON_ADM_AHB_SSS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_ADM_AHB_SSS_QCH),
	SFR_ACCESS(QCH_CON_ADM_AHB_SSS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_ADM_AHB_SSS_QCH),
	SFR_ACCESS(QCH_CON_BAAW_D_SSS_QCH_ENABLE, 0, 1, QCH_CON_BAAW_D_SSS_QCH),
	SFR_ACCESS(QCH_CON_BAAW_D_SSS_QCH_CLOCK_REQ, 1, 1, QCH_CON_BAAW_D_SSS_QCH),
	SFR_ACCESS(QCH_CON_BAAW_D_SSS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_BAAW_D_SSS_QCH),
	SFR_ACCESS(QCH_CON_BAAW_D_SSS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_BAAW_D_SSS_QCH),
	SFR_ACCESS(QCH_CON_BAAW_P_SFI_BUSC_QCH_ENABLE, 0, 1, QCH_CON_BAAW_P_SFI_BUSC_QCH),
	SFR_ACCESS(QCH_CON_BAAW_P_SFI_BUSC_QCH_CLOCK_REQ, 1, 1, QCH_CON_BAAW_P_SFI_BUSC_QCH),
	SFR_ACCESS(QCH_CON_BAAW_P_SFI_BUSC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_BAAW_P_SFI_BUSC_QCH),
	SFR_ACCESS(QCH_CON_BAAW_P_SFI_BUSC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_BAAW_P_SFI_BUSC_QCH),
	SFR_ACCESS(QCH_CON_BUSC_CMU_BUSC_QCH_ENABLE, 0, 1, QCH_CON_BUSC_CMU_BUSC_QCH),
	SFR_ACCESS(QCH_CON_BUSC_CMU_BUSC_QCH_CLOCK_REQ, 1, 1, QCH_CON_BUSC_CMU_BUSC_QCH),
	SFR_ACCESS(QCH_CON_BUSC_CMU_BUSC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_BUSC_CMU_BUSC_QCH),
	SFR_ACCESS(QCH_CON_BUSC_CMU_BUSC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_BUSC_CMU_BUSC_QCH),
	SFR_ACCESS(DMYQCH_CON_CMU_BUSC_CMUREF_QCH_ENABLE, 0, 1, DMYQCH_CON_CMU_BUSC_CMUREF_QCH),
	SFR_ACCESS(DMYQCH_CON_CMU_BUSC_CMUREF_QCH_CLOCK_REQ, 1, 1, DMYQCH_CON_CMU_BUSC_CMUREF_QCH),
	SFR_ACCESS(DMYQCH_CON_CMU_BUSC_CMUREF_QCH_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_CMU_BUSC_CMUREF_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_BUSC_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_BUSC_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_BUSC_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_BUSC_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_BUSC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_D_TZPC_BUSC_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_BUSC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_BUSC_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D0_G2D_QCH_ENABLE, 0, 1, QCH_CON_LHM_ACEL_D0_G2D_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D0_G2D_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_ACEL_D0_G2D_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D0_G2D_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_ACEL_D0_G2D_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D0_G2D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_ACEL_D0_G2D_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D1_G2D_QCH_ENABLE, 0, 1, QCH_CON_LHM_ACEL_D1_G2D_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D1_G2D_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_ACEL_D1_G2D_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D1_G2D_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_ACEL_D1_G2D_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D1_G2D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_ACEL_D1_G2D_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D2_G2D_QCH_ENABLE, 0, 1, QCH_CON_LHM_ACEL_D2_G2D_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D2_G2D_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_ACEL_D2_G2D_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D2_G2D_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_ACEL_D2_G2D_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D2_G2D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_ACEL_D2_G2D_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D_FSYS1_QCH_ENABLE, 0, 1, QCH_CON_LHM_ACEL_D_FSYS1_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D_FSYS1_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_ACEL_D_FSYS1_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D_FSYS1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_ACEL_D_FSYS1_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D_FSYS1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_ACEL_D_FSYS1_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D_FSYS2_QCH_ENABLE, 0, 1, QCH_CON_LHM_ACEL_D_FSYS2_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D_FSYS2_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_ACEL_D_FSYS2_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D_FSYS2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_ACEL_D_FSYS2_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D_FSYS2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_ACEL_D_FSYS2_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D0_ACC_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_D0_ACC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D0_ACC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_D0_ACC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D0_ACC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_D0_ACC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D0_ACC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_D0_ACC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D0_DPUM_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_D0_DPUM_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D0_DPUM_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_D0_DPUM_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D0_DPUM_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_D0_DPUM_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D0_DPUM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_D0_DPUM_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D0_DPUS0_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_D0_DPUS0_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D0_DPUS0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_D0_DPUS0_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D0_DPUS0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_D0_DPUS0_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D0_DPUS0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_D0_DPUS0_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D0_DPUS1_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_D0_DPUS1_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D0_DPUS1_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_D0_DPUS1_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D0_DPUS1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_D0_DPUS1_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D0_DPUS1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_D0_DPUS1_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D0_MFC_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_D0_MFC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D0_MFC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_D0_MFC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D0_MFC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_D0_MFC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D0_MFC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_D0_MFC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D1_ACC_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_D1_ACC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D1_ACC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_D1_ACC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D1_ACC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_D1_ACC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D1_ACC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_D1_ACC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D1_DPUM_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_D1_DPUM_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D1_DPUM_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_D1_DPUM_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D1_DPUM_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_D1_DPUM_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D1_DPUM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_D1_DPUM_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D1_DPUS0_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_D1_DPUS0_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D1_DPUS0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_D1_DPUS0_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D1_DPUS0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_D1_DPUS0_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D1_DPUS0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_D1_DPUS0_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D1_DPUS1_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_D1_DPUS1_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D1_DPUS1_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_D1_DPUS1_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D1_DPUS1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_D1_DPUS1_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D1_DPUS1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_D1_DPUS1_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D1_MFC_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_D1_MFC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D1_MFC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_D1_MFC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D1_MFC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_D1_MFC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D1_MFC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_D1_MFC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D2_DPUM_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_D2_DPUM_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D2_DPUM_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_D2_DPUM_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D2_DPUM_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_D2_DPUM_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D2_DPUM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_D2_DPUM_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D2_DPUS0_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_D2_DPUS0_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D2_DPUS0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_D2_DPUS0_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D2_DPUS0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_D2_DPUS0_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D2_DPUS0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_D2_DPUS0_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D2_DPUS1_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_D2_DPUS1_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D2_DPUS1_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_D2_DPUS1_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D2_DPUS1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_D2_DPUS1_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D2_DPUS1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_D2_DPUS1_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D3_DPUM_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_D3_DPUM_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D3_DPUM_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_D3_DPUM_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D3_DPUM_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_D3_DPUM_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D3_DPUM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_D3_DPUM_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D3_DPUS0_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_D3_DPUS0_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D3_DPUS0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_D3_DPUS0_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D3_DPUS0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_D3_DPUS0_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D3_DPUS0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_D3_DPUS0_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D3_DPUS1_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_D3_DPUS1_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D3_DPUS1_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_D3_DPUS1_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D3_DPUS1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_D3_DPUS1_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D3_DPUS1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_D3_DPUS1_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_BUSMC_DP_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_D_BUSMC_DP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_BUSMC_DP_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_D_BUSMC_DP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_BUSMC_DP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_D_BUSMC_DP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_BUSMC_DP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_D_BUSMC_DP_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_ISPB0_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_D_ISPB0_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_ISPB0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_D_ISPB0_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_ISPB0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_D_ISPB0_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_ISPB0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_D_ISPB0_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_ISPB1_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_D_ISPB1_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_ISPB1_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_D_ISPB1_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_ISPB1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_D_ISPB1_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_ISPB1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_D_ISPB1_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_SSS_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_D_SSS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_SSS_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_D_SSS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_SSS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_D_SSS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_SSS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_D_SSS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_TAA0_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_D_TAA0_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_TAA0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_D_TAA0_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_TAA0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_D_TAA0_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_TAA0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_D_TAA0_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_TAA1_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_D_TAA1_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_TAA1_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_D_TAA1_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_TAA1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_D_TAA1_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_TAA1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_D_TAA1_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D0_PCIE_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_D0_PCIE_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D0_PCIE_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_D0_PCIE_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D0_PCIE_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_D0_PCIE_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D0_PCIE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_D0_PCIE_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D1_PCIE_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_D1_PCIE_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D1_PCIE_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_D1_PCIE_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D1_PCIE_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_D1_PCIE_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D1_PCIE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_D1_PCIE_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_DNCSRAM_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_D_DNCSRAM_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_DNCSRAM_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_D_DNCSRAM_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_DNCSRAM_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_D_DNCSRAM_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_DNCSRAM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_D_DNCSRAM_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_SSS_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_D_SSS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_SSS_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_D_SSS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_SSS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_D_SSS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_SSS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_D_SSS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_ACC_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_P_ACC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_ACC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_P_ACC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_ACC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_P_ACC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_ACC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_P_ACC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_AUD_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_P_AUD_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_AUD_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_P_AUD_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_AUD_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_P_AUD_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_AUD_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_P_AUD_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_BUSMC_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_P_BUSMC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_BUSMC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_P_BUSMC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_BUSMC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_P_BUSMC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_BUSMC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_P_BUSMC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_DNC_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_P_DNC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_DNC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_P_DNC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_DNC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_P_DNC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_DNC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_P_DNC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_DPTX_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_P_DPTX_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_DPTX_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_P_DPTX_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_DPTX_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_P_DPTX_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_DPTX_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_P_DPTX_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_DPUM_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_P_DPUM_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_DPUM_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_P_DPUM_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_DPUM_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_P_DPUM_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_DPUM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_P_DPUM_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_DPUS0_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_P_DPUS0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_DPUS0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_P_DPUS0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_DPUS0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_P_DPUS0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_DPUS0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_P_DPUS0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_DPUS1_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_P_DPUS1_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_DPUS1_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_P_DPUS1_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_DPUS1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_P_DPUS1_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_DPUS1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_P_DPUS1_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_FSYS0_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_P_FSYS0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_FSYS0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_P_FSYS0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_FSYS0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_P_FSYS0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_FSYS0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_P_FSYS0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_FSYS1_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_P_FSYS1_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_FSYS1_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_P_FSYS1_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_FSYS1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_P_FSYS1_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_FSYS1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_P_FSYS1_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_FSYS2_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_P_FSYS2_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_FSYS2_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_P_FSYS2_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_FSYS2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_P_FSYS2_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_FSYS2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_P_FSYS2_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_G2D_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_P_G2D_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_G2D_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_P_G2D_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_G2D_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_P_G2D_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_G2D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_P_G2D_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_ISPB0_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_P_ISPB0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_ISPB0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_P_ISPB0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_ISPB0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_P_ISPB0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_ISPB0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_P_ISPB0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_ISPB1_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_P_ISPB1_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_ISPB1_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_P_ISPB1_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_ISPB1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_P_ISPB1_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_ISPB1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_P_ISPB1_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_MFC_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_P_MFC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_MFC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_P_MFC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_MFC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_P_MFC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_MFC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_P_MFC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_MIF0_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_P_MIF0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_MIF0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_P_MIF0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_MIF0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_P_MIF0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_MIF0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_P_MIF0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_MIF1_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_P_MIF1_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_MIF1_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_P_MIF1_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_MIF1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_P_MIF1_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_MIF1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_P_MIF1_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_MIF2_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_P_MIF2_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_MIF2_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_P_MIF2_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_MIF2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_P_MIF2_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_MIF2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_P_MIF2_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_MIF3_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_P_MIF3_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_MIF3_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_P_MIF3_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_MIF3_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_P_MIF3_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_MIF3_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_P_MIF3_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_NPU00_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_P_NPU00_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_NPU00_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_P_NPU00_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_NPU00_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_P_NPU00_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_NPU00_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_P_NPU00_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_NPU01_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_P_NPU01_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_NPU01_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_P_NPU01_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_NPU01_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_P_NPU01_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_NPU01_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_P_NPU01_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_NPU10_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_P_NPU10_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_NPU10_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_P_NPU10_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_NPU10_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_P_NPU10_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_NPU10_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_P_NPU10_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_NPU11_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_P_NPU11_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_NPU11_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_P_NPU11_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_NPU11_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_P_NPU11_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_NPU11_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_P_NPU11_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_PERIC0_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_P_PERIC0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_PERIC0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_P_PERIC0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_PERIC0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_P_PERIC0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_PERIC0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_P_PERIC0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_PERIC1_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_P_PERIC1_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_PERIC1_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_P_PERIC1_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_PERIC1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_P_PERIC1_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_PERIC1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_P_PERIC1_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_PERIS_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_P_PERIS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_PERIS_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_P_PERIS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_PERIS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_P_PERIS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_PERIS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_P_PERIS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_SFI_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_P_SFI_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_SFI_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_P_SFI_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_SFI_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_P_SFI_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_SFI_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_P_SFI_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_TAA0_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_P_TAA0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_TAA0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_P_TAA0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_TAA0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_P_TAA0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_TAA0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_P_TAA0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_TAA1_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_P_TAA1_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_TAA1_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_P_TAA1_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_TAA1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_P_TAA1_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_TAA1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_P_TAA1_QCH),
	SFR_ACCESS(QCH_CON_QE_RTIC_QCH_ENABLE, 0, 1, QCH_CON_QE_RTIC_QCH),
	SFR_ACCESS(QCH_CON_QE_RTIC_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_RTIC_QCH),
	SFR_ACCESS(QCH_CON_QE_RTIC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_QE_RTIC_QCH),
	SFR_ACCESS(QCH_CON_QE_RTIC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_RTIC_QCH),
	SFR_ACCESS(QCH_CON_QE_SSS_QCH_ENABLE, 0, 1, QCH_CON_QE_SSS_QCH),
	SFR_ACCESS(QCH_CON_QE_SSS_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_SSS_QCH),
	SFR_ACCESS(QCH_CON_QE_SSS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_QE_SSS_QCH),
	SFR_ACCESS(QCH_CON_QE_SSS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_SSS_QCH),
	SFR_ACCESS(QCH_CON_RTIC_QCH_ENABLE, 0, 1, QCH_CON_RTIC_QCH),
	SFR_ACCESS(QCH_CON_RTIC_QCH_CLOCK_REQ, 1, 1, QCH_CON_RTIC_QCH),
	SFR_ACCESS(QCH_CON_RTIC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_RTIC_QCH),
	SFR_ACCESS(QCH_CON_RTIC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_RTIC_QCH),
	SFR_ACCESS(QCH_CON_SIREX_QCH_ENABLE, 0, 1, QCH_CON_SIREX_QCH),
	SFR_ACCESS(QCH_CON_SIREX_QCH_CLOCK_REQ, 1, 1, QCH_CON_SIREX_QCH),
	SFR_ACCESS(QCH_CON_SIREX_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SIREX_QCH),
	SFR_ACCESS(QCH_CON_SIREX_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SIREX_QCH),
	SFR_ACCESS(QCH_CON_SSS_QCH_ENABLE, 0, 1, QCH_CON_SSS_QCH),
	SFR_ACCESS(QCH_CON_SSS_QCH_CLOCK_REQ, 1, 1, QCH_CON_SSS_QCH),
	SFR_ACCESS(QCH_CON_SSS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SSS_QCH),
	SFR_ACCESS(QCH_CON_SSS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SSS_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_BUSC_QCH_ENABLE, 0, 1, QCH_CON_SYSMMU_BUSC_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_BUSC_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_BUSC_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_BUSC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_BUSC_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_BUSC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_BUSC_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_BUSC_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_BUSC_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_BUSC_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_BUSC_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_BUSC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_BUSC_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_BUSC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_BUSC_QCH),
	SFR_ACCESS(QCH_CON_TREX_D_BUSC_QCH_ENABLE, 0, 1, QCH_CON_TREX_D_BUSC_QCH),
	SFR_ACCESS(QCH_CON_TREX_D_BUSC_QCH_CLOCK_REQ, 1, 1, QCH_CON_TREX_D_BUSC_QCH),
	SFR_ACCESS(QCH_CON_TREX_D_BUSC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_TREX_D_BUSC_QCH),
	SFR_ACCESS(QCH_CON_TREX_D_BUSC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_TREX_D_BUSC_QCH),
	SFR_ACCESS(QCH_CON_TREX_P_BUSMC_QCH_ENABLE, 0, 1, QCH_CON_TREX_P_BUSMC_QCH),
	SFR_ACCESS(QCH_CON_TREX_P_BUSMC_QCH_CLOCK_REQ, 1, 1, QCH_CON_TREX_P_BUSMC_QCH),
	SFR_ACCESS(QCH_CON_TREX_P_BUSMC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_TREX_P_BUSMC_QCH),
	SFR_ACCESS(QCH_CON_TREX_P_BUSMC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_TREX_P_BUSMC_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_BUSC_QCH_ENABLE, 0, 1, QCH_CON_VGEN_LITE_BUSC_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_BUSC_QCH_CLOCK_REQ, 1, 1, QCH_CON_VGEN_LITE_BUSC_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_BUSC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_VGEN_LITE_BUSC_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_BUSC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_VGEN_LITE_BUSC_QCH),
	SFR_ACCESS(QCH_CON_BUSIF_CMUTOPC_QCH_ENABLE, 0, 1, QCH_CON_BUSIF_CMUTOPC_QCH),
	SFR_ACCESS(QCH_CON_BUSIF_CMUTOPC_QCH_CLOCK_REQ, 1, 1, QCH_CON_BUSIF_CMUTOPC_QCH),
	SFR_ACCESS(QCH_CON_BUSIF_CMUTOPC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_BUSIF_CMUTOPC_QCH),
	SFR_ACCESS(QCH_CON_BUSIF_CMUTOPC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_BUSIF_CMUTOPC_QCH),
	SFR_ACCESS(QCH_CON_BUSMC_CMU_BUSMC_QCH_ENABLE, 0, 1, QCH_CON_BUSMC_CMU_BUSMC_QCH),
	SFR_ACCESS(QCH_CON_BUSMC_CMU_BUSMC_QCH_CLOCK_REQ, 1, 1, QCH_CON_BUSMC_CMU_BUSMC_QCH),
	SFR_ACCESS(QCH_CON_BUSMC_CMU_BUSMC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_BUSMC_CMU_BUSMC_QCH),
	SFR_ACCESS(QCH_CON_BUSMC_CMU_BUSMC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_BUSMC_CMU_BUSMC_QCH),
	SFR_ACCESS(DMYQCH_CON_CMU_BUSMC_CMUREF_QCH_ENABLE, 0, 1, DMYQCH_CON_CMU_BUSMC_CMUREF_QCH),
	SFR_ACCESS(DMYQCH_CON_CMU_BUSMC_CMUREF_QCH_CLOCK_REQ, 1, 1, DMYQCH_CON_CMU_BUSMC_CMUREF_QCH),
	SFR_ACCESS(DMYQCH_CON_CMU_BUSMC_CMUREF_QCH_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_CMU_BUSMC_CMUREF_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_BUSMC_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_BUSMC_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_BUSMC_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_BUSMC_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_BUSMC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_D_TZPC_BUSMC_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_BUSMC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_BUSMC_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D0_DNC_QCH_ENABLE, 0, 1, QCH_CON_LHM_ACEL_D0_DNC_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D0_DNC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_ACEL_D0_DNC_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D0_DNC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_ACEL_D0_DNC_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D0_DNC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_ACEL_D0_DNC_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D0_FSYS0_QCH_ENABLE, 0, 1, QCH_CON_LHM_ACEL_D0_FSYS0_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D0_FSYS0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_ACEL_D0_FSYS0_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D0_FSYS0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_ACEL_D0_FSYS0_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D0_FSYS0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_ACEL_D0_FSYS0_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D1_DNC_QCH_ENABLE, 0, 1, QCH_CON_LHM_ACEL_D1_DNC_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D1_DNC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_ACEL_D1_DNC_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D1_DNC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_ACEL_D1_DNC_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D1_DNC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_ACEL_D1_DNC_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D1_FSYS0_QCH_ENABLE, 0, 1, QCH_CON_LHM_ACEL_D1_FSYS0_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D1_FSYS0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_ACEL_D1_FSYS0_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D1_FSYS0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_ACEL_D1_FSYS0_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D1_FSYS0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_ACEL_D1_FSYS0_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D2_DNC_QCH_ENABLE, 0, 1, QCH_CON_LHM_ACEL_D2_DNC_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D2_DNC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_ACEL_D2_DNC_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D2_DNC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_ACEL_D2_DNC_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D2_DNC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_ACEL_D2_DNC_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D3_DNC_QCH_ENABLE, 0, 1, QCH_CON_LHM_ACEL_D3_DNC_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D3_DNC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_ACEL_D3_DNC_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D3_DNC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_ACEL_D3_DNC_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D3_DNC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_ACEL_D3_DNC_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D4_DNC_QCH_ENABLE, 0, 1, QCH_CON_LHM_ACEL_D4_DNC_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D4_DNC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_ACEL_D4_DNC_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D4_DNC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_ACEL_D4_DNC_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D4_DNC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_ACEL_D4_DNC_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D5_DNC_QCH_ENABLE, 0, 1, QCH_CON_LHM_ACEL_D5_DNC_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D5_DNC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_ACEL_D5_DNC_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D5_DNC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_ACEL_D5_DNC_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D5_DNC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_ACEL_D5_DNC_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D6_DNC_QCH_ENABLE, 0, 1, QCH_CON_LHM_ACEL_D6_DNC_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D6_DNC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_ACEL_D6_DNC_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D6_DNC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_ACEL_D6_DNC_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D6_DNC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_ACEL_D6_DNC_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D7_DNC_QCH_ENABLE, 0, 1, QCH_CON_LHM_ACEL_D7_DNC_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D7_DNC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_ACEL_D7_DNC_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D7_DNC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_ACEL_D7_DNC_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_D7_DNC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_ACEL_D7_DNC_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_DC_DNC_QCH_ENABLE, 0, 1, QCH_CON_LHM_ACEL_DC_DNC_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_DC_DNC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_ACEL_DC_DNC_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_DC_DNC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_ACEL_DC_DNC_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACEL_DC_DNC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_ACEL_DC_DNC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_APM_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_D_APM_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_APM_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_D_APM_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_APM_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_D_APM_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_APM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_D_APM_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_AUD_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_D_AUD_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_AUD_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_D_AUD_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_AUD_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_D_AUD_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_AUD_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_D_AUD_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_SFI_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_D_SFI_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_SFI_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_D_SFI_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_SFI_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_D_SFI_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_SFI_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_D_SFI_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_BUSMC_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_P_BUSMC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_BUSMC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_P_BUSMC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_BUSMC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_P_BUSMC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_BUSMC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_P_BUSMC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_BUSMC_DP_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_D_BUSMC_DP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_BUSMC_DP_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_D_BUSMC_DP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_BUSMC_DP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_D_BUSMC_DP_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_BUSMC_DP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_D_BUSMC_DP_QCH),
	SFR_ACCESS(QCH_CON_MMCACHE0_QCH_ENABLE, 0, 1, QCH_CON_MMCACHE0_QCH),
	SFR_ACCESS(QCH_CON_MMCACHE0_QCH_CLOCK_REQ, 1, 1, QCH_CON_MMCACHE0_QCH),
	SFR_ACCESS(QCH_CON_MMCACHE0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_MMCACHE0_QCH),
	SFR_ACCESS(QCH_CON_MMCACHE0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MMCACHE0_QCH),
	SFR_ACCESS(QCH_CON_MMCACHE1_QCH_ENABLE, 0, 1, QCH_CON_MMCACHE1_QCH),
	SFR_ACCESS(QCH_CON_MMCACHE1_QCH_CLOCK_REQ, 1, 1, QCH_CON_MMCACHE1_QCH),
	SFR_ACCESS(QCH_CON_MMCACHE1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_MMCACHE1_QCH),
	SFR_ACCESS(QCH_CON_MMCACHE1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MMCACHE1_QCH),
	SFR_ACCESS(QCH_CON_PDMA0_QCH_ENABLE, 0, 1, QCH_CON_PDMA0_QCH),
	SFR_ACCESS(QCH_CON_PDMA0_QCH_CLOCK_REQ, 1, 1, QCH_CON_PDMA0_QCH),
	SFR_ACCESS(QCH_CON_PDMA0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PDMA0_QCH),
	SFR_ACCESS(QCH_CON_PDMA0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PDMA0_QCH),
	SFR_ACCESS(QCH_CON_QE_PDMA0_QCH_ENABLE, 0, 1, QCH_CON_QE_PDMA0_QCH),
	SFR_ACCESS(QCH_CON_QE_PDMA0_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_PDMA0_QCH),
	SFR_ACCESS(QCH_CON_QE_PDMA0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_QE_PDMA0_QCH),
	SFR_ACCESS(QCH_CON_QE_PDMA0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_PDMA0_QCH),
	SFR_ACCESS(QCH_CON_QE_SPDMA_QCH_ENABLE, 0, 1, QCH_CON_QE_SPDMA_QCH),
	SFR_ACCESS(QCH_CON_QE_SPDMA_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_SPDMA_QCH),
	SFR_ACCESS(QCH_CON_QE_SPDMA_QCH_EXPIRE_VAL, 16, 10, QCH_CON_QE_SPDMA_QCH),
	SFR_ACCESS(QCH_CON_QE_SPDMA_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_SPDMA_QCH),
	SFR_ACCESS(QCH_CON_SFMPU_BUSMC_QCH_ENABLE, 0, 1, QCH_CON_SFMPU_BUSMC_QCH),
	SFR_ACCESS(QCH_CON_SFMPU_BUSMC_QCH_CLOCK_REQ, 1, 1, QCH_CON_SFMPU_BUSMC_QCH),
	SFR_ACCESS(QCH_CON_SFMPU_BUSMC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SFMPU_BUSMC_QCH),
	SFR_ACCESS(QCH_CON_SFMPU_BUSMC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SFMPU_BUSMC_QCH),
	SFR_ACCESS(QCH_CON_SPDMA_QCH_ENABLE, 0, 1, QCH_CON_SPDMA_QCH),
	SFR_ACCESS(QCH_CON_SPDMA_QCH_CLOCK_REQ, 1, 1, QCH_CON_SPDMA_QCH),
	SFR_ACCESS(QCH_CON_SPDMA_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SPDMA_QCH),
	SFR_ACCESS(QCH_CON_SPDMA_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SPDMA_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_BUSMC_QCH_ENABLE, 0, 1, QCH_CON_SYSMMU_BUSMC_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_BUSMC_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_BUSMC_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_BUSMC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_BUSMC_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_BUSMC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_BUSMC_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_SFI_QCH_ENABLE, 0, 1, QCH_CON_SYSMMU_SFI_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_SFI_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_SFI_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_SFI_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_SFI_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_SFI_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_SFI_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_BUSMC_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_BUSMC_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_BUSMC_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_BUSMC_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_BUSMC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_BUSMC_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_BUSMC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_BUSMC_QCH),
	SFR_ACCESS(QCH_CON_TREX_D0_BUSMC_QCH_ENABLE, 0, 1, QCH_CON_TREX_D0_BUSMC_QCH),
	SFR_ACCESS(QCH_CON_TREX_D0_BUSMC_QCH_CLOCK_REQ, 1, 1, QCH_CON_TREX_D0_BUSMC_QCH),
	SFR_ACCESS(QCH_CON_TREX_D0_BUSMC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_TREX_D0_BUSMC_QCH),
	SFR_ACCESS(QCH_CON_TREX_D0_BUSMC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_TREX_D0_BUSMC_QCH),
	SFR_ACCESS(QCH_CON_TREX_D1_BUSMC_QCH_ENABLE, 0, 1, QCH_CON_TREX_D1_BUSMC_QCH),
	SFR_ACCESS(QCH_CON_TREX_D1_BUSMC_QCH_CLOCK_REQ, 1, 1, QCH_CON_TREX_D1_BUSMC_QCH),
	SFR_ACCESS(QCH_CON_TREX_D1_BUSMC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_TREX_D1_BUSMC_QCH),
	SFR_ACCESS(QCH_CON_TREX_D1_BUSMC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_TREX_D1_BUSMC_QCH),
	SFR_ACCESS(QCH_CON_TREX_RB_BUSMC_QCH_ENABLE, 0, 1, QCH_CON_TREX_RB_BUSMC_QCH),
	SFR_ACCESS(QCH_CON_TREX_RB_BUSMC_QCH_CLOCK_REQ, 1, 1, QCH_CON_TREX_RB_BUSMC_QCH),
	SFR_ACCESS(QCH_CON_TREX_RB_BUSMC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_TREX_RB_BUSMC_QCH),
	SFR_ACCESS(QCH_CON_TREX_RB_BUSMC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_TREX_RB_BUSMC_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_APM_QCH_ENABLE, 0, 1, QCH_CON_VGEN_LITE_APM_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_APM_QCH_CLOCK_REQ, 1, 1, QCH_CON_VGEN_LITE_APM_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_APM_QCH_EXPIRE_VAL, 16, 10, QCH_CON_VGEN_LITE_APM_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_APM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_VGEN_LITE_APM_QCH),
	SFR_ACCESS(QCH_CON_VGEN_PDMA0_QCH_ENABLE, 0, 1, QCH_CON_VGEN_PDMA0_QCH),
	SFR_ACCESS(QCH_CON_VGEN_PDMA0_QCH_CLOCK_REQ, 1, 1, QCH_CON_VGEN_PDMA0_QCH),
	SFR_ACCESS(QCH_CON_VGEN_PDMA0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_VGEN_PDMA0_QCH),
	SFR_ACCESS(QCH_CON_VGEN_PDMA0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_VGEN_PDMA0_QCH),
	SFR_ACCESS(QCH_CON_VGEN_SFI_QCH_ENABLE, 0, 1, QCH_CON_VGEN_SFI_QCH),
	SFR_ACCESS(QCH_CON_VGEN_SFI_QCH_CLOCK_REQ, 1, 1, QCH_CON_VGEN_SFI_QCH),
	SFR_ACCESS(QCH_CON_VGEN_SFI_QCH_EXPIRE_VAL, 16, 10, QCH_CON_VGEN_SFI_QCH),
	SFR_ACCESS(QCH_CON_VGEN_SFI_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_VGEN_SFI_QCH),
	SFR_ACCESS(DMYQCH_CON_CMU_TOP_CMUREF_QCH_ENABLE, 0, 1, DMYQCH_CON_CMU_TOP_CMUREF_QCH),
	SFR_ACCESS(DMYQCH_CON_CMU_TOP_CMUREF_QCH_CLOCK_REQ, 1, 1, DMYQCH_CON_CMU_TOP_CMUREF_QCH),
	SFR_ACCESS(DMYQCH_CON_CMU_TOP_CMUREF_QCH_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_CMU_TOP_CMUREF_QCH),
	SFR_ACCESS(DMYQCH_CON_PLLCLKOUT_CMU_QCH_ENABLE, 0, 1, DMYQCH_CON_PLLCLKOUT_CMU_QCH),
	SFR_ACCESS(DMYQCH_CON_PLLCLKOUT_CMU_QCH_CLOCK_REQ, 1, 1, DMYQCH_CON_PLLCLKOUT_CMU_QCH),
	SFR_ACCESS(DMYQCH_CON_PLLCLKOUT_CMU_QCH_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_PLLCLKOUT_CMU_QCH),
	SFR_ACCESS(QCH_CON_ACE_SLICE_G3D0_0_QCH_ENABLE, 0, 1, QCH_CON_ACE_SLICE_G3D0_0_QCH),
	SFR_ACCESS(QCH_CON_ACE_SLICE_G3D0_0_QCH_CLOCK_REQ, 1, 1, QCH_CON_ACE_SLICE_G3D0_0_QCH),
	SFR_ACCESS(QCH_CON_ACE_SLICE_G3D0_0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_ACE_SLICE_G3D0_0_QCH),
	SFR_ACCESS(QCH_CON_ACE_SLICE_G3D0_0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_ACE_SLICE_G3D0_0_QCH),
	SFR_ACCESS(QCH_CON_ACE_SLICE_G3D0_1_QCH_ENABLE, 0, 1, QCH_CON_ACE_SLICE_G3D0_1_QCH),
	SFR_ACCESS(QCH_CON_ACE_SLICE_G3D0_1_QCH_CLOCK_REQ, 1, 1, QCH_CON_ACE_SLICE_G3D0_1_QCH),
	SFR_ACCESS(QCH_CON_ACE_SLICE_G3D0_1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_ACE_SLICE_G3D0_1_QCH),
	SFR_ACCESS(QCH_CON_ACE_SLICE_G3D0_1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_ACE_SLICE_G3D0_1_QCH),
	SFR_ACCESS(QCH_CON_ACE_SLICE_G3D1_0_QCH_ENABLE, 0, 1, QCH_CON_ACE_SLICE_G3D1_0_QCH),
	SFR_ACCESS(QCH_CON_ACE_SLICE_G3D1_0_QCH_CLOCK_REQ, 1, 1, QCH_CON_ACE_SLICE_G3D1_0_QCH),
	SFR_ACCESS(QCH_CON_ACE_SLICE_G3D1_0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_ACE_SLICE_G3D1_0_QCH),
	SFR_ACCESS(QCH_CON_ACE_SLICE_G3D1_0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_ACE_SLICE_G3D1_0_QCH),
	SFR_ACCESS(QCH_CON_ACE_SLICE_G3D1_1_QCH_ENABLE, 0, 1, QCH_CON_ACE_SLICE_G3D1_1_QCH),
	SFR_ACCESS(QCH_CON_ACE_SLICE_G3D1_1_QCH_CLOCK_REQ, 1, 1, QCH_CON_ACE_SLICE_G3D1_1_QCH),
	SFR_ACCESS(QCH_CON_ACE_SLICE_G3D1_1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_ACE_SLICE_G3D1_1_QCH),
	SFR_ACCESS(QCH_CON_ACE_SLICE_G3D1_1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_ACE_SLICE_G3D1_1_QCH),
	SFR_ACCESS(QCH_CON_ACE_SLICE_G3D1_1_0_QCH_ENABLE, 0, 1, QCH_CON_ACE_SLICE_G3D1_1_0_QCH),
	SFR_ACCESS(QCH_CON_ACE_SLICE_G3D1_1_0_QCH_CLOCK_REQ, 1, 1, QCH_CON_ACE_SLICE_G3D1_1_0_QCH),
	SFR_ACCESS(QCH_CON_ACE_SLICE_G3D1_1_0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_ACE_SLICE_G3D1_1_0_QCH),
	SFR_ACCESS(QCH_CON_ACE_SLICE_G3D1_1_0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_ACE_SLICE_G3D1_1_0_QCH),
	SFR_ACCESS(QCH_CON_ACE_SLICE_G3D1_1_1_QCH_ENABLE, 0, 1, QCH_CON_ACE_SLICE_G3D1_1_1_QCH),
	SFR_ACCESS(QCH_CON_ACE_SLICE_G3D1_1_1_QCH_CLOCK_REQ, 1, 1, QCH_CON_ACE_SLICE_G3D1_1_1_QCH),
	SFR_ACCESS(QCH_CON_ACE_SLICE_G3D1_1_1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_ACE_SLICE_G3D1_1_1_QCH),
	SFR_ACCESS(QCH_CON_ACE_SLICE_G3D1_1_1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_ACE_SLICE_G3D1_1_1_QCH),
	SFR_ACCESS(QCH_CON_ACE_SLICE_G3D1_1_2_QCH_ENABLE, 0, 1, QCH_CON_ACE_SLICE_G3D1_1_2_QCH),
	SFR_ACCESS(QCH_CON_ACE_SLICE_G3D1_1_2_QCH_CLOCK_REQ, 1, 1, QCH_CON_ACE_SLICE_G3D1_1_2_QCH),
	SFR_ACCESS(QCH_CON_ACE_SLICE_G3D1_1_2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_ACE_SLICE_G3D1_1_2_QCH),
	SFR_ACCESS(QCH_CON_ACE_SLICE_G3D1_1_2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_ACE_SLICE_G3D1_1_2_QCH),
	SFR_ACCESS(QCH_CON_ACE_SLICE_G3D1_1_3_QCH_ENABLE, 0, 1, QCH_CON_ACE_SLICE_G3D1_1_3_QCH),
	SFR_ACCESS(QCH_CON_ACE_SLICE_G3D1_1_3_QCH_CLOCK_REQ, 1, 1, QCH_CON_ACE_SLICE_G3D1_1_3_QCH),
	SFR_ACCESS(QCH_CON_ACE_SLICE_G3D1_1_3_QCH_EXPIRE_VAL, 16, 10, QCH_CON_ACE_SLICE_G3D1_1_3_QCH),
	SFR_ACCESS(QCH_CON_ACE_SLICE_G3D1_1_3_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_ACE_SLICE_G3D1_1_3_QCH),
	SFR_ACCESS(QCH_CON_ACE_SLICE_G3D1_2_QCH_ENABLE, 0, 1, QCH_CON_ACE_SLICE_G3D1_2_QCH),
	SFR_ACCESS(QCH_CON_ACE_SLICE_G3D1_2_QCH_CLOCK_REQ, 1, 1, QCH_CON_ACE_SLICE_G3D1_2_QCH),
	SFR_ACCESS(QCH_CON_ACE_SLICE_G3D1_2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_ACE_SLICE_G3D1_2_QCH),
	SFR_ACCESS(QCH_CON_ACE_SLICE_G3D1_2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_ACE_SLICE_G3D1_2_QCH),
	SFR_ACCESS(QCH_CON_ACE_SLICE_G3D1_3_QCH_ENABLE, 0, 1, QCH_CON_ACE_SLICE_G3D1_3_QCH),
	SFR_ACCESS(QCH_CON_ACE_SLICE_G3D1_3_QCH_CLOCK_REQ, 1, 1, QCH_CON_ACE_SLICE_G3D1_3_QCH),
	SFR_ACCESS(QCH_CON_ACE_SLICE_G3D1_3_QCH_EXPIRE_VAL, 16, 10, QCH_CON_ACE_SLICE_G3D1_3_QCH),
	SFR_ACCESS(QCH_CON_ACE_SLICE_G3D1_3_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_ACE_SLICE_G3D1_3_QCH),
	SFR_ACCESS(QCH_CON_BDU_QCH_ENABLE, 0, 1, QCH_CON_BDU_QCH),
	SFR_ACCESS(QCH_CON_BDU_QCH_CLOCK_REQ, 1, 1, QCH_CON_BDU_QCH),
	SFR_ACCESS(QCH_CON_BDU_QCH_EXPIRE_VAL, 16, 10, QCH_CON_BDU_QCH),
	SFR_ACCESS(QCH_CON_BDU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_BDU_QCH),
	SFR_ACCESS(DMYQCH_CON_CCI_QCH_ENABLE, 0, 1, DMYQCH_CON_CCI_QCH),
	SFR_ACCESS(DMYQCH_CON_CCI_QCH_CLOCK_REQ, 1, 1, DMYQCH_CON_CCI_QCH),
	SFR_ACCESS(DMYQCH_CON_CCI_QCH_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_CCI_QCH),
	SFR_ACCESS(DMYQCH_CON_CMU_CORE_CMUREF_QCH_ENABLE, 0, 1, DMYQCH_CON_CMU_CORE_CMUREF_QCH),
	SFR_ACCESS(DMYQCH_CON_CMU_CORE_CMUREF_QCH_CLOCK_REQ, 1, 1, DMYQCH_CON_CMU_CORE_CMUREF_QCH),
	SFR_ACCESS(DMYQCH_CON_CMU_CORE_CMUREF_QCH_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_CMU_CORE_CMUREF_QCH),
	SFR_ACCESS(QCH_CON_CORE_CMU_CORE_QCH_ENABLE, 0, 1, QCH_CON_CORE_CMU_CORE_QCH),
	SFR_ACCESS(QCH_CON_CORE_CMU_CORE_QCH_CLOCK_REQ, 1, 1, QCH_CON_CORE_CMU_CORE_QCH),
	SFR_ACCESS(QCH_CON_CORE_CMU_CORE_QCH_EXPIRE_VAL, 16, 10, QCH_CON_CORE_CMU_CORE_QCH),
	SFR_ACCESS(QCH_CON_CORE_CMU_CORE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_CORE_CMU_CORE_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_CORE_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_CORE_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_CORE_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_CORE_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_CORE_QCH_EXPIRE_VAL, 16, 10, QCH_CON_D_TZPC_CORE_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_CORE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_CORE_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACE_D0_CLUSTER0_QCH_ENABLE, 0, 1, QCH_CON_LHM_ACE_D0_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACE_D0_CLUSTER0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_ACE_D0_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACE_D0_CLUSTER0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_ACE_D0_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACE_D0_CLUSTER0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_ACE_D0_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACE_D0_CLUSTER1_QCH_ENABLE, 0, 1, QCH_CON_LHM_ACE_D0_CLUSTER1_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACE_D0_CLUSTER1_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_ACE_D0_CLUSTER1_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACE_D0_CLUSTER1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_ACE_D0_CLUSTER1_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACE_D0_CLUSTER1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_ACE_D0_CLUSTER1_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACE_D0_G3D1_QCH_ENABLE, 0, 1, QCH_CON_LHM_ACE_D0_G3D1_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACE_D0_G3D1_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_ACE_D0_G3D1_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACE_D0_G3D1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_ACE_D0_G3D1_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACE_D0_G3D1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_ACE_D0_G3D1_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACE_D1_CLUSTER0_QCH_ENABLE, 0, 1, QCH_CON_LHM_ACE_D1_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACE_D1_CLUSTER0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_ACE_D1_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACE_D1_CLUSTER0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_ACE_D1_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACE_D1_CLUSTER0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_ACE_D1_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACE_D1_CLUSTER1_QCH_ENABLE, 0, 1, QCH_CON_LHM_ACE_D1_CLUSTER1_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACE_D1_CLUSTER1_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_ACE_D1_CLUSTER1_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACE_D1_CLUSTER1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_ACE_D1_CLUSTER1_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACE_D1_CLUSTER1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_ACE_D1_CLUSTER1_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACE_D1_G3D1_QCH_ENABLE, 0, 1, QCH_CON_LHM_ACE_D1_G3D1_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACE_D1_G3D1_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_ACE_D1_G3D1_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACE_D1_G3D1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_ACE_D1_G3D1_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACE_D1_G3D1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_ACE_D1_G3D1_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACE_D2_G3D1_QCH_ENABLE, 0, 1, QCH_CON_LHM_ACE_D2_G3D1_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACE_D2_G3D1_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_ACE_D2_G3D1_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACE_D2_G3D1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_ACE_D2_G3D1_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACE_D2_G3D1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_ACE_D2_G3D1_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACE_D3_G3D1_QCH_ENABLE, 0, 1, QCH_CON_LHM_ACE_D3_G3D1_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACE_D3_G3D1_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_ACE_D3_G3D1_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACE_D3_G3D1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_ACE_D3_G3D1_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACE_D3_G3D1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_ACE_D3_G3D1_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACE_D_G3D00_QCH_ENABLE, 0, 1, QCH_CON_LHM_ACE_D_G3D00_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACE_D_G3D00_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_ACE_D_G3D00_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACE_D_G3D00_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_ACE_D_G3D00_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACE_D_G3D00_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_ACE_D_G3D00_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACE_D_G3D01_QCH_ENABLE, 0, 1, QCH_CON_LHM_ACE_D_G3D01_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACE_D_G3D01_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_ACE_D_G3D01_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACE_D_G3D01_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_ACE_D_G3D01_QCH),
	SFR_ACCESS(QCH_CON_LHM_ACE_D_G3D01_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_ACE_D_G3D01_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_G_CSSYS_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_G_CSSYS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_G_CSSYS_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_G_CSSYS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_G_CSSYS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_G_CSSYS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_G_CSSYS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_G_CSSYS_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_T_BDU_QCH_ENABLE, 0, 1, QCH_CON_LHS_ATB_T_BDU_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_T_BDU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_ATB_T_BDU_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_T_BDU_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_ATB_T_BDU_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_T_BDU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_ATB_T_BDU_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_APM_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_P_APM_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_APM_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_P_APM_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_APM_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_P_APM_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_APM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_P_APM_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_CPUCL0_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_P_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_CPUCL0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_P_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_CPUCL0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_P_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_CPUCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_P_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_CPUCL1_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_P_CPUCL1_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_CPUCL1_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_P_CPUCL1_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_CPUCL1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_P_CPUCL1_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_CPUCL1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_P_CPUCL1_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_G3D00_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_P_G3D00_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_G3D00_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_P_G3D00_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_G3D00_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_P_G3D00_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_G3D00_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_P_G3D00_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_G3D01_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_P_G3D01_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_G3D01_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_P_G3D01_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_G3D01_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_P_G3D01_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_G3D01_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_P_G3D01_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_G3D1_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_P_G3D1_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_G3D1_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_P_G3D1_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_G3D1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_P_G3D1_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_G3D1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_P_G3D1_QCH),
	SFR_ACCESS(QCH_CON_PPCFW_G3D0_0_QCH_ENABLE, 0, 1, QCH_CON_PPCFW_G3D0_0_QCH),
	SFR_ACCESS(QCH_CON_PPCFW_G3D0_0_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPCFW_G3D0_0_QCH),
	SFR_ACCESS(QCH_CON_PPCFW_G3D0_0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPCFW_G3D0_0_QCH),
	SFR_ACCESS(QCH_CON_PPCFW_G3D0_0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPCFW_G3D0_0_QCH),
	SFR_ACCESS(QCH_CON_PPCFW_G3D0_1_QCH_ENABLE, 0, 1, QCH_CON_PPCFW_G3D0_1_QCH),
	SFR_ACCESS(QCH_CON_PPCFW_G3D0_1_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPCFW_G3D0_1_QCH),
	SFR_ACCESS(QCH_CON_PPCFW_G3D0_1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPCFW_G3D0_1_QCH),
	SFR_ACCESS(QCH_CON_PPCFW_G3D0_1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPCFW_G3D0_1_QCH),
	SFR_ACCESS(QCH_CON_PPCFW_G3D1_QCH_ENABLE, 0, 1, QCH_CON_PPCFW_G3D1_QCH),
	SFR_ACCESS(QCH_CON_PPCFW_G3D1_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPCFW_G3D1_QCH),
	SFR_ACCESS(QCH_CON_PPCFW_G3D1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPCFW_G3D1_QCH),
	SFR_ACCESS(QCH_CON_PPCFW_G3D1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPCFW_G3D1_QCH),
	SFR_ACCESS(QCH_CON_PPC_CPUCL0_0_QCH_ENABLE, 0, 1, QCH_CON_PPC_CPUCL0_0_QCH),
	SFR_ACCESS(QCH_CON_PPC_CPUCL0_0_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPC_CPUCL0_0_QCH),
	SFR_ACCESS(QCH_CON_PPC_CPUCL0_0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPC_CPUCL0_0_QCH),
	SFR_ACCESS(QCH_CON_PPC_CPUCL0_0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPC_CPUCL0_0_QCH),
	SFR_ACCESS(QCH_CON_PPC_CPUCL0_1_QCH_ENABLE, 0, 1, QCH_CON_PPC_CPUCL0_1_QCH),
	SFR_ACCESS(QCH_CON_PPC_CPUCL0_1_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPC_CPUCL0_1_QCH),
	SFR_ACCESS(QCH_CON_PPC_CPUCL0_1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPC_CPUCL0_1_QCH),
	SFR_ACCESS(QCH_CON_PPC_CPUCL0_1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPC_CPUCL0_1_QCH),
	SFR_ACCESS(QCH_CON_PPC_CPUCL1_0_QCH_ENABLE, 0, 1, QCH_CON_PPC_CPUCL1_0_QCH),
	SFR_ACCESS(QCH_CON_PPC_CPUCL1_0_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPC_CPUCL1_0_QCH),
	SFR_ACCESS(QCH_CON_PPC_CPUCL1_0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPC_CPUCL1_0_QCH),
	SFR_ACCESS(QCH_CON_PPC_CPUCL1_0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPC_CPUCL1_0_QCH),
	SFR_ACCESS(QCH_CON_PPC_CPUCL1_1_QCH_ENABLE, 0, 1, QCH_CON_PPC_CPUCL1_1_QCH),
	SFR_ACCESS(QCH_CON_PPC_CPUCL1_1_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPC_CPUCL1_1_QCH),
	SFR_ACCESS(QCH_CON_PPC_CPUCL1_1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPC_CPUCL1_1_QCH),
	SFR_ACCESS(QCH_CON_PPC_CPUCL1_1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPC_CPUCL1_1_QCH),
	SFR_ACCESS(QCH_CON_PPC_G3D0_0_QCH_ENABLE, 0, 1, QCH_CON_PPC_G3D0_0_QCH),
	SFR_ACCESS(QCH_CON_PPC_G3D0_0_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPC_G3D0_0_QCH),
	SFR_ACCESS(QCH_CON_PPC_G3D0_0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPC_G3D0_0_QCH),
	SFR_ACCESS(QCH_CON_PPC_G3D0_0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPC_G3D0_0_QCH),
	SFR_ACCESS(QCH_CON_PPC_G3D0_1_QCH_ENABLE, 0, 1, QCH_CON_PPC_G3D0_1_QCH),
	SFR_ACCESS(QCH_CON_PPC_G3D0_1_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPC_G3D0_1_QCH),
	SFR_ACCESS(QCH_CON_PPC_G3D0_1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPC_G3D0_1_QCH),
	SFR_ACCESS(QCH_CON_PPC_G3D0_1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPC_G3D0_1_QCH),
	SFR_ACCESS(QCH_CON_PPC_G3D1_0_QCH_ENABLE, 0, 1, QCH_CON_PPC_G3D1_0_QCH),
	SFR_ACCESS(QCH_CON_PPC_G3D1_0_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPC_G3D1_0_QCH),
	SFR_ACCESS(QCH_CON_PPC_G3D1_0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPC_G3D1_0_QCH),
	SFR_ACCESS(QCH_CON_PPC_G3D1_0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPC_G3D1_0_QCH),
	SFR_ACCESS(QCH_CON_PPC_G3D1_1_QCH_ENABLE, 0, 1, QCH_CON_PPC_G3D1_1_QCH),
	SFR_ACCESS(QCH_CON_PPC_G3D1_1_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPC_G3D1_1_QCH),
	SFR_ACCESS(QCH_CON_PPC_G3D1_1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPC_G3D1_1_QCH),
	SFR_ACCESS(QCH_CON_PPC_G3D1_1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPC_G3D1_1_QCH),
	SFR_ACCESS(QCH_CON_PPC_G3D1_2_QCH_ENABLE, 0, 1, QCH_CON_PPC_G3D1_2_QCH),
	SFR_ACCESS(QCH_CON_PPC_G3D1_2_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPC_G3D1_2_QCH),
	SFR_ACCESS(QCH_CON_PPC_G3D1_2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPC_G3D1_2_QCH),
	SFR_ACCESS(QCH_CON_PPC_G3D1_2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPC_G3D1_2_QCH),
	SFR_ACCESS(QCH_CON_PPC_G3D1_3_QCH_ENABLE, 0, 1, QCH_CON_PPC_G3D1_3_QCH),
	SFR_ACCESS(QCH_CON_PPC_G3D1_3_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPC_G3D1_3_QCH),
	SFR_ACCESS(QCH_CON_PPC_G3D1_3_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPC_G3D1_3_QCH),
	SFR_ACCESS(QCH_CON_PPC_G3D1_3_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPC_G3D1_3_QCH),
	SFR_ACCESS(QCH_CON_PPC_IRPS0_QCH_ENABLE, 0, 1, QCH_CON_PPC_IRPS0_QCH),
	SFR_ACCESS(QCH_CON_PPC_IRPS0_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPC_IRPS0_QCH),
	SFR_ACCESS(QCH_CON_PPC_IRPS0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPC_IRPS0_QCH),
	SFR_ACCESS(QCH_CON_PPC_IRPS0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPC_IRPS0_QCH),
	SFR_ACCESS(QCH_CON_PPC_IRPS1_QCH_ENABLE, 0, 1, QCH_CON_PPC_IRPS1_QCH),
	SFR_ACCESS(QCH_CON_PPC_IRPS1_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPC_IRPS1_QCH),
	SFR_ACCESS(QCH_CON_PPC_IRPS1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPC_IRPS1_QCH),
	SFR_ACCESS(QCH_CON_PPC_IRPS1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPC_IRPS1_QCH),
	SFR_ACCESS(QCH_CON_PPC_IRPS2_QCH_ENABLE, 0, 1, QCH_CON_PPC_IRPS2_QCH),
	SFR_ACCESS(QCH_CON_PPC_IRPS2_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPC_IRPS2_QCH),
	SFR_ACCESS(QCH_CON_PPC_IRPS2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPC_IRPS2_QCH),
	SFR_ACCESS(QCH_CON_PPC_IRPS2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPC_IRPS2_QCH),
	SFR_ACCESS(QCH_CON_PPC_IRPS3_QCH_ENABLE, 0, 1, QCH_CON_PPC_IRPS3_QCH),
	SFR_ACCESS(QCH_CON_PPC_IRPS3_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPC_IRPS3_QCH),
	SFR_ACCESS(QCH_CON_PPC_IRPS3_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPC_IRPS3_QCH),
	SFR_ACCESS(QCH_CON_PPC_IRPS3_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPC_IRPS3_QCH),
	SFR_ACCESS(QCH_CON_PPMU_CPUCL0_0_QCH_ENABLE, 0, 1, QCH_CON_PPMU_CPUCL0_0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_CPUCL0_0_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_CPUCL0_0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_CPUCL0_0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_CPUCL0_0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_CPUCL0_0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_CPUCL0_0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_CPUCL0_1_QCH_ENABLE, 0, 1, QCH_CON_PPMU_CPUCL0_1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_CPUCL0_1_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_CPUCL0_1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_CPUCL0_1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_CPUCL0_1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_CPUCL0_1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_CPUCL0_1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_CPUCL1_0_QCH_ENABLE, 0, 1, QCH_CON_PPMU_CPUCL1_0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_CPUCL1_0_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_CPUCL1_0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_CPUCL1_0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_CPUCL1_0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_CPUCL1_0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_CPUCL1_0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_CPUCL1_1_QCH_ENABLE, 0, 1, QCH_CON_PPMU_CPUCL1_1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_CPUCL1_1_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_CPUCL1_1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_CPUCL1_1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_CPUCL1_1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_CPUCL1_1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_CPUCL1_1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_G3D1_0_QCH_ENABLE, 0, 1, QCH_CON_PPMU_G3D1_0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_G3D1_0_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_G3D1_0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_G3D1_0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_G3D1_0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_G3D1_0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_G3D1_0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_G3D1_1_QCH_ENABLE, 0, 1, QCH_CON_PPMU_G3D1_1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_G3D1_1_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_G3D1_1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_G3D1_1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_G3D1_1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_G3D1_1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_G3D1_1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_G3D1_2_QCH_ENABLE, 0, 1, QCH_CON_PPMU_G3D1_2_QCH),
	SFR_ACCESS(QCH_CON_PPMU_G3D1_2_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_G3D1_2_QCH),
	SFR_ACCESS(QCH_CON_PPMU_G3D1_2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_G3D1_2_QCH),
	SFR_ACCESS(QCH_CON_PPMU_G3D1_2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_G3D1_2_QCH),
	SFR_ACCESS(QCH_CON_PPMU_G3D1_3_QCH_ENABLE, 0, 1, QCH_CON_PPMU_G3D1_3_QCH),
	SFR_ACCESS(QCH_CON_PPMU_G3D1_3_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_G3D1_3_QCH),
	SFR_ACCESS(QCH_CON_PPMU_G3D1_3_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_G3D1_3_QCH),
	SFR_ACCESS(QCH_CON_PPMU_G3D1_3_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_G3D1_3_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_G3D0_0_QCH_ENABLE, 0, 1, QCH_CON_SYSMMU_G3D0_0_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_G3D0_0_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_G3D0_0_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_G3D0_0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_G3D0_0_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_G3D0_0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_G3D0_0_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_G3D0_1_QCH_ENABLE, 0, 1, QCH_CON_SYSMMU_G3D0_1_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_G3D0_1_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_G3D0_1_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_G3D0_1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_G3D0_1_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_G3D0_1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_G3D0_1_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_G3D1_0_QCH_ENABLE, 0, 1, QCH_CON_SYSMMU_G3D1_0_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_G3D1_0_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_G3D1_0_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_G3D1_0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_G3D1_0_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_G3D1_0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_G3D1_0_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_G3D1_1_QCH_ENABLE, 0, 1, QCH_CON_SYSMMU_G3D1_1_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_G3D1_1_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_G3D1_1_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_G3D1_1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_G3D1_1_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_G3D1_1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_G3D1_1_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_G3D1_2_QCH_ENABLE, 0, 1, QCH_CON_SYSMMU_G3D1_2_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_G3D1_2_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_G3D1_2_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_G3D1_2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_G3D1_2_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_G3D1_2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_G3D1_2_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_G3D1_3_QCH_ENABLE, 0, 1, QCH_CON_SYSMMU_G3D1_3_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_G3D1_3_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_G3D1_3_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_G3D1_3_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_G3D1_3_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_G3D1_3_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_G3D1_3_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_CORE_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_CORE_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_CORE_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_CORE_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_CORE_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_CORE_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_CORE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_CORE_QCH),
	SFR_ACCESS(QCH_CON_TREX_D_CORE_QCH_ENABLE, 0, 1, QCH_CON_TREX_D_CORE_QCH),
	SFR_ACCESS(QCH_CON_TREX_D_CORE_QCH_CLOCK_REQ, 1, 1, QCH_CON_TREX_D_CORE_QCH),
	SFR_ACCESS(QCH_CON_TREX_D_CORE_QCH_EXPIRE_VAL, 16, 10, QCH_CON_TREX_D_CORE_QCH),
	SFR_ACCESS(QCH_CON_TREX_D_CORE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_TREX_D_CORE_QCH),
	SFR_ACCESS(QCH_CON_TREX_P0_CORE_QCH_ENABLE, 0, 1, QCH_CON_TREX_P0_CORE_QCH),
	SFR_ACCESS(QCH_CON_TREX_P0_CORE_QCH_CLOCK_REQ, 1, 1, QCH_CON_TREX_P0_CORE_QCH),
	SFR_ACCESS(QCH_CON_TREX_P0_CORE_QCH_EXPIRE_VAL, 16, 10, QCH_CON_TREX_P0_CORE_QCH),
	SFR_ACCESS(QCH_CON_TREX_P0_CORE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_TREX_P0_CORE_QCH),
	SFR_ACCESS(QCH_CON_TREX_P1_CORE_QCH_ENABLE, 0, 1, QCH_CON_TREX_P1_CORE_QCH),
	SFR_ACCESS(QCH_CON_TREX_P1_CORE_QCH_CLOCK_REQ, 1, 1, QCH_CON_TREX_P1_CORE_QCH),
	SFR_ACCESS(QCH_CON_TREX_P1_CORE_QCH_EXPIRE_VAL, 16, 10, QCH_CON_TREX_P1_CORE_QCH),
	SFR_ACCESS(QCH_CON_TREX_P1_CORE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_TREX_P1_CORE_QCH),
	SFR_ACCESS(DMYQCH_CON_ADM_APB_G_CLUSTER0_QCH_ENABLE, 0, 1, DMYQCH_CON_ADM_APB_G_CLUSTER0_QCH),
	SFR_ACCESS(DMYQCH_CON_ADM_APB_G_CLUSTER0_QCH_CLOCK_REQ, 1, 1, DMYQCH_CON_ADM_APB_G_CLUSTER0_QCH),
	SFR_ACCESS(DMYQCH_CON_ADM_APB_G_CLUSTER0_QCH_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_ADM_APB_G_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_BPS_CPUCL0_QCH_ENABLE, 0, 1, QCH_CON_BPS_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_BPS_CPUCL0_QCH_CLOCK_REQ, 1, 1, QCH_CON_BPS_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_BPS_CPUCL0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_BPS_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_BPS_CPUCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_BPS_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_CLUSTER0_QCH_SCLK_ENABLE, 0, 1, QCH_CON_CLUSTER0_QCH_SCLK),
	SFR_ACCESS(QCH_CON_CLUSTER0_QCH_SCLK_CLOCK_REQ, 1, 1, QCH_CON_CLUSTER0_QCH_SCLK),
	SFR_ACCESS(QCH_CON_CLUSTER0_QCH_SCLK_EXPIRE_VAL, 16, 10, QCH_CON_CLUSTER0_QCH_SCLK),
	SFR_ACCESS(QCH_CON_CLUSTER0_QCH_SCLK_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_CLUSTER0_QCH_SCLK),
	SFR_ACCESS(QCH_CON_CLUSTER0_QCH_ATCLK_ENABLE, 0, 1, QCH_CON_CLUSTER0_QCH_ATCLK),
	SFR_ACCESS(QCH_CON_CLUSTER0_QCH_ATCLK_CLOCK_REQ, 1, 1, QCH_CON_CLUSTER0_QCH_ATCLK),
	SFR_ACCESS(QCH_CON_CLUSTER0_QCH_ATCLK_EXPIRE_VAL, 16, 10, QCH_CON_CLUSTER0_QCH_ATCLK),
	SFR_ACCESS(QCH_CON_CLUSTER0_QCH_ATCLK_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_CLUSTER0_QCH_ATCLK),
	SFR_ACCESS(QCH_CON_CLUSTER0_QCH_PDBGCLK_ENABLE, 0, 1, QCH_CON_CLUSTER0_QCH_PDBGCLK),
	SFR_ACCESS(QCH_CON_CLUSTER0_QCH_PDBGCLK_CLOCK_REQ, 1, 1, QCH_CON_CLUSTER0_QCH_PDBGCLK),
	SFR_ACCESS(QCH_CON_CLUSTER0_QCH_PDBGCLK_EXPIRE_VAL, 16, 10, QCH_CON_CLUSTER0_QCH_PDBGCLK),
	SFR_ACCESS(QCH_CON_CLUSTER0_QCH_PDBGCLK_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_CLUSTER0_QCH_PDBGCLK),
	SFR_ACCESS(QCH_CON_CLUSTER0_QCH_GICCLK_ENABLE, 0, 1, QCH_CON_CLUSTER0_QCH_GICCLK),
	SFR_ACCESS(QCH_CON_CLUSTER0_QCH_GICCLK_CLOCK_REQ, 1, 1, QCH_CON_CLUSTER0_QCH_GICCLK),
	SFR_ACCESS(QCH_CON_CLUSTER0_QCH_GICCLK_EXPIRE_VAL, 16, 10, QCH_CON_CLUSTER0_QCH_GICCLK),
	SFR_ACCESS(QCH_CON_CLUSTER0_QCH_GICCLK_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_CLUSTER0_QCH_GICCLK),
	SFR_ACCESS(QCH_CON_CLUSTER0_QCH_DBG_PD_ENABLE, 0, 1, QCH_CON_CLUSTER0_QCH_DBG_PD),
	SFR_ACCESS(QCH_CON_CLUSTER0_QCH_DBG_PD_CLOCK_REQ, 1, 1, QCH_CON_CLUSTER0_QCH_DBG_PD),
	SFR_ACCESS(QCH_CON_CLUSTER0_QCH_DBG_PD_EXPIRE_VAL, 16, 10, QCH_CON_CLUSTER0_QCH_DBG_PD),
	SFR_ACCESS(QCH_CON_CLUSTER0_QCH_DBG_PD_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_CLUSTER0_QCH_DBG_PD),
	SFR_ACCESS(QCH_CON_CLUSTER0_QCH_PCLK_ENABLE, 0, 1, QCH_CON_CLUSTER0_QCH_PCLK),
	SFR_ACCESS(QCH_CON_CLUSTER0_QCH_PCLK_CLOCK_REQ, 1, 1, QCH_CON_CLUSTER0_QCH_PCLK),
	SFR_ACCESS(QCH_CON_CLUSTER0_QCH_PCLK_EXPIRE_VAL, 16, 10, QCH_CON_CLUSTER0_QCH_PCLK),
	SFR_ACCESS(QCH_CON_CLUSTER0_QCH_PCLK_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_CLUSTER0_QCH_PCLK),
	SFR_ACCESS(DMYQCH_CON_CLUSTER0_QCH_PERIPHCLK_ENABLE, 0, 1, DMYQCH_CON_CLUSTER0_QCH_PERIPHCLK),
	SFR_ACCESS(DMYQCH_CON_CLUSTER0_QCH_PERIPHCLK_CLOCK_REQ, 1, 1, DMYQCH_CON_CLUSTER0_QCH_PERIPHCLK),
	SFR_ACCESS(DMYQCH_CON_CLUSTER0_QCH_PERIPHCLK_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_CLUSTER0_QCH_PERIPHCLK),
	SFR_ACCESS(DMYQCH_CON_CLUSTER0_QCH_CORE_ENABLE, 0, 1, DMYQCH_CON_CLUSTER0_QCH_CORE),
	SFR_ACCESS(DMYQCH_CON_CLUSTER0_QCH_CORE_CLOCK_REQ, 1, 1, DMYQCH_CON_CLUSTER0_QCH_CORE),
	SFR_ACCESS(DMYQCH_CON_CLUSTER0_QCH_CORE_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_CLUSTER0_QCH_CORE),
	SFR_ACCESS(DMYQCH_CON_CMU_CPUCL0_CMUREF_QCH_ENABLE, 0, 1, DMYQCH_CON_CMU_CPUCL0_CMUREF_QCH),
	SFR_ACCESS(DMYQCH_CON_CMU_CPUCL0_CMUREF_QCH_CLOCK_REQ, 1, 1, DMYQCH_CON_CMU_CPUCL0_CMUREF_QCH),
	SFR_ACCESS(DMYQCH_CON_CMU_CPUCL0_CMUREF_QCH_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_CMU_CPUCL0_CMUREF_QCH),
	SFR_ACCESS(QCH_CON_CMU_CPUCL0_SHORTSTOP_QCH_ENABLE, 0, 1, QCH_CON_CMU_CPUCL0_SHORTSTOP_QCH),
	SFR_ACCESS(QCH_CON_CMU_CPUCL0_SHORTSTOP_QCH_CLOCK_REQ, 1, 1, QCH_CON_CMU_CPUCL0_SHORTSTOP_QCH),
	SFR_ACCESS(QCH_CON_CMU_CPUCL0_SHORTSTOP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_CMU_CPUCL0_SHORTSTOP_QCH),
	SFR_ACCESS(QCH_CON_CMU_CPUCL0_SHORTSTOP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_CMU_CPUCL0_SHORTSTOP_QCH),
	SFR_ACCESS(QCH_CON_CPUCL0_CMU_CPUCL0_QCH_ENABLE, 0, 1, QCH_CON_CPUCL0_CMU_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_CPUCL0_CMU_CPUCL0_QCH_CLOCK_REQ, 1, 1, QCH_CON_CPUCL0_CMU_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_CPUCL0_CMU_CPUCL0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_CPUCL0_CMU_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_CPUCL0_CMU_CPUCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_CPUCL0_CMU_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_CSSYS_QCH_ENABLE, 0, 1, QCH_CON_CSSYS_QCH),
	SFR_ACCESS(QCH_CON_CSSYS_QCH_CLOCK_REQ, 1, 1, QCH_CON_CSSYS_QCH),
	SFR_ACCESS(QCH_CON_CSSYS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_CSSYS_QCH),
	SFR_ACCESS(QCH_CON_CSSYS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_CSSYS_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_CPUCL0_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_CPUCL0_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_CPUCL0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_D_TZPC_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_CPUCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_HPM_APBIF_CPUCL0_QCH_ENABLE, 0, 1, QCH_CON_HPM_APBIF_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_HPM_APBIF_CPUCL0_QCH_CLOCK_REQ, 1, 1, QCH_CON_HPM_APBIF_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_HPM_APBIF_CPUCL0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_HPM_APBIF_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_HPM_APBIF_CPUCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_HPM_APBIF_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_DT0_SFI_QCH_ENABLE, 0, 1, QCH_CON_LHM_ATB_DT0_SFI_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_DT0_SFI_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_ATB_DT0_SFI_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_DT0_SFI_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_ATB_DT0_SFI_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_DT0_SFI_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_ATB_DT0_SFI_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_DT1_SFI_QCH_ENABLE, 0, 1, QCH_CON_LHM_ATB_DT1_SFI_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_DT1_SFI_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_ATB_DT1_SFI_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_DT1_SFI_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_ATB_DT1_SFI_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_DT1_SFI_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_ATB_DT1_SFI_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_IT0_SFI_QCH_ENABLE, 0, 1, QCH_CON_LHM_ATB_IT0_SFI_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_IT0_SFI_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_ATB_IT0_SFI_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_IT0_SFI_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_ATB_IT0_SFI_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_IT0_SFI_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_ATB_IT0_SFI_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_IT1_SFI_QCH_ENABLE, 0, 1, QCH_CON_LHM_ATB_IT1_SFI_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_IT1_SFI_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_ATB_IT1_SFI_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_IT1_SFI_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_ATB_IT1_SFI_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_IT1_SFI_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_ATB_IT1_SFI_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T0_CLUSTER0_QCH_ENABLE, 0, 1, QCH_CON_LHM_ATB_T0_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T0_CLUSTER0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_ATB_T0_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T0_CLUSTER0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_ATB_T0_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T0_CLUSTER0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_ATB_T0_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T0_CLUSTER1_QCH_ENABLE, 0, 1, QCH_CON_LHM_ATB_T0_CLUSTER1_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T0_CLUSTER1_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_ATB_T0_CLUSTER1_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T0_CLUSTER1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_ATB_T0_CLUSTER1_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T0_CLUSTER1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_ATB_T0_CLUSTER1_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T1_CLUSTER0_QCH_ENABLE, 0, 1, QCH_CON_LHM_ATB_T1_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T1_CLUSTER0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_ATB_T1_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T1_CLUSTER0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_ATB_T1_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T1_CLUSTER0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_ATB_T1_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T1_CLUSTER1_QCH_ENABLE, 0, 1, QCH_CON_LHM_ATB_T1_CLUSTER1_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T1_CLUSTER1_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_ATB_T1_CLUSTER1_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T1_CLUSTER1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_ATB_T1_CLUSTER1_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T1_CLUSTER1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_ATB_T1_CLUSTER1_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T2_CLUSTER0_QCH_ENABLE, 0, 1, QCH_CON_LHM_ATB_T2_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T2_CLUSTER0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_ATB_T2_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T2_CLUSTER0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_ATB_T2_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T2_CLUSTER0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_ATB_T2_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T2_CLUSTER1_QCH_ENABLE, 0, 1, QCH_CON_LHM_ATB_T2_CLUSTER1_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T2_CLUSTER1_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_ATB_T2_CLUSTER1_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T2_CLUSTER1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_ATB_T2_CLUSTER1_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T2_CLUSTER1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_ATB_T2_CLUSTER1_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T3_CLUSTER0_QCH_ENABLE, 0, 1, QCH_CON_LHM_ATB_T3_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T3_CLUSTER0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_ATB_T3_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T3_CLUSTER0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_ATB_T3_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T3_CLUSTER0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_ATB_T3_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T3_CLUSTER1_QCH_ENABLE, 0, 1, QCH_CON_LHM_ATB_T3_CLUSTER1_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T3_CLUSTER1_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_ATB_T3_CLUSTER1_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T3_CLUSTER1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_ATB_T3_CLUSTER1_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T3_CLUSTER1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_ATB_T3_CLUSTER1_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T_BDU_QCH_ENABLE, 0, 1, QCH_CON_LHM_ATB_T_BDU_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T_BDU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_ATB_T_BDU_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T_BDU_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_ATB_T_BDU_QCH),
	SFR_ACCESS(QCH_CON_LHM_ATB_T_BDU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_ATB_T_BDU_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_G_DBGCORE_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_G_DBGCORE_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_G_DBGCORE_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_G_DBGCORE_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_G_DBGCORE_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_G_DBGCORE_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_G_DBGCORE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_G_DBGCORE_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_G_INT_CSSYS_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_G_INT_CSSYS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_G_INT_CSSYS_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_G_INT_CSSYS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_G_INT_CSSYS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_G_INT_CSSYS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_G_INT_CSSYS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_G_INT_CSSYS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_G_INT_DBGCORE_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_G_INT_DBGCORE_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_G_INT_DBGCORE_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_G_INT_DBGCORE_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_G_INT_DBGCORE_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_G_INT_DBGCORE_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_G_INT_DBGCORE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_G_INT_DBGCORE_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_G_INT_ETR_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_G_INT_ETR_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_G_INT_ETR_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_G_INT_ETR_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_G_INT_ETR_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_G_INT_ETR_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_G_INT_ETR_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_G_INT_ETR_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_G_INT_STM_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_G_INT_STM_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_G_INT_STM_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_G_INT_STM_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_G_INT_STM_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_G_INT_STM_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_G_INT_STM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_G_INT_STM_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_CPUCL0_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_P_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_CPUCL0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_P_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_CPUCL0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_P_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_CPUCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_P_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACE_D0_CLUSTER0_QCH_ENABLE, 0, 1, QCH_CON_LHS_ACE_D0_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACE_D0_CLUSTER0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_ACE_D0_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACE_D0_CLUSTER0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_ACE_D0_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACE_D0_CLUSTER0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_ACE_D0_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACE_D1_CLUSTER0_QCH_ENABLE, 0, 1, QCH_CON_LHS_ACE_D1_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACE_D1_CLUSTER0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_ACE_D1_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACE_D1_CLUSTER0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_ACE_D1_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACE_D1_CLUSTER0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_ACE_D1_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_T0_CLUSTER0_QCH_ENABLE, 0, 1, QCH_CON_LHS_ATB_T0_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_T0_CLUSTER0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_ATB_T0_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_T0_CLUSTER0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_ATB_T0_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_T0_CLUSTER0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_ATB_T0_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_T1_CLUSTER0_QCH_ENABLE, 0, 1, QCH_CON_LHS_ATB_T1_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_T1_CLUSTER0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_ATB_T1_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_T1_CLUSTER0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_ATB_T1_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_T1_CLUSTER0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_ATB_T1_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_T2_CLUSTER0_QCH_ENABLE, 0, 1, QCH_CON_LHS_ATB_T2_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_T2_CLUSTER0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_ATB_T2_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_T2_CLUSTER0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_ATB_T2_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_T2_CLUSTER0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_ATB_T2_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_T3_CLUSTER0_QCH_ENABLE, 0, 1, QCH_CON_LHS_ATB_T3_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_T3_CLUSTER0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_ATB_T3_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_T3_CLUSTER0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_ATB_T3_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_T3_CLUSTER0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_ATB_T3_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_G_CSSYS_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_G_CSSYS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_G_CSSYS_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_G_CSSYS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_G_CSSYS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_G_CSSYS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_G_CSSYS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_G_CSSYS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_G_INT_CSSYS_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_G_INT_CSSYS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_G_INT_CSSYS_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_G_INT_CSSYS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_G_INT_CSSYS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_G_INT_CSSYS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_G_INT_CSSYS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_G_INT_CSSYS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_G_INT_DBGCORE_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_G_INT_DBGCORE_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_G_INT_DBGCORE_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_G_INT_DBGCORE_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_G_INT_DBGCORE_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_G_INT_DBGCORE_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_G_INT_DBGCORE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_G_INT_DBGCORE_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_G_INT_ETR_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_G_INT_ETR_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_G_INT_ETR_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_G_INT_ETR_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_G_INT_ETR_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_G_INT_ETR_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_G_INT_ETR_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_G_INT_ETR_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_G_INT_STM_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_G_INT_STM_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_G_INT_STM_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_G_INT_STM_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_G_INT_STM_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_G_INT_STM_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_G_INT_STM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_G_INT_STM_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_CSSYS_QCH_ENABLE, 0, 1, QCH_CON_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_CSSYS_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_CSSYS_QCH_CLOCK_REQ, 1, 1, QCH_CON_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_CSSYS_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_CSSYS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_CSSYS_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_CSSYS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_CSSYS_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_CSSYS_QCH_ENABLE, 0, 1, QCH_CON_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_CSSYS_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_CSSYS_QCH_CLOCK_REQ, 1, 1, QCH_CON_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_CSSYS_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_CSSYS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_CSSYS_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_CSSYS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_CSSYS_QCH),
	SFR_ACCESS(QCH_CON_SECJTAG_QCH_ENABLE, 0, 1, QCH_CON_SECJTAG_QCH),
	SFR_ACCESS(QCH_CON_SECJTAG_QCH_CLOCK_REQ, 1, 1, QCH_CON_SECJTAG_QCH),
	SFR_ACCESS(QCH_CON_SECJTAG_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SECJTAG_QCH),
	SFR_ACCESS(QCH_CON_SECJTAG_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SECJTAG_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_CPUCL0_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_CPUCL0_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_CPUCL0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_CPUCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_TREX_CPUCL0_QCH_ENABLE, 0, 1, QCH_CON_TREX_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_TREX_CPUCL0_QCH_CLOCK_REQ, 1, 1, QCH_CON_TREX_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_TREX_CPUCL0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_TREX_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_TREX_CPUCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_TREX_CPUCL0_QCH),
	SFR_ACCESS(DMYQCH_CON_ADM_APB_G_CLUSTER1_QCH_ENABLE, 0, 1, DMYQCH_CON_ADM_APB_G_CLUSTER1_QCH),
	SFR_ACCESS(DMYQCH_CON_ADM_APB_G_CLUSTER1_QCH_CLOCK_REQ, 1, 1, DMYQCH_CON_ADM_APB_G_CLUSTER1_QCH),
	SFR_ACCESS(DMYQCH_CON_ADM_APB_G_CLUSTER1_QCH_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_ADM_APB_G_CLUSTER1_QCH),
	SFR_ACCESS(QCH_CON_CLUSTER1_QCH_ATCLK_ENABLE, 0, 1, QCH_CON_CLUSTER1_QCH_ATCLK),
	SFR_ACCESS(QCH_CON_CLUSTER1_QCH_ATCLK_CLOCK_REQ, 1, 1, QCH_CON_CLUSTER1_QCH_ATCLK),
	SFR_ACCESS(QCH_CON_CLUSTER1_QCH_ATCLK_EXPIRE_VAL, 16, 10, QCH_CON_CLUSTER1_QCH_ATCLK),
	SFR_ACCESS(QCH_CON_CLUSTER1_QCH_ATCLK_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_CLUSTER1_QCH_ATCLK),
	SFR_ACCESS(QCH_CON_CLUSTER1_QCH_PCLK_ENABLE, 0, 1, QCH_CON_CLUSTER1_QCH_PCLK),
	SFR_ACCESS(QCH_CON_CLUSTER1_QCH_PCLK_CLOCK_REQ, 1, 1, QCH_CON_CLUSTER1_QCH_PCLK),
	SFR_ACCESS(QCH_CON_CLUSTER1_QCH_PCLK_EXPIRE_VAL, 16, 10, QCH_CON_CLUSTER1_QCH_PCLK),
	SFR_ACCESS(QCH_CON_CLUSTER1_QCH_PCLK_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_CLUSTER1_QCH_PCLK),
	SFR_ACCESS(QCH_CON_CLUSTER1_QCH_SCLK_ENABLE, 0, 1, QCH_CON_CLUSTER1_QCH_SCLK),
	SFR_ACCESS(QCH_CON_CLUSTER1_QCH_SCLK_CLOCK_REQ, 1, 1, QCH_CON_CLUSTER1_QCH_SCLK),
	SFR_ACCESS(QCH_CON_CLUSTER1_QCH_SCLK_EXPIRE_VAL, 16, 10, QCH_CON_CLUSTER1_QCH_SCLK),
	SFR_ACCESS(QCH_CON_CLUSTER1_QCH_SCLK_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_CLUSTER1_QCH_SCLK),
	SFR_ACCESS(QCH_CON_CLUSTER1_QCH_PDBGCLK_ENABLE, 0, 1, QCH_CON_CLUSTER1_QCH_PDBGCLK),
	SFR_ACCESS(QCH_CON_CLUSTER1_QCH_PDBGCLK_CLOCK_REQ, 1, 1, QCH_CON_CLUSTER1_QCH_PDBGCLK),
	SFR_ACCESS(QCH_CON_CLUSTER1_QCH_PDBGCLK_EXPIRE_VAL, 16, 10, QCH_CON_CLUSTER1_QCH_PDBGCLK),
	SFR_ACCESS(QCH_CON_CLUSTER1_QCH_PDBGCLK_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_CLUSTER1_QCH_PDBGCLK),
	SFR_ACCESS(QCH_CON_CLUSTER1_QCH_GICCLK_ENABLE, 0, 1, QCH_CON_CLUSTER1_QCH_GICCLK),
	SFR_ACCESS(QCH_CON_CLUSTER1_QCH_GICCLK_CLOCK_REQ, 1, 1, QCH_CON_CLUSTER1_QCH_GICCLK),
	SFR_ACCESS(QCH_CON_CLUSTER1_QCH_GICCLK_EXPIRE_VAL, 16, 10, QCH_CON_CLUSTER1_QCH_GICCLK),
	SFR_ACCESS(QCH_CON_CLUSTER1_QCH_GICCLK_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_CLUSTER1_QCH_GICCLK),
	SFR_ACCESS(QCH_CON_CLUSTER1_QCH_DBG_PD_ENABLE, 0, 1, QCH_CON_CLUSTER1_QCH_DBG_PD),
	SFR_ACCESS(QCH_CON_CLUSTER1_QCH_DBG_PD_CLOCK_REQ, 1, 1, QCH_CON_CLUSTER1_QCH_DBG_PD),
	SFR_ACCESS(QCH_CON_CLUSTER1_QCH_DBG_PD_EXPIRE_VAL, 16, 10, QCH_CON_CLUSTER1_QCH_DBG_PD),
	SFR_ACCESS(QCH_CON_CLUSTER1_QCH_DBG_PD_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_CLUSTER1_QCH_DBG_PD),
	SFR_ACCESS(DMYQCH_CON_CLUSTER1_QCH_PERIPHCLK_ENABLE, 0, 1, DMYQCH_CON_CLUSTER1_QCH_PERIPHCLK),
	SFR_ACCESS(DMYQCH_CON_CLUSTER1_QCH_PERIPHCLK_CLOCK_REQ, 1, 1, DMYQCH_CON_CLUSTER1_QCH_PERIPHCLK),
	SFR_ACCESS(DMYQCH_CON_CLUSTER1_QCH_PERIPHCLK_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_CLUSTER1_QCH_PERIPHCLK),
	SFR_ACCESS(DMYQCH_CON_CLUSTER1_QCH_CORE_ENABLE, 0, 1, DMYQCH_CON_CLUSTER1_QCH_CORE),
	SFR_ACCESS(DMYQCH_CON_CLUSTER1_QCH_CORE_CLOCK_REQ, 1, 1, DMYQCH_CON_CLUSTER1_QCH_CORE),
	SFR_ACCESS(DMYQCH_CON_CLUSTER1_QCH_CORE_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_CLUSTER1_QCH_CORE),
	SFR_ACCESS(DMYQCH_CON_CMU_CPUCL1_CMUREF_QCH_ENABLE, 0, 1, DMYQCH_CON_CMU_CPUCL1_CMUREF_QCH),
	SFR_ACCESS(DMYQCH_CON_CMU_CPUCL1_CMUREF_QCH_CLOCK_REQ, 1, 1, DMYQCH_CON_CMU_CPUCL1_CMUREF_QCH),
	SFR_ACCESS(DMYQCH_CON_CMU_CPUCL1_CMUREF_QCH_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_CMU_CPUCL1_CMUREF_QCH),
	SFR_ACCESS(QCH_CON_CMU_CPUCL1_SHORTSTOP_QCH_ENABLE, 0, 1, QCH_CON_CMU_CPUCL1_SHORTSTOP_QCH),
	SFR_ACCESS(QCH_CON_CMU_CPUCL1_SHORTSTOP_QCH_CLOCK_REQ, 1, 1, QCH_CON_CMU_CPUCL1_SHORTSTOP_QCH),
	SFR_ACCESS(QCH_CON_CMU_CPUCL1_SHORTSTOP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_CMU_CPUCL1_SHORTSTOP_QCH),
	SFR_ACCESS(QCH_CON_CMU_CPUCL1_SHORTSTOP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_CMU_CPUCL1_SHORTSTOP_QCH),
	SFR_ACCESS(QCH_CON_CPUCL1_CMU_CPUCL1_QCH_ENABLE, 0, 1, QCH_CON_CPUCL1_CMU_CPUCL1_QCH),
	SFR_ACCESS(QCH_CON_CPUCL1_CMU_CPUCL1_QCH_CLOCK_REQ, 1, 1, QCH_CON_CPUCL1_CMU_CPUCL1_QCH),
	SFR_ACCESS(QCH_CON_CPUCL1_CMU_CPUCL1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_CPUCL1_CMU_CPUCL1_QCH),
	SFR_ACCESS(QCH_CON_CPUCL1_CMU_CPUCL1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_CPUCL1_CMU_CPUCL1_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_CPUCL1_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_CPUCL1_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_CPUCL1_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_CPUCL1_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_CPUCL1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_D_TZPC_CPUCL1_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_CPUCL1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_CPUCL1_QCH),
	SFR_ACCESS(QCH_CON_HPM_APBIF_CPUCL1_QCH_ENABLE, 0, 1, QCH_CON_HPM_APBIF_CPUCL1_QCH),
	SFR_ACCESS(QCH_CON_HPM_APBIF_CPUCL1_QCH_CLOCK_REQ, 1, 1, QCH_CON_HPM_APBIF_CPUCL1_QCH),
	SFR_ACCESS(QCH_CON_HPM_APBIF_CPUCL1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_HPM_APBIF_CPUCL1_QCH),
	SFR_ACCESS(QCH_CON_HPM_APBIF_CPUCL1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_HPM_APBIF_CPUCL1_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_CPUCL1_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_P_CPUCL1_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_CPUCL1_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_P_CPUCL1_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_CPUCL1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_P_CPUCL1_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_CPUCL1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_P_CPUCL1_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACE_D0_CLUSTER1_QCH_ENABLE, 0, 1, QCH_CON_LHS_ACE_D0_CLUSTER1_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACE_D0_CLUSTER1_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_ACE_D0_CLUSTER1_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACE_D0_CLUSTER1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_ACE_D0_CLUSTER1_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACE_D0_CLUSTER1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_ACE_D0_CLUSTER1_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACE_D1_CLUSTER1_QCH_ENABLE, 0, 1, QCH_CON_LHS_ACE_D1_CLUSTER1_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACE_D1_CLUSTER1_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_ACE_D1_CLUSTER1_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACE_D1_CLUSTER1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_ACE_D1_CLUSTER1_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACE_D1_CLUSTER1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_ACE_D1_CLUSTER1_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_T0_CLUSTER1_QCH_ENABLE, 0, 1, QCH_CON_LHS_ATB_T0_CLUSTER1_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_T0_CLUSTER1_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_ATB_T0_CLUSTER1_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_T0_CLUSTER1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_ATB_T0_CLUSTER1_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_T0_CLUSTER1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_ATB_T0_CLUSTER1_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_T1_CLUSTER1_QCH_ENABLE, 0, 1, QCH_CON_LHS_ATB_T1_CLUSTER1_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_T1_CLUSTER1_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_ATB_T1_CLUSTER1_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_T1_CLUSTER1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_ATB_T1_CLUSTER1_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_T1_CLUSTER1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_ATB_T1_CLUSTER1_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_T2_CLUSTER1_QCH_ENABLE, 0, 1, QCH_CON_LHS_ATB_T2_CLUSTER1_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_T2_CLUSTER1_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_ATB_T2_CLUSTER1_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_T2_CLUSTER1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_ATB_T2_CLUSTER1_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_T2_CLUSTER1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_ATB_T2_CLUSTER1_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_T3_CLUSTER1_QCH_ENABLE, 0, 1, QCH_CON_LHS_ATB_T3_CLUSTER1_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_T3_CLUSTER1_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_ATB_T3_CLUSTER1_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_T3_CLUSTER1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_ATB_T3_CLUSTER1_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_T3_CLUSTER1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_ATB_T3_CLUSTER1_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_CPUCL1_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_CPUCL1_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_CPUCL1_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_CPUCL1_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_CPUCL1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_CPUCL1_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_CPUCL1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_CPUCL1_QCH),
	SFR_ACCESS(QCH_CON_D0_BTM_DNC_QCH_ENABLE, 0, 1, QCH_CON_D0_BTM_DNC_QCH),
	SFR_ACCESS(QCH_CON_D0_BTM_DNC_QCH_CLOCK_REQ, 1, 1, QCH_CON_D0_BTM_DNC_QCH),
	SFR_ACCESS(QCH_CON_D0_BTM_DNC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_D0_BTM_DNC_QCH),
	SFR_ACCESS(QCH_CON_D0_BTM_DNC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D0_BTM_DNC_QCH),
	SFR_ACCESS(QCH_CON_D1_BTM_DNC_QCH_ENABLE, 0, 1, QCH_CON_D1_BTM_DNC_QCH),
	SFR_ACCESS(QCH_CON_D1_BTM_DNC_QCH_CLOCK_REQ, 1, 1, QCH_CON_D1_BTM_DNC_QCH),
	SFR_ACCESS(QCH_CON_D1_BTM_DNC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_D1_BTM_DNC_QCH),
	SFR_ACCESS(QCH_CON_D1_BTM_DNC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D1_BTM_DNC_QCH),
	SFR_ACCESS(QCH_CON_D2_BTM_DNC_QCH_ENABLE, 0, 1, QCH_CON_D2_BTM_DNC_QCH),
	SFR_ACCESS(QCH_CON_D2_BTM_DNC_QCH_CLOCK_REQ, 1, 1, QCH_CON_D2_BTM_DNC_QCH),
	SFR_ACCESS(QCH_CON_D2_BTM_DNC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_D2_BTM_DNC_QCH),
	SFR_ACCESS(QCH_CON_D2_BTM_DNC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D2_BTM_DNC_QCH),
	SFR_ACCESS(QCH_CON_D3_BTM_DNC_QCH_ENABLE, 0, 1, QCH_CON_D3_BTM_DNC_QCH),
	SFR_ACCESS(QCH_CON_D3_BTM_DNC_QCH_CLOCK_REQ, 1, 1, QCH_CON_D3_BTM_DNC_QCH),
	SFR_ACCESS(QCH_CON_D3_BTM_DNC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_D3_BTM_DNC_QCH),
	SFR_ACCESS(QCH_CON_D3_BTM_DNC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D3_BTM_DNC_QCH),
	SFR_ACCESS(QCH_CON_D4_BTM_DNC_QCH_ENABLE, 0, 1, QCH_CON_D4_BTM_DNC_QCH),
	SFR_ACCESS(QCH_CON_D4_BTM_DNC_QCH_CLOCK_REQ, 1, 1, QCH_CON_D4_BTM_DNC_QCH),
	SFR_ACCESS(QCH_CON_D4_BTM_DNC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_D4_BTM_DNC_QCH),
	SFR_ACCESS(QCH_CON_D4_BTM_DNC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D4_BTM_DNC_QCH),
	SFR_ACCESS(QCH_CON_D5_BTM_DNC_QCH_ENABLE, 0, 1, QCH_CON_D5_BTM_DNC_QCH),
	SFR_ACCESS(QCH_CON_D5_BTM_DNC_QCH_CLOCK_REQ, 1, 1, QCH_CON_D5_BTM_DNC_QCH),
	SFR_ACCESS(QCH_CON_D5_BTM_DNC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_D5_BTM_DNC_QCH),
	SFR_ACCESS(QCH_CON_D5_BTM_DNC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D5_BTM_DNC_QCH),
	SFR_ACCESS(DMYQCH_CON_DAP_ASYNC_QCH_ENABLE, 0, 1, DMYQCH_CON_DAP_ASYNC_QCH),
	SFR_ACCESS(DMYQCH_CON_DAP_ASYNC_QCH_CLOCK_REQ, 1, 1, DMYQCH_CON_DAP_ASYNC_QCH),
	SFR_ACCESS(DMYQCH_CON_DAP_ASYNC_QCH_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_DAP_ASYNC_QCH),
	SFR_ACCESS(QCH_CON_DC_BTM_DNC_QCH_ENABLE, 0, 1, QCH_CON_DC_BTM_DNC_QCH),
	SFR_ACCESS(QCH_CON_DC_BTM_DNC_QCH_CLOCK_REQ, 1, 1, QCH_CON_DC_BTM_DNC_QCH),
	SFR_ACCESS(QCH_CON_DC_BTM_DNC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_DC_BTM_DNC_QCH),
	SFR_ACCESS(QCH_CON_DC_BTM_DNC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_DC_BTM_DNC_QCH),
	SFR_ACCESS(QCH_CON_DNC_CMU_DNC_QCH_ENABLE, 0, 1, QCH_CON_DNC_CMU_DNC_QCH),
	SFR_ACCESS(QCH_CON_DNC_CMU_DNC_QCH_CLOCK_REQ, 1, 1, QCH_CON_DNC_CMU_DNC_QCH),
	SFR_ACCESS(QCH_CON_DNC_CMU_DNC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_DNC_CMU_DNC_QCH),
	SFR_ACCESS(QCH_CON_DNC_CMU_DNC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_DNC_CMU_DNC_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_DNC_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_DNC_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_DNC_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_DNC_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_DNC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_D_TZPC_DNC_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_DNC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_DNC_QCH),
	SFR_ACCESS(QCH_CON_IP_DSPC_QCH_ENABLE, 0, 1, QCH_CON_IP_DSPC_QCH),
	SFR_ACCESS(QCH_CON_IP_DSPC_QCH_CLOCK_REQ, 1, 1, QCH_CON_IP_DSPC_QCH),
	SFR_ACCESS(QCH_CON_IP_DSPC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_IP_DSPC_QCH),
	SFR_ACCESS(QCH_CON_IP_DSPC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_IP_DSPC_QCH),
	SFR_ACCESS(QCH_CON_IP_NPUC_QCH_ACLK_ENABLE, 0, 1, QCH_CON_IP_NPUC_QCH_ACLK),
	SFR_ACCESS(QCH_CON_IP_NPUC_QCH_ACLK_CLOCK_REQ, 1, 1, QCH_CON_IP_NPUC_QCH_ACLK),
	SFR_ACCESS(QCH_CON_IP_NPUC_QCH_ACLK_EXPIRE_VAL, 16, 10, QCH_CON_IP_NPUC_QCH_ACLK),
	SFR_ACCESS(QCH_CON_IP_NPUC_QCH_ACLK_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_IP_NPUC_QCH_ACLK),
	SFR_ACCESS(QCH_CON_IP_NPUC_QCH_PCLK_ENABLE, 0, 1, QCH_CON_IP_NPUC_QCH_PCLK),
	SFR_ACCESS(QCH_CON_IP_NPUC_QCH_PCLK_CLOCK_REQ, 1, 1, QCH_CON_IP_NPUC_QCH_PCLK),
	SFR_ACCESS(QCH_CON_IP_NPUC_QCH_PCLK_EXPIRE_VAL, 16, 10, QCH_CON_IP_NPUC_QCH_PCLK),
	SFR_ACCESS(QCH_CON_IP_NPUC_QCH_PCLK_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_IP_NPUC_QCH_PCLK),
	SFR_ACCESS(QCH_CON_LHM_AST_D_NPU0_UNIT0_DONE_QCH_ENABLE, 0, 1, QCH_CON_LHM_AST_D_NPU0_UNIT0_DONE_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D_NPU0_UNIT0_DONE_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AST_D_NPU0_UNIT0_DONE_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D_NPU0_UNIT0_DONE_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AST_D_NPU0_UNIT0_DONE_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D_NPU0_UNIT0_DONE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AST_D_NPU0_UNIT0_DONE_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D_NPU0_UNIT1_DONE_QCH_ENABLE, 0, 1, QCH_CON_LHM_AST_D_NPU0_UNIT1_DONE_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D_NPU0_UNIT1_DONE_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AST_D_NPU0_UNIT1_DONE_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D_NPU0_UNIT1_DONE_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AST_D_NPU0_UNIT1_DONE_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D_NPU0_UNIT1_DONE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AST_D_NPU0_UNIT1_DONE_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D_NPU1_UNIT0_DONE_QCH_ENABLE, 0, 1, QCH_CON_LHM_AST_D_NPU1_UNIT0_DONE_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D_NPU1_UNIT0_DONE_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AST_D_NPU1_UNIT0_DONE_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D_NPU1_UNIT0_DONE_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AST_D_NPU1_UNIT0_DONE_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D_NPU1_UNIT0_DONE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AST_D_NPU1_UNIT0_DONE_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D_NPU1_UNIT1_DONE_QCH_ENABLE, 0, 1, QCH_CON_LHM_AST_D_NPU1_UNIT1_DONE_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D_NPU1_UNIT1_DONE_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AST_D_NPU1_UNIT1_DONE_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D_NPU1_UNIT1_DONE_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AST_D_NPU1_UNIT1_DONE_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D_NPU1_UNIT1_DONE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AST_D_NPU1_UNIT1_DONE_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_DNCSRAM_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_D_DNCSRAM_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_DNCSRAM_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_D_DNCSRAM_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_DNCSRAM_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_D_DNCSRAM_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_DNCSRAM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_D_DNCSRAM_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_INT_D0_SDMA0_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_INT_D0_SDMA0_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_INT_D0_SDMA0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_INT_D0_SDMA0_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_INT_D0_SDMA0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_INT_D0_SDMA0_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_INT_D0_SDMA0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_INT_D0_SDMA0_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_INT_D0_SDMA1_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_INT_D0_SDMA1_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_INT_D0_SDMA1_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_INT_D0_SDMA1_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_INT_D0_SDMA1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_INT_D0_SDMA1_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_INT_D0_SDMA1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_INT_D0_SDMA1_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_INT_D0_SDMA2_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_INT_D0_SDMA2_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_INT_D0_SDMA2_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_INT_D0_SDMA2_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_INT_D0_SDMA2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_INT_D0_SDMA2_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_INT_D0_SDMA2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_INT_D0_SDMA2_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_INT_D1_SDMA0_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_INT_D1_SDMA0_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_INT_D1_SDMA0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_INT_D1_SDMA0_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_INT_D1_SDMA0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_INT_D1_SDMA0_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_INT_D1_SDMA0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_INT_D1_SDMA0_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_INT_D1_SDMA1_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_INT_D1_SDMA1_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_INT_D1_SDMA1_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_INT_D1_SDMA1_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_INT_D1_SDMA1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_INT_D1_SDMA1_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_INT_D1_SDMA1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_INT_D1_SDMA1_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_INT_D1_SDMA2_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_INT_D1_SDMA2_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_INT_D1_SDMA2_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_INT_D1_SDMA2_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_INT_D1_SDMA2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_INT_D1_SDMA2_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_INT_D1_SDMA2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_INT_D1_SDMA2_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_INT_DSPC0_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_INT_DSPC0_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_INT_DSPC0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_INT_DSPC0_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_INT_DSPC0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_INT_DSPC0_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_INT_DSPC0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_INT_DSPC0_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_INT_DSPC_NPUC0_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_INT_DSPC_NPUC0_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_INT_DSPC_NPUC0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_INT_DSPC_NPUC0_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_INT_DSPC_NPUC0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_INT_DSPC_NPUC0_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_INT_DSPC_NPUC0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_INT_DSPC_NPUC0_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_INT_DSPC_NPUC1_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_INT_DSPC_NPUC1_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_INT_DSPC_NPUC1_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_INT_DSPC_NPUC1_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_INT_DSPC_NPUC1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_INT_DSPC_NPUC1_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_INT_DSPC_NPUC1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_INT_DSPC_NPUC1_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_INT_D_SRAMDMA_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_INT_D_SRAMDMA_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_INT_D_SRAMDMA_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_INT_D_SRAMDMA_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_INT_D_SRAMDMA_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_INT_D_SRAMDMA_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_INT_D_SRAMDMA_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_INT_D_SRAMDMA_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_INT_NPUC_DSPC0_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_INT_NPUC_DSPC0_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_INT_NPUC_DSPC0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_INT_NPUC_DSPC0_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_INT_NPUC_DSPC0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_INT_NPUC_DSPC0_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_INT_NPUC_DSPC0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_INT_NPUC_DSPC0_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_INT_NPUC_DSPC1_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_INT_NPUC_DSPC1_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_INT_NPUC_DSPC1_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_INT_NPUC_DSPC1_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_INT_NPUC_DSPC1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_INT_NPUC_DSPC1_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_INT_NPUC_DSPC1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_INT_NPUC_DSPC1_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_DNC_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_P_DNC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_DNC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_P_DNC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_DNC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_P_DNC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_DNC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_P_DNC_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D0_DNC_QCH_ENABLE, 0, 1, QCH_CON_LHS_ACEL_D0_DNC_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D0_DNC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_ACEL_D0_DNC_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D0_DNC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_ACEL_D0_DNC_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D0_DNC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_ACEL_D0_DNC_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D1_DNC_QCH_ENABLE, 0, 1, QCH_CON_LHS_ACEL_D1_DNC_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D1_DNC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_ACEL_D1_DNC_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D1_DNC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_ACEL_D1_DNC_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D1_DNC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_ACEL_D1_DNC_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D2_DNC_QCH_ENABLE, 0, 1, QCH_CON_LHS_ACEL_D2_DNC_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D2_DNC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_ACEL_D2_DNC_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D2_DNC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_ACEL_D2_DNC_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D2_DNC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_ACEL_D2_DNC_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D3_DNC_QCH_ENABLE, 0, 1, QCH_CON_LHS_ACEL_D3_DNC_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D3_DNC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_ACEL_D3_DNC_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D3_DNC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_ACEL_D3_DNC_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D3_DNC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_ACEL_D3_DNC_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D4_DNC_QCH_ENABLE, 0, 1, QCH_CON_LHS_ACEL_D4_DNC_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D4_DNC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_ACEL_D4_DNC_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D4_DNC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_ACEL_D4_DNC_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D4_DNC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_ACEL_D4_DNC_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D5_DNC_QCH_ENABLE, 0, 1, QCH_CON_LHS_ACEL_D5_DNC_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D5_DNC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_ACEL_D5_DNC_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D5_DNC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_ACEL_D5_DNC_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D5_DNC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_ACEL_D5_DNC_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D6_DNC_QCH_ENABLE, 0, 1, QCH_CON_LHS_ACEL_D6_DNC_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D6_DNC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_ACEL_D6_DNC_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D6_DNC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_ACEL_D6_DNC_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D6_DNC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_ACEL_D6_DNC_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D7_DNC_QCH_ENABLE, 0, 1, QCH_CON_LHS_ACEL_D7_DNC_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D7_DNC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_ACEL_D7_DNC_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D7_DNC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_ACEL_D7_DNC_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D7_DNC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_ACEL_D7_DNC_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_DC_DNC_QCH_ENABLE, 0, 1, QCH_CON_LHS_ACEL_DC_DNC_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_DC_DNC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_ACEL_DC_DNC_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_DC_DNC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_ACEL_DC_DNC_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_DC_DNC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_ACEL_DC_DNC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D_NPU0_UNIT0_SETREG_QCH_ENABLE, 0, 1, QCH_CON_LHS_AST_D_NPU0_UNIT0_SETREG_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D_NPU0_UNIT0_SETREG_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AST_D_NPU0_UNIT0_SETREG_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D_NPU0_UNIT0_SETREG_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AST_D_NPU0_UNIT0_SETREG_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D_NPU0_UNIT0_SETREG_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AST_D_NPU0_UNIT0_SETREG_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D_NPU0_UNIT1_SETREG_QCH_ENABLE, 0, 1, QCH_CON_LHS_AST_D_NPU0_UNIT1_SETREG_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D_NPU0_UNIT1_SETREG_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AST_D_NPU0_UNIT1_SETREG_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D_NPU0_UNIT1_SETREG_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AST_D_NPU0_UNIT1_SETREG_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D_NPU0_UNIT1_SETREG_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AST_D_NPU0_UNIT1_SETREG_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D_NPU1_UNIT0_SETREG_QCH_ENABLE, 0, 1, QCH_CON_LHS_AST_D_NPU1_UNIT0_SETREG_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D_NPU1_UNIT0_SETREG_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AST_D_NPU1_UNIT0_SETREG_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D_NPU1_UNIT0_SETREG_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AST_D_NPU1_UNIT0_SETREG_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D_NPU1_UNIT0_SETREG_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AST_D_NPU1_UNIT0_SETREG_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D_NPU1_UNIT1_SETREG_QCH_ENABLE, 0, 1, QCH_CON_LHS_AST_D_NPU1_UNIT1_SETREG_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D_NPU1_UNIT1_SETREG_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AST_D_NPU1_UNIT1_SETREG_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D_NPU1_UNIT1_SETREG_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AST_D_NPU1_UNIT1_SETREG_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D_NPU1_UNIT1_SETREG_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AST_D_NPU1_UNIT1_SETREG_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_NPU00_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_D_NPU00_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_NPU00_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_D_NPU00_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_NPU00_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_D_NPU00_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_NPU00_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_D_NPU00_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_NPU01_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_D_NPU01_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_NPU01_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_D_NPU01_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_NPU01_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_D_NPU01_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_NPU01_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_D_NPU01_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_NPU10_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_D_NPU10_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_NPU10_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_D_NPU10_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_NPU10_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_D_NPU10_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_NPU10_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_D_NPU10_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_NPU11_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_D_NPU11_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_NPU11_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_D_NPU11_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_NPU11_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_D_NPU11_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_NPU11_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_D_NPU11_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_INT_D0_SDMA0_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_INT_D0_SDMA0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_INT_D0_SDMA0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_INT_D0_SDMA0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_INT_D0_SDMA0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_INT_D0_SDMA0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_INT_D0_SDMA0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_INT_D0_SDMA0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_INT_D0_SDMA1_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_INT_D0_SDMA1_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_INT_D0_SDMA1_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_INT_D0_SDMA1_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_INT_D0_SDMA1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_INT_D0_SDMA1_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_INT_D0_SDMA1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_INT_D0_SDMA1_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_INT_D0_SDMA2_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_INT_D0_SDMA2_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_INT_D0_SDMA2_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_INT_D0_SDMA2_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_INT_D0_SDMA2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_INT_D0_SDMA2_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_INT_D0_SDMA2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_INT_D0_SDMA2_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_INT_D1_SDMA0_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_INT_D1_SDMA0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_INT_D1_SDMA0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_INT_D1_SDMA0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_INT_D1_SDMA0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_INT_D1_SDMA0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_INT_D1_SDMA0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_INT_D1_SDMA0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_INT_D1_SDMA1_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_INT_D1_SDMA1_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_INT_D1_SDMA1_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_INT_D1_SDMA1_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_INT_D1_SDMA1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_INT_D1_SDMA1_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_INT_D1_SDMA1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_INT_D1_SDMA1_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_INT_D1_SDMA2_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_INT_D1_SDMA2_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_INT_D1_SDMA2_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_INT_D1_SDMA2_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_INT_D1_SDMA2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_INT_D1_SDMA2_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_INT_D1_SDMA2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_INT_D1_SDMA2_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_INT_DSPC0_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_INT_DSPC0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_INT_DSPC0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_INT_DSPC0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_INT_DSPC0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_INT_DSPC0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_INT_DSPC0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_INT_DSPC0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_INT_DSPC_NPUC0_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_INT_DSPC_NPUC0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_INT_DSPC_NPUC0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_INT_DSPC_NPUC0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_INT_DSPC_NPUC0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_INT_DSPC_NPUC0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_INT_DSPC_NPUC0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_INT_DSPC_NPUC0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_INT_DSPC_NPUC1_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_INT_DSPC_NPUC1_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_INT_DSPC_NPUC1_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_INT_DSPC_NPUC1_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_INT_DSPC_NPUC1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_INT_DSPC_NPUC1_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_INT_DSPC_NPUC1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_INT_DSPC_NPUC1_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_INT_D_SRAMDMA_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_INT_D_SRAMDMA_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_INT_D_SRAMDMA_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_INT_D_SRAMDMA_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_INT_D_SRAMDMA_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_INT_D_SRAMDMA_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_INT_D_SRAMDMA_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_INT_D_SRAMDMA_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_INT_NPUC_DSPC0_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_INT_NPUC_DSPC0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_INT_NPUC_DSPC0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_INT_NPUC_DSPC0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_INT_NPUC_DSPC0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_INT_NPUC_DSPC0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_INT_NPUC_DSPC0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_INT_NPUC_DSPC0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_INT_NPUC_DSPC1_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_INT_NPUC_DSPC1_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_INT_NPUC_DSPC1_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_INT_NPUC_DSPC1_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_INT_NPUC_DSPC1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_INT_NPUC_DSPC1_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_INT_NPUC_DSPC1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_INT_NPUC_DSPC1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D0_QCH_ENABLE, 0, 1, QCH_CON_PPMU_D0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D0_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_D0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_D0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_D0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D1_QCH_ENABLE, 0, 1, QCH_CON_PPMU_D1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D1_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_D1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_D1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_D1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D2_QCH_ENABLE, 0, 1, QCH_CON_PPMU_D2_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D2_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_D2_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_D2_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_D2_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D3_QCH_ENABLE, 0, 1, QCH_CON_PPMU_D3_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D3_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_D3_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D3_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_D3_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D3_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_D3_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D4_QCH_ENABLE, 0, 1, QCH_CON_PPMU_D4_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D4_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_D4_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D4_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_D4_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D4_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_D4_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D5_QCH_ENABLE, 0, 1, QCH_CON_PPMU_D5_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D5_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_D5_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D5_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_D5_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D5_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_D5_QCH),
	SFR_ACCESS(QCH_CON_PPMU_DC_QCH_ENABLE, 0, 1, QCH_CON_PPMU_DC_QCH),
	SFR_ACCESS(QCH_CON_PPMU_DC_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_DC_QCH),
	SFR_ACCESS(QCH_CON_PPMU_DC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_DC_QCH),
	SFR_ACCESS(QCH_CON_PPMU_DC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_DC_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_D0_DNCDMA_QCH_S0_ENABLE, 0, 1, QCH_CON_SYSMMU_D0_DNCDMA_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_D0_DNCDMA_QCH_S0_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_D0_DNCDMA_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_D0_DNCDMA_QCH_S0_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_D0_DNCDMA_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_D0_DNCDMA_QCH_S0_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_D0_DNCDMA_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_D0_DNCDMA_QCH_S1_ENABLE, 0, 1, QCH_CON_SYSMMU_D0_DNCDMA_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D0_DNCDMA_QCH_S1_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_D0_DNCDMA_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D0_DNCDMA_QCH_S1_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_D0_DNCDMA_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D0_DNCDMA_QCH_S1_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_D0_DNCDMA_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D0_DNCFLC_QCH_S0_ENABLE, 0, 1, QCH_CON_SYSMMU_D0_DNCFLC_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_D0_DNCFLC_QCH_S0_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_D0_DNCFLC_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_D0_DNCFLC_QCH_S0_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_D0_DNCFLC_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_D0_DNCFLC_QCH_S0_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_D0_DNCFLC_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_D0_DNCFLC_QCH_S1_ENABLE, 0, 1, QCH_CON_SYSMMU_D0_DNCFLC_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D0_DNCFLC_QCH_S1_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_D0_DNCFLC_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D0_DNCFLC_QCH_S1_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_D0_DNCFLC_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D0_DNCFLC_QCH_S1_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_D0_DNCFLC_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D1_DNCDMA_QCH_S0_ENABLE, 0, 1, QCH_CON_SYSMMU_D1_DNCDMA_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_D1_DNCDMA_QCH_S0_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_D1_DNCDMA_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_D1_DNCDMA_QCH_S0_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_D1_DNCDMA_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_D1_DNCDMA_QCH_S0_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_D1_DNCDMA_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_D1_DNCDMA_QCH_S1_ENABLE, 0, 1, QCH_CON_SYSMMU_D1_DNCDMA_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D1_DNCDMA_QCH_S1_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_D1_DNCDMA_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D1_DNCDMA_QCH_S1_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_D1_DNCDMA_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D1_DNCDMA_QCH_S1_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_D1_DNCDMA_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D1_DNCFLC_QCH_S0_ENABLE, 0, 1, QCH_CON_SYSMMU_D1_DNCFLC_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_D1_DNCFLC_QCH_S0_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_D1_DNCFLC_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_D1_DNCFLC_QCH_S0_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_D1_DNCFLC_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_D1_DNCFLC_QCH_S0_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_D1_DNCFLC_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_D1_DNCFLC_QCH_S1_ENABLE, 0, 1, QCH_CON_SYSMMU_D1_DNCFLC_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D1_DNCFLC_QCH_S1_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_D1_DNCFLC_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D1_DNCFLC_QCH_S1_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_D1_DNCFLC_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D1_DNCFLC_QCH_S1_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_D1_DNCFLC_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D2_DNCDMA_QCH_S0_ENABLE, 0, 1, QCH_CON_SYSMMU_D2_DNCDMA_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_D2_DNCDMA_QCH_S0_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_D2_DNCDMA_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_D2_DNCDMA_QCH_S0_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_D2_DNCDMA_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_D2_DNCDMA_QCH_S0_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_D2_DNCDMA_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_D2_DNCDMA_QCH_S1_ENABLE, 0, 1, QCH_CON_SYSMMU_D2_DNCDMA_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D2_DNCDMA_QCH_S1_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_D2_DNCDMA_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D2_DNCDMA_QCH_S1_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_D2_DNCDMA_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D2_DNCDMA_QCH_S1_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_D2_DNCDMA_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D2_DNCFLC_QCH_S0_ENABLE, 0, 1, QCH_CON_SYSMMU_D2_DNCFLC_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_D2_DNCFLC_QCH_S0_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_D2_DNCFLC_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_D2_DNCFLC_QCH_S0_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_D2_DNCFLC_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_D2_DNCFLC_QCH_S0_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_D2_DNCFLC_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_D2_DNCFLC_QCH_S1_ENABLE, 0, 1, QCH_CON_SYSMMU_D2_DNCFLC_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D2_DNCFLC_QCH_S1_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_D2_DNCFLC_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D2_DNCFLC_QCH_S1_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_D2_DNCFLC_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D2_DNCFLC_QCH_S1_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_D2_DNCFLC_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_DC_DNC_QCH_S0_ENABLE, 0, 1, QCH_CON_SYSMMU_DC_DNC_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_DC_DNC_QCH_S0_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_DC_DNC_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_DC_DNC_QCH_S0_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_DC_DNC_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_DC_DNC_QCH_S0_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_DC_DNC_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_DC_DNC_QCH_S1_ENABLE, 0, 1, QCH_CON_SYSMMU_DC_DNC_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_DC_DNC_QCH_S1_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_DC_DNC_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_DC_DNC_QCH_S1_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_DC_DNC_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_DC_DNC_QCH_S1_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_DC_DNC_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSREG_DNC_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_DNC_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_DNC_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_DNC_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_DNC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_DNC_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_DNC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_DNC_QCH),
	SFR_ACCESS(QCH_CON_TREX_D_DNC_QCH_ENABLE, 0, 1, QCH_CON_TREX_D_DNC_QCH),
	SFR_ACCESS(QCH_CON_TREX_D_DNC_QCH_CLOCK_REQ, 1, 1, QCH_CON_TREX_D_DNC_QCH),
	SFR_ACCESS(QCH_CON_TREX_D_DNC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_TREX_D_DNC_QCH),
	SFR_ACCESS(QCH_CON_TREX_D_DNC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_TREX_D_DNC_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_DNC_QCH_ENABLE, 0, 1, QCH_CON_VGEN_LITE_DNC_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_DNC_QCH_CLOCK_REQ, 1, 1, QCH_CON_VGEN_LITE_DNC_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_DNC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_VGEN_LITE_DNC_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_DNC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_VGEN_LITE_DNC_QCH),
	SFR_ACCESS(QCH_CON_DPTX_CMU_DPTX_QCH_ENABLE, 0, 1, QCH_CON_DPTX_CMU_DPTX_QCH),
	SFR_ACCESS(QCH_CON_DPTX_CMU_DPTX_QCH_CLOCK_REQ, 1, 1, QCH_CON_DPTX_CMU_DPTX_QCH),
	SFR_ACCESS(QCH_CON_DPTX_CMU_DPTX_QCH_EXPIRE_VAL, 16, 10, QCH_CON_DPTX_CMU_DPTX_QCH),
	SFR_ACCESS(QCH_CON_DPTX_CMU_DPTX_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_DPTX_CMU_DPTX_QCH),
	SFR_ACCESS(QCH_CON_DPTX_TOP0_QCH_PCLK_ENABLE, 0, 1, QCH_CON_DPTX_TOP0_QCH_PCLK),
	SFR_ACCESS(QCH_CON_DPTX_TOP0_QCH_PCLK_CLOCK_REQ, 1, 1, QCH_CON_DPTX_TOP0_QCH_PCLK),
	SFR_ACCESS(QCH_CON_DPTX_TOP0_QCH_PCLK_EXPIRE_VAL, 16, 10, QCH_CON_DPTX_TOP0_QCH_PCLK),
	SFR_ACCESS(QCH_CON_DPTX_TOP0_QCH_PCLK_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_DPTX_TOP0_QCH_PCLK),
	SFR_ACCESS(QCH_CON_DPTX_TOP0_QCH_GTC_CLK_ENABLE, 0, 1, QCH_CON_DPTX_TOP0_QCH_GTC_CLK),
	SFR_ACCESS(QCH_CON_DPTX_TOP0_QCH_GTC_CLK_CLOCK_REQ, 1, 1, QCH_CON_DPTX_TOP0_QCH_GTC_CLK),
	SFR_ACCESS(QCH_CON_DPTX_TOP0_QCH_GTC_CLK_EXPIRE_VAL, 16, 10, QCH_CON_DPTX_TOP0_QCH_GTC_CLK),
	SFR_ACCESS(QCH_CON_DPTX_TOP0_QCH_GTC_CLK_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_DPTX_TOP0_QCH_GTC_CLK),
	SFR_ACCESS(QCH_CON_DPTX_TOP0_QCH_PHY_ENABLE, 0, 1, QCH_CON_DPTX_TOP0_QCH_PHY),
	SFR_ACCESS(QCH_CON_DPTX_TOP0_QCH_PHY_CLOCK_REQ, 1, 1, QCH_CON_DPTX_TOP0_QCH_PHY),
	SFR_ACCESS(QCH_CON_DPTX_TOP0_QCH_PHY_EXPIRE_VAL, 16, 10, QCH_CON_DPTX_TOP0_QCH_PHY),
	SFR_ACCESS(QCH_CON_DPTX_TOP0_QCH_PHY_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_DPTX_TOP0_QCH_PHY),
	SFR_ACCESS(QCH_CON_DPTX_TOP1_QCH_PCLK_ENABLE, 0, 1, QCH_CON_DPTX_TOP1_QCH_PCLK),
	SFR_ACCESS(QCH_CON_DPTX_TOP1_QCH_PCLK_CLOCK_REQ, 1, 1, QCH_CON_DPTX_TOP1_QCH_PCLK),
	SFR_ACCESS(QCH_CON_DPTX_TOP1_QCH_PCLK_EXPIRE_VAL, 16, 10, QCH_CON_DPTX_TOP1_QCH_PCLK),
	SFR_ACCESS(QCH_CON_DPTX_TOP1_QCH_PCLK_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_DPTX_TOP1_QCH_PCLK),
	SFR_ACCESS(QCH_CON_DPTX_TOP1_QCH_GTC_CLK_ENABLE, 0, 1, QCH_CON_DPTX_TOP1_QCH_GTC_CLK),
	SFR_ACCESS(QCH_CON_DPTX_TOP1_QCH_GTC_CLK_CLOCK_REQ, 1, 1, QCH_CON_DPTX_TOP1_QCH_GTC_CLK),
	SFR_ACCESS(QCH_CON_DPTX_TOP1_QCH_GTC_CLK_EXPIRE_VAL, 16, 10, QCH_CON_DPTX_TOP1_QCH_GTC_CLK),
	SFR_ACCESS(QCH_CON_DPTX_TOP1_QCH_GTC_CLK_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_DPTX_TOP1_QCH_GTC_CLK),
	SFR_ACCESS(QCH_CON_DPTX_TOP1_QCH_PHY_ENABLE, 0, 1, QCH_CON_DPTX_TOP1_QCH_PHY),
	SFR_ACCESS(QCH_CON_DPTX_TOP1_QCH_PHY_CLOCK_REQ, 1, 1, QCH_CON_DPTX_TOP1_QCH_PHY),
	SFR_ACCESS(QCH_CON_DPTX_TOP1_QCH_PHY_EXPIRE_VAL, 16, 10, QCH_CON_DPTX_TOP1_QCH_PHY),
	SFR_ACCESS(QCH_CON_DPTX_TOP1_QCH_PHY_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_DPTX_TOP1_QCH_PHY),
	SFR_ACCESS(QCH_CON_D_TZPC_DPTX_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_DPTX_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_DPTX_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_DPTX_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_DPTX_QCH_EXPIRE_VAL, 16, 10, QCH_CON_D_TZPC_DPTX_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_DPTX_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_DPTX_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_DPTX_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_P_DPTX_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_DPTX_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_P_DPTX_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_DPTX_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_P_DPTX_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_DPTX_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_P_DPTX_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_DPTX_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_DPTX_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_DPTX_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_DPTX_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_DPTX_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_DPTX_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_DPTX_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_DPTX_QCH),
	SFR_ACCESS(QCH_CON_BTM_D0_DPUM_QCH_ENABLE, 0, 1, QCH_CON_BTM_D0_DPUM_QCH),
	SFR_ACCESS(QCH_CON_BTM_D0_DPUM_QCH_CLOCK_REQ, 1, 1, QCH_CON_BTM_D0_DPUM_QCH),
	SFR_ACCESS(QCH_CON_BTM_D0_DPUM_QCH_EXPIRE_VAL, 16, 10, QCH_CON_BTM_D0_DPUM_QCH),
	SFR_ACCESS(QCH_CON_BTM_D0_DPUM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_BTM_D0_DPUM_QCH),
	SFR_ACCESS(QCH_CON_BTM_D1_DPUM_QCH_ENABLE, 0, 1, QCH_CON_BTM_D1_DPUM_QCH),
	SFR_ACCESS(QCH_CON_BTM_D1_DPUM_QCH_CLOCK_REQ, 1, 1, QCH_CON_BTM_D1_DPUM_QCH),
	SFR_ACCESS(QCH_CON_BTM_D1_DPUM_QCH_EXPIRE_VAL, 16, 10, QCH_CON_BTM_D1_DPUM_QCH),
	SFR_ACCESS(QCH_CON_BTM_D1_DPUM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_BTM_D1_DPUM_QCH),
	SFR_ACCESS(QCH_CON_BTM_D2_DPUM_QCH_ENABLE, 0, 1, QCH_CON_BTM_D2_DPUM_QCH),
	SFR_ACCESS(QCH_CON_BTM_D2_DPUM_QCH_CLOCK_REQ, 1, 1, QCH_CON_BTM_D2_DPUM_QCH),
	SFR_ACCESS(QCH_CON_BTM_D2_DPUM_QCH_EXPIRE_VAL, 16, 10, QCH_CON_BTM_D2_DPUM_QCH),
	SFR_ACCESS(QCH_CON_BTM_D2_DPUM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_BTM_D2_DPUM_QCH),
	SFR_ACCESS(QCH_CON_BTM_D3_DPUM_QCH_ENABLE, 0, 1, QCH_CON_BTM_D3_DPUM_QCH),
	SFR_ACCESS(QCH_CON_BTM_D3_DPUM_QCH_CLOCK_REQ, 1, 1, QCH_CON_BTM_D3_DPUM_QCH),
	SFR_ACCESS(QCH_CON_BTM_D3_DPUM_QCH_EXPIRE_VAL, 16, 10, QCH_CON_BTM_D3_DPUM_QCH),
	SFR_ACCESS(QCH_CON_BTM_D3_DPUM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_BTM_D3_DPUM_QCH),
	SFR_ACCESS(QCH_CON_DPUM_QCH_DECON_ENABLE, 0, 1, QCH_CON_DPUM_QCH_DECON),
	SFR_ACCESS(QCH_CON_DPUM_QCH_DECON_CLOCK_REQ, 1, 1, QCH_CON_DPUM_QCH_DECON),
	SFR_ACCESS(QCH_CON_DPUM_QCH_DECON_EXPIRE_VAL, 16, 10, QCH_CON_DPUM_QCH_DECON),
	SFR_ACCESS(QCH_CON_DPUM_QCH_DECON_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_DPUM_QCH_DECON),
	SFR_ACCESS(QCH_CON_DPUM_QCH_DMA_ENABLE, 0, 1, QCH_CON_DPUM_QCH_DMA),
	SFR_ACCESS(QCH_CON_DPUM_QCH_DMA_CLOCK_REQ, 1, 1, QCH_CON_DPUM_QCH_DMA),
	SFR_ACCESS(QCH_CON_DPUM_QCH_DMA_EXPIRE_VAL, 16, 10, QCH_CON_DPUM_QCH_DMA),
	SFR_ACCESS(QCH_CON_DPUM_QCH_DMA_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_DPUM_QCH_DMA),
	SFR_ACCESS(QCH_CON_DPUM_QCH_DPP_ENABLE, 0, 1, QCH_CON_DPUM_QCH_DPP),
	SFR_ACCESS(QCH_CON_DPUM_QCH_DPP_CLOCK_REQ, 1, 1, QCH_CON_DPUM_QCH_DPP),
	SFR_ACCESS(QCH_CON_DPUM_QCH_DPP_EXPIRE_VAL, 16, 10, QCH_CON_DPUM_QCH_DPP),
	SFR_ACCESS(QCH_CON_DPUM_QCH_DPP_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_DPUM_QCH_DPP),
	SFR_ACCESS(QCH_CON_DPUM_CMU_DPUM_QCH_ENABLE, 0, 1, QCH_CON_DPUM_CMU_DPUM_QCH),
	SFR_ACCESS(QCH_CON_DPUM_CMU_DPUM_QCH_CLOCK_REQ, 1, 1, QCH_CON_DPUM_CMU_DPUM_QCH),
	SFR_ACCESS(QCH_CON_DPUM_CMU_DPUM_QCH_EXPIRE_VAL, 16, 10, QCH_CON_DPUM_CMU_DPUM_QCH),
	SFR_ACCESS(QCH_CON_DPUM_CMU_DPUM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_DPUM_CMU_DPUM_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_DPUM_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_DPUM_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_DPUM_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_DPUM_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_DPUM_QCH_EXPIRE_VAL, 16, 10, QCH_CON_D_TZPC_DPUM_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_DPUM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_DPUM_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_DPUM_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_P_DPUM_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_DPUM_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_P_DPUM_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_DPUM_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_P_DPUM_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_DPUM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_P_DPUM_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D0_DPUM_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_D0_DPUM_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D0_DPUM_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_D0_DPUM_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D0_DPUM_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_D0_DPUM_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D0_DPUM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_D0_DPUM_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D1_DPUM_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_D1_DPUM_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D1_DPUM_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_D1_DPUM_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D1_DPUM_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_D1_DPUM_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D1_DPUM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_D1_DPUM_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D2_DPUM_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_D2_DPUM_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D2_DPUM_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_D2_DPUM_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D2_DPUM_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_D2_DPUM_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D2_DPUM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_D2_DPUM_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D3_DPUM_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_D3_DPUM_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D3_DPUM_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_D3_DPUM_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D3_DPUM_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_D3_DPUM_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D3_DPUM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_D3_DPUM_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D0_DPUM_QCH_ENABLE, 0, 1, QCH_CON_PPMU_D0_DPUM_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D0_DPUM_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_D0_DPUM_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D0_DPUM_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_D0_DPUM_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D0_DPUM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_D0_DPUM_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D1_DPUM_QCH_ENABLE, 0, 1, QCH_CON_PPMU_D1_DPUM_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D1_DPUM_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_D1_DPUM_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D1_DPUM_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_D1_DPUM_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D1_DPUM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_D1_DPUM_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D2_DPUM_QCH_ENABLE, 0, 1, QCH_CON_PPMU_D2_DPUM_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D2_DPUM_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_D2_DPUM_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D2_DPUM_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_D2_DPUM_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D2_DPUM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_D2_DPUM_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D3_DPUM_QCH_ENABLE, 0, 1, QCH_CON_PPMU_D3_DPUM_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D3_DPUM_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_D3_DPUM_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D3_DPUM_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_D3_DPUM_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D3_DPUM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_D3_DPUM_QCH),
	SFR_ACCESS(QCH_CON_SFMPU_DPUM_QCH_ENABLE, 0, 1, QCH_CON_SFMPU_DPUM_QCH),
	SFR_ACCESS(QCH_CON_SFMPU_DPUM_QCH_CLOCK_REQ, 1, 1, QCH_CON_SFMPU_DPUM_QCH),
	SFR_ACCESS(QCH_CON_SFMPU_DPUM_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SFMPU_DPUM_QCH),
	SFR_ACCESS(QCH_CON_SFMPU_DPUM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SFMPU_DPUM_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_D0_DPUM_QCH_S0_ENABLE, 0, 1, QCH_CON_SYSMMU_D0_DPUM_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_D0_DPUM_QCH_S0_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_D0_DPUM_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_D0_DPUM_QCH_S0_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_D0_DPUM_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_D0_DPUM_QCH_S0_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_D0_DPUM_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_D0_DPUM_QCH_S1_ENABLE, 0, 1, QCH_CON_SYSMMU_D0_DPUM_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D0_DPUM_QCH_S1_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_D0_DPUM_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D0_DPUM_QCH_S1_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_D0_DPUM_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D0_DPUM_QCH_S1_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_D0_DPUM_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D1_DPUM_QCH_S0_ENABLE, 0, 1, QCH_CON_SYSMMU_D1_DPUM_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_D1_DPUM_QCH_S0_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_D1_DPUM_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_D1_DPUM_QCH_S0_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_D1_DPUM_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_D1_DPUM_QCH_S0_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_D1_DPUM_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_D1_DPUM_QCH_S1_ENABLE, 0, 1, QCH_CON_SYSMMU_D1_DPUM_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D1_DPUM_QCH_S1_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_D1_DPUM_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D1_DPUM_QCH_S1_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_D1_DPUM_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D1_DPUM_QCH_S1_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_D1_DPUM_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D2_DPUM_QCH_S0_ENABLE, 0, 1, QCH_CON_SYSMMU_D2_DPUM_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_D2_DPUM_QCH_S0_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_D2_DPUM_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_D2_DPUM_QCH_S0_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_D2_DPUM_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_D2_DPUM_QCH_S0_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_D2_DPUM_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_D2_DPUM_QCH_S1_ENABLE, 0, 1, QCH_CON_SYSMMU_D2_DPUM_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D2_DPUM_QCH_S1_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_D2_DPUM_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D2_DPUM_QCH_S1_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_D2_DPUM_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D2_DPUM_QCH_S1_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_D2_DPUM_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D3_DPUM_QCH_S0_ENABLE, 0, 1, QCH_CON_SYSMMU_D3_DPUM_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_D3_DPUM_QCH_S0_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_D3_DPUM_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_D3_DPUM_QCH_S0_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_D3_DPUM_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_D3_DPUM_QCH_S0_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_D3_DPUM_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_D3_DPUM_QCH_S1_ENABLE, 0, 1, QCH_CON_SYSMMU_D3_DPUM_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D3_DPUM_QCH_S1_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_D3_DPUM_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D3_DPUM_QCH_S1_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_D3_DPUM_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D3_DPUM_QCH_S1_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_D3_DPUM_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSREG_DPUM_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_DPUM_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_DPUM_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_DPUM_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_DPUM_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_DPUM_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_DPUM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_DPUM_QCH),
	SFR_ACCESS(QCH_CON_BTM_D0_DPUS_QCH_ENABLE, 0, 1, QCH_CON_BTM_D0_DPUS_QCH),
	SFR_ACCESS(QCH_CON_BTM_D0_DPUS_QCH_CLOCK_REQ, 1, 1, QCH_CON_BTM_D0_DPUS_QCH),
	SFR_ACCESS(QCH_CON_BTM_D0_DPUS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_BTM_D0_DPUS_QCH),
	SFR_ACCESS(QCH_CON_BTM_D0_DPUS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_BTM_D0_DPUS_QCH),
	SFR_ACCESS(QCH_CON_BTM_D1_DPUS_QCH_ENABLE, 0, 1, QCH_CON_BTM_D1_DPUS_QCH),
	SFR_ACCESS(QCH_CON_BTM_D1_DPUS_QCH_CLOCK_REQ, 1, 1, QCH_CON_BTM_D1_DPUS_QCH),
	SFR_ACCESS(QCH_CON_BTM_D1_DPUS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_BTM_D1_DPUS_QCH),
	SFR_ACCESS(QCH_CON_BTM_D1_DPUS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_BTM_D1_DPUS_QCH),
	SFR_ACCESS(QCH_CON_BTM_D2_DPUS_QCH_ENABLE, 0, 1, QCH_CON_BTM_D2_DPUS_QCH),
	SFR_ACCESS(QCH_CON_BTM_D2_DPUS_QCH_CLOCK_REQ, 1, 1, QCH_CON_BTM_D2_DPUS_QCH),
	SFR_ACCESS(QCH_CON_BTM_D2_DPUS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_BTM_D2_DPUS_QCH),
	SFR_ACCESS(QCH_CON_BTM_D2_DPUS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_BTM_D2_DPUS_QCH),
	SFR_ACCESS(QCH_CON_BTM_D3_DPUS_QCH_ENABLE, 0, 1, QCH_CON_BTM_D3_DPUS_QCH),
	SFR_ACCESS(QCH_CON_BTM_D3_DPUS_QCH_CLOCK_REQ, 1, 1, QCH_CON_BTM_D3_DPUS_QCH),
	SFR_ACCESS(QCH_CON_BTM_D3_DPUS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_BTM_D3_DPUS_QCH),
	SFR_ACCESS(QCH_CON_BTM_D3_DPUS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_BTM_D3_DPUS_QCH),
	SFR_ACCESS(QCH_CON_DPUS_QCH_DECON_ENABLE, 0, 1, QCH_CON_DPUS_QCH_DECON),
	SFR_ACCESS(QCH_CON_DPUS_QCH_DECON_CLOCK_REQ, 1, 1, QCH_CON_DPUS_QCH_DECON),
	SFR_ACCESS(QCH_CON_DPUS_QCH_DECON_EXPIRE_VAL, 16, 10, QCH_CON_DPUS_QCH_DECON),
	SFR_ACCESS(QCH_CON_DPUS_QCH_DECON_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_DPUS_QCH_DECON),
	SFR_ACCESS(QCH_CON_DPUS_QCH_DMA_ENABLE, 0, 1, QCH_CON_DPUS_QCH_DMA),
	SFR_ACCESS(QCH_CON_DPUS_QCH_DMA_CLOCK_REQ, 1, 1, QCH_CON_DPUS_QCH_DMA),
	SFR_ACCESS(QCH_CON_DPUS_QCH_DMA_EXPIRE_VAL, 16, 10, QCH_CON_DPUS_QCH_DMA),
	SFR_ACCESS(QCH_CON_DPUS_QCH_DMA_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_DPUS_QCH_DMA),
	SFR_ACCESS(QCH_CON_DPUS_QCH_DPP_ENABLE, 0, 1, QCH_CON_DPUS_QCH_DPP),
	SFR_ACCESS(QCH_CON_DPUS_QCH_DPP_CLOCK_REQ, 1, 1, QCH_CON_DPUS_QCH_DPP),
	SFR_ACCESS(QCH_CON_DPUS_QCH_DPP_EXPIRE_VAL, 16, 10, QCH_CON_DPUS_QCH_DPP),
	SFR_ACCESS(QCH_CON_DPUS_QCH_DPP_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_DPUS_QCH_DPP),
	SFR_ACCESS(QCH_CON_DPUS_CMU_DPUS_QCH_ENABLE, 0, 1, QCH_CON_DPUS_CMU_DPUS_QCH),
	SFR_ACCESS(QCH_CON_DPUS_CMU_DPUS_QCH_CLOCK_REQ, 1, 1, QCH_CON_DPUS_CMU_DPUS_QCH),
	SFR_ACCESS(QCH_CON_DPUS_CMU_DPUS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_DPUS_CMU_DPUS_QCH),
	SFR_ACCESS(QCH_CON_DPUS_CMU_DPUS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_DPUS_CMU_DPUS_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_DPUS_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_DPUS_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_DPUS_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_DPUS_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_DPUS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_D_TZPC_DPUS_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_DPUS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_DPUS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_DPUS_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_P_DPUS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_DPUS_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_P_DPUS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_DPUS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_P_DPUS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_DPUS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_P_DPUS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D0_DPUS_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_D0_DPUS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D0_DPUS_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_D0_DPUS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D0_DPUS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_D0_DPUS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D0_DPUS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_D0_DPUS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D1_DPUS_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_D1_DPUS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D1_DPUS_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_D1_DPUS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D1_DPUS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_D1_DPUS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D1_DPUS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_D1_DPUS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D2_DPUS_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_D2_DPUS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D2_DPUS_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_D2_DPUS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D2_DPUS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_D2_DPUS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D2_DPUS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_D2_DPUS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D3_DPUS_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_D3_DPUS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D3_DPUS_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_D3_DPUS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D3_DPUS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_D3_DPUS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D3_DPUS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_D3_DPUS_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D0_DPUS_QCH_ENABLE, 0, 1, QCH_CON_PPMU_D0_DPUS_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D0_DPUS_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_D0_DPUS_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D0_DPUS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_D0_DPUS_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D0_DPUS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_D0_DPUS_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D1_DPUS_QCH_ENABLE, 0, 1, QCH_CON_PPMU_D1_DPUS_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D1_DPUS_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_D1_DPUS_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D1_DPUS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_D1_DPUS_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D1_DPUS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_D1_DPUS_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D2_DPUS_QCH_ENABLE, 0, 1, QCH_CON_PPMU_D2_DPUS_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D2_DPUS_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_D2_DPUS_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D2_DPUS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_D2_DPUS_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D2_DPUS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_D2_DPUS_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D3_DPUS_QCH_ENABLE, 0, 1, QCH_CON_PPMU_D3_DPUS_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D3_DPUS_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_D3_DPUS_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D3_DPUS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_D3_DPUS_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D3_DPUS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_D3_DPUS_QCH),
	SFR_ACCESS(QCH_CON_SFMPU_DPUS_QCH_ENABLE, 0, 1, QCH_CON_SFMPU_DPUS_QCH),
	SFR_ACCESS(QCH_CON_SFMPU_DPUS_QCH_CLOCK_REQ, 1, 1, QCH_CON_SFMPU_DPUS_QCH),
	SFR_ACCESS(QCH_CON_SFMPU_DPUS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SFMPU_DPUS_QCH),
	SFR_ACCESS(QCH_CON_SFMPU_DPUS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SFMPU_DPUS_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_D0_DPUS_QCH_S0_ENABLE, 0, 1, QCH_CON_SYSMMU_D0_DPUS_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_D0_DPUS_QCH_S0_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_D0_DPUS_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_D0_DPUS_QCH_S0_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_D0_DPUS_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_D0_DPUS_QCH_S0_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_D0_DPUS_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_D0_DPUS_QCH_S1_ENABLE, 0, 1, QCH_CON_SYSMMU_D0_DPUS_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D0_DPUS_QCH_S1_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_D0_DPUS_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D0_DPUS_QCH_S1_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_D0_DPUS_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D0_DPUS_QCH_S1_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_D0_DPUS_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D1_DPUS_QCH_S0_ENABLE, 0, 1, QCH_CON_SYSMMU_D1_DPUS_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_D1_DPUS_QCH_S0_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_D1_DPUS_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_D1_DPUS_QCH_S0_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_D1_DPUS_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_D1_DPUS_QCH_S0_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_D1_DPUS_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_D1_DPUS_QCH_S1_ENABLE, 0, 1, QCH_CON_SYSMMU_D1_DPUS_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D1_DPUS_QCH_S1_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_D1_DPUS_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D1_DPUS_QCH_S1_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_D1_DPUS_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D1_DPUS_QCH_S1_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_D1_DPUS_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D2_DPUS_QCH_S0_ENABLE, 0, 1, QCH_CON_SYSMMU_D2_DPUS_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_D2_DPUS_QCH_S0_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_D2_DPUS_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_D2_DPUS_QCH_S0_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_D2_DPUS_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_D2_DPUS_QCH_S0_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_D2_DPUS_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_D2_DPUS_QCH_S1_ENABLE, 0, 1, QCH_CON_SYSMMU_D2_DPUS_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D2_DPUS_QCH_S1_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_D2_DPUS_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D2_DPUS_QCH_S1_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_D2_DPUS_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D2_DPUS_QCH_S1_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_D2_DPUS_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D3_DPUS_QCH_S0_ENABLE, 0, 1, QCH_CON_SYSMMU_D3_DPUS_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_D3_DPUS_QCH_S0_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_D3_DPUS_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_D3_DPUS_QCH_S0_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_D3_DPUS_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_D3_DPUS_QCH_S0_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_D3_DPUS_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_D3_DPUS_QCH_S1_ENABLE, 0, 1, QCH_CON_SYSMMU_D3_DPUS_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D3_DPUS_QCH_S1_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_D3_DPUS_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D3_DPUS_QCH_S1_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_D3_DPUS_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D3_DPUS_QCH_S1_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_D3_DPUS_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSREG_DPUS_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_DPUS_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_DPUS_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_DPUS_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_DPUS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_DPUS_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_DPUS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_DPUS_QCH),
	SFR_ACCESS(QCH_CON_BTM_D0_DPUS1_QCH_ENABLE, 0, 1, QCH_CON_BTM_D0_DPUS1_QCH),
	SFR_ACCESS(QCH_CON_BTM_D0_DPUS1_QCH_CLOCK_REQ, 1, 1, QCH_CON_BTM_D0_DPUS1_QCH),
	SFR_ACCESS(QCH_CON_BTM_D0_DPUS1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_BTM_D0_DPUS1_QCH),
	SFR_ACCESS(QCH_CON_BTM_D0_DPUS1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_BTM_D0_DPUS1_QCH),
	SFR_ACCESS(QCH_CON_BTM_D1_DPUS1_QCH_ENABLE, 0, 1, QCH_CON_BTM_D1_DPUS1_QCH),
	SFR_ACCESS(QCH_CON_BTM_D1_DPUS1_QCH_CLOCK_REQ, 1, 1, QCH_CON_BTM_D1_DPUS1_QCH),
	SFR_ACCESS(QCH_CON_BTM_D1_DPUS1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_BTM_D1_DPUS1_QCH),
	SFR_ACCESS(QCH_CON_BTM_D1_DPUS1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_BTM_D1_DPUS1_QCH),
	SFR_ACCESS(QCH_CON_BTM_D2_DPUS1_QCH_ENABLE, 0, 1, QCH_CON_BTM_D2_DPUS1_QCH),
	SFR_ACCESS(QCH_CON_BTM_D2_DPUS1_QCH_CLOCK_REQ, 1, 1, QCH_CON_BTM_D2_DPUS1_QCH),
	SFR_ACCESS(QCH_CON_BTM_D2_DPUS1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_BTM_D2_DPUS1_QCH),
	SFR_ACCESS(QCH_CON_BTM_D2_DPUS1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_BTM_D2_DPUS1_QCH),
	SFR_ACCESS(QCH_CON_BTM_D3_DPUS1_QCH_ENABLE, 0, 1, QCH_CON_BTM_D3_DPUS1_QCH),
	SFR_ACCESS(QCH_CON_BTM_D3_DPUS1_QCH_CLOCK_REQ, 1, 1, QCH_CON_BTM_D3_DPUS1_QCH),
	SFR_ACCESS(QCH_CON_BTM_D3_DPUS1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_BTM_D3_DPUS1_QCH),
	SFR_ACCESS(QCH_CON_BTM_D3_DPUS1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_BTM_D3_DPUS1_QCH),
	SFR_ACCESS(QCH_CON_DPUS1_QCH_DECON_ENABLE, 0, 1, QCH_CON_DPUS1_QCH_DECON),
	SFR_ACCESS(QCH_CON_DPUS1_QCH_DECON_CLOCK_REQ, 1, 1, QCH_CON_DPUS1_QCH_DECON),
	SFR_ACCESS(QCH_CON_DPUS1_QCH_DECON_EXPIRE_VAL, 16, 10, QCH_CON_DPUS1_QCH_DECON),
	SFR_ACCESS(QCH_CON_DPUS1_QCH_DECON_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_DPUS1_QCH_DECON),
	SFR_ACCESS(QCH_CON_DPUS1_QCH_DMA_ENABLE, 0, 1, QCH_CON_DPUS1_QCH_DMA),
	SFR_ACCESS(QCH_CON_DPUS1_QCH_DMA_CLOCK_REQ, 1, 1, QCH_CON_DPUS1_QCH_DMA),
	SFR_ACCESS(QCH_CON_DPUS1_QCH_DMA_EXPIRE_VAL, 16, 10, QCH_CON_DPUS1_QCH_DMA),
	SFR_ACCESS(QCH_CON_DPUS1_QCH_DMA_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_DPUS1_QCH_DMA),
	SFR_ACCESS(QCH_CON_DPUS1_QCH_DPP_ENABLE, 0, 1, QCH_CON_DPUS1_QCH_DPP),
	SFR_ACCESS(QCH_CON_DPUS1_QCH_DPP_CLOCK_REQ, 1, 1, QCH_CON_DPUS1_QCH_DPP),
	SFR_ACCESS(QCH_CON_DPUS1_QCH_DPP_EXPIRE_VAL, 16, 10, QCH_CON_DPUS1_QCH_DPP),
	SFR_ACCESS(QCH_CON_DPUS1_QCH_DPP_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_DPUS1_QCH_DPP),
	SFR_ACCESS(QCH_CON_DPUS1_CMU_DPUS1_QCH_ENABLE, 0, 1, QCH_CON_DPUS1_CMU_DPUS1_QCH),
	SFR_ACCESS(QCH_CON_DPUS1_CMU_DPUS1_QCH_CLOCK_REQ, 1, 1, QCH_CON_DPUS1_CMU_DPUS1_QCH),
	SFR_ACCESS(QCH_CON_DPUS1_CMU_DPUS1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_DPUS1_CMU_DPUS1_QCH),
	SFR_ACCESS(QCH_CON_DPUS1_CMU_DPUS1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_DPUS1_CMU_DPUS1_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_DPUS1_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_DPUS1_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_DPUS1_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_DPUS1_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_DPUS1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_D_TZPC_DPUS1_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_DPUS1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_DPUS1_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_DPUS1_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_P_DPUS1_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_DPUS1_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_P_DPUS1_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_DPUS1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_P_DPUS1_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_DPUS1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_P_DPUS1_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D0_DPUS1_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_D0_DPUS1_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D0_DPUS1_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_D0_DPUS1_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D0_DPUS1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_D0_DPUS1_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D0_DPUS1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_D0_DPUS1_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D1_DPUS1_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_D1_DPUS1_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D1_DPUS1_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_D1_DPUS1_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D1_DPUS1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_D1_DPUS1_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D1_DPUS1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_D1_DPUS1_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D2_DPUS1_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_D2_DPUS1_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D2_DPUS1_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_D2_DPUS1_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D2_DPUS1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_D2_DPUS1_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D2_DPUS1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_D2_DPUS1_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D3_DPUS1_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_D3_DPUS1_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D3_DPUS1_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_D3_DPUS1_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D3_DPUS1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_D3_DPUS1_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D3_DPUS1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_D3_DPUS1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D0_DPUS1_QCH_ENABLE, 0, 1, QCH_CON_PPMU_D0_DPUS1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D0_DPUS1_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_D0_DPUS1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D0_DPUS1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_D0_DPUS1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D0_DPUS1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_D0_DPUS1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D1_DPUS1_QCH_ENABLE, 0, 1, QCH_CON_PPMU_D1_DPUS1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D1_DPUS1_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_D1_DPUS1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D1_DPUS1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_D1_DPUS1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D1_DPUS1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_D1_DPUS1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D2_DPUS1_QCH_ENABLE, 0, 1, QCH_CON_PPMU_D2_DPUS1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D2_DPUS1_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_D2_DPUS1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D2_DPUS1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_D2_DPUS1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D2_DPUS1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_D2_DPUS1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D3_DPUS1_QCH_ENABLE, 0, 1, QCH_CON_PPMU_D3_DPUS1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D3_DPUS1_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_D3_DPUS1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D3_DPUS1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_D3_DPUS1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D3_DPUS1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_D3_DPUS1_QCH),
	SFR_ACCESS(QCH_CON_SFMPU_DPUS1_QCH_ENABLE, 0, 1, QCH_CON_SFMPU_DPUS1_QCH),
	SFR_ACCESS(QCH_CON_SFMPU_DPUS1_QCH_CLOCK_REQ, 1, 1, QCH_CON_SFMPU_DPUS1_QCH),
	SFR_ACCESS(QCH_CON_SFMPU_DPUS1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SFMPU_DPUS1_QCH),
	SFR_ACCESS(QCH_CON_SFMPU_DPUS1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SFMPU_DPUS1_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_D0_DPUS1_QCH_S0_ENABLE, 0, 1, QCH_CON_SYSMMU_D0_DPUS1_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_D0_DPUS1_QCH_S0_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_D0_DPUS1_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_D0_DPUS1_QCH_S0_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_D0_DPUS1_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_D0_DPUS1_QCH_S0_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_D0_DPUS1_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_D0_DPUS1_QCH_S1_ENABLE, 0, 1, QCH_CON_SYSMMU_D0_DPUS1_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D0_DPUS1_QCH_S1_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_D0_DPUS1_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D0_DPUS1_QCH_S1_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_D0_DPUS1_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D0_DPUS1_QCH_S1_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_D0_DPUS1_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D1_DPUS1_QCH_S0_ENABLE, 0, 1, QCH_CON_SYSMMU_D1_DPUS1_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_D1_DPUS1_QCH_S0_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_D1_DPUS1_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_D1_DPUS1_QCH_S0_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_D1_DPUS1_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_D1_DPUS1_QCH_S0_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_D1_DPUS1_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_D1_DPUS1_QCH_S1_ENABLE, 0, 1, QCH_CON_SYSMMU_D1_DPUS1_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D1_DPUS1_QCH_S1_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_D1_DPUS1_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D1_DPUS1_QCH_S1_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_D1_DPUS1_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D1_DPUS1_QCH_S1_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_D1_DPUS1_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D2_DPUS1_QCH_S0_ENABLE, 0, 1, QCH_CON_SYSMMU_D2_DPUS1_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_D2_DPUS1_QCH_S0_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_D2_DPUS1_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_D2_DPUS1_QCH_S0_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_D2_DPUS1_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_D2_DPUS1_QCH_S0_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_D2_DPUS1_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_D2_DPUS1_QCH_S1_ENABLE, 0, 1, QCH_CON_SYSMMU_D2_DPUS1_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D2_DPUS1_QCH_S1_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_D2_DPUS1_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D2_DPUS1_QCH_S1_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_D2_DPUS1_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D2_DPUS1_QCH_S1_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_D2_DPUS1_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D3_DPUS1_QCH_S0_ENABLE, 0, 1, QCH_CON_SYSMMU_D3_DPUS1_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_D3_DPUS1_QCH_S0_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_D3_DPUS1_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_D3_DPUS1_QCH_S0_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_D3_DPUS1_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_D3_DPUS1_QCH_S0_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_D3_DPUS1_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_D3_DPUS1_QCH_S1_ENABLE, 0, 1, QCH_CON_SYSMMU_D3_DPUS1_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D3_DPUS1_QCH_S1_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_D3_DPUS1_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D3_DPUS1_QCH_S1_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_D3_DPUS1_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D3_DPUS1_QCH_S1_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_D3_DPUS1_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSREG_DPUS1_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_DPUS1_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_DPUS1_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_DPUS1_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_DPUS1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_DPUS1_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_DPUS1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_DPUS1_QCH),
	SFR_ACCESS(QCH_CON_BTM_D0_FSYS0_QCH_ENABLE, 0, 1, QCH_CON_BTM_D0_FSYS0_QCH),
	SFR_ACCESS(QCH_CON_BTM_D0_FSYS0_QCH_CLOCK_REQ, 1, 1, QCH_CON_BTM_D0_FSYS0_QCH),
	SFR_ACCESS(QCH_CON_BTM_D0_FSYS0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_BTM_D0_FSYS0_QCH),
	SFR_ACCESS(QCH_CON_BTM_D0_FSYS0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_BTM_D0_FSYS0_QCH),
	SFR_ACCESS(QCH_CON_BTM_D1_FSYS0_QCH_ENABLE, 0, 1, QCH_CON_BTM_D1_FSYS0_QCH),
	SFR_ACCESS(QCH_CON_BTM_D1_FSYS0_QCH_CLOCK_REQ, 1, 1, QCH_CON_BTM_D1_FSYS0_QCH),
	SFR_ACCESS(QCH_CON_BTM_D1_FSYS0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_BTM_D1_FSYS0_QCH),
	SFR_ACCESS(QCH_CON_BTM_D1_FSYS0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_BTM_D1_FSYS0_QCH),
	SFR_ACCESS(QCH_CON_BTM_D_FSYS0SFI_QCH_ENABLE, 0, 1, QCH_CON_BTM_D_FSYS0SFI_QCH),
	SFR_ACCESS(QCH_CON_BTM_D_FSYS0SFI_QCH_CLOCK_REQ, 1, 1, QCH_CON_BTM_D_FSYS0SFI_QCH),
	SFR_ACCESS(QCH_CON_BTM_D_FSYS0SFI_QCH_EXPIRE_VAL, 16, 10, QCH_CON_BTM_D_FSYS0SFI_QCH),
	SFR_ACCESS(QCH_CON_BTM_D_FSYS0SFI_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_BTM_D_FSYS0SFI_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_FSYS0_0_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_FSYS0_0_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_FSYS0_0_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_FSYS0_0_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_FSYS0_0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_D_TZPC_FSYS0_0_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_FSYS0_0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_FSYS0_0_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_FSYS0_1_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_FSYS0_1_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_FSYS0_1_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_FSYS0_1_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_FSYS0_1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_D_TZPC_FSYS0_1_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_FSYS0_1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_FSYS0_1_QCH),
	SFR_ACCESS(QCH_CON_FSYS0_CMU_FSYS0_QCH_ENABLE, 0, 1, QCH_CON_FSYS0_CMU_FSYS0_QCH),
	SFR_ACCESS(QCH_CON_FSYS0_CMU_FSYS0_QCH_CLOCK_REQ, 1, 1, QCH_CON_FSYS0_CMU_FSYS0_QCH),
	SFR_ACCESS(QCH_CON_FSYS0_CMU_FSYS0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_FSYS0_CMU_FSYS0_QCH),
	SFR_ACCESS(QCH_CON_FSYS0_CMU_FSYS0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_FSYS0_CMU_FSYS0_QCH),
	SFR_ACCESS(QCH_CON_GPIO_FSYS0_QCH_ENABLE, 0, 1, QCH_CON_GPIO_FSYS0_QCH),
	SFR_ACCESS(QCH_CON_GPIO_FSYS0_QCH_CLOCK_REQ, 1, 1, QCH_CON_GPIO_FSYS0_QCH),
	SFR_ACCESS(QCH_CON_GPIO_FSYS0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_GPIO_FSYS0_QCH),
	SFR_ACCESS(QCH_CON_GPIO_FSYS0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GPIO_FSYS0_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D0_PCIE_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_D0_PCIE_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D0_PCIE_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_D0_PCIE_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D0_PCIE_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_D0_PCIE_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D0_PCIE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_D0_PCIE_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D1_PCIE_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_D1_PCIE_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D1_PCIE_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_D1_PCIE_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D1_PCIE_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_D1_PCIE_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D1_PCIE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_D1_PCIE_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_FSYS2FSYS0_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_D_FSYS2FSYS0_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_FSYS2FSYS0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_D_FSYS2FSYS0_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_FSYS2FSYS0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_D_FSYS2FSYS0_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_FSYS2FSYS0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_D_FSYS2FSYS0_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_FSYS0_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_P_FSYS0_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_FSYS0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_P_FSYS0_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_FSYS0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_P_FSYS0_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_FSYS0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_P_FSYS0_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_SFIFSYS0_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_P_SFIFSYS0_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_SFIFSYS0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_P_SFIFSYS0_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_SFIFSYS0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_P_SFIFSYS0_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_SFIFSYS0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_P_SFIFSYS0_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D0_FSYS0_QCH_ENABLE, 0, 1, QCH_CON_LHS_ACEL_D0_FSYS0_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D0_FSYS0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_ACEL_D0_FSYS0_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D0_FSYS0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_ACEL_D0_FSYS0_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D0_FSYS0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_ACEL_D0_FSYS0_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D1_FSYS0_QCH_ENABLE, 0, 1, QCH_CON_LHS_ACEL_D1_FSYS0_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D1_FSYS0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_ACEL_D1_FSYS0_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D1_FSYS0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_ACEL_D1_FSYS0_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D1_FSYS0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_ACEL_D1_FSYS0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_FSYS0SFI_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_D_FSYS0SFI_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_FSYS0SFI_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_D_FSYS0SFI_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_FSYS0SFI_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_D_FSYS0SFI_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_FSYS0SFI_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_D_FSYS0SFI_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_FSYS0FSYS2_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_P_FSYS0FSYS2_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_FSYS0FSYS2_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_P_FSYS0FSYS2_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_FSYS0FSYS2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_P_FSYS0FSYS2_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_FSYS0FSYS2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_P_FSYS0FSYS2_QCH),
	SFR_ACCESS(QCH_CON_PCIE_GEN3_2L0_QCH_G3X2_DBI_ENABLE, 0, 1, QCH_CON_PCIE_GEN3_2L0_QCH_G3X2_DBI),
	SFR_ACCESS(QCH_CON_PCIE_GEN3_2L0_QCH_G3X2_DBI_CLOCK_REQ, 1, 1, QCH_CON_PCIE_GEN3_2L0_QCH_G3X2_DBI),
	SFR_ACCESS(QCH_CON_PCIE_GEN3_2L0_QCH_G3X2_DBI_EXPIRE_VAL, 16, 10, QCH_CON_PCIE_GEN3_2L0_QCH_G3X2_DBI),
	SFR_ACCESS(QCH_CON_PCIE_GEN3_2L0_QCH_G3X2_DBI_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PCIE_GEN3_2L0_QCH_G3X2_DBI),
	SFR_ACCESS(QCH_CON_PCIE_GEN3_2L0_QCH_G3X2_MSTR_SLV_ENABLE, 0, 1, QCH_CON_PCIE_GEN3_2L0_QCH_G3X2_MSTR_SLV),
	SFR_ACCESS(QCH_CON_PCIE_GEN3_2L0_QCH_G3X2_MSTR_SLV_CLOCK_REQ, 1, 1, QCH_CON_PCIE_GEN3_2L0_QCH_G3X2_MSTR_SLV),
	SFR_ACCESS(QCH_CON_PCIE_GEN3_2L0_QCH_G3X2_MSTR_SLV_EXPIRE_VAL, 16, 10, QCH_CON_PCIE_GEN3_2L0_QCH_G3X2_MSTR_SLV),
	SFR_ACCESS(QCH_CON_PCIE_GEN3_2L0_QCH_G3X2_MSTR_SLV_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PCIE_GEN3_2L0_QCH_G3X2_MSTR_SLV),
	SFR_ACCESS(QCH_CON_PCIE_GEN3_2L0_QCH_G3X2_APB_ENABLE, 0, 1, QCH_CON_PCIE_GEN3_2L0_QCH_G3X2_APB),
	SFR_ACCESS(QCH_CON_PCIE_GEN3_2L0_QCH_G3X2_APB_CLOCK_REQ, 1, 1, QCH_CON_PCIE_GEN3_2L0_QCH_G3X2_APB),
	SFR_ACCESS(QCH_CON_PCIE_GEN3_2L0_QCH_G3X2_APB_EXPIRE_VAL, 16, 10, QCH_CON_PCIE_GEN3_2L0_QCH_G3X2_APB),
	SFR_ACCESS(QCH_CON_PCIE_GEN3_2L0_QCH_G3X2_APB_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PCIE_GEN3_2L0_QCH_G3X2_APB),
	SFR_ACCESS(QCH_CON_PCIE_GEN3_2L0_QCH_G3X1_DBI_ENABLE, 0, 1, QCH_CON_PCIE_GEN3_2L0_QCH_G3X1_DBI),
	SFR_ACCESS(QCH_CON_PCIE_GEN3_2L0_QCH_G3X1_DBI_CLOCK_REQ, 1, 1, QCH_CON_PCIE_GEN3_2L0_QCH_G3X1_DBI),
	SFR_ACCESS(QCH_CON_PCIE_GEN3_2L0_QCH_G3X1_DBI_EXPIRE_VAL, 16, 10, QCH_CON_PCIE_GEN3_2L0_QCH_G3X1_DBI),
	SFR_ACCESS(QCH_CON_PCIE_GEN3_2L0_QCH_G3X1_DBI_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PCIE_GEN3_2L0_QCH_G3X1_DBI),
	SFR_ACCESS(QCH_CON_PCIE_GEN3_2L0_QCH_G3X1_MSTR_SLV_ENABLE, 0, 1, QCH_CON_PCIE_GEN3_2L0_QCH_G3X1_MSTR_SLV),
	SFR_ACCESS(QCH_CON_PCIE_GEN3_2L0_QCH_G3X1_MSTR_SLV_CLOCK_REQ, 1, 1, QCH_CON_PCIE_GEN3_2L0_QCH_G3X1_MSTR_SLV),
	SFR_ACCESS(QCH_CON_PCIE_GEN3_2L0_QCH_G3X1_MSTR_SLV_EXPIRE_VAL, 16, 10, QCH_CON_PCIE_GEN3_2L0_QCH_G3X1_MSTR_SLV),
	SFR_ACCESS(QCH_CON_PCIE_GEN3_2L0_QCH_G3X1_MSTR_SLV_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PCIE_GEN3_2L0_QCH_G3X1_MSTR_SLV),
	SFR_ACCESS(QCH_CON_PCIE_GEN3_2L0_QCH_G3X1_APB_ENABLE, 0, 1, QCH_CON_PCIE_GEN3_2L0_QCH_G3X1_APB),
	SFR_ACCESS(QCH_CON_PCIE_GEN3_2L0_QCH_G3X1_APB_CLOCK_REQ, 1, 1, QCH_CON_PCIE_GEN3_2L0_QCH_G3X1_APB),
	SFR_ACCESS(QCH_CON_PCIE_GEN3_2L0_QCH_G3X1_APB_EXPIRE_VAL, 16, 10, QCH_CON_PCIE_GEN3_2L0_QCH_G3X1_APB),
	SFR_ACCESS(QCH_CON_PCIE_GEN3_2L0_QCH_G3X1_APB_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PCIE_GEN3_2L0_QCH_G3X1_APB),
	SFR_ACCESS(DMYQCH_CON_PCIE_GEN3_2L0_QCH_SCLK_ENABLE, 0, 1, DMYQCH_CON_PCIE_GEN3_2L0_QCH_SCLK),
	SFR_ACCESS(DMYQCH_CON_PCIE_GEN3_2L0_QCH_SCLK_CLOCK_REQ, 1, 1, DMYQCH_CON_PCIE_GEN3_2L0_QCH_SCLK),
	SFR_ACCESS(DMYQCH_CON_PCIE_GEN3_2L0_QCH_SCLK_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_PCIE_GEN3_2L0_QCH_SCLK),
	SFR_ACCESS(QCH_CON_PCIE_GEN3_2L0_QCH_PCS_APB_ENABLE, 0, 1, QCH_CON_PCIE_GEN3_2L0_QCH_PCS_APB),
	SFR_ACCESS(QCH_CON_PCIE_GEN3_2L0_QCH_PCS_APB_CLOCK_REQ, 1, 1, QCH_CON_PCIE_GEN3_2L0_QCH_PCS_APB),
	SFR_ACCESS(QCH_CON_PCIE_GEN3_2L0_QCH_PCS_APB_EXPIRE_VAL, 16, 10, QCH_CON_PCIE_GEN3_2L0_QCH_PCS_APB),
	SFR_ACCESS(QCH_CON_PCIE_GEN3_2L0_QCH_PCS_APB_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PCIE_GEN3_2L0_QCH_PCS_APB),
	SFR_ACCESS(QCH_CON_PCIE_GEN3_2L0_QCH_IF_CMN_ENABLE, 0, 1, QCH_CON_PCIE_GEN3_2L0_QCH_IF_CMN),
	SFR_ACCESS(QCH_CON_PCIE_GEN3_2L0_QCH_IF_CMN_CLOCK_REQ, 1, 1, QCH_CON_PCIE_GEN3_2L0_QCH_IF_CMN),
	SFR_ACCESS(QCH_CON_PCIE_GEN3_2L0_QCH_IF_CMN_EXPIRE_VAL, 16, 10, QCH_CON_PCIE_GEN3_2L0_QCH_IF_CMN),
	SFR_ACCESS(QCH_CON_PCIE_GEN3_2L0_QCH_IF_CMN_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PCIE_GEN3_2L0_QCH_IF_CMN),
	SFR_ACCESS(DMYQCH_CON_PCIE_GEN3_2L1_QCH_SCLK_ENABLE, 0, 1, DMYQCH_CON_PCIE_GEN3_2L1_QCH_SCLK),
	SFR_ACCESS(DMYQCH_CON_PCIE_GEN3_2L1_QCH_SCLK_CLOCK_REQ, 1, 1, DMYQCH_CON_PCIE_GEN3_2L1_QCH_SCLK),
	SFR_ACCESS(DMYQCH_CON_PCIE_GEN3_2L1_QCH_SCLK_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_PCIE_GEN3_2L1_QCH_SCLK),
	SFR_ACCESS(QCH_CON_PCIE_GEN3_2L1_QCH_IF_CMN_ENABLE, 0, 1, QCH_CON_PCIE_GEN3_2L1_QCH_IF_CMN),
	SFR_ACCESS(QCH_CON_PCIE_GEN3_2L1_QCH_IF_CMN_CLOCK_REQ, 1, 1, QCH_CON_PCIE_GEN3_2L1_QCH_IF_CMN),
	SFR_ACCESS(QCH_CON_PCIE_GEN3_2L1_QCH_IF_CMN_EXPIRE_VAL, 16, 10, QCH_CON_PCIE_GEN3_2L1_QCH_IF_CMN),
	SFR_ACCESS(QCH_CON_PCIE_GEN3_2L1_QCH_IF_CMN_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PCIE_GEN3_2L1_QCH_IF_CMN),
	SFR_ACCESS(QCH_CON_PCIE_GEN3_2L1_QCH_PCS_APB_ENABLE, 0, 1, QCH_CON_PCIE_GEN3_2L1_QCH_PCS_APB),
	SFR_ACCESS(QCH_CON_PCIE_GEN3_2L1_QCH_PCS_APB_CLOCK_REQ, 1, 1, QCH_CON_PCIE_GEN3_2L1_QCH_PCS_APB),
	SFR_ACCESS(QCH_CON_PCIE_GEN3_2L1_QCH_PCS_APB_EXPIRE_VAL, 16, 10, QCH_CON_PCIE_GEN3_2L1_QCH_PCS_APB),
	SFR_ACCESS(QCH_CON_PCIE_GEN3_2L1_QCH_PCS_APB_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PCIE_GEN3_2L1_QCH_PCS_APB),
	SFR_ACCESS(QCH_CON_PCIE_GEN3_2L1_QCH_G3X2_APB_ENABLE, 0, 1, QCH_CON_PCIE_GEN3_2L1_QCH_G3X2_APB),
	SFR_ACCESS(QCH_CON_PCIE_GEN3_2L1_QCH_G3X2_APB_CLOCK_REQ, 1, 1, QCH_CON_PCIE_GEN3_2L1_QCH_G3X2_APB),
	SFR_ACCESS(QCH_CON_PCIE_GEN3_2L1_QCH_G3X2_APB_EXPIRE_VAL, 16, 10, QCH_CON_PCIE_GEN3_2L1_QCH_G3X2_APB),
	SFR_ACCESS(QCH_CON_PCIE_GEN3_2L1_QCH_G3X2_APB_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PCIE_GEN3_2L1_QCH_G3X2_APB),
	SFR_ACCESS(QCH_CON_PCIE_GEN3_2L1_QCH_G3X2_DBI_ENABLE, 0, 1, QCH_CON_PCIE_GEN3_2L1_QCH_G3X2_DBI),
	SFR_ACCESS(QCH_CON_PCIE_GEN3_2L1_QCH_G3X2_DBI_CLOCK_REQ, 1, 1, QCH_CON_PCIE_GEN3_2L1_QCH_G3X2_DBI),
	SFR_ACCESS(QCH_CON_PCIE_GEN3_2L1_QCH_G3X2_DBI_EXPIRE_VAL, 16, 10, QCH_CON_PCIE_GEN3_2L1_QCH_G3X2_DBI),
	SFR_ACCESS(QCH_CON_PCIE_GEN3_2L1_QCH_G3X2_DBI_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PCIE_GEN3_2L1_QCH_G3X2_DBI),
	SFR_ACCESS(QCH_CON_PCIE_GEN3_2L1_QCH_G3X2_MSTR_SLV_ENABLE, 0, 1, QCH_CON_PCIE_GEN3_2L1_QCH_G3X2_MSTR_SLV),
	SFR_ACCESS(QCH_CON_PCIE_GEN3_2L1_QCH_G3X2_MSTR_SLV_CLOCK_REQ, 1, 1, QCH_CON_PCIE_GEN3_2L1_QCH_G3X2_MSTR_SLV),
	SFR_ACCESS(QCH_CON_PCIE_GEN3_2L1_QCH_G3X2_MSTR_SLV_EXPIRE_VAL, 16, 10, QCH_CON_PCIE_GEN3_2L1_QCH_G3X2_MSTR_SLV),
	SFR_ACCESS(QCH_CON_PCIE_GEN3_2L1_QCH_G3X2_MSTR_SLV_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PCIE_GEN3_2L1_QCH_G3X2_MSTR_SLV),
	SFR_ACCESS(QCH_CON_PCIE_GEN3_2L1_QCH_G3X1_APB_ENABLE, 0, 1, QCH_CON_PCIE_GEN3_2L1_QCH_G3X1_APB),
	SFR_ACCESS(QCH_CON_PCIE_GEN3_2L1_QCH_G3X1_APB_CLOCK_REQ, 1, 1, QCH_CON_PCIE_GEN3_2L1_QCH_G3X1_APB),
	SFR_ACCESS(QCH_CON_PCIE_GEN3_2L1_QCH_G3X1_APB_EXPIRE_VAL, 16, 10, QCH_CON_PCIE_GEN3_2L1_QCH_G3X1_APB),
	SFR_ACCESS(QCH_CON_PCIE_GEN3_2L1_QCH_G3X1_APB_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PCIE_GEN3_2L1_QCH_G3X1_APB),
	SFR_ACCESS(QCH_CON_PCIE_GEN3_2L1_QCH_G3X1_DBI_ENABLE, 0, 1, QCH_CON_PCIE_GEN3_2L1_QCH_G3X1_DBI),
	SFR_ACCESS(QCH_CON_PCIE_GEN3_2L1_QCH_G3X1_DBI_CLOCK_REQ, 1, 1, QCH_CON_PCIE_GEN3_2L1_QCH_G3X1_DBI),
	SFR_ACCESS(QCH_CON_PCIE_GEN3_2L1_QCH_G3X1_DBI_EXPIRE_VAL, 16, 10, QCH_CON_PCIE_GEN3_2L1_QCH_G3X1_DBI),
	SFR_ACCESS(QCH_CON_PCIE_GEN3_2L1_QCH_G3X1_DBI_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PCIE_GEN3_2L1_QCH_G3X1_DBI),
	SFR_ACCESS(QCH_CON_PCIE_GEN3_2L1_QCH_G3X1_MSTR_SLV_ENABLE, 0, 1, QCH_CON_PCIE_GEN3_2L1_QCH_G3X1_MSTR_SLV),
	SFR_ACCESS(QCH_CON_PCIE_GEN3_2L1_QCH_G3X1_MSTR_SLV_CLOCK_REQ, 1, 1, QCH_CON_PCIE_GEN3_2L1_QCH_G3X1_MSTR_SLV),
	SFR_ACCESS(QCH_CON_PCIE_GEN3_2L1_QCH_G3X1_MSTR_SLV_EXPIRE_VAL, 16, 10, QCH_CON_PCIE_GEN3_2L1_QCH_G3X1_MSTR_SLV),
	SFR_ACCESS(QCH_CON_PCIE_GEN3_2L1_QCH_G3X1_MSTR_SLV_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PCIE_GEN3_2L1_QCH_G3X1_MSTR_SLV),
	SFR_ACCESS(DMYQCH_CON_PCIE_GEN3_4L_QCH_SCLK_ENABLE, 0, 1, DMYQCH_CON_PCIE_GEN3_4L_QCH_SCLK),
	SFR_ACCESS(DMYQCH_CON_PCIE_GEN3_4L_QCH_SCLK_CLOCK_REQ, 1, 1, DMYQCH_CON_PCIE_GEN3_4L_QCH_SCLK),
	SFR_ACCESS(DMYQCH_CON_PCIE_GEN3_4L_QCH_SCLK_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_PCIE_GEN3_4L_QCH_SCLK),
	SFR_ACCESS(QCH_CON_PCIE_GEN3_4L_QCH_IF_CMN_ENABLE, 0, 1, QCH_CON_PCIE_GEN3_4L_QCH_IF_CMN),
	SFR_ACCESS(QCH_CON_PCIE_GEN3_4L_QCH_IF_CMN_CLOCK_REQ, 1, 1, QCH_CON_PCIE_GEN3_4L_QCH_IF_CMN),
	SFR_ACCESS(QCH_CON_PCIE_GEN3_4L_QCH_IF_CMN_EXPIRE_VAL, 16, 10, QCH_CON_PCIE_GEN3_4L_QCH_IF_CMN),
	SFR_ACCESS(QCH_CON_PCIE_GEN3_4L_QCH_IF_CMN_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PCIE_GEN3_4L_QCH_IF_CMN),
	SFR_ACCESS(QCH_CON_PCIE_GEN3_4L_QCH_PCS_APB_ENABLE, 0, 1, QCH_CON_PCIE_GEN3_4L_QCH_PCS_APB),
	SFR_ACCESS(QCH_CON_PCIE_GEN3_4L_QCH_PCS_APB_CLOCK_REQ, 1, 1, QCH_CON_PCIE_GEN3_4L_QCH_PCS_APB),
	SFR_ACCESS(QCH_CON_PCIE_GEN3_4L_QCH_PCS_APB_EXPIRE_VAL, 16, 10, QCH_CON_PCIE_GEN3_4L_QCH_PCS_APB),
	SFR_ACCESS(QCH_CON_PCIE_GEN3_4L_QCH_PCS_APB_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PCIE_GEN3_4L_QCH_PCS_APB),
	SFR_ACCESS(QCH_CON_PCIE_GEN3_4L_QCH_G3X4_APB_ENABLE, 0, 1, QCH_CON_PCIE_GEN3_4L_QCH_G3X4_APB),
	SFR_ACCESS(QCH_CON_PCIE_GEN3_4L_QCH_G3X4_APB_CLOCK_REQ, 1, 1, QCH_CON_PCIE_GEN3_4L_QCH_G3X4_APB),
	SFR_ACCESS(QCH_CON_PCIE_GEN3_4L_QCH_G3X4_APB_EXPIRE_VAL, 16, 10, QCH_CON_PCIE_GEN3_4L_QCH_G3X4_APB),
	SFR_ACCESS(QCH_CON_PCIE_GEN3_4L_QCH_G3X4_APB_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PCIE_GEN3_4L_QCH_G3X4_APB),
	SFR_ACCESS(QCH_CON_PCIE_GEN3_4L_QCH_G3X4_DBI_ENABLE, 0, 1, QCH_CON_PCIE_GEN3_4L_QCH_G3X4_DBI),
	SFR_ACCESS(QCH_CON_PCIE_GEN3_4L_QCH_G3X4_DBI_CLOCK_REQ, 1, 1, QCH_CON_PCIE_GEN3_4L_QCH_G3X4_DBI),
	SFR_ACCESS(QCH_CON_PCIE_GEN3_4L_QCH_G3X4_DBI_EXPIRE_VAL, 16, 10, QCH_CON_PCIE_GEN3_4L_QCH_G3X4_DBI),
	SFR_ACCESS(QCH_CON_PCIE_GEN3_4L_QCH_G3X4_DBI_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PCIE_GEN3_4L_QCH_G3X4_DBI),
	SFR_ACCESS(QCH_CON_PCIE_GEN3_4L_QCH_G3X4_MSTR_SLV_ENABLE, 0, 1, QCH_CON_PCIE_GEN3_4L_QCH_G3X4_MSTR_SLV),
	SFR_ACCESS(QCH_CON_PCIE_GEN3_4L_QCH_G3X4_MSTR_SLV_CLOCK_REQ, 1, 1, QCH_CON_PCIE_GEN3_4L_QCH_G3X4_MSTR_SLV),
	SFR_ACCESS(QCH_CON_PCIE_GEN3_4L_QCH_G3X4_MSTR_SLV_EXPIRE_VAL, 16, 10, QCH_CON_PCIE_GEN3_4L_QCH_G3X4_MSTR_SLV),
	SFR_ACCESS(QCH_CON_PCIE_GEN3_4L_QCH_G3X4_MSTR_SLV_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PCIE_GEN3_4L_QCH_G3X4_MSTR_SLV),
	SFR_ACCESS(QCH_CON_PCIE_GEN3_4L_QCH_G3X2_APB_ENABLE, 0, 1, QCH_CON_PCIE_GEN3_4L_QCH_G3X2_APB),
	SFR_ACCESS(QCH_CON_PCIE_GEN3_4L_QCH_G3X2_APB_CLOCK_REQ, 1, 1, QCH_CON_PCIE_GEN3_4L_QCH_G3X2_APB),
	SFR_ACCESS(QCH_CON_PCIE_GEN3_4L_QCH_G3X2_APB_EXPIRE_VAL, 16, 10, QCH_CON_PCIE_GEN3_4L_QCH_G3X2_APB),
	SFR_ACCESS(QCH_CON_PCIE_GEN3_4L_QCH_G3X2_APB_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PCIE_GEN3_4L_QCH_G3X2_APB),
	SFR_ACCESS(QCH_CON_PCIE_GEN3_4L_QCH_G3X2_DBI_ENABLE, 0, 1, QCH_CON_PCIE_GEN3_4L_QCH_G3X2_DBI),
	SFR_ACCESS(QCH_CON_PCIE_GEN3_4L_QCH_G3X2_DBI_CLOCK_REQ, 1, 1, QCH_CON_PCIE_GEN3_4L_QCH_G3X2_DBI),
	SFR_ACCESS(QCH_CON_PCIE_GEN3_4L_QCH_G3X2_DBI_EXPIRE_VAL, 16, 10, QCH_CON_PCIE_GEN3_4L_QCH_G3X2_DBI),
	SFR_ACCESS(QCH_CON_PCIE_GEN3_4L_QCH_G3X2_DBI_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PCIE_GEN3_4L_QCH_G3X2_DBI),
	SFR_ACCESS(QCH_CON_PCIE_GEN3_4L_QCH_G3X2_MSTR_SLV_ENABLE, 0, 1, QCH_CON_PCIE_GEN3_4L_QCH_G3X2_MSTR_SLV),
	SFR_ACCESS(QCH_CON_PCIE_GEN3_4L_QCH_G3X2_MSTR_SLV_CLOCK_REQ, 1, 1, QCH_CON_PCIE_GEN3_4L_QCH_G3X2_MSTR_SLV),
	SFR_ACCESS(QCH_CON_PCIE_GEN3_4L_QCH_G3X2_MSTR_SLV_EXPIRE_VAL, 16, 10, QCH_CON_PCIE_GEN3_4L_QCH_G3X2_MSTR_SLV),
	SFR_ACCESS(QCH_CON_PCIE_GEN3_4L_QCH_G3X2_MSTR_SLV_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PCIE_GEN3_4L_QCH_G3X2_MSTR_SLV),
	SFR_ACCESS(QCH_CON_PCIE_IA_GEN3A_2L0_QCH_ENABLE, 0, 1, QCH_CON_PCIE_IA_GEN3A_2L0_QCH),
	SFR_ACCESS(QCH_CON_PCIE_IA_GEN3A_2L0_QCH_CLOCK_REQ, 1, 1, QCH_CON_PCIE_IA_GEN3A_2L0_QCH),
	SFR_ACCESS(QCH_CON_PCIE_IA_GEN3A_2L0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PCIE_IA_GEN3A_2L0_QCH),
	SFR_ACCESS(QCH_CON_PCIE_IA_GEN3A_2L0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PCIE_IA_GEN3A_2L0_QCH),
	SFR_ACCESS(QCH_CON_PCIE_IA_GEN3A_2L1_QCH_ENABLE, 0, 1, QCH_CON_PCIE_IA_GEN3A_2L1_QCH),
	SFR_ACCESS(QCH_CON_PCIE_IA_GEN3A_2L1_QCH_CLOCK_REQ, 1, 1, QCH_CON_PCIE_IA_GEN3A_2L1_QCH),
	SFR_ACCESS(QCH_CON_PCIE_IA_GEN3A_2L1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PCIE_IA_GEN3A_2L1_QCH),
	SFR_ACCESS(QCH_CON_PCIE_IA_GEN3A_2L1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PCIE_IA_GEN3A_2L1_QCH),
	SFR_ACCESS(QCH_CON_PCIE_IA_GEN3A_4L_QCH_ENABLE, 0, 1, QCH_CON_PCIE_IA_GEN3A_4L_QCH),
	SFR_ACCESS(QCH_CON_PCIE_IA_GEN3A_4L_QCH_CLOCK_REQ, 1, 1, QCH_CON_PCIE_IA_GEN3A_4L_QCH),
	SFR_ACCESS(QCH_CON_PCIE_IA_GEN3A_4L_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PCIE_IA_GEN3A_4L_QCH),
	SFR_ACCESS(QCH_CON_PCIE_IA_GEN3A_4L_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PCIE_IA_GEN3A_4L_QCH),
	SFR_ACCESS(QCH_CON_PCIE_IA_GEN3B_2L0_QCH_ENABLE, 0, 1, QCH_CON_PCIE_IA_GEN3B_2L0_QCH),
	SFR_ACCESS(QCH_CON_PCIE_IA_GEN3B_2L0_QCH_CLOCK_REQ, 1, 1, QCH_CON_PCIE_IA_GEN3B_2L0_QCH),
	SFR_ACCESS(QCH_CON_PCIE_IA_GEN3B_2L0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PCIE_IA_GEN3B_2L0_QCH),
	SFR_ACCESS(QCH_CON_PCIE_IA_GEN3B_2L0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PCIE_IA_GEN3B_2L0_QCH),
	SFR_ACCESS(QCH_CON_PCIE_IA_GEN3B_2L1_QCH_ENABLE, 0, 1, QCH_CON_PCIE_IA_GEN3B_2L1_QCH),
	SFR_ACCESS(QCH_CON_PCIE_IA_GEN3B_2L1_QCH_CLOCK_REQ, 1, 1, QCH_CON_PCIE_IA_GEN3B_2L1_QCH),
	SFR_ACCESS(QCH_CON_PCIE_IA_GEN3B_2L1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PCIE_IA_GEN3B_2L1_QCH),
	SFR_ACCESS(QCH_CON_PCIE_IA_GEN3B_2L1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PCIE_IA_GEN3B_2L1_QCH),
	SFR_ACCESS(QCH_CON_PCIE_IA_GEN3B_4L_QCH_ENABLE, 0, 1, QCH_CON_PCIE_IA_GEN3B_4L_QCH),
	SFR_ACCESS(QCH_CON_PCIE_IA_GEN3B_4L_QCH_CLOCK_REQ, 1, 1, QCH_CON_PCIE_IA_GEN3B_4L_QCH),
	SFR_ACCESS(QCH_CON_PCIE_IA_GEN3B_4L_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PCIE_IA_GEN3B_4L_QCH),
	SFR_ACCESS(QCH_CON_PCIE_IA_GEN3B_4L_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PCIE_IA_GEN3B_4L_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D0_FSYS0_QCH_ENABLE, 0, 1, QCH_CON_PPMU_D0_FSYS0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D0_FSYS0_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_D0_FSYS0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D0_FSYS0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_D0_FSYS0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D0_FSYS0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_D0_FSYS0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D1_FSYS0_QCH_ENABLE, 0, 1, QCH_CON_PPMU_D1_FSYS0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D1_FSYS0_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_D1_FSYS0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D1_FSYS0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_D1_FSYS0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D1_FSYS0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_D1_FSYS0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D_FSYS0SFI_QCH_ENABLE, 0, 1, QCH_CON_PPMU_D_FSYS0SFI_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D_FSYS0SFI_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_D_FSYS0SFI_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D_FSYS0SFI_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_D_FSYS0SFI_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D_FSYS0SFI_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_D_FSYS0SFI_QCH),
	SFR_ACCESS(QCH_CON_QE_PCIE_GEN3A_2L0_QCH_ENABLE, 0, 1, QCH_CON_QE_PCIE_GEN3A_2L0_QCH),
	SFR_ACCESS(QCH_CON_QE_PCIE_GEN3A_2L0_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_PCIE_GEN3A_2L0_QCH),
	SFR_ACCESS(QCH_CON_QE_PCIE_GEN3A_2L0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_QE_PCIE_GEN3A_2L0_QCH),
	SFR_ACCESS(QCH_CON_QE_PCIE_GEN3A_2L0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_PCIE_GEN3A_2L0_QCH),
	SFR_ACCESS(QCH_CON_QE_PCIE_GEN3A_2L1_QCH_ENABLE, 0, 1, QCH_CON_QE_PCIE_GEN3A_2L1_QCH),
	SFR_ACCESS(QCH_CON_QE_PCIE_GEN3A_2L1_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_PCIE_GEN3A_2L1_QCH),
	SFR_ACCESS(QCH_CON_QE_PCIE_GEN3A_2L1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_QE_PCIE_GEN3A_2L1_QCH),
	SFR_ACCESS(QCH_CON_QE_PCIE_GEN3A_2L1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_PCIE_GEN3A_2L1_QCH),
	SFR_ACCESS(QCH_CON_QE_PCIE_GEN3A_4L_QCH_ENABLE, 0, 1, QCH_CON_QE_PCIE_GEN3A_4L_QCH),
	SFR_ACCESS(QCH_CON_QE_PCIE_GEN3A_4L_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_PCIE_GEN3A_4L_QCH),
	SFR_ACCESS(QCH_CON_QE_PCIE_GEN3A_4L_QCH_EXPIRE_VAL, 16, 10, QCH_CON_QE_PCIE_GEN3A_4L_QCH),
	SFR_ACCESS(QCH_CON_QE_PCIE_GEN3A_4L_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_PCIE_GEN3A_4L_QCH),
	SFR_ACCESS(QCH_CON_QE_PCIE_GEN3B_2L0_QCH_ENABLE, 0, 1, QCH_CON_QE_PCIE_GEN3B_2L0_QCH),
	SFR_ACCESS(QCH_CON_QE_PCIE_GEN3B_2L0_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_PCIE_GEN3B_2L0_QCH),
	SFR_ACCESS(QCH_CON_QE_PCIE_GEN3B_2L0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_QE_PCIE_GEN3B_2L0_QCH),
	SFR_ACCESS(QCH_CON_QE_PCIE_GEN3B_2L0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_PCIE_GEN3B_2L0_QCH),
	SFR_ACCESS(QCH_CON_QE_PCIE_GEN3B_2L1_QCH_ENABLE, 0, 1, QCH_CON_QE_PCIE_GEN3B_2L1_QCH),
	SFR_ACCESS(QCH_CON_QE_PCIE_GEN3B_2L1_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_PCIE_GEN3B_2L1_QCH),
	SFR_ACCESS(QCH_CON_QE_PCIE_GEN3B_2L1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_QE_PCIE_GEN3B_2L1_QCH),
	SFR_ACCESS(QCH_CON_QE_PCIE_GEN3B_2L1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_PCIE_GEN3B_2L1_QCH),
	SFR_ACCESS(QCH_CON_QE_PCIE_GEN3B_4L_QCH_ENABLE, 0, 1, QCH_CON_QE_PCIE_GEN3B_4L_QCH),
	SFR_ACCESS(QCH_CON_QE_PCIE_GEN3B_4L_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_PCIE_GEN3B_4L_QCH),
	SFR_ACCESS(QCH_CON_QE_PCIE_GEN3B_4L_QCH_EXPIRE_VAL, 16, 10, QCH_CON_QE_PCIE_GEN3B_4L_QCH),
	SFR_ACCESS(QCH_CON_QE_PCIE_GEN3B_4L_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_PCIE_GEN3B_4L_QCH),
	SFR_ACCESS(QCH_CON_S2MPU_D0_FSYS0_QCH_ENABLE, 0, 1, QCH_CON_S2MPU_D0_FSYS0_QCH),
	SFR_ACCESS(QCH_CON_S2MPU_D0_FSYS0_QCH_CLOCK_REQ, 1, 1, QCH_CON_S2MPU_D0_FSYS0_QCH),
	SFR_ACCESS(QCH_CON_S2MPU_D0_FSYS0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_S2MPU_D0_FSYS0_QCH),
	SFR_ACCESS(QCH_CON_S2MPU_D0_FSYS0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_S2MPU_D0_FSYS0_QCH),
	SFR_ACCESS(QCH_CON_S2MPU_D1_FSYS0_QCH_ENABLE, 0, 1, QCH_CON_S2MPU_D1_FSYS0_QCH),
	SFR_ACCESS(QCH_CON_S2MPU_D1_FSYS0_QCH_CLOCK_REQ, 1, 1, QCH_CON_S2MPU_D1_FSYS0_QCH),
	SFR_ACCESS(QCH_CON_S2MPU_D1_FSYS0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_S2MPU_D1_FSYS0_QCH),
	SFR_ACCESS(QCH_CON_S2MPU_D1_FSYS0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_S2MPU_D1_FSYS0_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_FSYS0_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_FSYS0_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_FSYS0_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_FSYS0_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_FSYS0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_FSYS0_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_FSYS0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_FSYS0_QCH),
	SFR_ACCESS(QCH_CON_VGEN_PCIE_GEN3A_2L0_QCH_ENABLE, 0, 1, QCH_CON_VGEN_PCIE_GEN3A_2L0_QCH),
	SFR_ACCESS(QCH_CON_VGEN_PCIE_GEN3A_2L0_QCH_CLOCK_REQ, 1, 1, QCH_CON_VGEN_PCIE_GEN3A_2L0_QCH),
	SFR_ACCESS(QCH_CON_VGEN_PCIE_GEN3A_2L0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_VGEN_PCIE_GEN3A_2L0_QCH),
	SFR_ACCESS(QCH_CON_VGEN_PCIE_GEN3A_2L0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_VGEN_PCIE_GEN3A_2L0_QCH),
	SFR_ACCESS(QCH_CON_VGEN_PCIE_GEN3A_2L1_QCH_ENABLE, 0, 1, QCH_CON_VGEN_PCIE_GEN3A_2L1_QCH),
	SFR_ACCESS(QCH_CON_VGEN_PCIE_GEN3A_2L1_QCH_CLOCK_REQ, 1, 1, QCH_CON_VGEN_PCIE_GEN3A_2L1_QCH),
	SFR_ACCESS(QCH_CON_VGEN_PCIE_GEN3A_2L1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_VGEN_PCIE_GEN3A_2L1_QCH),
	SFR_ACCESS(QCH_CON_VGEN_PCIE_GEN3A_2L1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_VGEN_PCIE_GEN3A_2L1_QCH),
	SFR_ACCESS(QCH_CON_VGEN_PCIE_GEN3A_4L_QCH_ENABLE, 0, 1, QCH_CON_VGEN_PCIE_GEN3A_4L_QCH),
	SFR_ACCESS(QCH_CON_VGEN_PCIE_GEN3A_4L_QCH_CLOCK_REQ, 1, 1, QCH_CON_VGEN_PCIE_GEN3A_4L_QCH),
	SFR_ACCESS(QCH_CON_VGEN_PCIE_GEN3A_4L_QCH_EXPIRE_VAL, 16, 10, QCH_CON_VGEN_PCIE_GEN3A_4L_QCH),
	SFR_ACCESS(QCH_CON_VGEN_PCIE_GEN3A_4L_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_VGEN_PCIE_GEN3A_4L_QCH),
	SFR_ACCESS(QCH_CON_VGEN_PCIE_GEN3B_2L0_QCH_ENABLE, 0, 1, QCH_CON_VGEN_PCIE_GEN3B_2L0_QCH),
	SFR_ACCESS(QCH_CON_VGEN_PCIE_GEN3B_2L0_QCH_CLOCK_REQ, 1, 1, QCH_CON_VGEN_PCIE_GEN3B_2L0_QCH),
	SFR_ACCESS(QCH_CON_VGEN_PCIE_GEN3B_2L0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_VGEN_PCIE_GEN3B_2L0_QCH),
	SFR_ACCESS(QCH_CON_VGEN_PCIE_GEN3B_2L0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_VGEN_PCIE_GEN3B_2L0_QCH),
	SFR_ACCESS(QCH_CON_VGEN_PCIE_GEN3B_2L1_QCH_ENABLE, 0, 1, QCH_CON_VGEN_PCIE_GEN3B_2L1_QCH),
	SFR_ACCESS(QCH_CON_VGEN_PCIE_GEN3B_2L1_QCH_CLOCK_REQ, 1, 1, QCH_CON_VGEN_PCIE_GEN3B_2L1_QCH),
	SFR_ACCESS(QCH_CON_VGEN_PCIE_GEN3B_2L1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_VGEN_PCIE_GEN3B_2L1_QCH),
	SFR_ACCESS(QCH_CON_VGEN_PCIE_GEN3B_2L1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_VGEN_PCIE_GEN3B_2L1_QCH),
	SFR_ACCESS(QCH_CON_VGEN_PCIE_GEN3B_4L_QCH_ENABLE, 0, 1, QCH_CON_VGEN_PCIE_GEN3B_4L_QCH),
	SFR_ACCESS(QCH_CON_VGEN_PCIE_GEN3B_4L_QCH_CLOCK_REQ, 1, 1, QCH_CON_VGEN_PCIE_GEN3B_4L_QCH),
	SFR_ACCESS(QCH_CON_VGEN_PCIE_GEN3B_4L_QCH_EXPIRE_VAL, 16, 10, QCH_CON_VGEN_PCIE_GEN3B_4L_QCH),
	SFR_ACCESS(QCH_CON_VGEN_PCIE_GEN3B_4L_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_VGEN_PCIE_GEN3B_4L_QCH),
	SFR_ACCESS(QCH_CON_BTM_FSYS1_QCH_ENABLE, 0, 1, QCH_CON_BTM_FSYS1_QCH),
	SFR_ACCESS(QCH_CON_BTM_FSYS1_QCH_CLOCK_REQ, 1, 1, QCH_CON_BTM_FSYS1_QCH),
	SFR_ACCESS(QCH_CON_BTM_FSYS1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_BTM_FSYS1_QCH),
	SFR_ACCESS(QCH_CON_BTM_FSYS1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_BTM_FSYS1_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_FSYS1_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_FSYS1_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_FSYS1_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_FSYS1_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_FSYS1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_D_TZPC_FSYS1_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_FSYS1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_FSYS1_QCH),
	SFR_ACCESS(QCH_CON_FSYS1_CMU_FSYS1_QCH_ENABLE, 0, 1, QCH_CON_FSYS1_CMU_FSYS1_QCH),
	SFR_ACCESS(QCH_CON_FSYS1_CMU_FSYS1_QCH_CLOCK_REQ, 1, 1, QCH_CON_FSYS1_CMU_FSYS1_QCH),
	SFR_ACCESS(QCH_CON_FSYS1_CMU_FSYS1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_FSYS1_CMU_FSYS1_QCH),
	SFR_ACCESS(QCH_CON_FSYS1_CMU_FSYS1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_FSYS1_CMU_FSYS1_QCH),
	SFR_ACCESS(QCH_CON_GPIO_FSYS1_QCH_ENABLE, 0, 1, QCH_CON_GPIO_FSYS1_QCH),
	SFR_ACCESS(QCH_CON_GPIO_FSYS1_QCH_CLOCK_REQ, 1, 1, QCH_CON_GPIO_FSYS1_QCH),
	SFR_ACCESS(QCH_CON_GPIO_FSYS1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_GPIO_FSYS1_QCH),
	SFR_ACCESS(QCH_CON_GPIO_FSYS1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GPIO_FSYS1_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_FSYS1_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_P_FSYS1_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_FSYS1_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_P_FSYS1_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_FSYS1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_P_FSYS1_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_FSYS1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_P_FSYS1_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D_FSYS1_QCH_ENABLE, 0, 1, QCH_CON_LHS_ACEL_D_FSYS1_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D_FSYS1_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_ACEL_D_FSYS1_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D_FSYS1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_ACEL_D_FSYS1_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D_FSYS1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_ACEL_D_FSYS1_QCH),
	SFR_ACCESS(QCH_CON_MMC_CARD_QCH_ENABLE, 0, 1, QCH_CON_MMC_CARD_QCH),
	SFR_ACCESS(QCH_CON_MMC_CARD_QCH_CLOCK_REQ, 1, 1, QCH_CON_MMC_CARD_QCH),
	SFR_ACCESS(QCH_CON_MMC_CARD_QCH_EXPIRE_VAL, 16, 10, QCH_CON_MMC_CARD_QCH),
	SFR_ACCESS(QCH_CON_MMC_CARD_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MMC_CARD_QCH),
	SFR_ACCESS(QCH_CON_PPMU_FSYS1_QCH_ENABLE, 0, 1, QCH_CON_PPMU_FSYS1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_FSYS1_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_FSYS1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_FSYS1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_FSYS1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_FSYS1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_FSYS1_QCH),
	SFR_ACCESS(QCH_CON_S2MPU_D_FSYS1_QCH_ENABLE, 0, 1, QCH_CON_S2MPU_D_FSYS1_QCH),
	SFR_ACCESS(QCH_CON_S2MPU_D_FSYS1_QCH_CLOCK_REQ, 1, 1, QCH_CON_S2MPU_D_FSYS1_QCH),
	SFR_ACCESS(QCH_CON_S2MPU_D_FSYS1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_S2MPU_D_FSYS1_QCH),
	SFR_ACCESS(QCH_CON_S2MPU_D_FSYS1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_S2MPU_D_FSYS1_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_FSYS1_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_FSYS1_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_FSYS1_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_FSYS1_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_FSYS1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_FSYS1_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_FSYS1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_FSYS1_QCH),
	SFR_ACCESS(QCH_CON_USB20DRD_0_QCH_LINK_ENABLE, 0, 1, QCH_CON_USB20DRD_0_QCH_LINK),
	SFR_ACCESS(QCH_CON_USB20DRD_0_QCH_LINK_CLOCK_REQ, 1, 1, QCH_CON_USB20DRD_0_QCH_LINK),
	SFR_ACCESS(QCH_CON_USB20DRD_0_QCH_LINK_EXPIRE_VAL, 16, 10, QCH_CON_USB20DRD_0_QCH_LINK),
	SFR_ACCESS(QCH_CON_USB20DRD_0_QCH_LINK_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_USB20DRD_0_QCH_LINK),
	SFR_ACCESS(QCH_CON_USB20DRD_0_QCH_PHY_ENABLE, 0, 1, QCH_CON_USB20DRD_0_QCH_PHY),
	SFR_ACCESS(QCH_CON_USB20DRD_0_QCH_PHY_CLOCK_REQ, 1, 1, QCH_CON_USB20DRD_0_QCH_PHY),
	SFR_ACCESS(QCH_CON_USB20DRD_0_QCH_PHY_EXPIRE_VAL, 16, 10, QCH_CON_USB20DRD_0_QCH_PHY),
	SFR_ACCESS(QCH_CON_USB20DRD_0_QCH_PHY_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_USB20DRD_0_QCH_PHY),
	SFR_ACCESS(QCH_CON_USB20DRD_1_QCH_LINK_ENABLE, 0, 1, QCH_CON_USB20DRD_1_QCH_LINK),
	SFR_ACCESS(QCH_CON_USB20DRD_1_QCH_LINK_CLOCK_REQ, 1, 1, QCH_CON_USB20DRD_1_QCH_LINK),
	SFR_ACCESS(QCH_CON_USB20DRD_1_QCH_LINK_EXPIRE_VAL, 16, 10, QCH_CON_USB20DRD_1_QCH_LINK),
	SFR_ACCESS(QCH_CON_USB20DRD_1_QCH_LINK_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_USB20DRD_1_QCH_LINK),
	SFR_ACCESS(QCH_CON_USB20DRD_1_QCH_PHY_ENABLE, 0, 1, QCH_CON_USB20DRD_1_QCH_PHY),
	SFR_ACCESS(QCH_CON_USB20DRD_1_QCH_PHY_CLOCK_REQ, 1, 1, QCH_CON_USB20DRD_1_QCH_PHY),
	SFR_ACCESS(QCH_CON_USB20DRD_1_QCH_PHY_EXPIRE_VAL, 16, 10, QCH_CON_USB20DRD_1_QCH_PHY),
	SFR_ACCESS(QCH_CON_USB20DRD_1_QCH_PHY_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_USB20DRD_1_QCH_PHY),
	SFR_ACCESS(QCH_CON_USB30DRD_0_QCH_LINK_ENABLE, 0, 1, QCH_CON_USB30DRD_0_QCH_LINK),
	SFR_ACCESS(QCH_CON_USB30DRD_0_QCH_LINK_CLOCK_REQ, 1, 1, QCH_CON_USB30DRD_0_QCH_LINK),
	SFR_ACCESS(QCH_CON_USB30DRD_0_QCH_LINK_EXPIRE_VAL, 16, 10, QCH_CON_USB30DRD_0_QCH_LINK),
	SFR_ACCESS(QCH_CON_USB30DRD_0_QCH_LINK_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_USB30DRD_0_QCH_LINK),
	SFR_ACCESS(QCH_CON_USB30DRD_0_QCH_PHY_ENABLE, 0, 1, QCH_CON_USB30DRD_0_QCH_PHY),
	SFR_ACCESS(QCH_CON_USB30DRD_0_QCH_PHY_CLOCK_REQ, 1, 1, QCH_CON_USB30DRD_0_QCH_PHY),
	SFR_ACCESS(QCH_CON_USB30DRD_0_QCH_PHY_EXPIRE_VAL, 16, 10, QCH_CON_USB30DRD_0_QCH_PHY),
	SFR_ACCESS(QCH_CON_USB30DRD_0_QCH_PHY_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_USB30DRD_0_QCH_PHY),
	SFR_ACCESS(DMYQCH_CON_USB30DRD_0_QCH_SUSPEND_ENABLE, 0, 1, DMYQCH_CON_USB30DRD_0_QCH_SUSPEND),
	SFR_ACCESS(DMYQCH_CON_USB30DRD_0_QCH_SUSPEND_CLOCK_REQ, 1, 1, DMYQCH_CON_USB30DRD_0_QCH_SUSPEND),
	SFR_ACCESS(DMYQCH_CON_USB30DRD_0_QCH_SUSPEND_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_USB30DRD_0_QCH_SUSPEND),
	SFR_ACCESS(QCH_CON_USB30DRD_1_QCH_LINK_ENABLE, 0, 1, QCH_CON_USB30DRD_1_QCH_LINK),
	SFR_ACCESS(QCH_CON_USB30DRD_1_QCH_LINK_CLOCK_REQ, 1, 1, QCH_CON_USB30DRD_1_QCH_LINK),
	SFR_ACCESS(QCH_CON_USB30DRD_1_QCH_LINK_EXPIRE_VAL, 16, 10, QCH_CON_USB30DRD_1_QCH_LINK),
	SFR_ACCESS(QCH_CON_USB30DRD_1_QCH_LINK_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_USB30DRD_1_QCH_LINK),
	SFR_ACCESS(QCH_CON_USB30DRD_1_QCH_PHY_ENABLE, 0, 1, QCH_CON_USB30DRD_1_QCH_PHY),
	SFR_ACCESS(QCH_CON_USB30DRD_1_QCH_PHY_CLOCK_REQ, 1, 1, QCH_CON_USB30DRD_1_QCH_PHY),
	SFR_ACCESS(QCH_CON_USB30DRD_1_QCH_PHY_EXPIRE_VAL, 16, 10, QCH_CON_USB30DRD_1_QCH_PHY),
	SFR_ACCESS(QCH_CON_USB30DRD_1_QCH_PHY_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_USB30DRD_1_QCH_PHY),
	SFR_ACCESS(DMYQCH_CON_USB30DRD_1_QCH_SUSPEND_ENABLE, 0, 1, DMYQCH_CON_USB30DRD_1_QCH_SUSPEND),
	SFR_ACCESS(DMYQCH_CON_USB30DRD_1_QCH_SUSPEND_CLOCK_REQ, 1, 1, DMYQCH_CON_USB30DRD_1_QCH_SUSPEND),
	SFR_ACCESS(DMYQCH_CON_USB30DRD_1_QCH_SUSPEND_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_USB30DRD_1_QCH_SUSPEND),
	SFR_ACCESS(QCH_CON_VGEN_LITE_FSYS1_QCH_ENABLE, 0, 1, QCH_CON_VGEN_LITE_FSYS1_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_FSYS1_QCH_CLOCK_REQ, 1, 1, QCH_CON_VGEN_LITE_FSYS1_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_FSYS1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_VGEN_LITE_FSYS1_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_FSYS1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_VGEN_LITE_FSYS1_QCH),
	SFR_ACCESS(QCH_CON_BTM_D_FSYS2_QCH_ENABLE, 0, 1, QCH_CON_BTM_D_FSYS2_QCH),
	SFR_ACCESS(QCH_CON_BTM_D_FSYS2_QCH_CLOCK_REQ, 1, 1, QCH_CON_BTM_D_FSYS2_QCH),
	SFR_ACCESS(QCH_CON_BTM_D_FSYS2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_BTM_D_FSYS2_QCH),
	SFR_ACCESS(QCH_CON_BTM_D_FSYS2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_BTM_D_FSYS2_QCH),
	SFR_ACCESS(QCH_CON_BTM_D_FSYS2FSYS0_QCH_ENABLE, 0, 1, QCH_CON_BTM_D_FSYS2FSYS0_QCH),
	SFR_ACCESS(QCH_CON_BTM_D_FSYS2FSYS0_QCH_CLOCK_REQ, 1, 1, QCH_CON_BTM_D_FSYS2FSYS0_QCH),
	SFR_ACCESS(QCH_CON_BTM_D_FSYS2FSYS0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_BTM_D_FSYS2FSYS0_QCH),
	SFR_ACCESS(QCH_CON_BTM_D_FSYS2FSYS0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_BTM_D_FSYS2FSYS0_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_FSYS2_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_FSYS2_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_FSYS2_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_FSYS2_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_FSYS2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_D_TZPC_FSYS2_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_FSYS2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_FSYS2_QCH),
	SFR_ACCESS(QCH_CON_ETHERNET0_QCH_S0_ENABLE, 0, 1, QCH_CON_ETHERNET0_QCH_S0),
	SFR_ACCESS(QCH_CON_ETHERNET0_QCH_S0_CLOCK_REQ, 1, 1, QCH_CON_ETHERNET0_QCH_S0),
	SFR_ACCESS(QCH_CON_ETHERNET0_QCH_S0_EXPIRE_VAL, 16, 10, QCH_CON_ETHERNET0_QCH_S0),
	SFR_ACCESS(QCH_CON_ETHERNET0_QCH_S0_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_ETHERNET0_QCH_S0),
	SFR_ACCESS(QCH_CON_ETHERNET0_QCH_S1_ENABLE, 0, 1, QCH_CON_ETHERNET0_QCH_S1),
	SFR_ACCESS(QCH_CON_ETHERNET0_QCH_S1_CLOCK_REQ, 1, 1, QCH_CON_ETHERNET0_QCH_S1),
	SFR_ACCESS(QCH_CON_ETHERNET0_QCH_S1_EXPIRE_VAL, 16, 10, QCH_CON_ETHERNET0_QCH_S1),
	SFR_ACCESS(QCH_CON_ETHERNET0_QCH_S1_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_ETHERNET0_QCH_S1),
	SFR_ACCESS(QCH_CON_ETHERNET1_QCH_S0_ENABLE, 0, 1, QCH_CON_ETHERNET1_QCH_S0),
	SFR_ACCESS(QCH_CON_ETHERNET1_QCH_S0_CLOCK_REQ, 1, 1, QCH_CON_ETHERNET1_QCH_S0),
	SFR_ACCESS(QCH_CON_ETHERNET1_QCH_S0_EXPIRE_VAL, 16, 10, QCH_CON_ETHERNET1_QCH_S0),
	SFR_ACCESS(QCH_CON_ETHERNET1_QCH_S0_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_ETHERNET1_QCH_S0),
	SFR_ACCESS(QCH_CON_ETHERNET1_QCH_S1_ENABLE, 0, 1, QCH_CON_ETHERNET1_QCH_S1),
	SFR_ACCESS(QCH_CON_ETHERNET1_QCH_S1_CLOCK_REQ, 1, 1, QCH_CON_ETHERNET1_QCH_S1),
	SFR_ACCESS(QCH_CON_ETHERNET1_QCH_S1_EXPIRE_VAL, 16, 10, QCH_CON_ETHERNET1_QCH_S1),
	SFR_ACCESS(QCH_CON_ETHERNET1_QCH_S1_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_ETHERNET1_QCH_S1),
	SFR_ACCESS(QCH_CON_FSYS2_CMU_FSYS2_QCH_ENABLE, 0, 1, QCH_CON_FSYS2_CMU_FSYS2_QCH),
	SFR_ACCESS(QCH_CON_FSYS2_CMU_FSYS2_QCH_CLOCK_REQ, 1, 1, QCH_CON_FSYS2_CMU_FSYS2_QCH),
	SFR_ACCESS(QCH_CON_FSYS2_CMU_FSYS2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_FSYS2_CMU_FSYS2_QCH),
	SFR_ACCESS(QCH_CON_FSYS2_CMU_FSYS2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_FSYS2_CMU_FSYS2_QCH),
	SFR_ACCESS(QCH_CON_GPIO_FSYS2_QCH_ENABLE, 0, 1, QCH_CON_GPIO_FSYS2_QCH),
	SFR_ACCESS(QCH_CON_GPIO_FSYS2_QCH_CLOCK_REQ, 1, 1, QCH_CON_GPIO_FSYS2_QCH),
	SFR_ACCESS(QCH_CON_GPIO_FSYS2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_GPIO_FSYS2_QCH),
	SFR_ACCESS(QCH_CON_GPIO_FSYS2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GPIO_FSYS2_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_FSYS0FSYS2_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_P_FSYS0FSYS2_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_FSYS0FSYS2_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_P_FSYS0FSYS2_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_FSYS0FSYS2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_P_FSYS0FSYS2_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_FSYS0FSYS2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_P_FSYS0FSYS2_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_FSYS2_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_P_FSYS2_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_FSYS2_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_P_FSYS2_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_FSYS2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_P_FSYS2_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_FSYS2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_P_FSYS2_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D_FSYS2_QCH_ENABLE, 0, 1, QCH_CON_LHS_ACEL_D_FSYS2_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D_FSYS2_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_ACEL_D_FSYS2_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D_FSYS2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_ACEL_D_FSYS2_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D_FSYS2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_ACEL_D_FSYS2_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_FSYS2FSYS0_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_D_FSYS2FSYS0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_FSYS2FSYS0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_D_FSYS2FSYS0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_FSYS2FSYS0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_D_FSYS2FSYS0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_FSYS2FSYS0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_D_FSYS2FSYS0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_ETHERNET_QCH_ENABLE, 0, 1, QCH_CON_PPMU_ETHERNET_QCH),
	SFR_ACCESS(QCH_CON_PPMU_ETHERNET_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_ETHERNET_QCH),
	SFR_ACCESS(QCH_CON_PPMU_ETHERNET_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_ETHERNET_QCH),
	SFR_ACCESS(QCH_CON_PPMU_ETHERNET_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_ETHERNET_QCH),
	SFR_ACCESS(QCH_CON_PPMU_UFS_EMBD0_QCH_ENABLE, 0, 1, QCH_CON_PPMU_UFS_EMBD0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_UFS_EMBD0_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_UFS_EMBD0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_UFS_EMBD0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_UFS_EMBD0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_UFS_EMBD0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_UFS_EMBD0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_UFS_EMBD1_QCH_ENABLE, 0, 1, QCH_CON_PPMU_UFS_EMBD1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_UFS_EMBD1_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_UFS_EMBD1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_UFS_EMBD1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_UFS_EMBD1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_UFS_EMBD1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_UFS_EMBD1_QCH),
	SFR_ACCESS(QCH_CON_QE_ETHERNET0_QCH_ENABLE, 0, 1, QCH_CON_QE_ETHERNET0_QCH),
	SFR_ACCESS(QCH_CON_QE_ETHERNET0_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_ETHERNET0_QCH),
	SFR_ACCESS(QCH_CON_QE_ETHERNET0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_QE_ETHERNET0_QCH),
	SFR_ACCESS(QCH_CON_QE_ETHERNET0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_ETHERNET0_QCH),
	SFR_ACCESS(QCH_CON_QE_ETHERNET1_QCH_ENABLE, 0, 1, QCH_CON_QE_ETHERNET1_QCH),
	SFR_ACCESS(QCH_CON_QE_ETHERNET1_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_ETHERNET1_QCH),
	SFR_ACCESS(QCH_CON_QE_ETHERNET1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_QE_ETHERNET1_QCH),
	SFR_ACCESS(QCH_CON_QE_ETHERNET1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_ETHERNET1_QCH),
	SFR_ACCESS(QCH_CON_QE_UFS_EMBD0_QCH_ENABLE, 0, 1, QCH_CON_QE_UFS_EMBD0_QCH),
	SFR_ACCESS(QCH_CON_QE_UFS_EMBD0_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_UFS_EMBD0_QCH),
	SFR_ACCESS(QCH_CON_QE_UFS_EMBD0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_QE_UFS_EMBD0_QCH),
	SFR_ACCESS(QCH_CON_QE_UFS_EMBD0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_UFS_EMBD0_QCH),
	SFR_ACCESS(QCH_CON_QE_UFS_EMBD1_QCH_ENABLE, 0, 1, QCH_CON_QE_UFS_EMBD1_QCH),
	SFR_ACCESS(QCH_CON_QE_UFS_EMBD1_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_UFS_EMBD1_QCH),
	SFR_ACCESS(QCH_CON_QE_UFS_EMBD1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_QE_UFS_EMBD1_QCH),
	SFR_ACCESS(QCH_CON_QE_UFS_EMBD1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_UFS_EMBD1_QCH),
	SFR_ACCESS(QCH_CON_S2MPU_D_FSYS2_QCH_ENABLE, 0, 1, QCH_CON_S2MPU_D_FSYS2_QCH),
	SFR_ACCESS(QCH_CON_S2MPU_D_FSYS2_QCH_CLOCK_REQ, 1, 1, QCH_CON_S2MPU_D_FSYS2_QCH),
	SFR_ACCESS(QCH_CON_S2MPU_D_FSYS2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_S2MPU_D_FSYS2_QCH),
	SFR_ACCESS(QCH_CON_S2MPU_D_FSYS2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_S2MPU_D_FSYS2_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_ETHERNET_QCH_ENABLE, 0, 1, QCH_CON_SYSMMU_ETHERNET_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_ETHERNET_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_ETHERNET_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_ETHERNET_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_ETHERNET_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_ETHERNET_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_ETHERNET_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_FSYS2_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_FSYS2_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_FSYS2_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_FSYS2_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_FSYS2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_FSYS2_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_FSYS2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_FSYS2_QCH),
	SFR_ACCESS(QCH_CON_UFS_EMBD0_QCH_UFS_ENABLE, 0, 1, QCH_CON_UFS_EMBD0_QCH_UFS),
	SFR_ACCESS(QCH_CON_UFS_EMBD0_QCH_UFS_CLOCK_REQ, 1, 1, QCH_CON_UFS_EMBD0_QCH_UFS),
	SFR_ACCESS(QCH_CON_UFS_EMBD0_QCH_UFS_EXPIRE_VAL, 16, 10, QCH_CON_UFS_EMBD0_QCH_UFS),
	SFR_ACCESS(QCH_CON_UFS_EMBD0_QCH_UFS_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_UFS_EMBD0_QCH_UFS),
	SFR_ACCESS(QCH_CON_UFS_EMBD0_QCH_FMP_ENABLE, 0, 1, QCH_CON_UFS_EMBD0_QCH_FMP),
	SFR_ACCESS(QCH_CON_UFS_EMBD0_QCH_FMP_CLOCK_REQ, 1, 1, QCH_CON_UFS_EMBD0_QCH_FMP),
	SFR_ACCESS(QCH_CON_UFS_EMBD0_QCH_FMP_EXPIRE_VAL, 16, 10, QCH_CON_UFS_EMBD0_QCH_FMP),
	SFR_ACCESS(QCH_CON_UFS_EMBD0_QCH_FMP_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_UFS_EMBD0_QCH_FMP),
	SFR_ACCESS(QCH_CON_UFS_EMBD1_QCH_UFS_ENABLE, 0, 1, QCH_CON_UFS_EMBD1_QCH_UFS),
	SFR_ACCESS(QCH_CON_UFS_EMBD1_QCH_UFS_CLOCK_REQ, 1, 1, QCH_CON_UFS_EMBD1_QCH_UFS),
	SFR_ACCESS(QCH_CON_UFS_EMBD1_QCH_UFS_EXPIRE_VAL, 16, 10, QCH_CON_UFS_EMBD1_QCH_UFS),
	SFR_ACCESS(QCH_CON_UFS_EMBD1_QCH_UFS_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_UFS_EMBD1_QCH_UFS),
	SFR_ACCESS(QCH_CON_UFS_EMBD1_QCH_FMP_ENABLE, 0, 1, QCH_CON_UFS_EMBD1_QCH_FMP),
	SFR_ACCESS(QCH_CON_UFS_EMBD1_QCH_FMP_CLOCK_REQ, 1, 1, QCH_CON_UFS_EMBD1_QCH_FMP),
	SFR_ACCESS(QCH_CON_UFS_EMBD1_QCH_FMP_EXPIRE_VAL, 16, 10, QCH_CON_UFS_EMBD1_QCH_FMP),
	SFR_ACCESS(QCH_CON_UFS_EMBD1_QCH_FMP_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_UFS_EMBD1_QCH_FMP),
	SFR_ACCESS(QCH_CON_VGEN_ETHERNET0_QCH_ENABLE, 0, 1, QCH_CON_VGEN_ETHERNET0_QCH),
	SFR_ACCESS(QCH_CON_VGEN_ETHERNET0_QCH_CLOCK_REQ, 1, 1, QCH_CON_VGEN_ETHERNET0_QCH),
	SFR_ACCESS(QCH_CON_VGEN_ETHERNET0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_VGEN_ETHERNET0_QCH),
	SFR_ACCESS(QCH_CON_VGEN_ETHERNET0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_VGEN_ETHERNET0_QCH),
	SFR_ACCESS(QCH_CON_VGEN_ETHERNET1_QCH_ENABLE, 0, 1, QCH_CON_VGEN_ETHERNET1_QCH),
	SFR_ACCESS(QCH_CON_VGEN_ETHERNET1_QCH_CLOCK_REQ, 1, 1, QCH_CON_VGEN_ETHERNET1_QCH),
	SFR_ACCESS(QCH_CON_VGEN_ETHERNET1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_VGEN_ETHERNET1_QCH),
	SFR_ACCESS(QCH_CON_VGEN_ETHERNET1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_VGEN_ETHERNET1_QCH),
	SFR_ACCESS(QCH_CON_BTM_G2DD0_QCH_ENABLE, 0, 1, QCH_CON_BTM_G2DD0_QCH),
	SFR_ACCESS(QCH_CON_BTM_G2DD0_QCH_CLOCK_REQ, 1, 1, QCH_CON_BTM_G2DD0_QCH),
	SFR_ACCESS(QCH_CON_BTM_G2DD0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_BTM_G2DD0_QCH),
	SFR_ACCESS(QCH_CON_BTM_G2DD0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_BTM_G2DD0_QCH),
	SFR_ACCESS(QCH_CON_BTM_G2DD1_QCH_ENABLE, 0, 1, QCH_CON_BTM_G2DD1_QCH),
	SFR_ACCESS(QCH_CON_BTM_G2DD1_QCH_CLOCK_REQ, 1, 1, QCH_CON_BTM_G2DD1_QCH),
	SFR_ACCESS(QCH_CON_BTM_G2DD1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_BTM_G2DD1_QCH),
	SFR_ACCESS(QCH_CON_BTM_G2DD1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_BTM_G2DD1_QCH),
	SFR_ACCESS(QCH_CON_BTM_G2DD2_QCH_ENABLE, 0, 1, QCH_CON_BTM_G2DD2_QCH),
	SFR_ACCESS(QCH_CON_BTM_G2DD2_QCH_CLOCK_REQ, 1, 1, QCH_CON_BTM_G2DD2_QCH),
	SFR_ACCESS(QCH_CON_BTM_G2DD2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_BTM_G2DD2_QCH),
	SFR_ACCESS(QCH_CON_BTM_G2DD2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_BTM_G2DD2_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_G2D_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_G2D_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_G2D_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_G2D_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_G2D_QCH_EXPIRE_VAL, 16, 10, QCH_CON_D_TZPC_G2D_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_G2D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_G2D_QCH),
	SFR_ACCESS(QCH_CON_G2D_QCH_ENABLE, 0, 1, QCH_CON_G2D_QCH),
	SFR_ACCESS(QCH_CON_G2D_QCH_CLOCK_REQ, 1, 1, QCH_CON_G2D_QCH),
	SFR_ACCESS(QCH_CON_G2D_QCH_EXPIRE_VAL, 16, 10, QCH_CON_G2D_QCH),
	SFR_ACCESS(QCH_CON_G2D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_G2D_QCH),
	SFR_ACCESS(QCH_CON_G2D_CMU_G2D_QCH_ENABLE, 0, 1, QCH_CON_G2D_CMU_G2D_QCH),
	SFR_ACCESS(QCH_CON_G2D_CMU_G2D_QCH_CLOCK_REQ, 1, 1, QCH_CON_G2D_CMU_G2D_QCH),
	SFR_ACCESS(QCH_CON_G2D_CMU_G2D_QCH_EXPIRE_VAL, 16, 10, QCH_CON_G2D_CMU_G2D_QCH),
	SFR_ACCESS(QCH_CON_G2D_CMU_G2D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_G2D_CMU_G2D_QCH),
	SFR_ACCESS(QCH_CON_JPEG_QCH_ENABLE, 0, 1, QCH_CON_JPEG_QCH),
	SFR_ACCESS(QCH_CON_JPEG_QCH_CLOCK_REQ, 1, 1, QCH_CON_JPEG_QCH),
	SFR_ACCESS(QCH_CON_JPEG_QCH_EXPIRE_VAL, 16, 10, QCH_CON_JPEG_QCH),
	SFR_ACCESS(QCH_CON_JPEG_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_JPEG_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_G2D_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_P_G2D_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_G2D_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_P_G2D_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_G2D_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_P_G2D_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_G2D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_P_G2D_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D0_G2D_QCH_ENABLE, 0, 1, QCH_CON_LHS_ACEL_D0_G2D_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D0_G2D_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_ACEL_D0_G2D_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D0_G2D_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_ACEL_D0_G2D_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D0_G2D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_ACEL_D0_G2D_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D1_G2D_QCH_ENABLE, 0, 1, QCH_CON_LHS_ACEL_D1_G2D_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D1_G2D_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_ACEL_D1_G2D_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D1_G2D_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_ACEL_D1_G2D_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D1_G2D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_ACEL_D1_G2D_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D2_G2D_QCH_ENABLE, 0, 1, QCH_CON_LHS_ACEL_D2_G2D_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D2_G2D_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_ACEL_D2_G2D_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D2_G2D_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_ACEL_D2_G2D_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACEL_D2_G2D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_ACEL_D2_G2D_QCH),
	SFR_ACCESS(QCH_CON_MSCL_QCH_ENABLE, 0, 1, QCH_CON_MSCL_QCH),
	SFR_ACCESS(QCH_CON_MSCL_QCH_CLOCK_REQ, 1, 1, QCH_CON_MSCL_QCH),
	SFR_ACCESS(QCH_CON_MSCL_QCH_EXPIRE_VAL, 16, 10, QCH_CON_MSCL_QCH),
	SFR_ACCESS(QCH_CON_MSCL_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MSCL_QCH),
	SFR_ACCESS(QCH_CON_PPMU_G2DD0_QCH_ENABLE, 0, 1, QCH_CON_PPMU_G2DD0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_G2DD0_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_G2DD0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_G2DD0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_G2DD0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_G2DD0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_G2DD0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_G2DD1_QCH_ENABLE, 0, 1, QCH_CON_PPMU_G2DD1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_G2DD1_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_G2DD1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_G2DD1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_G2DD1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_G2DD1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_G2DD1_QCH),
	SFR_ACCESS(QCH_CON_PPMU_G2DD2_QCH_ENABLE, 0, 1, QCH_CON_PPMU_G2DD2_QCH),
	SFR_ACCESS(QCH_CON_PPMU_G2DD2_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_G2DD2_QCH),
	SFR_ACCESS(QCH_CON_PPMU_G2DD2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_G2DD2_QCH),
	SFR_ACCESS(QCH_CON_PPMU_G2DD2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_G2DD2_QCH),
	SFR_ACCESS(QCH_CON_QE_JPEG_QCH_ENABLE, 0, 1, QCH_CON_QE_JPEG_QCH),
	SFR_ACCESS(QCH_CON_QE_JPEG_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_JPEG_QCH),
	SFR_ACCESS(QCH_CON_QE_JPEG_QCH_EXPIRE_VAL, 16, 10, QCH_CON_QE_JPEG_QCH),
	SFR_ACCESS(QCH_CON_QE_JPEG_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_JPEG_QCH),
	SFR_ACCESS(QCH_CON_QE_MSCL_QCH_ENABLE, 0, 1, QCH_CON_QE_MSCL_QCH),
	SFR_ACCESS(QCH_CON_QE_MSCL_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_MSCL_QCH),
	SFR_ACCESS(QCH_CON_QE_MSCL_QCH_EXPIRE_VAL, 16, 10, QCH_CON_QE_MSCL_QCH),
	SFR_ACCESS(QCH_CON_QE_MSCL_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_MSCL_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_G2DD0_QCH_S0_ENABLE, 0, 1, QCH_CON_SYSMMU_G2DD0_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_G2DD0_QCH_S0_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_G2DD0_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_G2DD0_QCH_S0_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_G2DD0_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_G2DD0_QCH_S0_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_G2DD0_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_G2DD0_QCH_S1_ENABLE, 0, 1, QCH_CON_SYSMMU_G2DD0_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_G2DD0_QCH_S1_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_G2DD0_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_G2DD0_QCH_S1_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_G2DD0_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_G2DD0_QCH_S1_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_G2DD0_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_G2DD1_QCH_S0_ENABLE, 0, 1, QCH_CON_SYSMMU_G2DD1_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_G2DD1_QCH_S0_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_G2DD1_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_G2DD1_QCH_S0_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_G2DD1_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_G2DD1_QCH_S0_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_G2DD1_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_G2DD1_QCH_S1_ENABLE, 0, 1, QCH_CON_SYSMMU_G2DD1_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_G2DD1_QCH_S1_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_G2DD1_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_G2DD1_QCH_S1_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_G2DD1_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_G2DD1_QCH_S1_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_G2DD1_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_G2DD2_QCH_S0_ENABLE, 0, 1, QCH_CON_SYSMMU_G2DD2_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_G2DD2_QCH_S0_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_G2DD2_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_G2DD2_QCH_S0_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_G2DD2_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_G2DD2_QCH_S0_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_G2DD2_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_G2DD2_QCH_S1_ENABLE, 0, 1, QCH_CON_SYSMMU_G2DD2_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_G2DD2_QCH_S1_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_G2DD2_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_G2DD2_QCH_S1_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_G2DD2_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_G2DD2_QCH_S1_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_G2DD2_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSREG_G2D_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_G2D_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_G2D_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_G2D_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_G2D_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_G2D_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_G2D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_G2D_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_G2D_QCH_ENABLE, 0, 1, QCH_CON_VGEN_LITE_G2D_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_G2D_QCH_CLOCK_REQ, 1, 1, QCH_CON_VGEN_LITE_G2D_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_G2D_QCH_EXPIRE_VAL, 16, 10, QCH_CON_VGEN_LITE_G2D_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_G2D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_VGEN_LITE_G2D_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_G3D00_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_G3D00_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_G3D00_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_G3D00_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_G3D00_QCH_EXPIRE_VAL, 16, 10, QCH_CON_D_TZPC_G3D00_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_G3D00_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_G3D00_QCH),
	SFR_ACCESS(QCH_CON_G3D00_CMU_G3D00_QCH_ENABLE, 0, 1, QCH_CON_G3D00_CMU_G3D00_QCH),
	SFR_ACCESS(QCH_CON_G3D00_CMU_G3D00_QCH_CLOCK_REQ, 1, 1, QCH_CON_G3D00_CMU_G3D00_QCH),
	SFR_ACCESS(QCH_CON_G3D00_CMU_G3D00_QCH_EXPIRE_VAL, 16, 10, QCH_CON_G3D00_CMU_G3D00_QCH),
	SFR_ACCESS(QCH_CON_G3D00_CMU_G3D00_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_G3D00_CMU_G3D00_QCH),
	SFR_ACCESS(QCH_CON_GPU00_QCH_ENABLE, 0, 1, QCH_CON_GPU00_QCH),
	SFR_ACCESS(QCH_CON_GPU00_QCH_CLOCK_REQ, 1, 1, QCH_CON_GPU00_QCH),
	SFR_ACCESS(QCH_CON_GPU00_QCH_EXPIRE_VAL, 16, 10, QCH_CON_GPU00_QCH),
	SFR_ACCESS(QCH_CON_GPU00_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GPU00_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_G3D00_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_P_G3D00_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_G3D00_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_P_G3D00_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_G3D00_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_P_G3D00_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_G3D00_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_P_G3D00_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_INT_G3D00_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_P_INT_G3D00_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_INT_G3D00_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_P_INT_G3D00_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_INT_G3D00_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_P_INT_G3D00_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_INT_G3D00_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_P_INT_G3D00_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACE_D_G3D00_QCH_ENABLE, 0, 1, QCH_CON_LHS_ACE_D_G3D00_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACE_D_G3D00_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_ACE_D_G3D00_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACE_D_G3D00_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_ACE_D_G3D00_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACE_D_G3D00_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_ACE_D_G3D00_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_INT_G3D00_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_P_INT_G3D00_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_INT_G3D00_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_P_INT_G3D00_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_INT_G3D00_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_P_INT_G3D00_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_INT_G3D00_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_P_INT_G3D00_QCH),
	SFR_ACCESS(QCH_CON_PPMU_G3D00_QCH_ENABLE, 0, 1, QCH_CON_PPMU_G3D00_QCH),
	SFR_ACCESS(QCH_CON_PPMU_G3D00_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_G3D00_QCH),
	SFR_ACCESS(QCH_CON_PPMU_G3D00_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_G3D00_QCH),
	SFR_ACCESS(QCH_CON_PPMU_G3D00_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_G3D00_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_G3D00_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_G3D00_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_G3D00_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_G3D00_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_G3D00_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_G3D00_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_G3D00_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_G3D00_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_G3D00_QCH_ENABLE, 0, 1, QCH_CON_VGEN_LITE_G3D00_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_G3D00_QCH_CLOCK_REQ, 1, 1, QCH_CON_VGEN_LITE_G3D00_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_G3D00_QCH_EXPIRE_VAL, 16, 10, QCH_CON_VGEN_LITE_G3D00_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_G3D00_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_VGEN_LITE_G3D00_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_G3D01_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_G3D01_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_G3D01_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_G3D01_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_G3D01_QCH_EXPIRE_VAL, 16, 10, QCH_CON_D_TZPC_G3D01_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_G3D01_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_G3D01_QCH),
	SFR_ACCESS(QCH_CON_G3D01_CMU_G3D01_QCH_ENABLE, 0, 1, QCH_CON_G3D01_CMU_G3D01_QCH),
	SFR_ACCESS(QCH_CON_G3D01_CMU_G3D01_QCH_CLOCK_REQ, 1, 1, QCH_CON_G3D01_CMU_G3D01_QCH),
	SFR_ACCESS(QCH_CON_G3D01_CMU_G3D01_QCH_EXPIRE_VAL, 16, 10, QCH_CON_G3D01_CMU_G3D01_QCH),
	SFR_ACCESS(QCH_CON_G3D01_CMU_G3D01_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_G3D01_CMU_G3D01_QCH),
	SFR_ACCESS(QCH_CON_GPU01_QCH_ENABLE, 0, 1, QCH_CON_GPU01_QCH),
	SFR_ACCESS(QCH_CON_GPU01_QCH_CLOCK_REQ, 1, 1, QCH_CON_GPU01_QCH),
	SFR_ACCESS(QCH_CON_GPU01_QCH_EXPIRE_VAL, 16, 10, QCH_CON_GPU01_QCH),
	SFR_ACCESS(QCH_CON_GPU01_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GPU01_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_G3D01_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_P_G3D01_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_G3D01_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_P_G3D01_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_G3D01_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_P_G3D01_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_G3D01_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_P_G3D01_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_INT_G3D01_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_P_INT_G3D01_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_INT_G3D01_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_P_INT_G3D01_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_INT_G3D01_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_P_INT_G3D01_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_INT_G3D01_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_P_INT_G3D01_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACE_D_G3D01_QCH_ENABLE, 0, 1, QCH_CON_LHS_ACE_D_G3D01_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACE_D_G3D01_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_ACE_D_G3D01_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACE_D_G3D01_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_ACE_D_G3D01_QCH),
	SFR_ACCESS(QCH_CON_LHS_ACE_D_G3D01_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_ACE_D_G3D01_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_INT_G3D01_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_P_INT_G3D01_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_INT_G3D01_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_P_INT_G3D01_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_INT_G3D01_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_P_INT_G3D01_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_INT_G3D01_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_P_INT_G3D01_QCH),
	SFR_ACCESS(QCH_CON_PPMU_G3D01_QCH_ENABLE, 0, 1, QCH_CON_PPMU_G3D01_QCH),
	SFR_ACCESS(QCH_CON_PPMU_G3D01_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_G3D01_QCH),
	SFR_ACCESS(QCH_CON_PPMU_G3D01_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_G3D01_QCH),
	SFR_ACCESS(QCH_CON_PPMU_G3D01_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_G3D01_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_G3D01_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_G3D01_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_G3D01_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_G3D01_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_G3D01_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_G3D01_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_G3D01_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_G3D01_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_G3D01_QCH_ENABLE, 0, 1, QCH_CON_VGEN_LITE_G3D01_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_G3D01_QCH_CLOCK_REQ, 1, 1, QCH_CON_VGEN_LITE_G3D01_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_G3D01_QCH_EXPIRE_VAL, 16, 10, QCH_CON_VGEN_LITE_G3D01_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_G3D01_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_VGEN_LITE_G3D01_QCH),
	SFR_ACCESS(QCH_CON_ASB_G3D1_QCH_LH_D0_G3D1_ENABLE, 0, 1, QCH_CON_ASB_G3D1_QCH_LH_D0_G3D1),
	SFR_ACCESS(QCH_CON_ASB_G3D1_QCH_LH_D0_G3D1_CLOCK_REQ, 1, 1, QCH_CON_ASB_G3D1_QCH_LH_D0_G3D1),
	SFR_ACCESS(QCH_CON_ASB_G3D1_QCH_LH_D0_G3D1_EXPIRE_VAL, 16, 10, QCH_CON_ASB_G3D1_QCH_LH_D0_G3D1),
	SFR_ACCESS(QCH_CON_ASB_G3D1_QCH_LH_D0_G3D1_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_ASB_G3D1_QCH_LH_D0_G3D1),
	SFR_ACCESS(QCH_CON_ASB_G3D1_QCH_LH_D1_G3D1_ENABLE, 0, 1, QCH_CON_ASB_G3D1_QCH_LH_D1_G3D1),
	SFR_ACCESS(QCH_CON_ASB_G3D1_QCH_LH_D1_G3D1_CLOCK_REQ, 1, 1, QCH_CON_ASB_G3D1_QCH_LH_D1_G3D1),
	SFR_ACCESS(QCH_CON_ASB_G3D1_QCH_LH_D1_G3D1_EXPIRE_VAL, 16, 10, QCH_CON_ASB_G3D1_QCH_LH_D1_G3D1),
	SFR_ACCESS(QCH_CON_ASB_G3D1_QCH_LH_D1_G3D1_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_ASB_G3D1_QCH_LH_D1_G3D1),
	SFR_ACCESS(QCH_CON_ASB_G3D1_QCH_LH_D2_G3D1_ENABLE, 0, 1, QCH_CON_ASB_G3D1_QCH_LH_D2_G3D1),
	SFR_ACCESS(QCH_CON_ASB_G3D1_QCH_LH_D2_G3D1_CLOCK_REQ, 1, 1, QCH_CON_ASB_G3D1_QCH_LH_D2_G3D1),
	SFR_ACCESS(QCH_CON_ASB_G3D1_QCH_LH_D2_G3D1_EXPIRE_VAL, 16, 10, QCH_CON_ASB_G3D1_QCH_LH_D2_G3D1),
	SFR_ACCESS(QCH_CON_ASB_G3D1_QCH_LH_D2_G3D1_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_ASB_G3D1_QCH_LH_D2_G3D1),
	SFR_ACCESS(QCH_CON_ASB_G3D1_QCH_LH_D3_G3D1_ENABLE, 0, 1, QCH_CON_ASB_G3D1_QCH_LH_D3_G3D1),
	SFR_ACCESS(QCH_CON_ASB_G3D1_QCH_LH_D3_G3D1_CLOCK_REQ, 1, 1, QCH_CON_ASB_G3D1_QCH_LH_D3_G3D1),
	SFR_ACCESS(QCH_CON_ASB_G3D1_QCH_LH_D3_G3D1_EXPIRE_VAL, 16, 10, QCH_CON_ASB_G3D1_QCH_LH_D3_G3D1),
	SFR_ACCESS(QCH_CON_ASB_G3D1_QCH_LH_D3_G3D1_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_ASB_G3D1_QCH_LH_D3_G3D1),
	SFR_ACCESS(QCH_CON_D_TZPC_G3D1_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_G3D1_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_G3D1_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_G3D1_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_G3D1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_D_TZPC_G3D1_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_G3D1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_G3D1_QCH),
	SFR_ACCESS(QCH_CON_G3D1_CMU_G3D1_QCH_ENABLE, 0, 1, QCH_CON_G3D1_CMU_G3D1_QCH),
	SFR_ACCESS(QCH_CON_G3D1_CMU_G3D1_QCH_CLOCK_REQ, 1, 1, QCH_CON_G3D1_CMU_G3D1_QCH),
	SFR_ACCESS(QCH_CON_G3D1_CMU_G3D1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_G3D1_CMU_G3D1_QCH),
	SFR_ACCESS(QCH_CON_G3D1_CMU_G3D1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_G3D1_CMU_G3D1_QCH),
	SFR_ACCESS(QCH_CON_GPU1_QCH_ENABLE, 0, 1, QCH_CON_GPU1_QCH),
	SFR_ACCESS(QCH_CON_GPU1_QCH_CLOCK_REQ, 1, 1, QCH_CON_GPU1_QCH),
	SFR_ACCESS(QCH_CON_GPU1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_GPU1_QCH),
	SFR_ACCESS(QCH_CON_GPU1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GPU1_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_G3D1_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_P_G3D1_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_G3D1_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_P_G3D1_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_G3D1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_P_G3D1_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_G3D1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_P_G3D1_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_INT_G3D1_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_P_INT_G3D1_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_INT_G3D1_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_P_INT_G3D1_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_INT_G3D1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_P_INT_G3D1_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_INT_G3D1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_P_INT_G3D1_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_INT_G3D1_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_P_INT_G3D1_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_INT_G3D1_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_P_INT_G3D1_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_INT_G3D1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_P_INT_G3D1_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_INT_G3D1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_P_INT_G3D1_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_G3D1_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_G3D1_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_G3D1_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_G3D1_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_G3D1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_G3D1_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_G3D1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_G3D1_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_G3D1_QCH_ENABLE, 0, 1, QCH_CON_VGEN_LITE_G3D1_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_G3D1_QCH_CLOCK_REQ, 1, 1, QCH_CON_VGEN_LITE_G3D1_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_G3D1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_VGEN_LITE_G3D1_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_G3D1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_VGEN_LITE_G3D1_QCH),
	SFR_ACCESS(QCH_CON_BTM_ISPB_QCH_ENABLE, 0, 1, QCH_CON_BTM_ISPB_QCH),
	SFR_ACCESS(QCH_CON_BTM_ISPB_QCH_CLOCK_REQ, 1, 1, QCH_CON_BTM_ISPB_QCH),
	SFR_ACCESS(QCH_CON_BTM_ISPB_QCH_EXPIRE_VAL, 16, 10, QCH_CON_BTM_ISPB_QCH),
	SFR_ACCESS(QCH_CON_BTM_ISPB_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_BTM_ISPB_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_ISPB_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_ISPB_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_ISPB_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_ISPB_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_ISPB_QCH_EXPIRE_VAL, 16, 10, QCH_CON_D_TZPC_ISPB_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_ISPB_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_ISPB_QCH),
	SFR_ACCESS(QCH_CON_ISPB_QCH_ENABLE, 0, 1, QCH_CON_ISPB_QCH),
	SFR_ACCESS(QCH_CON_ISPB_QCH_CLOCK_REQ, 1, 1, QCH_CON_ISPB_QCH),
	SFR_ACCESS(QCH_CON_ISPB_QCH_EXPIRE_VAL, 16, 10, QCH_CON_ISPB_QCH),
	SFR_ACCESS(QCH_CON_ISPB_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_ISPB_QCH),
	SFR_ACCESS(QCH_CON_ISPB_QCH_C2C_ENABLE, 0, 1, QCH_CON_ISPB_QCH_C2C),
	SFR_ACCESS(QCH_CON_ISPB_QCH_C2C_CLOCK_REQ, 1, 1, QCH_CON_ISPB_QCH_C2C),
	SFR_ACCESS(QCH_CON_ISPB_QCH_C2C_EXPIRE_VAL, 16, 10, QCH_CON_ISPB_QCH_C2C),
	SFR_ACCESS(QCH_CON_ISPB_QCH_C2C_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_ISPB_QCH_C2C),
	SFR_ACCESS(QCH_CON_ISPB_CMU_ISPB_QCH_ENABLE, 0, 1, QCH_CON_ISPB_CMU_ISPB_QCH),
	SFR_ACCESS(QCH_CON_ISPB_CMU_ISPB_QCH_CLOCK_REQ, 1, 1, QCH_CON_ISPB_CMU_ISPB_QCH),
	SFR_ACCESS(QCH_CON_ISPB_CMU_ISPB_QCH_EXPIRE_VAL, 16, 10, QCH_CON_ISPB_CMU_ISPB_QCH),
	SFR_ACCESS(QCH_CON_ISPB_CMU_ISPB_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_ISPB_CMU_ISPB_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_C2C_TAAISPB_QCH_ENABLE, 0, 1, QCH_CON_LHM_AST_C2C_TAAISPB_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_C2C_TAAISPB_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AST_C2C_TAAISPB_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_C2C_TAAISPB_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AST_C2C_TAAISPB_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_C2C_TAAISPB_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AST_C2C_TAAISPB_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF_TAAISPB_QCH_ENABLE, 0, 1, QCH_CON_LHM_AST_OTF_TAAISPB_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF_TAAISPB_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AST_OTF_TAAISPB_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF_TAAISPB_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AST_OTF_TAAISPB_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF_TAAISPB_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AST_OTF_TAAISPB_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_ISPB_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_P_ISPB_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_ISPB_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_P_ISPB_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_ISPB_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_P_ISPB_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_ISPB_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_P_ISPB_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_C2C_ISPBACC_QCH_ENABLE, 0, 1, QCH_CON_LHS_AST_C2C_ISPBACC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_C2C_ISPBACC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AST_C2C_ISPBACC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_C2C_ISPBACC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AST_C2C_ISPBACC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_C2C_ISPBACC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AST_C2C_ISPBACC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF_ISPBACC_QCH_ENABLE, 0, 1, QCH_CON_LHS_AST_OTF_ISPBACC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF_ISPBACC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AST_OTF_ISPBACC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF_ISPBACC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AST_OTF_ISPBACC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF_ISPBACC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AST_OTF_ISPBACC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_ISPB_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_D_ISPB_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_ISPB_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_D_ISPB_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_ISPB_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_D_ISPB_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_ISPB_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_D_ISPB_QCH),
	SFR_ACCESS(QCH_CON_PPMU_ISPB_QCH_ENABLE, 0, 1, QCH_CON_PPMU_ISPB_QCH),
	SFR_ACCESS(QCH_CON_PPMU_ISPB_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_ISPB_QCH),
	SFR_ACCESS(QCH_CON_PPMU_ISPB_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_ISPB_QCH),
	SFR_ACCESS(QCH_CON_PPMU_ISPB_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_ISPB_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_ISPB_QCH_S0_ENABLE, 0, 1, QCH_CON_SYSMMU_ISPB_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_ISPB_QCH_S0_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_ISPB_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_ISPB_QCH_S0_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_ISPB_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_ISPB_QCH_S0_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_ISPB_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_ISPB_QCH_S1_ENABLE, 0, 1, QCH_CON_SYSMMU_ISPB_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_ISPB_QCH_S1_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_ISPB_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_ISPB_QCH_S1_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_ISPB_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_ISPB_QCH_S1_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_ISPB_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSREG_ISPB_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_ISPB_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_ISPB_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_ISPB_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_ISPB_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_ISPB_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_ISPB_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_ISPB_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_ISPB_QCH_ENABLE, 0, 1, QCH_CON_VGEN_LITE_ISPB_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_ISPB_QCH_CLOCK_REQ, 1, 1, QCH_CON_VGEN_LITE_ISPB_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_ISPB_QCH_EXPIRE_VAL, 16, 10, QCH_CON_VGEN_LITE_ISPB_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_ISPB_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_VGEN_LITE_ISPB_QCH),
	SFR_ACCESS(QCH_CON_BTM_D0_MFC_QCH_ENABLE, 0, 1, QCH_CON_BTM_D0_MFC_QCH),
	SFR_ACCESS(QCH_CON_BTM_D0_MFC_QCH_CLOCK_REQ, 1, 1, QCH_CON_BTM_D0_MFC_QCH),
	SFR_ACCESS(QCH_CON_BTM_D0_MFC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_BTM_D0_MFC_QCH),
	SFR_ACCESS(QCH_CON_BTM_D0_MFC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_BTM_D0_MFC_QCH),
	SFR_ACCESS(QCH_CON_BTM_D1_MFC_QCH_ENABLE, 0, 1, QCH_CON_BTM_D1_MFC_QCH),
	SFR_ACCESS(QCH_CON_BTM_D1_MFC_QCH_CLOCK_REQ, 1, 1, QCH_CON_BTM_D1_MFC_QCH),
	SFR_ACCESS(QCH_CON_BTM_D1_MFC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_BTM_D1_MFC_QCH),
	SFR_ACCESS(QCH_CON_BTM_D1_MFC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_BTM_D1_MFC_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_MFC_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_MFC_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_MFC_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_MFC_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_MFC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_D_TZPC_MFC_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_MFC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_MFC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_MFC_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_P_MFC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_MFC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_P_MFC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_MFC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_P_MFC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_MFC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_P_MFC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D0_MFC_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_D0_MFC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D0_MFC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_D0_MFC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D0_MFC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_D0_MFC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D0_MFC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_D0_MFC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D1_MFC_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_D1_MFC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D1_MFC_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_D1_MFC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D1_MFC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_D1_MFC_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D1_MFC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_D1_MFC_QCH),
	SFR_ACCESS(QCH_CON_LH_ATB_MFC_QCH_MI_ENABLE, 0, 1, QCH_CON_LH_ATB_MFC_QCH_MI),
	SFR_ACCESS(QCH_CON_LH_ATB_MFC_QCH_MI_CLOCK_REQ, 1, 1, QCH_CON_LH_ATB_MFC_QCH_MI),
	SFR_ACCESS(QCH_CON_LH_ATB_MFC_QCH_MI_EXPIRE_VAL, 16, 10, QCH_CON_LH_ATB_MFC_QCH_MI),
	SFR_ACCESS(QCH_CON_LH_ATB_MFC_QCH_MI_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_ATB_MFC_QCH_MI),
	SFR_ACCESS(QCH_CON_LH_ATB_MFC_QCH_SI_ENABLE, 0, 1, QCH_CON_LH_ATB_MFC_QCH_SI),
	SFR_ACCESS(QCH_CON_LH_ATB_MFC_QCH_SI_CLOCK_REQ, 1, 1, QCH_CON_LH_ATB_MFC_QCH_SI),
	SFR_ACCESS(QCH_CON_LH_ATB_MFC_QCH_SI_EXPIRE_VAL, 16, 10, QCH_CON_LH_ATB_MFC_QCH_SI),
	SFR_ACCESS(QCH_CON_LH_ATB_MFC_QCH_SI_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LH_ATB_MFC_QCH_SI),
	SFR_ACCESS(QCH_CON_MFC_QCH_ENABLE, 0, 1, QCH_CON_MFC_QCH),
	SFR_ACCESS(QCH_CON_MFC_QCH_CLOCK_REQ, 1, 1, QCH_CON_MFC_QCH),
	SFR_ACCESS(QCH_CON_MFC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_MFC_QCH),
	SFR_ACCESS(QCH_CON_MFC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MFC_QCH),
	SFR_ACCESS(QCH_CON_MFC_CMU_MFC_QCH_ENABLE, 0, 1, QCH_CON_MFC_CMU_MFC_QCH),
	SFR_ACCESS(QCH_CON_MFC_CMU_MFC_QCH_CLOCK_REQ, 1, 1, QCH_CON_MFC_CMU_MFC_QCH),
	SFR_ACCESS(QCH_CON_MFC_CMU_MFC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_MFC_CMU_MFC_QCH),
	SFR_ACCESS(QCH_CON_MFC_CMU_MFC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MFC_CMU_MFC_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D0_MFC_QCH_ENABLE, 0, 1, QCH_CON_PPMU_D0_MFC_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D0_MFC_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_D0_MFC_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D0_MFC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_D0_MFC_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D0_MFC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_D0_MFC_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D1_MFC_QCH_ENABLE, 0, 1, QCH_CON_PPMU_D1_MFC_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D1_MFC_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_D1_MFC_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D1_MFC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_D1_MFC_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D1_MFC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_D1_MFC_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D2_MFC_QCH_ENABLE, 0, 1, QCH_CON_PPMU_D2_MFC_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D2_MFC_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_D2_MFC_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D2_MFC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_D2_MFC_QCH),
	SFR_ACCESS(QCH_CON_PPMU_D2_MFC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_D2_MFC_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_MFC_BUSD_LH_ATB_MFC_MI_SW_RESET_QCH_ENABLE, 0, 1, QCH_CON_RSTNSYNC_CLK_MFC_BUSD_LH_ATB_MFC_MI_SW_RESET_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_MFC_BUSD_LH_ATB_MFC_MI_SW_RESET_QCH_CLOCK_REQ, 1, 1, QCH_CON_RSTNSYNC_CLK_MFC_BUSD_LH_ATB_MFC_MI_SW_RESET_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_MFC_BUSD_LH_ATB_MFC_MI_SW_RESET_QCH_EXPIRE_VAL, 16, 10, QCH_CON_RSTNSYNC_CLK_MFC_BUSD_LH_ATB_MFC_MI_SW_RESET_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_MFC_BUSD_LH_ATB_MFC_MI_SW_RESET_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_RSTNSYNC_CLK_MFC_BUSD_LH_ATB_MFC_MI_SW_RESET_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_MFC_BUSD_LH_ATB_MFC_SI_SW_RESET_QCH_ENABLE, 0, 1, QCH_CON_RSTNSYNC_CLK_MFC_BUSD_LH_ATB_MFC_SI_SW_RESET_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_MFC_BUSD_LH_ATB_MFC_SI_SW_RESET_QCH_CLOCK_REQ, 1, 1, QCH_CON_RSTNSYNC_CLK_MFC_BUSD_LH_ATB_MFC_SI_SW_RESET_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_MFC_BUSD_LH_ATB_MFC_SI_SW_RESET_QCH_EXPIRE_VAL, 16, 10, QCH_CON_RSTNSYNC_CLK_MFC_BUSD_LH_ATB_MFC_SI_SW_RESET_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_MFC_BUSD_LH_ATB_MFC_SI_SW_RESET_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_RSTNSYNC_CLK_MFC_BUSD_LH_ATB_MFC_SI_SW_RESET_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_MFC_BUSD_MFC_SW_RESET_QCH_ENABLE, 0, 1, QCH_CON_RSTNSYNC_CLK_MFC_BUSD_MFC_SW_RESET_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_MFC_BUSD_MFC_SW_RESET_QCH_CLOCK_REQ, 1, 1, QCH_CON_RSTNSYNC_CLK_MFC_BUSD_MFC_SW_RESET_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_MFC_BUSD_MFC_SW_RESET_QCH_EXPIRE_VAL, 16, 10, QCH_CON_RSTNSYNC_CLK_MFC_BUSD_MFC_SW_RESET_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_MFC_BUSD_MFC_SW_RESET_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_RSTNSYNC_CLK_MFC_BUSD_MFC_SW_RESET_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_MFC_BUSD_WFD_SW_RESET_QCH_ENABLE, 0, 1, QCH_CON_RSTNSYNC_CLK_MFC_BUSD_WFD_SW_RESET_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_MFC_BUSD_WFD_SW_RESET_QCH_CLOCK_REQ, 1, 1, QCH_CON_RSTNSYNC_CLK_MFC_BUSD_WFD_SW_RESET_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_MFC_BUSD_WFD_SW_RESET_QCH_EXPIRE_VAL, 16, 10, QCH_CON_RSTNSYNC_CLK_MFC_BUSD_WFD_SW_RESET_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_MFC_BUSD_WFD_SW_RESET_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_RSTNSYNC_CLK_MFC_BUSD_WFD_SW_RESET_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_D0_MFC_QCH_S0_ENABLE, 0, 1, QCH_CON_SYSMMU_D0_MFC_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_D0_MFC_QCH_S0_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_D0_MFC_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_D0_MFC_QCH_S0_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_D0_MFC_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_D0_MFC_QCH_S0_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_D0_MFC_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_D0_MFC_QCH_S1_ENABLE, 0, 1, QCH_CON_SYSMMU_D0_MFC_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D0_MFC_QCH_S1_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_D0_MFC_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D0_MFC_QCH_S1_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_D0_MFC_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D0_MFC_QCH_S1_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_D0_MFC_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D1_MFC_QCH_S0_ENABLE, 0, 1, QCH_CON_SYSMMU_D1_MFC_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_D1_MFC_QCH_S0_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_D1_MFC_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_D1_MFC_QCH_S0_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_D1_MFC_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_D1_MFC_QCH_S0_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_D1_MFC_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_D1_MFC_QCH_S1_ENABLE, 0, 1, QCH_CON_SYSMMU_D1_MFC_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D1_MFC_QCH_S1_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_D1_MFC_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D1_MFC_QCH_S1_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_D1_MFC_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_D1_MFC_QCH_S1_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_D1_MFC_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSREG_MFC_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_MFC_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_MFC_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_MFC_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_MFC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_MFC_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_MFC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_MFC_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_MFC_QCH_ENABLE, 0, 1, QCH_CON_VGEN_LITE_MFC_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_MFC_QCH_CLOCK_REQ, 1, 1, QCH_CON_VGEN_LITE_MFC_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_MFC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_VGEN_LITE_MFC_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_MFC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_VGEN_LITE_MFC_QCH),
	SFR_ACCESS(QCH_CON_WFD_QCH_ENABLE, 0, 1, QCH_CON_WFD_QCH),
	SFR_ACCESS(QCH_CON_WFD_QCH_CLOCK_REQ, 1, 1, QCH_CON_WFD_QCH),
	SFR_ACCESS(QCH_CON_WFD_QCH_EXPIRE_VAL, 16, 10, QCH_CON_WFD_QCH),
	SFR_ACCESS(QCH_CON_WFD_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_WFD_QCH),
	SFR_ACCESS(QCH_CON_APBBR_DDRPHY0_QCH_ENABLE, 0, 1, QCH_CON_APBBR_DDRPHY0_QCH),
	SFR_ACCESS(QCH_CON_APBBR_DDRPHY0_QCH_CLOCK_REQ, 1, 1, QCH_CON_APBBR_DDRPHY0_QCH),
	SFR_ACCESS(QCH_CON_APBBR_DDRPHY0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_APBBR_DDRPHY0_QCH),
	SFR_ACCESS(QCH_CON_APBBR_DDRPHY0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_APBBR_DDRPHY0_QCH),
	SFR_ACCESS(QCH_CON_APBBR_DDRPHY1_QCH_ENABLE, 0, 1, QCH_CON_APBBR_DDRPHY1_QCH),
	SFR_ACCESS(QCH_CON_APBBR_DDRPHY1_QCH_CLOCK_REQ, 1, 1, QCH_CON_APBBR_DDRPHY1_QCH),
	SFR_ACCESS(QCH_CON_APBBR_DDRPHY1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_APBBR_DDRPHY1_QCH),
	SFR_ACCESS(QCH_CON_APBBR_DDRPHY1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_APBBR_DDRPHY1_QCH),
	SFR_ACCESS(QCH_CON_APBBR_DMC0_QCH_ENABLE, 0, 1, QCH_CON_APBBR_DMC0_QCH),
	SFR_ACCESS(QCH_CON_APBBR_DMC0_QCH_CLOCK_REQ, 1, 1, QCH_CON_APBBR_DMC0_QCH),
	SFR_ACCESS(QCH_CON_APBBR_DMC0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_APBBR_DMC0_QCH),
	SFR_ACCESS(QCH_CON_APBBR_DMC0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_APBBR_DMC0_QCH),
	SFR_ACCESS(QCH_CON_APBBR_DMC1_QCH_ENABLE, 0, 1, QCH_CON_APBBR_DMC1_QCH),
	SFR_ACCESS(QCH_CON_APBBR_DMC1_QCH_CLOCK_REQ, 1, 1, QCH_CON_APBBR_DMC1_QCH),
	SFR_ACCESS(QCH_CON_APBBR_DMC1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_APBBR_DMC1_QCH),
	SFR_ACCESS(QCH_CON_APBBR_DMC1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_APBBR_DMC1_QCH),
	SFR_ACCESS(QCH_CON_APBBR_DMCTZ0_QCH_ENABLE, 0, 1, QCH_CON_APBBR_DMCTZ0_QCH),
	SFR_ACCESS(QCH_CON_APBBR_DMCTZ0_QCH_CLOCK_REQ, 1, 1, QCH_CON_APBBR_DMCTZ0_QCH),
	SFR_ACCESS(QCH_CON_APBBR_DMCTZ0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_APBBR_DMCTZ0_QCH),
	SFR_ACCESS(QCH_CON_APBBR_DMCTZ0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_APBBR_DMCTZ0_QCH),
	SFR_ACCESS(QCH_CON_APBBR_DMCTZ1_QCH_ENABLE, 0, 1, QCH_CON_APBBR_DMCTZ1_QCH),
	SFR_ACCESS(QCH_CON_APBBR_DMCTZ1_QCH_CLOCK_REQ, 1, 1, QCH_CON_APBBR_DMCTZ1_QCH),
	SFR_ACCESS(QCH_CON_APBBR_DMCTZ1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_APBBR_DMCTZ1_QCH),
	SFR_ACCESS(QCH_CON_APBBR_DMCTZ1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_APBBR_DMCTZ1_QCH),
	SFR_ACCESS(DMYQCH_CON_CMU_MIF_CMUREF_QCH_ENABLE, 0, 1, DMYQCH_CON_CMU_MIF_CMUREF_QCH),
	SFR_ACCESS(DMYQCH_CON_CMU_MIF_CMUREF_QCH_CLOCK_REQ, 1, 1, DMYQCH_CON_CMU_MIF_CMUREF_QCH),
	SFR_ACCESS(DMYQCH_CON_CMU_MIF_CMUREF_QCH_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_CMU_MIF_CMUREF_QCH),
	SFR_ACCESS(QCH_CON_DMC0_QCH_ENABLE, 0, 1, QCH_CON_DMC0_QCH),
	SFR_ACCESS(QCH_CON_DMC0_QCH_CLOCK_REQ, 1, 1, QCH_CON_DMC0_QCH),
	SFR_ACCESS(QCH_CON_DMC0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_DMC0_QCH),
	SFR_ACCESS(QCH_CON_DMC0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_DMC0_QCH),
	SFR_ACCESS(QCH_CON_DMC1_QCH_ENABLE, 0, 1, QCH_CON_DMC1_QCH),
	SFR_ACCESS(QCH_CON_DMC1_QCH_CLOCK_REQ, 1, 1, QCH_CON_DMC1_QCH),
	SFR_ACCESS(QCH_CON_DMC1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_DMC1_QCH),
	SFR_ACCESS(QCH_CON_DMC1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_DMC1_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_MIF_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_MIF_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_MIF_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_MIF_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_MIF_QCH_EXPIRE_VAL, 16, 10, QCH_CON_D_TZPC_MIF_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_MIF_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_MIF_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_MIF_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_P_MIF_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_MIF_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_P_MIF_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_MIF_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_P_MIF_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_MIF_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_P_MIF_QCH),
	SFR_ACCESS(QCH_CON_MIF_CMU_MIF_QCH_ENABLE, 0, 1, QCH_CON_MIF_CMU_MIF_QCH),
	SFR_ACCESS(QCH_CON_MIF_CMU_MIF_QCH_CLOCK_REQ, 1, 1, QCH_CON_MIF_CMU_MIF_QCH),
	SFR_ACCESS(QCH_CON_MIF_CMU_MIF_QCH_EXPIRE_VAL, 16, 10, QCH_CON_MIF_CMU_MIF_QCH),
	SFR_ACCESS(QCH_CON_MIF_CMU_MIF_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MIF_CMU_MIF_QCH),
	SFR_ACCESS(QCH_CON_QCH_ADAPTER_PPC_DEBUG0_QCH_ENABLE, 0, 1, QCH_CON_QCH_ADAPTER_PPC_DEBUG0_QCH),
	SFR_ACCESS(QCH_CON_QCH_ADAPTER_PPC_DEBUG0_QCH_CLOCK_REQ, 1, 1, QCH_CON_QCH_ADAPTER_PPC_DEBUG0_QCH),
	SFR_ACCESS(QCH_CON_QCH_ADAPTER_PPC_DEBUG0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_QCH_ADAPTER_PPC_DEBUG0_QCH),
	SFR_ACCESS(QCH_CON_QCH_ADAPTER_PPC_DEBUG0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QCH_ADAPTER_PPC_DEBUG0_QCH),
	SFR_ACCESS(QCH_CON_QCH_ADAPTER_PPC_DEBUG1_QCH_ENABLE, 0, 1, QCH_CON_QCH_ADAPTER_PPC_DEBUG1_QCH),
	SFR_ACCESS(QCH_CON_QCH_ADAPTER_PPC_DEBUG1_QCH_CLOCK_REQ, 1, 1, QCH_CON_QCH_ADAPTER_PPC_DEBUG1_QCH),
	SFR_ACCESS(QCH_CON_QCH_ADAPTER_PPC_DEBUG1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_QCH_ADAPTER_PPC_DEBUG1_QCH),
	SFR_ACCESS(QCH_CON_QCH_ADAPTER_PPC_DEBUG1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QCH_ADAPTER_PPC_DEBUG1_QCH),
	SFR_ACCESS(QCH_CON_QCH_ADAPTER_PPC_DVFS0_QCH_ENABLE, 0, 1, QCH_CON_QCH_ADAPTER_PPC_DVFS0_QCH),
	SFR_ACCESS(QCH_CON_QCH_ADAPTER_PPC_DVFS0_QCH_CLOCK_REQ, 1, 1, QCH_CON_QCH_ADAPTER_PPC_DVFS0_QCH),
	SFR_ACCESS(QCH_CON_QCH_ADAPTER_PPC_DVFS0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_QCH_ADAPTER_PPC_DVFS0_QCH),
	SFR_ACCESS(QCH_CON_QCH_ADAPTER_PPC_DVFS0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QCH_ADAPTER_PPC_DVFS0_QCH),
	SFR_ACCESS(QCH_CON_QCH_ADAPTER_PPC_DVFS1_QCH_ENABLE, 0, 1, QCH_CON_QCH_ADAPTER_PPC_DVFS1_QCH),
	SFR_ACCESS(QCH_CON_QCH_ADAPTER_PPC_DVFS1_QCH_CLOCK_REQ, 1, 1, QCH_CON_QCH_ADAPTER_PPC_DVFS1_QCH),
	SFR_ACCESS(QCH_CON_QCH_ADAPTER_PPC_DVFS1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_QCH_ADAPTER_PPC_DVFS1_QCH),
	SFR_ACCESS(QCH_CON_QCH_ADAPTER_PPC_DVFS1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QCH_ADAPTER_PPC_DVFS1_QCH),
	SFR_ACCESS(QCH_CON_SFMPU_QCH_ENABLE, 0, 1, QCH_CON_SFMPU_QCH),
	SFR_ACCESS(QCH_CON_SFMPU_QCH_CLOCK_REQ, 1, 1, QCH_CON_SFMPU_QCH),
	SFR_ACCESS(QCH_CON_SFMPU_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SFMPU_QCH),
	SFR_ACCESS(QCH_CON_SFMPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SFMPU_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_MIF_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_MIF_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_MIF_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_MIF_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_MIF_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_MIF_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_MIF_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_MIF_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_NPU_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_NPU_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_NPU_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_NPU_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_NPU_QCH_EXPIRE_VAL, 16, 10, QCH_CON_D_TZPC_NPU_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_NPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_NPU_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D0_NPUH_QCH_ENABLE, 0, 1, QCH_CON_LHM_AST_D0_NPUH_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D0_NPUH_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AST_D0_NPUH_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D0_NPUH_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AST_D0_NPUH_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D0_NPUH_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AST_D0_NPUH_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D0_NPUV_QCH_ENABLE, 0, 1, QCH_CON_LHM_AST_D0_NPUV_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D0_NPUV_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AST_D0_NPUV_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D0_NPUV_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AST_D0_NPUV_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D0_NPUV_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AST_D0_NPUV_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D0_NPUX_QCH_ENABLE, 0, 1, QCH_CON_LHM_AST_D0_NPUX_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D0_NPUX_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AST_D0_NPUX_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D0_NPUX_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AST_D0_NPUX_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D0_NPUX_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AST_D0_NPUX_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D1_NPUH_QCH_ENABLE, 0, 1, QCH_CON_LHM_AST_D1_NPUH_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D1_NPUH_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AST_D1_NPUH_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D1_NPUH_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AST_D1_NPUH_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D1_NPUH_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AST_D1_NPUH_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D1_NPUV_QCH_ENABLE, 0, 1, QCH_CON_LHM_AST_D1_NPUV_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D1_NPUV_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AST_D1_NPUV_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D1_NPUV_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AST_D1_NPUV_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D1_NPUV_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AST_D1_NPUV_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D1_NPUX_QCH_ENABLE, 0, 1, QCH_CON_LHM_AST_D1_NPUX_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D1_NPUX_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AST_D1_NPUX_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D1_NPUX_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AST_D1_NPUX_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D1_NPUX_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AST_D1_NPUX_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D2_NPUH_QCH_ENABLE, 0, 1, QCH_CON_LHM_AST_D2_NPUH_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D2_NPUH_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AST_D2_NPUH_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D2_NPUH_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AST_D2_NPUH_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D2_NPUH_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AST_D2_NPUH_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D2_NPUV_QCH_ENABLE, 0, 1, QCH_CON_LHM_AST_D2_NPUV_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D2_NPUV_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AST_D2_NPUV_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D2_NPUV_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AST_D2_NPUV_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D2_NPUV_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AST_D2_NPUV_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D2_NPUX_QCH_ENABLE, 0, 1, QCH_CON_LHM_AST_D2_NPUX_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D2_NPUX_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AST_D2_NPUX_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D2_NPUX_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AST_D2_NPUX_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D2_NPUX_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AST_D2_NPUX_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D3_NPUH_QCH_ENABLE, 0, 1, QCH_CON_LHM_AST_D3_NPUH_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D3_NPUH_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AST_D3_NPUH_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D3_NPUH_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AST_D3_NPUH_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D3_NPUH_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AST_D3_NPUH_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D3_NPUV_QCH_ENABLE, 0, 1, QCH_CON_LHM_AST_D3_NPUV_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D3_NPUV_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AST_D3_NPUV_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D3_NPUV_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AST_D3_NPUV_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D3_NPUV_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AST_D3_NPUV_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D3_NPUX_QCH_ENABLE, 0, 1, QCH_CON_LHM_AST_D3_NPUX_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D3_NPUX_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AST_D3_NPUX_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D3_NPUX_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AST_D3_NPUX_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D3_NPUX_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AST_D3_NPUX_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D_NPU_UNIT_SETREG_QCH_ENABLE, 0, 1, QCH_CON_LHM_AST_D_NPU_UNIT_SETREG_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D_NPU_UNIT_SETREG_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AST_D_NPU_UNIT_SETREG_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D_NPU_UNIT_SETREG_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AST_D_NPU_UNIT_SETREG_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_D_NPU_UNIT_SETREG_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AST_D_NPU_UNIT_SETREG_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_NPU_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_D_NPU_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_NPU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_D_NPU_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_NPU_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_D_NPU_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_NPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_D_NPU_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_NPU_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_P_NPU_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_NPU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_P_NPU_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_NPU_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_P_NPU_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_NPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_P_NPU_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D0_NPUH_QCH_ENABLE, 0, 1, QCH_CON_LHS_AST_D0_NPUH_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D0_NPUH_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AST_D0_NPUH_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D0_NPUH_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AST_D0_NPUH_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D0_NPUH_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AST_D0_NPUH_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D0_NPUV_QCH_ENABLE, 0, 1, QCH_CON_LHS_AST_D0_NPUV_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D0_NPUV_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AST_D0_NPUV_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D0_NPUV_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AST_D0_NPUV_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D0_NPUV_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AST_D0_NPUV_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D0_NPUX_QCH_ENABLE, 0, 1, QCH_CON_LHS_AST_D0_NPUX_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D0_NPUX_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AST_D0_NPUX_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D0_NPUX_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AST_D0_NPUX_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D0_NPUX_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AST_D0_NPUX_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D1_NPUH_QCH_ENABLE, 0, 1, QCH_CON_LHS_AST_D1_NPUH_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D1_NPUH_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AST_D1_NPUH_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D1_NPUH_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AST_D1_NPUH_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D1_NPUH_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AST_D1_NPUH_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D1_NPUV_QCH_ENABLE, 0, 1, QCH_CON_LHS_AST_D1_NPUV_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D1_NPUV_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AST_D1_NPUV_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D1_NPUV_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AST_D1_NPUV_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D1_NPUV_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AST_D1_NPUV_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D1_NPUX_QCH_ENABLE, 0, 1, QCH_CON_LHS_AST_D1_NPUX_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D1_NPUX_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AST_D1_NPUX_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D1_NPUX_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AST_D1_NPUX_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D1_NPUX_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AST_D1_NPUX_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D2_NPUH_QCH_ENABLE, 0, 1, QCH_CON_LHS_AST_D2_NPUH_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D2_NPUH_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AST_D2_NPUH_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D2_NPUH_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AST_D2_NPUH_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D2_NPUH_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AST_D2_NPUH_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D2_NPUV_QCH_ENABLE, 0, 1, QCH_CON_LHS_AST_D2_NPUV_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D2_NPUV_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AST_D2_NPUV_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D2_NPUV_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AST_D2_NPUV_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D2_NPUV_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AST_D2_NPUV_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D2_NPUX_QCH_ENABLE, 0, 1, QCH_CON_LHS_AST_D2_NPUX_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D2_NPUX_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AST_D2_NPUX_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D2_NPUX_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AST_D2_NPUX_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D2_NPUX_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AST_D2_NPUX_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D3_NPUH_QCH_ENABLE, 0, 1, QCH_CON_LHS_AST_D3_NPUH_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D3_NPUH_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AST_D3_NPUH_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D3_NPUH_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AST_D3_NPUH_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D3_NPUH_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AST_D3_NPUH_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D3_NPUV_QCH_ENABLE, 0, 1, QCH_CON_LHS_AST_D3_NPUV_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D3_NPUV_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AST_D3_NPUV_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D3_NPUV_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AST_D3_NPUV_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D3_NPUV_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AST_D3_NPUV_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D3_NPUX_QCH_ENABLE, 0, 1, QCH_CON_LHS_AST_D3_NPUX_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D3_NPUX_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AST_D3_NPUX_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D3_NPUX_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AST_D3_NPUX_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D3_NPUX_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AST_D3_NPUX_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D_NPU_UNIT_DONE_QCH_ENABLE, 0, 1, QCH_CON_LHS_AST_D_NPU_UNIT_DONE_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D_NPU_UNIT_DONE_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AST_D_NPU_UNIT_DONE_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D_NPU_UNIT_DONE_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AST_D_NPU_UNIT_DONE_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_D_NPU_UNIT_DONE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AST_D_NPU_UNIT_DONE_QCH),
	SFR_ACCESS(DMYQCH_CON_NPUD_UNIT_QCH_ENABLE, 0, 1, DMYQCH_CON_NPUD_UNIT_QCH),
	SFR_ACCESS(DMYQCH_CON_NPUD_UNIT_QCH_CLOCK_REQ, 1, 1, DMYQCH_CON_NPUD_UNIT_QCH),
	SFR_ACCESS(DMYQCH_CON_NPUD_UNIT_QCH_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_NPUD_UNIT_QCH),
	SFR_ACCESS(QCH_CON_NPU_CMU_NPU_QCH_ENABLE, 0, 1, QCH_CON_NPU_CMU_NPU_QCH),
	SFR_ACCESS(QCH_CON_NPU_CMU_NPU_QCH_CLOCK_REQ, 1, 1, QCH_CON_NPU_CMU_NPU_QCH),
	SFR_ACCESS(QCH_CON_NPU_CMU_NPU_QCH_EXPIRE_VAL, 16, 10, QCH_CON_NPU_CMU_NPU_QCH),
	SFR_ACCESS(QCH_CON_NPU_CMU_NPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_NPU_CMU_NPU_QCH),
	SFR_ACCESS(QCH_CON_PPMU_NPU_QCH_ENABLE, 0, 1, QCH_CON_PPMU_NPU_QCH),
	SFR_ACCESS(QCH_CON_PPMU_NPU_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_NPU_QCH),
	SFR_ACCESS(QCH_CON_PPMU_NPU_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_NPU_QCH),
	SFR_ACCESS(QCH_CON_PPMU_NPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_NPU_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_NPU_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_NPU_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_NPU_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_NPU_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_NPU_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_NPU_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_NPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_NPU_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_PERIC0_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_PERIC0_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_PERIC0_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_PERIC0_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_PERIC0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_D_TZPC_PERIC0_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_PERIC0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_PERIC0_QCH),
	SFR_ACCESS(QCH_CON_GPIO_PERIC0_QCH_ENABLE, 0, 1, QCH_CON_GPIO_PERIC0_QCH),
	SFR_ACCESS(QCH_CON_GPIO_PERIC0_QCH_CLOCK_REQ, 1, 1, QCH_CON_GPIO_PERIC0_QCH),
	SFR_ACCESS(QCH_CON_GPIO_PERIC0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_GPIO_PERIC0_QCH),
	SFR_ACCESS(QCH_CON_GPIO_PERIC0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GPIO_PERIC0_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_PERIC0_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_P_PERIC0_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_PERIC0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_P_PERIC0_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_PERIC0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_P_PERIC0_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_PERIC0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_P_PERIC0_QCH),
	SFR_ACCESS(QCH_CON_PERIC0_CMU_PERIC0_QCH_ENABLE, 0, 1, QCH_CON_PERIC0_CMU_PERIC0_QCH),
	SFR_ACCESS(QCH_CON_PERIC0_CMU_PERIC0_QCH_CLOCK_REQ, 1, 1, QCH_CON_PERIC0_CMU_PERIC0_QCH),
	SFR_ACCESS(QCH_CON_PERIC0_CMU_PERIC0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PERIC0_CMU_PERIC0_QCH),
	SFR_ACCESS(QCH_CON_PERIC0_CMU_PERIC0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PERIC0_CMU_PERIC0_QCH),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_00_ENABLE, 0, 1, QCH_CON_PERIC0_TOP0_QCH_00),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_00_CLOCK_REQ, 1, 1, QCH_CON_PERIC0_TOP0_QCH_00),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_00_EXPIRE_VAL, 16, 10, QCH_CON_PERIC0_TOP0_QCH_00),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_00_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PERIC0_TOP0_QCH_00),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_01_ENABLE, 0, 1, QCH_CON_PERIC0_TOP0_QCH_01),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_01_CLOCK_REQ, 1, 1, QCH_CON_PERIC0_TOP0_QCH_01),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_01_EXPIRE_VAL, 16, 10, QCH_CON_PERIC0_TOP0_QCH_01),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_01_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PERIC0_TOP0_QCH_01),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_02_ENABLE, 0, 1, QCH_CON_PERIC0_TOP0_QCH_02),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_02_CLOCK_REQ, 1, 1, QCH_CON_PERIC0_TOP0_QCH_02),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_02_EXPIRE_VAL, 16, 10, QCH_CON_PERIC0_TOP0_QCH_02),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_02_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PERIC0_TOP0_QCH_02),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_03_ENABLE, 0, 1, QCH_CON_PERIC0_TOP0_QCH_03),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_03_CLOCK_REQ, 1, 1, QCH_CON_PERIC0_TOP0_QCH_03),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_03_EXPIRE_VAL, 16, 10, QCH_CON_PERIC0_TOP0_QCH_03),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_03_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PERIC0_TOP0_QCH_03),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_04_ENABLE, 0, 1, QCH_CON_PERIC0_TOP0_QCH_04),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_04_CLOCK_REQ, 1, 1, QCH_CON_PERIC0_TOP0_QCH_04),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_04_EXPIRE_VAL, 16, 10, QCH_CON_PERIC0_TOP0_QCH_04),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_04_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PERIC0_TOP0_QCH_04),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_05_ENABLE, 0, 1, QCH_CON_PERIC0_TOP0_QCH_05),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_05_CLOCK_REQ, 1, 1, QCH_CON_PERIC0_TOP0_QCH_05),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_05_EXPIRE_VAL, 16, 10, QCH_CON_PERIC0_TOP0_QCH_05),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_05_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PERIC0_TOP0_QCH_05),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_06_ENABLE, 0, 1, QCH_CON_PERIC0_TOP0_QCH_06),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_06_CLOCK_REQ, 1, 1, QCH_CON_PERIC0_TOP0_QCH_06),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_06_EXPIRE_VAL, 16, 10, QCH_CON_PERIC0_TOP0_QCH_06),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_06_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PERIC0_TOP0_QCH_06),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_07_ENABLE, 0, 1, QCH_CON_PERIC0_TOP0_QCH_07),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_07_CLOCK_REQ, 1, 1, QCH_CON_PERIC0_TOP0_QCH_07),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_07_EXPIRE_VAL, 16, 10, QCH_CON_PERIC0_TOP0_QCH_07),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_07_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PERIC0_TOP0_QCH_07),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_08_ENABLE, 0, 1, QCH_CON_PERIC0_TOP0_QCH_08),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_08_CLOCK_REQ, 1, 1, QCH_CON_PERIC0_TOP0_QCH_08),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_08_EXPIRE_VAL, 16, 10, QCH_CON_PERIC0_TOP0_QCH_08),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_08_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PERIC0_TOP0_QCH_08),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_09_ENABLE, 0, 1, QCH_CON_PERIC0_TOP0_QCH_09),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_09_CLOCK_REQ, 1, 1, QCH_CON_PERIC0_TOP0_QCH_09),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_09_EXPIRE_VAL, 16, 10, QCH_CON_PERIC0_TOP0_QCH_09),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_09_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PERIC0_TOP0_QCH_09),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_10_ENABLE, 0, 1, QCH_CON_PERIC0_TOP0_QCH_10),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_10_CLOCK_REQ, 1, 1, QCH_CON_PERIC0_TOP0_QCH_10),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_10_EXPIRE_VAL, 16, 10, QCH_CON_PERIC0_TOP0_QCH_10),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_10_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PERIC0_TOP0_QCH_10),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_11_ENABLE, 0, 1, QCH_CON_PERIC0_TOP0_QCH_11),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_11_CLOCK_REQ, 1, 1, QCH_CON_PERIC0_TOP0_QCH_11),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_11_EXPIRE_VAL, 16, 10, QCH_CON_PERIC0_TOP0_QCH_11),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_11_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PERIC0_TOP0_QCH_11),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_15_ENABLE, 0, 1, QCH_CON_PERIC0_TOP0_QCH_15),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_15_CLOCK_REQ, 1, 1, QCH_CON_PERIC0_TOP0_QCH_15),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_15_EXPIRE_VAL, 16, 10, QCH_CON_PERIC0_TOP0_QCH_15),
	SFR_ACCESS(QCH_CON_PERIC0_TOP0_QCH_15_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PERIC0_TOP0_QCH_15),
	SFR_ACCESS(QCH_CON_SYSREG_PERIC0_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_PERIC0_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_PERIC0_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_PERIC0_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_PERIC0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_PERIC0_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_PERIC0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_PERIC0_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_PERIC1_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_PERIC1_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_PERIC1_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_PERIC1_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_PERIC1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_D_TZPC_PERIC1_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_PERIC1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_PERIC1_QCH),
	SFR_ACCESS(QCH_CON_GPIO_PERIC1_QCH_ENABLE, 0, 1, QCH_CON_GPIO_PERIC1_QCH),
	SFR_ACCESS(QCH_CON_GPIO_PERIC1_QCH_CLOCK_REQ, 1, 1, QCH_CON_GPIO_PERIC1_QCH),
	SFR_ACCESS(QCH_CON_GPIO_PERIC1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_GPIO_PERIC1_QCH),
	SFR_ACCESS(QCH_CON_GPIO_PERIC1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GPIO_PERIC1_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_PERIC1_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_P_PERIC1_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_PERIC1_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_P_PERIC1_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_PERIC1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_P_PERIC1_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_PERIC1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_P_PERIC1_QCH),
	SFR_ACCESS(QCH_CON_PERIC1_CMU_PERIC1_QCH_ENABLE, 0, 1, QCH_CON_PERIC1_CMU_PERIC1_QCH),
	SFR_ACCESS(QCH_CON_PERIC1_CMU_PERIC1_QCH_CLOCK_REQ, 1, 1, QCH_CON_PERIC1_CMU_PERIC1_QCH),
	SFR_ACCESS(QCH_CON_PERIC1_CMU_PERIC1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PERIC1_CMU_PERIC1_QCH),
	SFR_ACCESS(QCH_CON_PERIC1_CMU_PERIC1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PERIC1_CMU_PERIC1_QCH),
	SFR_ACCESS(QCH_CON_PERIC1_TOP0_QCH_00_ENABLE, 0, 1, QCH_CON_PERIC1_TOP0_QCH_00),
	SFR_ACCESS(QCH_CON_PERIC1_TOP0_QCH_00_CLOCK_REQ, 1, 1, QCH_CON_PERIC1_TOP0_QCH_00),
	SFR_ACCESS(QCH_CON_PERIC1_TOP0_QCH_00_EXPIRE_VAL, 16, 10, QCH_CON_PERIC1_TOP0_QCH_00),
	SFR_ACCESS(QCH_CON_PERIC1_TOP0_QCH_00_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PERIC1_TOP0_QCH_00),
	SFR_ACCESS(QCH_CON_PERIC1_TOP0_QCH_01_ENABLE, 0, 1, QCH_CON_PERIC1_TOP0_QCH_01),
	SFR_ACCESS(QCH_CON_PERIC1_TOP0_QCH_01_CLOCK_REQ, 1, 1, QCH_CON_PERIC1_TOP0_QCH_01),
	SFR_ACCESS(QCH_CON_PERIC1_TOP0_QCH_01_EXPIRE_VAL, 16, 10, QCH_CON_PERIC1_TOP0_QCH_01),
	SFR_ACCESS(QCH_CON_PERIC1_TOP0_QCH_01_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PERIC1_TOP0_QCH_01),
	SFR_ACCESS(QCH_CON_PERIC1_TOP0_QCH_02_ENABLE, 0, 1, QCH_CON_PERIC1_TOP0_QCH_02),
	SFR_ACCESS(QCH_CON_PERIC1_TOP0_QCH_02_CLOCK_REQ, 1, 1, QCH_CON_PERIC1_TOP0_QCH_02),
	SFR_ACCESS(QCH_CON_PERIC1_TOP0_QCH_02_EXPIRE_VAL, 16, 10, QCH_CON_PERIC1_TOP0_QCH_02),
	SFR_ACCESS(QCH_CON_PERIC1_TOP0_QCH_02_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PERIC1_TOP0_QCH_02),
	SFR_ACCESS(QCH_CON_PERIC1_TOP0_QCH_03_ENABLE, 0, 1, QCH_CON_PERIC1_TOP0_QCH_03),
	SFR_ACCESS(QCH_CON_PERIC1_TOP0_QCH_03_CLOCK_REQ, 1, 1, QCH_CON_PERIC1_TOP0_QCH_03),
	SFR_ACCESS(QCH_CON_PERIC1_TOP0_QCH_03_EXPIRE_VAL, 16, 10, QCH_CON_PERIC1_TOP0_QCH_03),
	SFR_ACCESS(QCH_CON_PERIC1_TOP0_QCH_03_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PERIC1_TOP0_QCH_03),
	SFR_ACCESS(QCH_CON_PERIC1_TOP0_QCH_04_ENABLE, 0, 1, QCH_CON_PERIC1_TOP0_QCH_04),
	SFR_ACCESS(QCH_CON_PERIC1_TOP0_QCH_04_CLOCK_REQ, 1, 1, QCH_CON_PERIC1_TOP0_QCH_04),
	SFR_ACCESS(QCH_CON_PERIC1_TOP0_QCH_04_EXPIRE_VAL, 16, 10, QCH_CON_PERIC1_TOP0_QCH_04),
	SFR_ACCESS(QCH_CON_PERIC1_TOP0_QCH_04_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PERIC1_TOP0_QCH_04),
	SFR_ACCESS(QCH_CON_PERIC1_TOP0_QCH_05_ENABLE, 0, 1, QCH_CON_PERIC1_TOP0_QCH_05),
	SFR_ACCESS(QCH_CON_PERIC1_TOP0_QCH_05_CLOCK_REQ, 1, 1, QCH_CON_PERIC1_TOP0_QCH_05),
	SFR_ACCESS(QCH_CON_PERIC1_TOP0_QCH_05_EXPIRE_VAL, 16, 10, QCH_CON_PERIC1_TOP0_QCH_05),
	SFR_ACCESS(QCH_CON_PERIC1_TOP0_QCH_05_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PERIC1_TOP0_QCH_05),
	SFR_ACCESS(QCH_CON_PERIC1_TOP0_QCH_06_ENABLE, 0, 1, QCH_CON_PERIC1_TOP0_QCH_06),
	SFR_ACCESS(QCH_CON_PERIC1_TOP0_QCH_06_CLOCK_REQ, 1, 1, QCH_CON_PERIC1_TOP0_QCH_06),
	SFR_ACCESS(QCH_CON_PERIC1_TOP0_QCH_06_EXPIRE_VAL, 16, 10, QCH_CON_PERIC1_TOP0_QCH_06),
	SFR_ACCESS(QCH_CON_PERIC1_TOP0_QCH_06_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PERIC1_TOP0_QCH_06),
	SFR_ACCESS(QCH_CON_PERIC1_TOP0_QCH_07_ENABLE, 0, 1, QCH_CON_PERIC1_TOP0_QCH_07),
	SFR_ACCESS(QCH_CON_PERIC1_TOP0_QCH_07_CLOCK_REQ, 1, 1, QCH_CON_PERIC1_TOP0_QCH_07),
	SFR_ACCESS(QCH_CON_PERIC1_TOP0_QCH_07_EXPIRE_VAL, 16, 10, QCH_CON_PERIC1_TOP0_QCH_07),
	SFR_ACCESS(QCH_CON_PERIC1_TOP0_QCH_07_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PERIC1_TOP0_QCH_07),
	SFR_ACCESS(QCH_CON_PERIC1_TOP0_QCH_08_ENABLE, 0, 1, QCH_CON_PERIC1_TOP0_QCH_08),
	SFR_ACCESS(QCH_CON_PERIC1_TOP0_QCH_08_CLOCK_REQ, 1, 1, QCH_CON_PERIC1_TOP0_QCH_08),
	SFR_ACCESS(QCH_CON_PERIC1_TOP0_QCH_08_EXPIRE_VAL, 16, 10, QCH_CON_PERIC1_TOP0_QCH_08),
	SFR_ACCESS(QCH_CON_PERIC1_TOP0_QCH_08_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PERIC1_TOP0_QCH_08),
	SFR_ACCESS(QCH_CON_PERIC1_TOP0_QCH_09_ENABLE, 0, 1, QCH_CON_PERIC1_TOP0_QCH_09),
	SFR_ACCESS(QCH_CON_PERIC1_TOP0_QCH_09_CLOCK_REQ, 1, 1, QCH_CON_PERIC1_TOP0_QCH_09),
	SFR_ACCESS(QCH_CON_PERIC1_TOP0_QCH_09_EXPIRE_VAL, 16, 10, QCH_CON_PERIC1_TOP0_QCH_09),
	SFR_ACCESS(QCH_CON_PERIC1_TOP0_QCH_09_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PERIC1_TOP0_QCH_09),
	SFR_ACCESS(QCH_CON_PERIC1_TOP0_QCH_10_ENABLE, 0, 1, QCH_CON_PERIC1_TOP0_QCH_10),
	SFR_ACCESS(QCH_CON_PERIC1_TOP0_QCH_10_CLOCK_REQ, 1, 1, QCH_CON_PERIC1_TOP0_QCH_10),
	SFR_ACCESS(QCH_CON_PERIC1_TOP0_QCH_10_EXPIRE_VAL, 16, 10, QCH_CON_PERIC1_TOP0_QCH_10),
	SFR_ACCESS(QCH_CON_PERIC1_TOP0_QCH_10_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PERIC1_TOP0_QCH_10),
	SFR_ACCESS(QCH_CON_PERIC1_TOP0_QCH_11_ENABLE, 0, 1, QCH_CON_PERIC1_TOP0_QCH_11),
	SFR_ACCESS(QCH_CON_PERIC1_TOP0_QCH_11_CLOCK_REQ, 1, 1, QCH_CON_PERIC1_TOP0_QCH_11),
	SFR_ACCESS(QCH_CON_PERIC1_TOP0_QCH_11_EXPIRE_VAL, 16, 10, QCH_CON_PERIC1_TOP0_QCH_11),
	SFR_ACCESS(QCH_CON_PERIC1_TOP0_QCH_11_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PERIC1_TOP0_QCH_11),
	SFR_ACCESS(QCH_CON_SYSREG_PERIC1_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_PERIC1_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_PERIC1_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_PERIC1_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_PERIC1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_PERIC1_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_PERIC1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_PERIC1_QCH),
	SFR_ACCESS(QCH_CON_BUSIF_TMU_QCH_ENABLE, 0, 1, QCH_CON_BUSIF_TMU_QCH),
	SFR_ACCESS(QCH_CON_BUSIF_TMU_QCH_CLOCK_REQ, 1, 1, QCH_CON_BUSIF_TMU_QCH),
	SFR_ACCESS(QCH_CON_BUSIF_TMU_QCH_EXPIRE_VAL, 16, 10, QCH_CON_BUSIF_TMU_QCH),
	SFR_ACCESS(QCH_CON_BUSIF_TMU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_BUSIF_TMU_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_PERIS_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_PERIS_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_PERIS_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_PERIS_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_PERIS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_D_TZPC_PERIS_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_PERIS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_PERIS_QCH),
	SFR_ACCESS(QCH_CON_GIC_QCH_ENABLE, 0, 1, QCH_CON_GIC_QCH),
	SFR_ACCESS(QCH_CON_GIC_QCH_CLOCK_REQ, 1, 1, QCH_CON_GIC_QCH),
	SFR_ACCESS(QCH_CON_GIC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_GIC_QCH),
	SFR_ACCESS(QCH_CON_GIC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GIC_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_PERIS_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_P_PERIS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_PERIS_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_P_PERIS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_PERIS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_P_PERIS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_PERIS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_P_PERIS_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_ABOX_CR52_C0_QCH_ENABLE, 0, 1, QCH_CON_MAILBOX_ABOX_CR52_C0_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_ABOX_CR52_C0_QCH_CLOCK_REQ, 1, 1, QCH_CON_MAILBOX_ABOX_CR52_C0_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_ABOX_CR52_C0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_MAILBOX_ABOX_CR52_C0_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_ABOX_CR52_C0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MAILBOX_ABOX_CR52_C0_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_ABOX_CR52_C1_QCH_ENABLE, 0, 1, QCH_CON_MAILBOX_ABOX_CR52_C1_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_ABOX_CR52_C1_QCH_CLOCK_REQ, 1, 1, QCH_CON_MAILBOX_ABOX_CR52_C1_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_ABOX_CR52_C1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_MAILBOX_ABOX_CR52_C1_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_ABOX_CR52_C1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MAILBOX_ABOX_CR52_C1_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AP_CR52_C0_QCH_ENABLE, 0, 1, QCH_CON_MAILBOX_AP_CR52_C0_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AP_CR52_C0_QCH_CLOCK_REQ, 1, 1, QCH_CON_MAILBOX_AP_CR52_C0_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AP_CR52_C0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_MAILBOX_AP_CR52_C0_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AP_CR52_C0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MAILBOX_AP_CR52_C0_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AP_CR52_C1_QCH_ENABLE, 0, 1, QCH_CON_MAILBOX_AP_CR52_C1_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AP_CR52_C1_QCH_CLOCK_REQ, 1, 1, QCH_CON_MAILBOX_AP_CR52_C1_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AP_CR52_C1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_MAILBOX_AP_CR52_C1_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AP_CR52_C1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MAILBOX_AP_CR52_C1_QCH),
	SFR_ACCESS(QCH_CON_MCT_QCH_ENABLE, 0, 1, QCH_CON_MCT_QCH),
	SFR_ACCESS(QCH_CON_MCT_QCH_CLOCK_REQ, 1, 1, QCH_CON_MCT_QCH),
	SFR_ACCESS(QCH_CON_MCT_QCH_EXPIRE_VAL, 16, 10, QCH_CON_MCT_QCH),
	SFR_ACCESS(QCH_CON_MCT_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MCT_QCH),
	SFR_ACCESS(DMYQCH_CON_OTP_QCH_ENABLE, 0, 1, DMYQCH_CON_OTP_QCH),
	SFR_ACCESS(DMYQCH_CON_OTP_QCH_CLOCK_REQ, 1, 1, DMYQCH_CON_OTP_QCH),
	SFR_ACCESS(DMYQCH_CON_OTP_QCH_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_OTP_QCH),
	SFR_ACCESS(QCH_CON_OTP_CON_BIRA_QCH_ENABLE, 0, 1, QCH_CON_OTP_CON_BIRA_QCH),
	SFR_ACCESS(QCH_CON_OTP_CON_BIRA_QCH_CLOCK_REQ, 1, 1, QCH_CON_OTP_CON_BIRA_QCH),
	SFR_ACCESS(QCH_CON_OTP_CON_BIRA_QCH_EXPIRE_VAL, 16, 10, QCH_CON_OTP_CON_BIRA_QCH),
	SFR_ACCESS(QCH_CON_OTP_CON_BIRA_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_OTP_CON_BIRA_QCH),
	SFR_ACCESS(QCH_CON_OTP_CON_BISR_QCH_ENABLE, 0, 1, QCH_CON_OTP_CON_BISR_QCH),
	SFR_ACCESS(QCH_CON_OTP_CON_BISR_QCH_CLOCK_REQ, 1, 1, QCH_CON_OTP_CON_BISR_QCH),
	SFR_ACCESS(QCH_CON_OTP_CON_BISR_QCH_EXPIRE_VAL, 16, 10, QCH_CON_OTP_CON_BISR_QCH),
	SFR_ACCESS(QCH_CON_OTP_CON_BISR_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_OTP_CON_BISR_QCH),
	SFR_ACCESS(QCH_CON_OTP_CON_TOP_QCH_ENABLE, 0, 1, QCH_CON_OTP_CON_TOP_QCH),
	SFR_ACCESS(QCH_CON_OTP_CON_TOP_QCH_CLOCK_REQ, 1, 1, QCH_CON_OTP_CON_TOP_QCH),
	SFR_ACCESS(QCH_CON_OTP_CON_TOP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_OTP_CON_TOP_QCH),
	SFR_ACCESS(QCH_CON_OTP_CON_TOP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_OTP_CON_TOP_QCH),
	SFR_ACCESS(QCH_CON_PERIS_CMU_PERIS_QCH_ENABLE, 0, 1, QCH_CON_PERIS_CMU_PERIS_QCH),
	SFR_ACCESS(QCH_CON_PERIS_CMU_PERIS_QCH_CLOCK_REQ, 1, 1, QCH_CON_PERIS_CMU_PERIS_QCH),
	SFR_ACCESS(QCH_CON_PERIS_CMU_PERIS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PERIS_CMU_PERIS_QCH),
	SFR_ACCESS(QCH_CON_PERIS_CMU_PERIS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PERIS_CMU_PERIS_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_PERIS_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_PERIS_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_PERIS_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_PERIS_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_PERIS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_PERIS_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_PERIS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_PERIS_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_PERIS_1_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_PERIS_1_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_PERIS_1_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_PERIS_1_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_PERIS_1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_PERIS_1_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_PERIS_1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_PERIS_1_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_PERIS_2_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_PERIS_2_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_PERIS_2_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_PERIS_2_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_PERIS_2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_PERIS_2_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_PERIS_2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_PERIS_2_QCH),
	SFR_ACCESS(QCH_CON_WDT_CLUSTER0_QCH_ENABLE, 0, 1, QCH_CON_WDT_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_WDT_CLUSTER0_QCH_CLOCK_REQ, 1, 1, QCH_CON_WDT_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_WDT_CLUSTER0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_WDT_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_WDT_CLUSTER0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_WDT_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_WDT_CLUSTER1_QCH_ENABLE, 0, 1, QCH_CON_WDT_CLUSTER1_QCH),
	SFR_ACCESS(QCH_CON_WDT_CLUSTER1_QCH_CLOCK_REQ, 1, 1, QCH_CON_WDT_CLUSTER1_QCH),
	SFR_ACCESS(QCH_CON_WDT_CLUSTER1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_WDT_CLUSTER1_QCH),
	SFR_ACCESS(QCH_CON_WDT_CLUSTER1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_WDT_CLUSTER1_QCH),
	SFR_ACCESS(DMYQCH_CON_BIS_S2D_QCH_ENABLE, 0, 1, DMYQCH_CON_BIS_S2D_QCH),
	SFR_ACCESS(DMYQCH_CON_BIS_S2D_QCH_CLOCK_REQ, 1, 1, DMYQCH_CON_BIS_S2D_QCH),
	SFR_ACCESS(DMYQCH_CON_BIS_S2D_QCH_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_BIS_S2D_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_G_SCAN2DRAM_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_G_SCAN2DRAM_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_G_SCAN2DRAM_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_G_SCAN2DRAM_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_G_SCAN2DRAM_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_G_SCAN2DRAM_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_G_SCAN2DRAM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_G_SCAN2DRAM_QCH),
	SFR_ACCESS(QCH_CON_S2D_CMU_S2D_QCH_ENABLE, 0, 1, QCH_CON_S2D_CMU_S2D_QCH),
	SFR_ACCESS(QCH_CON_S2D_CMU_S2D_QCH_CLOCK_REQ, 1, 1, QCH_CON_S2D_CMU_S2D_QCH),
	SFR_ACCESS(QCH_CON_S2D_CMU_S2D_QCH_EXPIRE_VAL, 16, 10, QCH_CON_S2D_CMU_S2D_QCH),
	SFR_ACCESS(QCH_CON_S2D_CMU_S2D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_S2D_CMU_S2D_QCH),
	SFR_ACCESS(DMYQCH_CON_ADD_GPIO_LO_QCH_ENABLE, 0, 1, DMYQCH_CON_ADD_GPIO_LO_QCH),
	SFR_ACCESS(DMYQCH_CON_ADD_GPIO_LO_QCH_CLOCK_REQ, 1, 1, DMYQCH_CON_ADD_GPIO_LO_QCH),
	SFR_ACCESS(DMYQCH_CON_ADD_GPIO_LO_QCH_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_ADD_GPIO_LO_QCH),
	SFR_ACCESS(DMYQCH_CON_ADD_GPIO_UP_QCH_ENABLE, 0, 1, DMYQCH_CON_ADD_GPIO_UP_QCH),
	SFR_ACCESS(DMYQCH_CON_ADD_GPIO_UP_QCH_CLOCK_REQ, 1, 1, DMYQCH_CON_ADD_GPIO_UP_QCH),
	SFR_ACCESS(DMYQCH_CON_ADD_GPIO_UP_QCH_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_ADD_GPIO_UP_QCH),
	SFR_ACCESS(DMYQCH_CON_ADD_SFI_LO_QCH_ENABLE, 0, 1, DMYQCH_CON_ADD_SFI_LO_QCH),
	SFR_ACCESS(DMYQCH_CON_ADD_SFI_LO_QCH_CLOCK_REQ, 1, 1, DMYQCH_CON_ADD_SFI_LO_QCH),
	SFR_ACCESS(DMYQCH_CON_ADD_SFI_LO_QCH_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_ADD_SFI_LO_QCH),
	SFR_ACCESS(DMYQCH_CON_ADD_SFI_UP_QCH_ENABLE, 0, 1, DMYQCH_CON_ADD_SFI_UP_QCH),
	SFR_ACCESS(DMYQCH_CON_ADD_SFI_UP_QCH_CLOCK_REQ, 1, 1, DMYQCH_CON_ADD_SFI_UP_QCH),
	SFR_ACCESS(DMYQCH_CON_ADD_SFI_UP_QCH_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_ADD_SFI_UP_QCH),
	SFR_ACCESS(DMYQCH_CON_ADM_APB_G_SFI_QCH_ENABLE, 0, 1, DMYQCH_CON_ADM_APB_G_SFI_QCH),
	SFR_ACCESS(DMYQCH_CON_ADM_APB_G_SFI_QCH_CLOCK_REQ, 1, 1, DMYQCH_CON_ADM_APB_G_SFI_QCH),
	SFR_ACCESS(DMYQCH_CON_ADM_APB_G_SFI_QCH_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_ADM_APB_G_SFI_QCH),
	SFR_ACCESS(QCH_CON_BAAW_D_FSYS0SFI_SFI_QCH_ENABLE, 0, 1, QCH_CON_BAAW_D_FSYS0SFI_SFI_QCH),
	SFR_ACCESS(QCH_CON_BAAW_D_FSYS0SFI_SFI_QCH_CLOCK_REQ, 1, 1, QCH_CON_BAAW_D_FSYS0SFI_SFI_QCH),
	SFR_ACCESS(QCH_CON_BAAW_D_FSYS0SFI_SFI_QCH_EXPIRE_VAL, 16, 10, QCH_CON_BAAW_D_FSYS0SFI_SFI_QCH),
	SFR_ACCESS(QCH_CON_BAAW_D_FSYS0SFI_SFI_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_BAAW_D_FSYS0SFI_SFI_QCH),
	SFR_ACCESS(QCH_CON_BAAW_D_SFI_QCH_ENABLE, 0, 1, QCH_CON_BAAW_D_SFI_QCH),
	SFR_ACCESS(QCH_CON_BAAW_D_SFI_QCH_CLOCK_REQ, 1, 1, QCH_CON_BAAW_D_SFI_QCH),
	SFR_ACCESS(QCH_CON_BAAW_D_SFI_QCH_EXPIRE_VAL, 16, 10, QCH_CON_BAAW_D_SFI_QCH),
	SFR_ACCESS(QCH_CON_BAAW_D_SFI_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_BAAW_D_SFI_QCH),
	SFR_ACCESS(QCH_CON_BAAW_FLSH_SFI_QCH_ENABLE, 0, 1, QCH_CON_BAAW_FLSH_SFI_QCH),
	SFR_ACCESS(QCH_CON_BAAW_FLSH_SFI_QCH_CLOCK_REQ, 1, 1, QCH_CON_BAAW_FLSH_SFI_QCH),
	SFR_ACCESS(QCH_CON_BAAW_FLSH_SFI_QCH_EXPIRE_VAL, 16, 10, QCH_CON_BAAW_FLSH_SFI_QCH),
	SFR_ACCESS(QCH_CON_BAAW_FLSH_SFI_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_BAAW_FLSH_SFI_QCH),
	SFR_ACCESS(QCH_CON_BAAW_P_SFI_QCH_ENABLE, 0, 1, QCH_CON_BAAW_P_SFI_QCH),
	SFR_ACCESS(QCH_CON_BAAW_P_SFI_QCH_CLOCK_REQ, 1, 1, QCH_CON_BAAW_P_SFI_QCH),
	SFR_ACCESS(QCH_CON_BAAW_P_SFI_QCH_EXPIRE_VAL, 16, 10, QCH_CON_BAAW_P_SFI_QCH),
	SFR_ACCESS(QCH_CON_BAAW_P_SFI_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_BAAW_P_SFI_QCH),
	SFR_ACCESS(QCH_CON_BAAW_P_SFIAPM_SFI_QCH_ENABLE, 0, 1, QCH_CON_BAAW_P_SFIAPM_SFI_QCH),
	SFR_ACCESS(QCH_CON_BAAW_P_SFIAPM_SFI_QCH_CLOCK_REQ, 1, 1, QCH_CON_BAAW_P_SFIAPM_SFI_QCH),
	SFR_ACCESS(QCH_CON_BAAW_P_SFIAPM_SFI_QCH_EXPIRE_VAL, 16, 10, QCH_CON_BAAW_P_SFIAPM_SFI_QCH),
	SFR_ACCESS(QCH_CON_BAAW_P_SFIAPM_SFI_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_BAAW_P_SFIAPM_SFI_QCH),
	SFR_ACCESS(QCH_CON_BAAW_P_SFIFSYS0_SFI_QCH_ENABLE, 0, 1, QCH_CON_BAAW_P_SFIFSYS0_SFI_QCH),
	SFR_ACCESS(QCH_CON_BAAW_P_SFIFSYS0_SFI_QCH_CLOCK_REQ, 1, 1, QCH_CON_BAAW_P_SFIFSYS0_SFI_QCH),
	SFR_ACCESS(QCH_CON_BAAW_P_SFIFSYS0_SFI_QCH_EXPIRE_VAL, 16, 10, QCH_CON_BAAW_P_SFIFSYS0_SFI_QCH),
	SFR_ACCESS(QCH_CON_BAAW_P_SFIFSYS0_SFI_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_BAAW_P_SFIFSYS0_SFI_QCH),
	SFR_ACCESS(QCH_CON_BUSIF_CMU_SFI_QCH_ENABLE, 0, 1, QCH_CON_BUSIF_CMU_SFI_QCH),
	SFR_ACCESS(QCH_CON_BUSIF_CMU_SFI_QCH_CLOCK_REQ, 1, 1, QCH_CON_BUSIF_CMU_SFI_QCH),
	SFR_ACCESS(QCH_CON_BUSIF_CMU_SFI_QCH_EXPIRE_VAL, 16, 10, QCH_CON_BUSIF_CMU_SFI_QCH),
	SFR_ACCESS(QCH_CON_BUSIF_CMU_SFI_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_BUSIF_CMU_SFI_QCH),
	SFR_ACCESS(DMYQCH_CON_CAN_FD0_QCH_ENABLE, 0, 1, DMYQCH_CON_CAN_FD0_QCH),
	SFR_ACCESS(DMYQCH_CON_CAN_FD0_QCH_CLOCK_REQ, 1, 1, DMYQCH_CON_CAN_FD0_QCH),
	SFR_ACCESS(DMYQCH_CON_CAN_FD0_QCH_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_CAN_FD0_QCH),
	SFR_ACCESS(DMYQCH_CON_CAN_FD1_QCH_ENABLE, 0, 1, DMYQCH_CON_CAN_FD1_QCH),
	SFR_ACCESS(DMYQCH_CON_CAN_FD1_QCH_CLOCK_REQ, 1, 1, DMYQCH_CON_CAN_FD1_QCH),
	SFR_ACCESS(DMYQCH_CON_CAN_FD1_QCH_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_CAN_FD1_QCH),
	SFR_ACCESS(QCH_CON_CLKMON0_QCH_APB_ENABLE, 0, 1, QCH_CON_CLKMON0_QCH_APB),
	SFR_ACCESS(QCH_CON_CLKMON0_QCH_APB_CLOCK_REQ, 1, 1, QCH_CON_CLKMON0_QCH_APB),
	SFR_ACCESS(QCH_CON_CLKMON0_QCH_APB_EXPIRE_VAL, 16, 10, QCH_CON_CLKMON0_QCH_APB),
	SFR_ACCESS(QCH_CON_CLKMON0_QCH_APB_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_CLKMON0_QCH_APB),
	SFR_ACCESS(QCH_CON_CLKMON0_QCH_REF0_ENABLE, 0, 1, QCH_CON_CLKMON0_QCH_REF0),
	SFR_ACCESS(QCH_CON_CLKMON0_QCH_REF0_CLOCK_REQ, 1, 1, QCH_CON_CLKMON0_QCH_REF0),
	SFR_ACCESS(QCH_CON_CLKMON0_QCH_REF0_EXPIRE_VAL, 16, 10, QCH_CON_CLKMON0_QCH_REF0),
	SFR_ACCESS(QCH_CON_CLKMON0_QCH_REF0_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_CLKMON0_QCH_REF0),
	SFR_ACCESS(QCH_CON_CLKMON0_QCH_REF1_ENABLE, 0, 1, QCH_CON_CLKMON0_QCH_REF1),
	SFR_ACCESS(QCH_CON_CLKMON0_QCH_REF1_CLOCK_REQ, 1, 1, QCH_CON_CLKMON0_QCH_REF1),
	SFR_ACCESS(QCH_CON_CLKMON0_QCH_REF1_EXPIRE_VAL, 16, 10, QCH_CON_CLKMON0_QCH_REF1),
	SFR_ACCESS(QCH_CON_CLKMON0_QCH_REF1_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_CLKMON0_QCH_REF1),
	SFR_ACCESS(QCH_CON_CLKMON0_QCH_MON0_ENABLE, 0, 1, QCH_CON_CLKMON0_QCH_MON0),
	SFR_ACCESS(QCH_CON_CLKMON0_QCH_MON0_CLOCK_REQ, 1, 1, QCH_CON_CLKMON0_QCH_MON0),
	SFR_ACCESS(QCH_CON_CLKMON0_QCH_MON0_EXPIRE_VAL, 16, 10, QCH_CON_CLKMON0_QCH_MON0),
	SFR_ACCESS(QCH_CON_CLKMON0_QCH_MON0_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_CLKMON0_QCH_MON0),
	SFR_ACCESS(QCH_CON_CLKMON0_QCH_MON1_ENABLE, 0, 1, QCH_CON_CLKMON0_QCH_MON1),
	SFR_ACCESS(QCH_CON_CLKMON0_QCH_MON1_CLOCK_REQ, 1, 1, QCH_CON_CLKMON0_QCH_MON1),
	SFR_ACCESS(QCH_CON_CLKMON0_QCH_MON1_EXPIRE_VAL, 16, 10, QCH_CON_CLKMON0_QCH_MON1),
	SFR_ACCESS(QCH_CON_CLKMON0_QCH_MON1_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_CLKMON0_QCH_MON1),
	SFR_ACCESS(QCH_CON_CLKMON1_QCH_APB_ENABLE, 0, 1, QCH_CON_CLKMON1_QCH_APB),
	SFR_ACCESS(QCH_CON_CLKMON1_QCH_APB_CLOCK_REQ, 1, 1, QCH_CON_CLKMON1_QCH_APB),
	SFR_ACCESS(QCH_CON_CLKMON1_QCH_APB_EXPIRE_VAL, 16, 10, QCH_CON_CLKMON1_QCH_APB),
	SFR_ACCESS(QCH_CON_CLKMON1_QCH_APB_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_CLKMON1_QCH_APB),
	SFR_ACCESS(QCH_CON_CLKMON1_QCH_REF0_ENABLE, 0, 1, QCH_CON_CLKMON1_QCH_REF0),
	SFR_ACCESS(QCH_CON_CLKMON1_QCH_REF0_CLOCK_REQ, 1, 1, QCH_CON_CLKMON1_QCH_REF0),
	SFR_ACCESS(QCH_CON_CLKMON1_QCH_REF0_EXPIRE_VAL, 16, 10, QCH_CON_CLKMON1_QCH_REF0),
	SFR_ACCESS(QCH_CON_CLKMON1_QCH_REF0_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_CLKMON1_QCH_REF0),
	SFR_ACCESS(QCH_CON_CLKMON1_QCH_REF1_ENABLE, 0, 1, QCH_CON_CLKMON1_QCH_REF1),
	SFR_ACCESS(QCH_CON_CLKMON1_QCH_REF1_CLOCK_REQ, 1, 1, QCH_CON_CLKMON1_QCH_REF1),
	SFR_ACCESS(QCH_CON_CLKMON1_QCH_REF1_EXPIRE_VAL, 16, 10, QCH_CON_CLKMON1_QCH_REF1),
	SFR_ACCESS(QCH_CON_CLKMON1_QCH_REF1_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_CLKMON1_QCH_REF1),
	SFR_ACCESS(QCH_CON_CLKMON1_QCH_MON0_ENABLE, 0, 1, QCH_CON_CLKMON1_QCH_MON0),
	SFR_ACCESS(QCH_CON_CLKMON1_QCH_MON0_CLOCK_REQ, 1, 1, QCH_CON_CLKMON1_QCH_MON0),
	SFR_ACCESS(QCH_CON_CLKMON1_QCH_MON0_EXPIRE_VAL, 16, 10, QCH_CON_CLKMON1_QCH_MON0),
	SFR_ACCESS(QCH_CON_CLKMON1_QCH_MON0_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_CLKMON1_QCH_MON0),
	SFR_ACCESS(QCH_CON_CLKMON1_QCH_MON1_ENABLE, 0, 1, QCH_CON_CLKMON1_QCH_MON1),
	SFR_ACCESS(QCH_CON_CLKMON1_QCH_MON1_CLOCK_REQ, 1, 1, QCH_CON_CLKMON1_QCH_MON1),
	SFR_ACCESS(QCH_CON_CLKMON1_QCH_MON1_EXPIRE_VAL, 16, 10, QCH_CON_CLKMON1_QCH_MON1),
	SFR_ACCESS(QCH_CON_CLKMON1_QCH_MON1_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_CLKMON1_QCH_MON1),
	SFR_ACCESS(QCH_CON_CLKMON2_QCH_APB_ENABLE, 0, 1, QCH_CON_CLKMON2_QCH_APB),
	SFR_ACCESS(QCH_CON_CLKMON2_QCH_APB_CLOCK_REQ, 1, 1, QCH_CON_CLKMON2_QCH_APB),
	SFR_ACCESS(QCH_CON_CLKMON2_QCH_APB_EXPIRE_VAL, 16, 10, QCH_CON_CLKMON2_QCH_APB),
	SFR_ACCESS(QCH_CON_CLKMON2_QCH_APB_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_CLKMON2_QCH_APB),
	SFR_ACCESS(QCH_CON_CLKMON2_QCH_REF0_ENABLE, 0, 1, QCH_CON_CLKMON2_QCH_REF0),
	SFR_ACCESS(QCH_CON_CLKMON2_QCH_REF0_CLOCK_REQ, 1, 1, QCH_CON_CLKMON2_QCH_REF0),
	SFR_ACCESS(QCH_CON_CLKMON2_QCH_REF0_EXPIRE_VAL, 16, 10, QCH_CON_CLKMON2_QCH_REF0),
	SFR_ACCESS(QCH_CON_CLKMON2_QCH_REF0_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_CLKMON2_QCH_REF0),
	SFR_ACCESS(QCH_CON_CLKMON2_QCH_REF1_ENABLE, 0, 1, QCH_CON_CLKMON2_QCH_REF1),
	SFR_ACCESS(QCH_CON_CLKMON2_QCH_REF1_CLOCK_REQ, 1, 1, QCH_CON_CLKMON2_QCH_REF1),
	SFR_ACCESS(QCH_CON_CLKMON2_QCH_REF1_EXPIRE_VAL, 16, 10, QCH_CON_CLKMON2_QCH_REF1),
	SFR_ACCESS(QCH_CON_CLKMON2_QCH_REF1_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_CLKMON2_QCH_REF1),
	SFR_ACCESS(QCH_CON_CLKMON2_QCH_MON0_ENABLE, 0, 1, QCH_CON_CLKMON2_QCH_MON0),
	SFR_ACCESS(QCH_CON_CLKMON2_QCH_MON0_CLOCK_REQ, 1, 1, QCH_CON_CLKMON2_QCH_MON0),
	SFR_ACCESS(QCH_CON_CLKMON2_QCH_MON0_EXPIRE_VAL, 16, 10, QCH_CON_CLKMON2_QCH_MON0),
	SFR_ACCESS(QCH_CON_CLKMON2_QCH_MON0_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_CLKMON2_QCH_MON0),
	SFR_ACCESS(QCH_CON_CLKMON2_QCH_MON1_ENABLE, 0, 1, QCH_CON_CLKMON2_QCH_MON1),
	SFR_ACCESS(QCH_CON_CLKMON2_QCH_MON1_CLOCK_REQ, 1, 1, QCH_CON_CLKMON2_QCH_MON1),
	SFR_ACCESS(QCH_CON_CLKMON2_QCH_MON1_EXPIRE_VAL, 16, 10, QCH_CON_CLKMON2_QCH_MON1),
	SFR_ACCESS(QCH_CON_CLKMON2_QCH_MON1_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_CLKMON2_QCH_MON1),
	SFR_ACCESS(QCH_CON_CLKMON3_QCH_APB_ENABLE, 0, 1, QCH_CON_CLKMON3_QCH_APB),
	SFR_ACCESS(QCH_CON_CLKMON3_QCH_APB_CLOCK_REQ, 1, 1, QCH_CON_CLKMON3_QCH_APB),
	SFR_ACCESS(QCH_CON_CLKMON3_QCH_APB_EXPIRE_VAL, 16, 10, QCH_CON_CLKMON3_QCH_APB),
	SFR_ACCESS(QCH_CON_CLKMON3_QCH_APB_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_CLKMON3_QCH_APB),
	SFR_ACCESS(QCH_CON_CLKMON3_QCH_REF0_ENABLE, 0, 1, QCH_CON_CLKMON3_QCH_REF0),
	SFR_ACCESS(QCH_CON_CLKMON3_QCH_REF0_CLOCK_REQ, 1, 1, QCH_CON_CLKMON3_QCH_REF0),
	SFR_ACCESS(QCH_CON_CLKMON3_QCH_REF0_EXPIRE_VAL, 16, 10, QCH_CON_CLKMON3_QCH_REF0),
	SFR_ACCESS(QCH_CON_CLKMON3_QCH_REF0_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_CLKMON3_QCH_REF0),
	SFR_ACCESS(QCH_CON_CLKMON3_QCH_REF1_ENABLE, 0, 1, QCH_CON_CLKMON3_QCH_REF1),
	SFR_ACCESS(QCH_CON_CLKMON3_QCH_REF1_CLOCK_REQ, 1, 1, QCH_CON_CLKMON3_QCH_REF1),
	SFR_ACCESS(QCH_CON_CLKMON3_QCH_REF1_EXPIRE_VAL, 16, 10, QCH_CON_CLKMON3_QCH_REF1),
	SFR_ACCESS(QCH_CON_CLKMON3_QCH_REF1_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_CLKMON3_QCH_REF1),
	SFR_ACCESS(QCH_CON_CLKMON3_QCH_MON0_ENABLE, 0, 1, QCH_CON_CLKMON3_QCH_MON0),
	SFR_ACCESS(QCH_CON_CLKMON3_QCH_MON0_CLOCK_REQ, 1, 1, QCH_CON_CLKMON3_QCH_MON0),
	SFR_ACCESS(QCH_CON_CLKMON3_QCH_MON0_EXPIRE_VAL, 16, 10, QCH_CON_CLKMON3_QCH_MON0),
	SFR_ACCESS(QCH_CON_CLKMON3_QCH_MON0_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_CLKMON3_QCH_MON0),
	SFR_ACCESS(QCH_CON_CLKMON3_QCH_MON1_ENABLE, 0, 1, QCH_CON_CLKMON3_QCH_MON1),
	SFR_ACCESS(QCH_CON_CLKMON3_QCH_MON1_CLOCK_REQ, 1, 1, QCH_CON_CLKMON3_QCH_MON1),
	SFR_ACCESS(QCH_CON_CLKMON3_QCH_MON1_EXPIRE_VAL, 16, 10, QCH_CON_CLKMON3_QCH_MON1),
	SFR_ACCESS(QCH_CON_CLKMON3_QCH_MON1_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_CLKMON3_QCH_MON1),
	SFR_ACCESS(DMYQCH_CON_CLUSTER_SFI_QCH_ENABLE, 0, 1, DMYQCH_CON_CLUSTER_SFI_QCH),
	SFR_ACCESS(DMYQCH_CON_CLUSTER_SFI_QCH_CLOCK_REQ, 1, 1, DMYQCH_CON_CLUSTER_SFI_QCH),
	SFR_ACCESS(DMYQCH_CON_CLUSTER_SFI_QCH_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_CLUSTER_SFI_QCH),
	SFR_ACCESS(DMYQCH_CON_DAP_SFI_QCH_ENABLE, 0, 1, DMYQCH_CON_DAP_SFI_QCH),
	SFR_ACCESS(DMYQCH_CON_DAP_SFI_QCH_CLOCK_REQ, 1, 1, DMYQCH_CON_DAP_SFI_QCH),
	SFR_ACCESS(DMYQCH_CON_DAP_SFI_QCH_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_DAP_SFI_QCH),
	SFR_ACCESS(QCH_CON_D_SFPC_SFI_QCH_ENABLE, 0, 1, QCH_CON_D_SFPC_SFI_QCH),
	SFR_ACCESS(QCH_CON_D_SFPC_SFI_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_SFPC_SFI_QCH),
	SFR_ACCESS(QCH_CON_D_SFPC_SFI_QCH_EXPIRE_VAL, 16, 10, QCH_CON_D_SFPC_SFI_QCH),
	SFR_ACCESS(QCH_CON_D_SFPC_SFI_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_SFPC_SFI_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_SFI_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_SFI_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_SFI_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_SFI_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_SFI_QCH_EXPIRE_VAL, 16, 10, QCH_CON_D_TZPC_SFI_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_SFI_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_SFI_QCH),
	SFR_ACCESS(DMYQCH_CON_FMU_QCH_ENABLE, 0, 1, DMYQCH_CON_FMU_QCH),
	SFR_ACCESS(DMYQCH_CON_FMU_QCH_CLOCK_REQ, 1, 1, DMYQCH_CON_FMU_QCH),
	SFR_ACCESS(DMYQCH_CON_FMU_QCH_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_FMU_QCH),
	SFR_ACCESS(QCH_CON_GPIO_SFI_QCH_ENABLE, 0, 1, QCH_CON_GPIO_SFI_QCH),
	SFR_ACCESS(QCH_CON_GPIO_SFI_QCH_CLOCK_REQ, 1, 1, QCH_CON_GPIO_SFI_QCH),
	SFR_ACCESS(QCH_CON_GPIO_SFI_QCH_EXPIRE_VAL, 16, 10, QCH_CON_GPIO_SFI_QCH),
	SFR_ACCESS(QCH_CON_GPIO_SFI_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GPIO_SFI_QCH),
	SFR_ACCESS(DMYQCH_CON_HYPERBUS_QCH_SYS_ENABLE, 0, 1, DMYQCH_CON_HYPERBUS_QCH_SYS),
	SFR_ACCESS(DMYQCH_CON_HYPERBUS_QCH_SYS_CLOCK_REQ, 1, 1, DMYQCH_CON_HYPERBUS_QCH_SYS),
	SFR_ACCESS(DMYQCH_CON_HYPERBUS_QCH_SYS_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_HYPERBUS_QCH_SYS),
	SFR_ACCESS(QCH_CON_HYPERBUS_QCH_AXIR_ENABLE, 0, 1, QCH_CON_HYPERBUS_QCH_AXIR),
	SFR_ACCESS(QCH_CON_HYPERBUS_QCH_AXIR_CLOCK_REQ, 1, 1, QCH_CON_HYPERBUS_QCH_AXIR),
	SFR_ACCESS(QCH_CON_HYPERBUS_QCH_AXIR_EXPIRE_VAL, 16, 10, QCH_CON_HYPERBUS_QCH_AXIR),
	SFR_ACCESS(QCH_CON_HYPERBUS_QCH_AXIR_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_HYPERBUS_QCH_AXIR),
	SFR_ACCESS(QCH_CON_HYPERBUS_QCH_AXIM_ENABLE, 0, 1, QCH_CON_HYPERBUS_QCH_AXIM),
	SFR_ACCESS(QCH_CON_HYPERBUS_QCH_AXIM_CLOCK_REQ, 1, 1, QCH_CON_HYPERBUS_QCH_AXIM),
	SFR_ACCESS(QCH_CON_HYPERBUS_QCH_AXIM_EXPIRE_VAL, 16, 10, QCH_CON_HYPERBUS_QCH_AXIM),
	SFR_ACCESS(QCH_CON_HYPERBUS_QCH_AXIM_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_HYPERBUS_QCH_AXIM),
	SFR_ACCESS(QCH_CON_INTMEM_SFI_QCH_ENABLE, 0, 1, QCH_CON_INTMEM_SFI_QCH),
	SFR_ACCESS(QCH_CON_INTMEM_SFI_QCH_CLOCK_REQ, 1, 1, QCH_CON_INTMEM_SFI_QCH),
	SFR_ACCESS(QCH_CON_INTMEM_SFI_QCH_EXPIRE_VAL, 16, 10, QCH_CON_INTMEM_SFI_QCH),
	SFR_ACCESS(QCH_CON_INTMEM_SFI_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_INTMEM_SFI_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_FSYS0SFI_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_D_FSYS0SFI_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_FSYS0SFI_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_D_FSYS0SFI_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_FSYS0SFI_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_D_FSYS0SFI_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_FSYS0SFI_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_D_FSYS0SFI_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_SFI_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_P_SFI_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_SFI_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_P_SFI_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_SFI_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_P_SFI_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_SFI_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_P_SFI_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_DT0_SFI_QCH_ENABLE, 0, 1, QCH_CON_LHS_ATB_DT0_SFI_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_DT0_SFI_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_ATB_DT0_SFI_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_DT0_SFI_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_ATB_DT0_SFI_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_DT0_SFI_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_ATB_DT0_SFI_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_DT1_SFI_QCH_ENABLE, 0, 1, QCH_CON_LHS_ATB_DT1_SFI_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_DT1_SFI_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_ATB_DT1_SFI_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_DT1_SFI_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_ATB_DT1_SFI_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_DT1_SFI_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_ATB_DT1_SFI_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_IT0_SFI_QCH_ENABLE, 0, 1, QCH_CON_LHS_ATB_IT0_SFI_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_IT0_SFI_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_ATB_IT0_SFI_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_IT0_SFI_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_ATB_IT0_SFI_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_IT0_SFI_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_ATB_IT0_SFI_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_IT1_SFI_QCH_ENABLE, 0, 1, QCH_CON_LHS_ATB_IT1_SFI_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_IT1_SFI_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_ATB_IT1_SFI_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_IT1_SFI_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_ATB_IT1_SFI_QCH),
	SFR_ACCESS(QCH_CON_LHS_ATB_IT1_SFI_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_ATB_IT1_SFI_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_SFI_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_D_SFI_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_SFI_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_D_SFI_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_SFI_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_D_SFI_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_SFI_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_D_SFI_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_SFIAPM_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_P_SFIAPM_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_SFIAPM_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_P_SFIAPM_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_SFIAPM_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_P_SFIAPM_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_SFIAPM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_P_SFIAPM_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_SFIFSYS0_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_P_SFIFSYS0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_SFIFSYS0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_P_SFIFSYS0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_SFIFSYS0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_P_SFIFSYS0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_SFIFSYS0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_P_SFIFSYS0_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_CR52_SFI_QCH_ENABLE, 0, 1, QCH_CON_MAILBOX_CR52_SFI_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_CR52_SFI_QCH_CLOCK_REQ, 1, 1, QCH_CON_MAILBOX_CR52_SFI_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_CR52_SFI_QCH_EXPIRE_VAL, 16, 10, QCH_CON_MAILBOX_CR52_SFI_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_CR52_SFI_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MAILBOX_CR52_SFI_QCH),
	SFR_ACCESS(QCH_CON_MCT_SFI_QCH_ENABLE, 0, 1, QCH_CON_MCT_SFI_QCH),
	SFR_ACCESS(QCH_CON_MCT_SFI_QCH_CLOCK_REQ, 1, 1, QCH_CON_MCT_SFI_QCH),
	SFR_ACCESS(QCH_CON_MCT_SFI_QCH_EXPIRE_VAL, 16, 10, QCH_CON_MCT_SFI_QCH),
	SFR_ACCESS(QCH_CON_MCT_SFI_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MCT_SFI_QCH),
	SFR_ACCESS(DMYQCH_CON_PLLCLKOUT_SFI_QCH_ENABLE, 0, 1, DMYQCH_CON_PLLCLKOUT_SFI_QCH),
	SFR_ACCESS(DMYQCH_CON_PLLCLKOUT_SFI_QCH_CLOCK_REQ, 1, 1, DMYQCH_CON_PLLCLKOUT_SFI_QCH),
	SFR_ACCESS(DMYQCH_CON_PLLCLKOUT_SFI_QCH_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_PLLCLKOUT_SFI_QCH),
	SFR_ACCESS(DMYQCH_CON_PMC_QCH_ENABLE, 0, 1, DMYQCH_CON_PMC_QCH),
	SFR_ACCESS(DMYQCH_CON_PMC_QCH_CLOCK_REQ, 1, 1, DMYQCH_CON_PMC_QCH),
	SFR_ACCESS(DMYQCH_CON_PMC_QCH_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_PMC_QCH),
	SFR_ACCESS(QCH_CON_PPMU_SFIFSYS0_QCH_ENABLE, 0, 1, QCH_CON_PPMU_SFIFSYS0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_SFIFSYS0_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_SFIFSYS0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_SFIFSYS0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_SFIFSYS0_QCH),
	SFR_ACCESS(QCH_CON_PPMU_SFIFSYS0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_SFIFSYS0_QCH),
	SFR_ACCESS(QCH_CON_ROM_CRC32_SFI_QCH_ENABLE, 0, 1, QCH_CON_ROM_CRC32_SFI_QCH),
	SFR_ACCESS(QCH_CON_ROM_CRC32_SFI_QCH_CLOCK_REQ, 1, 1, QCH_CON_ROM_CRC32_SFI_QCH),
	SFR_ACCESS(QCH_CON_ROM_CRC32_SFI_QCH_EXPIRE_VAL, 16, 10, QCH_CON_ROM_CRC32_SFI_QCH),
	SFR_ACCESS(QCH_CON_ROM_CRC32_SFI_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_ROM_CRC32_SFI_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_SFI_CPU_QCH_ENABLE, 0, 1, QCH_CON_RSTNSYNC_CLK_SFI_CPU_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_SFI_CPU_QCH_CLOCK_REQ, 1, 1, QCH_CON_RSTNSYNC_CLK_SFI_CPU_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_SFI_CPU_QCH_EXPIRE_VAL, 16, 10, QCH_CON_RSTNSYNC_CLK_SFI_CPU_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_SFI_CPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_RSTNSYNC_CLK_SFI_CPU_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_SFI_CPU0_QCH_ENABLE, 0, 1, QCH_CON_RSTNSYNC_CLK_SFI_CPU0_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_SFI_CPU0_QCH_CLOCK_REQ, 1, 1, QCH_CON_RSTNSYNC_CLK_SFI_CPU0_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_SFI_CPU0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_RSTNSYNC_CLK_SFI_CPU0_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_SFI_CPU0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_RSTNSYNC_CLK_SFI_CPU0_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_SFI_CPU1_QCH_ENABLE, 0, 1, QCH_CON_RSTNSYNC_CLK_SFI_CPU1_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_SFI_CPU1_QCH_CLOCK_REQ, 1, 1, QCH_CON_RSTNSYNC_CLK_SFI_CPU1_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_SFI_CPU1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_RSTNSYNC_CLK_SFI_CPU1_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_SFI_CPU1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_RSTNSYNC_CLK_SFI_CPU1_QCH),
	SFR_ACCESS(DMYQCH_CON_SBIST0_QCH_ENABLE, 0, 1, DMYQCH_CON_SBIST0_QCH),
	SFR_ACCESS(DMYQCH_CON_SBIST0_QCH_CLOCK_REQ, 1, 1, DMYQCH_CON_SBIST0_QCH),
	SFR_ACCESS(DMYQCH_CON_SBIST0_QCH_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_SBIST0_QCH),
	SFR_ACCESS(DMYQCH_CON_SBIST1_QCH_ENABLE, 0, 1, DMYQCH_CON_SBIST1_QCH),
	SFR_ACCESS(DMYQCH_CON_SBIST1_QCH_CLOCK_REQ, 1, 1, DMYQCH_CON_SBIST1_QCH),
	SFR_ACCESS(DMYQCH_CON_SBIST1_QCH_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_SBIST1_QCH),
	SFR_ACCESS(QCH_CON_SFMPU_FLSH0_SFI_QCH_ENABLE, 0, 1, QCH_CON_SFMPU_FLSH0_SFI_QCH),
	SFR_ACCESS(QCH_CON_SFMPU_FLSH0_SFI_QCH_CLOCK_REQ, 1, 1, QCH_CON_SFMPU_FLSH0_SFI_QCH),
	SFR_ACCESS(QCH_CON_SFMPU_FLSH0_SFI_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SFMPU_FLSH0_SFI_QCH),
	SFR_ACCESS(QCH_CON_SFMPU_FLSH0_SFI_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SFMPU_FLSH0_SFI_QCH),
	SFR_ACCESS(QCH_CON_SFMPU_FLSH1_SFI_QCH_ENABLE, 0, 1, QCH_CON_SFMPU_FLSH1_SFI_QCH),
	SFR_ACCESS(QCH_CON_SFMPU_FLSH1_SFI_QCH_CLOCK_REQ, 1, 1, QCH_CON_SFMPU_FLSH1_SFI_QCH),
	SFR_ACCESS(QCH_CON_SFMPU_FLSH1_SFI_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SFMPU_FLSH1_SFI_QCH),
	SFR_ACCESS(QCH_CON_SFMPU_FLSH1_SFI_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SFMPU_FLSH1_SFI_QCH),
	SFR_ACCESS(QCH_CON_SFMPU_IMEM_SFI_QCH_ENABLE, 0, 1, QCH_CON_SFMPU_IMEM_SFI_QCH),
	SFR_ACCESS(QCH_CON_SFMPU_IMEM_SFI_QCH_CLOCK_REQ, 1, 1, QCH_CON_SFMPU_IMEM_SFI_QCH),
	SFR_ACCESS(QCH_CON_SFMPU_IMEM_SFI_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SFMPU_IMEM_SFI_QCH),
	SFR_ACCESS(QCH_CON_SFMPU_IMEM_SFI_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SFMPU_IMEM_SFI_QCH),
	SFR_ACCESS(QCH_CON_SSS_SFI_QCH_ENABLE, 0, 1, QCH_CON_SSS_SFI_QCH),
	SFR_ACCESS(QCH_CON_SSS_SFI_QCH_CLOCK_REQ, 1, 1, QCH_CON_SSS_SFI_QCH),
	SFR_ACCESS(QCH_CON_SSS_SFI_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SSS_SFI_QCH),
	SFR_ACCESS(QCH_CON_SSS_SFI_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SSS_SFI_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_SFI_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_SFI_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_SFI_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_SFI_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_SFI_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_SFI_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_SFI_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_SFI_QCH),
	SFR_ACCESS(QCH_CON_SERIALFLASH_QCH_ENABLE, 0, 1, QCH_CON_SERIALFLASH_QCH),
	SFR_ACCESS(QCH_CON_SERIALFLASH_QCH_CLOCK_REQ, 1, 1, QCH_CON_SERIALFLASH_QCH),
	SFR_ACCESS(QCH_CON_SERIALFLASH_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SERIALFLASH_QCH),
	SFR_ACCESS(QCH_CON_SERIALFLASH_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SERIALFLASH_QCH),
	SFR_ACCESS(QCH_CON_USI12_USI_QCH_ENABLE, 0, 1, QCH_CON_USI12_USI_QCH),
	SFR_ACCESS(QCH_CON_USI12_USI_QCH_CLOCK_REQ, 1, 1, QCH_CON_USI12_USI_QCH),
	SFR_ACCESS(QCH_CON_USI12_USI_QCH_EXPIRE_VAL, 16, 10, QCH_CON_USI12_USI_QCH),
	SFR_ACCESS(QCH_CON_USI12_USI_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_USI12_USI_QCH),
	SFR_ACCESS(QCH_CON_USI13_USI_QCH_ENABLE, 0, 1, QCH_CON_USI13_USI_QCH),
	SFR_ACCESS(QCH_CON_USI13_USI_QCH_CLOCK_REQ, 1, 1, QCH_CON_USI13_USI_QCH),
	SFR_ACCESS(QCH_CON_USI13_USI_QCH_EXPIRE_VAL, 16, 10, QCH_CON_USI13_USI_QCH),
	SFR_ACCESS(QCH_CON_USI13_USI_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_USI13_USI_QCH),
	SFR_ACCESS(QCH_CON_USI14_USI_QCH_ENABLE, 0, 1, QCH_CON_USI14_USI_QCH),
	SFR_ACCESS(QCH_CON_USI14_USI_QCH_CLOCK_REQ, 1, 1, QCH_CON_USI14_USI_QCH),
	SFR_ACCESS(QCH_CON_USI14_USI_QCH_EXPIRE_VAL, 16, 10, QCH_CON_USI14_USI_QCH),
	SFR_ACCESS(QCH_CON_USI14_USI_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_USI14_USI_QCH),
	SFR_ACCESS(QCH_CON_USI15_USI_QCH_ENABLE, 0, 1, QCH_CON_USI15_USI_QCH),
	SFR_ACCESS(QCH_CON_USI15_USI_QCH_CLOCK_REQ, 1, 1, QCH_CON_USI15_USI_QCH),
	SFR_ACCESS(QCH_CON_USI15_USI_QCH_EXPIRE_VAL, 16, 10, QCH_CON_USI15_USI_QCH),
	SFR_ACCESS(QCH_CON_USI15_USI_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_USI15_USI_QCH),
	SFR_ACCESS(QCH_CON_VOLMON_QCH_ENABLE, 0, 1, QCH_CON_VOLMON_QCH),
	SFR_ACCESS(QCH_CON_VOLMON_QCH_CLOCK_REQ, 1, 1, QCH_CON_VOLMON_QCH),
	SFR_ACCESS(QCH_CON_VOLMON_QCH_EXPIRE_VAL, 16, 10, QCH_CON_VOLMON_QCH),
	SFR_ACCESS(QCH_CON_VOLMON_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_VOLMON_QCH),
	SFR_ACCESS(QCH_CON_WDT0_SFI_QCH_ENABLE, 0, 1, QCH_CON_WDT0_SFI_QCH),
	SFR_ACCESS(QCH_CON_WDT0_SFI_QCH_CLOCK_REQ, 1, 1, QCH_CON_WDT0_SFI_QCH),
	SFR_ACCESS(QCH_CON_WDT0_SFI_QCH_EXPIRE_VAL, 16, 10, QCH_CON_WDT0_SFI_QCH),
	SFR_ACCESS(QCH_CON_WDT0_SFI_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_WDT0_SFI_QCH),
	SFR_ACCESS(QCH_CON_WDT1_SFI_QCH_ENABLE, 0, 1, QCH_CON_WDT1_SFI_QCH),
	SFR_ACCESS(QCH_CON_WDT1_SFI_QCH_CLOCK_REQ, 1, 1, QCH_CON_WDT1_SFI_QCH),
	SFR_ACCESS(QCH_CON_WDT1_SFI_QCH_EXPIRE_VAL, 16, 10, QCH_CON_WDT1_SFI_QCH),
	SFR_ACCESS(QCH_CON_WDT1_SFI_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_WDT1_SFI_QCH),
	SFR_ACCESS(QCH_CON_BTM_TAA_QCH_ENABLE, 0, 1, QCH_CON_BTM_TAA_QCH),
	SFR_ACCESS(QCH_CON_BTM_TAA_QCH_CLOCK_REQ, 1, 1, QCH_CON_BTM_TAA_QCH),
	SFR_ACCESS(QCH_CON_BTM_TAA_QCH_EXPIRE_VAL, 16, 10, QCH_CON_BTM_TAA_QCH),
	SFR_ACCESS(QCH_CON_BTM_TAA_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_BTM_TAA_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_TAA_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_TAA_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_TAA_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_TAA_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_TAA_QCH_EXPIRE_VAL, 16, 10, QCH_CON_D_TZPC_TAA_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_TAA_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_TAA_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_C2C_ACCTAA_QCH_ENABLE, 0, 1, QCH_CON_LHM_AST_C2C_ACCTAA_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_C2C_ACCTAA_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AST_C2C_ACCTAA_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_C2C_ACCTAA_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AST_C2C_ACCTAA_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_C2C_ACCTAA_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AST_C2C_ACCTAA_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF_ACCTAA_QCH_ENABLE, 0, 1, QCH_CON_LHM_AST_OTF_ACCTAA_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF_ACCTAA_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AST_OTF_ACCTAA_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF_ACCTAA_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AST_OTF_ACCTAA_QCH),
	SFR_ACCESS(QCH_CON_LHM_AST_OTF_ACCTAA_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AST_OTF_ACCTAA_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_TAA_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_P_TAA_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_TAA_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_P_TAA_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_TAA_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_P_TAA_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_TAA_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_P_TAA_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_C2C_TAAISPB_QCH_ENABLE, 0, 1, QCH_CON_LHS_AST_C2C_TAAISPB_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_C2C_TAAISPB_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AST_C2C_TAAISPB_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_C2C_TAAISPB_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AST_C2C_TAAISPB_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_C2C_TAAISPB_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AST_C2C_TAAISPB_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF_TAAISPB_QCH_ENABLE, 0, 1, QCH_CON_LHS_AST_OTF_TAAISPB_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF_TAAISPB_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AST_OTF_TAAISPB_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF_TAAISPB_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AST_OTF_TAAISPB_QCH),
	SFR_ACCESS(QCH_CON_LHS_AST_OTF_TAAISPB_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AST_OTF_TAAISPB_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_TAA_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_D_TAA_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_TAA_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_D_TAA_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_TAA_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_D_TAA_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_TAA_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_D_TAA_QCH),
	SFR_ACCESS(QCH_CON_PPMU_TAA_QCH_ENABLE, 0, 1, QCH_CON_PPMU_TAA_QCH),
	SFR_ACCESS(QCH_CON_PPMU_TAA_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_TAA_QCH),
	SFR_ACCESS(QCH_CON_PPMU_TAA_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_TAA_QCH),
	SFR_ACCESS(QCH_CON_PPMU_TAA_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_TAA_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_TAA_QCH_S0_ENABLE, 0, 1, QCH_CON_SYSMMU_TAA_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_TAA_QCH_S0_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_TAA_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_TAA_QCH_S0_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_TAA_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_TAA_QCH_S0_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_TAA_QCH_S0),
	SFR_ACCESS(QCH_CON_SYSMMU_TAA_QCH_S1_ENABLE, 0, 1, QCH_CON_SYSMMU_TAA_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_TAA_QCH_S1_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_TAA_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_TAA_QCH_S1_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_TAA_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSMMU_TAA_QCH_S1_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_TAA_QCH_S1),
	SFR_ACCESS(QCH_CON_SYSREG_TAA_QCH_SYSREG_ENABLE, 0, 1, QCH_CON_SYSREG_TAA_QCH_SYSREG),
	SFR_ACCESS(QCH_CON_SYSREG_TAA_QCH_SYSREG_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_TAA_QCH_SYSREG),
	SFR_ACCESS(QCH_CON_SYSREG_TAA_QCH_SYSREG_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_TAA_QCH_SYSREG),
	SFR_ACCESS(QCH_CON_SYSREG_TAA_QCH_SYSREG_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_TAA_QCH_SYSREG),
	SFR_ACCESS(QCH_CON_TAA_QCH_ENABLE, 0, 1, QCH_CON_TAA_QCH),
	SFR_ACCESS(QCH_CON_TAA_QCH_CLOCK_REQ, 1, 1, QCH_CON_TAA_QCH),
	SFR_ACCESS(QCH_CON_TAA_QCH_EXPIRE_VAL, 16, 10, QCH_CON_TAA_QCH),
	SFR_ACCESS(QCH_CON_TAA_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_TAA_QCH),
	SFR_ACCESS(QCH_CON_TAA_QCH_C2COMM_ENABLE, 0, 1, QCH_CON_TAA_QCH_C2COMM),
	SFR_ACCESS(QCH_CON_TAA_QCH_C2COMM_CLOCK_REQ, 1, 1, QCH_CON_TAA_QCH_C2COMM),
	SFR_ACCESS(QCH_CON_TAA_QCH_C2COMM_EXPIRE_VAL, 16, 10, QCH_CON_TAA_QCH_C2COMM),
	SFR_ACCESS(QCH_CON_TAA_QCH_C2COMM_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_TAA_QCH_C2COMM),
	SFR_ACCESS(QCH_CON_TAA_CMU_TAA_QCH_ENABLE, 0, 1, QCH_CON_TAA_CMU_TAA_QCH),
	SFR_ACCESS(QCH_CON_TAA_CMU_TAA_QCH_CLOCK_REQ, 1, 1, QCH_CON_TAA_CMU_TAA_QCH),
	SFR_ACCESS(QCH_CON_TAA_CMU_TAA_QCH_EXPIRE_VAL, 16, 10, QCH_CON_TAA_CMU_TAA_QCH),
	SFR_ACCESS(QCH_CON_TAA_CMU_TAA_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_TAA_CMU_TAA_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_TAA_QCH_ENABLE, 0, 1, QCH_CON_VGEN_LITE_TAA_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_TAA_QCH_CLOCK_REQ, 1, 1, QCH_CON_VGEN_LITE_TAA_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_TAA_QCH_EXPIRE_VAL, 16, 10, QCH_CON_VGEN_LITE_TAA_QCH),
	SFR_ACCESS(QCH_CON_VGEN_LITE_TAA_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_VGEN_LITE_TAA_QCH),
	SFR_ACCESS(ACC_CMU_ACC_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, ACC_CMU_ACC_CONTROLLER_OPTION),
	SFR_ACCESS(ACC_CMU_ACC_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, ACC_CMU_ACC_CONTROLLER_OPTION),
	SFR_ACCESS(APM_CMU_APM_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, APM_CMU_APM_CONTROLLER_OPTION),
	SFR_ACCESS(APM_CMU_APM_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, APM_CMU_APM_CONTROLLER_OPTION),
	SFR_ACCESS(AUD_CMU_AUD_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, AUD_CMU_AUD_CONTROLLER_OPTION),
	SFR_ACCESS(AUD_CMU_AUD_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, AUD_CMU_AUD_CONTROLLER_OPTION),
	SFR_ACCESS(BUSC_CMU_BUSC_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, BUSC_CMU_BUSC_CONTROLLER_OPTION),
	SFR_ACCESS(BUSC_CMU_BUSC_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, BUSC_CMU_BUSC_CONTROLLER_OPTION),
	SFR_ACCESS(BUSMC_CMU_BUSMC_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, BUSMC_CMU_BUSMC_CONTROLLER_OPTION),
	SFR_ACCESS(BUSMC_CMU_BUSMC_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, BUSMC_CMU_BUSMC_CONTROLLER_OPTION),
	SFR_ACCESS(CMU_CMU_TOP_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, CMU_CMU_TOP_CONTROLLER_OPTION),
	SFR_ACCESS(CMU_CMU_TOP_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CMU_TOP_CONTROLLER_OPTION),
	SFR_ACCESS(CORE_CMU_CORE_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, CORE_CMU_CORE_CONTROLLER_OPTION),
	SFR_ACCESS(CORE_CMU_CORE_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CORE_CMU_CORE_CONTROLLER_OPTION),
	SFR_ACCESS(CPUCL0_CMU_CPUCL0_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, CPUCL0_CMU_CPUCL0_CONTROLLER_OPTION),
	SFR_ACCESS(CPUCL0_CMU_CPUCL0_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CPUCL0_CMU_CPUCL0_CONTROLLER_OPTION),
	SFR_ACCESS(CPUCL0_EMBEDDED_CMU_CPUCL0_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, CPUCL0_EMBEDDED_CMU_CPUCL0_CONTROLLER_OPTION),
	SFR_ACCESS(CPUCL0_EMBEDDED_CMU_CPUCL0_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CPUCL0_EMBEDDED_CMU_CPUCL0_CONTROLLER_OPTION),
	SFR_ACCESS(CPUCL1_CMU_CPUCL1_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, CPUCL1_CMU_CPUCL1_CONTROLLER_OPTION),
	SFR_ACCESS(CPUCL1_CMU_CPUCL1_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CPUCL1_CMU_CPUCL1_CONTROLLER_OPTION),
	SFR_ACCESS(CPUCL1_EMBEDDED_CMU_CPUCL1_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, CPUCL1_EMBEDDED_CMU_CPUCL1_CONTROLLER_OPTION),
	SFR_ACCESS(CPUCL1_EMBEDDED_CMU_CPUCL1_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CPUCL1_EMBEDDED_CMU_CPUCL1_CONTROLLER_OPTION),
	SFR_ACCESS(DNC_CMU_DNC_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, DNC_CMU_DNC_CONTROLLER_OPTION),
	SFR_ACCESS(DNC_CMU_DNC_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, DNC_CMU_DNC_CONTROLLER_OPTION),
	SFR_ACCESS(DPTX_CMU_DPTX_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, DPTX_CMU_DPTX_CONTROLLER_OPTION),
	SFR_ACCESS(DPTX_CMU_DPTX_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, DPTX_CMU_DPTX_CONTROLLER_OPTION),
	SFR_ACCESS(DPUM_CMU_DPUM_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, DPUM_CMU_DPUM_CONTROLLER_OPTION),
	SFR_ACCESS(DPUM_CMU_DPUM_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, DPUM_CMU_DPUM_CONTROLLER_OPTION),
	SFR_ACCESS(DPUS_CMU_DPUS_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, DPUS_CMU_DPUS_CONTROLLER_OPTION),
	SFR_ACCESS(DPUS_CMU_DPUS_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, DPUS_CMU_DPUS_CONTROLLER_OPTION),
	SFR_ACCESS(DPUS1_CMU_DPUS1_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, DPUS1_CMU_DPUS1_CONTROLLER_OPTION),
	SFR_ACCESS(DPUS1_CMU_DPUS1_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, DPUS1_CMU_DPUS1_CONTROLLER_OPTION),
	SFR_ACCESS(FSYS0_CMU_FSYS0_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, FSYS0_CMU_FSYS0_CONTROLLER_OPTION),
	SFR_ACCESS(FSYS0_CMU_FSYS0_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, FSYS0_CMU_FSYS0_CONTROLLER_OPTION),
	SFR_ACCESS(FSYS1_CMU_FSYS1_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, FSYS1_CMU_FSYS1_CONTROLLER_OPTION),
	SFR_ACCESS(FSYS1_CMU_FSYS1_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, FSYS1_CMU_FSYS1_CONTROLLER_OPTION),
	SFR_ACCESS(FSYS2_CMU_FSYS2_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, FSYS2_CMU_FSYS2_CONTROLLER_OPTION),
	SFR_ACCESS(FSYS2_CMU_FSYS2_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, FSYS2_CMU_FSYS2_CONTROLLER_OPTION),
	SFR_ACCESS(G2D_CMU_G2D_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, G2D_CMU_G2D_CONTROLLER_OPTION),
	SFR_ACCESS(G2D_CMU_G2D_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, G2D_CMU_G2D_CONTROLLER_OPTION),
	SFR_ACCESS(G3D00_CMU_G3D00_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, G3D00_CMU_G3D00_CONTROLLER_OPTION),
	SFR_ACCESS(G3D00_CMU_G3D00_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, G3D00_CMU_G3D00_CONTROLLER_OPTION),
	SFR_ACCESS(G3D01_CMU_G3D01_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, G3D01_CMU_G3D01_CONTROLLER_OPTION),
	SFR_ACCESS(G3D01_CMU_G3D01_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, G3D01_CMU_G3D01_CONTROLLER_OPTION),
	SFR_ACCESS(G3D1_CMU_G3D1_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, G3D1_CMU_G3D1_CONTROLLER_OPTION),
	SFR_ACCESS(G3D1_CMU_G3D1_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, G3D1_CMU_G3D1_CONTROLLER_OPTION),
	SFR_ACCESS(G3D1_EMBEDDED_CMU_G3D1_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, G3D1_EMBEDDED_CMU_G3D1_CONTROLLER_OPTION),
	SFR_ACCESS(G3D1_EMBEDDED_CMU_G3D1_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, G3D1_EMBEDDED_CMU_G3D1_CONTROLLER_OPTION),
	SFR_ACCESS(ISPB_CMU_ISPB_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, ISPB_CMU_ISPB_CONTROLLER_OPTION),
	SFR_ACCESS(ISPB_CMU_ISPB_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, ISPB_CMU_ISPB_CONTROLLER_OPTION),
	SFR_ACCESS(MFC_CMU_MFC_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, MFC_CMU_MFC_CONTROLLER_OPTION),
	SFR_ACCESS(MFC_CMU_MFC_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, MFC_CMU_MFC_CONTROLLER_OPTION),
	SFR_ACCESS(MIF_CMU_MIF_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, MIF_CMU_MIF_CONTROLLER_OPTION),
	SFR_ACCESS(MIF_CMU_MIF_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, MIF_CMU_MIF_CONTROLLER_OPTION),
	SFR_ACCESS(NPU_CMU_NPU_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, NPU_CMU_NPU_CONTROLLER_OPTION),
	SFR_ACCESS(NPU_CMU_NPU_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, NPU_CMU_NPU_CONTROLLER_OPTION),
	SFR_ACCESS(PERIC0_CMU_PERIC0_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, PERIC0_CMU_PERIC0_CONTROLLER_OPTION),
	SFR_ACCESS(PERIC0_CMU_PERIC0_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PERIC0_CMU_PERIC0_CONTROLLER_OPTION),
	SFR_ACCESS(PERIC1_CMU_PERIC1_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, PERIC1_CMU_PERIC1_CONTROLLER_OPTION),
	SFR_ACCESS(PERIC1_CMU_PERIC1_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PERIC1_CMU_PERIC1_CONTROLLER_OPTION),
	SFR_ACCESS(PERIS_CMU_PERIS_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, PERIS_CMU_PERIS_CONTROLLER_OPTION),
	SFR_ACCESS(PERIS_CMU_PERIS_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PERIS_CMU_PERIS_CONTROLLER_OPTION),
	SFR_ACCESS(S2D_CMU_S2D_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, S2D_CMU_S2D_CONTROLLER_OPTION),
	SFR_ACCESS(S2D_CMU_S2D_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, S2D_CMU_S2D_CONTROLLER_OPTION),
	SFR_ACCESS(SFI_CMU_SFI_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, SFI_CMU_SFI_CONTROLLER_OPTION),
	SFR_ACCESS(SFI_CMU_SFI_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, SFI_CMU_SFI_CONTROLLER_OPTION),
	SFR_ACCESS(TAA_CMU_TAA_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, TAA_CMU_TAA_CONTROLLER_OPTION),
	SFR_ACCESS(TAA_CMU_TAA_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, TAA_CMU_TAA_CONTROLLER_OPTION),
};
