# Simple UART in VHDL 
[![Project Status: WIP â€“ Initial development is in progress, but there has not yet been a stable, usable release suitable for the public.](https://www.repostatus.org/badges/latest/wip.svg)](https://www.repostatus.org/#wip) 
[![License: MIT](https://img.shields.io/badge/License-MIT-yellow.svg)](https://opensource.org/licenses/MIT)

UART module made in VHDL as an exercise to practise the language. Work in progress!

## UPDATES

(03/07/2019) First (fully functional) version of UART_TX and UART_RX modules is finished! Additional testing, development of a 16 chars FIFO module and development of a top module for the UART will follow.


