# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../Example_3_verilog/bit_full_adder.v" \
"../../../../../Example_3_verilog/bit_half_adder.v" \
"../../../../../Example_3_verilog/tb_Example_3.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
