#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000021041585b70 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 22;
 .timescale 0 0;
v00000210415f7d60_0 .net "PC", 31 0, v00000210415edab0_0;  1 drivers
v00000210415f8580_0 .var "clk", 0 0;
v00000210415f68c0_0 .net "clkout", 0 0, L_000002104157cf00;  1 drivers
v00000210415f6d20_0 .net "cycles_consumed", 31 0, v00000210415f4820_0;  1 drivers
v00000210415f7040_0 .net "regs0", 31 0, L_000002104157d280;  1 drivers
v00000210415f8760_0 .net "regs1", 31 0, L_000002104157d0c0;  1 drivers
v00000210415f7fe0_0 .net "regs2", 31 0, L_000002104157d9f0;  1 drivers
v00000210415f7f40_0 .net "regs3", 31 0, L_000002104157d2f0;  1 drivers
v00000210415f7cc0_0 .net "regs4", 31 0, L_000002104157d980;  1 drivers
v00000210415f70e0_0 .net "regs5", 31 0, L_000002104157da60;  1 drivers
v00000210415f7180_0 .var "rst", 0 0;
S_0000021041502440 .scope module, "cpu" "processor" 2 35, 3 4 0, S_0000021041585b70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "regs0";
    .port_info 4 /OUTPUT 32 "regs1";
    .port_info 5 /OUTPUT 32 "regs2";
    .port_info 6 /OUTPUT 32 "regs3";
    .port_info 7 /OUTPUT 32 "regs4";
    .port_info 8 /OUTPUT 32 "regs5";
    .port_info 9 /OUTPUT 32 "cycles_consumed";
    .port_info 10 /OUTPUT 1 "clk";
P_0000021041588d30 .param/l "RType" 0 4 2, C4<000000>;
P_0000021041588d68 .param/l "add" 0 4 5, C4<100000>;
P_0000021041588da0 .param/l "addi" 0 4 8, C4<001000>;
P_0000021041588dd8 .param/l "addu" 0 4 5, C4<100001>;
P_0000021041588e10 .param/l "and_" 0 4 5, C4<100100>;
P_0000021041588e48 .param/l "andi" 0 4 8, C4<001100>;
P_0000021041588e80 .param/l "beq" 0 4 10, C4<000100>;
P_0000021041588eb8 .param/l "bne" 0 4 10, C4<000101>;
P_0000021041588ef0 .param/l "handler_addr" 0 3 7, C4<00000000000000000000001111101000>;
P_0000021041588f28 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000021041588f60 .param/l "j" 0 4 12, C4<000010>;
P_0000021041588f98 .param/l "jal" 0 4 12, C4<000011>;
P_0000021041588fd0 .param/l "jr" 0 4 6, C4<001000>;
P_0000021041589008 .param/l "lw" 0 4 8, C4<100011>;
P_0000021041589040 .param/l "nor_" 0 4 5, C4<100111>;
P_0000021041589078 .param/l "or_" 0 4 5, C4<100101>;
P_00000210415890b0 .param/l "ori" 0 4 8, C4<001101>;
P_00000210415890e8 .param/l "sgt" 0 4 6, C4<101011>;
P_0000021041589120 .param/l "sll" 0 4 6, C4<000000>;
P_0000021041589158 .param/l "slt" 0 4 5, C4<101010>;
P_0000021041589190 .param/l "slti" 0 4 8, C4<101010>;
P_00000210415891c8 .param/l "srl" 0 4 6, C4<000010>;
P_0000021041589200 .param/l "sub" 0 4 5, C4<100010>;
P_0000021041589238 .param/l "subu" 0 4 5, C4<100011>;
P_0000021041589270 .param/l "sw" 0 4 8, C4<101011>;
P_00000210415892a8 .param/l "xor_" 0 4 5, C4<100110>;
P_00000210415892e0 .param/l "xori" 0 4 8, C4<001110>;
L_000002104157cdb0 .functor NOT 1, v00000210415f7180_0, C4<0>, C4<0>, C4<0>;
L_000002104157d600 .functor NOT 1, v00000210415f7180_0, C4<0>, C4<0>, C4<0>;
L_000002104157d6e0 .functor NOT 1, v00000210415f7180_0, C4<0>, C4<0>, C4<0>;
L_000002104157ccd0 .functor NOT 1, v00000210415f7180_0, C4<0>, C4<0>, C4<0>;
L_000002104157d210 .functor NOT 1, v00000210415f7180_0, C4<0>, C4<0>, C4<0>;
L_000002104157ce90 .functor NOT 1, v00000210415f7180_0, C4<0>, C4<0>, C4<0>;
L_000002104157ce20 .functor NOT 1, v00000210415f7180_0, C4<0>, C4<0>, C4<0>;
L_000002104157d830 .functor NOT 1, v00000210415f7180_0, C4<0>, C4<0>, C4<0>;
L_000002104157cf00 .functor OR 1, v00000210415f8580_0, v000002104156cd20_0, C4<0>, C4<0>;
L_000002104157d8a0 .functor OR 1, L_00000210415f77c0, L_00000210415f7a40, C4<0>, C4<0>;
L_000002104157d130 .functor AND 1, L_00000210416508f0, L_00000210416519d0, C4<1>, C4<1>;
L_000002104157cf70 .functor NOT 1, v00000210415f7180_0, C4<0>, C4<0>, C4<0>;
L_000002104157d3d0 .functor OR 1, L_0000021041650cb0, L_0000021041651b10, C4<0>, C4<0>;
L_000002104157d4b0 .functor OR 1, L_000002104157d3d0, L_0000021041651250, C4<0>, C4<0>;
L_000002104157cb80 .functor OR 1, L_0000021041651890, L_0000021041652650, C4<0>, C4<0>;
L_000002104157cfe0 .functor AND 1, L_0000021041651610, L_000002104157cb80, C4<1>, C4<1>;
L_000002104157d590 .functor OR 1, L_0000021041652790, L_00000210416520b0, C4<0>, C4<0>;
L_000002104157d750 .functor AND 1, L_0000021041652010, L_000002104157d590, C4<1>, C4<1>;
v00000210415ed510_0 .net "ALUOp", 3 0, v000002104156cf00_0;  1 drivers
v00000210415ec2f0_0 .net "ALUResult", 31 0, v000002104159d290_0;  1 drivers
v00000210415ed790_0 .net "ALUSrc", 0 0, v000002104156d680_0;  1 drivers
v00000210415ec4d0_0 .net "ALUin2", 31 0, L_0000021041651ed0;  1 drivers
v00000210415ec750_0 .net "MemReadEn", 0 0, v000002104156cc80_0;  1 drivers
v00000210415eccf0_0 .net "MemWriteEn", 0 0, v000002104156e440_0;  1 drivers
v00000210415edb50_0 .net "MemtoReg", 0 0, v000002104156e1c0_0;  1 drivers
v00000210415ed830_0 .net "PC", 31 0, v00000210415edab0_0;  alias, 1 drivers
v00000210415edf10_0 .net "PCPlus1", 31 0, L_00000210415f7720;  1 drivers
v00000210415ec9d0_0 .net "PCsrc", 1 0, v000002104159bb70_0;  1 drivers
v00000210415eca70_0 .net "RegDst", 0 0, v000002104156d720_0;  1 drivers
v00000210415ecd90_0 .net "RegWriteEn", 0 0, v000002104156d7c0_0;  1 drivers
v00000210415edbf0_0 .net "WriteRegister", 4 0, L_0000021041651430;  1 drivers
v00000210415ec7f0_0 .net *"_ivl_0", 0 0, L_000002104157cdb0;  1 drivers
L_00000210415f88d0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000210415edc90_0 .net/2u *"_ivl_10", 4 0, L_00000210415f88d0;  1 drivers
L_00000210415f8cc0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000210415ec890_0 .net *"_ivl_101", 15 0, L_00000210415f8cc0;  1 drivers
v00000210415ec930_0 .net *"_ivl_102", 31 0, L_0000021041650d50;  1 drivers
L_00000210415f8d08 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000210415ed330_0 .net *"_ivl_105", 25 0, L_00000210415f8d08;  1 drivers
L_00000210415f8d50 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000210415ecb10_0 .net/2u *"_ivl_106", 31 0, L_00000210415f8d50;  1 drivers
v00000210415ed6f0_0 .net *"_ivl_108", 0 0, L_00000210416508f0;  1 drivers
L_00000210415f8d98 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v00000210415ec570_0 .net/2u *"_ivl_110", 5 0, L_00000210415f8d98;  1 drivers
v00000210415ecbb0_0 .net *"_ivl_112", 0 0, L_00000210416519d0;  1 drivers
v00000210415ec070_0 .net *"_ivl_115", 0 0, L_000002104157d130;  1 drivers
v00000210415eda10_0 .net *"_ivl_116", 47 0, L_0000021041651110;  1 drivers
L_00000210415f8de0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000210415ecf70_0 .net *"_ivl_119", 15 0, L_00000210415f8de0;  1 drivers
L_00000210415f8918 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000210415ece30_0 .net/2u *"_ivl_12", 5 0, L_00000210415f8918;  1 drivers
v00000210415edd30_0 .net *"_ivl_120", 47 0, L_00000210416512f0;  1 drivers
L_00000210415f8e28 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000210415eced0_0 .net *"_ivl_123", 15 0, L_00000210415f8e28;  1 drivers
v00000210415ede70_0 .net *"_ivl_125", 0 0, L_00000210416516b0;  1 drivers
v00000210415eddd0_0 .net *"_ivl_126", 31 0, L_0000021041650990;  1 drivers
v00000210415ec110_0 .net *"_ivl_128", 47 0, L_0000021041650ad0;  1 drivers
v00000210415ec390_0 .net *"_ivl_130", 47 0, L_0000021041650df0;  1 drivers
v00000210415ec1b0_0 .net *"_ivl_132", 47 0, L_0000021041650c10;  1 drivers
v00000210415ec430_0 .net *"_ivl_134", 47 0, L_00000210416521f0;  1 drivers
L_00000210415f8e70 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000210415ed470_0 .net/2u *"_ivl_138", 1 0, L_00000210415f8e70;  1 drivers
v00000210415ec610_0 .net *"_ivl_14", 0 0, L_00000210415f8440;  1 drivers
v00000210415ed010_0 .net *"_ivl_140", 0 0, L_0000021041652330;  1 drivers
L_00000210415f8eb8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000210415ec6b0_0 .net/2u *"_ivl_142", 1 0, L_00000210415f8eb8;  1 drivers
v00000210415ed650_0 .net *"_ivl_144", 0 0, L_0000021041650e90;  1 drivers
L_00000210415f8f00 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v00000210415ed0b0_0 .net/2u *"_ivl_146", 1 0, L_00000210415f8f00;  1 drivers
v00000210415ed150_0 .net *"_ivl_148", 0 0, L_00000210416523d0;  1 drivers
L_00000210415f8f48 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v00000210415ed1f0_0 .net/2u *"_ivl_150", 31 0, L_00000210415f8f48;  1 drivers
L_00000210415f8f90 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v00000210415ed290_0 .net/2u *"_ivl_152", 31 0, L_00000210415f8f90;  1 drivers
v00000210415f2950_0 .net *"_ivl_154", 31 0, L_0000021041652470;  1 drivers
v00000210415f2a90_0 .net *"_ivl_156", 31 0, L_0000021041652510;  1 drivers
L_00000210415f8960 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v00000210415f38f0_0 .net/2u *"_ivl_16", 4 0, L_00000210415f8960;  1 drivers
v00000210415f2590_0 .net *"_ivl_160", 0 0, L_000002104157cf70;  1 drivers
L_00000210415f9020 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000210415f3a30_0 .net/2u *"_ivl_162", 31 0, L_00000210415f9020;  1 drivers
L_00000210415f90f8 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v00000210415f2b30_0 .net/2u *"_ivl_166", 5 0, L_00000210415f90f8;  1 drivers
v00000210415f3990_0 .net *"_ivl_168", 0 0, L_0000021041650cb0;  1 drivers
L_00000210415f9140 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v00000210415f21d0_0 .net/2u *"_ivl_170", 5 0, L_00000210415f9140;  1 drivers
v00000210415f2bd0_0 .net *"_ivl_172", 0 0, L_0000021041651b10;  1 drivers
v00000210415f2130_0 .net *"_ivl_175", 0 0, L_000002104157d3d0;  1 drivers
L_00000210415f9188 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v00000210415f3ad0_0 .net/2u *"_ivl_176", 5 0, L_00000210415f9188;  1 drivers
v00000210415f3670_0 .net *"_ivl_178", 0 0, L_0000021041651250;  1 drivers
v00000210415f2770_0 .net *"_ivl_181", 0 0, L_000002104157d4b0;  1 drivers
L_00000210415f91d0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000210415f2630_0 .net/2u *"_ivl_182", 15 0, L_00000210415f91d0;  1 drivers
v00000210415f3710_0 .net *"_ivl_184", 31 0, L_0000021041650f30;  1 drivers
v00000210415f2810_0 .net *"_ivl_187", 0 0, L_0000021041650fd0;  1 drivers
v00000210415f3b70_0 .net *"_ivl_188", 15 0, L_00000210416517f0;  1 drivers
v00000210415f29f0_0 .net *"_ivl_19", 4 0, L_00000210415f6a00;  1 drivers
v00000210415f2e50_0 .net *"_ivl_190", 31 0, L_0000021041651c50;  1 drivers
v00000210415f3c10_0 .net *"_ivl_194", 31 0, L_0000021041651930;  1 drivers
L_00000210415f9218 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000210415f37b0_0 .net *"_ivl_197", 25 0, L_00000210415f9218;  1 drivers
L_00000210415f9260 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000210415f24f0_0 .net/2u *"_ivl_198", 31 0, L_00000210415f9260;  1 drivers
L_00000210415f8888 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000210415f26d0_0 .net/2u *"_ivl_2", 5 0, L_00000210415f8888;  1 drivers
v00000210415f28b0_0 .net *"_ivl_20", 4 0, L_00000210415f6dc0;  1 drivers
v00000210415f2c70_0 .net *"_ivl_200", 0 0, L_0000021041651610;  1 drivers
L_00000210415f92a8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000210415f3cb0_0 .net/2u *"_ivl_202", 5 0, L_00000210415f92a8;  1 drivers
v00000210415f3d50_0 .net *"_ivl_204", 0 0, L_0000021041651890;  1 drivers
L_00000210415f92f0 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000210415f2310_0 .net/2u *"_ivl_206", 5 0, L_00000210415f92f0;  1 drivers
v00000210415f2ef0_0 .net *"_ivl_208", 0 0, L_0000021041652650;  1 drivers
v00000210415f3df0_0 .net *"_ivl_211", 0 0, L_000002104157cb80;  1 drivers
v00000210415f2270_0 .net *"_ivl_213", 0 0, L_000002104157cfe0;  1 drivers
L_00000210415f9338 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000210415f3e90_0 .net/2u *"_ivl_214", 5 0, L_00000210415f9338;  1 drivers
v00000210415f3850_0 .net *"_ivl_216", 0 0, L_0000021041651cf0;  1 drivers
L_00000210415f9380 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000210415f3f30_0 .net/2u *"_ivl_218", 31 0, L_00000210415f9380;  1 drivers
v00000210415f3490_0 .net *"_ivl_220", 31 0, L_0000021041651d90;  1 drivers
v00000210415f2d10_0 .net *"_ivl_224", 31 0, L_0000021041651f70;  1 drivers
L_00000210415f93c8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000210415f2db0_0 .net *"_ivl_227", 25 0, L_00000210415f93c8;  1 drivers
L_00000210415f9410 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000210415f2090_0 .net/2u *"_ivl_228", 31 0, L_00000210415f9410;  1 drivers
v00000210415f23b0_0 .net *"_ivl_230", 0 0, L_0000021041652010;  1 drivers
L_00000210415f9458 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000210415f2f90_0 .net/2u *"_ivl_232", 5 0, L_00000210415f9458;  1 drivers
v00000210415f32b0_0 .net *"_ivl_234", 0 0, L_0000021041652790;  1 drivers
L_00000210415f94a0 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000210415f2450_0 .net/2u *"_ivl_236", 5 0, L_00000210415f94a0;  1 drivers
v00000210415f3030_0 .net *"_ivl_238", 0 0, L_00000210416520b0;  1 drivers
v00000210415f30d0_0 .net *"_ivl_24", 0 0, L_000002104157d6e0;  1 drivers
v00000210415f3170_0 .net *"_ivl_241", 0 0, L_000002104157d590;  1 drivers
v00000210415f3210_0 .net *"_ivl_243", 0 0, L_000002104157d750;  1 drivers
L_00000210415f94e8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000210415f3350_0 .net/2u *"_ivl_244", 5 0, L_00000210415f94e8;  1 drivers
v00000210415f33f0_0 .net *"_ivl_246", 0 0, L_0000021041652290;  1 drivers
v00000210415f3530_0 .net *"_ivl_248", 31 0, L_00000210416526f0;  1 drivers
L_00000210415f89a8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000210415f35d0_0 .net/2u *"_ivl_26", 4 0, L_00000210415f89a8;  1 drivers
v00000210415f5a40_0 .net *"_ivl_29", 4 0, L_00000210415f75e0;  1 drivers
v00000210415f59a0_0 .net *"_ivl_32", 0 0, L_000002104157ccd0;  1 drivers
L_00000210415f89f0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000210415f5ae0_0 .net/2u *"_ivl_34", 4 0, L_00000210415f89f0;  1 drivers
v00000210415f4500_0 .net *"_ivl_37", 4 0, L_00000210415f6fa0;  1 drivers
v00000210415f5b80_0 .net *"_ivl_40", 0 0, L_000002104157d210;  1 drivers
L_00000210415f8a38 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000210415f5cc0_0 .net/2u *"_ivl_42", 15 0, L_00000210415f8a38;  1 drivers
v00000210415f5c20_0 .net *"_ivl_45", 15 0, L_00000210415f7400;  1 drivers
v00000210415f4280_0 .net *"_ivl_48", 0 0, L_000002104157ce90;  1 drivers
v00000210415f5d60_0 .net *"_ivl_5", 5 0, L_00000210415f7c20;  1 drivers
L_00000210415f8a80 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000210415f50e0_0 .net/2u *"_ivl_50", 36 0, L_00000210415f8a80;  1 drivers
L_00000210415f8ac8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000210415f4aa0_0 .net/2u *"_ivl_52", 31 0, L_00000210415f8ac8;  1 drivers
v00000210415f5e00_0 .net *"_ivl_55", 4 0, L_00000210415f79a0;  1 drivers
v00000210415f5860_0 .net *"_ivl_56", 36 0, L_00000210415f7220;  1 drivers
v00000210415f5180_0 .net *"_ivl_58", 36 0, L_00000210415f8620;  1 drivers
v00000210415f45a0_0 .net *"_ivl_62", 0 0, L_000002104157ce20;  1 drivers
L_00000210415f8b10 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000210415f4320_0 .net/2u *"_ivl_64", 5 0, L_00000210415f8b10;  1 drivers
v00000210415f4b40_0 .net *"_ivl_67", 5 0, L_00000210415f8080;  1 drivers
v00000210415f57c0_0 .net *"_ivl_70", 0 0, L_000002104157d830;  1 drivers
L_00000210415f8b58 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000210415f5f40_0 .net/2u *"_ivl_72", 57 0, L_00000210415f8b58;  1 drivers
L_00000210415f8ba0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000210415f55e0_0 .net/2u *"_ivl_74", 31 0, L_00000210415f8ba0;  1 drivers
v00000210415f5ea0_0 .net *"_ivl_77", 25 0, L_00000210415f8300;  1 drivers
v00000210415f4dc0_0 .net *"_ivl_78", 57 0, L_00000210415f83a0;  1 drivers
v00000210415f40a0_0 .net *"_ivl_8", 0 0, L_000002104157d600;  1 drivers
v00000210415f5900_0 .net *"_ivl_80", 57 0, L_00000210415f7680;  1 drivers
L_00000210415f8be8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000210415f4140_0 .net/2u *"_ivl_84", 31 0, L_00000210415f8be8;  1 drivers
L_00000210415f8c30 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000210415f41e0_0 .net/2u *"_ivl_88", 5 0, L_00000210415f8c30;  1 drivers
v00000210415f43c0_0 .net *"_ivl_90", 0 0, L_00000210415f77c0;  1 drivers
L_00000210415f8c78 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000210415f4460_0 .net/2u *"_ivl_92", 5 0, L_00000210415f8c78;  1 drivers
v00000210415f5680_0 .net *"_ivl_94", 0 0, L_00000210415f7a40;  1 drivers
v00000210415f4c80_0 .net *"_ivl_97", 0 0, L_000002104157d8a0;  1 drivers
v00000210415f4640_0 .net *"_ivl_98", 47 0, L_00000210415f7ae0;  1 drivers
v00000210415f5720_0 .net "adderResult", 31 0, L_0000021041651070;  1 drivers
v00000210415f46e0_0 .net "address", 31 0, L_00000210415f7900;  1 drivers
v00000210415f4780_0 .net "clk", 0 0, L_000002104157cf00;  alias, 1 drivers
v00000210415f4820_0 .var "cycles_consumed", 31 0;
o00000210415a1888 .functor BUFZ 1, C4<z>; HiZ drive
v00000210415f48c0_0 .net "excep_flag", 0 0, o00000210415a1888;  0 drivers
v00000210415f52c0_0 .net "extImm", 31 0, L_0000021041651390;  1 drivers
v00000210415f4960_0 .net "funct", 5 0, L_00000210415f7540;  1 drivers
v00000210415f5360_0 .net "hlt", 0 0, v000002104156cd20_0;  1 drivers
v00000210415f4a00_0 .net "imm", 15 0, L_00000210415f7360;  1 drivers
v00000210415f4be0_0 .net "immediate", 31 0, L_0000021041651e30;  1 drivers
v00000210415f4d20_0 .net "input_clk", 0 0, v00000210415f8580_0;  1 drivers
v00000210415f4e60_0 .net "instruction", 31 0, L_0000021041650b70;  1 drivers
v00000210415f4f00_0 .net "memoryReadData", 31 0, v00000210415ed8d0_0;  1 drivers
v00000210415f5220_0 .net "nextPC", 31 0, L_0000021041651a70;  1 drivers
v00000210415f5400_0 .net "opcode", 5 0, L_00000210415f7860;  1 drivers
v00000210415f4fa0_0 .net "rd", 4 0, L_00000210415f81c0;  1 drivers
v00000210415f5040_0 .net "readData1", 31 0, L_000002104157d360;  1 drivers
v00000210415f54a0_0 .net "readData1_w", 31 0, L_0000021041652f40;  1 drivers
v00000210415f5540_0 .net "readData2", 31 0, L_000002104157d050;  1 drivers
v00000210415f86c0_0 .net "regs0", 31 0, L_000002104157d280;  alias, 1 drivers
v00000210415f6960_0 .net "regs1", 31 0, L_000002104157d0c0;  alias, 1 drivers
v00000210415f6be0_0 .net "regs2", 31 0, L_000002104157d9f0;  alias, 1 drivers
v00000210415f7e00_0 .net "regs3", 31 0, L_000002104157d2f0;  alias, 1 drivers
v00000210415f6aa0_0 .net "regs4", 31 0, L_000002104157d980;  alias, 1 drivers
v00000210415f7ea0_0 .net "regs5", 31 0, L_000002104157da60;  alias, 1 drivers
v00000210415f6e60_0 .net "rs", 4 0, L_00000210415f6f00;  1 drivers
v00000210415f7b80_0 .net "rst", 0 0, v00000210415f7180_0;  1 drivers
v00000210415f8260_0 .net "rt", 4 0, L_00000210415f84e0;  1 drivers
v00000210415f72c0_0 .net "shamt", 31 0, L_00000210415f74a0;  1 drivers
v00000210415f8120_0 .net "wire_instruction", 31 0, L_000002104157d670;  1 drivers
v00000210415f6b40_0 .net "writeData", 31 0, L_00000210416539e0;  1 drivers
v00000210415f6c80_0 .net "zero", 0 0, L_00000210416533a0;  1 drivers
L_00000210415f7c20 .part L_0000021041650b70, 26, 6;
L_00000210415f7860 .functor MUXZ 6, L_00000210415f7c20, L_00000210415f8888, L_000002104157cdb0, C4<>;
L_00000210415f8440 .cmp/eq 6, L_00000210415f7860, L_00000210415f8918;
L_00000210415f6a00 .part L_0000021041650b70, 11, 5;
L_00000210415f6dc0 .functor MUXZ 5, L_00000210415f6a00, L_00000210415f8960, L_00000210415f8440, C4<>;
L_00000210415f81c0 .functor MUXZ 5, L_00000210415f6dc0, L_00000210415f88d0, L_000002104157d600, C4<>;
L_00000210415f75e0 .part L_0000021041650b70, 21, 5;
L_00000210415f6f00 .functor MUXZ 5, L_00000210415f75e0, L_00000210415f89a8, L_000002104157d6e0, C4<>;
L_00000210415f6fa0 .part L_0000021041650b70, 16, 5;
L_00000210415f84e0 .functor MUXZ 5, L_00000210415f6fa0, L_00000210415f89f0, L_000002104157ccd0, C4<>;
L_00000210415f7400 .part L_0000021041650b70, 0, 16;
L_00000210415f7360 .functor MUXZ 16, L_00000210415f7400, L_00000210415f8a38, L_000002104157d210, C4<>;
L_00000210415f79a0 .part L_0000021041650b70, 6, 5;
L_00000210415f7220 .concat [ 5 32 0 0], L_00000210415f79a0, L_00000210415f8ac8;
L_00000210415f8620 .functor MUXZ 37, L_00000210415f7220, L_00000210415f8a80, L_000002104157ce90, C4<>;
L_00000210415f74a0 .part L_00000210415f8620, 0, 32;
L_00000210415f8080 .part L_0000021041650b70, 0, 6;
L_00000210415f7540 .functor MUXZ 6, L_00000210415f8080, L_00000210415f8b10, L_000002104157ce20, C4<>;
L_00000210415f8300 .part L_0000021041650b70, 0, 26;
L_00000210415f83a0 .concat [ 26 32 0 0], L_00000210415f8300, L_00000210415f8ba0;
L_00000210415f7680 .functor MUXZ 58, L_00000210415f83a0, L_00000210415f8b58, L_000002104157d830, C4<>;
L_00000210415f7900 .part L_00000210415f7680, 0, 32;
L_00000210415f7720 .arith/sum 32, v00000210415edab0_0, L_00000210415f8be8;
L_00000210415f77c0 .cmp/eq 6, L_00000210415f7860, L_00000210415f8c30;
L_00000210415f7a40 .cmp/eq 6, L_00000210415f7860, L_00000210415f8c78;
L_00000210415f7ae0 .concat [ 32 16 0 0], L_00000210415f7900, L_00000210415f8cc0;
L_0000021041650d50 .concat [ 6 26 0 0], L_00000210415f7860, L_00000210415f8d08;
L_00000210416508f0 .cmp/eq 32, L_0000021041650d50, L_00000210415f8d50;
L_00000210416519d0 .cmp/eq 6, L_00000210415f7540, L_00000210415f8d98;
L_0000021041651110 .concat [ 32 16 0 0], L_000002104157d360, L_00000210415f8de0;
L_00000210416512f0 .concat [ 32 16 0 0], v00000210415edab0_0, L_00000210415f8e28;
L_00000210416516b0 .part L_00000210415f7360, 15, 1;
LS_0000021041650990_0_0 .concat [ 1 1 1 1], L_00000210416516b0, L_00000210416516b0, L_00000210416516b0, L_00000210416516b0;
LS_0000021041650990_0_4 .concat [ 1 1 1 1], L_00000210416516b0, L_00000210416516b0, L_00000210416516b0, L_00000210416516b0;
LS_0000021041650990_0_8 .concat [ 1 1 1 1], L_00000210416516b0, L_00000210416516b0, L_00000210416516b0, L_00000210416516b0;
LS_0000021041650990_0_12 .concat [ 1 1 1 1], L_00000210416516b0, L_00000210416516b0, L_00000210416516b0, L_00000210416516b0;
LS_0000021041650990_0_16 .concat [ 1 1 1 1], L_00000210416516b0, L_00000210416516b0, L_00000210416516b0, L_00000210416516b0;
LS_0000021041650990_0_20 .concat [ 1 1 1 1], L_00000210416516b0, L_00000210416516b0, L_00000210416516b0, L_00000210416516b0;
LS_0000021041650990_0_24 .concat [ 1 1 1 1], L_00000210416516b0, L_00000210416516b0, L_00000210416516b0, L_00000210416516b0;
LS_0000021041650990_0_28 .concat [ 1 1 1 1], L_00000210416516b0, L_00000210416516b0, L_00000210416516b0, L_00000210416516b0;
LS_0000021041650990_1_0 .concat [ 4 4 4 4], LS_0000021041650990_0_0, LS_0000021041650990_0_4, LS_0000021041650990_0_8, LS_0000021041650990_0_12;
LS_0000021041650990_1_4 .concat [ 4 4 4 4], LS_0000021041650990_0_16, LS_0000021041650990_0_20, LS_0000021041650990_0_24, LS_0000021041650990_0_28;
L_0000021041650990 .concat [ 16 16 0 0], LS_0000021041650990_1_0, LS_0000021041650990_1_4;
L_0000021041650ad0 .concat [ 16 32 0 0], L_00000210415f7360, L_0000021041650990;
L_0000021041650df0 .arith/sum 48, L_00000210416512f0, L_0000021041650ad0;
L_0000021041650c10 .functor MUXZ 48, L_0000021041650df0, L_0000021041651110, L_000002104157d130, C4<>;
L_00000210416521f0 .functor MUXZ 48, L_0000021041650c10, L_00000210415f7ae0, L_000002104157d8a0, C4<>;
L_0000021041651070 .part L_00000210416521f0, 0, 32;
L_0000021041652330 .cmp/eq 2, v000002104159bb70_0, L_00000210415f8e70;
L_0000021041650e90 .cmp/eq 2, v000002104159bb70_0, L_00000210415f8eb8;
L_00000210416523d0 .cmp/eq 2, v000002104159bb70_0, L_00000210415f8f00;
L_0000021041652470 .functor MUXZ 32, L_00000210415f8f90, L_00000210415f8f48, L_00000210416523d0, C4<>;
L_0000021041652510 .functor MUXZ 32, L_0000021041652470, L_0000021041651070, L_0000021041650e90, C4<>;
L_0000021041651a70 .functor MUXZ 32, L_0000021041652510, L_00000210415f7720, L_0000021041652330, C4<>;
L_0000021041650b70 .functor MUXZ 32, L_000002104157d670, L_00000210415f9020, L_000002104157cf70, C4<>;
L_0000021041650cb0 .cmp/eq 6, L_00000210415f7860, L_00000210415f90f8;
L_0000021041651b10 .cmp/eq 6, L_00000210415f7860, L_00000210415f9140;
L_0000021041651250 .cmp/eq 6, L_00000210415f7860, L_00000210415f9188;
L_0000021041650f30 .concat [ 16 16 0 0], L_00000210415f7360, L_00000210415f91d0;
L_0000021041650fd0 .part L_00000210415f7360, 15, 1;
LS_00000210416517f0_0_0 .concat [ 1 1 1 1], L_0000021041650fd0, L_0000021041650fd0, L_0000021041650fd0, L_0000021041650fd0;
LS_00000210416517f0_0_4 .concat [ 1 1 1 1], L_0000021041650fd0, L_0000021041650fd0, L_0000021041650fd0, L_0000021041650fd0;
LS_00000210416517f0_0_8 .concat [ 1 1 1 1], L_0000021041650fd0, L_0000021041650fd0, L_0000021041650fd0, L_0000021041650fd0;
LS_00000210416517f0_0_12 .concat [ 1 1 1 1], L_0000021041650fd0, L_0000021041650fd0, L_0000021041650fd0, L_0000021041650fd0;
L_00000210416517f0 .concat [ 4 4 4 4], LS_00000210416517f0_0_0, LS_00000210416517f0_0_4, LS_00000210416517f0_0_8, LS_00000210416517f0_0_12;
L_0000021041651c50 .concat [ 16 16 0 0], L_00000210415f7360, L_00000210416517f0;
L_0000021041651390 .functor MUXZ 32, L_0000021041651c50, L_0000021041650f30, L_000002104157d4b0, C4<>;
L_0000021041651930 .concat [ 6 26 0 0], L_00000210415f7860, L_00000210415f9218;
L_0000021041651610 .cmp/eq 32, L_0000021041651930, L_00000210415f9260;
L_0000021041651890 .cmp/eq 6, L_00000210415f7540, L_00000210415f92a8;
L_0000021041652650 .cmp/eq 6, L_00000210415f7540, L_00000210415f92f0;
L_0000021041651cf0 .cmp/eq 6, L_00000210415f7860, L_00000210415f9338;
L_0000021041651d90 .functor MUXZ 32, L_0000021041651390, L_00000210415f9380, L_0000021041651cf0, C4<>;
L_0000021041651e30 .functor MUXZ 32, L_0000021041651d90, L_00000210415f74a0, L_000002104157cfe0, C4<>;
L_0000021041651f70 .concat [ 6 26 0 0], L_00000210415f7860, L_00000210415f93c8;
L_0000021041652010 .cmp/eq 32, L_0000021041651f70, L_00000210415f9410;
L_0000021041652790 .cmp/eq 6, L_00000210415f7540, L_00000210415f9458;
L_00000210416520b0 .cmp/eq 6, L_00000210415f7540, L_00000210415f94a0;
L_0000021041652290 .cmp/eq 6, L_00000210415f7860, L_00000210415f94e8;
L_00000210416526f0 .functor MUXZ 32, L_000002104157d360, v00000210415edab0_0, L_0000021041652290, C4<>;
L_0000021041652f40 .functor MUXZ 32, L_00000210416526f0, L_000002104157d050, L_000002104157d750, C4<>;
S_00000210415025d0 .scope module, "ALUMux" "mux2x1" 3 94, 5 1 0, S_0000021041502440;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000210415741e0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000002104157d520 .functor NOT 1, v000002104156d680_0, C4<0>, C4<0>, C4<0>;
v000002104156e260_0 .net *"_ivl_0", 0 0, L_000002104157d520;  1 drivers
v000002104156e9e0_0 .net "in1", 31 0, L_000002104157d050;  alias, 1 drivers
v000002104156d5e0_0 .net "in2", 31 0, L_0000021041651e30;  alias, 1 drivers
v000002104156d540_0 .net "out", 31 0, L_0000021041651ed0;  alias, 1 drivers
v000002104156cbe0_0 .net "s", 0 0, v000002104156d680_0;  alias, 1 drivers
L_0000021041651ed0 .functor MUXZ 32, L_0000021041651e30, L_000002104157d050, L_000002104157d520, C4<>;
S_000002104151c390 .scope module, "CU" "controlUnit" 3 78, 6 1 0, S_0000021041502440;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000002104159b380 .param/l "RType" 0 4 2, C4<000000>;
P_000002104159b3b8 .param/l "add" 0 4 5, C4<100000>;
P_000002104159b3f0 .param/l "addi" 0 4 8, C4<001000>;
P_000002104159b428 .param/l "addu" 0 4 5, C4<100001>;
P_000002104159b460 .param/l "and_" 0 4 5, C4<100100>;
P_000002104159b498 .param/l "andi" 0 4 8, C4<001100>;
P_000002104159b4d0 .param/l "beq" 0 4 10, C4<000100>;
P_000002104159b508 .param/l "bne" 0 4 10, C4<000101>;
P_000002104159b540 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002104159b578 .param/l "j" 0 4 12, C4<000010>;
P_000002104159b5b0 .param/l "jal" 0 4 12, C4<000011>;
P_000002104159b5e8 .param/l "jr" 0 4 6, C4<001000>;
P_000002104159b620 .param/l "lw" 0 4 8, C4<100011>;
P_000002104159b658 .param/l "nor_" 0 4 5, C4<100111>;
P_000002104159b690 .param/l "or_" 0 4 5, C4<100101>;
P_000002104159b6c8 .param/l "ori" 0 4 8, C4<001101>;
P_000002104159b700 .param/l "sgt" 0 4 6, C4<101011>;
P_000002104159b738 .param/l "sll" 0 4 6, C4<000000>;
P_000002104159b770 .param/l "slt" 0 4 5, C4<101010>;
P_000002104159b7a8 .param/l "slti" 0 4 8, C4<101010>;
P_000002104159b7e0 .param/l "srl" 0 4 6, C4<000010>;
P_000002104159b818 .param/l "sub" 0 4 5, C4<100010>;
P_000002104159b850 .param/l "subu" 0 4 5, C4<100011>;
P_000002104159b888 .param/l "sw" 0 4 8, C4<101011>;
P_000002104159b8c0 .param/l "xor_" 0 4 5, C4<100110>;
P_000002104159b8f8 .param/l "xori" 0 4 8, C4<001110>;
v000002104156cf00_0 .var "ALUOp", 3 0;
v000002104156d680_0 .var "ALUSrc", 0 0;
v000002104156cc80_0 .var "MemReadEn", 0 0;
v000002104156e440_0 .var "MemWriteEn", 0 0;
v000002104156e1c0_0 .var "MemtoReg", 0 0;
v000002104156d720_0 .var "RegDst", 0 0;
v000002104156d7c0_0 .var "RegWriteEn", 0 0;
v000002104156d900_0 .net "funct", 5 0, L_00000210415f7540;  alias, 1 drivers
v000002104156cd20_0 .var "hlt", 0 0;
v000002104156cdc0_0 .net "opcode", 5 0, L_00000210415f7860;  alias, 1 drivers
v000002104156cfa0_0 .net "rst", 0 0, v00000210415f7180_0;  alias, 1 drivers
E_0000021041573da0 .event anyedge, v000002104156cfa0_0, v000002104156cdc0_0, v000002104156d900_0;
S_000002104151c520 .scope module, "InstMem" "IM" 3 74, 7 2 0, S_0000021041502440;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "q";
L_000002104157d670 .functor BUFZ 32, L_0000021041650a30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002104156dea0 .array "InstMem", 0 1023, 31 0;
v000002104156df40_0 .net *"_ivl_0", 31 0, L_0000021041650a30;  1 drivers
v000002104156d040_0 .net *"_ivl_3", 9 0, L_00000210416525b0;  1 drivers
v000002104156d0e0_0 .net *"_ivl_4", 11 0, L_0000021041651bb0;  1 drivers
L_00000210415f8fd8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002104156e120_0 .net *"_ivl_7", 1 0, L_00000210415f8fd8;  1 drivers
v000002104156e080_0 .net "address", 31 0, v00000210415edab0_0;  alias, 1 drivers
v000002104156e300_0 .var/i "i", 31 0;
v000002104156d180_0 .net "q", 31 0, L_000002104157d670;  alias, 1 drivers
L_0000021041650a30 .array/port v000002104156dea0, L_0000021041651bb0;
L_00000210416525b0 .part v00000210415edab0_0, 0, 10;
L_0000021041651bb0 .concat [ 10 2 0 0], L_00000210416525b0, L_00000210415f8fd8;
S_0000021041500270 .scope module, "RF" "registerFile" 3 84, 8 1 0, S_0000021041502440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
    .port_info 9 /OUTPUT 32 "regs0";
    .port_info 10 /OUTPUT 32 "regs1";
    .port_info 11 /OUTPUT 32 "regs2";
    .port_info 12 /OUTPUT 32 "regs3";
    .port_info 13 /OUTPUT 32 "regs4";
    .port_info 14 /OUTPUT 32 "regs5";
L_000002104157d360 .functor BUFZ 32, L_00000210416511b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002104157d050 .functor BUFZ 32, L_00000210416514d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002104159d6f0_1 .array/port v000002104159d6f0, 1;
L_000002104157d280 .functor BUFZ 32, v000002104159d6f0_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002104159d6f0_2 .array/port v000002104159d6f0, 2;
L_000002104157d0c0 .functor BUFZ 32, v000002104159d6f0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002104159d6f0_3 .array/port v000002104159d6f0, 3;
L_000002104157d9f0 .functor BUFZ 32, v000002104159d6f0_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002104159d6f0_4 .array/port v000002104159d6f0, 4;
L_000002104157d2f0 .functor BUFZ 32, v000002104159d6f0_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002104159d6f0_5 .array/port v000002104159d6f0, 5;
L_000002104157d980 .functor BUFZ 32, v000002104159d6f0_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002104159d6f0_6 .array/port v000002104159d6f0, 6;
L_000002104157da60 .functor BUFZ 32, v000002104159d6f0_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002104154c9b0_0 .net *"_ivl_0", 31 0, L_00000210416511b0;  1 drivers
v000002104159c610_0 .net *"_ivl_10", 6 0, L_0000021041651750;  1 drivers
L_00000210415f90b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002104159c570_0 .net *"_ivl_13", 1 0, L_00000210415f90b0;  1 drivers
v000002104159bcb0_0 .net *"_ivl_2", 6 0, L_0000021041651570;  1 drivers
L_00000210415f9068 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002104159c6b0_0 .net *"_ivl_5", 1 0, L_00000210415f9068;  1 drivers
v000002104159d0b0_0 .net *"_ivl_8", 31 0, L_00000210416514d0;  1 drivers
v000002104159d830_0 .net "clk", 0 0, L_000002104157cf00;  alias, 1 drivers
v000002104159c390_0 .var/i "i", 31 0;
v000002104159d3d0_0 .net "readData1", 31 0, L_000002104157d360;  alias, 1 drivers
v000002104159d510_0 .net "readData2", 31 0, L_000002104157d050;  alias, 1 drivers
v000002104159c750_0 .net "readRegister1", 4 0, L_00000210415f6f00;  alias, 1 drivers
v000002104159d5b0_0 .net "readRegister2", 4 0, L_00000210415f84e0;  alias, 1 drivers
v000002104159d6f0 .array "registers", 31 0, 31 0;
v000002104159c250_0 .net "regs0", 31 0, L_000002104157d280;  alias, 1 drivers
v000002104159d790_0 .net "regs1", 31 0, L_000002104157d0c0;  alias, 1 drivers
v000002104159d650_0 .net "regs2", 31 0, L_000002104157d9f0;  alias, 1 drivers
v000002104159b990_0 .net "regs3", 31 0, L_000002104157d2f0;  alias, 1 drivers
v000002104159ced0_0 .net "regs4", 31 0, L_000002104157d980;  alias, 1 drivers
v000002104159bc10_0 .net "regs5", 31 0, L_000002104157da60;  alias, 1 drivers
v000002104159c110_0 .net "rst", 0 0, v00000210415f7180_0;  alias, 1 drivers
v000002104159d470_0 .net "we", 0 0, v000002104156d7c0_0;  alias, 1 drivers
v000002104159be90_0 .net "writeData", 31 0, L_00000210416539e0;  alias, 1 drivers
v000002104159ba30_0 .net "writeRegister", 4 0, L_0000021041651430;  alias, 1 drivers
E_00000210415746e0/0 .event negedge, v000002104156cfa0_0;
E_00000210415746e0/1 .event posedge, v000002104159d830_0;
E_00000210415746e0 .event/or E_00000210415746e0/0, E_00000210415746e0/1;
L_00000210416511b0 .array/port v000002104159d6f0, L_0000021041651570;
L_0000021041651570 .concat [ 5 2 0 0], L_00000210415f6f00, L_00000210415f9068;
L_00000210416514d0 .array/port v000002104159d6f0, L_0000021041651750;
L_0000021041651750 .concat [ 5 2 0 0], L_00000210415f84e0, L_00000210415f90b0;
S_0000021041500400 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 29, 8 29 0, S_0000021041500270;
 .timescale 0 0;
v000002104154ba10_0 .var/i "i", 31 0;
S_0000021041532900 .scope module, "RFMux" "mux2x1" 3 82, 5 1 0, S_0000021041502440;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_0000021041574720 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000002104157d910 .functor NOT 1, v000002104156d720_0, C4<0>, C4<0>, C4<0>;
v000002104159bdf0_0 .net *"_ivl_0", 0 0, L_000002104157d910;  1 drivers
v000002104159c4d0_0 .net "in1", 4 0, L_00000210415f84e0;  alias, 1 drivers
v000002104159c7f0_0 .net "in2", 4 0, L_00000210415f81c0;  alias, 1 drivers
v000002104159c890_0 .net "out", 4 0, L_0000021041651430;  alias, 1 drivers
v000002104159bad0_0 .net "s", 0 0, v000002104156d720_0;  alias, 1 drivers
L_0000021041651430 .functor MUXZ 5, L_00000210415f81c0, L_00000210415f84e0, L_000002104157d910, C4<>;
S_0000021041532a90 .scope module, "WBMux" "mux2x1" 3 105, 5 1 0, S_0000021041502440;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000021041574220 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000021041536530 .functor NOT 1, v000002104156e1c0_0, C4<0>, C4<0>, C4<0>;
v000002104159d150_0 .net *"_ivl_0", 0 0, L_0000021041536530;  1 drivers
v000002104159c430_0 .net "in1", 31 0, v000002104159d290_0;  alias, 1 drivers
v000002104159cbb0_0 .net "in2", 31 0, v00000210415ed8d0_0;  alias, 1 drivers
v000002104159d1f0_0 .net "out", 31 0, L_00000210416539e0;  alias, 1 drivers
v000002104159ca70_0 .net "s", 0 0, v000002104156e1c0_0;  alias, 1 drivers
L_00000210416539e0 .functor MUXZ 32, v00000210415ed8d0_0, v000002104159d290_0, L_0000021041536530, C4<>;
S_00000210414e6af0 .scope module, "alu" "ALU" 3 99, 9 1 0, S_0000021041502440;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_00000210414e6c80 .param/l "ADD" 0 9 12, C4<0000>;
P_00000210414e6cb8 .param/l "AND" 0 9 12, C4<0010>;
P_00000210414e6cf0 .param/l "NOR" 0 9 12, C4<0101>;
P_00000210414e6d28 .param/l "OR" 0 9 12, C4<0011>;
P_00000210414e6d60 .param/l "SGT" 0 9 12, C4<0111>;
P_00000210414e6d98 .param/l "SLL" 0 9 12, C4<1000>;
P_00000210414e6dd0 .param/l "SLT" 0 9 12, C4<0110>;
P_00000210414e6e08 .param/l "SRL" 0 9 12, C4<1001>;
P_00000210414e6e40 .param/l "SUB" 0 9 12, C4<0001>;
P_00000210414e6e78 .param/l "XOR" 0 9 12, C4<0100>;
P_00000210414e6eb0 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_00000210414e6ee8 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_00000210415f9530 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002104159d010_0 .net/2u *"_ivl_0", 31 0, L_00000210415f9530;  1 drivers
v000002104159cb10_0 .net "opSel", 3 0, v000002104156cf00_0;  alias, 1 drivers
v000002104159c9d0_0 .net "operand1", 31 0, L_0000021041652f40;  alias, 1 drivers
v000002104159c2f0_0 .net "operand2", 31 0, L_0000021041651ed0;  alias, 1 drivers
v000002104159d290_0 .var "result", 31 0;
v000002104159bfd0_0 .net "zero", 0 0, L_00000210416533a0;  alias, 1 drivers
E_0000021041574820 .event anyedge, v000002104156cf00_0, v000002104159c9d0_0, v000002104156d540_0;
L_00000210416533a0 .cmp/eq 32, v000002104159d290_0, L_00000210415f9530;
S_00000210415195f0 .scope module, "branchcontroller" "BranchController" 3 54, 10 1 0, S_0000021041502440;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /INPUT 1 "excep_flag";
    .port_info 6 /OUTPUT 2 "PCsrc";
P_000002104159d950 .param/l "RType" 0 4 2, C4<000000>;
P_000002104159d988 .param/l "add" 0 4 5, C4<100000>;
P_000002104159d9c0 .param/l "addi" 0 4 8, C4<001000>;
P_000002104159d9f8 .param/l "addu" 0 4 5, C4<100001>;
P_000002104159da30 .param/l "and_" 0 4 5, C4<100100>;
P_000002104159da68 .param/l "andi" 0 4 8, C4<001100>;
P_000002104159daa0 .param/l "beq" 0 4 10, C4<000100>;
P_000002104159dad8 .param/l "bne" 0 4 10, C4<000101>;
P_000002104159db10 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002104159db48 .param/l "j" 0 4 12, C4<000010>;
P_000002104159db80 .param/l "jal" 0 4 12, C4<000011>;
P_000002104159dbb8 .param/l "jr" 0 4 6, C4<001000>;
P_000002104159dbf0 .param/l "lw" 0 4 8, C4<100011>;
P_000002104159dc28 .param/l "nor_" 0 4 5, C4<100111>;
P_000002104159dc60 .param/l "or_" 0 4 5, C4<100101>;
P_000002104159dc98 .param/l "ori" 0 4 8, C4<001101>;
P_000002104159dcd0 .param/l "sgt" 0 4 6, C4<101011>;
P_000002104159dd08 .param/l "sll" 0 4 6, C4<000000>;
P_000002104159dd40 .param/l "slt" 0 4 5, C4<101010>;
P_000002104159dd78 .param/l "slti" 0 4 8, C4<101010>;
P_000002104159ddb0 .param/l "srl" 0 4 6, C4<000010>;
P_000002104159dde8 .param/l "sub" 0 4 5, C4<100010>;
P_000002104159de20 .param/l "subu" 0 4 5, C4<100011>;
P_000002104159de58 .param/l "sw" 0 4 8, C4<101011>;
P_000002104159de90 .param/l "xor_" 0 4 5, C4<100110>;
P_000002104159dec8 .param/l "xori" 0 4 8, C4<001110>;
v000002104159bb70_0 .var "PCsrc", 1 0;
v000002104159bd50_0 .net "excep_flag", 0 0, o00000210415a1888;  alias, 0 drivers
v000002104159cf70_0 .net "funct", 5 0, L_00000210415f7540;  alias, 1 drivers
v000002104159c930_0 .net "opcode", 5 0, L_00000210415f7860;  alias, 1 drivers
v000002104159cc50_0 .net "operand1", 31 0, L_000002104157d360;  alias, 1 drivers
v000002104159bf30_0 .net "operand2", 31 0, L_0000021041651ed0;  alias, 1 drivers
v000002104159c070_0 .net "rst", 0 0, v00000210415f7180_0;  alias, 1 drivers
E_00000210415748e0/0 .event anyedge, v000002104156cfa0_0, v000002104159bd50_0, v000002104156cdc0_0, v000002104159d3d0_0;
E_00000210415748e0/1 .event anyedge, v000002104156d540_0, v000002104156d900_0;
E_00000210415748e0 .event/or E_00000210415748e0/0, E_00000210415748e0/1;
S_0000021041519780 .scope module, "dataMem" "DM" 3 103, 11 2 0, S_0000021041502440;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000002104159c1b0 .array "DataMem", 0 1023, 31 0;
v000002104159ccf0_0 .net "address", 31 0, v000002104159d290_0;  alias, 1 drivers
v000002104159cd90_0 .net "clock", 0 0, L_000002104157cf00;  alias, 1 drivers
v000002104159ce30_0 .net "data", 31 0, L_000002104157d050;  alias, 1 drivers
v000002104159d330_0 .var/i "i", 31 0;
v00000210415ed8d0_0 .var "q", 31 0;
v00000210415ec250_0 .net "rden", 0 0, v000002104156cc80_0;  alias, 1 drivers
v00000210415ed5b0_0 .net "wren", 0 0, v000002104156e440_0;  alias, 1 drivers
E_00000210415759a0 .event negedge, v000002104159d830_0;
S_0000021041512480 .scope module, "pc" "programCounter" 3 71, 12 1 0, S_0000021041502440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_00000210415748a0 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v00000210415ed970_0 .net "PCin", 31 0, L_0000021041651a70;  alias, 1 drivers
v00000210415edab0_0 .var "PCout", 31 0;
v00000210415ed3d0_0 .net "clk", 0 0, L_000002104157cf00;  alias, 1 drivers
v00000210415ecc50_0 .net "rst", 0 0, v00000210415f7180_0;  alias, 1 drivers
    .scope S_00000210415195f0;
T_0 ;
    %wait E_00000210415748e0;
    %load/vec4 v000002104159c070_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002104159bb70_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002104159bd50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000002104159bb70_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000002104159c930_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.10, 4;
    %load/vec4 v000002104159cc50_0;
    %load/vec4 v000002104159bf30_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.10;
    %flag_set/vec4 8;
    %jmp/1 T_0.9, 8;
    %load/vec4 v000002104159c930_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.11, 4;
    %load/vec4 v000002104159cc50_0;
    %load/vec4 v000002104159bf30_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.11;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.9;
    %jmp/1 T_0.8, 8;
    %load/vec4 v000002104159c930_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.8;
    %jmp/1 T_0.7, 8;
    %load/vec4 v000002104159c930_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.7;
    %jmp/1 T_0.6, 8;
    %load/vec4 v000002104159c930_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.12, 4;
    %load/vec4 v000002104159cf70_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.12;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.6;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000002104159bb70_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002104159bb70_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000021041512480;
T_1 ;
    %wait E_00000210415746e0;
    %load/vec4 v00000210415ecc50_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000210415edab0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000210415ed970_0;
    %assign/vec4 v00000210415edab0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000002104151c520;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002104156e300_0, 0, 32;
T_2.0 ;
    %load/vec4 v000002104156e300_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002104156e300_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002104156dea0, 0, 4;
    %load/vec4 v000002104156e300_0;
    %addi 1, 0, 32;
    %store/vec4 v000002104156e300_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 536936458, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002104156dea0, 0, 4;
    %pushi/vec4 872546315, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002104156dea0, 0, 4;
    %pushi/vec4 939720716, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002104156dea0, 0, 4;
    %pushi/vec4 2236448, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002104156dea0, 0, 4;
    %pushi/vec4 8595490, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002104156dea0, 0, 4;
    %pushi/vec4 2306084, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002104156dea0, 0, 4;
    %pushi/vec4 4405285, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002104156dea0, 0, 4;
    %pushi/vec4 4407335, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002104156dea0, 0, 4;
    %pushi/vec4 2246694, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002104156dea0, 0, 4;
    %pushi/vec4 2248746, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002104156dea0, 0, 4;
    %pushi/vec4 6379563, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002104156dea0, 0, 4;
    %pushi/vec4 90240, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002104156dea0, 0, 4;
    %pushi/vec4 157762, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002104156dea0, 0, 4;
    %pushi/vec4 2349727744, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002104156dea0, 0, 4;
    %pushi/vec4 2885943296, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002104156dea0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002104156dea0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002104156dea0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002104156dea0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002104156dea0, 0, 4;
    %end;
    .thread T_2;
    .scope S_000002104151c390;
T_3 ;
    %wait E_0000021041573da0;
    %load/vec4 v000002104156cfa0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000002104156cd20_0, 0;
    %split/vec4 4;
    %assign/vec4 v000002104156cf00_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002104156d680_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002104156d7c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002104156e440_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002104156e1c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002104156cc80_0, 0;
    %assign/vec4 v000002104156d720_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000002104156cd20_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000002104156cf00_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000002104156d680_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002104156d7c0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002104156e440_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002104156e1c0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002104156cc80_0, 0, 1;
    %store/vec4 v000002104156d720_0, 0, 1;
    %load/vec4 v000002104156cdc0_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002104156cd20_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002104156d720_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002104156d7c0_0, 0;
    %load/vec4 v000002104156d900_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002104156cf00_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002104156cf00_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002104156cf00_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002104156cf00_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002104156cf00_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002104156cf00_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002104156cf00_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000002104156cf00_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000002104156cf00_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000002104156cf00_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002104156d680_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000002104156cf00_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002104156d680_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000002104156cf00_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002104156cf00_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002104156d7c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002104156d720_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002104156d680_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002104156d7c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002104156d720_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002104156d680_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000002104156cf00_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002104156d7c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002104156d680_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002104156cf00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002104156d7c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002104156d680_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002104156cf00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002104156d7c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002104156d680_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002104156cf00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002104156d7c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002104156d680_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002104156cc80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002104156d7c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002104156d680_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002104156e1c0_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002104156e440_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002104156d680_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002104156cf00_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002104156cf00_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000021041500270;
T_4 ;
    %wait E_00000210415746e0;
    %fork t_1, S_0000021041500400;
    %jmp t_0;
    .scope S_0000021041500400;
t_1 ;
    %load/vec4 v000002104159c110_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002104154ba10_0, 0, 32;
T_4.2 ;
    %load/vec4 v000002104154ba10_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002104154ba10_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002104159d6f0, 0, 4;
    %load/vec4 v000002104154ba10_0;
    %addi 1, 0, 32;
    %store/vec4 v000002104154ba10_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000002104159d470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000002104159be90_0;
    %load/vec4 v000002104159ba30_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002104159d6f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002104159d6f0, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_0000021041500270;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_0000021041500270;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 61 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002104159c390_0, 0, 32;
T_5.0 ;
    %load/vec4 v000002104159c390_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000002104159c390_0;
    %ix/getv/s 4, v000002104159c390_0;
    %load/vec4a v000002104159d6f0, 4;
    %ix/getv/s 4, v000002104159c390_0;
    %load/vec4a v000002104159d6f0, 4;
    %vpi_call 8 63 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000002104159c390_0;
    %addi 1, 0, 32;
    %store/vec4 v000002104159c390_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_00000210414e6af0;
T_6 ;
    %wait E_0000021041574820;
    %load/vec4 v000002104159cb10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002104159d290_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000002104159c9d0_0;
    %load/vec4 v000002104159c2f0_0;
    %add;
    %assign/vec4 v000002104159d290_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000002104159c9d0_0;
    %load/vec4 v000002104159c2f0_0;
    %sub;
    %assign/vec4 v000002104159d290_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000002104159c9d0_0;
    %load/vec4 v000002104159c2f0_0;
    %and;
    %assign/vec4 v000002104159d290_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000002104159c9d0_0;
    %load/vec4 v000002104159c2f0_0;
    %or;
    %assign/vec4 v000002104159d290_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000002104159c9d0_0;
    %load/vec4 v000002104159c2f0_0;
    %xor;
    %assign/vec4 v000002104159d290_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000002104159c9d0_0;
    %load/vec4 v000002104159c2f0_0;
    %or;
    %inv;
    %assign/vec4 v000002104159d290_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000002104159c9d0_0;
    %load/vec4 v000002104159c2f0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000002104159d290_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000002104159c2f0_0;
    %load/vec4 v000002104159c9d0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000002104159d290_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000002104159c9d0_0;
    %ix/getv 4, v000002104159c2f0_0;
    %shiftl 4;
    %assign/vec4 v000002104159d290_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000002104159c9d0_0;
    %ix/getv 4, v000002104159c2f0_0;
    %shiftr 4;
    %assign/vec4 v000002104159d290_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000021041519780;
T_7 ;
    %wait E_00000210415759a0;
    %load/vec4 v00000210415ec250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000002104159ccf0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000002104159c1b0, 4;
    %assign/vec4 v00000210415ed8d0_0, 0;
T_7.0 ;
    %load/vec4 v00000210415ed5b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000002104159ce30_0;
    %ix/getv 3, v000002104159ccf0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002104159c1b0, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000021041519780;
T_8 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002104159c1b0, 0, 4;
    %end;
    .thread T_8;
    .scope S_0000021041519780;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 31 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002104159d330_0, 0, 32;
T_9.0 ;
    %load/vec4 v000002104159d330_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000002104159d330_0;
    %load/vec4a v000002104159c1b0, 4;
    %vpi_call 11 33 "$display", "Mem[%d] = %d", &PV<v000002104159d330_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000002104159d330_0;
    %addi 1, 0, 32;
    %store/vec4 v000002104159d330_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0000021041502440;
T_10 ;
    %wait E_00000210415746e0;
    %load/vec4 v00000210415f7b80_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000210415f4820_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000210415f4820_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000210415f4820_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000021041585b70;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000210415f8580_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000210415f7180_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0000021041585b70;
T_12 ;
    %delay 1, 0;
    %load/vec4 v00000210415f8580_0;
    %inv;
    %assign/vec4 v00000210415f8580_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0000021041585b70;
T_13 ;
    %vpi_call 2 41 "$dumpfile", "./DataManipulation/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 42 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000210415f7180_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000210415f7180_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 48 "$display", "Number of cycles consumed: %d", v00000210415f6d20_0 {0 0 0};
    %vpi_call 2 49 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//processor.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
