
---------- Begin Simulation Statistics ----------
simSeconds                                   0.000053                       # Number of seconds simulated (Second)
simTicks                                     52563875                       # Number of ticks simulated (Tick)
finalTick                                    52563875                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      0.27                       # Real time elapsed on the host (Second)
hostTickRate                                193914360                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     672728                       # Number of bytes of host memory used (Byte)
simInsts                                        17982                       # Number of instructions simulated (Count)
simOps                                          36243                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    66245                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     133513                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                           115526                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                           67612                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                        1                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                          58123                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                    171                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined                31364                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined             41900                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                   1                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples               68038                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.854273                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.798073                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                     51285     75.38%     75.38% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                      3669      5.39%     80.77% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                      2895      4.25%     85.02% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                      2547      3.74%     88.77% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                      2299      3.38%     92.15% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                      2108      3.10%     95.25% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                      1910      2.81%     98.05% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                       773      1.14%     99.19% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                       552      0.81%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total                 68038                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                     659     85.14%     85.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     85.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     85.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     85.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     85.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     85.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     85.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     85.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     85.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     85.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     85.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     85.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     85.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                     15      1.94%     87.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     87.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     87.08% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     1      0.13%     87.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     87.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     87.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     87.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     87.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     87.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     87.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     87.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     87.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     87.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     87.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     87.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     87.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     87.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     87.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     87.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     87.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     87.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     87.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     87.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     87.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     87.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     87.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     87.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     87.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     87.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     87.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     87.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     87.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     87.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                     57      7.36%     94.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                    21      2.71%     97.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                10      1.29%     98.58% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite               11      1.42%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass          849      1.46%      1.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu         44585     76.71%     78.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult           19      0.03%     78.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv            87      0.15%     78.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd          141      0.24%     78.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     78.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     78.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     78.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     78.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     78.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     78.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     78.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd          150      0.26%     78.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     78.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu          534      0.92%     79.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     79.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt          462      0.79%     80.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc          478      0.82%     81.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     81.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     81.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift          112      0.19%     81.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     81.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     81.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     81.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     81.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     81.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     81.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     81.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     81.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     81.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     81.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     81.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     81.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     81.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     81.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     81.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     81.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     81.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     81.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     81.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     81.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     81.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     81.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     81.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     81.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     81.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     81.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead         6296     10.83%     92.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite         3128      5.38%     97.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead          806      1.39%     99.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite          476      0.82%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total          58123                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.503116                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                                 774                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.013317                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                   178652                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                   92832                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses           52362                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                      6577                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                     6183                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses             2964                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                       54750                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                         3298                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numInsts                             56522                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                          6784                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                      1601                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                              10277                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                           5613                       # Number of branches executed (Count)
system.cpu.numStoreInsts                         3493                       # Number of stores executed (Count)
system.cpu.numRate                           0.489258                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                             484                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           47488                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                       17982                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                         36243                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               6.424536                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          6.424536                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.155653                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.155653                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                      76074                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                     43552                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                        4505                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                       2343                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                       29596                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                      17216                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                     22783                       # number of misc regfile reads (Count)
system.cpu.MemDepUnit__0.insertedLoads           7866                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores          4220                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads           34                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores           28                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                    9554                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted              7672                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect              1245                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups                 3747                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                    2669                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.712303                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                     534                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups             248                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  9                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              239                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted          109                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts           30667                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.branchMispredicts               905                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples        63491                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.570837                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.575296                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0           52224     82.25%     82.25% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1            3420      5.39%     87.64% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2            2002      3.15%     90.79% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3            2329      3.67%     94.46% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4             994      1.57%     96.03% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5             456      0.72%     96.75% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6             303      0.48%     97.22% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7             346      0.54%     97.77% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8            1417      2.23%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total        63491                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted                17982                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                  36243                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                        6602                       # Number of memory references committed (Count)
system.cpu.commit.loads                          3942                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                       4146                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                       1899                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                       34443                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                   245                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass          392      1.08%      1.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu        28072     77.45%     78.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult           14      0.04%     78.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv           45      0.12%     78.70% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd           64      0.18%     78.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     78.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     78.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     78.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     78.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     78.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     78.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     78.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd           94      0.26%     79.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu          286      0.79%     79.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     79.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt          280      0.77%     80.70% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc          347      0.96%     81.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     81.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     81.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift           47      0.13%     81.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     81.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     81.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     81.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     81.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     81.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     81.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     81.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     81.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     81.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     81.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     81.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     81.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     81.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     81.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     81.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     81.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     81.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     81.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     81.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     81.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     81.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     81.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     81.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     81.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     81.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     81.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead         3616      9.98%     91.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite         2277      6.28%     98.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead          326      0.90%     98.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite          383      1.06%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total        36243                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples          1417                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data           8067                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total              8067                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data          8067                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total             8067                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data          880                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total             880                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data          880                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total            880                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data     58273600                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total     58273600                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data     58273600                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total     58273600                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data         8947                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total          8947                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data         8947                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total         8947                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.098357                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.098357                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.098357                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.098357                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data        66220                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMissLatency::total        66220                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data        66220                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::total        66220                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.blockedCycles::no_mshrs         1260                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs           18                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs             70                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks           96                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total                96                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data          399                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total           399                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data          399                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total          399                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data          481                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total          481                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data          481                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total          481                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data     31832930                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total     31832930                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data     31832930                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total     31832930                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.053761                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.053761                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.053761                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.053761                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 66180.727651                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 66180.727651                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 66180.727651                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 66180.727651                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.replacements                    225                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data         5641                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total            5641                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data          645                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total           645                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data     43765205                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total     43765205                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data         6286                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total         6286                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.102609                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.102609                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 67853.031008                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 67853.031008                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data          396                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total          396                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data          249                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total          249                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data     17725425                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total     17725425                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.039612                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.039612                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 71186.445783                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 71186.445783                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data         2426                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total           2426                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data          235                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total          235                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data     14508395                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total     14508395                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data         2661                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total         2661                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.088313                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.088313                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 61737.851064                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 61737.851064                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data            3                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total            3                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data          232                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total          232                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data     14107505                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total     14107505                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.087185                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.087185                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 60808.211207                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 60808.211207                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED     52563875                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           197.634898                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs                 8548                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs                481                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              17.771310                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              148000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   197.634898                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.772011                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.772011                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0          100                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          156                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses             143633                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses            143633                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     52563875                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                    32116                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                 23674                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                      9947                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                  1319                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                    982                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved                 2763                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   351                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                  75633                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  1667                       # Number of squashed instructions handled by decode (Count)
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED     52563875                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     52563875                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.fetch.icacheStallCycles              34296                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                          43123                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                        9554                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches               3212                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                         32401                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                    2644                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                    1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles           18                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                      5959                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   712                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples              68038                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              1.237617                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.726052                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                    55039     80.89%     80.89% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                      543      0.80%     81.69% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                      716      1.05%     82.74% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                      669      0.98%     83.73% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                      886      1.30%     85.03% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                      757      1.11%     86.14% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                      925      1.36%     87.50% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                      680      1.00%     88.50% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                     7823     11.50%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total                68038                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.082700                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.373275                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst           4861                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total              4861                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst          4861                       # number of overall hits (Count)
system.cpu.icache.overallHits::total             4861                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         1098                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            1098                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         1098                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           1098                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     63679525                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     63679525                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     63679525                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     63679525                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst         5959                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total          5959                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst         5959                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total         5959                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.184259                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.184259                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.184259                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.184259                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 57995.924408                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMissLatency::total 57995.924408                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 57995.924408                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::total 57995.924408                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.blockedCycles::no_mshrs          277                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            5                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      55.400000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks          552                       # number of writebacks (Count)
system.cpu.icache.writebacks::total               552                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst          291                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           291                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          291                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          291                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst          807                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          807                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          807                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          807                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     49499455                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     49499455                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     49499455                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     49499455                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.135425                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.135425                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.135425                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.135425                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 61337.614622                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 61337.614622                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 61337.614622                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 61337.614622                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.replacements                    552                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst         4861                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total            4861                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         1098                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          1098                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     63679525                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     63679525                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst         5959                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total         5959                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.184259                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.184259                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 57995.924408                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 57995.924408                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          291                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          291                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          807                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          807                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     49499455                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     49499455                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.135425                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.135425                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 61337.614622                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 61337.614622                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED     52563875                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           202.562276                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs                 5668                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                807                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs               7.023544                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               77000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   202.562276                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.791259                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.791259                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          255                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           78                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1          177                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.996094                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses              12725                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses             12725                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     52563875                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                       982                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                       9092                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                     1624                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts                  67613                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                  162                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                     7866                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                    4220                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                     1                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                        64                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                     1518                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents             40                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect            151                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect          939                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                 1090                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                    55772                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                   55326                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                     39839                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                     66007                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.478905                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.603557                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock           7280                       # Clock period in ticks (Tick)
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED     52563875                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     52563875                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                         366                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                    3924                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    6                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  40                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                   1560                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    2                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                     16                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples               3942                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             15.106799                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            46.442178                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                   3602     91.37%     91.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                   19      0.48%     91.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                   10      0.25%     92.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                    2      0.05%     92.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                    3      0.08%     92.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                    5      0.13%     92.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                    4      0.10%     92.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                    7      0.18%     92.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                    7      0.18%     92.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                    5      0.13%     92.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                  8      0.20%     93.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                 61      1.55%     94.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                 64      1.62%     96.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                 21      0.53%     96.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                 21      0.53%     97.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                 17      0.43%     97.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                  6      0.15%     97.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                 18      0.46%     98.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                 16      0.41%     98.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                  6      0.15%     98.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                  1      0.03%     99.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                  1      0.03%     99.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                  1      0.03%     99.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                  3      0.08%     99.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                  2      0.05%     99.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                  6      0.15%     99.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                  7      0.18%     99.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                  5      0.13%     99.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                  3      0.08%     99.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows               11      0.28%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              694                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total                 3942                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                    6738                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                    3495                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                       115                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                        41                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     52563875                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                    5959                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                        65                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     52563875                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON     52563875                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                    982                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                    33013                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                   13515                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles            581                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                     10217                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                  9730                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                  72892                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                   109                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                    818                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                     21                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                   8558                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands               84502                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                      186357                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                   105383                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                      6778                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps                 41700                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                    42796                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      13                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   7                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                      4916                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                           128347                       # The number of ROB reads (Count)
system.cpu.rob.writes                          138412                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                    17982                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                      36243                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    29                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       455                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.mem_ctrls.avgPriority_writebacks::samples       646.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples       781.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples       478.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000014298470                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds           39                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds           39                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState                3070                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState                585                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                        1288                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                        646                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                      1288                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                      646                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                     29                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.63                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      22.42                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                  1288                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                  646                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                     774                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                     348                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                      99                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                      27                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       9                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                     28                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                     37                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                     42                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                     40                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                     41                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                     41                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                     40                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                     41                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                     42                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                     42                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                     40                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                     39                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                     39                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                     39                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                     39                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                     39                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples           39                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      32.153846                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     24.790665                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     46.929700                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-15              3      7.69%      7.69% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::16-31            29     74.36%     82.05% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::32-47             4     10.26%     92.31% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::48-63             2      5.13%     97.44% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::304-319            1      2.56%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total            39                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples           39                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean             16                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.000000                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16               39    100.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total            39                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                    1856                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                   82432                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys                41344                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              1568225325.85354495                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              786547795.42033386                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                      52558415                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      27176.02                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst        49984                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data        30592                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks        39936                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 950919238.735728740692                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 581996665.961175799370                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 759761337.991158366203                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst          807                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data          481                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks          646                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst     23174405                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data     16449070                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks   1098898145                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     28716.73                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     34197.65                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   1701080.72                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst        51648                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data        30784                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total          82432                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        51648                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        51648                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks         6144                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total         6144                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst          807                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data          481                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total            1288                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks           96                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total             96                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst      982575961                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      585649365                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total        1568225326                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst    982575961                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total     982575961                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    116886360                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        116886360                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    116886360                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst     982575961                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     585649365                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       1685111686                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                 1259                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                 624                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0           95                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1           48                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2           55                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3           35                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4           83                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5           95                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6           47                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7           79                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8           27                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9           44                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10           92                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11           91                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12          143                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13          120                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14           70                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15          135                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0           24                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1           39                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2           27                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3           15                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4           21                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5           34                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6           16                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7           40                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8           18                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9           33                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10           47                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11           72                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12          107                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13           34                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14           44                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15           53                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat                16017225                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat               6295000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat           39623475                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                12722.18                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           31472.18                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits                1039                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits                533                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            82.53                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           85.42                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples          297                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   391.326599                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   248.660397                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   346.614482                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127           70     23.57%     23.57% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255           71     23.91%     47.47% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383           38     12.79%     60.27% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511           23      7.74%     68.01% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639           20      6.73%     74.75% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767           11      3.70%     78.45% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895           11      3.70%     82.15% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023            6      2.02%     84.18% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151           47     15.82%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total          297                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead                 80576                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten              39936                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW             1532.915905                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              759.761338                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   17.91                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead               11.98                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               5.94                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               83.48                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED     52563875                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy          913920                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy          459195                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy        3834180                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy       1127520                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 3687840.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy     23172210                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy       671520                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy      33866385                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   644.290114                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE      1568875                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF      1560000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT     49435000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy         1306620                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy          667920                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy        5155080                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy       2129760                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 3687840.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy     23755890                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy       180000                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy      36883110                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   701.681716                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE       289205                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF      1560000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT     50714670                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED     52563875                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                1056                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty            96                       # Transaction distribution (Count)
system.membus.transDist::WritebackClean           552                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict               129                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                232                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp               232                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq             807                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq            249                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu.icache.mem_side_port::system.mem_ctrls.port         2166                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.icache.mem_side_port::total         2166                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache.mem_side_port::system.mem_ctrls.port         1187                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache.mem_side_port::total         1187                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                    3353                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu.icache.mem_side_port::system.mem_ctrls.port        86976                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.icache.mem_side_port::total        86976                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache.mem_side_port::system.mem_ctrls.port        36928                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache.mem_side_port::total        36928                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                   123904                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples               1288                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean              0.001553                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev             0.039390                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                     1286     99.84%     99.84% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        2      0.16%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::3                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::4                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                1                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                 1288                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED     52563875                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy             5551575                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy            4276975                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy            2566105                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests           2065                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests          777                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
