// Seed: 3712727396
module module_0 (
    input tri1 id_0,
    output wand id_1,
    output supply1 id_2,
    output wand id_3,
    output uwire id_4,
    input wand id_5,
    input tri1 id_6,
    input tri0 id_7,
    input uwire id_8,
    output tri0 id_9,
    output tri1 id_10,
    input wor id_11,
    input wor id_12,
    output wire id_13,
    output tri0 id_14,
    input tri id_15,
    output wand id_16,
    input wand id_17,
    input tri id_18
);
  wire id_20;
endmodule
module module_1 (
    output wire id_0,
    input wor id_1,
    output wire id_2,
    input tri0 id_3,
    output wire id_4,
    input tri0 id_5,
    output tri1 id_6,
    input wor id_7,
    input tri1 id_8,
    input supply0 id_9,
    output wand id_10,
    input wand id_11
);
  assign id_2 = (1);
  module_0(
      id_5,
      id_4,
      id_4,
      id_6,
      id_6,
      id_5,
      id_5,
      id_7,
      id_11,
      id_0,
      id_0,
      id_1,
      id_5,
      id_0,
      id_10,
      id_5,
      id_6,
      id_8,
      id_8
  );
endmodule
