# Reading C:/altera/14.1/modelsim_ase/tcl/vsim/pref.tcl
# do lab2_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim PE vmap 10.3c Lib Mapping Utility 2014.09 Sep 20 2014
# vmap -modelsim_quiet work rtl_work 
# Copying C:/altera/14.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:/altera/14.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -sv -work work +incdir+C:/Users/johnn_000/Desktop/powerloop/141lab2 {C:/Users/johnn_000/Desktop/powerloop/141lab2/register_file.sv}
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 03:12:45 on Mar 11,2015
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/johnn_000/Desktop/powerloop/141lab2" C:/Users/johnn_000/Desktop/powerloop/141lab2/register_file.sv 
# -- Compiling module register_file
# 
# Top level modules:
# 	register_file
# End time: 03:12:45 on Mar 11,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
cd C:/Users/johnn_000/Desktop/powerloop/141lab2
# reading C:/altera/14.1/modelsim_ase/win32aloem/../modelsim.ini
vlog -reportprogress 300 -work work C:/Users/johnn_000/Desktop/powerloop/141lab2/alu.sv
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 03:13:04 on Mar 11,2015
# vlog -reportprogress 300 -work work C:/Users/johnn_000/Desktop/powerloop/141lab2/alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 03:13:04 on Mar 11,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/johnn_000/Desktop/powerloop/141lab2/alu_testbench.sv
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 03:13:04 on Mar 11,2015
# vlog -reportprogress 300 -work work C:/Users/johnn_000/Desktop/powerloop/141lab2/alu_testbench.sv 
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 03:13:04 on Mar 11,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/johnn_000/Desktop/powerloop/141lab2/datamem.v
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 03:13:04 on Mar 11,2015
# vlog -reportprogress 300 -work work C:/Users/johnn_000/Desktop/powerloop/141lab2/datamem.v 
# -- Compiling module single_port_ram_with_init
# 
# Top level modules:
# 	single_port_ram_with_init
# End time: 03:13:04 on Mar 11,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/johnn_000/Desktop/powerloop/141lab2/decoder.sv
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 03:13:04 on Mar 11,2015
# vlog -reportprogress 300 -work work C:/Users/johnn_000/Desktop/powerloop/141lab2/decoder.sv 
# -- Compiling module decoder
# 
# Top level modules:
# 	decoder
# End time: 03:13:04 on Mar 11,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/johnn_000/Desktop/powerloop/141lab2/EXMEM.sv
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 03:13:04 on Mar 11,2015
# vlog -reportprogress 300 -work work C:/Users/johnn_000/Desktop/powerloop/141lab2/EXMEM.sv 
# -- Compiling module EXMEM
# 
# Top level modules:
# 	EXMEM
# End time: 03:13:04 on Mar 11,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/johnn_000/Desktop/powerloop/141lab2/fetch_unit.sv
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 03:13:04 on Mar 11,2015
# vlog -reportprogress 300 -work work C:/Users/johnn_000/Desktop/powerloop/141lab2/fetch_unit.sv 
# -- Compiling module fetch_unit
# 
# Top level modules:
# 	fetch_unit
# End time: 03:13:05 on Mar 11,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/johnn_000/Desktop/powerloop/141lab2/fetch_unit_testbench.sv
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 03:13:05 on Mar 11,2015
# vlog -reportprogress 300 -work work C:/Users/johnn_000/Desktop/powerloop/141lab2/fetch_unit_testbench.sv 
# -- Compiling module fetch_unit_testbench
# 
# Top level modules:
# 	fetch_unit_testbench
# End time: 03:13:05 on Mar 11,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/johnn_000/Desktop/powerloop/141lab2/forward_unit.sv
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 03:13:05 on Mar 11,2015
# vlog -reportprogress 300 -work work C:/Users/johnn_000/Desktop/powerloop/141lab2/forward_unit.sv 
# -- Compiling module forward_unit
# 
# Top level modules:
# 	forward_unit
# End time: 03:13:05 on Mar 11,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/johnn_000/Desktop/powerloop/141lab2/hazardDetector.sv
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 03:13:05 on Mar 11,2015
# vlog -reportprogress 300 -work work C:/Users/johnn_000/Desktop/powerloop/141lab2/hazardDetector.sv 
# -- Compiling module hazardDetector
# 
# Top level modules:
# 	hazardDetector
# End time: 03:13:05 on Mar 11,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/johnn_000/Desktop/powerloop/141lab2/IDEX.sv
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 03:13:05 on Mar 11,2015
# vlog -reportprogress 300 -work work C:/Users/johnn_000/Desktop/powerloop/141lab2/IDEX.sv 
# -- Compiling module IDEX
# 
# Top level modules:
# 	IDEX
# End time: 03:13:05 on Mar 11,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/johnn_000/Desktop/powerloop/141lab2/IFID.sv
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 03:13:05 on Mar 11,2015
# vlog -reportprogress 300 -work work C:/Users/johnn_000/Desktop/powerloop/141lab2/IFID.sv 
# -- Compiling module IFID
# 
# Top level modules:
# 	IFID
# End time: 03:13:05 on Mar 11,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/johnn_000/Desktop/powerloop/141lab2/lab2.v
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 03:13:05 on Mar 11,2015
# vlog -reportprogress 300 -work work C:/Users/johnn_000/Desktop/powerloop/141lab2/lab2.v 
# -- Compiling module lab2
# -- Compiling module mux_0
# -- Compiling module mux_1
# -- Compiling module mux_2
# 
# Top level modules:
# 	lab2
# End time: 03:13:05 on Mar 11,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/johnn_000/Desktop/powerloop/141lab2/MEMWB.sv
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 03:13:05 on Mar 11,2015
# vlog -reportprogress 300 -work work C:/Users/johnn_000/Desktop/powerloop/141lab2/MEMWB.sv 
# -- Compiling module MEMWB
# 
# Top level modules:
# 	MEMWB
# End time: 03:13:05 on Mar 11,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/johnn_000/Desktop/powerloop/141lab2/mux.sv
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 03:13:05 on Mar 11,2015
# vlog -reportprogress 300 -work work C:/Users/johnn_000/Desktop/powerloop/141lab2/mux.sv 
# -- Compiling module mux
# 
# Top level modules:
# 	mux
# End time: 03:13:05 on Mar 11,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/johnn_000/Desktop/powerloop/141lab2/mux_0.v
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 03:13:05 on Mar 11,2015
# vlog -reportprogress 300 -work work C:/Users/johnn_000/Desktop/powerloop/141lab2/mux_0.v 
# -- Compiling module mux_0
# 
# Top level modules:
# 	mux_0
# End time: 03:13:05 on Mar 11,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/johnn_000/Desktop/powerloop/141lab2/mux_1.v
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 03:13:05 on Mar 11,2015
# vlog -reportprogress 300 -work work C:/Users/johnn_000/Desktop/powerloop/141lab2/mux_1.v 
# -- Compiling module mux_1
# 
# Top level modules:
# 	mux_1
# End time: 03:13:05 on Mar 11,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/johnn_000/Desktop/powerloop/141lab2/mux_2.v
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 03:13:05 on Mar 11,2015
# vlog -reportprogress 300 -work work C:/Users/johnn_000/Desktop/powerloop/141lab2/mux_2.v 
# -- Compiling module mux_2
# 
# Top level modules:
# 	mux_2
# End time: 03:13:05 on Mar 11,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/johnn_000/Desktop/powerloop/141lab2/register_file.sv
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 03:13:05 on Mar 11,2015
# vlog -reportprogress 300 -work work C:/Users/johnn_000/Desktop/powerloop/141lab2/register_file.sv 
# -- Compiling module register_file
# 
# Top level modules:
# 	register_file
# End time: 03:13:05 on Mar 11,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/johnn_000/Desktop/powerloop/141lab2/rom.sv
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 03:13:05 on Mar 11,2015
# vlog -reportprogress 300 -work work C:/Users/johnn_000/Desktop/powerloop/141lab2/rom.sv 
# -- Compiling module inst_rom
# 
# Top level modules:
# 	inst_rom
# End time: 03:13:05 on Mar 11,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/johnn_000/Desktop/powerloop/141lab2/rom_testbench.sv
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 03:13:05 on Mar 11,2015
# vlog -reportprogress 300 -work work C:/Users/johnn_000/Desktop/powerloop/141lab2/rom_testbench.sv 
# -- Compiling module rom_testbench
# 
# Top level modules:
# 	rom_testbench
# End time: 03:13:05 on Mar 11,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/johnn_000/Desktop/powerloop/141lab2/testbench.sv
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 03:13:05 on Mar 11,2015
# vlog -reportprogress 300 -work work C:/Users/johnn_000/Desktop/powerloop/141lab2/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 03:13:05 on Mar 11,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/johnn_000/Desktop/powerloop/141lab2/totalTestBench.sv
# Model Technology ModelSim ALTERA vlog 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 03:13:05 on Mar 11,2015
# vlog -reportprogress 300 -work work C:/Users/johnn_000/Desktop/powerloop/141lab2/totalTestBench.sv 
# -- Compiling module totalTestbench
# 
# Top level modules:
# 	totalTestbench
# End time: 03:13:05 on Mar 11,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.totalTestbench
# vsim -gui "+altera" -l msim_transcript -do "lab2_run_msim_rtl_verilog.do" 
# Start time: 03:13:11 on Mar 11,2015
# Loading sv_std.std
# Loading work.totalTestbench
# Loading work.IFID
# Loading work.mux_0
# Loading work.mux
# Loading work.IDEX
# Loading work.alu
# Loading work.single_port_ram_with_init
# Loading work.EXMEM
# Loading work.MEMWB
# Loading work.mux_1
# Loading work.forward_unit
# Loading work.mux_2
# Loading work.decoder
# Loading work.fetch_unit
# Loading work.inst_rom
# Loading work.register_file
# ** Warning: (vsim-3017) C:/Users/johnn_000/Desktop/powerloop/141lab2/totalTestBench.sv(210): [TFMPC] - Too few port connections. Expected 9, found 8.
# 
#         Region: /totalTestbench/b2v_inst5
# ** Warning: (vsim-3722) C:/Users/johnn_000/Desktop/powerloop/141lab2/totalTestBench.sv(210): [TFMPC] - Missing connection for port 'branch'.
# 
add wave  \
sim:/totalTestbench/b2v_inst14/clk \
{sim:/totalTestbench/b2v_inst14/ram[5]} \
{sim:/totalTestbench/b2v_inst14/ram[4]}
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: johnnyprc  Hostname: JOHNNYSPC  ProcessID: 1112
# 
#           Attempting to use alternate WLF file "./wlftzzve88".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftzzve88
# 
restart -f
# Loading sv_std.std
# Loading work.totalTestbench
# Loading work.IFID
# Loading work.mux
# Loading work.IDEX
# Loading work.alu
# Loading work.EXMEM
# Loading work.MEMWB
# Loading work.forward_unit
# Loading work.decoder
# Loading work.fetch_unit
# Loading work.inst_rom
# Loading work.register_file
# ** Warning: (vsim-3017) C:/Users/johnn_000/Desktop/powerloop/141lab2/totalTestBench.sv(210): [TFMPC] - Too few port connections. Expected 9, found 8.
# 
#         Region: /totalTestbench/b2v_inst5
# ** Warning: (vsim-3722) C:/Users/johnn_000/Desktop/powerloop/141lab2/totalTestBench.sv(210): [TFMPC] - Missing connection for port 'branch'.
# 
run
# End time: 03:14:20 on Mar 11,2015, Elapsed time: 0:01:09
# Errors: 0, Warnings: 6
