<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>AVR32 - USB DFU Example: ISP: boot.S Source File</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.5.1-p1 -->
<div class="tabs">
  <ul>
    <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
    <li><a href="modules.html"><span>Modules</span></a></li>
    <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
    <li id="current"><a href="files.html"><span>Files</span></a></li>
  </ul></div>
<div class="tabs">
  <ul>
    <li><a href="files.html"><span>File&nbsp;List</span></a></li>
    <li><a href="globals.html"><span>Globals</span></a></li>
  </ul></div>
<h1>boot.S</h1><a href="a00017.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/*This file is prepared for Doxygen automatic documentation generation.*/</span>
<a name="l00014"></a>00014 <span class="comment">/* Copyright (c) 2007, Atmel Corporation All rights reserved.</span>
<a name="l00015"></a>00015 <span class="comment"> *</span>
<a name="l00016"></a>00016 <span class="comment"> * Redistribution and use in source and binary forms, with or without</span>
<a name="l00017"></a>00017 <span class="comment"> * modification, are permitted provided that the following conditions are met:</span>
<a name="l00018"></a>00018 <span class="comment"> *</span>
<a name="l00019"></a>00019 <span class="comment"> * 1. Redistributions of source code must retain the above copyright notice,</span>
<a name="l00020"></a>00020 <span class="comment"> * this list of conditions and the following disclaimer.</span>
<a name="l00021"></a>00021 <span class="comment"> *</span>
<a name="l00022"></a>00022 <span class="comment"> * 2. Redistributions in binary form must reproduce the above copyright notice,</span>
<a name="l00023"></a>00023 <span class="comment"> * this list of conditions and the following disclaimer in the documentation</span>
<a name="l00024"></a>00024 <span class="comment"> * and/or other materials provided with the distribution.</span>
<a name="l00025"></a>00025 <span class="comment"> *</span>
<a name="l00026"></a>00026 <span class="comment"> * 3. The name of ATMEL may not be used to endorse or promote products derived</span>
<a name="l00027"></a>00027 <span class="comment"> * from this software without specific prior written permission.</span>
<a name="l00028"></a>00028 <span class="comment"> *</span>
<a name="l00029"></a>00029 <span class="comment"> * THIS SOFTWARE IS PROVIDED BY ATMEL ``AS IS'' AND ANY EXPRESS OR IMPLIED</span>
<a name="l00030"></a>00030 <span class="comment"> * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF</span>
<a name="l00031"></a>00031 <span class="comment"> * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE EXPRESSLY AND</span>
<a name="l00032"></a>00032 <span class="comment"> * SPECIFICALLY DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT,</span>
<a name="l00033"></a>00033 <span class="comment"> * INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES</span>
<a name="l00034"></a>00034 <span class="comment"> * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;</span>
<a name="l00035"></a>00035 <span class="comment"> * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND</span>
<a name="l00036"></a>00036 <span class="comment"> * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span>
<a name="l00037"></a>00037 <span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF</span>
<a name="l00038"></a>00038 <span class="comment"> * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span>
<a name="l00039"></a>00039 <span class="comment"> */</span>
<a name="l00040"></a>00040 
<a name="l00041"></a>00041 
<a name="l00042"></a>00042 <span class="preprocessor">#include &lt;avr32/io.h&gt;</span>
<a name="l00043"></a>00043 <span class="preprocessor">#include "<a class="code" href="a00018.html">conf_isp.h</a>"</span>
<a name="l00044"></a>00044 
<a name="l00045"></a>00045 
<a name="l00048"></a>00048 
<a name="l00049"></a>00049 
<a name="l00050"></a>00050   <span class="comment">// Performs efficiently a bitwise logical Exclusive-OR between the specified</span>
<a name="l00051"></a>00051   <span class="comment">// register and an immediate value of up to 32 bits. The result is stored in</span>
<a name="l00052"></a>00052   <span class="comment">// the destination register.</span>
<a name="l00053"></a>00053   .macro  eor.w   rd, imm
<a name="l00054"></a>00054     .if \imm &amp; 0x0000FFFF
<a name="l00055"></a>00055       eorl    \rd, LO(\imm)
<a name="l00056"></a>00056     .endif
<a name="l00057"></a>00057     .if \imm &amp; 0xFFFF0000
<a name="l00058"></a>00058       eorh    \rd, HI(\imm)
<a name="l00059"></a>00059     .endif
<a name="l00060"></a>00060   .endm
<a name="l00061"></a>00061 
<a name="l00062"></a>00062   <span class="comment">// Moves efficiently an immediate value of up to 32 bits into a register.</span>
<a name="l00063"></a>00063   .macro  mov.w   rd, imm
<a name="l00064"></a>00064     .if \imm &amp; 0xFFF00000
<a name="l00065"></a>00065       mov     \rd, LO(\imm)
<a name="l00066"></a>00066       orh     \rd, HI(\imm)
<a name="l00067"></a>00067     .else
<a name="l00068"></a>00068       mov     \rd, \imm
<a name="l00069"></a>00069     .endif
<a name="l00070"></a>00070   .endm
<a name="l00071"></a>00071 
<a name="l00072"></a>00072   <span class="comment">// Performs efficiently a bitwise logical OR between the specified register</span>
<a name="l00073"></a>00073   <span class="comment">// and an immediate value of up to 32 bits. The result is stored in the</span>
<a name="l00074"></a>00074   <span class="comment">// destination register.</span>
<a name="l00075"></a>00075   .macro  or.w    rd, imm
<a name="l00076"></a>00076     .if \imm &amp; 0x0000FFFF
<a name="l00077"></a>00077       orl     \rd, LO(\imm)
<a name="l00078"></a>00078     .endif
<a name="l00079"></a>00079     .if \imm &amp; 0xFFFF0000
<a name="l00080"></a>00080       orh     \rd, HI(\imm)
<a name="l00081"></a>00081     .endif
<a name="l00082"></a>00082   .endm
<a name="l00083"></a>00083 
<a name="l00084"></a>00084 
<a name="l00085"></a>00085   .section  .reset, "ax", @progbits
<a name="l00086"></a>00086 
<a name="l00087"></a>00087 
<a name="l00088"></a>00088   .balign 2
<a name="l00089"></a>00089 
<a name="l00090"></a>00090   <span class="comment">// Reset vector: This must be linked @ 0x80000000.</span>
<a name="l00091"></a>00091   .global _start
<a name="l00092"></a>00092   .type _start, @function
<a name="l00093"></a>00093 _start:
<a name="l00094"></a>00094 
<a name="l00095"></a>00095   <span class="comment">// Start of exception vector table: Unrecoverable exception.</span>
<a name="l00096"></a>00096   .global _evba
<a name="l00097"></a>00097   .type _evba, @function
<a name="l00098"></a>00098 _evba:
<a name="l00099"></a>00099   mfsr    r8, AVR32_SR
<a name="l00100"></a>00100   bfextu  r8, r8, AVR32_SR_M0_OFFSET, AVR32_SR_M0_SIZE + AVR32_SR_M1_SIZE + AVR32_SR_M2_SIZE
<a name="l00101"></a>00101   cp.w    r8, 0b001
<a name="l00102"></a>00102   breq    boot_supervisor_mode
<a name="l00103"></a>00103   sub     r8, pc, $ - boot_supervisor_mode
<a name="l00104"></a>00104   mov.w   r9, AVR32_SR_GM_MASK | AVR32_SR_EM_MASK | AVR32_SR_M0_MASK
<a name="l00105"></a>00105   mov     sp, _estack - 6 * 4
<a name="l00106"></a>00106   pushm   r8-r9
<a name="l00107"></a>00107   rete
<a name="l00108"></a>00108 
<a name="l00109"></a>00109 boot_supervisor_mode:
<a name="l00110"></a>00110   mov     r8, <a class="code" href="a00018.html#2d5d835297a32a42a281051dd46770a6">ISP_KEY_ADDRESS</a>
<a name="l00111"></a>00111   mov     r9, AVR32_WDT_ADDRESS
<a name="l00112"></a>00112   mov     r10, AVR32_FLASHC_ADDRESS
<a name="l00113"></a>00113   mov     r11, AVR32_PM_ADDRESS
<a name="l00114"></a>00114   ld.w    r0, r8[0]
<a name="l00115"></a>00115   mov.w   r1, <a class="code" href="a00018.html#05e31c2358b2d6d2f6de4407bb9e0118">ISP_KEY_VALUE</a>
<a name="l00116"></a>00116   ld.w    r2, r10[AVR32_FLASHC_FGPFR]
<a name="l00117"></a>00117   bld     r2, <a class="code" href="a00018.html#454f346a789f5dcc89952e611a29c4e9">ISP_GPFB_BOD_EN_OFFSET</a>
<a name="l00118"></a>00118   brcc    test_isp_gpfb_force
<a name="l00119"></a>00119   ld.w    r3, r11[AVR32_PM_BOD]
<a name="l00120"></a>00120   mov.w   r4, AVR32_BOD_KEY &lt;&lt; AVR32_PM_BOD_KEY_OFFSET
<a name="l00121"></a>00121   or.w    r3, AVR32_PM_BOD_FCD_MASK |\
<a name="l00122"></a>00122               ((~AVR32_BOD_KEY &lt;&lt; AVR32_PM_BOD_KEY_OFFSET) &amp; AVR32_PM_BOD_KEY_MASK)
<a name="l00123"></a>00123   mov     r5, AVR32_PM_BOD_CTRL_ENABLED_NORESET
<a name="l00124"></a>00124   bfins   r3, r5, AVR32_PM_BOD_CTRL_OFFSET, AVR32_PM_BOD_CTRL_SIZE
<a name="l00125"></a>00125   st.w    r11[AVR32_PM_BOD], r4
<a name="l00126"></a>00126   st.w    r11[AVR32_PM_BOD], r3
<a name="l00127"></a>00127   mov     r5, AVR32_PM_BOD_CTRL_ENABLED
<a name="l00128"></a>00128   bfins   r3, r5, AVR32_PM_BOD_CTRL_OFFSET, AVR32_PM_BOD_CTRL_SIZE
<a name="l00129"></a>00129   st.w    r11[AVR32_PM_BOD], r4
<a name="l00130"></a>00130   st.w    r11[AVR32_PM_BOD], r3
<a name="l00131"></a>00131 test_isp_gpfb_force:
<a name="l00132"></a>00132   bld     r2, <a class="code" href="a00018.html#1a776132c37c6f0431182150d6566ae6">ISP_GPFB_FORCE_OFFSET</a>
<a name="l00133"></a>00133   brcs    start_loader
<a name="l00134"></a>00134   ld.w    r3, r11[AVR32_PM_RCAUSE]
<a name="l00135"></a>00135   mov.w   r4, AVR32_PM_RCAUSE_POR_MASK |\
<a name="l00136"></a>00136               AVR32_PM_RCAUSE_EXT_MASK |\
<a name="l00137"></a>00137               AVR32_PM_RCAUSE_JTAG_MASK |\
<a name="l00138"></a>00138               AVR32_PM_RCAUSE_OCDRST_MASK |\
<a name="l00139"></a>00139               AVR32_PM_RCAUSE_JTAGHARD_MASK
<a name="l00140"></a>00140   tst     r3, r4
<a name="l00141"></a>00141   brne    manage_io_cond
<a name="l00142"></a>00142   bld     r3, AVR32_PM_RCAUSE_WDT_OFFSET
<a name="l00143"></a>00143   brcs    start_program
<a name="l00144"></a>00144   cp.w    r0, r1
<a name="l00145"></a>00145   brne    start_program_no_isp_key
<a name="l00146"></a>00146 
<a name="l00147"></a>00147 start_loader:
<a name="l00148"></a>00148   rcall   disable_wdt
<a name="l00149"></a>00149   st.w    r8[0], r1
<a name="l00150"></a>00150 
<a name="l00151"></a>00151   <span class="comment">// Set initial stack pointer.</span>
<a name="l00152"></a>00152   mov     sp, _estack
<a name="l00153"></a>00153 
<a name="l00154"></a>00154   <span class="comment">// Disable the exception processing.</span>
<a name="l00155"></a>00155   ssrf    AVR32_SR_EM_OFFSET
<a name="l00156"></a>00156 
<a name="l00157"></a>00157   <span class="comment">// Set up EVBA so interrupts can be enabled.</span>
<a name="l00158"></a>00158   sub     r0, pc, $ - _evba
<a name="l00159"></a>00159   mtsr    AVR32_EVBA, r0
<a name="l00160"></a>00160 
<a name="l00161"></a>00161   <span class="comment">// Load initialized data having a global lifetime from the data LMA.</span>
<a name="l00162"></a>00162   mov     r0, _data
<a name="l00163"></a>00163   mov     r1, _edata
<a name="l00164"></a>00164   sub     r2, pc, $ - _data_lma
<a name="l00165"></a>00165   rjmp    test_load_idata_end
<a name="l00166"></a>00166 load_idata:
<a name="l00167"></a>00167   ld.d    r4, r2++
<a name="l00168"></a>00168   st.d    r0++, r4
<a name="l00169"></a>00169 test_load_idata_end:
<a name="l00170"></a>00170   cp.w    r0, r1
<a name="l00171"></a>00171   brlo    load_idata
<a name="l00172"></a>00172 
<a name="l00173"></a>00173   <span class="comment">// Clear uninitialized data having a global lifetime in the blank static storage section.</span>
<a name="l00174"></a>00174   mov     r0, __bss_start
<a name="l00175"></a>00175   mov     r1, _end
<a name="l00176"></a>00176   mov     r2, 0
<a name="l00177"></a>00177   mov     r3, 0
<a name="l00178"></a>00178   rjmp    test_clear_udata_end
<a name="l00179"></a>00179 clear_udata:
<a name="l00180"></a>00180   st.d    r0++, r2
<a name="l00181"></a>00181 test_clear_udata_end:
<a name="l00182"></a>00182   cp.w    r0, r1
<a name="l00183"></a>00183   brlo    clear_udata
<a name="l00184"></a>00184 
<a name="l00185"></a>00185   <span class="comment">// Call the ISP main function, which must not return.</span>
<a name="l00186"></a>00186   rcall   <a class="code" href="a00024.html#840291bc02cba5474a4cb46a9b9566fe">main</a>
<a name="l00187"></a>00187 
<a name="l00188"></a>00188 manage_io_cond:
<a name="l00189"></a>00189   bld     r2, <a class="code" href="a00018.html#87dbdff921f07157ee2e5539c58feb19">ISP_GPFB_IO_COND_EN_OFFSET</a>
<a name="l00190"></a>00190   brcc    start_program
<a name="l00191"></a>00191   mov.w   r10, <a class="code" href="a00018.html#006419f807b606dca5c118850e0e0cb2">ISP_CFG_ADDRESS</a>
<a name="l00192"></a>00192   ld.w    r2, r10[0]
<a name="l00193"></a>00193   mov     r3, <a class="code" href="a00018.html#708feaa7798c1da0fad02e091f2591fe">ISP_CFG_CRC8_POLYNOMIAL</a>
<a name="l00194"></a>00194   mov     r4, r2
<a name="l00195"></a>00195   rjmp    test_crc8_end
<a name="l00196"></a>00196 crc8:
<a name="l00197"></a>00197   clz     r5, r4
<a name="l00198"></a>00198   rsub    r5, r5, 32 - 9
<a name="l00199"></a>00199   lsl     r5, r3, r5
<a name="l00200"></a>00200   eor     r4, r5
<a name="l00201"></a>00201 test_crc8_end:
<a name="l00202"></a>00202   cp.w    r4, 0xFF
<a name="l00203"></a>00203   brhi    crc8
<a name="l00204"></a>00204   cp.w    r4, 0
<a name="l00205"></a>00205   brne    start_loader
<a name="l00206"></a>00206   bfextu  r3, r2, <a class="code" href="a00018.html#eafb7fc75faeabb86113f5b74fed9154">ISP_CFG_BOOT_KEY_OFFSET</a>, <a class="code" href="a00018.html#85fba30e68c8bb9ae3bf3aaf6a8097ca">ISP_CFG_BOOT_KEY_SIZE</a>
<a name="l00207"></a>00207   cp.w    r3, <a class="code" href="a00018.html#045f747a9aca4f0dae2ad130b557dfb9">ISP_CFG_BOOT_KEY_VALUE</a>
<a name="l00208"></a>00208   brne    start_loader
<a name="l00209"></a>00209   bfextu  r3, r2, <a class="code" href="a00018.html#6ffd54b7672ca4aff4c4279767f76a9f">ISP_CFG_IO_COND_PIN_OFFSET</a>, <a class="code" href="a00018.html#ec0ab25f398b5ed7af932ec1b4cfcdcb">ISP_CFG_IO_COND_PIN_SIZE</a>
<a name="l00210"></a>00210   cp.w    r3, AVR32_GPIO_NUMBER_OF_PINS
<a name="l00211"></a>00211   brhs    start_loader
<a name="l00212"></a>00212   mov     r10, AVR32_GPIO_ADDRESS
<a name="l00213"></a>00213   lsr     r4, r3, 5
<a name="l00214"></a>00214   lsl     r4, 8
<a name="l00215"></a>00215   add     r10, r4
<a name="l00216"></a>00216   ld.w    r4, r10[AVR32_GPIO_PVR0]
<a name="l00217"></a>00217   andl    r3, 0x1F
<a name="l00218"></a>00218   lsr     r4, r4, r3
<a name="l00219"></a>00219   bfextu  r3, r2, <a class="code" href="a00018.html#daacf703ad29124b26d9c045e423cfa8">ISP_CFG_IO_COND_LEVEL_OFFSET</a>, <a class="code" href="a00018.html#5f6d8d54dc16c450963d11cd82e7f3e7">ISP_CFG_IO_COND_LEVEL_SIZE</a>
<a name="l00220"></a>00220   eor     r4, r3
<a name="l00221"></a>00221   bld     r4, 0
<a name="l00222"></a>00222   brcc    start_loader
<a name="l00223"></a>00223 
<a name="l00224"></a>00224 start_program:
<a name="l00225"></a>00225   cp.w    r0, r1
<a name="l00226"></a>00226   brne    start_program_no_isp_key
<a name="l00227"></a>00227   rcall   disable_wdt
<a name="l00228"></a>00228   .global <a class="code" href="a00016.html#628154782d795e03dc8a807545dd0622">boot_program</a>
<a name="l00229"></a>00229   .type <a class="code" href="a00016.html#628154782d795e03dc8a807545dd0622">boot_program</a>, @function
<a name="l00230"></a>00230 boot_program:
<a name="l00231"></a>00231   mov     r8, <a class="code" href="a00018.html#2d5d835297a32a42a281051dd46770a6">ISP_KEY_ADDRESS</a>
<a name="l00232"></a>00232   mov     r0, 0
<a name="l00233"></a>00233   st.w    r8[0], r0
<a name="l00234"></a>00234 start_program_no_isp_key:
<a name="l00235"></a>00235   mov.w   r0, AVR32_SR_GM_MASK | AVR32_SR_EM_MASK | AVR32_SR_M0_MASK
<a name="l00236"></a>00236   mtsr    AVR32_SR, r0
<a name="l00237"></a>00237   .irp    rd, r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, r10, r11, r12, sp, lr
<a name="l00238"></a>00238     mov     \rd, 0
<a name="l00239"></a>00239   .endr
<a name="l00240"></a>00240   mtsr    AVR32_EVBA, r0
<a name="l00241"></a>00241   mtsr    AVR32_COUNT, r0
<a name="l00242"></a>00242   lddpc   pc, program_start_address
<a name="l00243"></a>00243 
<a name="l00244"></a>00244 disable_wdt:
<a name="l00245"></a>00245   mov.w   r2, AVR32_WDT_KEY_VALUE &lt;&lt; AVR32_WDT_CTRL_KEY_OFFSET
<a name="l00246"></a>00246   st.w    r9[AVR32_WDT_CTRL], r2
<a name="l00247"></a>00247   eor.w   r2, AVR32_WDT_CTRL_KEY_MASK
<a name="l00248"></a>00248   st.w    r9[AVR32_WDT_CTRL], r2
<a name="l00249"></a>00249   mov     pc, lr
<a name="l00250"></a>00250 
<a name="l00251"></a>00251 
<a name="l00252"></a>00252 <span class="comment">// Constant data area.</span>
<a name="l00253"></a>00253 
<a name="l00254"></a>00254   .balign 4
<a name="l00255"></a>00255 
<a name="l00256"></a>00256 program_start_address:
<a name="l00257"></a>00257   .word <a class="code" href="a00018.html#cbd46add863166347bb40e850f07858d">PROGRAM_START_ADDRESS</a>
<a name="l00258"></a>00258 
<a name="l00259"></a>00259 
</pre></div><hr size="1"><address style="align: right;"><small>Generated on Thu Sep 20 12:17:25 2007 for AVR32 - USB DFU Example: ISP by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.5.1-p1 </small></address>
</body>
</html>
