// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module top_C_drain_IO_L2_out_4_x1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        fifo_C_drain_C_drain_IO_L2_out_5_x1297_dout,
        fifo_C_drain_C_drain_IO_L2_out_5_x1297_empty_n,
        fifo_C_drain_C_drain_IO_L2_out_5_x1297_read,
        fifo_C_drain_C_drain_IO_L2_out_4_x1296_din,
        fifo_C_drain_C_drain_IO_L2_out_4_x1296_full_n,
        fifo_C_drain_C_drain_IO_L2_out_4_x1296_write,
        fifo_C_drain_C_drain_IO_L1_out_4_0_x1260_dout,
        fifo_C_drain_C_drain_IO_L1_out_4_0_x1260_empty_n,
        fifo_C_drain_C_drain_IO_L1_out_4_0_x1260_read
);

parameter    ap_ST_fsm_state1 = 5'd1;
parameter    ap_ST_fsm_state2 = 5'd2;
parameter    ap_ST_fsm_pp0_stage0 = 5'd4;
parameter    ap_ST_fsm_state5 = 5'd8;
parameter    ap_ST_fsm_pp1_stage0 = 5'd16;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [127:0] fifo_C_drain_C_drain_IO_L2_out_5_x1297_dout;
input   fifo_C_drain_C_drain_IO_L2_out_5_x1297_empty_n;
output   fifo_C_drain_C_drain_IO_L2_out_5_x1297_read;
output  [127:0] fifo_C_drain_C_drain_IO_L2_out_4_x1296_din;
input   fifo_C_drain_C_drain_IO_L2_out_4_x1296_full_n;
output   fifo_C_drain_C_drain_IO_L2_out_4_x1296_write;
input  [127:0] fifo_C_drain_C_drain_IO_L1_out_4_0_x1260_dout;
input   fifo_C_drain_C_drain_IO_L1_out_4_0_x1260_empty_n;
output   fifo_C_drain_C_drain_IO_L1_out_4_0_x1260_read;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg fifo_C_drain_C_drain_IO_L2_out_5_x1297_read;
reg[127:0] fifo_C_drain_C_drain_IO_L2_out_4_x1296_din;
reg fifo_C_drain_C_drain_IO_L2_out_4_x1296_write;
reg fifo_C_drain_C_drain_IO_L1_out_4_0_x1260_read;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [4:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    fifo_C_drain_C_drain_IO_L2_out_5_x1297_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] icmp_ln890_655_reg_281;
reg    fifo_C_drain_C_drain_IO_L2_out_4_x1296_blk_n;
wire    ap_CS_fsm_pp1_stage0;
reg    ap_enable_reg_pp1_iter1;
wire    ap_block_pp1_stage0;
reg   [0:0] icmp_ln890_654_reg_300;
reg    fifo_C_drain_C_drain_IO_L1_out_4_0_x1260_blk_n;
reg   [6:0] indvar_flatten7_reg_133;
reg   [6:0] indvar_flatten_reg_144;
wire   [10:0] add_ln890_15_fu_155_p2;
reg   [10:0] add_ln890_15_reg_253;
wire    ap_CS_fsm_state2;
wire   [0:0] icmp_ln890_fu_161_p2;
wire   [0:0] icmp_ln890_653_fu_167_p2;
reg   [0:0] icmp_ln890_653_reg_262;
wire   [3:0] select_ln37612_fu_197_p3;
reg   [3:0] select_ln37612_reg_267;
wire   [0:0] icmp_ln870_fu_205_p2;
wire   [6:0] add_ln890_13_fu_211_p2;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_state3_pp0_stage0_iter0;
reg    ap_block_state4_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln890_655_fu_217_p2;
wire   [3:0] add_ln691_fu_223_p2;
wire    ap_CS_fsm_state5;
wire   [7:0] select_ln890_fu_234_p3;
wire   [6:0] add_ln890_fu_241_p2;
reg    ap_enable_reg_pp1_iter0;
wire    ap_block_state6_pp1_stage0_iter0;
reg    ap_block_state7_pp1_stage0_iter1;
reg    ap_block_pp1_stage0_11001;
wire   [0:0] icmp_ln890_654_fu_247_p2;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state3;
reg    ap_block_pp1_stage0_subdone;
reg    ap_condition_pp1_exit_iter0_state6;
reg   [10:0] indvar_flatten27_reg_99;
reg    ap_block_state1;
reg   [7:0] indvar_flatten15_reg_110;
reg   [3:0] c3_V_reg_122;
reg    ap_block_pp0_stage0_01001;
reg    ap_block_pp1_stage0_01001;
wire   [0:0] icmp_ln89035_fu_179_p2;
wire   [0:0] xor_ln37611_fu_173_p2;
wire   [0:0] and_ln37611_fu_185_p2;
wire   [0:0] or_ln37612_fu_191_p2;
wire   [7:0] add_ln890_14_fu_228_p2;
reg   [4:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_idle_pp1;
wire    ap_enable_pp1;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 5'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((icmp_ln890_fu_161_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_condition_pp0_exit_iter0_state3))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((icmp_ln870_fu_205_p2 == 1'd0) & (icmp_ln890_fu_161_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state3))) begin
            ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state3);
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((icmp_ln870_fu_205_p2 == 1'd0) & (icmp_ln890_fu_161_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_condition_pp1_exit_iter0_state6))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if (((icmp_ln870_fu_205_p2 == 1'd1) & (icmp_ln890_fu_161_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_condition_pp1_exit_iter0_state6))) begin
            ap_enable_reg_pp1_iter1 <= (1'b1 ^ ap_condition_pp1_exit_iter0_state6);
        end else if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
        end else if (((icmp_ln870_fu_205_p2 == 1'd1) & (icmp_ln890_fu_161_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_enable_reg_pp1_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        c3_V_reg_122 <= add_ln691_fu_223_p2;
    end else if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        c3_V_reg_122 <= 4'd4;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        indvar_flatten15_reg_110 <= select_ln890_fu_234_p3;
    end else if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten15_reg_110 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        indvar_flatten27_reg_99 <= add_ln890_15_reg_253;
    end else if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten27_reg_99 <= 11'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln870_fu_205_p2 == 1'd0) & (icmp_ln890_fu_161_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        indvar_flatten7_reg_133 <= 7'd0;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln890_655_fu_217_p2 == 1'd0))) begin
        indvar_flatten7_reg_133 <= add_ln890_13_fu_211_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln870_fu_205_p2 == 1'd1) & (icmp_ln890_fu_161_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        indvar_flatten_reg_144 <= 7'd0;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln890_654_fu_247_p2 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        indvar_flatten_reg_144 <= add_ln890_fu_241_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        add_ln890_15_reg_253 <= add_ln890_15_fu_155_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_fu_161_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        icmp_ln890_653_reg_262 <= icmp_ln890_653_fu_167_p2;
        select_ln37612_reg_267 <= select_ln37612_fu_197_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        icmp_ln890_654_reg_300 <= icmp_ln890_654_fu_247_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln890_655_reg_281 <= icmp_ln890_655_fu_217_p2;
    end
end

always @ (*) begin
    if ((icmp_ln890_655_fu_217_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state3 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state3 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln890_654_fu_247_p2 == 1'd1)) begin
        ap_condition_pp1_exit_iter0_state6 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter0_state6 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln890_fu_161_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln890_fu_161_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln890_654_reg_300 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        fifo_C_drain_C_drain_IO_L1_out_4_0_x1260_blk_n = fifo_C_drain_C_drain_IO_L1_out_4_0_x1260_empty_n;
    end else begin
        fifo_C_drain_C_drain_IO_L1_out_4_0_x1260_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln890_654_reg_300 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        fifo_C_drain_C_drain_IO_L1_out_4_0_x1260_read = 1'b1;
    end else begin
        fifo_C_drain_C_drain_IO_L1_out_4_0_x1260_read = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln890_654_reg_300 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((icmp_ln890_655_reg_281 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        fifo_C_drain_C_drain_IO_L2_out_4_x1296_blk_n = fifo_C_drain_C_drain_IO_L2_out_4_x1296_full_n;
    end else begin
        fifo_C_drain_C_drain_IO_L2_out_4_x1296_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln890_654_reg_300 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_01001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        fifo_C_drain_C_drain_IO_L2_out_4_x1296_din = fifo_C_drain_C_drain_IO_L1_out_4_0_x1260_dout;
    end else if (((icmp_ln890_655_reg_281 == 1'd0) & (1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        fifo_C_drain_C_drain_IO_L2_out_4_x1296_din = fifo_C_drain_C_drain_IO_L2_out_5_x1297_dout;
    end else begin
        fifo_C_drain_C_drain_IO_L2_out_4_x1296_din = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln890_654_reg_300 == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((icmp_ln890_655_reg_281 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        fifo_C_drain_C_drain_IO_L2_out_4_x1296_write = 1'b1;
    end else begin
        fifo_C_drain_C_drain_IO_L2_out_4_x1296_write = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln890_655_reg_281 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        fifo_C_drain_C_drain_IO_L2_out_5_x1297_blk_n = fifo_C_drain_C_drain_IO_L2_out_5_x1297_empty_n;
    end else begin
        fifo_C_drain_C_drain_IO_L2_out_5_x1297_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln890_655_reg_281 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        fifo_C_drain_C_drain_IO_L2_out_5_x1297_read = 1'b1;
    end else begin
        fifo_C_drain_C_drain_IO_L2_out_5_x1297_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln890_fu_161_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else if (((icmp_ln870_fu_205_p2 == 1'd1) & (icmp_ln890_fu_161_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln890_655_fu_217_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln890_655_fu_217_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        ap_ST_fsm_pp1_stage0 : begin
            if (~((1'b0 == ap_block_pp1_stage0_subdone) & (icmp_ln890_654_fu_247_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else if (((1'b0 == ap_block_pp1_stage0_subdone) & (icmp_ln890_654_fu_247_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln691_fu_223_p2 = (select_ln37612_reg_267 + 4'd1);

assign add_ln890_13_fu_211_p2 = (indvar_flatten7_reg_133 + 7'd1);

assign add_ln890_14_fu_228_p2 = (indvar_flatten15_reg_110 + 8'd1);

assign add_ln890_15_fu_155_p2 = (indvar_flatten27_reg_99 + 11'd1);

assign add_ln890_fu_241_p2 = (indvar_flatten_reg_144 + 7'd1);

assign and_ln37611_fu_185_p2 = (xor_ln37611_fu_173_p2 & icmp_ln89035_fu_179_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd3];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (((icmp_ln890_655_reg_281 == 1'd0) & (fifo_C_drain_C_drain_IO_L2_out_4_x1296_full_n == 1'b0)) | ((icmp_ln890_655_reg_281 == 1'd0) & (fifo_C_drain_C_drain_IO_L2_out_5_x1297_empty_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (((icmp_ln890_655_reg_281 == 1'd0) & (fifo_C_drain_C_drain_IO_L2_out_4_x1296_full_n == 1'b0)) | ((icmp_ln890_655_reg_281 == 1'd0) & (fifo_C_drain_C_drain_IO_L2_out_5_x1297_empty_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_enable_reg_pp0_iter1 == 1'b1) & (((icmp_ln890_655_reg_281 == 1'd0) & (fifo_C_drain_C_drain_IO_L2_out_4_x1296_full_n == 1'b0)) | ((icmp_ln890_655_reg_281 == 1'd0) & (fifo_C_drain_C_drain_IO_L2_out_5_x1297_empty_n == 1'b0))));
end

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage0_01001 = ((ap_enable_reg_pp1_iter1 == 1'b1) & (((icmp_ln890_654_reg_300 == 1'd0) & (fifo_C_drain_C_drain_IO_L1_out_4_0_x1260_empty_n == 1'b0)) | ((icmp_ln890_654_reg_300 == 1'd0) & (fifo_C_drain_C_drain_IO_L2_out_4_x1296_full_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp1_stage0_11001 = ((ap_enable_reg_pp1_iter1 == 1'b1) & (((icmp_ln890_654_reg_300 == 1'd0) & (fifo_C_drain_C_drain_IO_L1_out_4_0_x1260_empty_n == 1'b0)) | ((icmp_ln890_654_reg_300 == 1'd0) & (fifo_C_drain_C_drain_IO_L2_out_4_x1296_full_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp1_stage0_subdone = ((ap_enable_reg_pp1_iter1 == 1'b1) & (((icmp_ln890_654_reg_300 == 1'd0) & (fifo_C_drain_C_drain_IO_L1_out_4_0_x1260_empty_n == 1'b0)) | ((icmp_ln890_654_reg_300 == 1'd0) & (fifo_C_drain_C_drain_IO_L2_out_4_x1296_full_n == 1'b0))));
end

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

assign ap_block_state3_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state4_pp0_stage0_iter1 = (((icmp_ln890_655_reg_281 == 1'd0) & (fifo_C_drain_C_drain_IO_L2_out_4_x1296_full_n == 1'b0)) | ((icmp_ln890_655_reg_281 == 1'd0) & (fifo_C_drain_C_drain_IO_L2_out_5_x1297_empty_n == 1'b0)));
end

assign ap_block_state6_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state7_pp1_stage0_iter1 = (((icmp_ln890_654_reg_300 == 1'd0) & (fifo_C_drain_C_drain_IO_L1_out_4_0_x1260_empty_n == 1'b0)) | ((icmp_ln890_654_reg_300 == 1'd0) & (fifo_C_drain_C_drain_IO_L2_out_4_x1296_full_n == 1'b0)));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign icmp_ln870_fu_205_p2 = ((select_ln37612_fu_197_p3 == 4'd4) ? 1'b1 : 1'b0);

assign icmp_ln89035_fu_179_p2 = ((c3_V_reg_122 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln890_653_fu_167_p2 = ((indvar_flatten15_reg_110 == 8'd64) ? 1'b1 : 1'b0);

assign icmp_ln890_654_fu_247_p2 = ((indvar_flatten_reg_144 == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln890_655_fu_217_p2 = ((indvar_flatten7_reg_133 == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln890_fu_161_p2 = ((indvar_flatten27_reg_99 == 11'd1024) ? 1'b1 : 1'b0);

assign or_ln37612_fu_191_p2 = (icmp_ln890_653_fu_167_p2 | and_ln37611_fu_185_p2);

assign select_ln37612_fu_197_p3 = ((or_ln37612_fu_191_p2[0:0] == 1'b1) ? 4'd4 : c3_V_reg_122);

assign select_ln890_fu_234_p3 = ((icmp_ln890_653_reg_262[0:0] == 1'b1) ? 8'd1 : add_ln890_14_fu_228_p2);

assign xor_ln37611_fu_173_p2 = (icmp_ln890_653_fu_167_p2 ^ 1'd1);

endmodule //top_C_drain_IO_L2_out_4_x1
