#-----------------------------------------------------------
# Vivado v2015.3 (64-bit)
# SW Build 1368829 on Mon Sep 28 20:06:43 MDT 2015
# IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
# Start of session at: Fri Apr 08 08:02:20 2016
# Process ID: 9576
# Current directory: C:/Users/SKL/AppData/Roaming/Xilinx/Vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8792
# Log file: C:/Users/SKL/AppData/Roaming/Xilinx/Vivado/vivado.log
# Journal file: C:/Users/SKL/AppData/Roaming/Xilinx/Vivado\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/SKL/Desktop/ECE532/repo/streamed_encoder_ip_prj2/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx2/Vivado/2015.3/data/ip'.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 693.043 ; gain = 111.672
save_project_as stream_encoder_ip C:/Users/SKL/Desktop/asdfd -force
save_project_as: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 731.969 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/SKL/Desktop/asdfd/stream_encoder_ip.sim/sim_1/behav'
"xvlog -m64 --relax -prj sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SKL/Desktop/asdfd/stream_encoder_ip.srcs/sources_1/stego_source/myidct_less_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myidct_less_lut
WARNING: [VRFC 10-756] identifier stage_1_cnt is used before its declaration [C:/Users/SKL/Desktop/asdfd/stream_encoder_ip.srcs/sources_1/stego_source/myidct_less_lut.v:51]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SKL/Desktop/asdfd/stream_encoder_ip.srcs/sources_1/stego_source/stego_encode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stego_encode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/SKL/Desktop/asdfd/stream_encoder_ip.srcs/sources_1/stream_encoder_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stream_encoder_top
INFO: [VRFC 10-2458] undeclared symbol tlast_fifo_full, assumed default net type wire [C:/Users/SKL/Desktop/asdfd/stream_encoder_ip.srcs/sources_1/stream_encoder_top.sv:114]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/SKL/Desktop/asdfd/stream_encoder_ip.srcs/sim_1/new/sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SKL/Desktop/asdfd/stream_encoder_ip.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SKL/Desktop/asdfd/stream_encoder_ip.srcs/sources_1/dct_source/MDCT_PKG.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SKL/Desktop/asdfd/stream_encoder_ip.ip_user_files/ipstatic/xbip_utils_v3_0_4/hdl/xbip_utils_v3_0_vh_rfs.vhd" into library xbip_utils_v3_0_4
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SKL/Desktop/asdfd/stream_encoder_ip.ip_user_files/ipstatic/xbip_pipe_v3_0_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd" into library xbip_pipe_v3_0_0
INFO: [VRFC 10-307] analyzing entity xbip_pipe_v3_0_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SKL/Desktop/asdfd/stream_encoder_ip.ip_user_files/ipstatic/xbip_pipe_v3_0_0/hdl/xbip_pipe_v3_0.vhd" into library xbip_pipe_v3_0_0
INFO: [VRFC 10-307] analyzing entity xbip_pipe_v3_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SKL/Desktop/asdfd/stream_encoder_ip.ip_user_files/ipstatic/xbip_bram18k_v3_0_0/hdl/xbip_bram18k_v3_0_vh_rfs.vhd" into library xbip_bram18k_v3_0_0
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_synth
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_rtl
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_v3_0_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SKL/Desktop/asdfd/stream_encoder_ip.ip_user_files/ipstatic/xbip_bram18k_v3_0_0/hdl/xbip_bram18k_v3_0.vhd" into library xbip_bram18k_v3_0_0
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_v3_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SKL/Desktop/asdfd/stream_encoder_ip.ip_user_files/ipstatic/mult_gen_v12_0_9/hdl/mult_gen_v12_0_vh_rfs.vhd" into library mult_gen_v12_0_9
INFO: [VRFC 10-307] analyzing entity op_resize
INFO: [VRFC 10-307] analyzing entity delay_line
INFO: [VRFC 10-307] analyzing entity cc_compare
INFO: [VRFC 10-307] analyzing entity luts
INFO: [VRFC 10-307] analyzing entity mult18
INFO: [VRFC 10-307] analyzing entity dsp
INFO: [VRFC 10-307] analyzing entity hybrid
INFO: [VRFC 10-307] analyzing entity ccm_dist_mem
INFO: [VRFC 10-307] analyzing entity ccm_sp_block_mem
INFO: [VRFC 10-307] analyzing entity ccm_dp_block_mem
INFO: [VRFC 10-307] analyzing entity ccm_syncmem
INFO: [VRFC 10-307] analyzing entity ccm_scaled_adder
INFO: [VRFC 10-307] analyzing entity ccm_operation
INFO: [VRFC 10-307] analyzing entity ccm
INFO: [VRFC 10-307] analyzing entity three_input_adder
INFO: [VRFC 10-307] analyzing entity multmxn_lut6
INFO: [VRFC 10-307] analyzing entity mult_gen_v12_0_9_viv
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SKL/Desktop/asdfd/stream_encoder_ip.ip_user_files/ipstatic/mult_gen_v12_0_9/hdl/mult_gen_v12_0.vhd" into library mult_gen_v12_0_9
INFO: [VRFC 10-307] analyzing entity mult_gen_v12_0_9
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SKL/Desktop/asdfd/stream_encoder_ip.ip_user_files/ip/mult_gen_1/sim/mult_gen_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mult_gen_1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SKL/Desktop/asdfd/stream_encoder_ip.ip_user_files/ip/mult_gen_0/sim/mult_gen_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mult_gen_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SKL/Desktop/asdfd/stream_encoder_ip.srcs/sources_1/dct_source/ROMO.VHD" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ROMO
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SKL/Desktop/asdfd/stream_encoder_ip.srcs/sources_1/dct_source/ROME.VHD" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ROME
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SKL/Desktop/asdfd/stream_encoder_ip.srcs/sources_1/dct_source/RAM.VHD" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SKL/Desktop/asdfd/stream_encoder_ip.srcs/sources_1/dct_source/DCT2D.VHD" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DCT2D
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SKL/Desktop/asdfd/stream_encoder_ip.srcs/sources_1/dct_source/DCT1D.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DCT1D
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SKL/Desktop/asdfd/stream_encoder_ip.srcs/sources_1/dct_source/DBUFCTL.VHD" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DBUFCTL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SKL/Desktop/asdfd/stream_encoder_ip.srcs/sources_1/dct_source/MDCT.VHD" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MDCT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SKL/Desktop/asdfd/stream_encoder_ip.ip_user_files/ipstatic/fifo_generator_v13_0_0/simulation/fifo_generator_vhdl_beh.vhd" into library fifo_generator_v13_0_0
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_0_bhv_as
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_0_bhv_ss
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_0_bhv_preload0
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_0_conv
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_0_axic_reg_slice
INFO: [VRFC 10-307] analyzing entity fifo_generator_vhdl_beh
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SKL/Desktop/asdfd/stream_encoder_ip.ip_user_files/ipstatic/fifo_generator_v13_0_0/hdl/fifo_generator_v13_0_rfs.vhd" into library fifo_generator_v13_0_0
INFO: [VRFC 10-307] analyzing entity input_blk
INFO: [VRFC 10-307] analyzing entity output_blk
INFO: [VRFC 10-307] analyzing entity shft_wrapper
INFO: [VRFC 10-307] analyzing entity shft_ram
INFO: [VRFC 10-307] analyzing entity wr_pf_as
INFO: [VRFC 10-307] analyzing entity wr_pf_ss
INFO: [VRFC 10-307] analyzing entity rd_pe_as
INFO: [VRFC 10-307] analyzing entity rd_pe_ss
INFO: [VRFC 10-307] analyzing entity synchronizer_ff
INFO: [VRFC 10-307] analyzing entity delay
INFO: [VRFC 10-307] analyzing entity bin_cntr
INFO: [VRFC 10-307] analyzing entity clk_x_pntrs_builtin
INFO: [VRFC 10-307] analyzing entity logic_builtin
INFO: [VRFC 10-307] analyzing entity builtin_prim
INFO: [VRFC 10-307] analyzing entity builtin_extdepth
INFO: [VRFC 10-307] analyzing entity builtin_top
INFO: [VRFC 10-307] analyzing entity reset_builtin
INFO: [VRFC 10-307] analyzing entity builtin_prim_v6
INFO: [VRFC 10-307] analyzing entity builtin_extdepth_v6
INFO: [VRFC 10-307] analyzing entity builtin_extdepth_low_latency
INFO: [VRFC 10-307] analyzing entity builtin_top_v6
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_0_builtin
INFO: [VRFC 10-307] analyzing entity bram_sync_reg
INFO: [VRFC 10-307] analyzing entity bram_fifo_rstlogic
INFO: [VRFC 10-307] analyzing entity reset_blk_ramfifo
INFO: [VRFC 10-307] analyzing entity axi_reg_slice
INFO: [VRFC 10-307] analyzing entity fifo_generator_top
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_0_synth
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SKL/Desktop/asdfd/stream_encoder_ip.ip_user_files/ip/scfifo_5in_5out_5kb/sim/scfifo_5in_5out_5kb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity scfifo_5in_5out_5kb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SKL/Desktop/asdfd/stream_encoder_ip.ip_user_files/ip/scfifo_24in_24out_12kb/sim/scfifo_24in_24out_12kb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity scfifo_24in_24out_12kb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/SKL/Desktop/asdfd/stream_encoder_ip.sim/sim_1/behav'
Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx2/Vivado/2015.3/bin/unwrapped/win64.o/xelab.exe -wto 2e3d1816c51548aab12795af7d6e3c01 --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_4 -L xbip_pipe_v3_0_0 -L xbip_bram18k_v3_0_0 -L mult_gen_v12_0_9 -L fifo_generator_v13_0_0 -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mdct_pkg
Compiling package ieee.std_logic_arith
Compiling package mult_gen_v12_0_9.mult_gen_v12_0_9_viv_comp
Compiling package std.textio
Compiling package xbip_utils_v3_0_4.xbip_utils_v3_0_4_pkg
Compiling package mult_gen_v12_0_9.mult_gen_v12_0_9_pkg
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_9.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_unsigned
Compiling architecture rtl of entity xil_defaultlib.ROME [rome_default]
Compiling architecture rtl of entity xil_defaultlib.ROMO [romo_default]
Compiling architecture rtl of entity xil_defaultlib.DCT1D [dct1d_default]
Compiling architecture rtl of entity xil_defaultlib.DCT2D [dct2d_default]
Compiling architecture rtl of entity xil_defaultlib.RAM [ram_default]
Compiling architecture rtl of entity xil_defaultlib.DBUFCTL [dbufctl_default]
Compiling architecture rtl of entity xil_defaultlib.MDCT [mdct_default]
Compiling architecture xilinx of entity mult_gen_v12_0_9.delay_line [\delay_line("artix7",true,0,0,43...]
Compiling architecture xilinx of entity mult_gen_v12_0_9.op_resize [\op_resize(12,14,0,0,0,25,18)\]
Compiling architecture xilinx of entity mult_gen_v12_0_9.dsp [\dsp("artix7",12,0,14,0,0,0,0,0,...]
Compiling architecture xilinx of entity mult_gen_v12_0_9.mult_gen_v12_0_9_viv [\mult_gen_v12_0_9_viv(0,0,1,"art...]
Compiling architecture xilinx of entity mult_gen_v12_0_9.mult_gen_v12_0_9 [\mult_gen_v12_0_9(0,0,1,"artix7"...]
Compiling architecture mult_gen_1_arch of entity xil_defaultlib.mult_gen_1 [mult_gen_1_default]
Compiling architecture xilinx of entity mult_gen_v12_0_9.delay_line [\delay_line("artix7",true,0,0,18...]
Compiling architecture xilinx of entity mult_gen_v12_0_9.delay_line [\delay_line("artix7",true,0,0,16...]
Compiling architecture xilinx of entity mult_gen_v12_0_9.delay_line [\delay_line("artix7",true,0,0,1,...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(0,0,0,0,"NO_RESET","DIR...]
Compiling architecture xilinx of entity mult_gen_v12_0_9.delay_line [\delay_line("artix7",true,0,0,17...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(0,0,0,0,"NO_RESET","DIR...]
Compiling architecture xilinx of entity mult_gen_v12_0_9.op_resize [\op_resize(33,14,0,0,0,33,18)\]
Compiling architecture xilinx of entity mult_gen_v12_0_9.dsp [\dsp("artix7",33,0,14,0,0,0,0,0,...]
Compiling architecture xilinx of entity mult_gen_v12_0_9.mult_gen_v12_0_9_viv [\mult_gen_v12_0_9_viv(0,0,1,"art...]
Compiling architecture xilinx of entity mult_gen_v12_0_9.mult_gen_v12_0_9 [\mult_gen_v12_0_9(0,0,1,"artix7"...]
Compiling architecture mult_gen_0_arch of entity xil_defaultlib.mult_gen_0 [mult_gen_0_default]
Compiling module xil_defaultlib.myidct_less_lut
Compiling module xil_defaultlib.stego_encode
Compiling architecture behavioral of entity fifo_generator_v13_0_0.fifo_generator_v13_0_0_bhv_ss [\fifo_generator_v13_0_0_bhv_ss("...]
Compiling architecture behavioral of entity fifo_generator_v13_0_0.fifo_generator_v13_0_0_bhv_preload0 [\fifo_generator_v13_0_0_bhv_prel...]
Compiling architecture behavioral of entity fifo_generator_v13_0_0.fifo_generator_v13_0_0_conv [\fifo_generator_v13_0_0_conv(1,0...]
Compiling architecture behavioral of entity fifo_generator_v13_0_0.fifo_generator_vhdl_beh [\fifo_generator_vhdl_beh(1,0,11,...]
Compiling architecture xilinx of entity fifo_generator_v13_0_0.fifo_generator_v13_0_0 [\fifo_generator_v13_0_0(1,0,11,"...]
Compiling architecture scfifo_5in_5out_5kb_arch of entity xil_defaultlib.scfifo_5in_5out_5kb [scfifo_5in_5out_5kb_default]
Compiling architecture behavioral of entity fifo_generator_v13_0_0.fifo_generator_v13_0_0_bhv_ss [\fifo_generator_v13_0_0_bhv_ss("...]
Compiling architecture behavioral of entity fifo_generator_v13_0_0.fifo_generator_v13_0_0_bhv_preload0 [\fifo_generator_v13_0_0_bhv_prel...]
Compiling architecture behavioral of entity fifo_generator_v13_0_0.fifo_generator_v13_0_0_conv [\fifo_generator_v13_0_0_conv(1,0...]
Compiling architecture behavioral of entity fifo_generator_v13_0_0.fifo_generator_vhdl_beh [\fifo_generator_vhdl_beh(1,0,1,"...]
Compiling architecture xilinx of entity fifo_generator_v13_0_0.fifo_generator_v13_0_0 [\fifo_generator_v13_0_0(1,0,1,"B...]
Compiling architecture scfifo_24in_24out_12kb_arch of entity xil_defaultlib.scfifo_24in_24out_12kb [scfifo_24in_24out_12kb_default]
Compiling module xil_defaultlib.stream_encoder_top_default
Compiling module xil_defaultlib.sim
Compiling module xil_defaultlib.glbl
Waiting for 1 sub-compilation(s) to finish...
Built simulation snapshot sim_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:24 . Memory (MB): peak = 731.969 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/SKL/Desktop/asdfd/stream_encoder_ip.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -view {C:/Users/SKL/Desktop/ECE532/repo/streamed_encoder_ip_prj2/sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.3
Time resolution is 1 ps
open_wave_config C:/Users/SKL/Desktop/ECE532/repo/streamed_encoder_ip_prj2/sim_behav.wcfg
WARNING: Simulation object /sim/dut/clk_custom was not found in the design.
WARNING: Simulation object /sim/dut/cimg_valid_d1 was not found in the design.
WARNING: Simulation object /sim/dut/cimg_valid_d2 was not found in the design.
WARNING: Simulation object /sim/dut/cimg_data_d1 was not found in the design.
WARNING: Simulation object /sim/dut/cimg_data_d2 was not found in the design.
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: Reset high.
INFO: Reset low.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:35 . Memory (MB): peak = 731.969 ; gain = 0.000
run 10 us
archive_project C:/Users/SKL/Desktop/asdfd/stream_encoder_ip.xpr.zip -force -exclude_run_results
INFO: [Coretcl 2-137] starting archive...
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx2/Vivado/2015.3/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [ProjectBase 1-495] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience any problem with archiving the project, please consider setting environment variable $TEMP to a shorter path.
Current project path is 'C:/Users/SKL/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-9576-DESKTOP-5FTSDRT/PrjAr/_X_'.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
ERROR: [Common 17-69] Command failed: 
INFO: [Common 17-344] 'archive_project' was cancelled
save_project_as stream_encoder_ip_prj C:/Users/SKL/Desktop/dlash -force
save_project_as: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 761.043 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/SKL/Desktop/dlash/stream_encoder_ip_prj.sim/sim_1/behav'
"xvlog -m64 --relax -prj sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SKL/Desktop/dlash/stream_encoder_ip_prj.srcs/sources_1/stego_source/myidct_less_lut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myidct_less_lut
WARNING: [VRFC 10-756] identifier stage_1_cnt is used before its declaration [C:/Users/SKL/Desktop/dlash/stream_encoder_ip_prj.srcs/sources_1/stego_source/myidct_less_lut.v:51]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SKL/Desktop/dlash/stream_encoder_ip_prj.srcs/sources_1/stego_source/stego_encode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stego_encode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/SKL/Desktop/dlash/stream_encoder_ip_prj.srcs/sources_1/stream_encoder_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stream_encoder_top
INFO: [VRFC 10-2458] undeclared symbol tlast_fifo_full, assumed default net type wire [C:/Users/SKL/Desktop/dlash/stream_encoder_ip_prj.srcs/sources_1/stream_encoder_top.sv:114]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/SKL/Desktop/dlash/stream_encoder_ip_prj.srcs/sim_1/new/sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SKL/Desktop/dlash/stream_encoder_ip_prj.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SKL/Desktop/dlash/stream_encoder_ip_prj.srcs/sources_1/dct_source/MDCT_PKG.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SKL/Desktop/dlash/stream_encoder_ip_prj.ip_user_files/ipstatic/xbip_utils_v3_0_4/hdl/xbip_utils_v3_0_vh_rfs.vhd" into library xbip_utils_v3_0_4
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SKL/Desktop/dlash/stream_encoder_ip_prj.ip_user_files/ipstatic/xbip_pipe_v3_0_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd" into library xbip_pipe_v3_0_0
INFO: [VRFC 10-307] analyzing entity xbip_pipe_v3_0_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SKL/Desktop/dlash/stream_encoder_ip_prj.ip_user_files/ipstatic/xbip_pipe_v3_0_0/hdl/xbip_pipe_v3_0.vhd" into library xbip_pipe_v3_0_0
INFO: [VRFC 10-307] analyzing entity xbip_pipe_v3_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SKL/Desktop/dlash/stream_encoder_ip_prj.ip_user_files/ipstatic/xbip_bram18k_v3_0_0/hdl/xbip_bram18k_v3_0_vh_rfs.vhd" into library xbip_bram18k_v3_0_0
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_synth
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_rtl
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_v3_0_0_viv
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SKL/Desktop/dlash/stream_encoder_ip_prj.ip_user_files/ipstatic/xbip_bram18k_v3_0_0/hdl/xbip_bram18k_v3_0.vhd" into library xbip_bram18k_v3_0_0
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_v3_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SKL/Desktop/dlash/stream_encoder_ip_prj.ip_user_files/ipstatic/mult_gen_v12_0_9/hdl/mult_gen_v12_0_vh_rfs.vhd" into library mult_gen_v12_0_9
INFO: [VRFC 10-307] analyzing entity op_resize
INFO: [VRFC 10-307] analyzing entity delay_line
INFO: [VRFC 10-307] analyzing entity cc_compare
INFO: [VRFC 10-307] analyzing entity luts
INFO: [VRFC 10-307] analyzing entity mult18
INFO: [VRFC 10-307] analyzing entity dsp
INFO: [VRFC 10-307] analyzing entity hybrid
INFO: [VRFC 10-307] analyzing entity ccm_dist_mem
INFO: [VRFC 10-307] analyzing entity ccm_sp_block_mem
INFO: [VRFC 10-307] analyzing entity ccm_dp_block_mem
INFO: [VRFC 10-307] analyzing entity ccm_syncmem
INFO: [VRFC 10-307] analyzing entity ccm_scaled_adder
INFO: [VRFC 10-307] analyzing entity ccm_operation
INFO: [VRFC 10-307] analyzing entity ccm
INFO: [VRFC 10-307] analyzing entity three_input_adder
INFO: [VRFC 10-307] analyzing entity multmxn_lut6
INFO: [VRFC 10-307] analyzing entity mult_gen_v12_0_9_viv
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SKL/Desktop/dlash/stream_encoder_ip_prj.ip_user_files/ipstatic/mult_gen_v12_0_9/hdl/mult_gen_v12_0.vhd" into library mult_gen_v12_0_9
INFO: [VRFC 10-307] analyzing entity mult_gen_v12_0_9
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SKL/Desktop/dlash/stream_encoder_ip_prj.ip_user_files/ip/mult_gen_1/sim/mult_gen_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mult_gen_1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SKL/Desktop/dlash/stream_encoder_ip_prj.ip_user_files/ip/mult_gen_0/sim/mult_gen_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mult_gen_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SKL/Desktop/dlash/stream_encoder_ip_prj.srcs/sources_1/dct_source/ROMO.VHD" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ROMO
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SKL/Desktop/dlash/stream_encoder_ip_prj.srcs/sources_1/dct_source/ROME.VHD" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ROME
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SKL/Desktop/dlash/stream_encoder_ip_prj.srcs/sources_1/dct_source/RAM.VHD" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SKL/Desktop/dlash/stream_encoder_ip_prj.srcs/sources_1/dct_source/DCT2D.VHD" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DCT2D
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SKL/Desktop/dlash/stream_encoder_ip_prj.srcs/sources_1/dct_source/DCT1D.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DCT1D
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SKL/Desktop/dlash/stream_encoder_ip_prj.srcs/sources_1/dct_source/DBUFCTL.VHD" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DBUFCTL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SKL/Desktop/dlash/stream_encoder_ip_prj.srcs/sources_1/dct_source/MDCT.VHD" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MDCT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SKL/Desktop/dlash/stream_encoder_ip_prj.ip_user_files/ipstatic/fifo_generator_v13_0_0/simulation/fifo_generator_vhdl_beh.vhd" into library fifo_generator_v13_0_0
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_0_bhv_as
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_0_bhv_ss
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_0_bhv_preload0
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_0_conv
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_0_axic_reg_slice
INFO: [VRFC 10-307] analyzing entity fifo_generator_vhdl_beh
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SKL/Desktop/dlash/stream_encoder_ip_prj.ip_user_files/ipstatic/fifo_generator_v13_0_0/hdl/fifo_generator_v13_0_rfs.vhd" into library fifo_generator_v13_0_0
INFO: [VRFC 10-307] analyzing entity input_blk
INFO: [VRFC 10-307] analyzing entity output_blk
INFO: [VRFC 10-307] analyzing entity shft_wrapper
INFO: [VRFC 10-307] analyzing entity shft_ram
INFO: [VRFC 10-307] analyzing entity wr_pf_as
INFO: [VRFC 10-307] analyzing entity wr_pf_ss
INFO: [VRFC 10-307] analyzing entity rd_pe_as
INFO: [VRFC 10-307] analyzing entity rd_pe_ss
INFO: [VRFC 10-307] analyzing entity synchronizer_ff
INFO: [VRFC 10-307] analyzing entity delay
INFO: [VRFC 10-307] analyzing entity bin_cntr
INFO: [VRFC 10-307] analyzing entity clk_x_pntrs_builtin
INFO: [VRFC 10-307] analyzing entity logic_builtin
INFO: [VRFC 10-307] analyzing entity builtin_prim
INFO: [VRFC 10-307] analyzing entity builtin_extdepth
INFO: [VRFC 10-307] analyzing entity builtin_top
INFO: [VRFC 10-307] analyzing entity reset_builtin
INFO: [VRFC 10-307] analyzing entity builtin_prim_v6
INFO: [VRFC 10-307] analyzing entity builtin_extdepth_v6
INFO: [VRFC 10-307] analyzing entity builtin_extdepth_low_latency
INFO: [VRFC 10-307] analyzing entity builtin_top_v6
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_0_builtin
INFO: [VRFC 10-307] analyzing entity bram_sync_reg
INFO: [VRFC 10-307] analyzing entity bram_fifo_rstlogic
INFO: [VRFC 10-307] analyzing entity reset_blk_ramfifo
INFO: [VRFC 10-307] analyzing entity axi_reg_slice
INFO: [VRFC 10-307] analyzing entity fifo_generator_top
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_0_synth
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SKL/Desktop/dlash/stream_encoder_ip_prj.ip_user_files/ip/scfifo_5in_5out_5kb/sim/scfifo_5in_5out_5kb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity scfifo_5in_5out_5kb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SKL/Desktop/dlash/stream_encoder_ip_prj.ip_user_files/ip/scfifo_24in_24out_12kb/sim/scfifo_24in_24out_12kb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity scfifo_24in_24out_12kb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/SKL/Desktop/dlash/stream_encoder_ip_prj.sim/sim_1/behav'
Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx2/Vivado/2015.3/bin/unwrapped/win64.o/xelab.exe -wto d4a64b1c199344da9c882bcda0064526 --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_4 -L xbip_pipe_v3_0_0 -L xbip_bram18k_v3_0_0 -L mult_gen_v12_0_9 -L fifo_generator_v13_0_0 -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mdct_pkg
Compiling package ieee.std_logic_arith
Compiling package mult_gen_v12_0_9.mult_gen_v12_0_9_viv_comp
Compiling package std.textio
Compiling package xbip_utils_v3_0_4.xbip_utils_v3_0_4_pkg
Compiling package mult_gen_v12_0_9.mult_gen_v12_0_9_pkg
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_9.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_unsigned
Compiling architecture rtl of entity xil_defaultlib.ROME [rome_default]
Compiling architecture rtl of entity xil_defaultlib.ROMO [romo_default]
Compiling architecture rtl of entity xil_defaultlib.DCT1D [dct1d_default]
Compiling architecture rtl of entity xil_defaultlib.DCT2D [dct2d_default]
Compiling architecture rtl of entity xil_defaultlib.RAM [ram_default]
Compiling architecture rtl of entity xil_defaultlib.DBUFCTL [dbufctl_default]
Compiling architecture rtl of entity xil_defaultlib.MDCT [mdct_default]
Compiling architecture xilinx of entity mult_gen_v12_0_9.delay_line [\delay_line("artix7",true,0,0,43...]
Compiling architecture xilinx of entity mult_gen_v12_0_9.op_resize [\op_resize(12,14,0,0,0,25,18)\]
Compiling architecture xilinx of entity mult_gen_v12_0_9.dsp [\dsp("artix7",12,0,14,0,0,0,0,0,...]
Compiling architecture xilinx of entity mult_gen_v12_0_9.mult_gen_v12_0_9_viv [\mult_gen_v12_0_9_viv(0,0,1,"art...]
Compiling architecture xilinx of entity mult_gen_v12_0_9.mult_gen_v12_0_9 [\mult_gen_v12_0_9(0,0,1,"artix7"...]
Compiling architecture mult_gen_1_arch of entity xil_defaultlib.mult_gen_1 [mult_gen_1_default]
Compiling architecture xilinx of entity mult_gen_v12_0_9.delay_line [\delay_line("artix7",true,0,0,18...]
Compiling architecture xilinx of entity mult_gen_v12_0_9.delay_line [\delay_line("artix7",true,0,0,16...]
Compiling architecture xilinx of entity mult_gen_v12_0_9.delay_line [\delay_line("artix7",true,0,0,1,...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(0,0,0,0,"NO_RESET","DIR...]
Compiling architecture xilinx of entity mult_gen_v12_0_9.delay_line [\delay_line("artix7",true,0,0,17...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(0,0,0,0,"NO_RESET","DIR...]
Compiling architecture xilinx of entity mult_gen_v12_0_9.op_resize [\op_resize(33,14,0,0,0,33,18)\]
Compiling architecture xilinx of entity mult_gen_v12_0_9.dsp [\dsp("artix7",33,0,14,0,0,0,0,0,...]
Compiling architecture xilinx of entity mult_gen_v12_0_9.mult_gen_v12_0_9_viv [\mult_gen_v12_0_9_viv(0,0,1,"art...]
Compiling architecture xilinx of entity mult_gen_v12_0_9.mult_gen_v12_0_9 [\mult_gen_v12_0_9(0,0,1,"artix7"...]
Compiling architecture mult_gen_0_arch of entity xil_defaultlib.mult_gen_0 [mult_gen_0_default]
Compiling module xil_defaultlib.myidct_less_lut
Compiling module xil_defaultlib.stego_encode
Compiling architecture behavioral of entity fifo_generator_v13_0_0.fifo_generator_v13_0_0_bhv_ss [\fifo_generator_v13_0_0_bhv_ss("...]
Compiling architecture behavioral of entity fifo_generator_v13_0_0.fifo_generator_v13_0_0_bhv_preload0 [\fifo_generator_v13_0_0_bhv_prel...]
Compiling architecture behavioral of entity fifo_generator_v13_0_0.fifo_generator_v13_0_0_conv [\fifo_generator_v13_0_0_conv(1,0...]
Compiling architecture behavioral of entity fifo_generator_v13_0_0.fifo_generator_vhdl_beh [\fifo_generator_vhdl_beh(1,0,11,...]
Compiling architecture xilinx of entity fifo_generator_v13_0_0.fifo_generator_v13_0_0 [\fifo_generator_v13_0_0(1,0,11,"...]
Compiling architecture scfifo_5in_5out_5kb_arch of entity xil_defaultlib.scfifo_5in_5out_5kb [scfifo_5in_5out_5kb_default]
Compiling architecture behavioral of entity fifo_generator_v13_0_0.fifo_generator_v13_0_0_bhv_ss [\fifo_generator_v13_0_0_bhv_ss("...]
Compiling architecture behavioral of entity fifo_generator_v13_0_0.fifo_generator_v13_0_0_bhv_preload0 [\fifo_generator_v13_0_0_bhv_prel...]
Compiling architecture behavioral of entity fifo_generator_v13_0_0.fifo_generator_v13_0_0_conv [\fifo_generator_v13_0_0_conv(1,0...]
Compiling architecture behavioral of entity fifo_generator_v13_0_0.fifo_generator_vhdl_beh [\fifo_generator_vhdl_beh(1,0,1,"...]
Compiling architecture xilinx of entity fifo_generator_v13_0_0.fifo_generator_v13_0_0 [\fifo_generator_v13_0_0(1,0,1,"B...]
Compiling architecture scfifo_24in_24out_12kb_arch of entity xil_defaultlib.scfifo_24in_24out_12kb [scfifo_24in_24out_12kb_default]
Compiling module xil_defaultlib.stream_encoder_top_default
Compiling module xil_defaultlib.sim
Compiling module xil_defaultlib.glbl
Waiting for 1 sub-compilation(s) to finish...
Built simulation snapshot sim_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:36 . Memory (MB): peak = 762.914 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/SKL/Desktop/dlash/stream_encoder_ip_prj.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -view {C:/Users/SKL/Desktop/ECE532/repo/streamed_encoder_ip_prj2/sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.3
Time resolution is 1 ps
open_wave_config C:/Users/SKL/Desktop/ECE532/repo/streamed_encoder_ip_prj2/sim_behav.wcfg
WARNING: Simulation object /sim/dut/clk_custom was not found in the design.
WARNING: Simulation object /sim/dut/cimg_valid_d1 was not found in the design.
WARNING: Simulation object /sim/dut/cimg_valid_d2 was not found in the design.
WARNING: Simulation object /sim/dut/cimg_data_d1 was not found in the design.
WARNING: Simulation object /sim/dut/cimg_data_d2 was not found in the design.
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: Reset high.
INFO: Reset low.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:44 . Memory (MB): peak = 762.914 ; gain = 1.871
archive_project C:/Users/SKL/Desktop/dlash/stream_encoder_ip_prj.xpr.zip -force -exclude_run_results
INFO: [Coretcl 2-137] starting archive...
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx2/Vivado/2015.3/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [ProjectBase 1-495] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience any problem with archiving the project, please consider setting environment variable $TEMP to a shorter path.
Current project path is 'C:/Users/SKL/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-9576-DESKTOP-5FTSDRT/PrjAr/_X_'.
INFO: [Coretcl 2-135] resetting runs for excluding generated files from archive...
INFO: [Coretcl 2-133] re-setting run 'synth_1'...
WARNING: [Coretcl 2-105] Run 'mult_gen_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'mult_gen_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'mult_gen_1_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'mult_gen_1_synth_1'...
WARNING: [Coretcl 2-105] Run 'scfifo_5in_5out_5kb_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'scfifo_5in_5out_5kb_synth_1'...
WARNING: [Coretcl 2-105] Run 'scfifo_24in_24out_12kb_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'scfifo_24in_24out_12kb_synth_1'...
INFO: [Coretcl 2-133] re-setting run 'impl_1'...
INFO: [Coretcl 2-133] re-setting run 'mult_gen_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'mult_gen_1_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'scfifo_5in_5out_5kb_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'scfifo_24in_24out_12kb_impl_1'...
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'mult_gen_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'mult_gen_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'mult_gen_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'mult_gen_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'scfifo_24in_24out_12kb'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'scfifo_24in_24out_12kb'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'scfifo_5in_5out_5kb'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'scfifo_5in_5out_5kb'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sources_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
