// ==================================================
// RTL generated by RapidStream
//
// Copyright 2024 RapidStream Design Automation, Inc.
// All Rights Reserved.
// ==================================================
`timescale 1 ns / 1 ps
module kernel3 #(
    parameter C_S_AXI_CONTROL_DATA_WIDTH  = 32,
    parameter C_S_AXI_CONTROL_ADDR_WIDTH  = 6,
    parameter C_S_AXI_DATA_WIDTH          = 32,
    parameter C_M_AXI_GMEM_A_ID_WIDTH     = 1,
    parameter C_M_AXI_GMEM_A_ADDR_WIDTH   = 64,
    parameter C_M_AXI_GMEM_A_DATA_WIDTH   = 512,
    parameter C_M_AXI_GMEM_A_AWUSER_WIDTH = 1,
    parameter C_M_AXI_GMEM_A_ARUSER_WIDTH = 1,
    parameter C_M_AXI_GMEM_A_WUSER_WIDTH  = 1,
    parameter C_M_AXI_GMEM_A_RUSER_WIDTH  = 1,
    parameter C_M_AXI_GMEM_A_BUSER_WIDTH  = 1,
    parameter C_M_AXI_GMEM_A_USER_VALUE   = 0,
    parameter C_M_AXI_GMEM_A_PROT_VALUE   = 0,
    parameter C_M_AXI_GMEM_A_CACHE_VALUE  = 3,
    parameter C_M_AXI_DATA_WIDTH          = 32,
    parameter C_M_AXI_GMEM_B_ID_WIDTH     = 1,
    parameter C_M_AXI_GMEM_B_ADDR_WIDTH   = 64,
    parameter C_M_AXI_GMEM_B_DATA_WIDTH   = 512,
    parameter C_M_AXI_GMEM_B_AWUSER_WIDTH = 1,
    parameter C_M_AXI_GMEM_B_ARUSER_WIDTH = 1,
    parameter C_M_AXI_GMEM_B_WUSER_WIDTH  = 1,
    parameter C_M_AXI_GMEM_B_RUSER_WIDTH  = 1,
    parameter C_M_AXI_GMEM_B_BUSER_WIDTH  = 1,
    parameter C_M_AXI_GMEM_B_USER_VALUE   = 0,
    parameter C_M_AXI_GMEM_B_PROT_VALUE   = 0,
    parameter C_M_AXI_GMEM_B_CACHE_VALUE  = 3,
    parameter C_M_AXI_GMEM_C_ID_WIDTH     = 1,
    parameter C_M_AXI_GMEM_C_ADDR_WIDTH   = 64,
    parameter C_M_AXI_GMEM_C_DATA_WIDTH   = 512,
    parameter C_M_AXI_GMEM_C_AWUSER_WIDTH = 1,
    parameter C_M_AXI_GMEM_C_ARUSER_WIDTH = 1,
    parameter C_M_AXI_GMEM_C_WUSER_WIDTH  = 1,
    parameter C_M_AXI_GMEM_C_RUSER_WIDTH  = 1,
    parameter C_M_AXI_GMEM_C_BUSER_WIDTH  = 1,
    parameter C_M_AXI_GMEM_C_USER_VALUE   = 0,
    parameter C_M_AXI_GMEM_C_PROT_VALUE   = 0,
    parameter C_M_AXI_GMEM_C_CACHE_VALUE  = 3,
    parameter C_S_AXI_CONTROL_WSTRB_WIDTH = 4,
    parameter C_S_AXI_WSTRB_WIDTH         = 4,
    parameter C_M_AXI_GMEM_A_WSTRB_WIDTH  = 64,
    parameter C_M_AXI_WSTRB_WIDTH         = 4,
    parameter C_M_AXI_GMEM_B_WSTRB_WIDTH  = 64,
    parameter C_M_AXI_GMEM_C_WSTRB_WIDTH  = 64
) (
    input wire                                        ap_clk,
    input wire                                        ap_rst_n,
    output wire                                       interrupt,
    output wire [  (C_M_AXI_GMEM_A_ADDR_WIDTH - 1):0] m_axi_gmem_A_ARADDR,
    output wire [                                1:0] m_axi_gmem_A_ARBURST,
    output wire [                                3:0] m_axi_gmem_A_ARCACHE,
    output wire [    (C_M_AXI_GMEM_A_ID_WIDTH - 1):0] m_axi_gmem_A_ARID,
    output wire [                                7:0] m_axi_gmem_A_ARLEN,
    output wire [                                1:0] m_axi_gmem_A_ARLOCK,
    output wire [                                2:0] m_axi_gmem_A_ARPROT,
    output wire [                                3:0] m_axi_gmem_A_ARQOS,
    input wire                                        m_axi_gmem_A_ARREADY,
    output wire [                                3:0] m_axi_gmem_A_ARREGION,
    output wire [                                2:0] m_axi_gmem_A_ARSIZE,
    output wire [(C_M_AXI_GMEM_A_ARUSER_WIDTH - 1):0] m_axi_gmem_A_ARUSER,
    output wire                                       m_axi_gmem_A_ARVALID,
    output wire [  (C_M_AXI_GMEM_A_ADDR_WIDTH - 1):0] m_axi_gmem_A_AWADDR,
    output wire [                                1:0] m_axi_gmem_A_AWBURST,
    output wire [                                3:0] m_axi_gmem_A_AWCACHE,
    output wire [    (C_M_AXI_GMEM_A_ID_WIDTH - 1):0] m_axi_gmem_A_AWID,
    output wire [                                7:0] m_axi_gmem_A_AWLEN,
    output wire [                                1:0] m_axi_gmem_A_AWLOCK,
    output wire [                                2:0] m_axi_gmem_A_AWPROT,
    output wire [                                3:0] m_axi_gmem_A_AWQOS,
    input wire                                        m_axi_gmem_A_AWREADY,
    output wire [                                3:0] m_axi_gmem_A_AWREGION,
    output wire [                                2:0] m_axi_gmem_A_AWSIZE,
    output wire [(C_M_AXI_GMEM_A_AWUSER_WIDTH - 1):0] m_axi_gmem_A_AWUSER,
    output wire                                       m_axi_gmem_A_AWVALID,
    input wire  [    (C_M_AXI_GMEM_A_ID_WIDTH - 1):0] m_axi_gmem_A_BID,
    output wire                                       m_axi_gmem_A_BREADY,
    input wire  [                                1:0] m_axi_gmem_A_BRESP,
    input wire  [ (C_M_AXI_GMEM_A_BUSER_WIDTH - 1):0] m_axi_gmem_A_BUSER,
    input wire                                        m_axi_gmem_A_BVALID,
    input wire  [  (C_M_AXI_GMEM_A_DATA_WIDTH - 1):0] m_axi_gmem_A_RDATA,
    input wire  [    (C_M_AXI_GMEM_A_ID_WIDTH - 1):0] m_axi_gmem_A_RID,
    input wire                                        m_axi_gmem_A_RLAST,
    output wire                                       m_axi_gmem_A_RREADY,
    input wire  [                                1:0] m_axi_gmem_A_RRESP,
    input wire  [ (C_M_AXI_GMEM_A_RUSER_WIDTH - 1):0] m_axi_gmem_A_RUSER,
    input wire                                        m_axi_gmem_A_RVALID,
    output wire [  (C_M_AXI_GMEM_A_DATA_WIDTH - 1):0] m_axi_gmem_A_WDATA,
    output wire [    (C_M_AXI_GMEM_A_ID_WIDTH - 1):0] m_axi_gmem_A_WID,
    output wire                                       m_axi_gmem_A_WLAST,
    input wire                                        m_axi_gmem_A_WREADY,
    output wire [ (C_M_AXI_GMEM_A_WSTRB_WIDTH - 1):0] m_axi_gmem_A_WSTRB,
    output wire [ (C_M_AXI_GMEM_A_WUSER_WIDTH - 1):0] m_axi_gmem_A_WUSER,
    output wire                                       m_axi_gmem_A_WVALID,
    output wire [  (C_M_AXI_GMEM_B_ADDR_WIDTH - 1):0] m_axi_gmem_B_ARADDR,
    output wire [                                1:0] m_axi_gmem_B_ARBURST,
    output wire [                                3:0] m_axi_gmem_B_ARCACHE,
    output wire [    (C_M_AXI_GMEM_B_ID_WIDTH - 1):0] m_axi_gmem_B_ARID,
    output wire [                                7:0] m_axi_gmem_B_ARLEN,
    output wire [                                1:0] m_axi_gmem_B_ARLOCK,
    output wire [                                2:0] m_axi_gmem_B_ARPROT,
    output wire [                                3:0] m_axi_gmem_B_ARQOS,
    input wire                                        m_axi_gmem_B_ARREADY,
    output wire [                                3:0] m_axi_gmem_B_ARREGION,
    output wire [                                2:0] m_axi_gmem_B_ARSIZE,
    output wire [(C_M_AXI_GMEM_B_ARUSER_WIDTH - 1):0] m_axi_gmem_B_ARUSER,
    output wire                                       m_axi_gmem_B_ARVALID,
    output wire [  (C_M_AXI_GMEM_B_ADDR_WIDTH - 1):0] m_axi_gmem_B_AWADDR,
    output wire [                                1:0] m_axi_gmem_B_AWBURST,
    output wire [                                3:0] m_axi_gmem_B_AWCACHE,
    output wire [    (C_M_AXI_GMEM_B_ID_WIDTH - 1):0] m_axi_gmem_B_AWID,
    output wire [                                7:0] m_axi_gmem_B_AWLEN,
    output wire [                                1:0] m_axi_gmem_B_AWLOCK,
    output wire [                                2:0] m_axi_gmem_B_AWPROT,
    output wire [                                3:0] m_axi_gmem_B_AWQOS,
    input wire                                        m_axi_gmem_B_AWREADY,
    output wire [                                3:0] m_axi_gmem_B_AWREGION,
    output wire [                                2:0] m_axi_gmem_B_AWSIZE,
    output wire [(C_M_AXI_GMEM_B_AWUSER_WIDTH - 1):0] m_axi_gmem_B_AWUSER,
    output wire                                       m_axi_gmem_B_AWVALID,
    input wire  [    (C_M_AXI_GMEM_B_ID_WIDTH - 1):0] m_axi_gmem_B_BID,
    output wire                                       m_axi_gmem_B_BREADY,
    input wire  [                                1:0] m_axi_gmem_B_BRESP,
    input wire  [ (C_M_AXI_GMEM_B_BUSER_WIDTH - 1):0] m_axi_gmem_B_BUSER,
    input wire                                        m_axi_gmem_B_BVALID,
    input wire  [  (C_M_AXI_GMEM_B_DATA_WIDTH - 1):0] m_axi_gmem_B_RDATA,
    input wire  [    (C_M_AXI_GMEM_B_ID_WIDTH - 1):0] m_axi_gmem_B_RID,
    input wire                                        m_axi_gmem_B_RLAST,
    output wire                                       m_axi_gmem_B_RREADY,
    input wire  [                                1:0] m_axi_gmem_B_RRESP,
    input wire  [ (C_M_AXI_GMEM_B_RUSER_WIDTH - 1):0] m_axi_gmem_B_RUSER,
    input wire                                        m_axi_gmem_B_RVALID,
    output wire [  (C_M_AXI_GMEM_B_DATA_WIDTH - 1):0] m_axi_gmem_B_WDATA,
    output wire [    (C_M_AXI_GMEM_B_ID_WIDTH - 1):0] m_axi_gmem_B_WID,
    output wire                                       m_axi_gmem_B_WLAST,
    input wire                                        m_axi_gmem_B_WREADY,
    output wire [ (C_M_AXI_GMEM_B_WSTRB_WIDTH - 1):0] m_axi_gmem_B_WSTRB,
    output wire [ (C_M_AXI_GMEM_B_WUSER_WIDTH - 1):0] m_axi_gmem_B_WUSER,
    output wire                                       m_axi_gmem_B_WVALID,
    output wire [  (C_M_AXI_GMEM_C_ADDR_WIDTH - 1):0] m_axi_gmem_C_ARADDR,
    output wire [                                1:0] m_axi_gmem_C_ARBURST,
    output wire [                                3:0] m_axi_gmem_C_ARCACHE,
    output wire [    (C_M_AXI_GMEM_C_ID_WIDTH - 1):0] m_axi_gmem_C_ARID,
    output wire [                                7:0] m_axi_gmem_C_ARLEN,
    output wire [                                1:0] m_axi_gmem_C_ARLOCK,
    output wire [                                2:0] m_axi_gmem_C_ARPROT,
    output wire [                                3:0] m_axi_gmem_C_ARQOS,
    input wire                                        m_axi_gmem_C_ARREADY,
    output wire [                                3:0] m_axi_gmem_C_ARREGION,
    output wire [                                2:0] m_axi_gmem_C_ARSIZE,
    output wire [(C_M_AXI_GMEM_C_ARUSER_WIDTH - 1):0] m_axi_gmem_C_ARUSER,
    output wire                                       m_axi_gmem_C_ARVALID,
    output wire [  (C_M_AXI_GMEM_C_ADDR_WIDTH - 1):0] m_axi_gmem_C_AWADDR,
    output wire [                                1:0] m_axi_gmem_C_AWBURST,
    output wire [                                3:0] m_axi_gmem_C_AWCACHE,
    output wire [    (C_M_AXI_GMEM_C_ID_WIDTH - 1):0] m_axi_gmem_C_AWID,
    output wire [                                7:0] m_axi_gmem_C_AWLEN,
    output wire [                                1:0] m_axi_gmem_C_AWLOCK,
    output wire [                                2:0] m_axi_gmem_C_AWPROT,
    output wire [                                3:0] m_axi_gmem_C_AWQOS,
    input wire                                        m_axi_gmem_C_AWREADY,
    output wire [                                3:0] m_axi_gmem_C_AWREGION,
    output wire [                                2:0] m_axi_gmem_C_AWSIZE,
    output wire [(C_M_AXI_GMEM_C_AWUSER_WIDTH - 1):0] m_axi_gmem_C_AWUSER,
    output wire                                       m_axi_gmem_C_AWVALID,
    input wire  [    (C_M_AXI_GMEM_C_ID_WIDTH - 1):0] m_axi_gmem_C_BID,
    output wire                                       m_axi_gmem_C_BREADY,
    input wire  [                                1:0] m_axi_gmem_C_BRESP,
    input wire  [ (C_M_AXI_GMEM_C_BUSER_WIDTH - 1):0] m_axi_gmem_C_BUSER,
    input wire                                        m_axi_gmem_C_BVALID,
    input wire  [  (C_M_AXI_GMEM_C_DATA_WIDTH - 1):0] m_axi_gmem_C_RDATA,
    input wire  [    (C_M_AXI_GMEM_C_ID_WIDTH - 1):0] m_axi_gmem_C_RID,
    input wire                                        m_axi_gmem_C_RLAST,
    output wire                                       m_axi_gmem_C_RREADY,
    input wire  [                                1:0] m_axi_gmem_C_RRESP,
    input wire  [ (C_M_AXI_GMEM_C_RUSER_WIDTH - 1):0] m_axi_gmem_C_RUSER,
    input wire                                        m_axi_gmem_C_RVALID,
    output wire [  (C_M_AXI_GMEM_C_DATA_WIDTH - 1):0] m_axi_gmem_C_WDATA,
    output wire [    (C_M_AXI_GMEM_C_ID_WIDTH - 1):0] m_axi_gmem_C_WID,
    output wire                                       m_axi_gmem_C_WLAST,
    input wire                                        m_axi_gmem_C_WREADY,
    output wire [ (C_M_AXI_GMEM_C_WSTRB_WIDTH - 1):0] m_axi_gmem_C_WSTRB,
    output wire [ (C_M_AXI_GMEM_C_WUSER_WIDTH - 1):0] m_axi_gmem_C_WUSER,
    output wire                                       m_axi_gmem_C_WVALID,
    input wire  [ (C_S_AXI_CONTROL_ADDR_WIDTH - 1):0] s_axi_control_ARADDR,
    output wire                                       s_axi_control_ARREADY,
    input wire                                        s_axi_control_ARVALID,
    input wire  [ (C_S_AXI_CONTROL_ADDR_WIDTH - 1):0] s_axi_control_AWADDR,
    output wire                                       s_axi_control_AWREADY,
    input wire                                        s_axi_control_AWVALID,
    input wire                                        s_axi_control_BREADY,
    output wire [                                1:0] s_axi_control_BRESP,
    output wire                                       s_axi_control_BVALID,
    output wire [ (C_S_AXI_CONTROL_DATA_WIDTH - 1):0] s_axi_control_RDATA,
    input wire                                        s_axi_control_RREADY,
    output wire [                                1:0] s_axi_control_RRESP,
    output wire                                       s_axi_control_RVALID,
    input wire  [ (C_S_AXI_CONTROL_DATA_WIDTH - 1):0] s_axi_control_WDATA,
    output wire                                       s_axi_control_WREADY,
    input wire  [(C_S_AXI_CONTROL_WSTRB_WIDTH - 1):0] s_axi_control_WSTRB,
    input wire                                        s_axi_control_WVALID
);

wire                                          A_IO_L2_in_10_U0_ap_clk;
wire                                          A_IO_L2_in_10_U0_ap_continue_1;
wire                                          A_IO_L2_in_10_U0_ap_done_1;
wire                                          A_IO_L2_in_10_U0_ap_idle_1;
wire                                          A_IO_L2_in_10_U0_ap_ready_1;
wire                                          A_IO_L2_in_10_U0_ap_rst;
wire                                          A_IO_L2_in_10_U0_ap_start_1;
wire [                                 255:0] A_IO_L2_in_10_U0_fifo_A_A_IO_L2_in_1013_dout;
wire                                          A_IO_L2_in_10_U0_fifo_A_A_IO_L2_in_1013_empty_n;
wire [                                   1:0] A_IO_L2_in_10_U0_fifo_A_A_IO_L2_in_1013_fifo_cap;
wire [                                   1:0] A_IO_L2_in_10_U0_fifo_A_A_IO_L2_in_1013_num_data_valid;
wire                                          A_IO_L2_in_10_U0_fifo_A_A_IO_L2_in_1013_read_1;
wire [                                 255:0] A_IO_L2_in_10_U0_fifo_A_A_IO_L2_in_1114_din_1;
wire [                                   1:0] A_IO_L2_in_10_U0_fifo_A_A_IO_L2_in_1114_fifo_cap;
wire                                          A_IO_L2_in_10_U0_fifo_A_A_IO_L2_in_1114_full_n;
wire [                                   1:0] A_IO_L2_in_10_U0_fifo_A_A_IO_L2_in_1114_num_data_valid;
wire                                          A_IO_L2_in_10_U0_fifo_A_A_IO_L2_in_1114_write_1;
wire [                                 255:0] A_IO_L2_in_10_U0_fifo_A_PE_10_048_din_1;
wire [                                   1:0] A_IO_L2_in_10_U0_fifo_A_PE_10_048_fifo_cap;
wire                                          A_IO_L2_in_10_U0_fifo_A_PE_10_048_full_n;
wire [                                   1:0] A_IO_L2_in_10_U0_fifo_A_PE_10_048_num_data_valid;
wire                                          A_IO_L2_in_10_U0_fifo_A_PE_10_048_write_1;
wire                                          A_IO_L2_in_11_U0_ap_clk;
wire                                          A_IO_L2_in_11_U0_ap_continue_1;
wire                                          A_IO_L2_in_11_U0_ap_done_1;
wire                                          A_IO_L2_in_11_U0_ap_idle_1;
wire                                          A_IO_L2_in_11_U0_ap_ready_1;
wire                                          A_IO_L2_in_11_U0_ap_rst;
wire                                          A_IO_L2_in_11_U0_ap_start_1;
wire [                                 255:0] A_IO_L2_in_11_U0_fifo_A_A_IO_L2_in_1114_dout;
wire                                          A_IO_L2_in_11_U0_fifo_A_A_IO_L2_in_1114_empty_n;
wire [                                   1:0] A_IO_L2_in_11_U0_fifo_A_A_IO_L2_in_1114_fifo_cap;
wire [                                   1:0] A_IO_L2_in_11_U0_fifo_A_A_IO_L2_in_1114_num_data_valid;
wire                                          A_IO_L2_in_11_U0_fifo_A_A_IO_L2_in_1114_read_1;
wire [                                 255:0] A_IO_L2_in_11_U0_fifo_A_A_IO_L2_in_1215_din_1;
wire [                                   1:0] A_IO_L2_in_11_U0_fifo_A_A_IO_L2_in_1215_fifo_cap;
wire                                          A_IO_L2_in_11_U0_fifo_A_A_IO_L2_in_1215_full_n;
wire [                                   1:0] A_IO_L2_in_11_U0_fifo_A_A_IO_L2_in_1215_num_data_valid;
wire                                          A_IO_L2_in_11_U0_fifo_A_A_IO_L2_in_1215_write_1;
wire [                                 255:0] A_IO_L2_in_11_U0_fifo_A_PE_11_051_din_1;
wire [                                   1:0] A_IO_L2_in_11_U0_fifo_A_PE_11_051_fifo_cap;
wire                                          A_IO_L2_in_11_U0_fifo_A_PE_11_051_full_n;
wire [                                   1:0] A_IO_L2_in_11_U0_fifo_A_PE_11_051_num_data_valid;
wire                                          A_IO_L2_in_11_U0_fifo_A_PE_11_051_write_1;
wire                                          A_IO_L2_in_1_U0_ap_clk;
wire                                          A_IO_L2_in_1_U0_ap_continue_1;
wire                                          A_IO_L2_in_1_U0_ap_done_1;
wire                                          A_IO_L2_in_1_U0_ap_idle_1;
wire                                          A_IO_L2_in_1_U0_ap_ready_1;
wire                                          A_IO_L2_in_1_U0_ap_rst;
wire                                          A_IO_L2_in_1_U0_ap_start_1;
wire [                                 255:0] A_IO_L2_in_1_U0_fifo_A_A_IO_L2_in_14_dout;
wire                                          A_IO_L2_in_1_U0_fifo_A_A_IO_L2_in_14_empty_n;
wire [                                   1:0] A_IO_L2_in_1_U0_fifo_A_A_IO_L2_in_14_fifo_cap;
wire [                                   1:0] A_IO_L2_in_1_U0_fifo_A_A_IO_L2_in_14_num_data_valid;
wire                                          A_IO_L2_in_1_U0_fifo_A_A_IO_L2_in_14_read_1;
wire [                                 255:0] A_IO_L2_in_1_U0_fifo_A_A_IO_L2_in_25_din_1;
wire [                                   1:0] A_IO_L2_in_1_U0_fifo_A_A_IO_L2_in_25_fifo_cap;
wire                                          A_IO_L2_in_1_U0_fifo_A_A_IO_L2_in_25_full_n;
wire [                                   1:0] A_IO_L2_in_1_U0_fifo_A_A_IO_L2_in_25_num_data_valid;
wire                                          A_IO_L2_in_1_U0_fifo_A_A_IO_L2_in_25_write_1;
wire [                                 255:0] A_IO_L2_in_1_U0_fifo_A_PE_1_021_din_1;
wire [                                   1:0] A_IO_L2_in_1_U0_fifo_A_PE_1_021_fifo_cap;
wire                                          A_IO_L2_in_1_U0_fifo_A_PE_1_021_full_n;
wire [                                   1:0] A_IO_L2_in_1_U0_fifo_A_PE_1_021_num_data_valid;
wire                                          A_IO_L2_in_1_U0_fifo_A_PE_1_021_write_1;
wire                                          A_IO_L2_in_2_U0_ap_clk;
wire                                          A_IO_L2_in_2_U0_ap_continue_1;
wire                                          A_IO_L2_in_2_U0_ap_done_1;
wire                                          A_IO_L2_in_2_U0_ap_idle_1;
wire                                          A_IO_L2_in_2_U0_ap_ready_1;
wire                                          A_IO_L2_in_2_U0_ap_rst;
wire                                          A_IO_L2_in_2_U0_ap_start_1;
wire [                                 255:0] A_IO_L2_in_2_U0_fifo_A_A_IO_L2_in_25_dout;
wire                                          A_IO_L2_in_2_U0_fifo_A_A_IO_L2_in_25_empty_n;
wire [                                   1:0] A_IO_L2_in_2_U0_fifo_A_A_IO_L2_in_25_fifo_cap;
wire [                                   1:0] A_IO_L2_in_2_U0_fifo_A_A_IO_L2_in_25_num_data_valid;
wire                                          A_IO_L2_in_2_U0_fifo_A_A_IO_L2_in_25_read_1;
wire [                                 255:0] A_IO_L2_in_2_U0_fifo_A_A_IO_L2_in_36_din_1;
wire [                                   1:0] A_IO_L2_in_2_U0_fifo_A_A_IO_L2_in_36_fifo_cap;
wire                                          A_IO_L2_in_2_U0_fifo_A_A_IO_L2_in_36_full_n;
wire [                                   1:0] A_IO_L2_in_2_U0_fifo_A_A_IO_L2_in_36_num_data_valid;
wire                                          A_IO_L2_in_2_U0_fifo_A_A_IO_L2_in_36_write_1;
wire [                                 255:0] A_IO_L2_in_2_U0_fifo_A_PE_2_024_din_1;
wire [                                   1:0] A_IO_L2_in_2_U0_fifo_A_PE_2_024_fifo_cap;
wire                                          A_IO_L2_in_2_U0_fifo_A_PE_2_024_full_n;
wire [                                   1:0] A_IO_L2_in_2_U0_fifo_A_PE_2_024_num_data_valid;
wire                                          A_IO_L2_in_2_U0_fifo_A_PE_2_024_write_1;
wire                                          A_IO_L2_in_3_U0_ap_clk;
wire                                          A_IO_L2_in_3_U0_ap_continue_1;
wire                                          A_IO_L2_in_3_U0_ap_done_1;
wire                                          A_IO_L2_in_3_U0_ap_idle_1;
wire                                          A_IO_L2_in_3_U0_ap_ready_1;
wire                                          A_IO_L2_in_3_U0_ap_rst;
wire                                          A_IO_L2_in_3_U0_ap_start_1;
wire [                                 255:0] A_IO_L2_in_3_U0_fifo_A_A_IO_L2_in_36_dout;
wire                                          A_IO_L2_in_3_U0_fifo_A_A_IO_L2_in_36_empty_n;
wire [                                   1:0] A_IO_L2_in_3_U0_fifo_A_A_IO_L2_in_36_fifo_cap;
wire [                                   1:0] A_IO_L2_in_3_U0_fifo_A_A_IO_L2_in_36_num_data_valid;
wire                                          A_IO_L2_in_3_U0_fifo_A_A_IO_L2_in_36_read_1;
wire [                                 255:0] A_IO_L2_in_3_U0_fifo_A_A_IO_L2_in_47_din_1;
wire [                                   1:0] A_IO_L2_in_3_U0_fifo_A_A_IO_L2_in_47_fifo_cap;
wire                                          A_IO_L2_in_3_U0_fifo_A_A_IO_L2_in_47_full_n;
wire [                                   1:0] A_IO_L2_in_3_U0_fifo_A_A_IO_L2_in_47_num_data_valid;
wire                                          A_IO_L2_in_3_U0_fifo_A_A_IO_L2_in_47_write_1;
wire [                                 255:0] A_IO_L2_in_3_U0_fifo_A_PE_3_027_din_1;
wire [                                   1:0] A_IO_L2_in_3_U0_fifo_A_PE_3_027_fifo_cap;
wire                                          A_IO_L2_in_3_U0_fifo_A_PE_3_027_full_n;
wire [                                   1:0] A_IO_L2_in_3_U0_fifo_A_PE_3_027_num_data_valid;
wire                                          A_IO_L2_in_3_U0_fifo_A_PE_3_027_write_1;
wire                                          A_IO_L2_in_4_U0_ap_clk;
wire                                          A_IO_L2_in_4_U0_ap_continue_1;
wire                                          A_IO_L2_in_4_U0_ap_done_1;
wire                                          A_IO_L2_in_4_U0_ap_idle_1;
wire                                          A_IO_L2_in_4_U0_ap_ready_1;
wire                                          A_IO_L2_in_4_U0_ap_rst;
wire                                          A_IO_L2_in_4_U0_ap_start_1;
wire [                                 255:0] A_IO_L2_in_4_U0_fifo_A_A_IO_L2_in_47_dout;
wire                                          A_IO_L2_in_4_U0_fifo_A_A_IO_L2_in_47_empty_n;
wire [                                   1:0] A_IO_L2_in_4_U0_fifo_A_A_IO_L2_in_47_fifo_cap;
wire [                                   1:0] A_IO_L2_in_4_U0_fifo_A_A_IO_L2_in_47_num_data_valid;
wire                                          A_IO_L2_in_4_U0_fifo_A_A_IO_L2_in_47_read_1;
wire [                                 255:0] A_IO_L2_in_4_U0_fifo_A_A_IO_L2_in_58_din_1;
wire [                                   1:0] A_IO_L2_in_4_U0_fifo_A_A_IO_L2_in_58_fifo_cap;
wire                                          A_IO_L2_in_4_U0_fifo_A_A_IO_L2_in_58_full_n;
wire [                                   1:0] A_IO_L2_in_4_U0_fifo_A_A_IO_L2_in_58_num_data_valid;
wire                                          A_IO_L2_in_4_U0_fifo_A_A_IO_L2_in_58_write_1;
wire [                                 255:0] A_IO_L2_in_4_U0_fifo_A_PE_4_030_din_1;
wire [                                   1:0] A_IO_L2_in_4_U0_fifo_A_PE_4_030_fifo_cap;
wire                                          A_IO_L2_in_4_U0_fifo_A_PE_4_030_full_n;
wire [                                   1:0] A_IO_L2_in_4_U0_fifo_A_PE_4_030_num_data_valid;
wire                                          A_IO_L2_in_4_U0_fifo_A_PE_4_030_write_1;
wire                                          A_IO_L2_in_5_U0_ap_clk;
wire                                          A_IO_L2_in_5_U0_ap_continue_1;
wire                                          A_IO_L2_in_5_U0_ap_done_1;
wire                                          A_IO_L2_in_5_U0_ap_idle_1;
wire                                          A_IO_L2_in_5_U0_ap_ready_1;
wire                                          A_IO_L2_in_5_U0_ap_rst;
wire                                          A_IO_L2_in_5_U0_ap_start_1;
wire [                                 255:0] A_IO_L2_in_5_U0_fifo_A_A_IO_L2_in_58_dout;
wire                                          A_IO_L2_in_5_U0_fifo_A_A_IO_L2_in_58_empty_n;
wire [                                   1:0] A_IO_L2_in_5_U0_fifo_A_A_IO_L2_in_58_fifo_cap;
wire [                                   1:0] A_IO_L2_in_5_U0_fifo_A_A_IO_L2_in_58_num_data_valid;
wire                                          A_IO_L2_in_5_U0_fifo_A_A_IO_L2_in_58_read_1;
wire [                                 255:0] A_IO_L2_in_5_U0_fifo_A_A_IO_L2_in_69_din_1;
wire [                                   1:0] A_IO_L2_in_5_U0_fifo_A_A_IO_L2_in_69_fifo_cap;
wire                                          A_IO_L2_in_5_U0_fifo_A_A_IO_L2_in_69_full_n;
wire [                                   1:0] A_IO_L2_in_5_U0_fifo_A_A_IO_L2_in_69_num_data_valid;
wire                                          A_IO_L2_in_5_U0_fifo_A_A_IO_L2_in_69_write_1;
wire [                                 255:0] A_IO_L2_in_5_U0_fifo_A_PE_5_033_din_1;
wire [                                   1:0] A_IO_L2_in_5_U0_fifo_A_PE_5_033_fifo_cap;
wire                                          A_IO_L2_in_5_U0_fifo_A_PE_5_033_full_n;
wire [                                   1:0] A_IO_L2_in_5_U0_fifo_A_PE_5_033_num_data_valid;
wire                                          A_IO_L2_in_5_U0_fifo_A_PE_5_033_write_1;
wire                                          A_IO_L2_in_6_U0_ap_clk;
wire                                          A_IO_L2_in_6_U0_ap_continue_1;
wire                                          A_IO_L2_in_6_U0_ap_done_1;
wire                                          A_IO_L2_in_6_U0_ap_idle_1;
wire                                          A_IO_L2_in_6_U0_ap_ready_1;
wire                                          A_IO_L2_in_6_U0_ap_rst;
wire                                          A_IO_L2_in_6_U0_ap_start_1;
wire [                                 255:0] A_IO_L2_in_6_U0_fifo_A_A_IO_L2_in_69_dout;
wire                                          A_IO_L2_in_6_U0_fifo_A_A_IO_L2_in_69_empty_n;
wire [                                   1:0] A_IO_L2_in_6_U0_fifo_A_A_IO_L2_in_69_fifo_cap;
wire [                                   1:0] A_IO_L2_in_6_U0_fifo_A_A_IO_L2_in_69_num_data_valid;
wire                                          A_IO_L2_in_6_U0_fifo_A_A_IO_L2_in_69_read_1;
wire [                                 255:0] A_IO_L2_in_6_U0_fifo_A_A_IO_L2_in_710_din_1;
wire [                                   1:0] A_IO_L2_in_6_U0_fifo_A_A_IO_L2_in_710_fifo_cap;
wire                                          A_IO_L2_in_6_U0_fifo_A_A_IO_L2_in_710_full_n;
wire [                                   1:0] A_IO_L2_in_6_U0_fifo_A_A_IO_L2_in_710_num_data_valid;
wire                                          A_IO_L2_in_6_U0_fifo_A_A_IO_L2_in_710_write_1;
wire [                                 255:0] A_IO_L2_in_6_U0_fifo_A_PE_6_036_din_1;
wire [                                   1:0] A_IO_L2_in_6_U0_fifo_A_PE_6_036_fifo_cap;
wire                                          A_IO_L2_in_6_U0_fifo_A_PE_6_036_full_n;
wire [                                   1:0] A_IO_L2_in_6_U0_fifo_A_PE_6_036_num_data_valid;
wire                                          A_IO_L2_in_6_U0_fifo_A_PE_6_036_write_1;
wire                                          A_IO_L2_in_7_U0_ap_clk;
wire                                          A_IO_L2_in_7_U0_ap_continue_1;
wire                                          A_IO_L2_in_7_U0_ap_done_1;
wire                                          A_IO_L2_in_7_U0_ap_idle_1;
wire                                          A_IO_L2_in_7_U0_ap_ready_1;
wire                                          A_IO_L2_in_7_U0_ap_rst;
wire                                          A_IO_L2_in_7_U0_ap_start_1;
wire [                                 255:0] A_IO_L2_in_7_U0_fifo_A_A_IO_L2_in_710_dout;
wire                                          A_IO_L2_in_7_U0_fifo_A_A_IO_L2_in_710_empty_n;
wire [                                   1:0] A_IO_L2_in_7_U0_fifo_A_A_IO_L2_in_710_fifo_cap;
wire [                                   1:0] A_IO_L2_in_7_U0_fifo_A_A_IO_L2_in_710_num_data_valid;
wire                                          A_IO_L2_in_7_U0_fifo_A_A_IO_L2_in_710_read_1;
wire [                                 255:0] A_IO_L2_in_7_U0_fifo_A_A_IO_L2_in_811_din_1;
wire [                                   1:0] A_IO_L2_in_7_U0_fifo_A_A_IO_L2_in_811_fifo_cap;
wire                                          A_IO_L2_in_7_U0_fifo_A_A_IO_L2_in_811_full_n;
wire [                                   1:0] A_IO_L2_in_7_U0_fifo_A_A_IO_L2_in_811_num_data_valid;
wire                                          A_IO_L2_in_7_U0_fifo_A_A_IO_L2_in_811_write_1;
wire [                                 255:0] A_IO_L2_in_7_U0_fifo_A_PE_7_039_din_1;
wire [                                   1:0] A_IO_L2_in_7_U0_fifo_A_PE_7_039_fifo_cap;
wire                                          A_IO_L2_in_7_U0_fifo_A_PE_7_039_full_n;
wire [                                   1:0] A_IO_L2_in_7_U0_fifo_A_PE_7_039_num_data_valid;
wire                                          A_IO_L2_in_7_U0_fifo_A_PE_7_039_write_1;
wire                                          A_IO_L2_in_8_U0_ap_clk;
wire                                          A_IO_L2_in_8_U0_ap_continue_1;
wire                                          A_IO_L2_in_8_U0_ap_done_1;
wire                                          A_IO_L2_in_8_U0_ap_idle_1;
wire                                          A_IO_L2_in_8_U0_ap_ready_1;
wire                                          A_IO_L2_in_8_U0_ap_rst;
wire                                          A_IO_L2_in_8_U0_ap_start_1;
wire [                                 255:0] A_IO_L2_in_8_U0_fifo_A_A_IO_L2_in_811_dout;
wire                                          A_IO_L2_in_8_U0_fifo_A_A_IO_L2_in_811_empty_n;
wire [                                   1:0] A_IO_L2_in_8_U0_fifo_A_A_IO_L2_in_811_fifo_cap;
wire [                                   1:0] A_IO_L2_in_8_U0_fifo_A_A_IO_L2_in_811_num_data_valid;
wire                                          A_IO_L2_in_8_U0_fifo_A_A_IO_L2_in_811_read_1;
wire [                                 255:0] A_IO_L2_in_8_U0_fifo_A_A_IO_L2_in_912_din_1;
wire [                                   1:0] A_IO_L2_in_8_U0_fifo_A_A_IO_L2_in_912_fifo_cap;
wire                                          A_IO_L2_in_8_U0_fifo_A_A_IO_L2_in_912_full_n;
wire [                                   1:0] A_IO_L2_in_8_U0_fifo_A_A_IO_L2_in_912_num_data_valid;
wire                                          A_IO_L2_in_8_U0_fifo_A_A_IO_L2_in_912_write_1;
wire [                                 255:0] A_IO_L2_in_8_U0_fifo_A_PE_8_042_din_1;
wire [                                   1:0] A_IO_L2_in_8_U0_fifo_A_PE_8_042_fifo_cap;
wire                                          A_IO_L2_in_8_U0_fifo_A_PE_8_042_full_n;
wire [                                   1:0] A_IO_L2_in_8_U0_fifo_A_PE_8_042_num_data_valid;
wire                                          A_IO_L2_in_8_U0_fifo_A_PE_8_042_write_1;
wire                                          A_IO_L2_in_9_U0_ap_clk;
wire                                          A_IO_L2_in_9_U0_ap_continue_1;
wire                                          A_IO_L2_in_9_U0_ap_done_1;
wire                                          A_IO_L2_in_9_U0_ap_idle_1;
wire                                          A_IO_L2_in_9_U0_ap_ready_1;
wire                                          A_IO_L2_in_9_U0_ap_rst;
wire                                          A_IO_L2_in_9_U0_ap_start_1;
wire [                                 255:0] A_IO_L2_in_9_U0_fifo_A_A_IO_L2_in_1013_din_1;
wire [                                   1:0] A_IO_L2_in_9_U0_fifo_A_A_IO_L2_in_1013_fifo_cap;
wire                                          A_IO_L2_in_9_U0_fifo_A_A_IO_L2_in_1013_full_n;
wire [                                   1:0] A_IO_L2_in_9_U0_fifo_A_A_IO_L2_in_1013_num_data_valid;
wire                                          A_IO_L2_in_9_U0_fifo_A_A_IO_L2_in_1013_write_1;
wire [                                 255:0] A_IO_L2_in_9_U0_fifo_A_A_IO_L2_in_912_dout;
wire                                          A_IO_L2_in_9_U0_fifo_A_A_IO_L2_in_912_empty_n;
wire [                                   1:0] A_IO_L2_in_9_U0_fifo_A_A_IO_L2_in_912_fifo_cap;
wire [                                   1:0] A_IO_L2_in_9_U0_fifo_A_A_IO_L2_in_912_num_data_valid;
wire                                          A_IO_L2_in_9_U0_fifo_A_A_IO_L2_in_912_read_1;
wire [                                 255:0] A_IO_L2_in_9_U0_fifo_A_PE_9_045_din_1;
wire [                                   1:0] A_IO_L2_in_9_U0_fifo_A_PE_9_045_fifo_cap;
wire                                          A_IO_L2_in_9_U0_fifo_A_PE_9_045_full_n;
wire [                                   1:0] A_IO_L2_in_9_U0_fifo_A_PE_9_045_num_data_valid;
wire                                          A_IO_L2_in_9_U0_fifo_A_PE_9_045_write_1;
wire                                          A_IO_L2_in_U0_ap_clk;
wire                                          A_IO_L2_in_U0_ap_continue_1;
wire                                          A_IO_L2_in_U0_ap_done_1;
wire                                          A_IO_L2_in_U0_ap_idle_1;
wire                                          A_IO_L2_in_U0_ap_ready_1;
wire                                          A_IO_L2_in_U0_ap_rst;
wire                                          A_IO_L2_in_U0_ap_start_1;
wire [                                 255:0] A_IO_L2_in_U0_fifo_A_A_IO_L2_in_01_dout;
wire                                          A_IO_L2_in_U0_fifo_A_A_IO_L2_in_01_empty_n;
wire [                                   1:0] A_IO_L2_in_U0_fifo_A_A_IO_L2_in_01_fifo_cap;
wire [                                   1:0] A_IO_L2_in_U0_fifo_A_A_IO_L2_in_01_num_data_valid;
wire                                          A_IO_L2_in_U0_fifo_A_A_IO_L2_in_01_read_1;
wire [                                 255:0] A_IO_L2_in_U0_fifo_A_A_IO_L2_in_14_din_1;
wire [                                   1:0] A_IO_L2_in_U0_fifo_A_A_IO_L2_in_14_fifo_cap;
wire                                          A_IO_L2_in_U0_fifo_A_A_IO_L2_in_14_full_n;
wire [                                   1:0] A_IO_L2_in_U0_fifo_A_A_IO_L2_in_14_num_data_valid;
wire                                          A_IO_L2_in_U0_fifo_A_A_IO_L2_in_14_write_1;
wire [                                 255:0] A_IO_L2_in_U0_fifo_A_PE_0_018_din_1;
wire [                                   1:0] A_IO_L2_in_U0_fifo_A_PE_0_018_fifo_cap;
wire                                          A_IO_L2_in_U0_fifo_A_PE_0_018_full_n;
wire [                                   1:0] A_IO_L2_in_U0_fifo_A_PE_0_018_num_data_valid;
wire                                          A_IO_L2_in_U0_fifo_A_PE_0_018_write_1;
wire                                          A_IO_L2_in_boundary_U0_ap_clk;
wire                                          A_IO_L2_in_boundary_U0_ap_continue_1;
wire                                          A_IO_L2_in_boundary_U0_ap_done_1;
wire                                          A_IO_L2_in_boundary_U0_ap_idle_1;
wire                                          A_IO_L2_in_boundary_U0_ap_ready_1;
wire                                          A_IO_L2_in_boundary_U0_ap_rst;
wire                                          A_IO_L2_in_boundary_U0_ap_start_1;
wire [                                 255:0] A_IO_L2_in_boundary_U0_fifo_A_A_IO_L2_in_1215_dout;
wire                                          A_IO_L2_in_boundary_U0_fifo_A_A_IO_L2_in_1215_empty_n;
wire [                                   1:0] A_IO_L2_in_boundary_U0_fifo_A_A_IO_L2_in_1215_fifo_cap;
wire [                                   1:0] A_IO_L2_in_boundary_U0_fifo_A_A_IO_L2_in_1215_num_data_valid;
wire                                          A_IO_L2_in_boundary_U0_fifo_A_A_L2_in_1215_read_1;
wire [                                 255:0] A_IO_L2_in_boundary_U0_fifo_A_PE_12_054_din_1;
wire [                                   1:0] A_IO_L2_in_boundary_U0_fifo_A_PE_12_054_fifo_cap;
wire                                          A_IO_L2_in_boundary_U0_fifo_A_PE_12_054_full_n;
wire [                                   1:0] A_IO_L2_in_boundary_U0_fifo_A_PE_12_054_num_data_valid;
wire                                          A_IO_L2_in_boundary_U0_fifo_A_PE_12_054_write_1;
wire [                                  63:0] A_IO_L3_in_U0_A;
wire                                          A_IO_L3_in_U0_ap_clk;
wire                                          A_IO_L3_in_U0_ap_continue_1;
wire                                          A_IO_L3_in_U0_ap_done_1;
wire                                          A_IO_L3_in_U0_ap_idle_1;
wire                                          A_IO_L3_in_U0_ap_ready_1;
wire                                          A_IO_L3_in_U0_ap_rst;
wire                                          A_IO_L3_in_U0_ap_start_1;
wire [                                 255:0] A_IO_L3_in_U0_fifo_A_A_IO_L2_in_01_din_1;
wire [                                   1:0] A_IO_L3_in_U0_fifo_A_A_IO_L2_in_01_fifo_cap;
wire                                          A_IO_L3_in_U0_fifo_A_A_IO_L2_in_01_full_n;
wire [                                   1:0] A_IO_L3_in_U0_fifo_A_A_IO_L2_in_01_num_data_valid;
wire                                          A_IO_L3_in_U0_fifo_A_A_IO_L2_in_01_write_1;
wire [                                  63:0] A_IO_L3_in_U0_m_axi_gmem_A_ARADDR_1;
wire [                                   1:0] A_IO_L3_in_U0_m_axi_gmem_A_ARBURST_1;
wire [                                   3:0] A_IO_L3_in_U0_m_axi_gmem_A_ARCACHE_1;
wire [                                   0:0] A_IO_L3_in_U0_m_axi_gmem_A_ARID_1;
wire [                                  31:0] A_IO_L3_in_U0_m_axi_gmem_A_ARLEN_1;
wire [                                   1:0] A_IO_L3_in_U0_m_axi_gmem_A_ARLOCK_1;
wire [                                   2:0] A_IO_L3_in_U0_m_axi_gmem_A_ARPROT_1;
wire [                                   3:0] A_IO_L3_in_U0_m_axi_gmem_A_ARQOS_1;
wire                                          A_IO_L3_in_U0_m_axi_gmem_A_ARREADY;
wire [                                   3:0] A_IO_L3_in_U0_m_axi_gmem_A_ARREGION_1;
wire [                                   2:0] A_IO_L3_in_U0_m_axi_gmem_A_ARSIZE_1;
wire [                                   0:0] A_IO_L3_in_U0_m_axi_gmem_A_ARUSER_1;
wire                                          A_IO_L3_in_U0_m_axi_gmem_A_ARVALID_1;
wire [                                  63:0] A_IO_L3_in_U0_m_axi_gmem_A_AWADDR_1;
wire [                                   1:0] A_IO_L3_in_U0_m_axi_gmem_A_AWBURST_1;
wire [                                   3:0] A_IO_L3_in_U0_m_axi_gmem_A_AWCACHE_1;
wire [                                   0:0] A_IO_L3_in_U0_m_axi_gmem_A_AWID_1;
wire [                                  31:0] A_IO_L3_in_U0_m_axi_gmem_A_AWLEN_1;
wire [                                   1:0] A_IO_L3_in_U0_m_axi_gmem_A_AWLOCK_1;
wire [                                   2:0] A_IO_L3_in_U0_m_axi_gmem_A_AWPROT_1;
wire [                                   3:0] A_IO_L3_in_U0_m_axi_gmem_A_AWQOS_1;
wire                                          A_IO_L3_in_U0_m_axi_gmem_A_AWREADY;
wire [                                   3:0] A_IO_L3_in_U0_m_axi_gmem_A_AWREGION_1;
wire [                                   2:0] A_IO_L3_in_U0_m_axi_gmem_A_AWSIZE_1;
wire [                                   0:0] A_IO_L3_in_U0_m_axi_gmem_A_AWUSER_1;
wire                                          A_IO_L3_in_U0_m_axi_gmem_A_AWVALID_1;
wire [                                   0:0] A_IO_L3_in_U0_m_axi_gmem_A_BID;
wire                                          A_IO_L3_in_U0_m_axi_gmem_A_BREADY_1;
wire [                                   1:0] A_IO_L3_in_U0_m_axi_gmem_A_BRESP;
wire [                                   0:0] A_IO_L3_in_U0_m_axi_gmem_A_BUSER;
wire                                          A_IO_L3_in_U0_m_axi_gmem_A_BVALID;
wire [                                 511:0] A_IO_L3_in_U0_m_axi_gmem_A_RDATA;
wire [                                   8:0] A_IO_L3_in_U0_m_axi_gmem_A_RFIFONUM;
wire [                                   0:0] A_IO_L3_in_U0_m_axi_gmem_A_RID;
wire                                          A_IO_L3_in_U0_m_axi_gmem_A_RLAST;
wire                                          A_IO_L3_in_U0_m_axi_gmem_A_RREADY_1;
wire [                                   1:0] A_IO_L3_in_U0_m_axi_gmem_A_RRESP;
wire [                                   0:0] A_IO_L3_in_U0_m_axi_gmem_A_RUSER;
wire                                          A_IO_L3_in_U0_m_axi_gmem_A_RVALID;
wire [                                 511:0] A_IO_L3_in_U0_m_axi_gmem_A_WDATA_1;
wire [                                   0:0] A_IO_L3_in_U0_m_axi_gmem_A_WID_1;
wire                                          A_IO_L3_in_U0_m_axi_gmem_A_WLAST_1;
wire                                          A_IO_L3_in_U0_m_axi_gmem_A_WREADY;
wire [                                  63:0] A_IO_L3_in_U0_m_axi_gmem_A_WSTRB_1;
wire [                                   0:0] A_IO_L3_in_U0_m_axi_gmem_A_WUSER_1;
wire                                          A_IO_L3_in_U0_m_axi_gmem_A_WVALID_1;
wire                                          A_PE_dummy_12_U0_ap_clk;
wire                                          A_PE_dummy_12_U0_ap_continue_1;
wire                                          A_PE_dummy_12_U0_ap_done_1;
wire                                          A_PE_dummy_12_U0_ap_idle_1;
wire                                          A_PE_dummy_12_U0_ap_ready_1;
wire                                          A_PE_dummy_12_U0_ap_rst;
wire                                          A_PE_dummy_12_U0_ap_start_1;
wire [                                 255:0] A_PE_dummy_12_U0_fifo_A_PE_1_223_dout;
wire                                          A_PE_dummy_12_U0_fifo_A_PE_1_223_empty_n;
wire [                                   1:0] A_PE_dummy_12_U0_fifo_A_PE_1_223_fifo_cap;
wire [                                   1:0] A_PE_dummy_12_U0_fifo_A_PE_1_223_num_data_valid;
wire                                          A_PE_dummy_12_U0_fifo_A_PE_1_223_read_1;
wire                                          A_PE_dummy_13_U0_ap_clk;
wire                                          A_PE_dummy_13_U0_ap_continue_1;
wire                                          A_PE_dummy_13_U0_ap_done_1;
wire                                          A_PE_dummy_13_U0_ap_idle_1;
wire                                          A_PE_dummy_13_U0_ap_ready_1;
wire                                          A_PE_dummy_13_U0_ap_rst;
wire                                          A_PE_dummy_13_U0_ap_start_1;
wire [                                 255:0] A_PE_dummy_13_U0_fifo_A_PE_2_226_dout;
wire                                          A_PE_dummy_13_U0_fifo_A_PE_2_226_empty_n;
wire [                                   1:0] A_PE_dummy_13_U0_fifo_A_PE_2_226_fifo_cap;
wire [                                   1:0] A_PE_dummy_13_U0_fifo_A_PE_2_226_num_data_valid;
wire                                          A_PE_dummy_13_U0_fifo_A_PE_2_226_read_1;
wire                                          A_PE_dummy_14_U0_ap_clk;
wire                                          A_PE_dummy_14_U0_ap_continue_1;
wire                                          A_PE_dummy_14_U0_ap_done_1;
wire                                          A_PE_dummy_14_U0_ap_idle_1;
wire                                          A_PE_dummy_14_U0_ap_ready_1;
wire                                          A_PE_dummy_14_U0_ap_rst;
wire                                          A_PE_dummy_14_U0_ap_start_1;
wire [                                 255:0] A_PE_dummy_14_U0_fifo_A_PE_3_229_dout;
wire                                          A_PE_dummy_14_U0_fifo_A_PE_3_229_empty_n;
wire [                                   1:0] A_PE_dummy_14_U0_fifo_A_PE_3_229_fifo_cap;
wire [                                   1:0] A_PE_dummy_14_U0_fifo_A_PE_3_229_num_data_valid;
wire                                          A_PE_dummy_14_U0_fifo_A_PE_3_229_read_1;
wire                                          A_PE_dummy_15_U0_ap_clk;
wire                                          A_PE_dummy_15_U0_ap_continue_1;
wire                                          A_PE_dummy_15_U0_ap_done_1;
wire                                          A_PE_dummy_15_U0_ap_idle_1;
wire                                          A_PE_dummy_15_U0_ap_ready_1;
wire                                          A_PE_dummy_15_U0_ap_rst;
wire                                          A_PE_dummy_15_U0_ap_start_1;
wire [                                 255:0] A_PE_dummy_15_U0_fifo_A_PE_4_232_dout;
wire                                          A_PE_dummy_15_U0_fifo_A_PE_4_232_empty_n;
wire [                                   1:0] A_PE_dummy_15_U0_fifo_A_PE_4_232_fifo_cap;
wire [                                   1:0] A_PE_dummy_15_U0_fifo_A_PE_4_232_num_data_valid;
wire                                          A_PE_dummy_15_U0_fifo_A_PE_4_232_read_1;
wire                                          A_PE_dummy_16_U0_ap_clk;
wire                                          A_PE_dummy_16_U0_ap_continue_1;
wire                                          A_PE_dummy_16_U0_ap_done_1;
wire                                          A_PE_dummy_16_U0_ap_idle_1;
wire                                          A_PE_dummy_16_U0_ap_ready_1;
wire                                          A_PE_dummy_16_U0_ap_rst;
wire                                          A_PE_dummy_16_U0_ap_start_1;
wire [                                 255:0] A_PE_dummy_16_U0_fifo_A_PE_5_235_dout;
wire                                          A_PE_dummy_16_U0_fifo_A_PE_5_235_empty_n;
wire [                                   1:0] A_PE_dummy_16_U0_fifo_A_PE_5_235_fifo_cap;
wire [                                   1:0] A_PE_dummy_16_U0_fifo_A_PE_5_235_num_data_valid;
wire                                          A_PE_dummy_16_U0_fifo_A_PE_5_235_read_1;
wire                                          A_PE_dummy_17_U0_ap_clk;
wire                                          A_PE_dummy_17_U0_ap_continue_1;
wire                                          A_PE_dummy_17_U0_ap_done_1;
wire                                          A_PE_dummy_17_U0_ap_idle_1;
wire                                          A_PE_dummy_17_U0_ap_ready_1;
wire                                          A_PE_dummy_17_U0_ap_rst;
wire                                          A_PE_dummy_17_U0_ap_start_1;
wire [                                 255:0] A_PE_dummy_17_U0_fifo_A_PE_6_238_dout;
wire                                          A_PE_dummy_17_U0_fifo_A_PE_6_238_empty_n;
wire [                                   1:0] A_PE_dummy_17_U0_fifo_A_PE_6_238_fifo_cap;
wire [                                   1:0] A_PE_dummy_17_U0_fifo_A_PE_6_238_num_data_valid;
wire                                          A_PE_dummy_17_U0_fifo_A_PE_6_238_read_1;
wire                                          A_PE_dummy_18_U0_ap_clk;
wire                                          A_PE_dummy_18_U0_ap_continue_1;
wire                                          A_PE_dummy_18_U0_ap_done_1;
wire                                          A_PE_dummy_18_U0_ap_idle_1;
wire                                          A_PE_dummy_18_U0_ap_ready_1;
wire                                          A_PE_dummy_18_U0_ap_rst;
wire                                          A_PE_dummy_18_U0_ap_start_1;
wire [                                 255:0] A_PE_dummy_18_U0_fifo_A_PE_7_241_dout;
wire                                          A_PE_dummy_18_U0_fifo_A_PE_7_241_empty_n;
wire [                                   1:0] A_PE_dummy_18_U0_fifo_A_PE_7_241_fifo_cap;
wire [                                   1:0] A_PE_dummy_18_U0_fifo_A_PE_7_241_num_data_valid;
wire                                          A_PE_dummy_18_U0_fifo_A_PE_7_241_read_1;
wire                                          A_PE_dummy_19_U0_ap_clk;
wire                                          A_PE_dummy_19_U0_ap_continue_1;
wire                                          A_PE_dummy_19_U0_ap_done_1;
wire                                          A_PE_dummy_19_U0_ap_idle_1;
wire                                          A_PE_dummy_19_U0_ap_ready_1;
wire                                          A_PE_dummy_19_U0_ap_rst;
wire                                          A_PE_dummy_19_U0_ap_start_1;
wire [                                 255:0] A_PE_dummy_19_U0_fifo_A_PE_8_244_dout;
wire                                          A_PE_dummy_19_U0_fifo_A_PE_8_244_empty_n;
wire [                                   1:0] A_PE_dummy_19_U0_fifo_A_PE_8_244_fifo_cap;
wire [                                   1:0] A_PE_dummy_19_U0_fifo_A_PE_8_244_num_data_valid;
wire                                          A_PE_dummy_19_U0_fifo_A_PE_8_244_read_1;
wire                                          A_PE_dummy_20_U0_ap_clk;
wire                                          A_PE_dummy_20_U0_ap_continue_1;
wire                                          A_PE_dummy_20_U0_ap_done_1;
wire                                          A_PE_dummy_20_U0_ap_idle_1;
wire                                          A_PE_dummy_20_U0_ap_ready_1;
wire                                          A_PE_dummy_20_U0_ap_rst;
wire                                          A_PE_dummy_20_U0_ap_start_1;
wire [                                 255:0] A_PE_dummy_20_U0_fifo_A_PE_9_247_dout;
wire                                          A_PE_dummy_20_U0_fifo_A_PE_9_247_empty_n;
wire [                                   1:0] A_PE_dummy_20_U0_fifo_A_PE_9_247_fifo_cap;
wire [                                   1:0] A_PE_dummy_20_U0_fifo_A_PE_9_247_num_data_valid;
wire                                          A_PE_dummy_20_U0_fifo_A_PE_9_247_read_1;
wire                                          A_PE_dummy_21_U0_ap_clk;
wire                                          A_PE_dummy_21_U0_ap_continue_1;
wire                                          A_PE_dummy_21_U0_ap_done_1;
wire                                          A_PE_dummy_21_U0_ap_idle_1;
wire                                          A_PE_dummy_21_U0_ap_ready_1;
wire                                          A_PE_dummy_21_U0_ap_rst;
wire                                          A_PE_dummy_21_U0_ap_start_1;
wire [                                 255:0] A_PE_dummy_21_U0_fifo_A_PE_10_250_dout;
wire                                          A_PE_dummy_21_U0_fifo_A_PE_10_250_empty_n;
wire [                                   1:0] A_PE_dummy_21_U0_fifo_A_PE_10_250_fifo_cap;
wire [                                   1:0] A_PE_dummy_21_U0_fifo_A_PE_10_250_num_data_valid;
wire                                          A_PE_dummy_21_U0_fifo_A_PE_10_250_read_1;
wire                                          A_PE_dummy_22_U0_ap_clk;
wire                                          A_PE_dummy_22_U0_ap_continue_1;
wire                                          A_PE_dummy_22_U0_ap_done_1;
wire                                          A_PE_dummy_22_U0_ap_idle_1;
wire                                          A_PE_dummy_22_U0_ap_ready_1;
wire                                          A_PE_dummy_22_U0_ap_rst;
wire                                          A_PE_dummy_22_U0_ap_start_1;
wire [                                 255:0] A_PE_dummy_22_U0_fifo_A_PE_11_253_dout;
wire                                          A_PE_dummy_22_U0_fifo_A_PE_11_253_empty_n;
wire [                                   1:0] A_PE_dummy_22_U0_fifo_A_PE_11_253_fifo_cap;
wire [                                   1:0] A_PE_dummy_22_U0_fifo_A_PE_11_253_num_data_valid;
wire                                          A_PE_dummy_22_U0_fifo_A_PE_11_253_read_1;
wire                                          A_PE_dummy_23_U0_ap_clk;
wire                                          A_PE_dummy_23_U0_ap_continue_1;
wire                                          A_PE_dummy_23_U0_ap_done_1;
wire                                          A_PE_dummy_23_U0_ap_idle_1;
wire                                          A_PE_dummy_23_U0_ap_ready_1;
wire                                          A_PE_dummy_23_U0_ap_rst;
wire                                          A_PE_dummy_23_U0_ap_start_1;
wire [                                 255:0] A_PE_dummy_23_U0_fifo_A_PE_12_256_dout;
wire                                          A_PE_dummy_23_U0_fifo_A_PE_12_256_empty_n;
wire [                                   1:0] A_PE_dummy_23_U0_fifo_A_PE_12_256_fifo_cap;
wire [                                   1:0] A_PE_dummy_23_U0_fifo_A_PE_12_256_num_data_valid;
wire                                          A_PE_dummy_23_U0_fifo_A_PE_12_256_read_1;
wire                                          A_PE_dummy_U0_ap_clk;
wire                                          A_PE_dummy_U0_ap_continue_1;
wire                                          A_PE_dummy_U0_ap_done_1;
wire                                          A_PE_dummy_U0_ap_idle_1;
wire                                          A_PE_dummy_U0_ap_ready_1;
wire                                          A_PE_dummy_U0_ap_rst;
wire                                          A_PE_dummy_U0_ap_start_1;
wire [                                 255:0] A_PE_dummy_U0_fifo_A_PE_0_220_dout;
wire                                          A_PE_dummy_U0_fifo_A_PE_0_220_empty_n;
wire [                                   1:0] A_PE_dummy_U0_fifo_A_PE_0_220_fifo_cap;
wire [                                   1:0] A_PE_dummy_U0_fifo_A_PE_0_220_num_data_valid;
wire                                          A_PE_dummy_U0_fifo_A_PE_0_220_read_1;
wire                                          B_IO_L2_in_U0_ap_clk;
wire                                          B_IO_L2_in_U0_ap_continue_1;
wire                                          B_IO_L2_in_U0_ap_done_1;
wire                                          B_IO_L2_in_U0_ap_idle_1;
wire                                          B_IO_L2_in_U0_ap_ready_1;
wire                                          B_IO_L2_in_U0_ap_rst;
wire                                          B_IO_L2_in_U0_ap_start_1;
wire [                                 255:0] B_IO_L2_in_U0_fifo_B_B_IO_L2_in_016_dout;
wire                                          B_IO_L2_in_U0_fifo_B_B_IO_L2_in_016_empty_n;
wire [                                   1:0] B_IO_L2_in_U0_fifo_B_B_IO_L2_in_016_fifo_cap;
wire [                                   1:0] B_IO_L2_in_U0_fifo_B_B_IO_L2_in_016_num_data_valid;
wire                                          B_IO_L2_in_U0_fifo_B_B_IO_L2_in_016_read_1;
wire [                                 255:0] B_IO_L2_in_U0_fifo_B_B_IO_L2_in_117_din_1;
wire [                                   1:0] B_IO_L2_in_U0_fifo_B_B_IO_L2_in_117_fifo_cap;
wire                                          B_IO_L2_in_U0_fifo_B_B_IO_L2_in_117_full_n;
wire [                                   1:0] B_IO_L2_in_U0_fifo_B_B_IO_L2_in_117_num_data_valid;
wire                                          B_IO_L2_in_U0_fifo_B_B_IO_L2_in_117_write_1;
wire [                                 255:0] B_IO_L2_in_U0_fifo_B_PE_0_057_din_1;
wire [                                   1:0] B_IO_L2_in_U0_fifo_B_PE_0_057_fifo_cap;
wire                                          B_IO_L2_in_U0_fifo_B_PE_0_057_full_n;
wire [                                   1:0] B_IO_L2_in_U0_fifo_B_PE_0_057_num_data_valid;
wire                                          B_IO_L2_in_U0_fifo_B_PE_0_057_write_1;
wire                                          B_IO_L2_in_boundary_U0_ap_clk;
wire                                          B_IO_L2_in_boundary_U0_ap_continue_1;
wire                                          B_IO_L2_in_boundary_U0_ap_done_1;
wire                                          B_IO_L2_in_boundary_U0_ap_idle_1;
wire                                          B_IO_L2_in_boundary_U0_ap_ready_1;
wire                                          B_IO_L2_in_boundary_U0_ap_rst;
wire                                          B_IO_L2_in_boundary_U0_ap_start_1;
wire [                                 255:0] B_IO_L2_in_boundary_U0_fifo_B_B_IO_L2_in_117_dout;
wire                                          B_IO_L2_in_boundary_U0_fifo_B_B_IO_L2_in_117_empty_n;
wire [                                   1:0] B_IO_L2_in_boundary_U0_fifo_B_B_IO_L2_in_117_fifo_cap;
wire [                                   1:0] B_IO_L2_in_boundary_U0_fifo_B_B_IO_L2_in_117_num_data_valid;
wire                                          B_IO_L2_in_boundary_U0_fifo_B_B_L2_in_117_read_1;
wire [                                 255:0] B_IO_L2_in_boundary_U0_fifo_B_PE_0_171_din_1;
wire [                                   1:0] B_IO_L2_in_boundary_U0_fifo_B_PE_0_171_fifo_cap;
wire                                          B_IO_L2_in_boundary_U0_fifo_B_PE_0_171_full_n;
wire [                                   1:0] B_IO_L2_in_boundary_U0_fifo_B_PE_0_171_num_data_valid;
wire                                          B_IO_L2_in_boundary_U0_fifo_B_PE_0_171_write_1;
wire [                                  63:0] B_IO_L3_in_U0_B;
wire                                          B_IO_L3_in_U0_ap_clk;
wire                                          B_IO_L3_in_U0_ap_continue_1;
wire                                          B_IO_L3_in_U0_ap_done_1;
wire                                          B_IO_L3_in_U0_ap_idle_1;
wire                                          B_IO_L3_in_U0_ap_ready_1;
wire                                          B_IO_L3_in_U0_ap_rst;
wire                                          B_IO_L3_in_U0_ap_start_1;
wire [                                 255:0] B_IO_L3_in_U0_fifo_B_B_IO_L2_in_016_din_1;
wire [                                   1:0] B_IO_L3_in_U0_fifo_B_B_IO_L2_in_016_fifo_cap;
wire                                          B_IO_L3_in_U0_fifo_B_B_IO_L2_in_016_full_n;
wire [                                   1:0] B_IO_L3_in_U0_fifo_B_B_IO_L2_in_016_num_data_valid;
wire                                          B_IO_L3_in_U0_fifo_B_B_IO_L2_in_016_write_1;
wire [                                  63:0] B_IO_L3_in_U0_m_axi_gmem_B_ARADDR_1;
wire [                                   1:0] B_IO_L3_in_U0_m_axi_gmem_B_ARBURST_1;
wire [                                   3:0] B_IO_L3_in_U0_m_axi_gmem_B_ARCACHE_1;
wire [                                   0:0] B_IO_L3_in_U0_m_axi_gmem_B_ARID_1;
wire [                                  31:0] B_IO_L3_in_U0_m_axi_gmem_B_ARLEN_1;
wire [                                   1:0] B_IO_L3_in_U0_m_axi_gmem_B_ARLOCK_1;
wire [                                   2:0] B_IO_L3_in_U0_m_axi_gmem_B_ARPROT_1;
wire [                                   3:0] B_IO_L3_in_U0_m_axi_gmem_B_ARQOS_1;
wire                                          B_IO_L3_in_U0_m_axi_gmem_B_ARREADY;
wire [                                   3:0] B_IO_L3_in_U0_m_axi_gmem_B_ARREGION_1;
wire [                                   2:0] B_IO_L3_in_U0_m_axi_gmem_B_ARSIZE_1;
wire [                                   0:0] B_IO_L3_in_U0_m_axi_gmem_B_ARUSER_1;
wire                                          B_IO_L3_in_U0_m_axi_gmem_B_ARVALID_1;
wire [                                  63:0] B_IO_L3_in_U0_m_axi_gmem_B_AWADDR_1;
wire [                                   1:0] B_IO_L3_in_U0_m_axi_gmem_B_AWBURST_1;
wire [                                   3:0] B_IO_L3_in_U0_m_axi_gmem_B_AWCACHE_1;
wire [                                   0:0] B_IO_L3_in_U0_m_axi_gmem_B_AWID_1;
wire [                                  31:0] B_IO_L3_in_U0_m_axi_gmem_B_AWLEN_1;
wire [                                   1:0] B_IO_L3_in_U0_m_axi_gmem_B_AWLOCK_1;
wire [                                   2:0] B_IO_L3_in_U0_m_axi_gmem_B_AWPROT_1;
wire [                                   3:0] B_IO_L3_in_U0_m_axi_gmem_B_AWQOS_1;
wire                                          B_IO_L3_in_U0_m_axi_gmem_B_AWREADY;
wire [                                   3:0] B_IO_L3_in_U0_m_axi_gmem_B_AWREGION_1;
wire [                                   2:0] B_IO_L3_in_U0_m_axi_gmem_B_AWSIZE_1;
wire [                                   0:0] B_IO_L3_in_U0_m_axi_gmem_B_AWUSER_1;
wire                                          B_IO_L3_in_U0_m_axi_gmem_B_AWVALID_1;
wire [                                   0:0] B_IO_L3_in_U0_m_axi_gmem_B_BID;
wire                                          B_IO_L3_in_U0_m_axi_gmem_B_BREADY_1;
wire [                                   1:0] B_IO_L3_in_U0_m_axi_gmem_B_BRESP;
wire [                                   0:0] B_IO_L3_in_U0_m_axi_gmem_B_BUSER;
wire                                          B_IO_L3_in_U0_m_axi_gmem_B_BVALID;
wire [                                 511:0] B_IO_L3_in_U0_m_axi_gmem_B_RDATA;
wire [                                   8:0] B_IO_L3_in_U0_m_axi_gmem_B_RFIFONUM;
wire [                                   0:0] B_IO_L3_in_U0_m_axi_gmem_B_RID;
wire                                          B_IO_L3_in_U0_m_axi_gmem_B_RLAST;
wire                                          B_IO_L3_in_U0_m_axi_gmem_B_RREADY_1;
wire [                                   1:0] B_IO_L3_in_U0_m_axi_gmem_B_RRESP;
wire [                                   0:0] B_IO_L3_in_U0_m_axi_gmem_B_RUSER;
wire                                          B_IO_L3_in_U0_m_axi_gmem_B_RVALID;
wire [                                 511:0] B_IO_L3_in_U0_m_axi_gmem_B_WDATA_1;
wire [                                   0:0] B_IO_L3_in_U0_m_axi_gmem_B_WID_1;
wire                                          B_IO_L3_in_U0_m_axi_gmem_B_WLAST_1;
wire                                          B_IO_L3_in_U0_m_axi_gmem_B_WREADY;
wire [                                  63:0] B_IO_L3_in_U0_m_axi_gmem_B_WSTRB_1;
wire [                                   0:0] B_IO_L3_in_U0_m_axi_gmem_B_WUSER_1;
wire                                          B_IO_L3_in_U0_m_axi_gmem_B_WVALID_1;
wire                                          B_PE_dummy_24_U0_ap_clk;
wire                                          B_PE_dummy_24_U0_ap_continue_1;
wire                                          B_PE_dummy_24_U0_ap_done_1;
wire                                          B_PE_dummy_24_U0_ap_idle_1;
wire                                          B_PE_dummy_24_U0_ap_ready_1;
wire                                          B_PE_dummy_24_U0_ap_rst;
wire                                          B_PE_dummy_24_U0_ap_start_1;
wire [                                 255:0] B_PE_dummy_24_U0_fifo_B_PE_13_184_dout;
wire                                          B_PE_dummy_24_U0_fifo_B_PE_13_184_empty_n;
wire [                                   1:0] B_PE_dummy_24_U0_fifo_B_PE_13_184_fifo_cap;
wire [                                   1:0] B_PE_dummy_24_U0_fifo_B_PE_13_184_num_data_valid;
wire                                          B_PE_dummy_24_U0_fifo_B_PE_13_184_read_1;
wire                                          B_PE_dummy_U0_ap_clk;
wire                                          B_PE_dummy_U0_ap_continue_1;
wire                                          B_PE_dummy_U0_ap_done_1;
wire                                          B_PE_dummy_U0_ap_idle_1;
wire                                          B_PE_dummy_U0_ap_ready_1;
wire                                          B_PE_dummy_U0_ap_rst;
wire                                          B_PE_dummy_U0_ap_start_1;
wire [                                 255:0] B_PE_dummy_U0_fifo_B_PE_13_070_dout;
wire                                          B_PE_dummy_U0_fifo_B_PE_13_070_empty_n;
wire [                                   1:0] B_PE_dummy_U0_fifo_B_PE_13_070_fifo_cap;
wire [                                   1:0] B_PE_dummy_U0_fifo_B_PE_13_070_num_data_valid;
wire                                          B_PE_dummy_U0_fifo_B_PE_13_070_read_1;
wire                                          C_c_U_clk;
wire [                                  63:0] C_c_U_if_din;
wire [                                  63:0] C_c_U_if_dout;
wire                                          C_c_U_if_empty_n;
wire [                                   6:0] C_c_U_if_fifo_cap;
wire                                          C_c_U_if_full_n;
wire [                                   6:0] C_c_U_if_num_data_valid;
wire                                          C_c_U_if_read;
wire                                          C_c_U_if_read_ce;
wire                                          C_c_U_if_write;
wire                                          C_c_U_if_write_ce;
wire                                          C_c_U_reset;
wire                                          C_drain_IO_L1_out_25_U0_ap_clk;
wire                                          C_drain_IO_L1_out_25_U0_ap_continue_1;
wire                                          C_drain_IO_L1_out_25_U0_ap_done_1;
wire                                          C_drain_IO_L1_out_25_U0_ap_idle_1;
wire                                          C_drain_IO_L1_out_25_U0_ap_ready_1;
wire                                          C_drain_IO_L1_out_25_U0_ap_rst;
wire                                          C_drain_IO_L1_out_25_U0_ap_start_1;
wire [                                   1:0] C_drain_IO_L1_out_25_U0_fifo_C_C_IO_L1_0_10121_num_data_valid;
wire [                                   1:0] C_drain_IO_L1_out_25_U0_fifo_C_C_IO_L1_0_11122_num_data_valid;
wire [                                   1:0] C_drain_IO_L1_out_25_U0_fifo_C_C_IO_L1_out_0_10121_fifo_cap;
wire [                                   1:0] C_drain_IO_L1_out_25_U0_fifo_C_C_IO_L1_out_0_11122_fifo_cap;
wire                                          C_drain_IO_L1_out_25_U0_fifo_C_PE_10_095_read_1;
wire [                                  63:0] C_drain_IO_L1_out_25_U0_fifo_C_drain_C_IO_L1_out_0_10121_din;
wire                                          C_drain_IO_L1_out_25_U0_fifo_C_drain_C_IO_L1_out_0_10121_full_n;
wire                                          C_drain_IO_L1_out_25_U0_fifo_C_drain_C_IO_L1_out_0_10121_write;
wire [                                  63:0] C_drain_IO_L1_out_25_U0_fifo_C_drain_C_IO_L1_out_0_11122_dout;
wire                                          C_drain_IO_L1_out_25_U0_fifo_C_drain_C_IO_L1_out_0_11122_empty_n;
wire                                          C_drain_IO_L1_out_25_U0_fifo_C_drain_C_IO_L1_out_0_11122_read;
wire [                                  31:0] C_drain_IO_L1_out_25_U0_fifo_C_drain_PE_10_095_dout;
wire                                          C_drain_IO_L1_out_25_U0_fifo_C_drain_PE_10_095_empty_n;
wire [                                   1:0] C_drain_IO_L1_out_25_U0_fifo_C_drain_PE_10_095_fifo_cap;
wire [                                   1:0] C_drain_IO_L1_out_25_U0_fifo_C_drain_PE_10_095_num_data_valid;
wire                                          C_drain_IO_L1_out_26_U0_ap_clk;
wire                                          C_drain_IO_L1_out_26_U0_ap_continue_1;
wire                                          C_drain_IO_L1_out_26_U0_ap_done_1;
wire                                          C_drain_IO_L1_out_26_U0_ap_idle_1;
wire                                          C_drain_IO_L1_out_26_U0_ap_ready_1;
wire                                          C_drain_IO_L1_out_26_U0_ap_rst;
wire                                          C_drain_IO_L1_out_26_U0_ap_start_1;
wire [                                   1:0] C_drain_IO_L1_out_26_U0_fifo_C_C_IO_L1_0_10121_num_data_valid;
wire [                                   1:0] C_drain_IO_L1_out_26_U0_fifo_C_C_IO_L1_out_0_10121_fifo_cap;
wire [                                   1:0] C_drain_IO_L1_out_26_U0_fifo_C_C_IO_L1_out_0_9120_num_data_valid;
wire                                          C_drain_IO_L1_out_26_U0_fifo_C_PE_9_094_read_1;
wire [                                  63:0] C_drain_IO_L1_out_26_U0_fifo_C_drain_C_IO_L1_out_0_10121_dout;
wire                                          C_drain_IO_L1_out_26_U0_fifo_C_drain_C_IO_L1_out_0_10121_empty_n;
wire                                          C_drain_IO_L1_out_26_U0_fifo_C_drain_C_IO_L1_out_0_10121_read;
wire [                                  63:0] C_drain_IO_L1_out_26_U0_fifo_C_drain_C_IO_L1_out_0_9120_din;
wire [                                   1:0] C_drain_IO_L1_out_26_U0_fifo_C_drain_C_IO_L1_out_0_9120_fifo_cap;
wire                                          C_drain_IO_L1_out_26_U0_fifo_C_drain_C_IO_L1_out_0_9120_full_n;
wire                                          C_drain_IO_L1_out_26_U0_fifo_C_drain_C_IO_L1_out_0_9120_write;
wire [                                  31:0] C_drain_IO_L1_out_26_U0_fifo_C_drain_PE_9_094_dout;
wire                                          C_drain_IO_L1_out_26_U0_fifo_C_drain_PE_9_094_empty_n;
wire [                                   1:0] C_drain_IO_L1_out_26_U0_fifo_C_drain_PE_9_094_fifo_cap;
wire [                                   1:0] C_drain_IO_L1_out_26_U0_fifo_C_drain_PE_9_094_num_data_valid;
wire                                          C_drain_IO_L1_out_27_U0_ap_clk;
wire                                          C_drain_IO_L1_out_27_U0_ap_continue_1;
wire                                          C_drain_IO_L1_out_27_U0_ap_done_1;
wire                                          C_drain_IO_L1_out_27_U0_ap_idle_1;
wire                                          C_drain_IO_L1_out_27_U0_ap_ready_1;
wire                                          C_drain_IO_L1_out_27_U0_ap_rst;
wire                                          C_drain_IO_L1_out_27_U0_ap_start_1;
wire [                                   1:0] C_drain_IO_L1_out_27_U0_fifo_C_C_IO_L1_out_0_8119_num_data_valid;
wire [                                   1:0] C_drain_IO_L1_out_27_U0_fifo_C_C_IO_L1_out_0_9120_num_data_valid;
wire                                          C_drain_IO_L1_out_27_U0_fifo_C_PE_8_093_read_1;
wire [                                  63:0] C_drain_IO_L1_out_27_U0_fifo_C_drain_C_IO_L1_out_0_8119_din;
wire [                                   1:0] C_drain_IO_L1_out_27_U0_fifo_C_drain_C_IO_L1_out_0_8119_fifo_cap;
wire                                          C_drain_IO_L1_out_27_U0_fifo_C_drain_C_IO_L1_out_0_8119_full_n;
wire                                          C_drain_IO_L1_out_27_U0_fifo_C_drain_C_IO_L1_out_0_8119_write;
wire [                                  63:0] C_drain_IO_L1_out_27_U0_fifo_C_drain_C_IO_L1_out_0_9120_dout;
wire                                          C_drain_IO_L1_out_27_U0_fifo_C_drain_C_IO_L1_out_0_9120_empty_n;
wire [                                   1:0] C_drain_IO_L1_out_27_U0_fifo_C_drain_C_IO_L1_out_0_9120_fifo_cap;
wire                                          C_drain_IO_L1_out_27_U0_fifo_C_drain_C_IO_L1_out_0_9120_read;
wire [                                  31:0] C_drain_IO_L1_out_27_U0_fifo_C_drain_PE_8_093_dout;
wire                                          C_drain_IO_L1_out_27_U0_fifo_C_drain_PE_8_093_empty_n;
wire [                                   1:0] C_drain_IO_L1_out_27_U0_fifo_C_drain_PE_8_093_fifo_cap;
wire [                                   1:0] C_drain_IO_L1_out_27_U0_fifo_C_drain_PE_8_093_num_data_valid;
wire                                          C_drain_IO_L1_out_28_U0_ap_clk;
wire                                          C_drain_IO_L1_out_28_U0_ap_continue_1;
wire                                          C_drain_IO_L1_out_28_U0_ap_done_1;
wire                                          C_drain_IO_L1_out_28_U0_ap_idle_1;
wire                                          C_drain_IO_L1_out_28_U0_ap_ready_1;
wire                                          C_drain_IO_L1_out_28_U0_ap_rst;
wire                                          C_drain_IO_L1_out_28_U0_ap_start_1;
wire [                                   1:0] C_drain_IO_L1_out_28_U0_fifo_C_C_IO_L1_out_0_7118_num_data_valid;
wire [                                   1:0] C_drain_IO_L1_out_28_U0_fifo_C_C_IO_L1_out_0_8119_num_data_valid;
wire                                          C_drain_IO_L1_out_28_U0_fifo_C_PE_7_092_read_1;
wire [                                  63:0] C_drain_IO_L1_out_28_U0_fifo_C_drain_C_IO_L1_out_0_7118_din;
wire [                                   1:0] C_drain_IO_L1_out_28_U0_fifo_C_drain_C_IO_L1_out_0_7118_fifo_cap;
wire                                          C_drain_IO_L1_out_28_U0_fifo_C_drain_C_IO_L1_out_0_7118_full_n;
wire                                          C_drain_IO_L1_out_28_U0_fifo_C_drain_C_IO_L1_out_0_7118_write;
wire [                                  63:0] C_drain_IO_L1_out_28_U0_fifo_C_drain_C_IO_L1_out_0_8119_dout;
wire                                          C_drain_IO_L1_out_28_U0_fifo_C_drain_C_IO_L1_out_0_8119_empty_n;
wire [                                   1:0] C_drain_IO_L1_out_28_U0_fifo_C_drain_C_IO_L1_out_0_8119_fifo_cap;
wire                                          C_drain_IO_L1_out_28_U0_fifo_C_drain_C_IO_L1_out_0_8119_read;
wire [                                  31:0] C_drain_IO_L1_out_28_U0_fifo_C_drain_PE_7_092_dout;
wire                                          C_drain_IO_L1_out_28_U0_fifo_C_drain_PE_7_092_empty_n;
wire [                                   1:0] C_drain_IO_L1_out_28_U0_fifo_C_drain_PE_7_092_fifo_cap;
wire [                                   1:0] C_drain_IO_L1_out_28_U0_fifo_C_drain_PE_7_092_num_data_valid;
wire                                          C_drain_IO_L1_out_29_U0_ap_clk;
wire                                          C_drain_IO_L1_out_29_U0_ap_continue_1;
wire                                          C_drain_IO_L1_out_29_U0_ap_done_1;
wire                                          C_drain_IO_L1_out_29_U0_ap_idle_1;
wire                                          C_drain_IO_L1_out_29_U0_ap_ready_1;
wire                                          C_drain_IO_L1_out_29_U0_ap_rst;
wire                                          C_drain_IO_L1_out_29_U0_ap_start_1;
wire [                                   1:0] C_drain_IO_L1_out_29_U0_fifo_C_C_IO_L1_out_0_6117_num_data_valid;
wire [                                   1:0] C_drain_IO_L1_out_29_U0_fifo_C_C_IO_L1_out_0_7118_num_data_valid;
wire                                          C_drain_IO_L1_out_29_U0_fifo_C_PE_6_091_read_1;
wire [                                  63:0] C_drain_IO_L1_out_29_U0_fifo_C_drain_C_IO_L1_out_0_6117_din;
wire [                                   1:0] C_drain_IO_L1_out_29_U0_fifo_C_drain_C_IO_L1_out_0_6117_fifo_cap;
wire                                          C_drain_IO_L1_out_29_U0_fifo_C_drain_C_IO_L1_out_0_6117_full_n;
wire                                          C_drain_IO_L1_out_29_U0_fifo_C_drain_C_IO_L1_out_0_6117_write;
wire [                                  63:0] C_drain_IO_L1_out_29_U0_fifo_C_drain_C_IO_L1_out_0_7118_dout;
wire                                          C_drain_IO_L1_out_29_U0_fifo_C_drain_C_IO_L1_out_0_7118_empty_n;
wire [                                   1:0] C_drain_IO_L1_out_29_U0_fifo_C_drain_C_IO_L1_out_0_7118_fifo_cap;
wire                                          C_drain_IO_L1_out_29_U0_fifo_C_drain_C_IO_L1_out_0_7118_read;
wire [                                  31:0] C_drain_IO_L1_out_29_U0_fifo_C_drain_PE_6_091_dout;
wire                                          C_drain_IO_L1_out_29_U0_fifo_C_drain_PE_6_091_empty_n;
wire [                                   1:0] C_drain_IO_L1_out_29_U0_fifo_C_drain_PE_6_091_fifo_cap;
wire [                                   1:0] C_drain_IO_L1_out_29_U0_fifo_C_drain_PE_6_091_num_data_valid;
wire                                          C_drain_IO_L1_out_30_U0_ap_clk;
wire                                          C_drain_IO_L1_out_30_U0_ap_continue_1;
wire                                          C_drain_IO_L1_out_30_U0_ap_done_1;
wire                                          C_drain_IO_L1_out_30_U0_ap_idle_1;
wire                                          C_drain_IO_L1_out_30_U0_ap_ready_1;
wire                                          C_drain_IO_L1_out_30_U0_ap_rst;
wire                                          C_drain_IO_L1_out_30_U0_ap_start_1;
wire [                                   1:0] C_drain_IO_L1_out_30_U0_fifo_C_C_IO_L1_out_0_5116_num_data_valid;
wire [                                   1:0] C_drain_IO_L1_out_30_U0_fifo_C_C_IO_L1_out_0_6117_num_data_valid;
wire                                          C_drain_IO_L1_out_30_U0_fifo_C_PE_5_090_read_1;
wire [                                  63:0] C_drain_IO_L1_out_30_U0_fifo_C_drain_C_IO_L1_out_0_5116_din;
wire [                                   1:0] C_drain_IO_L1_out_30_U0_fifo_C_drain_C_IO_L1_out_0_5116_fifo_cap;
wire                                          C_drain_IO_L1_out_30_U0_fifo_C_drain_C_IO_L1_out_0_5116_full_n;
wire                                          C_drain_IO_L1_out_30_U0_fifo_C_drain_C_IO_L1_out_0_5116_write;
wire [                                  63:0] C_drain_IO_L1_out_30_U0_fifo_C_drain_C_IO_L1_out_0_6117_dout;
wire                                          C_drain_IO_L1_out_30_U0_fifo_C_drain_C_IO_L1_out_0_6117_empty_n;
wire [                                   1:0] C_drain_IO_L1_out_30_U0_fifo_C_drain_C_IO_L1_out_0_6117_fifo_cap;
wire                                          C_drain_IO_L1_out_30_U0_fifo_C_drain_C_IO_L1_out_0_6117_read;
wire [                                  31:0] C_drain_IO_L1_out_30_U0_fifo_C_drain_PE_5_090_dout;
wire                                          C_drain_IO_L1_out_30_U0_fifo_C_drain_PE_5_090_empty_n;
wire [                                   1:0] C_drain_IO_L1_out_30_U0_fifo_C_drain_PE_5_090_fifo_cap;
wire [                                   1:0] C_drain_IO_L1_out_30_U0_fifo_C_drain_PE_5_090_num_data_valid;
wire                                          C_drain_IO_L1_out_31_U0_ap_clk;
wire                                          C_drain_IO_L1_out_31_U0_ap_continue_1;
wire                                          C_drain_IO_L1_out_31_U0_ap_done_1;
wire                                          C_drain_IO_L1_out_31_U0_ap_idle_1;
wire                                          C_drain_IO_L1_out_31_U0_ap_ready_1;
wire                                          C_drain_IO_L1_out_31_U0_ap_rst;
wire                                          C_drain_IO_L1_out_31_U0_ap_start_1;
wire [                                   1:0] C_drain_IO_L1_out_31_U0_fifo_C_C_IO_L1_out_0_4115_num_data_valid;
wire [                                   1:0] C_drain_IO_L1_out_31_U0_fifo_C_C_IO_L1_out_0_5116_num_data_valid;
wire                                          C_drain_IO_L1_out_31_U0_fifo_C_PE_4_089_read_1;
wire [                                  63:0] C_drain_IO_L1_out_31_U0_fifo_C_drain_C_IO_L1_out_0_4115_din;
wire [                                   1:0] C_drain_IO_L1_out_31_U0_fifo_C_drain_C_IO_L1_out_0_4115_fifo_cap;
wire                                          C_drain_IO_L1_out_31_U0_fifo_C_drain_C_IO_L1_out_0_4115_full_n;
wire                                          C_drain_IO_L1_out_31_U0_fifo_C_drain_C_IO_L1_out_0_4115_write;
wire [                                  63:0] C_drain_IO_L1_out_31_U0_fifo_C_drain_C_IO_L1_out_0_5116_dout;
wire                                          C_drain_IO_L1_out_31_U0_fifo_C_drain_C_IO_L1_out_0_5116_empty_n;
wire [                                   1:0] C_drain_IO_L1_out_31_U0_fifo_C_drain_C_IO_L1_out_0_5116_fifo_cap;
wire                                          C_drain_IO_L1_out_31_U0_fifo_C_drain_C_IO_L1_out_0_5116_read;
wire [                                  31:0] C_drain_IO_L1_out_31_U0_fifo_C_drain_PE_4_089_dout;
wire                                          C_drain_IO_L1_out_31_U0_fifo_C_drain_PE_4_089_empty_n;
wire [                                   1:0] C_drain_IO_L1_out_31_U0_fifo_C_drain_PE_4_089_fifo_cap;
wire [                                   1:0] C_drain_IO_L1_out_31_U0_fifo_C_drain_PE_4_089_num_data_valid;
wire                                          C_drain_IO_L1_out_32_U0_ap_clk;
wire                                          C_drain_IO_L1_out_32_U0_ap_continue_1;
wire                                          C_drain_IO_L1_out_32_U0_ap_done_1;
wire                                          C_drain_IO_L1_out_32_U0_ap_idle_1;
wire                                          C_drain_IO_L1_out_32_U0_ap_ready_1;
wire                                          C_drain_IO_L1_out_32_U0_ap_rst;
wire                                          C_drain_IO_L1_out_32_U0_ap_start_1;
wire [                                   1:0] C_drain_IO_L1_out_32_U0_fifo_C_C_IO_L1_out_0_3114_num_data_valid;
wire [                                   1:0] C_drain_IO_L1_out_32_U0_fifo_C_C_IO_L1_out_0_4115_num_data_valid;
wire                                          C_drain_IO_L1_out_32_U0_fifo_C_PE_3_088_read_1;
wire [                                  63:0] C_drain_IO_L1_out_32_U0_fifo_C_drain_C_IO_L1_out_0_3114_din;
wire [                                   1:0] C_drain_IO_L1_out_32_U0_fifo_C_drain_C_IO_L1_out_0_3114_fifo_cap;
wire                                          C_drain_IO_L1_out_32_U0_fifo_C_drain_C_IO_L1_out_0_3114_full_n;
wire                                          C_drain_IO_L1_out_32_U0_fifo_C_drain_C_IO_L1_out_0_3114_write;
wire [                                  63:0] C_drain_IO_L1_out_32_U0_fifo_C_drain_C_IO_L1_out_0_4115_dout;
wire                                          C_drain_IO_L1_out_32_U0_fifo_C_drain_C_IO_L1_out_0_4115_empty_n;
wire [                                   1:0] C_drain_IO_L1_out_32_U0_fifo_C_drain_C_IO_L1_out_0_4115_fifo_cap;
wire                                          C_drain_IO_L1_out_32_U0_fifo_C_drain_C_IO_L1_out_0_4115_read;
wire [                                  31:0] C_drain_IO_L1_out_32_U0_fifo_C_drain_PE_3_088_dout;
wire                                          C_drain_IO_L1_out_32_U0_fifo_C_drain_PE_3_088_empty_n;
wire [                                   1:0] C_drain_IO_L1_out_32_U0_fifo_C_drain_PE_3_088_fifo_cap;
wire [                                   1:0] C_drain_IO_L1_out_32_U0_fifo_C_drain_PE_3_088_num_data_valid;
wire                                          C_drain_IO_L1_out_33_U0_ap_clk;
wire                                          C_drain_IO_L1_out_33_U0_ap_continue_1;
wire                                          C_drain_IO_L1_out_33_U0_ap_done_1;
wire                                          C_drain_IO_L1_out_33_U0_ap_idle_1;
wire                                          C_drain_IO_L1_out_33_U0_ap_ready_1;
wire                                          C_drain_IO_L1_out_33_U0_ap_rst;
wire                                          C_drain_IO_L1_out_33_U0_ap_start_1;
wire [                                   1:0] C_drain_IO_L1_out_33_U0_fifo_C_C_IO_L1_out_0_2113_num_data_valid;
wire [                                   1:0] C_drain_IO_L1_out_33_U0_fifo_C_C_IO_L1_out_0_3114_num_data_valid;
wire                                          C_drain_IO_L1_out_33_U0_fifo_C_PE_2_087_read_1;
wire [                                  63:0] C_drain_IO_L1_out_33_U0_fifo_C_drain_C_IO_L1_out_0_2113_din;
wire [                                   1:0] C_drain_IO_L1_out_33_U0_fifo_C_drain_C_IO_L1_out_0_2113_fifo_cap;
wire                                          C_drain_IO_L1_out_33_U0_fifo_C_drain_C_IO_L1_out_0_2113_full_n;
wire                                          C_drain_IO_L1_out_33_U0_fifo_C_drain_C_IO_L1_out_0_2113_write;
wire [                                  63:0] C_drain_IO_L1_out_33_U0_fifo_C_drain_C_IO_L1_out_0_3114_dout;
wire                                          C_drain_IO_L1_out_33_U0_fifo_C_drain_C_IO_L1_out_0_3114_empty_n;
wire [                                   1:0] C_drain_IO_L1_out_33_U0_fifo_C_drain_C_IO_L1_out_0_3114_fifo_cap;
wire                                          C_drain_IO_L1_out_33_U0_fifo_C_drain_C_IO_L1_out_0_3114_read;
wire [                                  31:0] C_drain_IO_L1_out_33_U0_fifo_C_drain_PE_2_087_dout;
wire                                          C_drain_IO_L1_out_33_U0_fifo_C_drain_PE_2_087_empty_n;
wire [                                   1:0] C_drain_IO_L1_out_33_U0_fifo_C_drain_PE_2_087_fifo_cap;
wire [                                   1:0] C_drain_IO_L1_out_33_U0_fifo_C_drain_PE_2_087_num_data_valid;
wire                                          C_drain_IO_L1_out_34_U0_ap_clk;
wire                                          C_drain_IO_L1_out_34_U0_ap_continue_1;
wire                                          C_drain_IO_L1_out_34_U0_ap_done_1;
wire                                          C_drain_IO_L1_out_34_U0_ap_idle_1;
wire                                          C_drain_IO_L1_out_34_U0_ap_ready_1;
wire                                          C_drain_IO_L1_out_34_U0_ap_rst;
wire                                          C_drain_IO_L1_out_34_U0_ap_start_1;
wire [                                   1:0] C_drain_IO_L1_out_34_U0_fifo_C_C_IO_L1_out_0_1112_num_data_valid;
wire [                                   1:0] C_drain_IO_L1_out_34_U0_fifo_C_C_IO_L1_out_0_2113_num_data_valid;
wire                                          C_drain_IO_L1_out_34_U0_fifo_C_PE_1_086_read_1;
wire [                                  63:0] C_drain_IO_L1_out_34_U0_fifo_C_drain_C_IO_L1_out_0_1112_din;
wire [                                   1:0] C_drain_IO_L1_out_34_U0_fifo_C_drain_C_IO_L1_out_0_1112_fifo_cap;
wire                                          C_drain_IO_L1_out_34_U0_fifo_C_drain_C_IO_L1_out_0_1112_full_n;
wire                                          C_drain_IO_L1_out_34_U0_fifo_C_drain_C_IO_L1_out_0_1112_write;
wire [                                  63:0] C_drain_IO_L1_out_34_U0_fifo_C_drain_C_IO_L1_out_0_2113_dout;
wire                                          C_drain_IO_L1_out_34_U0_fifo_C_drain_C_IO_L1_out_0_2113_empty_n;
wire [                                   1:0] C_drain_IO_L1_out_34_U0_fifo_C_drain_C_IO_L1_out_0_2113_fifo_cap;
wire                                          C_drain_IO_L1_out_34_U0_fifo_C_drain_C_IO_L1_out_0_2113_read;
wire [                                  31:0] C_drain_IO_L1_out_34_U0_fifo_C_drain_PE_1_086_dout;
wire                                          C_drain_IO_L1_out_34_U0_fifo_C_drain_PE_1_086_empty_n;
wire [                                   1:0] C_drain_IO_L1_out_34_U0_fifo_C_drain_PE_1_086_fifo_cap;
wire [                                   1:0] C_drain_IO_L1_out_34_U0_fifo_C_drain_PE_1_086_num_data_valid;
wire                                          C_drain_IO_L1_out_35_U0_ap_clk;
wire                                          C_drain_IO_L1_out_35_U0_ap_continue_1;
wire                                          C_drain_IO_L1_out_35_U0_ap_done_1;
wire                                          C_drain_IO_L1_out_35_U0_ap_idle_1;
wire                                          C_drain_IO_L1_out_35_U0_ap_ready_1;
wire                                          C_drain_IO_L1_out_35_U0_ap_rst;
wire                                          C_drain_IO_L1_out_35_U0_ap_start_1;
wire [                                   1:0] C_drain_IO_L1_out_35_U0_fifo_C_C_IO_L1_out_0_0111_num_data_valid;
wire [                                   1:0] C_drain_IO_L1_out_35_U0_fifo_C_C_IO_L1_out_0_1112_num_data_valid;
wire                                          C_drain_IO_L1_out_35_U0_fifo_C_PE_0_085_read_1;
wire [                                  63:0] C_drain_IO_L1_out_35_U0_fifo_C_drain_C_IO_L1_out_0_0111_din;
wire [                                   1:0] C_drain_IO_L1_out_35_U0_fifo_C_drain_C_IO_L1_out_0_0111_fifo_cap;
wire                                          C_drain_IO_L1_out_35_U0_fifo_C_drain_C_IO_L1_out_0_0111_full_n;
wire                                          C_drain_IO_L1_out_35_U0_fifo_C_drain_C_IO_L1_out_0_0111_write;
wire [                                  63:0] C_drain_IO_L1_out_35_U0_fifo_C_drain_C_IO_L1_out_0_1112_dout;
wire                                          C_drain_IO_L1_out_35_U0_fifo_C_drain_C_IO_L1_out_0_1112_empty_n;
wire [                                   1:0] C_drain_IO_L1_out_35_U0_fifo_C_drain_C_IO_L1_out_0_1112_fifo_cap;
wire                                          C_drain_IO_L1_out_35_U0_fifo_C_drain_C_IO_L1_out_0_1112_read;
wire [                                  31:0] C_drain_IO_L1_out_35_U0_fifo_C_drain_PE_0_085_dout;
wire                                          C_drain_IO_L1_out_35_U0_fifo_C_drain_PE_0_085_empty_n;
wire [                                   1:0] C_drain_IO_L1_out_35_U0_fifo_C_drain_PE_0_085_fifo_cap;
wire [                                   1:0] C_drain_IO_L1_out_35_U0_fifo_C_drain_PE_0_085_num_data_valid;
wire                                          C_drain_IO_L1_out_36_U0_fifo_PE_12_1110_read_1;
wire                                          C_drain_IO_L1_out_37_U0_ap_clk;
wire                                          C_drain_IO_L1_out_37_U0_ap_continue_1;
wire                                          C_drain_IO_L1_out_37_U0_ap_done_1;
wire                                          C_drain_IO_L1_out_37_U0_ap_idle_1;
wire                                          C_drain_IO_L1_out_37_U0_ap_ready_1;
wire                                          C_drain_IO_L1_out_37_U0_ap_rst;
wire                                          C_drain_IO_L1_out_37_U0_ap_start_1;
wire [                                   1:0] C_drain_IO_L1_out_37_U0_fifo_C_C_IO_L1_1_11135_num_data_valid;
wire [                                   1:0] C_drain_IO_L1_out_37_U0_fifo_C_C_IO_L1_1_12136_num_data_valid;
wire [                                   1:0] C_drain_IO_L1_out_37_U0_fifo_C_C_IO_L1_out_1_11135_fifo_cap;
wire [                                   1:0] C_drain_IO_L1_out_37_U0_fifo_C_C_IO_L1_out_1_12136_fifo_cap;
wire                                          C_drain_IO_L1_out_37_U0_fifo_C_PE_11_1109_read_1;
wire [                                  63:0] C_drain_IO_L1_out_37_U0_fifo_C_drain_C_IO_L1_out_1_11135_din;
wire                                          C_drain_IO_L1_out_37_U0_fifo_C_drain_C_IO_L1_out_1_11135_full_n;
wire                                          C_drain_IO_L1_out_37_U0_fifo_C_drain_C_IO_L1_out_1_11135_write;
wire [                                  63:0] C_drain_IO_L1_out_37_U0_fifo_C_drain_C_IO_L1_out_1_12136_dout;
wire                                          C_drain_IO_L1_out_37_U0_fifo_C_drain_C_IO_L1_out_1_12136_empty_n;
wire                                          C_drain_IO_L1_out_37_U0_fifo_C_drain_C_IO_L1_out_1_12136_read;
wire [                                  31:0] C_drain_IO_L1_out_37_U0_fifo_C_drain_PE_11_1109_dout;
wire                                          C_drain_IO_L1_out_37_U0_fifo_C_drain_PE_11_1109_empty_n;
wire [                                   1:0] C_drain_IO_L1_out_37_U0_fifo_C_drain_PE_11_1109_fifo_cap;
wire [                                   1:0] C_drain_IO_L1_out_37_U0_fifo_C_drain_PE_11_1109_num_data_valid;
wire                                          C_drain_IO_L1_out_38_U0_ap_clk;
wire                                          C_drain_IO_L1_out_38_U0_ap_continue_1;
wire                                          C_drain_IO_L1_out_38_U0_ap_done_1;
wire                                          C_drain_IO_L1_out_38_U0_ap_idle_1;
wire                                          C_drain_IO_L1_out_38_U0_ap_ready_1;
wire                                          C_drain_IO_L1_out_38_U0_ap_rst;
wire                                          C_drain_IO_L1_out_38_U0_ap_start_1;
wire [                                   1:0] C_drain_IO_L1_out_38_U0_fifo_C_C_IO_L1_1_10134_num_data_valid;
wire [                                   1:0] C_drain_IO_L1_out_38_U0_fifo_C_C_IO_L1_1_11135_num_data_valid;
wire [                                   1:0] C_drain_IO_L1_out_38_U0_fifo_C_C_IO_L1_out_1_10134_fifo_cap;
wire [                                   1:0] C_drain_IO_L1_out_38_U0_fifo_C_C_IO_L1_out_1_11135_fifo_cap;
wire                                          C_drain_IO_L1_out_38_U0_fifo_C_PE_10_1108_read_1;
wire [                                  63:0] C_drain_IO_L1_out_38_U0_fifo_C_drain_C_IO_L1_out_1_10134_din;
wire                                          C_drain_IO_L1_out_38_U0_fifo_C_drain_C_IO_L1_out_1_10134_full_n;
wire                                          C_drain_IO_L1_out_38_U0_fifo_C_drain_C_IO_L1_out_1_10134_write;
wire [                                  63:0] C_drain_IO_L1_out_38_U0_fifo_C_drain_C_IO_L1_out_1_11135_dout;
wire                                          C_drain_IO_L1_out_38_U0_fifo_C_drain_C_IO_L1_out_1_11135_empty_n;
wire                                          C_drain_IO_L1_out_38_U0_fifo_C_drain_C_IO_L1_out_1_11135_read;
wire [                                  31:0] C_drain_IO_L1_out_38_U0_fifo_C_drain_PE_10_1108_dout;
wire                                          C_drain_IO_L1_out_38_U0_fifo_C_drain_PE_10_1108_empty_n;
wire [                                   1:0] C_drain_IO_L1_out_38_U0_fifo_C_drain_PE_10_1108_fifo_cap;
wire [                                   1:0] C_drain_IO_L1_out_38_U0_fifo_C_drain_PE_10_1108_num_data_valid;
wire                                          C_drain_IO_L1_out_39_U0_ap_clk;
wire                                          C_drain_IO_L1_out_39_U0_ap_continue_1;
wire                                          C_drain_IO_L1_out_39_U0_ap_done_1;
wire                                          C_drain_IO_L1_out_39_U0_ap_idle_1;
wire                                          C_drain_IO_L1_out_39_U0_ap_ready_1;
wire                                          C_drain_IO_L1_out_39_U0_ap_rst;
wire                                          C_drain_IO_L1_out_39_U0_ap_start_1;
wire [                                   1:0] C_drain_IO_L1_out_39_U0_fifo_C_C_IO_L1_1_10134_num_data_valid;
wire [                                   1:0] C_drain_IO_L1_out_39_U0_fifo_C_C_IO_L1_out_1_10134_fifo_cap;
wire [                                   1:0] C_drain_IO_L1_out_39_U0_fifo_C_C_IO_L1_out_1_9133_num_data_valid;
wire                                          C_drain_IO_L1_out_39_U0_fifo_C_PE_9_1107_read_1;
wire [                                  63:0] C_drain_IO_L1_out_39_U0_fifo_C_drain_C_IO_L1_out_1_10134_dout;
wire                                          C_drain_IO_L1_out_39_U0_fifo_C_drain_C_IO_L1_out_1_10134_empty_n;
wire                                          C_drain_IO_L1_out_39_U0_fifo_C_drain_C_IO_L1_out_1_10134_read;
wire [                                  63:0] C_drain_IO_L1_out_39_U0_fifo_C_drain_C_IO_L1_out_1_9133_din;
wire [                                   1:0] C_drain_IO_L1_out_39_U0_fifo_C_drain_C_IO_L1_out_1_9133_fifo_cap;
wire                                          C_drain_IO_L1_out_39_U0_fifo_C_drain_C_IO_L1_out_1_9133_full_n;
wire                                          C_drain_IO_L1_out_39_U0_fifo_C_drain_C_IO_L1_out_1_9133_write;
wire [                                  31:0] C_drain_IO_L1_out_39_U0_fifo_C_drain_PE_9_1107_dout;
wire                                          C_drain_IO_L1_out_39_U0_fifo_C_drain_PE_9_1107_empty_n;
wire [                                   1:0] C_drain_IO_L1_out_39_U0_fifo_C_drain_PE_9_1107_fifo_cap;
wire [                                   1:0] C_drain_IO_L1_out_39_U0_fifo_C_drain_PE_9_1107_num_data_valid;
wire                                          C_drain_IO_L1_out_40_U0_ap_clk;
wire                                          C_drain_IO_L1_out_40_U0_ap_continue_1;
wire                                          C_drain_IO_L1_out_40_U0_ap_done_1;
wire                                          C_drain_IO_L1_out_40_U0_ap_idle_1;
wire                                          C_drain_IO_L1_out_40_U0_ap_ready_1;
wire                                          C_drain_IO_L1_out_40_U0_ap_rst;
wire                                          C_drain_IO_L1_out_40_U0_ap_start_1;
wire [                                   1:0] C_drain_IO_L1_out_40_U0_fifo_C_C_IO_L1_out_1_8132_num_data_valid;
wire [                                   1:0] C_drain_IO_L1_out_40_U0_fifo_C_C_IO_L1_out_1_9133_num_data_valid;
wire                                          C_drain_IO_L1_out_40_U0_fifo_C_PE_8_1106_read_1;
wire [                                  63:0] C_drain_IO_L1_out_40_U0_fifo_C_drain_C_IO_L1_out_1_8132_din;
wire [                                   1:0] C_drain_IO_L1_out_40_U0_fifo_C_drain_C_IO_L1_out_1_8132_fifo_cap;
wire                                          C_drain_IO_L1_out_40_U0_fifo_C_drain_C_IO_L1_out_1_8132_full_n;
wire                                          C_drain_IO_L1_out_40_U0_fifo_C_drain_C_IO_L1_out_1_8132_write;
wire [                                  63:0] C_drain_IO_L1_out_40_U0_fifo_C_drain_C_IO_L1_out_1_9133_dout;
wire                                          C_drain_IO_L1_out_40_U0_fifo_C_drain_C_IO_L1_out_1_9133_empty_n;
wire [                                   1:0] C_drain_IO_L1_out_40_U0_fifo_C_drain_C_IO_L1_out_1_9133_fifo_cap;
wire                                          C_drain_IO_L1_out_40_U0_fifo_C_drain_C_IO_L1_out_1_9133_read;
wire [                                  31:0] C_drain_IO_L1_out_40_U0_fifo_C_drain_PE_8_1106_dout;
wire                                          C_drain_IO_L1_out_40_U0_fifo_C_drain_PE_8_1106_empty_n;
wire [                                   1:0] C_drain_IO_L1_out_40_U0_fifo_C_drain_PE_8_1106_fifo_cap;
wire [                                   1:0] C_drain_IO_L1_out_40_U0_fifo_C_drain_PE_8_1106_num_data_valid;
wire                                          C_drain_IO_L1_out_41_U0_ap_clk;
wire                                          C_drain_IO_L1_out_41_U0_ap_continue_1;
wire                                          C_drain_IO_L1_out_41_U0_ap_done_1;
wire                                          C_drain_IO_L1_out_41_U0_ap_idle_1;
wire                                          C_drain_IO_L1_out_41_U0_ap_ready_1;
wire                                          C_drain_IO_L1_out_41_U0_ap_rst;
wire                                          C_drain_IO_L1_out_41_U0_ap_start_1;
wire [                                   1:0] C_drain_IO_L1_out_41_U0_fifo_C_C_IO_L1_out_1_7131_num_data_valid;
wire [                                   1:0] C_drain_IO_L1_out_41_U0_fifo_C_C_IO_L1_out_1_8132_num_data_valid;
wire                                          C_drain_IO_L1_out_41_U0_fifo_C_PE_7_1105_read_1;
wire [                                  63:0] C_drain_IO_L1_out_41_U0_fifo_C_drain_C_IO_L1_out_1_7131_din;
wire [                                   1:0] C_drain_IO_L1_out_41_U0_fifo_C_drain_C_IO_L1_out_1_7131_fifo_cap;
wire                                          C_drain_IO_L1_out_41_U0_fifo_C_drain_C_IO_L1_out_1_7131_full_n;
wire                                          C_drain_IO_L1_out_41_U0_fifo_C_drain_C_IO_L1_out_1_7131_write;
wire [                                  63:0] C_drain_IO_L1_out_41_U0_fifo_C_drain_C_IO_L1_out_1_8132_dout;
wire                                          C_drain_IO_L1_out_41_U0_fifo_C_drain_C_IO_L1_out_1_8132_empty_n;
wire [                                   1:0] C_drain_IO_L1_out_41_U0_fifo_C_drain_C_IO_L1_out_1_8132_fifo_cap;
wire                                          C_drain_IO_L1_out_41_U0_fifo_C_drain_C_IO_L1_out_1_8132_read;
wire [                                  31:0] C_drain_IO_L1_out_41_U0_fifo_C_drain_PE_7_1105_dout;
wire                                          C_drain_IO_L1_out_41_U0_fifo_C_drain_PE_7_1105_empty_n;
wire [                                   1:0] C_drain_IO_L1_out_41_U0_fifo_C_drain_PE_7_1105_fifo_cap;
wire [                                   1:0] C_drain_IO_L1_out_41_U0_fifo_C_drain_PE_7_1105_num_data_valid;
wire                                          C_drain_IO_L1_out_42_U0_ap_clk;
wire                                          C_drain_IO_L1_out_42_U0_ap_continue_1;
wire                                          C_drain_IO_L1_out_42_U0_ap_done_1;
wire                                          C_drain_IO_L1_out_42_U0_ap_idle_1;
wire                                          C_drain_IO_L1_out_42_U0_ap_ready_1;
wire                                          C_drain_IO_L1_out_42_U0_ap_rst;
wire                                          C_drain_IO_L1_out_42_U0_ap_start_1;
wire [                                   1:0] C_drain_IO_L1_out_42_U0_fifo_C_C_IO_L1_out_1_6130_num_data_valid;
wire [                                   1:0] C_drain_IO_L1_out_42_U0_fifo_C_C_IO_L1_out_1_7131_num_data_valid;
wire                                          C_drain_IO_L1_out_42_U0_fifo_C_PE_6_1104_read_1;
wire [                                  63:0] C_drain_IO_L1_out_42_U0_fifo_C_drain_C_IO_L1_out_1_6130_din;
wire [                                   1:0] C_drain_IO_L1_out_42_U0_fifo_C_drain_C_IO_L1_out_1_6130_fifo_cap;
wire                                          C_drain_IO_L1_out_42_U0_fifo_C_drain_C_IO_L1_out_1_6130_full_n;
wire                                          C_drain_IO_L1_out_42_U0_fifo_C_drain_C_IO_L1_out_1_6130_write;
wire [                                  63:0] C_drain_IO_L1_out_42_U0_fifo_C_drain_C_IO_L1_out_1_7131_dout;
wire                                          C_drain_IO_L1_out_42_U0_fifo_C_drain_C_IO_L1_out_1_7131_empty_n;
wire [                                   1:0] C_drain_IO_L1_out_42_U0_fifo_C_drain_C_IO_L1_out_1_7131_fifo_cap;
wire                                          C_drain_IO_L1_out_42_U0_fifo_C_drain_C_IO_L1_out_1_7131_read;
wire [                                  31:0] C_drain_IO_L1_out_42_U0_fifo_C_drain_PE_6_1104_dout;
wire                                          C_drain_IO_L1_out_42_U0_fifo_C_drain_PE_6_1104_empty_n;
wire [                                   1:0] C_drain_IO_L1_out_42_U0_fifo_C_drain_PE_6_1104_fifo_cap;
wire [                                   1:0] C_drain_IO_L1_out_42_U0_fifo_C_drain_PE_6_1104_num_data_valid;
wire                                          C_drain_IO_L1_out_43_U0_ap_clk;
wire                                          C_drain_IO_L1_out_43_U0_ap_continue_1;
wire                                          C_drain_IO_L1_out_43_U0_ap_done_1;
wire                                          C_drain_IO_L1_out_43_U0_ap_idle_1;
wire                                          C_drain_IO_L1_out_43_U0_ap_ready_1;
wire                                          C_drain_IO_L1_out_43_U0_ap_rst;
wire                                          C_drain_IO_L1_out_43_U0_ap_start_1;
wire [                                   1:0] C_drain_IO_L1_out_43_U0_fifo_C_C_IO_L1_out_1_5129_num_data_valid;
wire [                                   1:0] C_drain_IO_L1_out_43_U0_fifo_C_C_IO_L1_out_1_6130_num_data_valid;
wire                                          C_drain_IO_L1_out_43_U0_fifo_C_PE_5_1103_read_1;
wire [                                  63:0] C_drain_IO_L1_out_43_U0_fifo_C_drain_C_IO_L1_out_1_5129_din;
wire [                                   1:0] C_drain_IO_L1_out_43_U0_fifo_C_drain_C_IO_L1_out_1_5129_fifo_cap;
wire                                          C_drain_IO_L1_out_43_U0_fifo_C_drain_C_IO_L1_out_1_5129_full_n;
wire                                          C_drain_IO_L1_out_43_U0_fifo_C_drain_C_IO_L1_out_1_5129_write;
wire [                                  63:0] C_drain_IO_L1_out_43_U0_fifo_C_drain_C_IO_L1_out_1_6130_dout;
wire                                          C_drain_IO_L1_out_43_U0_fifo_C_drain_C_IO_L1_out_1_6130_empty_n;
wire [                                   1:0] C_drain_IO_L1_out_43_U0_fifo_C_drain_C_IO_L1_out_1_6130_fifo_cap;
wire                                          C_drain_IO_L1_out_43_U0_fifo_C_drain_C_IO_L1_out_1_6130_read;
wire [                                  31:0] C_drain_IO_L1_out_43_U0_fifo_C_drain_PE_5_1103_dout;
wire                                          C_drain_IO_L1_out_43_U0_fifo_C_drain_PE_5_1103_empty_n;
wire [                                   1:0] C_drain_IO_L1_out_43_U0_fifo_C_drain_PE_5_1103_fifo_cap;
wire [                                   1:0] C_drain_IO_L1_out_43_U0_fifo_C_drain_PE_5_1103_num_data_valid;
wire                                          C_drain_IO_L1_out_44_U0_ap_clk;
wire                                          C_drain_IO_L1_out_44_U0_ap_continue_1;
wire                                          C_drain_IO_L1_out_44_U0_ap_done_1;
wire                                          C_drain_IO_L1_out_44_U0_ap_idle_1;
wire                                          C_drain_IO_L1_out_44_U0_ap_ready_1;
wire                                          C_drain_IO_L1_out_44_U0_ap_rst;
wire                                          C_drain_IO_L1_out_44_U0_ap_start_1;
wire [                                   1:0] C_drain_IO_L1_out_44_U0_fifo_C_C_IO_L1_out_1_4128_num_data_valid;
wire [                                   1:0] C_drain_IO_L1_out_44_U0_fifo_C_C_IO_L1_out_1_5129_num_data_valid;
wire                                          C_drain_IO_L1_out_44_U0_fifo_C_PE_4_1102_read_1;
wire [                                  63:0] C_drain_IO_L1_out_44_U0_fifo_C_drain_C_IO_L1_out_1_4128_din;
wire [                                   1:0] C_drain_IO_L1_out_44_U0_fifo_C_drain_C_IO_L1_out_1_4128_fifo_cap;
wire                                          C_drain_IO_L1_out_44_U0_fifo_C_drain_C_IO_L1_out_1_4128_full_n;
wire                                          C_drain_IO_L1_out_44_U0_fifo_C_drain_C_IO_L1_out_1_4128_write;
wire [                                  63:0] C_drain_IO_L1_out_44_U0_fifo_C_drain_C_IO_L1_out_1_5129_dout;
wire                                          C_drain_IO_L1_out_44_U0_fifo_C_drain_C_IO_L1_out_1_5129_empty_n;
wire [                                   1:0] C_drain_IO_L1_out_44_U0_fifo_C_drain_C_IO_L1_out_1_5129_fifo_cap;
wire                                          C_drain_IO_L1_out_44_U0_fifo_C_drain_C_IO_L1_out_1_5129_read;
wire [                                  31:0] C_drain_IO_L1_out_44_U0_fifo_C_drain_PE_4_1102_dout;
wire                                          C_drain_IO_L1_out_44_U0_fifo_C_drain_PE_4_1102_empty_n;
wire [                                   1:0] C_drain_IO_L1_out_44_U0_fifo_C_drain_PE_4_1102_fifo_cap;
wire [                                   1:0] C_drain_IO_L1_out_44_U0_fifo_C_drain_PE_4_1102_num_data_valid;
wire                                          C_drain_IO_L1_out_45_U0_ap_clk;
wire                                          C_drain_IO_L1_out_45_U0_ap_continue_1;
wire                                          C_drain_IO_L1_out_45_U0_ap_done_1;
wire                                          C_drain_IO_L1_out_45_U0_ap_idle_1;
wire                                          C_drain_IO_L1_out_45_U0_ap_ready_1;
wire                                          C_drain_IO_L1_out_45_U0_ap_rst;
wire                                          C_drain_IO_L1_out_45_U0_ap_start_1;
wire [                                   1:0] C_drain_IO_L1_out_45_U0_fifo_C_C_IO_L1_out_1_3127_num_data_valid;
wire [                                   1:0] C_drain_IO_L1_out_45_U0_fifo_C_C_IO_L1_out_1_4128_num_data_valid;
wire                                          C_drain_IO_L1_out_45_U0_fifo_C_PE_3_1101_read_1;
wire [                                  63:0] C_drain_IO_L1_out_45_U0_fifo_C_drain_C_IO_L1_out_1_3127_din;
wire [                                   1:0] C_drain_IO_L1_out_45_U0_fifo_C_drain_C_IO_L1_out_1_3127_fifo_cap;
wire                                          C_drain_IO_L1_out_45_U0_fifo_C_drain_C_IO_L1_out_1_3127_full_n;
wire                                          C_drain_IO_L1_out_45_U0_fifo_C_drain_C_IO_L1_out_1_3127_write;
wire [                                  63:0] C_drain_IO_L1_out_45_U0_fifo_C_drain_C_IO_L1_out_1_4128_dout;
wire                                          C_drain_IO_L1_out_45_U0_fifo_C_drain_C_IO_L1_out_1_4128_empty_n;
wire [                                   1:0] C_drain_IO_L1_out_45_U0_fifo_C_drain_C_IO_L1_out_1_4128_fifo_cap;
wire                                          C_drain_IO_L1_out_45_U0_fifo_C_drain_C_IO_L1_out_1_4128_read;
wire [                                  31:0] C_drain_IO_L1_out_45_U0_fifo_C_drain_PE_3_1101_dout;
wire                                          C_drain_IO_L1_out_45_U0_fifo_C_drain_PE_3_1101_empty_n;
wire [                                   1:0] C_drain_IO_L1_out_45_U0_fifo_C_drain_PE_3_1101_fifo_cap;
wire [                                   1:0] C_drain_IO_L1_out_45_U0_fifo_C_drain_PE_3_1101_num_data_valid;
wire                                          C_drain_IO_L1_out_46_U0_ap_clk;
wire                                          C_drain_IO_L1_out_46_U0_ap_continue_1;
wire                                          C_drain_IO_L1_out_46_U0_ap_done_1;
wire                                          C_drain_IO_L1_out_46_U0_ap_idle_1;
wire                                          C_drain_IO_L1_out_46_U0_ap_ready_1;
wire                                          C_drain_IO_L1_out_46_U0_ap_rst;
wire                                          C_drain_IO_L1_out_46_U0_ap_start_1;
wire [                                   1:0] C_drain_IO_L1_out_46_U0_fifo_C_C_IO_L1_out_1_2126_num_data_valid;
wire [                                   1:0] C_drain_IO_L1_out_46_U0_fifo_C_C_IO_L1_out_1_3127_num_data_valid;
wire                                          C_drain_IO_L1_out_46_U0_fifo_C_PE_2_1100_read_1;
wire [                                  63:0] C_drain_IO_L1_out_46_U0_fifo_C_drain_C_IO_L1_out_1_2126_din;
wire [                                   1:0] C_drain_IO_L1_out_46_U0_fifo_C_drain_C_IO_L1_out_1_2126_fifo_cap;
wire                                          C_drain_IO_L1_out_46_U0_fifo_C_drain_C_IO_L1_out_1_2126_full_n;
wire                                          C_drain_IO_L1_out_46_U0_fifo_C_drain_C_IO_L1_out_1_2126_write;
wire [                                  63:0] C_drain_IO_L1_out_46_U0_fifo_C_drain_C_IO_L1_out_1_3127_dout;
wire                                          C_drain_IO_L1_out_46_U0_fifo_C_drain_C_IO_L1_out_1_3127_empty_n;
wire [                                   1:0] C_drain_IO_L1_out_46_U0_fifo_C_drain_C_IO_L1_out_1_3127_fifo_cap;
wire                                          C_drain_IO_L1_out_46_U0_fifo_C_drain_C_IO_L1_out_1_3127_read;
wire [                                  31:0] C_drain_IO_L1_out_46_U0_fifo_C_drain_PE_2_1100_dout;
wire                                          C_drain_IO_L1_out_46_U0_fifo_C_drain_PE_2_1100_empty_n;
wire [                                   1:0] C_drain_IO_L1_out_46_U0_fifo_C_drain_PE_2_1100_fifo_cap;
wire [                                   1:0] C_drain_IO_L1_out_46_U0_fifo_C_drain_PE_2_1100_num_data_valid;
wire                                          C_drain_IO_L1_out_47_U0_ap_clk;
wire                                          C_drain_IO_L1_out_47_U0_ap_continue_1;
wire                                          C_drain_IO_L1_out_47_U0_ap_done_1;
wire                                          C_drain_IO_L1_out_47_U0_ap_idle_1;
wire                                          C_drain_IO_L1_out_47_U0_ap_ready_1;
wire                                          C_drain_IO_L1_out_47_U0_ap_rst;
wire                                          C_drain_IO_L1_out_47_U0_ap_start_1;
wire [                                   1:0] C_drain_IO_L1_out_47_U0_fifo_C_C_IO_L1_out_1_1125_num_data_valid;
wire [                                   1:0] C_drain_IO_L1_out_47_U0_fifo_C_C_IO_L1_out_1_2126_num_data_valid;
wire                                          C_drain_IO_L1_out_47_U0_fifo_C_PE_1_199_read_1;
wire [                                  63:0] C_drain_IO_L1_out_47_U0_fifo_C_drain_C_IO_L1_out_1_1125_din;
wire [                                   1:0] C_drain_IO_L1_out_47_U0_fifo_C_drain_C_IO_L1_out_1_1125_fifo_cap;
wire                                          C_drain_IO_L1_out_47_U0_fifo_C_drain_C_IO_L1_out_1_1125_full_n;
wire                                          C_drain_IO_L1_out_47_U0_fifo_C_drain_C_IO_L1_out_1_1125_write;
wire [                                  63:0] C_drain_IO_L1_out_47_U0_fifo_C_drain_C_IO_L1_out_1_2126_dout;
wire                                          C_drain_IO_L1_out_47_U0_fifo_C_drain_C_IO_L1_out_1_2126_empty_n;
wire [                                   1:0] C_drain_IO_L1_out_47_U0_fifo_C_drain_C_IO_L1_out_1_2126_fifo_cap;
wire                                          C_drain_IO_L1_out_47_U0_fifo_C_drain_C_IO_L1_out_1_2126_read;
wire [                                  31:0] C_drain_IO_L1_out_47_U0_fifo_C_drain_PE_1_199_dout;
wire                                          C_drain_IO_L1_out_47_U0_fifo_C_drain_PE_1_199_empty_n;
wire [                                   1:0] C_drain_IO_L1_out_47_U0_fifo_C_drain_PE_1_199_fifo_cap;
wire [                                   1:0] C_drain_IO_L1_out_47_U0_fifo_C_drain_PE_1_199_num_data_valid;
wire                                          C_drain_IO_L1_out_48_U0_ap_clk;
wire                                          C_drain_IO_L1_out_48_U0_ap_continue_1;
wire                                          C_drain_IO_L1_out_48_U0_ap_done_1;
wire                                          C_drain_IO_L1_out_48_U0_ap_idle_1;
wire                                          C_drain_IO_L1_out_48_U0_ap_ready_1;
wire                                          C_drain_IO_L1_out_48_U0_ap_rst;
wire                                          C_drain_IO_L1_out_48_U0_ap_start_1;
wire [                                   1:0] C_drain_IO_L1_out_48_U0_fifo_C_C_IO_L1_out_1_0124_num_data_valid;
wire [                                   1:0] C_drain_IO_L1_out_48_U0_fifo_C_C_IO_L1_out_1_1125_num_data_valid;
wire                                          C_drain_IO_L1_out_48_U0_fifo_C_PE_0_198_read_1;
wire [                                  63:0] C_drain_IO_L1_out_48_U0_fifo_C_drain_C_IO_L1_out_1_0124_din;
wire [                                   1:0] C_drain_IO_L1_out_48_U0_fifo_C_drain_C_IO_L1_out_1_0124_fifo_cap;
wire                                          C_drain_IO_L1_out_48_U0_fifo_C_drain_C_IO_L1_out_1_0124_full_n;
wire                                          C_drain_IO_L1_out_48_U0_fifo_C_drain_C_IO_L1_out_1_0124_write;
wire [                                  63:0] C_drain_IO_L1_out_48_U0_fifo_C_drain_C_IO_L1_out_1_1125_dout;
wire                                          C_drain_IO_L1_out_48_U0_fifo_C_drain_C_IO_L1_out_1_1125_empty_n;
wire [                                   1:0] C_drain_IO_L1_out_48_U0_fifo_C_drain_C_IO_L1_out_1_1125_fifo_cap;
wire                                          C_drain_IO_L1_out_48_U0_fifo_C_drain_C_IO_L1_out_1_1125_read;
wire [                                  31:0] C_drain_IO_L1_out_48_U0_fifo_C_drain_PE_0_198_dout;
wire                                          C_drain_IO_L1_out_48_U0_fifo_C_drain_PE_0_198_empty_n;
wire [                                   1:0] C_drain_IO_L1_out_48_U0_fifo_C_drain_PE_0_198_fifo_cap;
wire [                                   1:0] C_drain_IO_L1_out_48_U0_fifo_C_drain_PE_0_198_num_data_valid;
wire                                          C_drain_IO_L1_out_U0_ap_clk;
wire                                          C_drain_IO_L1_out_U0_ap_continue_1;
wire                                          C_drain_IO_L1_out_U0_ap_done_1;
wire                                          C_drain_IO_L1_out_U0_ap_idle_1;
wire                                          C_drain_IO_L1_out_U0_ap_ready_1;
wire                                          C_drain_IO_L1_out_U0_ap_rst;
wire                                          C_drain_IO_L1_out_U0_ap_start_1;
wire [                                  63:0] C_drain_IO_L1_out_U0_fifo_C_C_IO_L1_0_11122_din_1;
wire                                          C_drain_IO_L1_out_U0_fifo_C_C_IO_L1_0_12123_read_1;
wire [                                   1:0] C_drain_IO_L1_out_U0_fifo_C_C_IO_L1_out_0_11122_num_data_valid;
wire [                                   1:0] C_drain_IO_L1_out_U0_fifo_C_C_IO_L1_out_0_12123_num_data_valid;
wire [                                   1:0] C_drain_IO_L1_out_U0_fifo_C_drain_C_IO_L1_out_0_11122_fifo_cap;
wire                                          C_drain_IO_L1_out_U0_fifo_C_drain_C_IO_L1_out_0_11122_full_n;
wire                                          C_drain_IO_L1_out_U0_fifo_C_drain_C_IO_L1_out_0_11122_write;
wire                                          C_drain_IO_L1_out_U0_fifo_C_drain_C_IO_L1_out_0_12123_empty_n;
wire [                                   1:0] C_drain_IO_L1_out_U0_fifo_C_drain_C_IO_L1_out_0_12123_fifo_cap;
wire [                                  63:0] C_drain_IO_L1_out_U0_fifo_C_drain_C_drain_IO_L1_out_0_12123_dout;
wire [                                  31:0] C_drain_IO_L1_out_U0_fifo_C_drain_PE_11_096_dout;
wire                                          C_drain_IO_L1_out_U0_fifo_C_drain_PE_11_096_empty_n;
wire [                                   1:0] C_drain_IO_L1_out_U0_fifo_C_drain_PE_11_096_fifo_cap;
wire [                                   1:0] C_drain_IO_L1_out_U0_fifo_C_drain_PE_11_096_num_data_valid;
wire                                          C_drain_IO_L1_out_U0_fifo_C_drain_PE_11_096_read_1;
wire                                          C_drain_IO_L1_out_U0_fifo_PE_12_097_read_1;
wire                                          C_drain_IO_L1_out_boundary_36_U0_ap_clk;
wire                                          C_drain_IO_L1_out_boundary_36_U0_ap_continue_1;
wire                                          C_drain_IO_L1_out_boundary_36_U0_ap_done_1;
wire                                          C_drain_IO_L1_out_boundary_36_U0_ap_idle_1;
wire                                          C_drain_IO_L1_out_boundary_36_U0_ap_ready_1;
wire                                          C_drain_IO_L1_out_boundary_36_U0_ap_rst;
wire                                          C_drain_IO_L1_out_boundary_36_U0_ap_start_1;
wire [                                   1:0] C_drain_IO_L1_out_boundary_36_U0_fifo_C_C_1_12136_num_data_valid;
wire                                          C_drain_IO_L1_out_boundary_36_U0_fifo_C_C_IO_L1_1_12136_full_n;
wire                                          C_drain_IO_L1_out_boundary_36_U0_fifo_C_C_IO_L1_1_12136_write;
wire [                                   1:0] C_drain_IO_L1_out_boundary_36_U0_fifo_C_C_IO_L1_out_1_12136_cap;
wire [                                  63:0] C_drain_IO_L1_out_boundary_36_U0_fifo_C_C_IO_L1_out_1_12136_din;
wire [                                   1:0] C_drain_IO_L1_out_boundary_36_U0_fifo_C_PE_12_1110_fifo_cap;
wire [                                  31:0] C_drain_IO_L1_out_boundary_36_U0_fifo_C_drain_PE_12_1110_dout;
wire                                          C_drain_IO_L1_out_boundary_36_U0_fifo_C_drain_PE_12_1110_empty_n;
wire [                                   1:0] C_drain_IO_L1_out_boundary_36_U0_fifo_PE_12_1110_num_data_valid;
wire                                          C_drain_IO_L1_out_boundary_U0_ap_clk;
wire                                          C_drain_IO_L1_out_boundary_U0_ap_continue_1;
wire                                          C_drain_IO_L1_out_boundary_U0_ap_done_1;
wire                                          C_drain_IO_L1_out_boundary_U0_ap_idle_1;
wire                                          C_drain_IO_L1_out_boundary_U0_ap_ready_1;
wire                                          C_drain_IO_L1_out_boundary_U0_ap_rst;
wire                                          C_drain_IO_L1_out_boundary_U0_ap_start_1;
wire [                                   1:0] C_drain_IO_L1_out_boundary_U0_fifo_C_C_IO_L1_out_0_12123_cap;
wire [                                  63:0] C_drain_IO_L1_out_boundary_U0_fifo_C_C_IO_L1_out_0_12123_din;
wire                                          C_drain_IO_L1_out_boundary_U0_fifo_C_C_IO_L1_out_0_12123_full_n;
wire                                          C_drain_IO_L1_out_boundary_U0_fifo_C_C_IO_L1_out_0_12123_write;
wire [                                   1:0] C_drain_IO_L1_out_boundary_U0_fifo_C_C_L1_0_12123_num_data_valid;
wire [                                   1:0] C_drain_IO_L1_out_boundary_U0_fifo_C_PE_12_097_num_data_valid;
wire [                                  31:0] C_drain_IO_L1_out_boundary_U0_fifo_C_drain_PE_12_097_dout;
wire                                          C_drain_IO_L1_out_boundary_U0_fifo_C_drain_PE_12_097_empty_n;
wire [                                   1:0] C_drain_IO_L1_out_boundary_U0_fifo_C_drain_PE_12_097_fifo_cap;
wire                                          C_drain_IO_L2_out_U0_ap_clk;
wire                                          C_drain_IO_L2_out_U0_ap_continue_1;
wire                                          C_drain_IO_L2_out_U0_ap_done_1;
wire                                          C_drain_IO_L2_out_U0_ap_idle_1;
wire                                          C_drain_IO_L2_out_U0_ap_ready_1;
wire                                          C_drain_IO_L2_out_U0_ap_rst;
wire                                          C_drain_IO_L2_out_U0_ap_start_1;
wire                                          C_drain_IO_L2_out_U0_fifo_C_C_IO_L1_0_0111_read_1;
wire [                                   1:0] C_drain_IO_L2_out_U0_fifo_C_C_IO_L1_out_0_0111_num_data_valid;
wire                                          C_drain_IO_L2_out_U0_fifo_C_C_IO_L2_0137_write_1;
wire                                          C_drain_IO_L2_out_U0_fifo_C_C_IO_L2_1138_read_1;
wire [                                  63:0] C_drain_IO_L2_out_U0_fifo_C_C_IO_L2_out_0137_din_1;
wire [                                   1:0] C_drain_IO_L2_out_U0_fifo_C_C_IO_L2_out_0137_num_data_valid;
wire [                                   1:0] C_drain_IO_L2_out_U0_fifo_C_C_IO_L2_out_1138_num_data_valid;
wire                                          C_drain_IO_L2_out_U0_fifo_C_drain_C_IO_L1_out_0_0111_empty_n;
wire [                                   1:0] C_drain_IO_L2_out_U0_fifo_C_drain_C_IO_L1_out_0_0111_fifo_cap;
wire [                                   1:0] C_drain_IO_L2_out_U0_fifo_C_drain_C_IO_L2_out_0137_fifo_cap;
wire [                                   1:0] C_drain_IO_L2_out_U0_fifo_C_drain_C_IO_L2_out_1138_fifo_cap;
wire [                                  63:0] C_drain_IO_L2_out_U0_fifo_C_drain_C_drain_IO_L1_out_0_0111_dout;
wire                                          C_drain_IO_L2_out_U0_fifo_C_drain_C_drain_IO_L2_out_0137_full_n;
wire [                                  63:0] C_drain_IO_L2_out_U0_fifo_C_drain_C_drain_IO_L2_out_1138_dout;
wire                                          C_drain_IO_L2_out_U0_fifo_C_drain_C_drain_IO_L2_out_1138_empty_n;
wire                                          C_drain_IO_L2_out_boundary_U0_ap_clk;
wire                                          C_drain_IO_L2_out_boundary_U0_ap_continue_1;
wire                                          C_drain_IO_L2_out_boundary_U0_ap_done_1;
wire                                          C_drain_IO_L2_out_boundary_U0_ap_idle_1;
wire                                          C_drain_IO_L2_out_boundary_U0_ap_ready_1;
wire                                          C_drain_IO_L2_out_boundary_U0_ap_rst;
wire                                          C_drain_IO_L2_out_boundary_U0_ap_start_1;
wire [                                  63:0] C_drain_IO_L2_out_boundary_U0_fifo_C_C_IO_L1_out_1_0124_dout;
wire                                          C_drain_IO_L2_out_boundary_U0_fifo_C_C_IO_L1_out_1_0124_empty_n;
wire [                                   1:0] C_drain_IO_L2_out_boundary_U0_fifo_C_C_IO_L1_out_1_0124_fifo_cap;
wire                                          C_drain_IO_L2_out_boundary_U0_fifo_C_C_IO_L1_out_1_0124_read;
wire [                                   1:0] C_drain_IO_L2_out_boundary_U0_fifo_C_C_IO_L2_1138_num_data_valid;
wire [                                   1:0] C_drain_IO_L2_out_boundary_U0_fifo_C_C_IO_L2_out_1138_fifo_cap;
wire                                          C_drain_IO_L2_out_boundary_U0_fifo_C_C_IO_L2_out_1138_full_n;
wire                                          C_drain_IO_L2_out_boundary_U0_fifo_C_C_IO_L2_out_1138_write;
wire [                                   1:0] C_drain_IO_L2_out_boundary_U0_fifo_C_C_L1_1_0124_num_data_valid;
wire [                                  63:0] C_drain_IO_L2_out_boundary_U0_fifo_C_drain_C_IO_L2_out_1138_din;
wire [                                  63:0] C_drain_IO_L3_out_U0_C_dout;
wire                                          C_drain_IO_L3_out_U0_C_empty_n;
wire [                                   6:0] C_drain_IO_L3_out_U0_C_fifo_cap;
wire [                                   6:0] C_drain_IO_L3_out_U0_C_num_data_valid;
wire                                          C_drain_IO_L3_out_U0_C_read_1;
wire                                          C_drain_IO_L3_out_U0_ap_clk;
wire                                          C_drain_IO_L3_out_U0_ap_continue_1;
wire                                          C_drain_IO_L3_out_U0_ap_done_1;
wire                                          C_drain_IO_L3_out_U0_ap_idle_1;
wire                                          C_drain_IO_L3_out_U0_ap_ready_1;
wire                                          C_drain_IO_L3_out_U0_ap_rst;
wire                                          C_drain_IO_L3_out_U0_ap_start_1;
wire                                          C_drain_IO_L3_out_U0_fifo_C_C_IO_L2_0137_read_1;
wire [                                   1:0] C_drain_IO_L3_out_U0_fifo_C_C_IO_L2_out_0137_num_data_valid;
wire [                                   1:0] C_drain_IO_L3_out_U0_fifo_C_drain_C_IO_L2_out_0137_fifo_cap;
wire [                                  63:0] C_drain_IO_L3_out_U0_fifo_C_drain_C_drain_IO_L2_out_0137_dout;
wire                                          C_drain_IO_L3_out_U0_fifo_C_drain_C_drain_IO_L2_out_0137_empty_n;
wire [                                  63:0] C_drain_IO_L3_out_U0_m_axi_gmem_C_ARADDR_1;
wire [                                   1:0] C_drain_IO_L3_out_U0_m_axi_gmem_C_ARBURST_1;
wire [                                   3:0] C_drain_IO_L3_out_U0_m_axi_gmem_C_ARCACHE_1;
wire [                                   0:0] C_drain_IO_L3_out_U0_m_axi_gmem_C_ARID_1;
wire [                                  31:0] C_drain_IO_L3_out_U0_m_axi_gmem_C_ARLEN_1;
wire [                                   1:0] C_drain_IO_L3_out_U0_m_axi_gmem_C_ARLOCK_1;
wire [                                   2:0] C_drain_IO_L3_out_U0_m_axi_gmem_C_ARPROT_1;
wire [                                   3:0] C_drain_IO_L3_out_U0_m_axi_gmem_C_ARQOS_1;
wire                                          C_drain_IO_L3_out_U0_m_axi_gmem_C_ARREADY;
wire [                                   3:0] C_drain_IO_L3_out_U0_m_axi_gmem_C_ARREGION_1;
wire [                                   2:0] C_drain_IO_L3_out_U0_m_axi_gmem_C_ARSIZE_1;
wire [                                   0:0] C_drain_IO_L3_out_U0_m_axi_gmem_C_ARUSER_1;
wire                                          C_drain_IO_L3_out_U0_m_axi_gmem_C_ARVALID_1;
wire [                                  63:0] C_drain_IO_L3_out_U0_m_axi_gmem_C_AWADDR_1;
wire [                                   1:0] C_drain_IO_L3_out_U0_m_axi_gmem_C_AWBURST_1;
wire [                                   3:0] C_drain_IO_L3_out_U0_m_axi_gmem_C_AWCACHE_1;
wire [                                   0:0] C_drain_IO_L3_out_U0_m_axi_gmem_C_AWID_1;
wire [                                  31:0] C_drain_IO_L3_out_U0_m_axi_gmem_C_AWLEN_1;
wire [                                   1:0] C_drain_IO_L3_out_U0_m_axi_gmem_C_AWLOCK_1;
wire [                                   2:0] C_drain_IO_L3_out_U0_m_axi_gmem_C_AWPROT_1;
wire [                                   3:0] C_drain_IO_L3_out_U0_m_axi_gmem_C_AWQOS_1;
wire                                          C_drain_IO_L3_out_U0_m_axi_gmem_C_AWREADY;
wire [                                   3:0] C_drain_IO_L3_out_U0_m_axi_gmem_C_AWREGION_1;
wire [                                   2:0] C_drain_IO_L3_out_U0_m_axi_gmem_C_AWSIZE_1;
wire [                                   0:0] C_drain_IO_L3_out_U0_m_axi_gmem_C_AWUSER_1;
wire                                          C_drain_IO_L3_out_U0_m_axi_gmem_C_AWVALID_1;
wire [                                   0:0] C_drain_IO_L3_out_U0_m_axi_gmem_C_BID;
wire                                          C_drain_IO_L3_out_U0_m_axi_gmem_C_BREADY_1;
wire [                                   1:0] C_drain_IO_L3_out_U0_m_axi_gmem_C_BRESP;
wire [                                   0:0] C_drain_IO_L3_out_U0_m_axi_gmem_C_BUSER;
wire                                          C_drain_IO_L3_out_U0_m_axi_gmem_C_BVALID;
wire [                                 511:0] C_drain_IO_L3_out_U0_m_axi_gmem_C_RDATA;
wire [                                   8:0] C_drain_IO_L3_out_U0_m_axi_gmem_C_RFIFONUM;
wire [                                   0:0] C_drain_IO_L3_out_U0_m_axi_gmem_C_RID;
wire                                          C_drain_IO_L3_out_U0_m_axi_gmem_C_RLAST;
wire                                          C_drain_IO_L3_out_U0_m_axi_gmem_C_RREADY_1;
wire [                                   1:0] C_drain_IO_L3_out_U0_m_axi_gmem_C_RRESP;
wire [                                   0:0] C_drain_IO_L3_out_U0_m_axi_gmem_C_RUSER;
wire                                          C_drain_IO_L3_out_U0_m_axi_gmem_C_RVALID;
wire [                                 511:0] C_drain_IO_L3_out_U0_m_axi_gmem_C_WDATA_1;
wire [                                   0:0] C_drain_IO_L3_out_U0_m_axi_gmem_C_WID_1;
wire                                          C_drain_IO_L3_out_U0_m_axi_gmem_C_WLAST_1;
wire                                          C_drain_IO_L3_out_U0_m_axi_gmem_C_WREADY;
wire [                                  63:0] C_drain_IO_L3_out_U0_m_axi_gmem_C_WSTRB_1;
wire [                                   0:0] C_drain_IO_L3_out_U0_m_axi_gmem_C_WUSER_1;
wire                                          C_drain_IO_L3_out_U0_m_axi_gmem_C_WVALID_1;
wire                                          PE_wrapper_0_0_U0_ap_clk;
wire                                          PE_wrapper_0_0_U0_ap_continue_1;
wire                                          PE_wrapper_0_0_U0_ap_done_1;
wire                                          PE_wrapper_0_0_U0_ap_idle_1;
wire                                          PE_wrapper_0_0_U0_ap_ready_1;
wire                                          PE_wrapper_0_0_U0_ap_rst;
wire                                          PE_wrapper_0_0_U0_ap_start_1;
wire [                                 255:0] PE_wrapper_0_0_U0_fifo_A_PE_0_018_dout;
wire                                          PE_wrapper_0_0_U0_fifo_A_PE_0_018_empty_n;
wire [                                   1:0] PE_wrapper_0_0_U0_fifo_A_PE_0_018_fifo_cap;
wire [                                   1:0] PE_wrapper_0_0_U0_fifo_A_PE_0_018_num_data_valid;
wire                                          PE_wrapper_0_0_U0_fifo_A_PE_0_018_read_1;
wire [                                 255:0] PE_wrapper_0_0_U0_fifo_A_PE_0_119_din_1;
wire [                                   1:0] PE_wrapper_0_0_U0_fifo_A_PE_0_119_fifo_cap;
wire                                          PE_wrapper_0_0_U0_fifo_A_PE_0_119_full_n;
wire [                                   1:0] PE_wrapper_0_0_U0_fifo_A_PE_0_119_num_data_valid;
wire                                          PE_wrapper_0_0_U0_fifo_A_PE_0_119_write_1;
wire [                                 255:0] PE_wrapper_0_0_U0_fifo_B_PE_0_057_dout;
wire                                          PE_wrapper_0_0_U0_fifo_B_PE_0_057_empty_n;
wire [                                   1:0] PE_wrapper_0_0_U0_fifo_B_PE_0_057_fifo_cap;
wire [                                   1:0] PE_wrapper_0_0_U0_fifo_B_PE_0_057_num_data_valid;
wire                                          PE_wrapper_0_0_U0_fifo_B_PE_0_057_read_1;
wire [                                 255:0] PE_wrapper_0_0_U0_fifo_B_PE_1_058_din_1;
wire [                                   1:0] PE_wrapper_0_0_U0_fifo_B_PE_1_058_fifo_cap;
wire                                          PE_wrapper_0_0_U0_fifo_B_PE_1_058_full_n;
wire [                                   1:0] PE_wrapper_0_0_U0_fifo_B_PE_1_058_num_data_valid;
wire                                          PE_wrapper_0_0_U0_fifo_B_PE_1_058_write_1;
wire [                                  31:0] PE_wrapper_0_0_U0_fifo_C_drain_PE_0_085_din_1;
wire [                                   1:0] PE_wrapper_0_0_U0_fifo_C_drain_PE_0_085_fifo_cap;
wire                                          PE_wrapper_0_0_U0_fifo_C_drain_PE_0_085_full_n;
wire [                                   1:0] PE_wrapper_0_0_U0_fifo_C_drain_PE_0_085_num_data_valid;
wire                                          PE_wrapper_0_0_U0_fifo_C_drain_PE_0_085_write_1;
wire                                          PE_wrapper_0_1_U0_ap_clk;
wire                                          PE_wrapper_0_1_U0_ap_continue_1;
wire                                          PE_wrapper_0_1_U0_ap_done_1;
wire                                          PE_wrapper_0_1_U0_ap_idle_1;
wire                                          PE_wrapper_0_1_U0_ap_ready_1;
wire                                          PE_wrapper_0_1_U0_ap_rst;
wire                                          PE_wrapper_0_1_U0_ap_start_1;
wire [                                 255:0] PE_wrapper_0_1_U0_fifo_A_PE_0_119_dout;
wire                                          PE_wrapper_0_1_U0_fifo_A_PE_0_119_empty_n;
wire [                                   1:0] PE_wrapper_0_1_U0_fifo_A_PE_0_119_fifo_cap;
wire [                                   1:0] PE_wrapper_0_1_U0_fifo_A_PE_0_119_num_data_valid;
wire                                          PE_wrapper_0_1_U0_fifo_A_PE_0_119_read_1;
wire [                                 255:0] PE_wrapper_0_1_U0_fifo_A_PE_0_220_din_1;
wire [                                   1:0] PE_wrapper_0_1_U0_fifo_A_PE_0_220_fifo_cap;
wire                                          PE_wrapper_0_1_U0_fifo_A_PE_0_220_full_n;
wire [                                   1:0] PE_wrapper_0_1_U0_fifo_A_PE_0_220_num_data_valid;
wire                                          PE_wrapper_0_1_U0_fifo_A_PE_0_220_write_1;
wire [                                 255:0] PE_wrapper_0_1_U0_fifo_B_PE_0_171_dout;
wire                                          PE_wrapper_0_1_U0_fifo_B_PE_0_171_empty_n;
wire [                                   1:0] PE_wrapper_0_1_U0_fifo_B_PE_0_171_fifo_cap;
wire [                                   1:0] PE_wrapper_0_1_U0_fifo_B_PE_0_171_num_data_valid;
wire                                          PE_wrapper_0_1_U0_fifo_B_PE_0_171_read_1;
wire [                                 255:0] PE_wrapper_0_1_U0_fifo_B_PE_1_172_din_1;
wire [                                   1:0] PE_wrapper_0_1_U0_fifo_B_PE_1_172_fifo_cap;
wire                                          PE_wrapper_0_1_U0_fifo_B_PE_1_172_full_n;
wire [                                   1:0] PE_wrapper_0_1_U0_fifo_B_PE_1_172_num_data_valid;
wire                                          PE_wrapper_0_1_U0_fifo_B_PE_1_172_write_1;
wire [                                  31:0] PE_wrapper_0_1_U0_fifo_C_drain_PE_0_198_din_1;
wire [                                   1:0] PE_wrapper_0_1_U0_fifo_C_drain_PE_0_198_fifo_cap;
wire                                          PE_wrapper_0_1_U0_fifo_C_drain_PE_0_198_full_n;
wire [                                   1:0] PE_wrapper_0_1_U0_fifo_C_drain_PE_0_198_num_data_valid;
wire                                          PE_wrapper_0_1_U0_fifo_C_drain_PE_0_198_write_1;
wire                                          PE_wrapper_10_0_U0_ap_clk;
wire                                          PE_wrapper_10_0_U0_ap_continue_1;
wire                                          PE_wrapper_10_0_U0_ap_done_1;
wire                                          PE_wrapper_10_0_U0_ap_idle_1;
wire                                          PE_wrapper_10_0_U0_ap_ready_1;
wire                                          PE_wrapper_10_0_U0_ap_rst;
wire                                          PE_wrapper_10_0_U0_ap_start_1;
wire [                                 255:0] PE_wrapper_10_0_U0_fifo_A_PE_10_048_dout;
wire                                          PE_wrapper_10_0_U0_fifo_A_PE_10_048_empty_n;
wire [                                   1:0] PE_wrapper_10_0_U0_fifo_A_PE_10_048_fifo_cap;
wire [                                   1:0] PE_wrapper_10_0_U0_fifo_A_PE_10_048_num_data_valid;
wire                                          PE_wrapper_10_0_U0_fifo_A_PE_10_048_read_1;
wire [                                 255:0] PE_wrapper_10_0_U0_fifo_A_PE_10_149_din_1;
wire [                                   1:0] PE_wrapper_10_0_U0_fifo_A_PE_10_149_fifo_cap;
wire                                          PE_wrapper_10_0_U0_fifo_A_PE_10_149_full_n;
wire [                                   1:0] PE_wrapper_10_0_U0_fifo_A_PE_10_149_num_data_valid;
wire                                          PE_wrapper_10_0_U0_fifo_A_PE_10_149_write_1;
wire [                                 255:0] PE_wrapper_10_0_U0_fifo_B_PE_10_067_dout;
wire                                          PE_wrapper_10_0_U0_fifo_B_PE_10_067_empty_n;
wire [                                   1:0] PE_wrapper_10_0_U0_fifo_B_PE_10_067_fifo_cap;
wire [                                   1:0] PE_wrapper_10_0_U0_fifo_B_PE_10_067_num_data_valid;
wire                                          PE_wrapper_10_0_U0_fifo_B_PE_10_067_read_1;
wire [                                 255:0] PE_wrapper_10_0_U0_fifo_B_PE_11_068_din_1;
wire [                                   1:0] PE_wrapper_10_0_U0_fifo_B_PE_11_068_fifo_cap;
wire                                          PE_wrapper_10_0_U0_fifo_B_PE_11_068_full_n;
wire [                                   1:0] PE_wrapper_10_0_U0_fifo_B_PE_11_068_num_data_valid;
wire                                          PE_wrapper_10_0_U0_fifo_B_PE_11_068_write_1;
wire [                                  31:0] PE_wrapper_10_0_U0_fifo_C_drain_PE_10_095_din_1;
wire [                                   1:0] PE_wrapper_10_0_U0_fifo_C_drain_PE_10_095_fifo_cap;
wire                                          PE_wrapper_10_0_U0_fifo_C_drain_PE_10_095_full_n;
wire [                                   1:0] PE_wrapper_10_0_U0_fifo_C_drain_PE_10_095_num_data_valid;
wire                                          PE_wrapper_10_0_U0_fifo_C_drain_PE_10_095_write_1;
wire                                          PE_wrapper_10_1_U0_ap_clk;
wire                                          PE_wrapper_10_1_U0_ap_continue_1;
wire                                          PE_wrapper_10_1_U0_ap_done_1;
wire                                          PE_wrapper_10_1_U0_ap_idle_1;
wire                                          PE_wrapper_10_1_U0_ap_ready_1;
wire                                          PE_wrapper_10_1_U0_ap_rst;
wire                                          PE_wrapper_10_1_U0_ap_start_1;
wire [                                 255:0] PE_wrapper_10_1_U0_fifo_A_PE_10_149_dout;
wire                                          PE_wrapper_10_1_U0_fifo_A_PE_10_149_empty_n;
wire [                                   1:0] PE_wrapper_10_1_U0_fifo_A_PE_10_149_fifo_cap;
wire [                                   1:0] PE_wrapper_10_1_U0_fifo_A_PE_10_149_num_data_valid;
wire                                          PE_wrapper_10_1_U0_fifo_A_PE_10_149_read_1;
wire [                                 255:0] PE_wrapper_10_1_U0_fifo_A_PE_10_250_din_1;
wire [                                   1:0] PE_wrapper_10_1_U0_fifo_A_PE_10_250_fifo_cap;
wire                                          PE_wrapper_10_1_U0_fifo_A_PE_10_250_full_n;
wire [                                   1:0] PE_wrapper_10_1_U0_fifo_A_PE_10_250_num_data_valid;
wire                                          PE_wrapper_10_1_U0_fifo_A_PE_10_250_write_1;
wire [                                 255:0] PE_wrapper_10_1_U0_fifo_B_PE_10_181_dout;
wire                                          PE_wrapper_10_1_U0_fifo_B_PE_10_181_empty_n;
wire [                                   1:0] PE_wrapper_10_1_U0_fifo_B_PE_10_181_fifo_cap;
wire [                                   1:0] PE_wrapper_10_1_U0_fifo_B_PE_10_181_num_data_valid;
wire                                          PE_wrapper_10_1_U0_fifo_B_PE_10_181_read_1;
wire [                                 255:0] PE_wrapper_10_1_U0_fifo_B_PE_11_182_din_1;
wire [                                   1:0] PE_wrapper_10_1_U0_fifo_B_PE_11_182_fifo_cap;
wire                                          PE_wrapper_10_1_U0_fifo_B_PE_11_182_full_n;
wire [                                   1:0] PE_wrapper_10_1_U0_fifo_B_PE_11_182_num_data_valid;
wire                                          PE_wrapper_10_1_U0_fifo_B_PE_11_182_write_1;
wire [                                  31:0] PE_wrapper_10_1_U0_fifo_C_drain_PE_10_1108_din_1;
wire [                                   1:0] PE_wrapper_10_1_U0_fifo_C_drain_PE_10_1108_fifo_cap;
wire                                          PE_wrapper_10_1_U0_fifo_C_drain_PE_10_1108_full_n;
wire [                                   1:0] PE_wrapper_10_1_U0_fifo_C_drain_PE_10_1108_num_data_valid;
wire                                          PE_wrapper_10_1_U0_fifo_C_drain_PE_10_1108_write_1;
wire                                          PE_wrapper_11_0_U0_ap_clk;
wire                                          PE_wrapper_11_0_U0_ap_continue_1;
wire                                          PE_wrapper_11_0_U0_ap_done_1;
wire                                          PE_wrapper_11_0_U0_ap_idle_1;
wire                                          PE_wrapper_11_0_U0_ap_ready_1;
wire                                          PE_wrapper_11_0_U0_ap_rst;
wire                                          PE_wrapper_11_0_U0_ap_start_1;
wire [                                 255:0] PE_wrapper_11_0_U0_fifo_A_PE_11_051_dout;
wire                                          PE_wrapper_11_0_U0_fifo_A_PE_11_051_empty_n;
wire [                                   1:0] PE_wrapper_11_0_U0_fifo_A_PE_11_051_fifo_cap;
wire [                                   1:0] PE_wrapper_11_0_U0_fifo_A_PE_11_051_num_data_valid;
wire                                          PE_wrapper_11_0_U0_fifo_A_PE_11_051_read_1;
wire [                                 255:0] PE_wrapper_11_0_U0_fifo_A_PE_11_152_din_1;
wire [                                   1:0] PE_wrapper_11_0_U0_fifo_A_PE_11_152_fifo_cap;
wire                                          PE_wrapper_11_0_U0_fifo_A_PE_11_152_full_n;
wire [                                   1:0] PE_wrapper_11_0_U0_fifo_A_PE_11_152_num_data_valid;
wire                                          PE_wrapper_11_0_U0_fifo_A_PE_11_152_write_1;
wire [                                 255:0] PE_wrapper_11_0_U0_fifo_B_PE_11_068_dout;
wire                                          PE_wrapper_11_0_U0_fifo_B_PE_11_068_empty_n;
wire [                                   1:0] PE_wrapper_11_0_U0_fifo_B_PE_11_068_fifo_cap;
wire [                                   1:0] PE_wrapper_11_0_U0_fifo_B_PE_11_068_num_data_valid;
wire                                          PE_wrapper_11_0_U0_fifo_B_PE_11_068_read_1;
wire [                                 255:0] PE_wrapper_11_0_U0_fifo_B_PE_12_069_din_1;
wire [                                   1:0] PE_wrapper_11_0_U0_fifo_B_PE_12_069_fifo_cap;
wire                                          PE_wrapper_11_0_U0_fifo_B_PE_12_069_full_n;
wire [                                   1:0] PE_wrapper_11_0_U0_fifo_B_PE_12_069_num_data_valid;
wire                                          PE_wrapper_11_0_U0_fifo_B_PE_12_069_write_1;
wire [                                  31:0] PE_wrapper_11_0_U0_fifo_C_drain_PE_11_096_din_1;
wire [                                   1:0] PE_wrapper_11_0_U0_fifo_C_drain_PE_11_096_fifo_cap;
wire                                          PE_wrapper_11_0_U0_fifo_C_drain_PE_11_096_full_n;
wire [                                   1:0] PE_wrapper_11_0_U0_fifo_C_drain_PE_11_096_num_data_valid;
wire                                          PE_wrapper_11_0_U0_fifo_C_drain_PE_11_096_write_1;
wire                                          PE_wrapper_11_1_U0_ap_clk;
wire                                          PE_wrapper_11_1_U0_ap_continue_1;
wire                                          PE_wrapper_11_1_U0_ap_done_1;
wire                                          PE_wrapper_11_1_U0_ap_idle_1;
wire                                          PE_wrapper_11_1_U0_ap_ready_1;
wire                                          PE_wrapper_11_1_U0_ap_rst;
wire                                          PE_wrapper_11_1_U0_ap_start_1;
wire [                                 255:0] PE_wrapper_11_1_U0_fifo_A_PE_11_152_dout;
wire                                          PE_wrapper_11_1_U0_fifo_A_PE_11_152_empty_n;
wire [                                   1:0] PE_wrapper_11_1_U0_fifo_A_PE_11_152_fifo_cap;
wire [                                   1:0] PE_wrapper_11_1_U0_fifo_A_PE_11_152_num_data_valid;
wire                                          PE_wrapper_11_1_U0_fifo_A_PE_11_152_read_1;
wire [                                 255:0] PE_wrapper_11_1_U0_fifo_A_PE_11_253_din_1;
wire [                                   1:0] PE_wrapper_11_1_U0_fifo_A_PE_11_253_fifo_cap;
wire                                          PE_wrapper_11_1_U0_fifo_A_PE_11_253_full_n;
wire [                                   1:0] PE_wrapper_11_1_U0_fifo_A_PE_11_253_num_data_valid;
wire                                          PE_wrapper_11_1_U0_fifo_A_PE_11_253_write_1;
wire [                                 255:0] PE_wrapper_11_1_U0_fifo_B_PE_11_182_dout;
wire                                          PE_wrapper_11_1_U0_fifo_B_PE_11_182_empty_n;
wire [                                   1:0] PE_wrapper_11_1_U0_fifo_B_PE_11_182_fifo_cap;
wire [                                   1:0] PE_wrapper_11_1_U0_fifo_B_PE_11_182_num_data_valid;
wire                                          PE_wrapper_11_1_U0_fifo_B_PE_11_182_read_1;
wire [                                 255:0] PE_wrapper_11_1_U0_fifo_B_PE_12_183_din_1;
wire [                                   1:0] PE_wrapper_11_1_U0_fifo_B_PE_12_183_fifo_cap;
wire                                          PE_wrapper_11_1_U0_fifo_B_PE_12_183_full_n;
wire [                                   1:0] PE_wrapper_11_1_U0_fifo_B_PE_12_183_num_data_valid;
wire                                          PE_wrapper_11_1_U0_fifo_B_PE_12_183_write_1;
wire [                                  31:0] PE_wrapper_11_1_U0_fifo_C_drain_PE_11_1109_din_1;
wire [                                   1:0] PE_wrapper_11_1_U0_fifo_C_drain_PE_11_1109_fifo_cap;
wire                                          PE_wrapper_11_1_U0_fifo_C_drain_PE_11_1109_full_n;
wire [                                   1:0] PE_wrapper_11_1_U0_fifo_C_drain_PE_11_1109_num_data_valid;
wire                                          PE_wrapper_11_1_U0_fifo_C_drain_PE_11_1109_write_1;
wire                                          PE_wrapper_12_0_U0_ap_clk;
wire                                          PE_wrapper_12_0_U0_ap_continue_1;
wire                                          PE_wrapper_12_0_U0_ap_done_1;
wire                                          PE_wrapper_12_0_U0_ap_idle_1;
wire                                          PE_wrapper_12_0_U0_ap_ready_1;
wire                                          PE_wrapper_12_0_U0_ap_rst;
wire                                          PE_wrapper_12_0_U0_ap_start_1;
wire [                                 255:0] PE_wrapper_12_0_U0_fifo_A_PE_12_054_dout;
wire                                          PE_wrapper_12_0_U0_fifo_A_PE_12_054_empty_n;
wire [                                   1:0] PE_wrapper_12_0_U0_fifo_A_PE_12_054_fifo_cap;
wire [                                   1:0] PE_wrapper_12_0_U0_fifo_A_PE_12_054_num_data_valid;
wire                                          PE_wrapper_12_0_U0_fifo_A_PE_12_054_read_1;
wire [                                 255:0] PE_wrapper_12_0_U0_fifo_A_PE_12_155_din_1;
wire [                                   1:0] PE_wrapper_12_0_U0_fifo_A_PE_12_155_fifo_cap;
wire                                          PE_wrapper_12_0_U0_fifo_A_PE_12_155_full_n;
wire [                                   1:0] PE_wrapper_12_0_U0_fifo_A_PE_12_155_num_data_valid;
wire                                          PE_wrapper_12_0_U0_fifo_A_PE_12_155_write_1;
wire [                                 255:0] PE_wrapper_12_0_U0_fifo_B_PE_12_069_dout;
wire                                          PE_wrapper_12_0_U0_fifo_B_PE_12_069_empty_n;
wire [                                   1:0] PE_wrapper_12_0_U0_fifo_B_PE_12_069_fifo_cap;
wire [                                   1:0] PE_wrapper_12_0_U0_fifo_B_PE_12_069_num_data_valid;
wire                                          PE_wrapper_12_0_U0_fifo_B_PE_12_069_read_1;
wire [                                 255:0] PE_wrapper_12_0_U0_fifo_B_PE_13_070_din_1;
wire [                                   1:0] PE_wrapper_12_0_U0_fifo_B_PE_13_070_fifo_cap;
wire                                          PE_wrapper_12_0_U0_fifo_B_PE_13_070_full_n;
wire [                                   1:0] PE_wrapper_12_0_U0_fifo_B_PE_13_070_num_data_valid;
wire                                          PE_wrapper_12_0_U0_fifo_B_PE_13_070_write_1;
wire [                                  31:0] PE_wrapper_12_0_U0_fifo_C_drain_PE_12_097_din_1;
wire [                                   1:0] PE_wrapper_12_0_U0_fifo_C_drain_PE_12_097_fifo_cap;
wire                                          PE_wrapper_12_0_U0_fifo_C_drain_PE_12_097_full_n;
wire [                                   1:0] PE_wrapper_12_0_U0_fifo_C_drain_PE_12_097_num_data_valid;
wire                                          PE_wrapper_12_0_U0_fifo_C_drain_PE_12_097_write_1;
wire                                          PE_wrapper_12_1_U0_ap_clk;
wire                                          PE_wrapper_12_1_U0_ap_continue_1;
wire                                          PE_wrapper_12_1_U0_ap_done_1;
wire                                          PE_wrapper_12_1_U0_ap_idle_1;
wire                                          PE_wrapper_12_1_U0_ap_ready_1;
wire                                          PE_wrapper_12_1_U0_ap_rst;
wire                                          PE_wrapper_12_1_U0_ap_start_1;
wire [                                 255:0] PE_wrapper_12_1_U0_fifo_A_PE_12_155_dout;
wire                                          PE_wrapper_12_1_U0_fifo_A_PE_12_155_empty_n;
wire [                                   1:0] PE_wrapper_12_1_U0_fifo_A_PE_12_155_fifo_cap;
wire [                                   1:0] PE_wrapper_12_1_U0_fifo_A_PE_12_155_num_data_valid;
wire                                          PE_wrapper_12_1_U0_fifo_A_PE_12_155_read_1;
wire [                                 255:0] PE_wrapper_12_1_U0_fifo_A_PE_12_256_din_1;
wire [                                   1:0] PE_wrapper_12_1_U0_fifo_A_PE_12_256_fifo_cap;
wire                                          PE_wrapper_12_1_U0_fifo_A_PE_12_256_full_n;
wire [                                   1:0] PE_wrapper_12_1_U0_fifo_A_PE_12_256_num_data_valid;
wire                                          PE_wrapper_12_1_U0_fifo_A_PE_12_256_write_1;
wire [                                 255:0] PE_wrapper_12_1_U0_fifo_B_PE_12_183_dout;
wire                                          PE_wrapper_12_1_U0_fifo_B_PE_12_183_empty_n;
wire [                                   1:0] PE_wrapper_12_1_U0_fifo_B_PE_12_183_fifo_cap;
wire [                                   1:0] PE_wrapper_12_1_U0_fifo_B_PE_12_183_num_data_valid;
wire                                          PE_wrapper_12_1_U0_fifo_B_PE_12_183_read_1;
wire [                                 255:0] PE_wrapper_12_1_U0_fifo_B_PE_13_184_din_1;
wire [                                   1:0] PE_wrapper_12_1_U0_fifo_B_PE_13_184_fifo_cap;
wire                                          PE_wrapper_12_1_U0_fifo_B_PE_13_184_full_n;
wire [                                   1:0] PE_wrapper_12_1_U0_fifo_B_PE_13_184_num_data_valid;
wire                                          PE_wrapper_12_1_U0_fifo_B_PE_13_184_write_1;
wire [                                  31:0] PE_wrapper_12_1_U0_fifo_C_drain_PE_12_1110_din_1;
wire [                                   1:0] PE_wrapper_12_1_U0_fifo_C_drain_PE_12_1110_fifo_cap;
wire                                          PE_wrapper_12_1_U0_fifo_C_drain_PE_12_1110_full_n;
wire [                                   1:0] PE_wrapper_12_1_U0_fifo_C_drain_PE_12_1110_num_data_valid;
wire                                          PE_wrapper_12_1_U0_fifo_C_drain_PE_12_1110_write_1;
wire                                          PE_wrapper_1_0_U0_ap_clk;
wire                                          PE_wrapper_1_0_U0_ap_continue_1;
wire                                          PE_wrapper_1_0_U0_ap_done_1;
wire                                          PE_wrapper_1_0_U0_ap_idle_1;
wire                                          PE_wrapper_1_0_U0_ap_ready_1;
wire                                          PE_wrapper_1_0_U0_ap_rst;
wire                                          PE_wrapper_1_0_U0_ap_start_1;
wire [                                 255:0] PE_wrapper_1_0_U0_fifo_A_PE_1_021_dout;
wire                                          PE_wrapper_1_0_U0_fifo_A_PE_1_021_empty_n;
wire [                                   1:0] PE_wrapper_1_0_U0_fifo_A_PE_1_021_fifo_cap;
wire [                                   1:0] PE_wrapper_1_0_U0_fifo_A_PE_1_021_num_data_valid;
wire                                          PE_wrapper_1_0_U0_fifo_A_PE_1_021_read_1;
wire [                                 255:0] PE_wrapper_1_0_U0_fifo_A_PE_1_122_din_1;
wire [                                   1:0] PE_wrapper_1_0_U0_fifo_A_PE_1_122_fifo_cap;
wire                                          PE_wrapper_1_0_U0_fifo_A_PE_1_122_full_n;
wire [                                   1:0] PE_wrapper_1_0_U0_fifo_A_PE_1_122_num_data_valid;
wire                                          PE_wrapper_1_0_U0_fifo_A_PE_1_122_write_1;
wire [                                 255:0] PE_wrapper_1_0_U0_fifo_B_PE_1_058_dout;
wire                                          PE_wrapper_1_0_U0_fifo_B_PE_1_058_empty_n;
wire [                                   1:0] PE_wrapper_1_0_U0_fifo_B_PE_1_058_fifo_cap;
wire [                                   1:0] PE_wrapper_1_0_U0_fifo_B_PE_1_058_num_data_valid;
wire                                          PE_wrapper_1_0_U0_fifo_B_PE_1_058_read_1;
wire [                                 255:0] PE_wrapper_1_0_U0_fifo_B_PE_2_059_din_1;
wire [                                   1:0] PE_wrapper_1_0_U0_fifo_B_PE_2_059_fifo_cap;
wire                                          PE_wrapper_1_0_U0_fifo_B_PE_2_059_full_n;
wire [                                   1:0] PE_wrapper_1_0_U0_fifo_B_PE_2_059_num_data_valid;
wire                                          PE_wrapper_1_0_U0_fifo_B_PE_2_059_write_1;
wire [                                  31:0] PE_wrapper_1_0_U0_fifo_C_drain_PE_1_086_din_1;
wire [                                   1:0] PE_wrapper_1_0_U0_fifo_C_drain_PE_1_086_fifo_cap;
wire                                          PE_wrapper_1_0_U0_fifo_C_drain_PE_1_086_full_n;
wire [                                   1:0] PE_wrapper_1_0_U0_fifo_C_drain_PE_1_086_num_data_valid;
wire                                          PE_wrapper_1_0_U0_fifo_C_drain_PE_1_086_write_1;
wire                                          PE_wrapper_1_1_U0_ap_clk;
wire                                          PE_wrapper_1_1_U0_ap_continue_1;
wire                                          PE_wrapper_1_1_U0_ap_done_1;
wire                                          PE_wrapper_1_1_U0_ap_idle_1;
wire                                          PE_wrapper_1_1_U0_ap_ready_1;
wire                                          PE_wrapper_1_1_U0_ap_rst;
wire                                          PE_wrapper_1_1_U0_ap_start_1;
wire [                                 255:0] PE_wrapper_1_1_U0_fifo_A_PE_1_122_dout;
wire                                          PE_wrapper_1_1_U0_fifo_A_PE_1_122_empty_n;
wire [                                   1:0] PE_wrapper_1_1_U0_fifo_A_PE_1_122_fifo_cap;
wire [                                   1:0] PE_wrapper_1_1_U0_fifo_A_PE_1_122_num_data_valid;
wire                                          PE_wrapper_1_1_U0_fifo_A_PE_1_122_read_1;
wire [                                 255:0] PE_wrapper_1_1_U0_fifo_A_PE_1_223_din_1;
wire [                                   1:0] PE_wrapper_1_1_U0_fifo_A_PE_1_223_fifo_cap;
wire                                          PE_wrapper_1_1_U0_fifo_A_PE_1_223_full_n;
wire [                                   1:0] PE_wrapper_1_1_U0_fifo_A_PE_1_223_num_data_valid;
wire                                          PE_wrapper_1_1_U0_fifo_A_PE_1_223_write_1;
wire [                                 255:0] PE_wrapper_1_1_U0_fifo_B_PE_1_172_dout;
wire                                          PE_wrapper_1_1_U0_fifo_B_PE_1_172_empty_n;
wire [                                   1:0] PE_wrapper_1_1_U0_fifo_B_PE_1_172_fifo_cap;
wire [                                   1:0] PE_wrapper_1_1_U0_fifo_B_PE_1_172_num_data_valid;
wire                                          PE_wrapper_1_1_U0_fifo_B_PE_1_172_read_1;
wire [                                 255:0] PE_wrapper_1_1_U0_fifo_B_PE_2_173_din_1;
wire [                                   1:0] PE_wrapper_1_1_U0_fifo_B_PE_2_173_fifo_cap;
wire                                          PE_wrapper_1_1_U0_fifo_B_PE_2_173_full_n;
wire [                                   1:0] PE_wrapper_1_1_U0_fifo_B_PE_2_173_num_data_valid;
wire                                          PE_wrapper_1_1_U0_fifo_B_PE_2_173_write_1;
wire [                                  31:0] PE_wrapper_1_1_U0_fifo_C_drain_PE_1_199_din_1;
wire [                                   1:0] PE_wrapper_1_1_U0_fifo_C_drain_PE_1_199_fifo_cap;
wire                                          PE_wrapper_1_1_U0_fifo_C_drain_PE_1_199_full_n;
wire [                                   1:0] PE_wrapper_1_1_U0_fifo_C_drain_PE_1_199_num_data_valid;
wire                                          PE_wrapper_1_1_U0_fifo_C_drain_PE_1_199_write_1;
wire                                          PE_wrapper_2_0_U0_ap_clk;
wire                                          PE_wrapper_2_0_U0_ap_continue_1;
wire                                          PE_wrapper_2_0_U0_ap_done_1;
wire                                          PE_wrapper_2_0_U0_ap_idle_1;
wire                                          PE_wrapper_2_0_U0_ap_ready_1;
wire                                          PE_wrapper_2_0_U0_ap_rst;
wire                                          PE_wrapper_2_0_U0_ap_start_1;
wire [                                 255:0] PE_wrapper_2_0_U0_fifo_A_PE_2_024_dout;
wire                                          PE_wrapper_2_0_U0_fifo_A_PE_2_024_empty_n;
wire [                                   1:0] PE_wrapper_2_0_U0_fifo_A_PE_2_024_fifo_cap;
wire [                                   1:0] PE_wrapper_2_0_U0_fifo_A_PE_2_024_num_data_valid;
wire                                          PE_wrapper_2_0_U0_fifo_A_PE_2_024_read_1;
wire [                                 255:0] PE_wrapper_2_0_U0_fifo_A_PE_2_125_din_1;
wire [                                   1:0] PE_wrapper_2_0_U0_fifo_A_PE_2_125_fifo_cap;
wire                                          PE_wrapper_2_0_U0_fifo_A_PE_2_125_full_n;
wire [                                   1:0] PE_wrapper_2_0_U0_fifo_A_PE_2_125_num_data_valid;
wire                                          PE_wrapper_2_0_U0_fifo_A_PE_2_125_write_1;
wire [                                 255:0] PE_wrapper_2_0_U0_fifo_B_PE_2_059_dout;
wire                                          PE_wrapper_2_0_U0_fifo_B_PE_2_059_empty_n;
wire [                                   1:0] PE_wrapper_2_0_U0_fifo_B_PE_2_059_fifo_cap;
wire [                                   1:0] PE_wrapper_2_0_U0_fifo_B_PE_2_059_num_data_valid;
wire                                          PE_wrapper_2_0_U0_fifo_B_PE_2_059_read_1;
wire [                                 255:0] PE_wrapper_2_0_U0_fifo_B_PE_3_060_din_1;
wire [                                   1:0] PE_wrapper_2_0_U0_fifo_B_PE_3_060_fifo_cap;
wire                                          PE_wrapper_2_0_U0_fifo_B_PE_3_060_full_n;
wire [                                   1:0] PE_wrapper_2_0_U0_fifo_B_PE_3_060_num_data_valid;
wire                                          PE_wrapper_2_0_U0_fifo_B_PE_3_060_write_1;
wire [                                  31:0] PE_wrapper_2_0_U0_fifo_C_drain_PE_2_087_din_1;
wire [                                   1:0] PE_wrapper_2_0_U0_fifo_C_drain_PE_2_087_fifo_cap;
wire                                          PE_wrapper_2_0_U0_fifo_C_drain_PE_2_087_full_n;
wire [                                   1:0] PE_wrapper_2_0_U0_fifo_C_drain_PE_2_087_num_data_valid;
wire                                          PE_wrapper_2_0_U0_fifo_C_drain_PE_2_087_write_1;
wire                                          PE_wrapper_2_1_U0_ap_clk;
wire                                          PE_wrapper_2_1_U0_ap_continue_1;
wire                                          PE_wrapper_2_1_U0_ap_done_1;
wire                                          PE_wrapper_2_1_U0_ap_idle_1;
wire                                          PE_wrapper_2_1_U0_ap_ready_1;
wire                                          PE_wrapper_2_1_U0_ap_rst;
wire                                          PE_wrapper_2_1_U0_ap_start_1;
wire [                                 255:0] PE_wrapper_2_1_U0_fifo_A_PE_2_125_dout;
wire                                          PE_wrapper_2_1_U0_fifo_A_PE_2_125_empty_n;
wire [                                   1:0] PE_wrapper_2_1_U0_fifo_A_PE_2_125_fifo_cap;
wire [                                   1:0] PE_wrapper_2_1_U0_fifo_A_PE_2_125_num_data_valid;
wire                                          PE_wrapper_2_1_U0_fifo_A_PE_2_125_read_1;
wire [                                 255:0] PE_wrapper_2_1_U0_fifo_A_PE_2_226_din_1;
wire [                                   1:0] PE_wrapper_2_1_U0_fifo_A_PE_2_226_fifo_cap;
wire                                          PE_wrapper_2_1_U0_fifo_A_PE_2_226_full_n;
wire [                                   1:0] PE_wrapper_2_1_U0_fifo_A_PE_2_226_num_data_valid;
wire                                          PE_wrapper_2_1_U0_fifo_A_PE_2_226_write_1;
wire [                                 255:0] PE_wrapper_2_1_U0_fifo_B_PE_2_173_dout;
wire                                          PE_wrapper_2_1_U0_fifo_B_PE_2_173_empty_n;
wire [                                   1:0] PE_wrapper_2_1_U0_fifo_B_PE_2_173_fifo_cap;
wire [                                   1:0] PE_wrapper_2_1_U0_fifo_B_PE_2_173_num_data_valid;
wire                                          PE_wrapper_2_1_U0_fifo_B_PE_2_173_read_1;
wire [                                 255:0] PE_wrapper_2_1_U0_fifo_B_PE_3_174_din_1;
wire [                                   1:0] PE_wrapper_2_1_U0_fifo_B_PE_3_174_fifo_cap;
wire                                          PE_wrapper_2_1_U0_fifo_B_PE_3_174_full_n;
wire [                                   1:0] PE_wrapper_2_1_U0_fifo_B_PE_3_174_num_data_valid;
wire                                          PE_wrapper_2_1_U0_fifo_B_PE_3_174_write_1;
wire [                                  31:0] PE_wrapper_2_1_U0_fifo_C_drain_PE_2_1100_din_1;
wire [                                   1:0] PE_wrapper_2_1_U0_fifo_C_drain_PE_2_1100_fifo_cap;
wire                                          PE_wrapper_2_1_U0_fifo_C_drain_PE_2_1100_full_n;
wire [                                   1:0] PE_wrapper_2_1_U0_fifo_C_drain_PE_2_1100_num_data_valid;
wire                                          PE_wrapper_2_1_U0_fifo_C_drain_PE_2_1100_write_1;
wire                                          PE_wrapper_3_0_U0_ap_clk;
wire                                          PE_wrapper_3_0_U0_ap_continue_1;
wire                                          PE_wrapper_3_0_U0_ap_done_1;
wire                                          PE_wrapper_3_0_U0_ap_idle_1;
wire                                          PE_wrapper_3_0_U0_ap_ready_1;
wire                                          PE_wrapper_3_0_U0_ap_rst;
wire                                          PE_wrapper_3_0_U0_ap_start_1;
wire [                                 255:0] PE_wrapper_3_0_U0_fifo_A_PE_3_027_dout;
wire                                          PE_wrapper_3_0_U0_fifo_A_PE_3_027_empty_n;
wire [                                   1:0] PE_wrapper_3_0_U0_fifo_A_PE_3_027_fifo_cap;
wire [                                   1:0] PE_wrapper_3_0_U0_fifo_A_PE_3_027_num_data_valid;
wire                                          PE_wrapper_3_0_U0_fifo_A_PE_3_027_read_1;
wire [                                 255:0] PE_wrapper_3_0_U0_fifo_A_PE_3_128_din_1;
wire [                                   1:0] PE_wrapper_3_0_U0_fifo_A_PE_3_128_fifo_cap;
wire                                          PE_wrapper_3_0_U0_fifo_A_PE_3_128_full_n;
wire [                                   1:0] PE_wrapper_3_0_U0_fifo_A_PE_3_128_num_data_valid;
wire                                          PE_wrapper_3_0_U0_fifo_A_PE_3_128_write_1;
wire [                                 255:0] PE_wrapper_3_0_U0_fifo_B_PE_3_060_dout;
wire                                          PE_wrapper_3_0_U0_fifo_B_PE_3_060_empty_n;
wire [                                   1:0] PE_wrapper_3_0_U0_fifo_B_PE_3_060_fifo_cap;
wire [                                   1:0] PE_wrapper_3_0_U0_fifo_B_PE_3_060_num_data_valid;
wire                                          PE_wrapper_3_0_U0_fifo_B_PE_3_060_read_1;
wire [                                 255:0] PE_wrapper_3_0_U0_fifo_B_PE_4_061_din_1;
wire [                                   1:0] PE_wrapper_3_0_U0_fifo_B_PE_4_061_fifo_cap;
wire                                          PE_wrapper_3_0_U0_fifo_B_PE_4_061_full_n;
wire [                                   1:0] PE_wrapper_3_0_U0_fifo_B_PE_4_061_num_data_valid;
wire                                          PE_wrapper_3_0_U0_fifo_B_PE_4_061_write_1;
wire [                                  31:0] PE_wrapper_3_0_U0_fifo_C_drain_PE_3_088_din_1;
wire [                                   1:0] PE_wrapper_3_0_U0_fifo_C_drain_PE_3_088_fifo_cap;
wire                                          PE_wrapper_3_0_U0_fifo_C_drain_PE_3_088_full_n;
wire [                                   1:0] PE_wrapper_3_0_U0_fifo_C_drain_PE_3_088_num_data_valid;
wire                                          PE_wrapper_3_0_U0_fifo_C_drain_PE_3_088_write_1;
wire                                          PE_wrapper_3_1_U0_ap_clk;
wire                                          PE_wrapper_3_1_U0_ap_continue_1;
wire                                          PE_wrapper_3_1_U0_ap_done_1;
wire                                          PE_wrapper_3_1_U0_ap_idle_1;
wire                                          PE_wrapper_3_1_U0_ap_ready_1;
wire                                          PE_wrapper_3_1_U0_ap_rst;
wire                                          PE_wrapper_3_1_U0_ap_start_1;
wire [                                 255:0] PE_wrapper_3_1_U0_fifo_A_PE_3_128_dout;
wire                                          PE_wrapper_3_1_U0_fifo_A_PE_3_128_empty_n;
wire [                                   1:0] PE_wrapper_3_1_U0_fifo_A_PE_3_128_fifo_cap;
wire [                                   1:0] PE_wrapper_3_1_U0_fifo_A_PE_3_128_num_data_valid;
wire                                          PE_wrapper_3_1_U0_fifo_A_PE_3_128_read_1;
wire [                                 255:0] PE_wrapper_3_1_U0_fifo_A_PE_3_229_din_1;
wire [                                   1:0] PE_wrapper_3_1_U0_fifo_A_PE_3_229_fifo_cap;
wire                                          PE_wrapper_3_1_U0_fifo_A_PE_3_229_full_n;
wire [                                   1:0] PE_wrapper_3_1_U0_fifo_A_PE_3_229_num_data_valid;
wire                                          PE_wrapper_3_1_U0_fifo_A_PE_3_229_write_1;
wire [                                 255:0] PE_wrapper_3_1_U0_fifo_B_PE_3_174_dout;
wire                                          PE_wrapper_3_1_U0_fifo_B_PE_3_174_empty_n;
wire [                                   1:0] PE_wrapper_3_1_U0_fifo_B_PE_3_174_fifo_cap;
wire [                                   1:0] PE_wrapper_3_1_U0_fifo_B_PE_3_174_num_data_valid;
wire                                          PE_wrapper_3_1_U0_fifo_B_PE_3_174_read_1;
wire [                                 255:0] PE_wrapper_3_1_U0_fifo_B_PE_4_175_din_1;
wire [                                   1:0] PE_wrapper_3_1_U0_fifo_B_PE_4_175_fifo_cap;
wire                                          PE_wrapper_3_1_U0_fifo_B_PE_4_175_full_n;
wire [                                   1:0] PE_wrapper_3_1_U0_fifo_B_PE_4_175_num_data_valid;
wire                                          PE_wrapper_3_1_U0_fifo_B_PE_4_175_write_1;
wire [                                  31:0] PE_wrapper_3_1_U0_fifo_C_drain_PE_3_1101_din_1;
wire [                                   1:0] PE_wrapper_3_1_U0_fifo_C_drain_PE_3_1101_fifo_cap;
wire                                          PE_wrapper_3_1_U0_fifo_C_drain_PE_3_1101_full_n;
wire [                                   1:0] PE_wrapper_3_1_U0_fifo_C_drain_PE_3_1101_num_data_valid;
wire                                          PE_wrapper_3_1_U0_fifo_C_drain_PE_3_1101_write_1;
wire                                          PE_wrapper_4_0_U0_ap_clk;
wire                                          PE_wrapper_4_0_U0_ap_continue_1;
wire                                          PE_wrapper_4_0_U0_ap_done_1;
wire                                          PE_wrapper_4_0_U0_ap_idle_1;
wire                                          PE_wrapper_4_0_U0_ap_ready_1;
wire                                          PE_wrapper_4_0_U0_ap_rst;
wire                                          PE_wrapper_4_0_U0_ap_start_1;
wire [                                 255:0] PE_wrapper_4_0_U0_fifo_A_PE_4_030_dout;
wire                                          PE_wrapper_4_0_U0_fifo_A_PE_4_030_empty_n;
wire [                                   1:0] PE_wrapper_4_0_U0_fifo_A_PE_4_030_fifo_cap;
wire [                                   1:0] PE_wrapper_4_0_U0_fifo_A_PE_4_030_num_data_valid;
wire                                          PE_wrapper_4_0_U0_fifo_A_PE_4_030_read_1;
wire [                                 255:0] PE_wrapper_4_0_U0_fifo_A_PE_4_131_din_1;
wire [                                   1:0] PE_wrapper_4_0_U0_fifo_A_PE_4_131_fifo_cap;
wire                                          PE_wrapper_4_0_U0_fifo_A_PE_4_131_full_n;
wire [                                   1:0] PE_wrapper_4_0_U0_fifo_A_PE_4_131_num_data_valid;
wire                                          PE_wrapper_4_0_U0_fifo_A_PE_4_131_write_1;
wire [                                 255:0] PE_wrapper_4_0_U0_fifo_B_PE_4_061_dout;
wire                                          PE_wrapper_4_0_U0_fifo_B_PE_4_061_empty_n;
wire [                                   1:0] PE_wrapper_4_0_U0_fifo_B_PE_4_061_fifo_cap;
wire [                                   1:0] PE_wrapper_4_0_U0_fifo_B_PE_4_061_num_data_valid;
wire                                          PE_wrapper_4_0_U0_fifo_B_PE_4_061_read_1;
wire [                                 255:0] PE_wrapper_4_0_U0_fifo_B_PE_5_062_din_1;
wire [                                   1:0] PE_wrapper_4_0_U0_fifo_B_PE_5_062_fifo_cap;
wire                                          PE_wrapper_4_0_U0_fifo_B_PE_5_062_full_n;
wire [                                   1:0] PE_wrapper_4_0_U0_fifo_B_PE_5_062_num_data_valid;
wire                                          PE_wrapper_4_0_U0_fifo_B_PE_5_062_write_1;
wire [                                  31:0] PE_wrapper_4_0_U0_fifo_C_drain_PE_4_089_din_1;
wire [                                   1:0] PE_wrapper_4_0_U0_fifo_C_drain_PE_4_089_fifo_cap;
wire                                          PE_wrapper_4_0_U0_fifo_C_drain_PE_4_089_full_n;
wire [                                   1:0] PE_wrapper_4_0_U0_fifo_C_drain_PE_4_089_num_data_valid;
wire                                          PE_wrapper_4_0_U0_fifo_C_drain_PE_4_089_write_1;
wire                                          PE_wrapper_4_1_U0_ap_clk;
wire                                          PE_wrapper_4_1_U0_ap_continue_1;
wire                                          PE_wrapper_4_1_U0_ap_done_1;
wire                                          PE_wrapper_4_1_U0_ap_idle_1;
wire                                          PE_wrapper_4_1_U0_ap_ready_1;
wire                                          PE_wrapper_4_1_U0_ap_rst;
wire                                          PE_wrapper_4_1_U0_ap_start_1;
wire [                                 255:0] PE_wrapper_4_1_U0_fifo_A_PE_4_131_dout;
wire                                          PE_wrapper_4_1_U0_fifo_A_PE_4_131_empty_n;
wire [                                   1:0] PE_wrapper_4_1_U0_fifo_A_PE_4_131_fifo_cap;
wire [                                   1:0] PE_wrapper_4_1_U0_fifo_A_PE_4_131_num_data_valid;
wire                                          PE_wrapper_4_1_U0_fifo_A_PE_4_131_read_1;
wire [                                 255:0] PE_wrapper_4_1_U0_fifo_A_PE_4_232_din_1;
wire [                                   1:0] PE_wrapper_4_1_U0_fifo_A_PE_4_232_fifo_cap;
wire                                          PE_wrapper_4_1_U0_fifo_A_PE_4_232_full_n;
wire [                                   1:0] PE_wrapper_4_1_U0_fifo_A_PE_4_232_num_data_valid;
wire                                          PE_wrapper_4_1_U0_fifo_A_PE_4_232_write_1;
wire [                                 255:0] PE_wrapper_4_1_U0_fifo_B_PE_4_175_dout;
wire                                          PE_wrapper_4_1_U0_fifo_B_PE_4_175_empty_n;
wire [                                   1:0] PE_wrapper_4_1_U0_fifo_B_PE_4_175_fifo_cap;
wire [                                   1:0] PE_wrapper_4_1_U0_fifo_B_PE_4_175_num_data_valid;
wire                                          PE_wrapper_4_1_U0_fifo_B_PE_4_175_read_1;
wire [                                 255:0] PE_wrapper_4_1_U0_fifo_B_PE_5_176_din_1;
wire [                                   1:0] PE_wrapper_4_1_U0_fifo_B_PE_5_176_fifo_cap;
wire                                          PE_wrapper_4_1_U0_fifo_B_PE_5_176_full_n;
wire [                                   1:0] PE_wrapper_4_1_U0_fifo_B_PE_5_176_num_data_valid;
wire                                          PE_wrapper_4_1_U0_fifo_B_PE_5_176_write_1;
wire [                                  31:0] PE_wrapper_4_1_U0_fifo_C_drain_PE_4_1102_din_1;
wire [                                   1:0] PE_wrapper_4_1_U0_fifo_C_drain_PE_4_1102_fifo_cap;
wire                                          PE_wrapper_4_1_U0_fifo_C_drain_PE_4_1102_full_n;
wire [                                   1:0] PE_wrapper_4_1_U0_fifo_C_drain_PE_4_1102_num_data_valid;
wire                                          PE_wrapper_4_1_U0_fifo_C_drain_PE_4_1102_write_1;
wire                                          PE_wrapper_5_0_U0_ap_clk;
wire                                          PE_wrapper_5_0_U0_ap_continue_1;
wire                                          PE_wrapper_5_0_U0_ap_done_1;
wire                                          PE_wrapper_5_0_U0_ap_idle_1;
wire                                          PE_wrapper_5_0_U0_ap_ready_1;
wire                                          PE_wrapper_5_0_U0_ap_rst;
wire                                          PE_wrapper_5_0_U0_ap_start_1;
wire [                                 255:0] PE_wrapper_5_0_U0_fifo_A_PE_5_033_dout;
wire                                          PE_wrapper_5_0_U0_fifo_A_PE_5_033_empty_n;
wire [                                   1:0] PE_wrapper_5_0_U0_fifo_A_PE_5_033_fifo_cap;
wire [                                   1:0] PE_wrapper_5_0_U0_fifo_A_PE_5_033_num_data_valid;
wire                                          PE_wrapper_5_0_U0_fifo_A_PE_5_033_read_1;
wire [                                 255:0] PE_wrapper_5_0_U0_fifo_A_PE_5_134_din_1;
wire [                                   1:0] PE_wrapper_5_0_U0_fifo_A_PE_5_134_fifo_cap;
wire                                          PE_wrapper_5_0_U0_fifo_A_PE_5_134_full_n;
wire [                                   1:0] PE_wrapper_5_0_U0_fifo_A_PE_5_134_num_data_valid;
wire                                          PE_wrapper_5_0_U0_fifo_A_PE_5_134_write_1;
wire [                                 255:0] PE_wrapper_5_0_U0_fifo_B_PE_5_062_dout;
wire                                          PE_wrapper_5_0_U0_fifo_B_PE_5_062_empty_n;
wire [                                   1:0] PE_wrapper_5_0_U0_fifo_B_PE_5_062_fifo_cap;
wire [                                   1:0] PE_wrapper_5_0_U0_fifo_B_PE_5_062_num_data_valid;
wire                                          PE_wrapper_5_0_U0_fifo_B_PE_5_062_read_1;
wire [                                 255:0] PE_wrapper_5_0_U0_fifo_B_PE_6_063_din_1;
wire [                                   1:0] PE_wrapper_5_0_U0_fifo_B_PE_6_063_fifo_cap;
wire                                          PE_wrapper_5_0_U0_fifo_B_PE_6_063_full_n;
wire [                                   1:0] PE_wrapper_5_0_U0_fifo_B_PE_6_063_num_data_valid;
wire                                          PE_wrapper_5_0_U0_fifo_B_PE_6_063_write_1;
wire [                                  31:0] PE_wrapper_5_0_U0_fifo_C_drain_PE_5_090_din_1;
wire [                                   1:0] PE_wrapper_5_0_U0_fifo_C_drain_PE_5_090_fifo_cap;
wire                                          PE_wrapper_5_0_U0_fifo_C_drain_PE_5_090_full_n;
wire [                                   1:0] PE_wrapper_5_0_U0_fifo_C_drain_PE_5_090_num_data_valid;
wire                                          PE_wrapper_5_0_U0_fifo_C_drain_PE_5_090_write_1;
wire                                          PE_wrapper_5_1_U0_ap_clk;
wire                                          PE_wrapper_5_1_U0_ap_continue_1;
wire                                          PE_wrapper_5_1_U0_ap_done_1;
wire                                          PE_wrapper_5_1_U0_ap_idle_1;
wire                                          PE_wrapper_5_1_U0_ap_ready_1;
wire                                          PE_wrapper_5_1_U0_ap_rst;
wire                                          PE_wrapper_5_1_U0_ap_start_1;
wire [                                 255:0] PE_wrapper_5_1_U0_fifo_A_PE_5_134_dout;
wire                                          PE_wrapper_5_1_U0_fifo_A_PE_5_134_empty_n;
wire [                                   1:0] PE_wrapper_5_1_U0_fifo_A_PE_5_134_fifo_cap;
wire [                                   1:0] PE_wrapper_5_1_U0_fifo_A_PE_5_134_num_data_valid;
wire                                          PE_wrapper_5_1_U0_fifo_A_PE_5_134_read_1;
wire [                                 255:0] PE_wrapper_5_1_U0_fifo_A_PE_5_235_din_1;
wire [                                   1:0] PE_wrapper_5_1_U0_fifo_A_PE_5_235_fifo_cap;
wire                                          PE_wrapper_5_1_U0_fifo_A_PE_5_235_full_n;
wire [                                   1:0] PE_wrapper_5_1_U0_fifo_A_PE_5_235_num_data_valid;
wire                                          PE_wrapper_5_1_U0_fifo_A_PE_5_235_write_1;
wire [                                 255:0] PE_wrapper_5_1_U0_fifo_B_PE_5_176_dout;
wire                                          PE_wrapper_5_1_U0_fifo_B_PE_5_176_empty_n;
wire [                                   1:0] PE_wrapper_5_1_U0_fifo_B_PE_5_176_fifo_cap;
wire [                                   1:0] PE_wrapper_5_1_U0_fifo_B_PE_5_176_num_data_valid;
wire                                          PE_wrapper_5_1_U0_fifo_B_PE_5_176_read_1;
wire [                                 255:0] PE_wrapper_5_1_U0_fifo_B_PE_6_177_din_1;
wire [                                   1:0] PE_wrapper_5_1_U0_fifo_B_PE_6_177_fifo_cap;
wire                                          PE_wrapper_5_1_U0_fifo_B_PE_6_177_full_n;
wire [                                   1:0] PE_wrapper_5_1_U0_fifo_B_PE_6_177_num_data_valid;
wire                                          PE_wrapper_5_1_U0_fifo_B_PE_6_177_write_1;
wire [                                  31:0] PE_wrapper_5_1_U0_fifo_C_drain_PE_5_1103_din_1;
wire [                                   1:0] PE_wrapper_5_1_U0_fifo_C_drain_PE_5_1103_fifo_cap;
wire                                          PE_wrapper_5_1_U0_fifo_C_drain_PE_5_1103_full_n;
wire [                                   1:0] PE_wrapper_5_1_U0_fifo_C_drain_PE_5_1103_num_data_valid;
wire                                          PE_wrapper_5_1_U0_fifo_C_drain_PE_5_1103_write_1;
wire                                          PE_wrapper_6_0_U0_ap_clk;
wire                                          PE_wrapper_6_0_U0_ap_continue_1;
wire                                          PE_wrapper_6_0_U0_ap_done_1;
wire                                          PE_wrapper_6_0_U0_ap_idle_1;
wire                                          PE_wrapper_6_0_U0_ap_ready_1;
wire                                          PE_wrapper_6_0_U0_ap_rst;
wire                                          PE_wrapper_6_0_U0_ap_start_1;
wire [                                 255:0] PE_wrapper_6_0_U0_fifo_A_PE_6_036_dout;
wire                                          PE_wrapper_6_0_U0_fifo_A_PE_6_036_empty_n;
wire [                                   1:0] PE_wrapper_6_0_U0_fifo_A_PE_6_036_fifo_cap;
wire [                                   1:0] PE_wrapper_6_0_U0_fifo_A_PE_6_036_num_data_valid;
wire                                          PE_wrapper_6_0_U0_fifo_A_PE_6_036_read_1;
wire [                                 255:0] PE_wrapper_6_0_U0_fifo_A_PE_6_137_din_1;
wire [                                   1:0] PE_wrapper_6_0_U0_fifo_A_PE_6_137_fifo_cap;
wire                                          PE_wrapper_6_0_U0_fifo_A_PE_6_137_full_n;
wire [                                   1:0] PE_wrapper_6_0_U0_fifo_A_PE_6_137_num_data_valid;
wire                                          PE_wrapper_6_0_U0_fifo_A_PE_6_137_write_1;
wire [                                 255:0] PE_wrapper_6_0_U0_fifo_B_PE_6_063_dout;
wire                                          PE_wrapper_6_0_U0_fifo_B_PE_6_063_empty_n;
wire [                                   1:0] PE_wrapper_6_0_U0_fifo_B_PE_6_063_fifo_cap;
wire [                                   1:0] PE_wrapper_6_0_U0_fifo_B_PE_6_063_num_data_valid;
wire                                          PE_wrapper_6_0_U0_fifo_B_PE_6_063_read_1;
wire [                                 255:0] PE_wrapper_6_0_U0_fifo_B_PE_7_064_din_1;
wire [                                   1:0] PE_wrapper_6_0_U0_fifo_B_PE_7_064_fifo_cap;
wire                                          PE_wrapper_6_0_U0_fifo_B_PE_7_064_full_n;
wire [                                   1:0] PE_wrapper_6_0_U0_fifo_B_PE_7_064_num_data_valid;
wire                                          PE_wrapper_6_0_U0_fifo_B_PE_7_064_write_1;
wire [                                  31:0] PE_wrapper_6_0_U0_fifo_C_drain_PE_6_091_din_1;
wire [                                   1:0] PE_wrapper_6_0_U0_fifo_C_drain_PE_6_091_fifo_cap;
wire                                          PE_wrapper_6_0_U0_fifo_C_drain_PE_6_091_full_n;
wire [                                   1:0] PE_wrapper_6_0_U0_fifo_C_drain_PE_6_091_num_data_valid;
wire                                          PE_wrapper_6_0_U0_fifo_C_drain_PE_6_091_write_1;
wire                                          PE_wrapper_6_1_U0_ap_clk;
wire                                          PE_wrapper_6_1_U0_ap_continue_1;
wire                                          PE_wrapper_6_1_U0_ap_done_1;
wire                                          PE_wrapper_6_1_U0_ap_idle_1;
wire                                          PE_wrapper_6_1_U0_ap_ready_1;
wire                                          PE_wrapper_6_1_U0_ap_rst;
wire                                          PE_wrapper_6_1_U0_ap_start_1;
wire [                                 255:0] PE_wrapper_6_1_U0_fifo_A_PE_6_137_dout;
wire                                          PE_wrapper_6_1_U0_fifo_A_PE_6_137_empty_n;
wire [                                   1:0] PE_wrapper_6_1_U0_fifo_A_PE_6_137_fifo_cap;
wire [                                   1:0] PE_wrapper_6_1_U0_fifo_A_PE_6_137_num_data_valid;
wire                                          PE_wrapper_6_1_U0_fifo_A_PE_6_137_read_1;
wire [                                 255:0] PE_wrapper_6_1_U0_fifo_A_PE_6_238_din_1;
wire [                                   1:0] PE_wrapper_6_1_U0_fifo_A_PE_6_238_fifo_cap;
wire                                          PE_wrapper_6_1_U0_fifo_A_PE_6_238_full_n;
wire [                                   1:0] PE_wrapper_6_1_U0_fifo_A_PE_6_238_num_data_valid;
wire                                          PE_wrapper_6_1_U0_fifo_A_PE_6_238_write_1;
wire [                                 255:0] PE_wrapper_6_1_U0_fifo_B_PE_6_177_dout;
wire                                          PE_wrapper_6_1_U0_fifo_B_PE_6_177_empty_n;
wire [                                   1:0] PE_wrapper_6_1_U0_fifo_B_PE_6_177_fifo_cap;
wire [                                   1:0] PE_wrapper_6_1_U0_fifo_B_PE_6_177_num_data_valid;
wire                                          PE_wrapper_6_1_U0_fifo_B_PE_6_177_read_1;
wire [                                 255:0] PE_wrapper_6_1_U0_fifo_B_PE_7_178_din_1;
wire [                                   1:0] PE_wrapper_6_1_U0_fifo_B_PE_7_178_fifo_cap;
wire                                          PE_wrapper_6_1_U0_fifo_B_PE_7_178_full_n;
wire [                                   1:0] PE_wrapper_6_1_U0_fifo_B_PE_7_178_num_data_valid;
wire                                          PE_wrapper_6_1_U0_fifo_B_PE_7_178_write_1;
wire [                                  31:0] PE_wrapper_6_1_U0_fifo_C_drain_PE_6_1104_din_1;
wire [                                   1:0] PE_wrapper_6_1_U0_fifo_C_drain_PE_6_1104_fifo_cap;
wire                                          PE_wrapper_6_1_U0_fifo_C_drain_PE_6_1104_full_n;
wire [                                   1:0] PE_wrapper_6_1_U0_fifo_C_drain_PE_6_1104_num_data_valid;
wire                                          PE_wrapper_6_1_U0_fifo_C_drain_PE_6_1104_write_1;
wire                                          PE_wrapper_7_0_U0_ap_clk;
wire                                          PE_wrapper_7_0_U0_ap_continue_1;
wire                                          PE_wrapper_7_0_U0_ap_done_1;
wire                                          PE_wrapper_7_0_U0_ap_idle_1;
wire                                          PE_wrapper_7_0_U0_ap_ready_1;
wire                                          PE_wrapper_7_0_U0_ap_rst;
wire                                          PE_wrapper_7_0_U0_ap_start_1;
wire [                                 255:0] PE_wrapper_7_0_U0_fifo_A_PE_7_039_dout;
wire                                          PE_wrapper_7_0_U0_fifo_A_PE_7_039_empty_n;
wire [                                   1:0] PE_wrapper_7_0_U0_fifo_A_PE_7_039_fifo_cap;
wire [                                   1:0] PE_wrapper_7_0_U0_fifo_A_PE_7_039_num_data_valid;
wire                                          PE_wrapper_7_0_U0_fifo_A_PE_7_039_read_1;
wire [                                 255:0] PE_wrapper_7_0_U0_fifo_A_PE_7_140_din_1;
wire [                                   1:0] PE_wrapper_7_0_U0_fifo_A_PE_7_140_fifo_cap;
wire                                          PE_wrapper_7_0_U0_fifo_A_PE_7_140_full_n;
wire [                                   1:0] PE_wrapper_7_0_U0_fifo_A_PE_7_140_num_data_valid;
wire                                          PE_wrapper_7_0_U0_fifo_A_PE_7_140_write_1;
wire [                                 255:0] PE_wrapper_7_0_U0_fifo_B_PE_7_064_dout;
wire                                          PE_wrapper_7_0_U0_fifo_B_PE_7_064_empty_n;
wire [                                   1:0] PE_wrapper_7_0_U0_fifo_B_PE_7_064_fifo_cap;
wire [                                   1:0] PE_wrapper_7_0_U0_fifo_B_PE_7_064_num_data_valid;
wire                                          PE_wrapper_7_0_U0_fifo_B_PE_7_064_read_1;
wire [                                 255:0] PE_wrapper_7_0_U0_fifo_B_PE_8_065_din_1;
wire [                                   1:0] PE_wrapper_7_0_U0_fifo_B_PE_8_065_fifo_cap;
wire                                          PE_wrapper_7_0_U0_fifo_B_PE_8_065_full_n;
wire [                                   1:0] PE_wrapper_7_0_U0_fifo_B_PE_8_065_num_data_valid;
wire                                          PE_wrapper_7_0_U0_fifo_B_PE_8_065_write_1;
wire [                                  31:0] PE_wrapper_7_0_U0_fifo_C_drain_PE_7_092_din_1;
wire [                                   1:0] PE_wrapper_7_0_U0_fifo_C_drain_PE_7_092_fifo_cap;
wire                                          PE_wrapper_7_0_U0_fifo_C_drain_PE_7_092_full_n;
wire [                                   1:0] PE_wrapper_7_0_U0_fifo_C_drain_PE_7_092_num_data_valid;
wire                                          PE_wrapper_7_0_U0_fifo_C_drain_PE_7_092_write_1;
wire                                          PE_wrapper_7_1_U0_ap_clk;
wire                                          PE_wrapper_7_1_U0_ap_continue_1;
wire                                          PE_wrapper_7_1_U0_ap_done_1;
wire                                          PE_wrapper_7_1_U0_ap_idle_1;
wire                                          PE_wrapper_7_1_U0_ap_ready_1;
wire                                          PE_wrapper_7_1_U0_ap_rst;
wire                                          PE_wrapper_7_1_U0_ap_start_1;
wire [                                 255:0] PE_wrapper_7_1_U0_fifo_A_PE_7_140_dout;
wire                                          PE_wrapper_7_1_U0_fifo_A_PE_7_140_empty_n;
wire [                                   1:0] PE_wrapper_7_1_U0_fifo_A_PE_7_140_fifo_cap;
wire [                                   1:0] PE_wrapper_7_1_U0_fifo_A_PE_7_140_num_data_valid;
wire                                          PE_wrapper_7_1_U0_fifo_A_PE_7_140_read_1;
wire [                                 255:0] PE_wrapper_7_1_U0_fifo_A_PE_7_241_din_1;
wire [                                   1:0] PE_wrapper_7_1_U0_fifo_A_PE_7_241_fifo_cap;
wire                                          PE_wrapper_7_1_U0_fifo_A_PE_7_241_full_n;
wire [                                   1:0] PE_wrapper_7_1_U0_fifo_A_PE_7_241_num_data_valid;
wire                                          PE_wrapper_7_1_U0_fifo_A_PE_7_241_write_1;
wire [                                 255:0] PE_wrapper_7_1_U0_fifo_B_PE_7_178_dout;
wire                                          PE_wrapper_7_1_U0_fifo_B_PE_7_178_empty_n;
wire [                                   1:0] PE_wrapper_7_1_U0_fifo_B_PE_7_178_fifo_cap;
wire [                                   1:0] PE_wrapper_7_1_U0_fifo_B_PE_7_178_num_data_valid;
wire                                          PE_wrapper_7_1_U0_fifo_B_PE_7_178_read_1;
wire [                                 255:0] PE_wrapper_7_1_U0_fifo_B_PE_8_179_din_1;
wire [                                   1:0] PE_wrapper_7_1_U0_fifo_B_PE_8_179_fifo_cap;
wire                                          PE_wrapper_7_1_U0_fifo_B_PE_8_179_full_n;
wire [                                   1:0] PE_wrapper_7_1_U0_fifo_B_PE_8_179_num_data_valid;
wire                                          PE_wrapper_7_1_U0_fifo_B_PE_8_179_write_1;
wire [                                  31:0] PE_wrapper_7_1_U0_fifo_C_drain_PE_7_1105_din_1;
wire [                                   1:0] PE_wrapper_7_1_U0_fifo_C_drain_PE_7_1105_fifo_cap;
wire                                          PE_wrapper_7_1_U0_fifo_C_drain_PE_7_1105_full_n;
wire [                                   1:0] PE_wrapper_7_1_U0_fifo_C_drain_PE_7_1105_num_data_valid;
wire                                          PE_wrapper_7_1_U0_fifo_C_drain_PE_7_1105_write_1;
wire                                          PE_wrapper_8_0_U0_ap_clk;
wire                                          PE_wrapper_8_0_U0_ap_continue_1;
wire                                          PE_wrapper_8_0_U0_ap_done_1;
wire                                          PE_wrapper_8_0_U0_ap_idle_1;
wire                                          PE_wrapper_8_0_U0_ap_ready_1;
wire                                          PE_wrapper_8_0_U0_ap_rst;
wire                                          PE_wrapper_8_0_U0_ap_start_1;
wire [                                 255:0] PE_wrapper_8_0_U0_fifo_A_PE_8_042_dout;
wire                                          PE_wrapper_8_0_U0_fifo_A_PE_8_042_empty_n;
wire [                                   1:0] PE_wrapper_8_0_U0_fifo_A_PE_8_042_fifo_cap;
wire [                                   1:0] PE_wrapper_8_0_U0_fifo_A_PE_8_042_num_data_valid;
wire                                          PE_wrapper_8_0_U0_fifo_A_PE_8_042_read_1;
wire [                                 255:0] PE_wrapper_8_0_U0_fifo_A_PE_8_143_din_1;
wire [                                   1:0] PE_wrapper_8_0_U0_fifo_A_PE_8_143_fifo_cap;
wire                                          PE_wrapper_8_0_U0_fifo_A_PE_8_143_full_n;
wire [                                   1:0] PE_wrapper_8_0_U0_fifo_A_PE_8_143_num_data_valid;
wire                                          PE_wrapper_8_0_U0_fifo_A_PE_8_143_write_1;
wire [                                 255:0] PE_wrapper_8_0_U0_fifo_B_PE_8_065_dout;
wire                                          PE_wrapper_8_0_U0_fifo_B_PE_8_065_empty_n;
wire [                                   1:0] PE_wrapper_8_0_U0_fifo_B_PE_8_065_fifo_cap;
wire [                                   1:0] PE_wrapper_8_0_U0_fifo_B_PE_8_065_num_data_valid;
wire                                          PE_wrapper_8_0_U0_fifo_B_PE_8_065_read_1;
wire [                                 255:0] PE_wrapper_8_0_U0_fifo_B_PE_9_066_din_1;
wire [                                   1:0] PE_wrapper_8_0_U0_fifo_B_PE_9_066_fifo_cap;
wire                                          PE_wrapper_8_0_U0_fifo_B_PE_9_066_full_n;
wire [                                   1:0] PE_wrapper_8_0_U0_fifo_B_PE_9_066_num_data_valid;
wire                                          PE_wrapper_8_0_U0_fifo_B_PE_9_066_write_1;
wire [                                  31:0] PE_wrapper_8_0_U0_fifo_C_drain_PE_8_093_din_1;
wire [                                   1:0] PE_wrapper_8_0_U0_fifo_C_drain_PE_8_093_fifo_cap;
wire                                          PE_wrapper_8_0_U0_fifo_C_drain_PE_8_093_full_n;
wire [                                   1:0] PE_wrapper_8_0_U0_fifo_C_drain_PE_8_093_num_data_valid;
wire                                          PE_wrapper_8_0_U0_fifo_C_drain_PE_8_093_write_1;
wire                                          PE_wrapper_8_1_U0_ap_clk;
wire                                          PE_wrapper_8_1_U0_ap_continue_1;
wire                                          PE_wrapper_8_1_U0_ap_done_1;
wire                                          PE_wrapper_8_1_U0_ap_idle_1;
wire                                          PE_wrapper_8_1_U0_ap_ready_1;
wire                                          PE_wrapper_8_1_U0_ap_rst;
wire                                          PE_wrapper_8_1_U0_ap_start_1;
wire [                                 255:0] PE_wrapper_8_1_U0_fifo_A_PE_8_143_dout;
wire                                          PE_wrapper_8_1_U0_fifo_A_PE_8_143_empty_n;
wire [                                   1:0] PE_wrapper_8_1_U0_fifo_A_PE_8_143_fifo_cap;
wire [                                   1:0] PE_wrapper_8_1_U0_fifo_A_PE_8_143_num_data_valid;
wire                                          PE_wrapper_8_1_U0_fifo_A_PE_8_143_read_1;
wire [                                 255:0] PE_wrapper_8_1_U0_fifo_A_PE_8_244_din_1;
wire [                                   1:0] PE_wrapper_8_1_U0_fifo_A_PE_8_244_fifo_cap;
wire                                          PE_wrapper_8_1_U0_fifo_A_PE_8_244_full_n;
wire [                                   1:0] PE_wrapper_8_1_U0_fifo_A_PE_8_244_num_data_valid;
wire                                          PE_wrapper_8_1_U0_fifo_A_PE_8_244_write_1;
wire [                                 255:0] PE_wrapper_8_1_U0_fifo_B_PE_8_179_dout;
wire                                          PE_wrapper_8_1_U0_fifo_B_PE_8_179_empty_n;
wire [                                   1:0] PE_wrapper_8_1_U0_fifo_B_PE_8_179_fifo_cap;
wire [                                   1:0] PE_wrapper_8_1_U0_fifo_B_PE_8_179_num_data_valid;
wire                                          PE_wrapper_8_1_U0_fifo_B_PE_8_179_read_1;
wire [                                 255:0] PE_wrapper_8_1_U0_fifo_B_PE_9_180_din_1;
wire [                                   1:0] PE_wrapper_8_1_U0_fifo_B_PE_9_180_fifo_cap;
wire                                          PE_wrapper_8_1_U0_fifo_B_PE_9_180_full_n;
wire [                                   1:0] PE_wrapper_8_1_U0_fifo_B_PE_9_180_num_data_valid;
wire                                          PE_wrapper_8_1_U0_fifo_B_PE_9_180_write_1;
wire [                                  31:0] PE_wrapper_8_1_U0_fifo_C_drain_PE_8_1106_din_1;
wire [                                   1:0] PE_wrapper_8_1_U0_fifo_C_drain_PE_8_1106_fifo_cap;
wire                                          PE_wrapper_8_1_U0_fifo_C_drain_PE_8_1106_full_n;
wire [                                   1:0] PE_wrapper_8_1_U0_fifo_C_drain_PE_8_1106_num_data_valid;
wire                                          PE_wrapper_8_1_U0_fifo_C_drain_PE_8_1106_write_1;
wire                                          PE_wrapper_9_0_U0_ap_clk;
wire                                          PE_wrapper_9_0_U0_ap_continue_1;
wire                                          PE_wrapper_9_0_U0_ap_done_1;
wire                                          PE_wrapper_9_0_U0_ap_idle_1;
wire                                          PE_wrapper_9_0_U0_ap_ready_1;
wire                                          PE_wrapper_9_0_U0_ap_rst;
wire                                          PE_wrapper_9_0_U0_ap_start_1;
wire [                                 255:0] PE_wrapper_9_0_U0_fifo_A_PE_9_045_dout;
wire                                          PE_wrapper_9_0_U0_fifo_A_PE_9_045_empty_n;
wire [                                   1:0] PE_wrapper_9_0_U0_fifo_A_PE_9_045_fifo_cap;
wire [                                   1:0] PE_wrapper_9_0_U0_fifo_A_PE_9_045_num_data_valid;
wire                                          PE_wrapper_9_0_U0_fifo_A_PE_9_045_read_1;
wire [                                 255:0] PE_wrapper_9_0_U0_fifo_A_PE_9_146_din_1;
wire [                                   1:0] PE_wrapper_9_0_U0_fifo_A_PE_9_146_fifo_cap;
wire                                          PE_wrapper_9_0_U0_fifo_A_PE_9_146_full_n;
wire [                                   1:0] PE_wrapper_9_0_U0_fifo_A_PE_9_146_num_data_valid;
wire                                          PE_wrapper_9_0_U0_fifo_A_PE_9_146_write_1;
wire [                                 255:0] PE_wrapper_9_0_U0_fifo_B_PE_10_067_din_1;
wire [                                   1:0] PE_wrapper_9_0_U0_fifo_B_PE_10_067_fifo_cap;
wire                                          PE_wrapper_9_0_U0_fifo_B_PE_10_067_full_n;
wire [                                   1:0] PE_wrapper_9_0_U0_fifo_B_PE_10_067_num_data_valid;
wire                                          PE_wrapper_9_0_U0_fifo_B_PE_10_067_write_1;
wire [                                 255:0] PE_wrapper_9_0_U0_fifo_B_PE_9_066_dout;
wire                                          PE_wrapper_9_0_U0_fifo_B_PE_9_066_empty_n;
wire [                                   1:0] PE_wrapper_9_0_U0_fifo_B_PE_9_066_fifo_cap;
wire [                                   1:0] PE_wrapper_9_0_U0_fifo_B_PE_9_066_num_data_valid;
wire                                          PE_wrapper_9_0_U0_fifo_B_PE_9_066_read_1;
wire [                                  31:0] PE_wrapper_9_0_U0_fifo_C_drain_PE_9_094_din_1;
wire [                                   1:0] PE_wrapper_9_0_U0_fifo_C_drain_PE_9_094_fifo_cap;
wire                                          PE_wrapper_9_0_U0_fifo_C_drain_PE_9_094_full_n;
wire [                                   1:0] PE_wrapper_9_0_U0_fifo_C_drain_PE_9_094_num_data_valid;
wire                                          PE_wrapper_9_0_U0_fifo_C_drain_PE_9_094_write_1;
wire                                          PE_wrapper_9_1_U0_ap_clk;
wire                                          PE_wrapper_9_1_U0_ap_continue_1;
wire                                          PE_wrapper_9_1_U0_ap_done_1;
wire                                          PE_wrapper_9_1_U0_ap_idle_1;
wire                                          PE_wrapper_9_1_U0_ap_ready_1;
wire                                          PE_wrapper_9_1_U0_ap_rst;
wire                                          PE_wrapper_9_1_U0_ap_start_1;
wire [                                 255:0] PE_wrapper_9_1_U0_fifo_A_PE_9_146_dout;
wire                                          PE_wrapper_9_1_U0_fifo_A_PE_9_146_empty_n;
wire [                                   1:0] PE_wrapper_9_1_U0_fifo_A_PE_9_146_fifo_cap;
wire [                                   1:0] PE_wrapper_9_1_U0_fifo_A_PE_9_146_num_data_valid;
wire                                          PE_wrapper_9_1_U0_fifo_A_PE_9_146_read_1;
wire [                                 255:0] PE_wrapper_9_1_U0_fifo_A_PE_9_247_din_1;
wire [                                   1:0] PE_wrapper_9_1_U0_fifo_A_PE_9_247_fifo_cap;
wire                                          PE_wrapper_9_1_U0_fifo_A_PE_9_247_full_n;
wire [                                   1:0] PE_wrapper_9_1_U0_fifo_A_PE_9_247_num_data_valid;
wire                                          PE_wrapper_9_1_U0_fifo_A_PE_9_247_write_1;
wire [                                 255:0] PE_wrapper_9_1_U0_fifo_B_PE_10_181_din_1;
wire [                                   1:0] PE_wrapper_9_1_U0_fifo_B_PE_10_181_fifo_cap;
wire                                          PE_wrapper_9_1_U0_fifo_B_PE_10_181_full_n;
wire [                                   1:0] PE_wrapper_9_1_U0_fifo_B_PE_10_181_num_data_valid;
wire                                          PE_wrapper_9_1_U0_fifo_B_PE_10_181_write_1;
wire [                                 255:0] PE_wrapper_9_1_U0_fifo_B_PE_9_180_dout;
wire                                          PE_wrapper_9_1_U0_fifo_B_PE_9_180_empty_n;
wire [                                   1:0] PE_wrapper_9_1_U0_fifo_B_PE_9_180_fifo_cap;
wire [                                   1:0] PE_wrapper_9_1_U0_fifo_B_PE_9_180_num_data_valid;
wire                                          PE_wrapper_9_1_U0_fifo_B_PE_9_180_read_1;
wire [                                  31:0] PE_wrapper_9_1_U0_fifo_C_drain_PE_9_1107_din_1;
wire [                                   1:0] PE_wrapper_9_1_U0_fifo_C_drain_PE_9_1107_fifo_cap;
wire                                          PE_wrapper_9_1_U0_fifo_C_drain_PE_9_1107_full_n;
wire [                                   1:0] PE_wrapper_9_1_U0_fifo_C_drain_PE_9_1107_num_data_valid;
wire                                          PE_wrapper_9_1_U0_fifo_C_drain_PE_9_1107_write_1;
wire [                                  63:0] control_s_axi_U_A;
wire                                          control_s_axi_U_ACLK;
wire                                          control_s_axi_U_ACLK_EN;
wire [    (C_S_AXI_CONTROL_ADDR_WIDTH - 1):0] control_s_axi_U_ARADDR;
wire                                          control_s_axi_U_ARESET;
wire                                          control_s_axi_U_ARREADY;
wire                                          control_s_axi_U_ARVALID;
wire [    (C_S_AXI_CONTROL_ADDR_WIDTH - 1):0] control_s_axi_U_AWADDR;
wire                                          control_s_axi_U_AWREADY;
wire                                          control_s_axi_U_AWVALID;
wire [                                  63:0] control_s_axi_U_B;
wire                                          control_s_axi_U_BREADY;
wire [                                   1:0] control_s_axi_U_BRESP;
wire                                          control_s_axi_U_BVALID;
wire [                                  63:0] control_s_axi_U_C;
wire [    (C_S_AXI_CONTROL_DATA_WIDTH - 1):0] control_s_axi_U_RDATA;
wire                                          control_s_axi_U_RREADY;
wire [                                   1:0] control_s_axi_U_RRESP;
wire                                          control_s_axi_U_RVALID;
wire [    (C_S_AXI_CONTROL_DATA_WIDTH - 1):0] control_s_axi_U_WDATA;
wire                                          control_s_axi_U_WREADY;
wire [(C_S_AXI_CONTROL_DATA_WIDTH / 8 - 1):0] control_s_axi_U_WSTRB;
wire                                          control_s_axi_U_WVALID;
wire                                          control_s_axi_U_ap_continue;
wire                                          control_s_axi_U_ap_done;
wire                                          control_s_axi_U_ap_idle;
wire                                          control_s_axi_U_ap_ready;
wire                                          control_s_axi_U_ap_start;
wire                                          control_s_axi_U_interrupt;
wire [                                  63:0] entry_proc_U0_C;
wire [                                  63:0] entry_proc_U0_C_c_din_1;
wire [                                   6:0] entry_proc_U0_C_c_fifo_cap;
wire                                          entry_proc_U0_C_c_full_n;
wire [                                   6:0] entry_proc_U0_C_c_num_data_valid;
wire                                          entry_proc_U0_C_c_write_1;
wire                                          entry_proc_U0_ap_clk;
wire                                          entry_proc_U0_ap_continue_1;
wire                                          entry_proc_U0_ap_done_1;
wire                                          entry_proc_U0_ap_idle_1;
wire                                          entry_proc_U0_ap_ready_1;
wire                                          entry_proc_U0_ap_rst;
wire                                          entry_proc_U0_ap_start_1;
wire                                          fifo_A_A_IO_L2_in_0_U_clk;
wire [                                 255:0] fifo_A_A_IO_L2_in_0_U_if_din;
wire [                                 255:0] fifo_A_A_IO_L2_in_0_U_if_dout;
wire                                          fifo_A_A_IO_L2_in_0_U_if_empty_n;
wire [                                   1:0] fifo_A_A_IO_L2_in_0_U_if_fifo_cap;
wire                                          fifo_A_A_IO_L2_in_0_U_if_full_n;
wire [                                   1:0] fifo_A_A_IO_L2_in_0_U_if_num_data_valid;
wire                                          fifo_A_A_IO_L2_in_0_U_if_read;
wire                                          fifo_A_A_IO_L2_in_0_U_if_read_ce;
wire                                          fifo_A_A_IO_L2_in_0_U_if_write;
wire                                          fifo_A_A_IO_L2_in_0_U_if_write_ce;
wire                                          fifo_A_A_IO_L2_in_0_U_reset;
wire                                          fifo_A_A_IO_L2_in_10_U_clk;
wire [                                 255:0] fifo_A_A_IO_L2_in_10_U_if_din;
wire [                                 255:0] fifo_A_A_IO_L2_in_10_U_if_dout;
wire                                          fifo_A_A_IO_L2_in_10_U_if_empty_n;
wire [                                   1:0] fifo_A_A_IO_L2_in_10_U_if_fifo_cap;
wire                                          fifo_A_A_IO_L2_in_10_U_if_full_n;
wire [                                   1:0] fifo_A_A_IO_L2_in_10_U_if_num_data_valid;
wire                                          fifo_A_A_IO_L2_in_10_U_if_read;
wire                                          fifo_A_A_IO_L2_in_10_U_if_read_ce;
wire                                          fifo_A_A_IO_L2_in_10_U_if_write;
wire                                          fifo_A_A_IO_L2_in_10_U_if_write_ce;
wire                                          fifo_A_A_IO_L2_in_10_U_reset;
wire                                          fifo_A_A_IO_L2_in_11_U_clk;
wire [                                 255:0] fifo_A_A_IO_L2_in_11_U_if_din;
wire [                                 255:0] fifo_A_A_IO_L2_in_11_U_if_dout;
wire                                          fifo_A_A_IO_L2_in_11_U_if_empty_n;
wire [                                   1:0] fifo_A_A_IO_L2_in_11_U_if_fifo_cap;
wire                                          fifo_A_A_IO_L2_in_11_U_if_full_n;
wire [                                   1:0] fifo_A_A_IO_L2_in_11_U_if_num_data_valid;
wire                                          fifo_A_A_IO_L2_in_11_U_if_read;
wire                                          fifo_A_A_IO_L2_in_11_U_if_read_ce;
wire                                          fifo_A_A_IO_L2_in_11_U_if_write;
wire                                          fifo_A_A_IO_L2_in_11_U_if_write_ce;
wire                                          fifo_A_A_IO_L2_in_11_U_reset;
wire                                          fifo_A_A_IO_L2_in_12_U_clk;
wire [                                 255:0] fifo_A_A_IO_L2_in_12_U_if_din;
wire [                                 255:0] fifo_A_A_IO_L2_in_12_U_if_dout;
wire                                          fifo_A_A_IO_L2_in_12_U_if_empty_n;
wire [                                   1:0] fifo_A_A_IO_L2_in_12_U_if_fifo_cap;
wire                                          fifo_A_A_IO_L2_in_12_U_if_full_n;
wire [                                   1:0] fifo_A_A_IO_L2_in_12_U_if_num_data_valid;
wire                                          fifo_A_A_IO_L2_in_12_U_if_read;
wire                                          fifo_A_A_IO_L2_in_12_U_if_read_ce;
wire                                          fifo_A_A_IO_L2_in_12_U_if_write;
wire                                          fifo_A_A_IO_L2_in_12_U_if_write_ce;
wire                                          fifo_A_A_IO_L2_in_12_U_reset;
wire                                          fifo_A_A_IO_L2_in_1_U_clk;
wire [                                 255:0] fifo_A_A_IO_L2_in_1_U_if_din;
wire [                                 255:0] fifo_A_A_IO_L2_in_1_U_if_dout;
wire                                          fifo_A_A_IO_L2_in_1_U_if_empty_n;
wire [                                   1:0] fifo_A_A_IO_L2_in_1_U_if_fifo_cap;
wire                                          fifo_A_A_IO_L2_in_1_U_if_full_n;
wire [                                   1:0] fifo_A_A_IO_L2_in_1_U_if_num_data_valid;
wire                                          fifo_A_A_IO_L2_in_1_U_if_read;
wire                                          fifo_A_A_IO_L2_in_1_U_if_read_ce;
wire                                          fifo_A_A_IO_L2_in_1_U_if_write;
wire                                          fifo_A_A_IO_L2_in_1_U_if_write_ce;
wire                                          fifo_A_A_IO_L2_in_1_U_reset;
wire                                          fifo_A_A_IO_L2_in_2_U_clk;
wire [                                 255:0] fifo_A_A_IO_L2_in_2_U_if_din;
wire [                                 255:0] fifo_A_A_IO_L2_in_2_U_if_dout;
wire                                          fifo_A_A_IO_L2_in_2_U_if_empty_n;
wire [                                   1:0] fifo_A_A_IO_L2_in_2_U_if_fifo_cap;
wire                                          fifo_A_A_IO_L2_in_2_U_if_full_n;
wire [                                   1:0] fifo_A_A_IO_L2_in_2_U_if_num_data_valid;
wire                                          fifo_A_A_IO_L2_in_2_U_if_read;
wire                                          fifo_A_A_IO_L2_in_2_U_if_read_ce;
wire                                          fifo_A_A_IO_L2_in_2_U_if_write;
wire                                          fifo_A_A_IO_L2_in_2_U_if_write_ce;
wire                                          fifo_A_A_IO_L2_in_2_U_reset;
wire                                          fifo_A_A_IO_L2_in_3_U_clk;
wire [                                 255:0] fifo_A_A_IO_L2_in_3_U_if_din;
wire [                                 255:0] fifo_A_A_IO_L2_in_3_U_if_dout;
wire                                          fifo_A_A_IO_L2_in_3_U_if_empty_n;
wire [                                   1:0] fifo_A_A_IO_L2_in_3_U_if_fifo_cap;
wire                                          fifo_A_A_IO_L2_in_3_U_if_full_n;
wire [                                   1:0] fifo_A_A_IO_L2_in_3_U_if_num_data_valid;
wire                                          fifo_A_A_IO_L2_in_3_U_if_read;
wire                                          fifo_A_A_IO_L2_in_3_U_if_read_ce;
wire                                          fifo_A_A_IO_L2_in_3_U_if_write;
wire                                          fifo_A_A_IO_L2_in_3_U_if_write_ce;
wire                                          fifo_A_A_IO_L2_in_3_U_reset;
wire                                          fifo_A_A_IO_L2_in_4_U_clk;
wire [                                 255:0] fifo_A_A_IO_L2_in_4_U_if_din;
wire [                                 255:0] fifo_A_A_IO_L2_in_4_U_if_dout;
wire                                          fifo_A_A_IO_L2_in_4_U_if_empty_n;
wire [                                   1:0] fifo_A_A_IO_L2_in_4_U_if_fifo_cap;
wire                                          fifo_A_A_IO_L2_in_4_U_if_full_n;
wire [                                   1:0] fifo_A_A_IO_L2_in_4_U_if_num_data_valid;
wire                                          fifo_A_A_IO_L2_in_4_U_if_read;
wire                                          fifo_A_A_IO_L2_in_4_U_if_read_ce;
wire                                          fifo_A_A_IO_L2_in_4_U_if_write;
wire                                          fifo_A_A_IO_L2_in_4_U_if_write_ce;
wire                                          fifo_A_A_IO_L2_in_4_U_reset;
wire                                          fifo_A_A_IO_L2_in_5_U_clk;
wire [                                 255:0] fifo_A_A_IO_L2_in_5_U_if_din;
wire [                                 255:0] fifo_A_A_IO_L2_in_5_U_if_dout;
wire                                          fifo_A_A_IO_L2_in_5_U_if_empty_n;
wire [                                   1:0] fifo_A_A_IO_L2_in_5_U_if_fifo_cap;
wire                                          fifo_A_A_IO_L2_in_5_U_if_full_n;
wire [                                   1:0] fifo_A_A_IO_L2_in_5_U_if_num_data_valid;
wire                                          fifo_A_A_IO_L2_in_5_U_if_read;
wire                                          fifo_A_A_IO_L2_in_5_U_if_read_ce;
wire                                          fifo_A_A_IO_L2_in_5_U_if_write;
wire                                          fifo_A_A_IO_L2_in_5_U_if_write_ce;
wire                                          fifo_A_A_IO_L2_in_5_U_reset;
wire                                          fifo_A_A_IO_L2_in_6_U_clk;
wire [                                 255:0] fifo_A_A_IO_L2_in_6_U_if_din;
wire [                                 255:0] fifo_A_A_IO_L2_in_6_U_if_dout;
wire                                          fifo_A_A_IO_L2_in_6_U_if_empty_n;
wire [                                   1:0] fifo_A_A_IO_L2_in_6_U_if_fifo_cap;
wire                                          fifo_A_A_IO_L2_in_6_U_if_full_n;
wire [                                   1:0] fifo_A_A_IO_L2_in_6_U_if_num_data_valid;
wire                                          fifo_A_A_IO_L2_in_6_U_if_read;
wire                                          fifo_A_A_IO_L2_in_6_U_if_read_ce;
wire                                          fifo_A_A_IO_L2_in_6_U_if_write;
wire                                          fifo_A_A_IO_L2_in_6_U_if_write_ce;
wire                                          fifo_A_A_IO_L2_in_6_U_reset;
wire                                          fifo_A_A_IO_L2_in_7_U_clk;
wire [                                 255:0] fifo_A_A_IO_L2_in_7_U_if_din;
wire [                                 255:0] fifo_A_A_IO_L2_in_7_U_if_dout;
wire                                          fifo_A_A_IO_L2_in_7_U_if_empty_n;
wire [                                   1:0] fifo_A_A_IO_L2_in_7_U_if_fifo_cap;
wire                                          fifo_A_A_IO_L2_in_7_U_if_full_n;
wire [                                   1:0] fifo_A_A_IO_L2_in_7_U_if_num_data_valid;
wire                                          fifo_A_A_IO_L2_in_7_U_if_read;
wire                                          fifo_A_A_IO_L2_in_7_U_if_read_ce;
wire                                          fifo_A_A_IO_L2_in_7_U_if_write;
wire                                          fifo_A_A_IO_L2_in_7_U_if_write_ce;
wire                                          fifo_A_A_IO_L2_in_7_U_reset;
wire                                          fifo_A_A_IO_L2_in_8_U_clk;
wire [                                 255:0] fifo_A_A_IO_L2_in_8_U_if_din;
wire [                                 255:0] fifo_A_A_IO_L2_in_8_U_if_dout;
wire                                          fifo_A_A_IO_L2_in_8_U_if_empty_n;
wire [                                   1:0] fifo_A_A_IO_L2_in_8_U_if_fifo_cap;
wire                                          fifo_A_A_IO_L2_in_8_U_if_full_n;
wire [                                   1:0] fifo_A_A_IO_L2_in_8_U_if_num_data_valid;
wire                                          fifo_A_A_IO_L2_in_8_U_if_read;
wire                                          fifo_A_A_IO_L2_in_8_U_if_read_ce;
wire                                          fifo_A_A_IO_L2_in_8_U_if_write;
wire                                          fifo_A_A_IO_L2_in_8_U_if_write_ce;
wire                                          fifo_A_A_IO_L2_in_8_U_reset;
wire                                          fifo_A_A_IO_L2_in_9_U_clk;
wire [                                 255:0] fifo_A_A_IO_L2_in_9_U_if_din;
wire [                                 255:0] fifo_A_A_IO_L2_in_9_U_if_dout;
wire                                          fifo_A_A_IO_L2_in_9_U_if_empty_n;
wire [                                   1:0] fifo_A_A_IO_L2_in_9_U_if_fifo_cap;
wire                                          fifo_A_A_IO_L2_in_9_U_if_full_n;
wire [                                   1:0] fifo_A_A_IO_L2_in_9_U_if_num_data_valid;
wire                                          fifo_A_A_IO_L2_in_9_U_if_read;
wire                                          fifo_A_A_IO_L2_in_9_U_if_read_ce;
wire                                          fifo_A_A_IO_L2_in_9_U_if_write;
wire                                          fifo_A_A_IO_L2_in_9_U_if_write_ce;
wire                                          fifo_A_A_IO_L2_in_9_U_reset;
wire                                          fifo_A_PE_0_0_U_clk;
wire [                                 255:0] fifo_A_PE_0_0_U_if_din;
wire [                                 255:0] fifo_A_PE_0_0_U_if_dout;
wire                                          fifo_A_PE_0_0_U_if_empty_n;
wire [                                   1:0] fifo_A_PE_0_0_U_if_fifo_cap;
wire                                          fifo_A_PE_0_0_U_if_full_n;
wire [                                   1:0] fifo_A_PE_0_0_U_if_num_data_valid;
wire                                          fifo_A_PE_0_0_U_if_read;
wire                                          fifo_A_PE_0_0_U_if_read_ce;
wire                                          fifo_A_PE_0_0_U_if_write;
wire                                          fifo_A_PE_0_0_U_if_write_ce;
wire                                          fifo_A_PE_0_0_U_reset;
wire                                          fifo_A_PE_0_1_U_clk;
wire [                                 255:0] fifo_A_PE_0_1_U_if_din;
wire [                                 255:0] fifo_A_PE_0_1_U_if_dout;
wire                                          fifo_A_PE_0_1_U_if_empty_n;
wire [                                   1:0] fifo_A_PE_0_1_U_if_fifo_cap;
wire                                          fifo_A_PE_0_1_U_if_full_n;
wire [                                   1:0] fifo_A_PE_0_1_U_if_num_data_valid;
wire                                          fifo_A_PE_0_1_U_if_read;
wire                                          fifo_A_PE_0_1_U_if_read_ce;
wire                                          fifo_A_PE_0_1_U_if_write;
wire                                          fifo_A_PE_0_1_U_if_write_ce;
wire                                          fifo_A_PE_0_1_U_reset;
wire                                          fifo_A_PE_0_2_U_clk;
wire [                                 255:0] fifo_A_PE_0_2_U_if_din;
wire [                                 255:0] fifo_A_PE_0_2_U_if_dout;
wire                                          fifo_A_PE_0_2_U_if_empty_n;
wire [                                   1:0] fifo_A_PE_0_2_U_if_fifo_cap;
wire                                          fifo_A_PE_0_2_U_if_full_n;
wire [                                   1:0] fifo_A_PE_0_2_U_if_num_data_valid;
wire                                          fifo_A_PE_0_2_U_if_read;
wire                                          fifo_A_PE_0_2_U_if_read_ce;
wire                                          fifo_A_PE_0_2_U_if_write;
wire                                          fifo_A_PE_0_2_U_if_write_ce;
wire                                          fifo_A_PE_0_2_U_reset;
wire                                          fifo_A_PE_10_0_U_clk;
wire [                                 255:0] fifo_A_PE_10_0_U_if_din;
wire [                                 255:0] fifo_A_PE_10_0_U_if_dout;
wire                                          fifo_A_PE_10_0_U_if_empty_n;
wire [                                   1:0] fifo_A_PE_10_0_U_if_fifo_cap;
wire                                          fifo_A_PE_10_0_U_if_full_n;
wire [                                   1:0] fifo_A_PE_10_0_U_if_num_data_valid;
wire                                          fifo_A_PE_10_0_U_if_read;
wire                                          fifo_A_PE_10_0_U_if_read_ce;
wire                                          fifo_A_PE_10_0_U_if_write;
wire                                          fifo_A_PE_10_0_U_if_write_ce;
wire                                          fifo_A_PE_10_0_U_reset;
wire                                          fifo_A_PE_10_1_U_clk;
wire [                                 255:0] fifo_A_PE_10_1_U_if_din;
wire [                                 255:0] fifo_A_PE_10_1_U_if_dout;
wire                                          fifo_A_PE_10_1_U_if_empty_n;
wire [                                   1:0] fifo_A_PE_10_1_U_if_fifo_cap;
wire                                          fifo_A_PE_10_1_U_if_full_n;
wire [                                   1:0] fifo_A_PE_10_1_U_if_num_data_valid;
wire                                          fifo_A_PE_10_1_U_if_read;
wire                                          fifo_A_PE_10_1_U_if_read_ce;
wire                                          fifo_A_PE_10_1_U_if_write;
wire                                          fifo_A_PE_10_1_U_if_write_ce;
wire                                          fifo_A_PE_10_1_U_reset;
wire                                          fifo_A_PE_10_2_U_clk;
wire [                                 255:0] fifo_A_PE_10_2_U_if_din;
wire [                                 255:0] fifo_A_PE_10_2_U_if_dout;
wire                                          fifo_A_PE_10_2_U_if_empty_n;
wire [                                   1:0] fifo_A_PE_10_2_U_if_fifo_cap;
wire                                          fifo_A_PE_10_2_U_if_full_n;
wire [                                   1:0] fifo_A_PE_10_2_U_if_num_data_valid;
wire                                          fifo_A_PE_10_2_U_if_read;
wire                                          fifo_A_PE_10_2_U_if_read_ce;
wire                                          fifo_A_PE_10_2_U_if_write;
wire                                          fifo_A_PE_10_2_U_if_write_ce;
wire                                          fifo_A_PE_10_2_U_reset;
wire                                          fifo_A_PE_11_0_U_clk;
wire [                                 255:0] fifo_A_PE_11_0_U_if_din;
wire [                                 255:0] fifo_A_PE_11_0_U_if_dout;
wire                                          fifo_A_PE_11_0_U_if_empty_n;
wire [                                   1:0] fifo_A_PE_11_0_U_if_fifo_cap;
wire                                          fifo_A_PE_11_0_U_if_full_n;
wire [                                   1:0] fifo_A_PE_11_0_U_if_num_data_valid;
wire                                          fifo_A_PE_11_0_U_if_read;
wire                                          fifo_A_PE_11_0_U_if_read_ce;
wire                                          fifo_A_PE_11_0_U_if_write;
wire                                          fifo_A_PE_11_0_U_if_write_ce;
wire                                          fifo_A_PE_11_0_U_reset;
wire                                          fifo_A_PE_11_1_U_clk;
wire [                                 255:0] fifo_A_PE_11_1_U_if_din;
wire [                                 255:0] fifo_A_PE_11_1_U_if_dout;
wire                                          fifo_A_PE_11_1_U_if_empty_n;
wire [                                   1:0] fifo_A_PE_11_1_U_if_fifo_cap;
wire                                          fifo_A_PE_11_1_U_if_full_n;
wire [                                   1:0] fifo_A_PE_11_1_U_if_num_data_valid;
wire                                          fifo_A_PE_11_1_U_if_read;
wire                                          fifo_A_PE_11_1_U_if_read_ce;
wire                                          fifo_A_PE_11_1_U_if_write;
wire                                          fifo_A_PE_11_1_U_if_write_ce;
wire                                          fifo_A_PE_11_1_U_reset;
wire                                          fifo_A_PE_11_2_U_clk;
wire [                                 255:0] fifo_A_PE_11_2_U_if_din;
wire [                                 255:0] fifo_A_PE_11_2_U_if_dout;
wire                                          fifo_A_PE_11_2_U_if_empty_n;
wire [                                   1:0] fifo_A_PE_11_2_U_if_fifo_cap;
wire                                          fifo_A_PE_11_2_U_if_full_n;
wire [                                   1:0] fifo_A_PE_11_2_U_if_num_data_valid;
wire                                          fifo_A_PE_11_2_U_if_read;
wire                                          fifo_A_PE_11_2_U_if_read_ce;
wire                                          fifo_A_PE_11_2_U_if_write;
wire                                          fifo_A_PE_11_2_U_if_write_ce;
wire                                          fifo_A_PE_11_2_U_reset;
wire                                          fifo_A_PE_12_0_U_clk;
wire [                                 255:0] fifo_A_PE_12_0_U_if_din;
wire [                                 255:0] fifo_A_PE_12_0_U_if_dout;
wire                                          fifo_A_PE_12_0_U_if_empty_n;
wire [                                   1:0] fifo_A_PE_12_0_U_if_fifo_cap;
wire                                          fifo_A_PE_12_0_U_if_full_n;
wire [                                   1:0] fifo_A_PE_12_0_U_if_num_data_valid;
wire                                          fifo_A_PE_12_0_U_if_read;
wire                                          fifo_A_PE_12_0_U_if_read_ce;
wire                                          fifo_A_PE_12_0_U_if_write;
wire                                          fifo_A_PE_12_0_U_if_write_ce;
wire                                          fifo_A_PE_12_0_U_reset;
wire                                          fifo_A_PE_12_1_U_clk;
wire [                                 255:0] fifo_A_PE_12_1_U_if_din;
wire [                                 255:0] fifo_A_PE_12_1_U_if_dout;
wire                                          fifo_A_PE_12_1_U_if_empty_n;
wire [                                   1:0] fifo_A_PE_12_1_U_if_fifo_cap;
wire                                          fifo_A_PE_12_1_U_if_full_n;
wire [                                   1:0] fifo_A_PE_12_1_U_if_num_data_valid;
wire                                          fifo_A_PE_12_1_U_if_read;
wire                                          fifo_A_PE_12_1_U_if_read_ce;
wire                                          fifo_A_PE_12_1_U_if_write;
wire                                          fifo_A_PE_12_1_U_if_write_ce;
wire                                          fifo_A_PE_12_1_U_reset;
wire                                          fifo_A_PE_12_2_U_clk;
wire [                                 255:0] fifo_A_PE_12_2_U_if_din;
wire [                                 255:0] fifo_A_PE_12_2_U_if_dout;
wire                                          fifo_A_PE_12_2_U_if_empty_n;
wire [                                   1:0] fifo_A_PE_12_2_U_if_fifo_cap;
wire                                          fifo_A_PE_12_2_U_if_full_n;
wire [                                   1:0] fifo_A_PE_12_2_U_if_num_data_valid;
wire                                          fifo_A_PE_12_2_U_if_read;
wire                                          fifo_A_PE_12_2_U_if_read_ce;
wire                                          fifo_A_PE_12_2_U_if_write;
wire                                          fifo_A_PE_12_2_U_if_write_ce;
wire                                          fifo_A_PE_12_2_U_reset;
wire                                          fifo_A_PE_1_0_U_clk;
wire [                                 255:0] fifo_A_PE_1_0_U_if_din;
wire [                                 255:0] fifo_A_PE_1_0_U_if_dout;
wire                                          fifo_A_PE_1_0_U_if_empty_n;
wire [                                   1:0] fifo_A_PE_1_0_U_if_fifo_cap;
wire                                          fifo_A_PE_1_0_U_if_full_n;
wire [                                   1:0] fifo_A_PE_1_0_U_if_num_data_valid;
wire                                          fifo_A_PE_1_0_U_if_read;
wire                                          fifo_A_PE_1_0_U_if_read_ce;
wire                                          fifo_A_PE_1_0_U_if_write;
wire                                          fifo_A_PE_1_0_U_if_write_ce;
wire                                          fifo_A_PE_1_0_U_reset;
wire                                          fifo_A_PE_1_1_U_clk;
wire [                                 255:0] fifo_A_PE_1_1_U_if_din;
wire [                                 255:0] fifo_A_PE_1_1_U_if_dout;
wire                                          fifo_A_PE_1_1_U_if_empty_n;
wire [                                   1:0] fifo_A_PE_1_1_U_if_fifo_cap;
wire                                          fifo_A_PE_1_1_U_if_full_n;
wire [                                   1:0] fifo_A_PE_1_1_U_if_num_data_valid;
wire                                          fifo_A_PE_1_1_U_if_read;
wire                                          fifo_A_PE_1_1_U_if_read_ce;
wire                                          fifo_A_PE_1_1_U_if_write;
wire                                          fifo_A_PE_1_1_U_if_write_ce;
wire                                          fifo_A_PE_1_1_U_reset;
wire                                          fifo_A_PE_1_2_U_clk;
wire [                                 255:0] fifo_A_PE_1_2_U_if_din;
wire [                                 255:0] fifo_A_PE_1_2_U_if_dout;
wire                                          fifo_A_PE_1_2_U_if_empty_n;
wire [                                   1:0] fifo_A_PE_1_2_U_if_fifo_cap;
wire                                          fifo_A_PE_1_2_U_if_full_n;
wire [                                   1:0] fifo_A_PE_1_2_U_if_num_data_valid;
wire                                          fifo_A_PE_1_2_U_if_read;
wire                                          fifo_A_PE_1_2_U_if_read_ce;
wire                                          fifo_A_PE_1_2_U_if_write;
wire                                          fifo_A_PE_1_2_U_if_write_ce;
wire                                          fifo_A_PE_1_2_U_reset;
wire                                          fifo_A_PE_2_0_U_clk;
wire [                                 255:0] fifo_A_PE_2_0_U_if_din;
wire [                                 255:0] fifo_A_PE_2_0_U_if_dout;
wire                                          fifo_A_PE_2_0_U_if_empty_n;
wire [                                   1:0] fifo_A_PE_2_0_U_if_fifo_cap;
wire                                          fifo_A_PE_2_0_U_if_full_n;
wire [                                   1:0] fifo_A_PE_2_0_U_if_num_data_valid;
wire                                          fifo_A_PE_2_0_U_if_read;
wire                                          fifo_A_PE_2_0_U_if_read_ce;
wire                                          fifo_A_PE_2_0_U_if_write;
wire                                          fifo_A_PE_2_0_U_if_write_ce;
wire                                          fifo_A_PE_2_0_U_reset;
wire                                          fifo_A_PE_2_1_U_clk;
wire [                                 255:0] fifo_A_PE_2_1_U_if_din;
wire [                                 255:0] fifo_A_PE_2_1_U_if_dout;
wire                                          fifo_A_PE_2_1_U_if_empty_n;
wire [                                   1:0] fifo_A_PE_2_1_U_if_fifo_cap;
wire                                          fifo_A_PE_2_1_U_if_full_n;
wire [                                   1:0] fifo_A_PE_2_1_U_if_num_data_valid;
wire                                          fifo_A_PE_2_1_U_if_read;
wire                                          fifo_A_PE_2_1_U_if_read_ce;
wire                                          fifo_A_PE_2_1_U_if_write;
wire                                          fifo_A_PE_2_1_U_if_write_ce;
wire                                          fifo_A_PE_2_1_U_reset;
wire                                          fifo_A_PE_2_2_U_clk;
wire [                                 255:0] fifo_A_PE_2_2_U_if_din;
wire [                                 255:0] fifo_A_PE_2_2_U_if_dout;
wire                                          fifo_A_PE_2_2_U_if_empty_n;
wire [                                   1:0] fifo_A_PE_2_2_U_if_fifo_cap;
wire                                          fifo_A_PE_2_2_U_if_full_n;
wire [                                   1:0] fifo_A_PE_2_2_U_if_num_data_valid;
wire                                          fifo_A_PE_2_2_U_if_read;
wire                                          fifo_A_PE_2_2_U_if_read_ce;
wire                                          fifo_A_PE_2_2_U_if_write;
wire                                          fifo_A_PE_2_2_U_if_write_ce;
wire                                          fifo_A_PE_2_2_U_reset;
wire                                          fifo_A_PE_3_0_U_clk;
wire [                                 255:0] fifo_A_PE_3_0_U_if_din;
wire [                                 255:0] fifo_A_PE_3_0_U_if_dout;
wire                                          fifo_A_PE_3_0_U_if_empty_n;
wire [                                   1:0] fifo_A_PE_3_0_U_if_fifo_cap;
wire                                          fifo_A_PE_3_0_U_if_full_n;
wire [                                   1:0] fifo_A_PE_3_0_U_if_num_data_valid;
wire                                          fifo_A_PE_3_0_U_if_read;
wire                                          fifo_A_PE_3_0_U_if_read_ce;
wire                                          fifo_A_PE_3_0_U_if_write;
wire                                          fifo_A_PE_3_0_U_if_write_ce;
wire                                          fifo_A_PE_3_0_U_reset;
wire                                          fifo_A_PE_3_1_U_clk;
wire [                                 255:0] fifo_A_PE_3_1_U_if_din;
wire [                                 255:0] fifo_A_PE_3_1_U_if_dout;
wire                                          fifo_A_PE_3_1_U_if_empty_n;
wire [                                   1:0] fifo_A_PE_3_1_U_if_fifo_cap;
wire                                          fifo_A_PE_3_1_U_if_full_n;
wire [                                   1:0] fifo_A_PE_3_1_U_if_num_data_valid;
wire                                          fifo_A_PE_3_1_U_if_read;
wire                                          fifo_A_PE_3_1_U_if_read_ce;
wire                                          fifo_A_PE_3_1_U_if_write;
wire                                          fifo_A_PE_3_1_U_if_write_ce;
wire                                          fifo_A_PE_3_1_U_reset;
wire                                          fifo_A_PE_3_2_U_clk;
wire [                                 255:0] fifo_A_PE_3_2_U_if_din;
wire [                                 255:0] fifo_A_PE_3_2_U_if_dout;
wire                                          fifo_A_PE_3_2_U_if_empty_n;
wire [                                   1:0] fifo_A_PE_3_2_U_if_fifo_cap;
wire                                          fifo_A_PE_3_2_U_if_full_n;
wire [                                   1:0] fifo_A_PE_3_2_U_if_num_data_valid;
wire                                          fifo_A_PE_3_2_U_if_read;
wire                                          fifo_A_PE_3_2_U_if_read_ce;
wire                                          fifo_A_PE_3_2_U_if_write;
wire                                          fifo_A_PE_3_2_U_if_write_ce;
wire                                          fifo_A_PE_3_2_U_reset;
wire                                          fifo_A_PE_4_0_U_clk;
wire [                                 255:0] fifo_A_PE_4_0_U_if_din;
wire [                                 255:0] fifo_A_PE_4_0_U_if_dout;
wire                                          fifo_A_PE_4_0_U_if_empty_n;
wire [                                   1:0] fifo_A_PE_4_0_U_if_fifo_cap;
wire                                          fifo_A_PE_4_0_U_if_full_n;
wire [                                   1:0] fifo_A_PE_4_0_U_if_num_data_valid;
wire                                          fifo_A_PE_4_0_U_if_read;
wire                                          fifo_A_PE_4_0_U_if_read_ce;
wire                                          fifo_A_PE_4_0_U_if_write;
wire                                          fifo_A_PE_4_0_U_if_write_ce;
wire                                          fifo_A_PE_4_0_U_reset;
wire                                          fifo_A_PE_4_1_U_clk;
wire [                                 255:0] fifo_A_PE_4_1_U_if_din;
wire [                                 255:0] fifo_A_PE_4_1_U_if_dout;
wire                                          fifo_A_PE_4_1_U_if_empty_n;
wire [                                   1:0] fifo_A_PE_4_1_U_if_fifo_cap;
wire                                          fifo_A_PE_4_1_U_if_full_n;
wire [                                   1:0] fifo_A_PE_4_1_U_if_num_data_valid;
wire                                          fifo_A_PE_4_1_U_if_read;
wire                                          fifo_A_PE_4_1_U_if_read_ce;
wire                                          fifo_A_PE_4_1_U_if_write;
wire                                          fifo_A_PE_4_1_U_if_write_ce;
wire                                          fifo_A_PE_4_1_U_reset;
wire                                          fifo_A_PE_4_2_U_clk;
wire [                                 255:0] fifo_A_PE_4_2_U_if_din;
wire [                                 255:0] fifo_A_PE_4_2_U_if_dout;
wire                                          fifo_A_PE_4_2_U_if_empty_n;
wire [                                   1:0] fifo_A_PE_4_2_U_if_fifo_cap;
wire                                          fifo_A_PE_4_2_U_if_full_n;
wire [                                   1:0] fifo_A_PE_4_2_U_if_num_data_valid;
wire                                          fifo_A_PE_4_2_U_if_read;
wire                                          fifo_A_PE_4_2_U_if_read_ce;
wire                                          fifo_A_PE_4_2_U_if_write;
wire                                          fifo_A_PE_4_2_U_if_write_ce;
wire                                          fifo_A_PE_4_2_U_reset;
wire                                          fifo_A_PE_5_0_U_clk;
wire [                                 255:0] fifo_A_PE_5_0_U_if_din;
wire [                                 255:0] fifo_A_PE_5_0_U_if_dout;
wire                                          fifo_A_PE_5_0_U_if_empty_n;
wire [                                   1:0] fifo_A_PE_5_0_U_if_fifo_cap;
wire                                          fifo_A_PE_5_0_U_if_full_n;
wire [                                   1:0] fifo_A_PE_5_0_U_if_num_data_valid;
wire                                          fifo_A_PE_5_0_U_if_read;
wire                                          fifo_A_PE_5_0_U_if_read_ce;
wire                                          fifo_A_PE_5_0_U_if_write;
wire                                          fifo_A_PE_5_0_U_if_write_ce;
wire                                          fifo_A_PE_5_0_U_reset;
wire                                          fifo_A_PE_5_1_U_clk;
wire [                                 255:0] fifo_A_PE_5_1_U_if_din;
wire [                                 255:0] fifo_A_PE_5_1_U_if_dout;
wire                                          fifo_A_PE_5_1_U_if_empty_n;
wire [                                   1:0] fifo_A_PE_5_1_U_if_fifo_cap;
wire                                          fifo_A_PE_5_1_U_if_full_n;
wire [                                   1:0] fifo_A_PE_5_1_U_if_num_data_valid;
wire                                          fifo_A_PE_5_1_U_if_read;
wire                                          fifo_A_PE_5_1_U_if_read_ce;
wire                                          fifo_A_PE_5_1_U_if_write;
wire                                          fifo_A_PE_5_1_U_if_write_ce;
wire                                          fifo_A_PE_5_1_U_reset;
wire                                          fifo_A_PE_5_2_U_clk;
wire [                                 255:0] fifo_A_PE_5_2_U_if_din;
wire [                                 255:0] fifo_A_PE_5_2_U_if_dout;
wire                                          fifo_A_PE_5_2_U_if_empty_n;
wire [                                   1:0] fifo_A_PE_5_2_U_if_fifo_cap;
wire                                          fifo_A_PE_5_2_U_if_full_n;
wire [                                   1:0] fifo_A_PE_5_2_U_if_num_data_valid;
wire                                          fifo_A_PE_5_2_U_if_read;
wire                                          fifo_A_PE_5_2_U_if_read_ce;
wire                                          fifo_A_PE_5_2_U_if_write;
wire                                          fifo_A_PE_5_2_U_if_write_ce;
wire                                          fifo_A_PE_5_2_U_reset;
wire                                          fifo_A_PE_6_0_U_clk;
wire [                                 255:0] fifo_A_PE_6_0_U_if_din;
wire [                                 255:0] fifo_A_PE_6_0_U_if_dout;
wire                                          fifo_A_PE_6_0_U_if_empty_n;
wire [                                   1:0] fifo_A_PE_6_0_U_if_fifo_cap;
wire                                          fifo_A_PE_6_0_U_if_full_n;
wire [                                   1:0] fifo_A_PE_6_0_U_if_num_data_valid;
wire                                          fifo_A_PE_6_0_U_if_read;
wire                                          fifo_A_PE_6_0_U_if_read_ce;
wire                                          fifo_A_PE_6_0_U_if_write;
wire                                          fifo_A_PE_6_0_U_if_write_ce;
wire                                          fifo_A_PE_6_0_U_reset;
wire                                          fifo_A_PE_6_1_U_clk;
wire [                                 255:0] fifo_A_PE_6_1_U_if_din;
wire [                                 255:0] fifo_A_PE_6_1_U_if_dout;
wire                                          fifo_A_PE_6_1_U_if_empty_n;
wire [                                   1:0] fifo_A_PE_6_1_U_if_fifo_cap;
wire                                          fifo_A_PE_6_1_U_if_full_n;
wire [                                   1:0] fifo_A_PE_6_1_U_if_num_data_valid;
wire                                          fifo_A_PE_6_1_U_if_read;
wire                                          fifo_A_PE_6_1_U_if_read_ce;
wire                                          fifo_A_PE_6_1_U_if_write;
wire                                          fifo_A_PE_6_1_U_if_write_ce;
wire                                          fifo_A_PE_6_1_U_reset;
wire                                          fifo_A_PE_6_2_U_clk;
wire [                                 255:0] fifo_A_PE_6_2_U_if_din;
wire [                                 255:0] fifo_A_PE_6_2_U_if_dout;
wire                                          fifo_A_PE_6_2_U_if_empty_n;
wire [                                   1:0] fifo_A_PE_6_2_U_if_fifo_cap;
wire                                          fifo_A_PE_6_2_U_if_full_n;
wire [                                   1:0] fifo_A_PE_6_2_U_if_num_data_valid;
wire                                          fifo_A_PE_6_2_U_if_read;
wire                                          fifo_A_PE_6_2_U_if_read_ce;
wire                                          fifo_A_PE_6_2_U_if_write;
wire                                          fifo_A_PE_6_2_U_if_write_ce;
wire                                          fifo_A_PE_6_2_U_reset;
wire                                          fifo_A_PE_7_0_U_clk;
wire [                                 255:0] fifo_A_PE_7_0_U_if_din;
wire [                                 255:0] fifo_A_PE_7_0_U_if_dout;
wire                                          fifo_A_PE_7_0_U_if_empty_n;
wire [                                   1:0] fifo_A_PE_7_0_U_if_fifo_cap;
wire                                          fifo_A_PE_7_0_U_if_full_n;
wire [                                   1:0] fifo_A_PE_7_0_U_if_num_data_valid;
wire                                          fifo_A_PE_7_0_U_if_read;
wire                                          fifo_A_PE_7_0_U_if_read_ce;
wire                                          fifo_A_PE_7_0_U_if_write;
wire                                          fifo_A_PE_7_0_U_if_write_ce;
wire                                          fifo_A_PE_7_0_U_reset;
wire                                          fifo_A_PE_7_1_U_clk;
wire [                                 255:0] fifo_A_PE_7_1_U_if_din;
wire [                                 255:0] fifo_A_PE_7_1_U_if_dout;
wire                                          fifo_A_PE_7_1_U_if_empty_n;
wire [                                   1:0] fifo_A_PE_7_1_U_if_fifo_cap;
wire                                          fifo_A_PE_7_1_U_if_full_n;
wire [                                   1:0] fifo_A_PE_7_1_U_if_num_data_valid;
wire                                          fifo_A_PE_7_1_U_if_read;
wire                                          fifo_A_PE_7_1_U_if_read_ce;
wire                                          fifo_A_PE_7_1_U_if_write;
wire                                          fifo_A_PE_7_1_U_if_write_ce;
wire                                          fifo_A_PE_7_1_U_reset;
wire                                          fifo_A_PE_7_2_U_clk;
wire [                                 255:0] fifo_A_PE_7_2_U_if_din;
wire [                                 255:0] fifo_A_PE_7_2_U_if_dout;
wire                                          fifo_A_PE_7_2_U_if_empty_n;
wire [                                   1:0] fifo_A_PE_7_2_U_if_fifo_cap;
wire                                          fifo_A_PE_7_2_U_if_full_n;
wire [                                   1:0] fifo_A_PE_7_2_U_if_num_data_valid;
wire                                          fifo_A_PE_7_2_U_if_read;
wire                                          fifo_A_PE_7_2_U_if_read_ce;
wire                                          fifo_A_PE_7_2_U_if_write;
wire                                          fifo_A_PE_7_2_U_if_write_ce;
wire                                          fifo_A_PE_7_2_U_reset;
wire                                          fifo_A_PE_8_0_U_clk;
wire [                                 255:0] fifo_A_PE_8_0_U_if_din;
wire [                                 255:0] fifo_A_PE_8_0_U_if_dout;
wire                                          fifo_A_PE_8_0_U_if_empty_n;
wire [                                   1:0] fifo_A_PE_8_0_U_if_fifo_cap;
wire                                          fifo_A_PE_8_0_U_if_full_n;
wire [                                   1:0] fifo_A_PE_8_0_U_if_num_data_valid;
wire                                          fifo_A_PE_8_0_U_if_read;
wire                                          fifo_A_PE_8_0_U_if_read_ce;
wire                                          fifo_A_PE_8_0_U_if_write;
wire                                          fifo_A_PE_8_0_U_if_write_ce;
wire                                          fifo_A_PE_8_0_U_reset;
wire                                          fifo_A_PE_8_1_U_clk;
wire [                                 255:0] fifo_A_PE_8_1_U_if_din;
wire [                                 255:0] fifo_A_PE_8_1_U_if_dout;
wire                                          fifo_A_PE_8_1_U_if_empty_n;
wire [                                   1:0] fifo_A_PE_8_1_U_if_fifo_cap;
wire                                          fifo_A_PE_8_1_U_if_full_n;
wire [                                   1:0] fifo_A_PE_8_1_U_if_num_data_valid;
wire                                          fifo_A_PE_8_1_U_if_read;
wire                                          fifo_A_PE_8_1_U_if_read_ce;
wire                                          fifo_A_PE_8_1_U_if_write;
wire                                          fifo_A_PE_8_1_U_if_write_ce;
wire                                          fifo_A_PE_8_1_U_reset;
wire                                          fifo_A_PE_8_2_U_clk;
wire [                                 255:0] fifo_A_PE_8_2_U_if_din;
wire [                                 255:0] fifo_A_PE_8_2_U_if_dout;
wire                                          fifo_A_PE_8_2_U_if_empty_n;
wire [                                   1:0] fifo_A_PE_8_2_U_if_fifo_cap;
wire                                          fifo_A_PE_8_2_U_if_full_n;
wire [                                   1:0] fifo_A_PE_8_2_U_if_num_data_valid;
wire                                          fifo_A_PE_8_2_U_if_read;
wire                                          fifo_A_PE_8_2_U_if_read_ce;
wire                                          fifo_A_PE_8_2_U_if_write;
wire                                          fifo_A_PE_8_2_U_if_write_ce;
wire                                          fifo_A_PE_8_2_U_reset;
wire                                          fifo_A_PE_9_0_U_clk;
wire [                                 255:0] fifo_A_PE_9_0_U_if_din;
wire [                                 255:0] fifo_A_PE_9_0_U_if_dout;
wire                                          fifo_A_PE_9_0_U_if_empty_n;
wire [                                   1:0] fifo_A_PE_9_0_U_if_fifo_cap;
wire                                          fifo_A_PE_9_0_U_if_full_n;
wire [                                   1:0] fifo_A_PE_9_0_U_if_num_data_valid;
wire                                          fifo_A_PE_9_0_U_if_read;
wire                                          fifo_A_PE_9_0_U_if_read_ce;
wire                                          fifo_A_PE_9_0_U_if_write;
wire                                          fifo_A_PE_9_0_U_if_write_ce;
wire                                          fifo_A_PE_9_0_U_reset;
wire                                          fifo_A_PE_9_1_U_clk;
wire [                                 255:0] fifo_A_PE_9_1_U_if_din;
wire [                                 255:0] fifo_A_PE_9_1_U_if_dout;
wire                                          fifo_A_PE_9_1_U_if_empty_n;
wire [                                   1:0] fifo_A_PE_9_1_U_if_fifo_cap;
wire                                          fifo_A_PE_9_1_U_if_full_n;
wire [                                   1:0] fifo_A_PE_9_1_U_if_num_data_valid;
wire                                          fifo_A_PE_9_1_U_if_read;
wire                                          fifo_A_PE_9_1_U_if_read_ce;
wire                                          fifo_A_PE_9_1_U_if_write;
wire                                          fifo_A_PE_9_1_U_if_write_ce;
wire                                          fifo_A_PE_9_1_U_reset;
wire                                          fifo_A_PE_9_2_U_clk;
wire [                                 255:0] fifo_A_PE_9_2_U_if_din;
wire [                                 255:0] fifo_A_PE_9_2_U_if_dout;
wire                                          fifo_A_PE_9_2_U_if_empty_n;
wire [                                   1:0] fifo_A_PE_9_2_U_if_fifo_cap;
wire                                          fifo_A_PE_9_2_U_if_full_n;
wire [                                   1:0] fifo_A_PE_9_2_U_if_num_data_valid;
wire                                          fifo_A_PE_9_2_U_if_read;
wire                                          fifo_A_PE_9_2_U_if_read_ce;
wire                                          fifo_A_PE_9_2_U_if_write;
wire                                          fifo_A_PE_9_2_U_if_write_ce;
wire                                          fifo_A_PE_9_2_U_reset;
wire                                          fifo_B_B_IO_L2_in_0_U_clk;
wire [                                 255:0] fifo_B_B_IO_L2_in_0_U_if_din;
wire [                                 255:0] fifo_B_B_IO_L2_in_0_U_if_dout;
wire                                          fifo_B_B_IO_L2_in_0_U_if_empty_n;
wire [                                   1:0] fifo_B_B_IO_L2_in_0_U_if_fifo_cap;
wire                                          fifo_B_B_IO_L2_in_0_U_if_full_n;
wire [                                   1:0] fifo_B_B_IO_L2_in_0_U_if_num_data_valid;
wire                                          fifo_B_B_IO_L2_in_0_U_if_read;
wire                                          fifo_B_B_IO_L2_in_0_U_if_read_ce;
wire                                          fifo_B_B_IO_L2_in_0_U_if_write;
wire                                          fifo_B_B_IO_L2_in_0_U_if_write_ce;
wire                                          fifo_B_B_IO_L2_in_0_U_reset;
wire                                          fifo_B_B_IO_L2_in_1_U_clk;
wire [                                 255:0] fifo_B_B_IO_L2_in_1_U_if_din;
wire [                                 255:0] fifo_B_B_IO_L2_in_1_U_if_dout;
wire                                          fifo_B_B_IO_L2_in_1_U_if_empty_n;
wire [                                   1:0] fifo_B_B_IO_L2_in_1_U_if_fifo_cap;
wire                                          fifo_B_B_IO_L2_in_1_U_if_full_n;
wire [                                   1:0] fifo_B_B_IO_L2_in_1_U_if_num_data_valid;
wire                                          fifo_B_B_IO_L2_in_1_U_if_read;
wire                                          fifo_B_B_IO_L2_in_1_U_if_read_ce;
wire                                          fifo_B_B_IO_L2_in_1_U_if_write;
wire                                          fifo_B_B_IO_L2_in_1_U_if_write_ce;
wire                                          fifo_B_B_IO_L2_in_1_U_reset;
wire                                          fifo_B_PE_0_0_U_clk;
wire [                                 255:0] fifo_B_PE_0_0_U_if_din;
wire [                                 255:0] fifo_B_PE_0_0_U_if_dout;
wire                                          fifo_B_PE_0_0_U_if_empty_n;
wire [                                   1:0] fifo_B_PE_0_0_U_if_fifo_cap;
wire                                          fifo_B_PE_0_0_U_if_full_n;
wire [                                   1:0] fifo_B_PE_0_0_U_if_num_data_valid;
wire                                          fifo_B_PE_0_0_U_if_read;
wire                                          fifo_B_PE_0_0_U_if_read_ce;
wire                                          fifo_B_PE_0_0_U_if_write;
wire                                          fifo_B_PE_0_0_U_if_write_ce;
wire                                          fifo_B_PE_0_0_U_reset;
wire                                          fifo_B_PE_0_1_U_clk;
wire [                                 255:0] fifo_B_PE_0_1_U_if_din;
wire [                                 255:0] fifo_B_PE_0_1_U_if_dout;
wire                                          fifo_B_PE_0_1_U_if_empty_n;
wire [                                   1:0] fifo_B_PE_0_1_U_if_fifo_cap;
wire                                          fifo_B_PE_0_1_U_if_full_n;
wire [                                   1:0] fifo_B_PE_0_1_U_if_num_data_valid;
wire                                          fifo_B_PE_0_1_U_if_read;
wire                                          fifo_B_PE_0_1_U_if_read_ce;
wire                                          fifo_B_PE_0_1_U_if_write;
wire                                          fifo_B_PE_0_1_U_if_write_ce;
wire                                          fifo_B_PE_0_1_U_reset;
wire                                          fifo_B_PE_10_0_U_clk;
wire [                                 255:0] fifo_B_PE_10_0_U_if_din;
wire [                                 255:0] fifo_B_PE_10_0_U_if_dout;
wire                                          fifo_B_PE_10_0_U_if_empty_n;
wire [                                   1:0] fifo_B_PE_10_0_U_if_fifo_cap;
wire                                          fifo_B_PE_10_0_U_if_full_n;
wire [                                   1:0] fifo_B_PE_10_0_U_if_num_data_valid;
wire                                          fifo_B_PE_10_0_U_if_read;
wire                                          fifo_B_PE_10_0_U_if_read_ce;
wire                                          fifo_B_PE_10_0_U_if_write;
wire                                          fifo_B_PE_10_0_U_if_write_ce;
wire                                          fifo_B_PE_10_0_U_reset;
wire                                          fifo_B_PE_10_1_U_clk;
wire [                                 255:0] fifo_B_PE_10_1_U_if_din;
wire [                                 255:0] fifo_B_PE_10_1_U_if_dout;
wire                                          fifo_B_PE_10_1_U_if_empty_n;
wire [                                   1:0] fifo_B_PE_10_1_U_if_fifo_cap;
wire                                          fifo_B_PE_10_1_U_if_full_n;
wire [                                   1:0] fifo_B_PE_10_1_U_if_num_data_valid;
wire                                          fifo_B_PE_10_1_U_if_read;
wire                                          fifo_B_PE_10_1_U_if_read_ce;
wire                                          fifo_B_PE_10_1_U_if_write;
wire                                          fifo_B_PE_10_1_U_if_write_ce;
wire                                          fifo_B_PE_10_1_U_reset;
wire                                          fifo_B_PE_11_0_U_clk;
wire [                                 255:0] fifo_B_PE_11_0_U_if_din;
wire [                                 255:0] fifo_B_PE_11_0_U_if_dout;
wire                                          fifo_B_PE_11_0_U_if_empty_n;
wire [                                   1:0] fifo_B_PE_11_0_U_if_fifo_cap;
wire                                          fifo_B_PE_11_0_U_if_full_n;
wire [                                   1:0] fifo_B_PE_11_0_U_if_num_data_valid;
wire                                          fifo_B_PE_11_0_U_if_read;
wire                                          fifo_B_PE_11_0_U_if_read_ce;
wire                                          fifo_B_PE_11_0_U_if_write;
wire                                          fifo_B_PE_11_0_U_if_write_ce;
wire                                          fifo_B_PE_11_0_U_reset;
wire                                          fifo_B_PE_11_1_U_clk;
wire [                                 255:0] fifo_B_PE_11_1_U_if_din;
wire [                                 255:0] fifo_B_PE_11_1_U_if_dout;
wire                                          fifo_B_PE_11_1_U_if_empty_n;
wire [                                   1:0] fifo_B_PE_11_1_U_if_fifo_cap;
wire                                          fifo_B_PE_11_1_U_if_full_n;
wire [                                   1:0] fifo_B_PE_11_1_U_if_num_data_valid;
wire                                          fifo_B_PE_11_1_U_if_read;
wire                                          fifo_B_PE_11_1_U_if_read_ce;
wire                                          fifo_B_PE_11_1_U_if_write;
wire                                          fifo_B_PE_11_1_U_if_write_ce;
wire                                          fifo_B_PE_11_1_U_reset;
wire                                          fifo_B_PE_12_0_U_clk;
wire [                                 255:0] fifo_B_PE_12_0_U_if_din;
wire [                                 255:0] fifo_B_PE_12_0_U_if_dout;
wire                                          fifo_B_PE_12_0_U_if_empty_n;
wire [                                   1:0] fifo_B_PE_12_0_U_if_fifo_cap;
wire                                          fifo_B_PE_12_0_U_if_full_n;
wire [                                   1:0] fifo_B_PE_12_0_U_if_num_data_valid;
wire                                          fifo_B_PE_12_0_U_if_read;
wire                                          fifo_B_PE_12_0_U_if_read_ce;
wire                                          fifo_B_PE_12_0_U_if_write;
wire                                          fifo_B_PE_12_0_U_if_write_ce;
wire                                          fifo_B_PE_12_0_U_reset;
wire                                          fifo_B_PE_12_1_U_clk;
wire [                                 255:0] fifo_B_PE_12_1_U_if_din;
wire [                                 255:0] fifo_B_PE_12_1_U_if_dout;
wire                                          fifo_B_PE_12_1_U_if_empty_n;
wire [                                   1:0] fifo_B_PE_12_1_U_if_fifo_cap;
wire                                          fifo_B_PE_12_1_U_if_full_n;
wire [                                   1:0] fifo_B_PE_12_1_U_if_num_data_valid;
wire                                          fifo_B_PE_12_1_U_if_read;
wire                                          fifo_B_PE_12_1_U_if_read_ce;
wire                                          fifo_B_PE_12_1_U_if_write;
wire                                          fifo_B_PE_12_1_U_if_write_ce;
wire                                          fifo_B_PE_12_1_U_reset;
wire                                          fifo_B_PE_13_0_U_clk;
wire [                                 255:0] fifo_B_PE_13_0_U_if_din;
wire [                                 255:0] fifo_B_PE_13_0_U_if_dout;
wire                                          fifo_B_PE_13_0_U_if_empty_n;
wire [                                   1:0] fifo_B_PE_13_0_U_if_fifo_cap;
wire                                          fifo_B_PE_13_0_U_if_full_n;
wire [                                   1:0] fifo_B_PE_13_0_U_if_num_data_valid;
wire                                          fifo_B_PE_13_0_U_if_read;
wire                                          fifo_B_PE_13_0_U_if_read_ce;
wire                                          fifo_B_PE_13_0_U_if_write;
wire                                          fifo_B_PE_13_0_U_if_write_ce;
wire                                          fifo_B_PE_13_0_U_reset;
wire                                          fifo_B_PE_13_1_U_clk;
wire [                                 255:0] fifo_B_PE_13_1_U_if_din;
wire [                                 255:0] fifo_B_PE_13_1_U_if_dout;
wire                                          fifo_B_PE_13_1_U_if_empty_n;
wire [                                   1:0] fifo_B_PE_13_1_U_if_fifo_cap;
wire                                          fifo_B_PE_13_1_U_if_full_n;
wire [                                   1:0] fifo_B_PE_13_1_U_if_num_data_valid;
wire                                          fifo_B_PE_13_1_U_if_read;
wire                                          fifo_B_PE_13_1_U_if_read_ce;
wire                                          fifo_B_PE_13_1_U_if_write;
wire                                          fifo_B_PE_13_1_U_if_write_ce;
wire                                          fifo_B_PE_13_1_U_reset;
wire                                          fifo_B_PE_1_0_U_clk;
wire [                                 255:0] fifo_B_PE_1_0_U_if_din;
wire [                                 255:0] fifo_B_PE_1_0_U_if_dout;
wire                                          fifo_B_PE_1_0_U_if_empty_n;
wire [                                   1:0] fifo_B_PE_1_0_U_if_fifo_cap;
wire                                          fifo_B_PE_1_0_U_if_full_n;
wire [                                   1:0] fifo_B_PE_1_0_U_if_num_data_valid;
wire                                          fifo_B_PE_1_0_U_if_read;
wire                                          fifo_B_PE_1_0_U_if_read_ce;
wire                                          fifo_B_PE_1_0_U_if_write;
wire                                          fifo_B_PE_1_0_U_if_write_ce;
wire                                          fifo_B_PE_1_0_U_reset;
wire                                          fifo_B_PE_1_1_U_clk;
wire [                                 255:0] fifo_B_PE_1_1_U_if_din;
wire [                                 255:0] fifo_B_PE_1_1_U_if_dout;
wire                                          fifo_B_PE_1_1_U_if_empty_n;
wire [                                   1:0] fifo_B_PE_1_1_U_if_fifo_cap;
wire                                          fifo_B_PE_1_1_U_if_full_n;
wire [                                   1:0] fifo_B_PE_1_1_U_if_num_data_valid;
wire                                          fifo_B_PE_1_1_U_if_read;
wire                                          fifo_B_PE_1_1_U_if_read_ce;
wire                                          fifo_B_PE_1_1_U_if_write;
wire                                          fifo_B_PE_1_1_U_if_write_ce;
wire                                          fifo_B_PE_1_1_U_reset;
wire                                          fifo_B_PE_2_0_U_clk;
wire [                                 255:0] fifo_B_PE_2_0_U_if_din;
wire [                                 255:0] fifo_B_PE_2_0_U_if_dout;
wire                                          fifo_B_PE_2_0_U_if_empty_n;
wire [                                   1:0] fifo_B_PE_2_0_U_if_fifo_cap;
wire                                          fifo_B_PE_2_0_U_if_full_n;
wire [                                   1:0] fifo_B_PE_2_0_U_if_num_data_valid;
wire                                          fifo_B_PE_2_0_U_if_read;
wire                                          fifo_B_PE_2_0_U_if_read_ce;
wire                                          fifo_B_PE_2_0_U_if_write;
wire                                          fifo_B_PE_2_0_U_if_write_ce;
wire                                          fifo_B_PE_2_0_U_reset;
wire                                          fifo_B_PE_2_1_U_clk;
wire [                                 255:0] fifo_B_PE_2_1_U_if_din;
wire [                                 255:0] fifo_B_PE_2_1_U_if_dout;
wire                                          fifo_B_PE_2_1_U_if_empty_n;
wire [                                   1:0] fifo_B_PE_2_1_U_if_fifo_cap;
wire                                          fifo_B_PE_2_1_U_if_full_n;
wire [                                   1:0] fifo_B_PE_2_1_U_if_num_data_valid;
wire                                          fifo_B_PE_2_1_U_if_read;
wire                                          fifo_B_PE_2_1_U_if_read_ce;
wire                                          fifo_B_PE_2_1_U_if_write;
wire                                          fifo_B_PE_2_1_U_if_write_ce;
wire                                          fifo_B_PE_2_1_U_reset;
wire                                          fifo_B_PE_3_0_U_clk;
wire [                                 255:0] fifo_B_PE_3_0_U_if_din;
wire [                                 255:0] fifo_B_PE_3_0_U_if_dout;
wire                                          fifo_B_PE_3_0_U_if_empty_n;
wire [                                   1:0] fifo_B_PE_3_0_U_if_fifo_cap;
wire                                          fifo_B_PE_3_0_U_if_full_n;
wire [                                   1:0] fifo_B_PE_3_0_U_if_num_data_valid;
wire                                          fifo_B_PE_3_0_U_if_read;
wire                                          fifo_B_PE_3_0_U_if_read_ce;
wire                                          fifo_B_PE_3_0_U_if_write;
wire                                          fifo_B_PE_3_0_U_if_write_ce;
wire                                          fifo_B_PE_3_0_U_reset;
wire                                          fifo_B_PE_3_1_U_clk;
wire [                                 255:0] fifo_B_PE_3_1_U_if_din;
wire [                                 255:0] fifo_B_PE_3_1_U_if_dout;
wire                                          fifo_B_PE_3_1_U_if_empty_n;
wire [                                   1:0] fifo_B_PE_3_1_U_if_fifo_cap;
wire                                          fifo_B_PE_3_1_U_if_full_n;
wire [                                   1:0] fifo_B_PE_3_1_U_if_num_data_valid;
wire                                          fifo_B_PE_3_1_U_if_read;
wire                                          fifo_B_PE_3_1_U_if_read_ce;
wire                                          fifo_B_PE_3_1_U_if_write;
wire                                          fifo_B_PE_3_1_U_if_write_ce;
wire                                          fifo_B_PE_3_1_U_reset;
wire                                          fifo_B_PE_4_0_U_clk;
wire [                                 255:0] fifo_B_PE_4_0_U_if_din;
wire [                                 255:0] fifo_B_PE_4_0_U_if_dout;
wire                                          fifo_B_PE_4_0_U_if_empty_n;
wire [                                   1:0] fifo_B_PE_4_0_U_if_fifo_cap;
wire                                          fifo_B_PE_4_0_U_if_full_n;
wire [                                   1:0] fifo_B_PE_4_0_U_if_num_data_valid;
wire                                          fifo_B_PE_4_0_U_if_read;
wire                                          fifo_B_PE_4_0_U_if_read_ce;
wire                                          fifo_B_PE_4_0_U_if_write;
wire                                          fifo_B_PE_4_0_U_if_write_ce;
wire                                          fifo_B_PE_4_0_U_reset;
wire                                          fifo_B_PE_4_1_U_clk;
wire [                                 255:0] fifo_B_PE_4_1_U_if_din;
wire [                                 255:0] fifo_B_PE_4_1_U_if_dout;
wire                                          fifo_B_PE_4_1_U_if_empty_n;
wire [                                   1:0] fifo_B_PE_4_1_U_if_fifo_cap;
wire                                          fifo_B_PE_4_1_U_if_full_n;
wire [                                   1:0] fifo_B_PE_4_1_U_if_num_data_valid;
wire                                          fifo_B_PE_4_1_U_if_read;
wire                                          fifo_B_PE_4_1_U_if_read_ce;
wire                                          fifo_B_PE_4_1_U_if_write;
wire                                          fifo_B_PE_4_1_U_if_write_ce;
wire                                          fifo_B_PE_4_1_U_reset;
wire                                          fifo_B_PE_5_0_U_clk;
wire [                                 255:0] fifo_B_PE_5_0_U_if_din;
wire [                                 255:0] fifo_B_PE_5_0_U_if_dout;
wire                                          fifo_B_PE_5_0_U_if_empty_n;
wire [                                   1:0] fifo_B_PE_5_0_U_if_fifo_cap;
wire                                          fifo_B_PE_5_0_U_if_full_n;
wire [                                   1:0] fifo_B_PE_5_0_U_if_num_data_valid;
wire                                          fifo_B_PE_5_0_U_if_read;
wire                                          fifo_B_PE_5_0_U_if_read_ce;
wire                                          fifo_B_PE_5_0_U_if_write;
wire                                          fifo_B_PE_5_0_U_if_write_ce;
wire                                          fifo_B_PE_5_0_U_reset;
wire                                          fifo_B_PE_5_1_U_clk;
wire [                                 255:0] fifo_B_PE_5_1_U_if_din;
wire [                                 255:0] fifo_B_PE_5_1_U_if_dout;
wire                                          fifo_B_PE_5_1_U_if_empty_n;
wire [                                   1:0] fifo_B_PE_5_1_U_if_fifo_cap;
wire                                          fifo_B_PE_5_1_U_if_full_n;
wire [                                   1:0] fifo_B_PE_5_1_U_if_num_data_valid;
wire                                          fifo_B_PE_5_1_U_if_read;
wire                                          fifo_B_PE_5_1_U_if_read_ce;
wire                                          fifo_B_PE_5_1_U_if_write;
wire                                          fifo_B_PE_5_1_U_if_write_ce;
wire                                          fifo_B_PE_5_1_U_reset;
wire                                          fifo_B_PE_6_0_U_clk;
wire [                                 255:0] fifo_B_PE_6_0_U_if_din;
wire [                                 255:0] fifo_B_PE_6_0_U_if_dout;
wire                                          fifo_B_PE_6_0_U_if_empty_n;
wire [                                   1:0] fifo_B_PE_6_0_U_if_fifo_cap;
wire                                          fifo_B_PE_6_0_U_if_full_n;
wire [                                   1:0] fifo_B_PE_6_0_U_if_num_data_valid;
wire                                          fifo_B_PE_6_0_U_if_read;
wire                                          fifo_B_PE_6_0_U_if_read_ce;
wire                                          fifo_B_PE_6_0_U_if_write;
wire                                          fifo_B_PE_6_0_U_if_write_ce;
wire                                          fifo_B_PE_6_0_U_reset;
wire                                          fifo_B_PE_6_1_U_clk;
wire [                                 255:0] fifo_B_PE_6_1_U_if_din;
wire [                                 255:0] fifo_B_PE_6_1_U_if_dout;
wire                                          fifo_B_PE_6_1_U_if_empty_n;
wire [                                   1:0] fifo_B_PE_6_1_U_if_fifo_cap;
wire                                          fifo_B_PE_6_1_U_if_full_n;
wire [                                   1:0] fifo_B_PE_6_1_U_if_num_data_valid;
wire                                          fifo_B_PE_6_1_U_if_read;
wire                                          fifo_B_PE_6_1_U_if_read_ce;
wire                                          fifo_B_PE_6_1_U_if_write;
wire                                          fifo_B_PE_6_1_U_if_write_ce;
wire                                          fifo_B_PE_6_1_U_reset;
wire                                          fifo_B_PE_7_0_U_clk;
wire [                                 255:0] fifo_B_PE_7_0_U_if_din;
wire [                                 255:0] fifo_B_PE_7_0_U_if_dout;
wire                                          fifo_B_PE_7_0_U_if_empty_n;
wire [                                   1:0] fifo_B_PE_7_0_U_if_fifo_cap;
wire                                          fifo_B_PE_7_0_U_if_full_n;
wire [                                   1:0] fifo_B_PE_7_0_U_if_num_data_valid;
wire                                          fifo_B_PE_7_0_U_if_read;
wire                                          fifo_B_PE_7_0_U_if_read_ce;
wire                                          fifo_B_PE_7_0_U_if_write;
wire                                          fifo_B_PE_7_0_U_if_write_ce;
wire                                          fifo_B_PE_7_0_U_reset;
wire                                          fifo_B_PE_7_1_U_clk;
wire [                                 255:0] fifo_B_PE_7_1_U_if_din;
wire [                                 255:0] fifo_B_PE_7_1_U_if_dout;
wire                                          fifo_B_PE_7_1_U_if_empty_n;
wire [                                   1:0] fifo_B_PE_7_1_U_if_fifo_cap;
wire                                          fifo_B_PE_7_1_U_if_full_n;
wire [                                   1:0] fifo_B_PE_7_1_U_if_num_data_valid;
wire                                          fifo_B_PE_7_1_U_if_read;
wire                                          fifo_B_PE_7_1_U_if_read_ce;
wire                                          fifo_B_PE_7_1_U_if_write;
wire                                          fifo_B_PE_7_1_U_if_write_ce;
wire                                          fifo_B_PE_7_1_U_reset;
wire                                          fifo_B_PE_8_0_U_clk;
wire [                                 255:0] fifo_B_PE_8_0_U_if_din;
wire [                                 255:0] fifo_B_PE_8_0_U_if_dout;
wire                                          fifo_B_PE_8_0_U_if_empty_n;
wire [                                   1:0] fifo_B_PE_8_0_U_if_fifo_cap;
wire                                          fifo_B_PE_8_0_U_if_full_n;
wire [                                   1:0] fifo_B_PE_8_0_U_if_num_data_valid;
wire                                          fifo_B_PE_8_0_U_if_read;
wire                                          fifo_B_PE_8_0_U_if_read_ce;
wire                                          fifo_B_PE_8_0_U_if_write;
wire                                          fifo_B_PE_8_0_U_if_write_ce;
wire                                          fifo_B_PE_8_0_U_reset;
wire                                          fifo_B_PE_8_1_U_clk;
wire [                                 255:0] fifo_B_PE_8_1_U_if_din;
wire [                                 255:0] fifo_B_PE_8_1_U_if_dout;
wire                                          fifo_B_PE_8_1_U_if_empty_n;
wire [                                   1:0] fifo_B_PE_8_1_U_if_fifo_cap;
wire                                          fifo_B_PE_8_1_U_if_full_n;
wire [                                   1:0] fifo_B_PE_8_1_U_if_num_data_valid;
wire                                          fifo_B_PE_8_1_U_if_read;
wire                                          fifo_B_PE_8_1_U_if_read_ce;
wire                                          fifo_B_PE_8_1_U_if_write;
wire                                          fifo_B_PE_8_1_U_if_write_ce;
wire                                          fifo_B_PE_8_1_U_reset;
wire                                          fifo_B_PE_9_0_U_clk;
wire [                                 255:0] fifo_B_PE_9_0_U_if_din;
wire [                                 255:0] fifo_B_PE_9_0_U_if_dout;
wire                                          fifo_B_PE_9_0_U_if_empty_n;
wire [                                   1:0] fifo_B_PE_9_0_U_if_fifo_cap;
wire                                          fifo_B_PE_9_0_U_if_full_n;
wire [                                   1:0] fifo_B_PE_9_0_U_if_num_data_valid;
wire                                          fifo_B_PE_9_0_U_if_read;
wire                                          fifo_B_PE_9_0_U_if_read_ce;
wire                                          fifo_B_PE_9_0_U_if_write;
wire                                          fifo_B_PE_9_0_U_if_write_ce;
wire                                          fifo_B_PE_9_0_U_reset;
wire                                          fifo_B_PE_9_1_U_clk;
wire [                                 255:0] fifo_B_PE_9_1_U_if_din;
wire [                                 255:0] fifo_B_PE_9_1_U_if_dout;
wire                                          fifo_B_PE_9_1_U_if_empty_n;
wire [                                   1:0] fifo_B_PE_9_1_U_if_fifo_cap;
wire                                          fifo_B_PE_9_1_U_if_full_n;
wire [                                   1:0] fifo_B_PE_9_1_U_if_num_data_valid;
wire                                          fifo_B_PE_9_1_U_if_read;
wire                                          fifo_B_PE_9_1_U_if_read_ce;
wire                                          fifo_B_PE_9_1_U_if_write;
wire                                          fifo_B_PE_9_1_U_if_write_ce;
wire                                          fifo_B_PE_9_1_U_reset;
wire                                          fifo_C_drain_C_drain_IO_L1_out_0_0_U_clk;
wire [                                  63:0] fifo_C_drain_C_drain_IO_L1_out_0_0_U_if_din;
wire [                                  63:0] fifo_C_drain_C_drain_IO_L1_out_0_0_U_if_dout;
wire                                          fifo_C_drain_C_drain_IO_L1_out_0_0_U_if_empty_n;
wire [                                   1:0] fifo_C_drain_C_drain_IO_L1_out_0_0_U_if_fifo_cap;
wire                                          fifo_C_drain_C_drain_IO_L1_out_0_0_U_if_full_n;
wire [                                   1:0] fifo_C_drain_C_drain_IO_L1_out_0_0_U_if_num_data_valid;
wire                                          fifo_C_drain_C_drain_IO_L1_out_0_0_U_if_read;
wire                                          fifo_C_drain_C_drain_IO_L1_out_0_0_U_if_read_ce;
wire                                          fifo_C_drain_C_drain_IO_L1_out_0_0_U_if_write;
wire                                          fifo_C_drain_C_drain_IO_L1_out_0_0_U_if_write_ce;
wire                                          fifo_C_drain_C_drain_IO_L1_out_0_0_U_reset;
wire                                          fifo_C_drain_C_drain_IO_L1_out_0_10_U_clk;
wire [                                  63:0] fifo_C_drain_C_drain_IO_L1_out_0_10_U_if_din;
wire [                                  63:0] fifo_C_drain_C_drain_IO_L1_out_0_10_U_if_dout;
wire                                          fifo_C_drain_C_drain_IO_L1_out_0_10_U_if_empty_n;
wire [                                   1:0] fifo_C_drain_C_drain_IO_L1_out_0_10_U_if_fifo_cap;
wire                                          fifo_C_drain_C_drain_IO_L1_out_0_10_U_if_full_n;
wire [                                   1:0] fifo_C_drain_C_drain_IO_L1_out_0_10_U_if_num_data_valid;
wire                                          fifo_C_drain_C_drain_IO_L1_out_0_10_U_if_read;
wire                                          fifo_C_drain_C_drain_IO_L1_out_0_10_U_if_read_ce;
wire                                          fifo_C_drain_C_drain_IO_L1_out_0_10_U_if_write;
wire                                          fifo_C_drain_C_drain_IO_L1_out_0_10_U_if_write_ce;
wire                                          fifo_C_drain_C_drain_IO_L1_out_0_10_U_reset;
wire                                          fifo_C_drain_C_drain_IO_L1_out_0_11_U_clk;
wire [                                  63:0] fifo_C_drain_C_drain_IO_L1_out_0_11_U_if_din;
wire [                                  63:0] fifo_C_drain_C_drain_IO_L1_out_0_11_U_if_dout;
wire                                          fifo_C_drain_C_drain_IO_L1_out_0_11_U_if_empty_n;
wire [                                   1:0] fifo_C_drain_C_drain_IO_L1_out_0_11_U_if_fifo_cap;
wire                                          fifo_C_drain_C_drain_IO_L1_out_0_11_U_if_full_n;
wire [                                   1:0] fifo_C_drain_C_drain_IO_L1_out_0_11_U_if_num_data_valid;
wire                                          fifo_C_drain_C_drain_IO_L1_out_0_11_U_if_read;
wire                                          fifo_C_drain_C_drain_IO_L1_out_0_11_U_if_read_ce;
wire                                          fifo_C_drain_C_drain_IO_L1_out_0_11_U_if_write;
wire                                          fifo_C_drain_C_drain_IO_L1_out_0_11_U_if_write_ce;
wire                                          fifo_C_drain_C_drain_IO_L1_out_0_11_U_reset;
wire                                          fifo_C_drain_C_drain_IO_L1_out_0_12_U_clk;
wire [                                  63:0] fifo_C_drain_C_drain_IO_L1_out_0_12_U_if_din;
wire [                                  63:0] fifo_C_drain_C_drain_IO_L1_out_0_12_U_if_dout;
wire                                          fifo_C_drain_C_drain_IO_L1_out_0_12_U_if_empty_n;
wire [                                   1:0] fifo_C_drain_C_drain_IO_L1_out_0_12_U_if_fifo_cap;
wire                                          fifo_C_drain_C_drain_IO_L1_out_0_12_U_if_full_n;
wire [                                   1:0] fifo_C_drain_C_drain_IO_L1_out_0_12_U_if_num_data_valid;
wire                                          fifo_C_drain_C_drain_IO_L1_out_0_12_U_if_read;
wire                                          fifo_C_drain_C_drain_IO_L1_out_0_12_U_if_read_ce;
wire                                          fifo_C_drain_C_drain_IO_L1_out_0_12_U_if_write;
wire                                          fifo_C_drain_C_drain_IO_L1_out_0_12_U_if_write_ce;
wire                                          fifo_C_drain_C_drain_IO_L1_out_0_12_U_reset;
wire                                          fifo_C_drain_C_drain_IO_L1_out_0_1_U_clk;
wire [                                  63:0] fifo_C_drain_C_drain_IO_L1_out_0_1_U_if_din;
wire [                                  63:0] fifo_C_drain_C_drain_IO_L1_out_0_1_U_if_dout;
wire                                          fifo_C_drain_C_drain_IO_L1_out_0_1_U_if_empty_n;
wire [                                   1:0] fifo_C_drain_C_drain_IO_L1_out_0_1_U_if_fifo_cap;
wire                                          fifo_C_drain_C_drain_IO_L1_out_0_1_U_if_full_n;
wire [                                   1:0] fifo_C_drain_C_drain_IO_L1_out_0_1_U_if_num_data_valid;
wire                                          fifo_C_drain_C_drain_IO_L1_out_0_1_U_if_read;
wire                                          fifo_C_drain_C_drain_IO_L1_out_0_1_U_if_read_ce;
wire                                          fifo_C_drain_C_drain_IO_L1_out_0_1_U_if_write;
wire                                          fifo_C_drain_C_drain_IO_L1_out_0_1_U_if_write_ce;
wire                                          fifo_C_drain_C_drain_IO_L1_out_0_1_U_reset;
wire                                          fifo_C_drain_C_drain_IO_L1_out_0_2_U_clk;
wire [                                  63:0] fifo_C_drain_C_drain_IO_L1_out_0_2_U_if_din;
wire [                                  63:0] fifo_C_drain_C_drain_IO_L1_out_0_2_U_if_dout;
wire                                          fifo_C_drain_C_drain_IO_L1_out_0_2_U_if_empty_n;
wire [                                   1:0] fifo_C_drain_C_drain_IO_L1_out_0_2_U_if_fifo_cap;
wire                                          fifo_C_drain_C_drain_IO_L1_out_0_2_U_if_full_n;
wire [                                   1:0] fifo_C_drain_C_drain_IO_L1_out_0_2_U_if_num_data_valid;
wire                                          fifo_C_drain_C_drain_IO_L1_out_0_2_U_if_read;
wire                                          fifo_C_drain_C_drain_IO_L1_out_0_2_U_if_read_ce;
wire                                          fifo_C_drain_C_drain_IO_L1_out_0_2_U_if_write;
wire                                          fifo_C_drain_C_drain_IO_L1_out_0_2_U_if_write_ce;
wire                                          fifo_C_drain_C_drain_IO_L1_out_0_2_U_reset;
wire                                          fifo_C_drain_C_drain_IO_L1_out_0_3_U_clk;
wire [                                  63:0] fifo_C_drain_C_drain_IO_L1_out_0_3_U_if_din;
wire [                                  63:0] fifo_C_drain_C_drain_IO_L1_out_0_3_U_if_dout;
wire                                          fifo_C_drain_C_drain_IO_L1_out_0_3_U_if_empty_n;
wire [                                   1:0] fifo_C_drain_C_drain_IO_L1_out_0_3_U_if_fifo_cap;
wire                                          fifo_C_drain_C_drain_IO_L1_out_0_3_U_if_full_n;
wire [                                   1:0] fifo_C_drain_C_drain_IO_L1_out_0_3_U_if_num_data_valid;
wire                                          fifo_C_drain_C_drain_IO_L1_out_0_3_U_if_read;
wire                                          fifo_C_drain_C_drain_IO_L1_out_0_3_U_if_read_ce;
wire                                          fifo_C_drain_C_drain_IO_L1_out_0_3_U_if_write;
wire                                          fifo_C_drain_C_drain_IO_L1_out_0_3_U_if_write_ce;
wire                                          fifo_C_drain_C_drain_IO_L1_out_0_3_U_reset;
wire                                          fifo_C_drain_C_drain_IO_L1_out_0_4_U_clk;
wire [                                  63:0] fifo_C_drain_C_drain_IO_L1_out_0_4_U_if_din;
wire [                                  63:0] fifo_C_drain_C_drain_IO_L1_out_0_4_U_if_dout;
wire                                          fifo_C_drain_C_drain_IO_L1_out_0_4_U_if_empty_n;
wire [                                   1:0] fifo_C_drain_C_drain_IO_L1_out_0_4_U_if_fifo_cap;
wire                                          fifo_C_drain_C_drain_IO_L1_out_0_4_U_if_full_n;
wire [                                   1:0] fifo_C_drain_C_drain_IO_L1_out_0_4_U_if_num_data_valid;
wire                                          fifo_C_drain_C_drain_IO_L1_out_0_4_U_if_read;
wire                                          fifo_C_drain_C_drain_IO_L1_out_0_4_U_if_read_ce;
wire                                          fifo_C_drain_C_drain_IO_L1_out_0_4_U_if_write;
wire                                          fifo_C_drain_C_drain_IO_L1_out_0_4_U_if_write_ce;
wire                                          fifo_C_drain_C_drain_IO_L1_out_0_4_U_reset;
wire                                          fifo_C_drain_C_drain_IO_L1_out_0_5_U_clk;
wire [                                  63:0] fifo_C_drain_C_drain_IO_L1_out_0_5_U_if_din;
wire [                                  63:0] fifo_C_drain_C_drain_IO_L1_out_0_5_U_if_dout;
wire                                          fifo_C_drain_C_drain_IO_L1_out_0_5_U_if_empty_n;
wire [                                   1:0] fifo_C_drain_C_drain_IO_L1_out_0_5_U_if_fifo_cap;
wire                                          fifo_C_drain_C_drain_IO_L1_out_0_5_U_if_full_n;
wire [                                   1:0] fifo_C_drain_C_drain_IO_L1_out_0_5_U_if_num_data_valid;
wire                                          fifo_C_drain_C_drain_IO_L1_out_0_5_U_if_read;
wire                                          fifo_C_drain_C_drain_IO_L1_out_0_5_U_if_read_ce;
wire                                          fifo_C_drain_C_drain_IO_L1_out_0_5_U_if_write;
wire                                          fifo_C_drain_C_drain_IO_L1_out_0_5_U_if_write_ce;
wire                                          fifo_C_drain_C_drain_IO_L1_out_0_5_U_reset;
wire                                          fifo_C_drain_C_drain_IO_L1_out_0_6_U_clk;
wire [                                  63:0] fifo_C_drain_C_drain_IO_L1_out_0_6_U_if_din;
wire [                                  63:0] fifo_C_drain_C_drain_IO_L1_out_0_6_U_if_dout;
wire                                          fifo_C_drain_C_drain_IO_L1_out_0_6_U_if_empty_n;
wire [                                   1:0] fifo_C_drain_C_drain_IO_L1_out_0_6_U_if_fifo_cap;
wire                                          fifo_C_drain_C_drain_IO_L1_out_0_6_U_if_full_n;
wire [                                   1:0] fifo_C_drain_C_drain_IO_L1_out_0_6_U_if_num_data_valid;
wire                                          fifo_C_drain_C_drain_IO_L1_out_0_6_U_if_read;
wire                                          fifo_C_drain_C_drain_IO_L1_out_0_6_U_if_read_ce;
wire                                          fifo_C_drain_C_drain_IO_L1_out_0_6_U_if_write;
wire                                          fifo_C_drain_C_drain_IO_L1_out_0_6_U_if_write_ce;
wire                                          fifo_C_drain_C_drain_IO_L1_out_0_6_U_reset;
wire                                          fifo_C_drain_C_drain_IO_L1_out_0_7_U_clk;
wire [                                  63:0] fifo_C_drain_C_drain_IO_L1_out_0_7_U_if_din;
wire [                                  63:0] fifo_C_drain_C_drain_IO_L1_out_0_7_U_if_dout;
wire                                          fifo_C_drain_C_drain_IO_L1_out_0_7_U_if_empty_n;
wire [                                   1:0] fifo_C_drain_C_drain_IO_L1_out_0_7_U_if_fifo_cap;
wire                                          fifo_C_drain_C_drain_IO_L1_out_0_7_U_if_full_n;
wire [                                   1:0] fifo_C_drain_C_drain_IO_L1_out_0_7_U_if_num_data_valid;
wire                                          fifo_C_drain_C_drain_IO_L1_out_0_7_U_if_read;
wire                                          fifo_C_drain_C_drain_IO_L1_out_0_7_U_if_read_ce;
wire                                          fifo_C_drain_C_drain_IO_L1_out_0_7_U_if_write;
wire                                          fifo_C_drain_C_drain_IO_L1_out_0_7_U_if_write_ce;
wire                                          fifo_C_drain_C_drain_IO_L1_out_0_7_U_reset;
wire                                          fifo_C_drain_C_drain_IO_L1_out_0_8_U_clk;
wire [                                  63:0] fifo_C_drain_C_drain_IO_L1_out_0_8_U_if_din;
wire [                                  63:0] fifo_C_drain_C_drain_IO_L1_out_0_8_U_if_dout;
wire                                          fifo_C_drain_C_drain_IO_L1_out_0_8_U_if_empty_n;
wire [                                   1:0] fifo_C_drain_C_drain_IO_L1_out_0_8_U_if_fifo_cap;
wire                                          fifo_C_drain_C_drain_IO_L1_out_0_8_U_if_full_n;
wire [                                   1:0] fifo_C_drain_C_drain_IO_L1_out_0_8_U_if_num_data_valid;
wire                                          fifo_C_drain_C_drain_IO_L1_out_0_8_U_if_read;
wire                                          fifo_C_drain_C_drain_IO_L1_out_0_8_U_if_read_ce;
wire                                          fifo_C_drain_C_drain_IO_L1_out_0_8_U_if_write;
wire                                          fifo_C_drain_C_drain_IO_L1_out_0_8_U_if_write_ce;
wire                                          fifo_C_drain_C_drain_IO_L1_out_0_8_U_reset;
wire                                          fifo_C_drain_C_drain_IO_L1_out_0_9_U_clk;
wire [                                  63:0] fifo_C_drain_C_drain_IO_L1_out_0_9_U_if_din;
wire [                                  63:0] fifo_C_drain_C_drain_IO_L1_out_0_9_U_if_dout;
wire                                          fifo_C_drain_C_drain_IO_L1_out_0_9_U_if_empty_n;
wire [                                   1:0] fifo_C_drain_C_drain_IO_L1_out_0_9_U_if_fifo_cap;
wire                                          fifo_C_drain_C_drain_IO_L1_out_0_9_U_if_full_n;
wire [                                   1:0] fifo_C_drain_C_drain_IO_L1_out_0_9_U_if_num_data_valid;
wire                                          fifo_C_drain_C_drain_IO_L1_out_0_9_U_if_read;
wire                                          fifo_C_drain_C_drain_IO_L1_out_0_9_U_if_read_ce;
wire                                          fifo_C_drain_C_drain_IO_L1_out_0_9_U_if_write;
wire                                          fifo_C_drain_C_drain_IO_L1_out_0_9_U_if_write_ce;
wire                                          fifo_C_drain_C_drain_IO_L1_out_0_9_U_reset;
wire                                          fifo_C_drain_C_drain_IO_L1_out_1_0_U_clk;
wire [                                  63:0] fifo_C_drain_C_drain_IO_L1_out_1_0_U_if_din;
wire [                                  63:0] fifo_C_drain_C_drain_IO_L1_out_1_0_U_if_dout;
wire                                          fifo_C_drain_C_drain_IO_L1_out_1_0_U_if_empty_n;
wire [                                   1:0] fifo_C_drain_C_drain_IO_L1_out_1_0_U_if_fifo_cap;
wire                                          fifo_C_drain_C_drain_IO_L1_out_1_0_U_if_full_n;
wire [                                   1:0] fifo_C_drain_C_drain_IO_L1_out_1_0_U_if_num_data_valid;
wire                                          fifo_C_drain_C_drain_IO_L1_out_1_0_U_if_read;
wire                                          fifo_C_drain_C_drain_IO_L1_out_1_0_U_if_read_ce;
wire                                          fifo_C_drain_C_drain_IO_L1_out_1_0_U_if_write;
wire                                          fifo_C_drain_C_drain_IO_L1_out_1_0_U_if_write_ce;
wire                                          fifo_C_drain_C_drain_IO_L1_out_1_0_U_reset;
wire                                          fifo_C_drain_C_drain_IO_L1_out_1_10_U_clk;
wire [                                  63:0] fifo_C_drain_C_drain_IO_L1_out_1_10_U_if_din;
wire [                                  63:0] fifo_C_drain_C_drain_IO_L1_out_1_10_U_if_dout;
wire                                          fifo_C_drain_C_drain_IO_L1_out_1_10_U_if_empty_n;
wire [                                   1:0] fifo_C_drain_C_drain_IO_L1_out_1_10_U_if_fifo_cap;
wire                                          fifo_C_drain_C_drain_IO_L1_out_1_10_U_if_full_n;
wire [                                   1:0] fifo_C_drain_C_drain_IO_L1_out_1_10_U_if_num_data_valid;
wire                                          fifo_C_drain_C_drain_IO_L1_out_1_10_U_if_read;
wire                                          fifo_C_drain_C_drain_IO_L1_out_1_10_U_if_read_ce;
wire                                          fifo_C_drain_C_drain_IO_L1_out_1_10_U_if_write;
wire                                          fifo_C_drain_C_drain_IO_L1_out_1_10_U_if_write_ce;
wire                                          fifo_C_drain_C_drain_IO_L1_out_1_10_U_reset;
wire                                          fifo_C_drain_C_drain_IO_L1_out_1_11_U_clk;
wire [                                  63:0] fifo_C_drain_C_drain_IO_L1_out_1_11_U_if_din;
wire [                                  63:0] fifo_C_drain_C_drain_IO_L1_out_1_11_U_if_dout;
wire                                          fifo_C_drain_C_drain_IO_L1_out_1_11_U_if_empty_n;
wire [                                   1:0] fifo_C_drain_C_drain_IO_L1_out_1_11_U_if_fifo_cap;
wire                                          fifo_C_drain_C_drain_IO_L1_out_1_11_U_if_full_n;
wire [                                   1:0] fifo_C_drain_C_drain_IO_L1_out_1_11_U_if_num_data_valid;
wire                                          fifo_C_drain_C_drain_IO_L1_out_1_11_U_if_read;
wire                                          fifo_C_drain_C_drain_IO_L1_out_1_11_U_if_read_ce;
wire                                          fifo_C_drain_C_drain_IO_L1_out_1_11_U_if_write;
wire                                          fifo_C_drain_C_drain_IO_L1_out_1_11_U_if_write_ce;
wire                                          fifo_C_drain_C_drain_IO_L1_out_1_11_U_reset;
wire                                          fifo_C_drain_C_drain_IO_L1_out_1_12_U_clk;
wire [                                  63:0] fifo_C_drain_C_drain_IO_L1_out_1_12_U_if_din;
wire [                                  63:0] fifo_C_drain_C_drain_IO_L1_out_1_12_U_if_dout;
wire                                          fifo_C_drain_C_drain_IO_L1_out_1_12_U_if_empty_n;
wire [                                   1:0] fifo_C_drain_C_drain_IO_L1_out_1_12_U_if_fifo_cap;
wire                                          fifo_C_drain_C_drain_IO_L1_out_1_12_U_if_full_n;
wire [                                   1:0] fifo_C_drain_C_drain_IO_L1_out_1_12_U_if_num_data_valid;
wire                                          fifo_C_drain_C_drain_IO_L1_out_1_12_U_if_read;
wire                                          fifo_C_drain_C_drain_IO_L1_out_1_12_U_if_read_ce;
wire                                          fifo_C_drain_C_drain_IO_L1_out_1_12_U_if_write;
wire                                          fifo_C_drain_C_drain_IO_L1_out_1_12_U_if_write_ce;
wire                                          fifo_C_drain_C_drain_IO_L1_out_1_12_U_reset;
wire                                          fifo_C_drain_C_drain_IO_L1_out_1_1_U_clk;
wire [                                  63:0] fifo_C_drain_C_drain_IO_L1_out_1_1_U_if_din;
wire [                                  63:0] fifo_C_drain_C_drain_IO_L1_out_1_1_U_if_dout;
wire                                          fifo_C_drain_C_drain_IO_L1_out_1_1_U_if_empty_n;
wire [                                   1:0] fifo_C_drain_C_drain_IO_L1_out_1_1_U_if_fifo_cap;
wire                                          fifo_C_drain_C_drain_IO_L1_out_1_1_U_if_full_n;
wire [                                   1:0] fifo_C_drain_C_drain_IO_L1_out_1_1_U_if_num_data_valid;
wire                                          fifo_C_drain_C_drain_IO_L1_out_1_1_U_if_read;
wire                                          fifo_C_drain_C_drain_IO_L1_out_1_1_U_if_read_ce;
wire                                          fifo_C_drain_C_drain_IO_L1_out_1_1_U_if_write;
wire                                          fifo_C_drain_C_drain_IO_L1_out_1_1_U_if_write_ce;
wire                                          fifo_C_drain_C_drain_IO_L1_out_1_1_U_reset;
wire                                          fifo_C_drain_C_drain_IO_L1_out_1_2_U_clk;
wire [                                  63:0] fifo_C_drain_C_drain_IO_L1_out_1_2_U_if_din;
wire [                                  63:0] fifo_C_drain_C_drain_IO_L1_out_1_2_U_if_dout;
wire                                          fifo_C_drain_C_drain_IO_L1_out_1_2_U_if_empty_n;
wire [                                   1:0] fifo_C_drain_C_drain_IO_L1_out_1_2_U_if_fifo_cap;
wire                                          fifo_C_drain_C_drain_IO_L1_out_1_2_U_if_full_n;
wire [                                   1:0] fifo_C_drain_C_drain_IO_L1_out_1_2_U_if_num_data_valid;
wire                                          fifo_C_drain_C_drain_IO_L1_out_1_2_U_if_read;
wire                                          fifo_C_drain_C_drain_IO_L1_out_1_2_U_if_read_ce;
wire                                          fifo_C_drain_C_drain_IO_L1_out_1_2_U_if_write;
wire                                          fifo_C_drain_C_drain_IO_L1_out_1_2_U_if_write_ce;
wire                                          fifo_C_drain_C_drain_IO_L1_out_1_2_U_reset;
wire                                          fifo_C_drain_C_drain_IO_L1_out_1_3_U_clk;
wire [                                  63:0] fifo_C_drain_C_drain_IO_L1_out_1_3_U_if_din;
wire [                                  63:0] fifo_C_drain_C_drain_IO_L1_out_1_3_U_if_dout;
wire                                          fifo_C_drain_C_drain_IO_L1_out_1_3_U_if_empty_n;
wire [                                   1:0] fifo_C_drain_C_drain_IO_L1_out_1_3_U_if_fifo_cap;
wire                                          fifo_C_drain_C_drain_IO_L1_out_1_3_U_if_full_n;
wire [                                   1:0] fifo_C_drain_C_drain_IO_L1_out_1_3_U_if_num_data_valid;
wire                                          fifo_C_drain_C_drain_IO_L1_out_1_3_U_if_read;
wire                                          fifo_C_drain_C_drain_IO_L1_out_1_3_U_if_read_ce;
wire                                          fifo_C_drain_C_drain_IO_L1_out_1_3_U_if_write;
wire                                          fifo_C_drain_C_drain_IO_L1_out_1_3_U_if_write_ce;
wire                                          fifo_C_drain_C_drain_IO_L1_out_1_3_U_reset;
wire                                          fifo_C_drain_C_drain_IO_L1_out_1_4_U_clk;
wire [                                  63:0] fifo_C_drain_C_drain_IO_L1_out_1_4_U_if_din;
wire [                                  63:0] fifo_C_drain_C_drain_IO_L1_out_1_4_U_if_dout;
wire                                          fifo_C_drain_C_drain_IO_L1_out_1_4_U_if_empty_n;
wire [                                   1:0] fifo_C_drain_C_drain_IO_L1_out_1_4_U_if_fifo_cap;
wire                                          fifo_C_drain_C_drain_IO_L1_out_1_4_U_if_full_n;
wire [                                   1:0] fifo_C_drain_C_drain_IO_L1_out_1_4_U_if_num_data_valid;
wire                                          fifo_C_drain_C_drain_IO_L1_out_1_4_U_if_read;
wire                                          fifo_C_drain_C_drain_IO_L1_out_1_4_U_if_read_ce;
wire                                          fifo_C_drain_C_drain_IO_L1_out_1_4_U_if_write;
wire                                          fifo_C_drain_C_drain_IO_L1_out_1_4_U_if_write_ce;
wire                                          fifo_C_drain_C_drain_IO_L1_out_1_4_U_reset;
wire                                          fifo_C_drain_C_drain_IO_L1_out_1_5_U_clk;
wire [                                  63:0] fifo_C_drain_C_drain_IO_L1_out_1_5_U_if_din;
wire [                                  63:0] fifo_C_drain_C_drain_IO_L1_out_1_5_U_if_dout;
wire                                          fifo_C_drain_C_drain_IO_L1_out_1_5_U_if_empty_n;
wire [                                   1:0] fifo_C_drain_C_drain_IO_L1_out_1_5_U_if_fifo_cap;
wire                                          fifo_C_drain_C_drain_IO_L1_out_1_5_U_if_full_n;
wire [                                   1:0] fifo_C_drain_C_drain_IO_L1_out_1_5_U_if_num_data_valid;
wire                                          fifo_C_drain_C_drain_IO_L1_out_1_5_U_if_read;
wire                                          fifo_C_drain_C_drain_IO_L1_out_1_5_U_if_read_ce;
wire                                          fifo_C_drain_C_drain_IO_L1_out_1_5_U_if_write;
wire                                          fifo_C_drain_C_drain_IO_L1_out_1_5_U_if_write_ce;
wire                                          fifo_C_drain_C_drain_IO_L1_out_1_5_U_reset;
wire                                          fifo_C_drain_C_drain_IO_L1_out_1_6_U_clk;
wire [                                  63:0] fifo_C_drain_C_drain_IO_L1_out_1_6_U_if_din;
wire [                                  63:0] fifo_C_drain_C_drain_IO_L1_out_1_6_U_if_dout;
wire                                          fifo_C_drain_C_drain_IO_L1_out_1_6_U_if_empty_n;
wire [                                   1:0] fifo_C_drain_C_drain_IO_L1_out_1_6_U_if_fifo_cap;
wire                                          fifo_C_drain_C_drain_IO_L1_out_1_6_U_if_full_n;
wire [                                   1:0] fifo_C_drain_C_drain_IO_L1_out_1_6_U_if_num_data_valid;
wire                                          fifo_C_drain_C_drain_IO_L1_out_1_6_U_if_read;
wire                                          fifo_C_drain_C_drain_IO_L1_out_1_6_U_if_read_ce;
wire                                          fifo_C_drain_C_drain_IO_L1_out_1_6_U_if_write;
wire                                          fifo_C_drain_C_drain_IO_L1_out_1_6_U_if_write_ce;
wire                                          fifo_C_drain_C_drain_IO_L1_out_1_6_U_reset;
wire                                          fifo_C_drain_C_drain_IO_L1_out_1_7_U_clk;
wire [                                  63:0] fifo_C_drain_C_drain_IO_L1_out_1_7_U_if_din;
wire [                                  63:0] fifo_C_drain_C_drain_IO_L1_out_1_7_U_if_dout;
wire                                          fifo_C_drain_C_drain_IO_L1_out_1_7_U_if_empty_n;
wire [                                   1:0] fifo_C_drain_C_drain_IO_L1_out_1_7_U_if_fifo_cap;
wire                                          fifo_C_drain_C_drain_IO_L1_out_1_7_U_if_full_n;
wire [                                   1:0] fifo_C_drain_C_drain_IO_L1_out_1_7_U_if_num_data_valid;
wire                                          fifo_C_drain_C_drain_IO_L1_out_1_7_U_if_read;
wire                                          fifo_C_drain_C_drain_IO_L1_out_1_7_U_if_read_ce;
wire                                          fifo_C_drain_C_drain_IO_L1_out_1_7_U_if_write;
wire                                          fifo_C_drain_C_drain_IO_L1_out_1_7_U_if_write_ce;
wire                                          fifo_C_drain_C_drain_IO_L1_out_1_7_U_reset;
wire                                          fifo_C_drain_C_drain_IO_L1_out_1_8_U_clk;
wire [                                  63:0] fifo_C_drain_C_drain_IO_L1_out_1_8_U_if_din;
wire [                                  63:0] fifo_C_drain_C_drain_IO_L1_out_1_8_U_if_dout;
wire                                          fifo_C_drain_C_drain_IO_L1_out_1_8_U_if_empty_n;
wire [                                   1:0] fifo_C_drain_C_drain_IO_L1_out_1_8_U_if_fifo_cap;
wire                                          fifo_C_drain_C_drain_IO_L1_out_1_8_U_if_full_n;
wire [                                   1:0] fifo_C_drain_C_drain_IO_L1_out_1_8_U_if_num_data_valid;
wire                                          fifo_C_drain_C_drain_IO_L1_out_1_8_U_if_read;
wire                                          fifo_C_drain_C_drain_IO_L1_out_1_8_U_if_read_ce;
wire                                          fifo_C_drain_C_drain_IO_L1_out_1_8_U_if_write;
wire                                          fifo_C_drain_C_drain_IO_L1_out_1_8_U_if_write_ce;
wire                                          fifo_C_drain_C_drain_IO_L1_out_1_8_U_reset;
wire                                          fifo_C_drain_C_drain_IO_L1_out_1_9_U_clk;
wire [                                  63:0] fifo_C_drain_C_drain_IO_L1_out_1_9_U_if_din;
wire [                                  63:0] fifo_C_drain_C_drain_IO_L1_out_1_9_U_if_dout;
wire                                          fifo_C_drain_C_drain_IO_L1_out_1_9_U_if_empty_n;
wire [                                   1:0] fifo_C_drain_C_drain_IO_L1_out_1_9_U_if_fifo_cap;
wire                                          fifo_C_drain_C_drain_IO_L1_out_1_9_U_if_full_n;
wire [                                   1:0] fifo_C_drain_C_drain_IO_L1_out_1_9_U_if_num_data_valid;
wire                                          fifo_C_drain_C_drain_IO_L1_out_1_9_U_if_read;
wire                                          fifo_C_drain_C_drain_IO_L1_out_1_9_U_if_read_ce;
wire                                          fifo_C_drain_C_drain_IO_L1_out_1_9_U_if_write;
wire                                          fifo_C_drain_C_drain_IO_L1_out_1_9_U_if_write_ce;
wire                                          fifo_C_drain_C_drain_IO_L1_out_1_9_U_reset;
wire                                          fifo_C_drain_C_drain_IO_L2_out_0_U_clk;
wire [                                  63:0] fifo_C_drain_C_drain_IO_L2_out_0_U_if_din;
wire [                                  63:0] fifo_C_drain_C_drain_IO_L2_out_0_U_if_dout;
wire                                          fifo_C_drain_C_drain_IO_L2_out_0_U_if_empty_n;
wire [                                   1:0] fifo_C_drain_C_drain_IO_L2_out_0_U_if_fifo_cap;
wire                                          fifo_C_drain_C_drain_IO_L2_out_0_U_if_full_n;
wire [                                   1:0] fifo_C_drain_C_drain_IO_L2_out_0_U_if_num_data_valid;
wire                                          fifo_C_drain_C_drain_IO_L2_out_0_U_if_read;
wire                                          fifo_C_drain_C_drain_IO_L2_out_0_U_if_read_ce;
wire                                          fifo_C_drain_C_drain_IO_L2_out_0_U_if_write;
wire                                          fifo_C_drain_C_drain_IO_L2_out_0_U_if_write_ce;
wire                                          fifo_C_drain_C_drain_IO_L2_out_0_U_reset;
wire                                          fifo_C_drain_C_drain_IO_L2_out_1_U_clk;
wire [                                  63:0] fifo_C_drain_C_drain_IO_L2_out_1_U_if_din;
wire [                                  63:0] fifo_C_drain_C_drain_IO_L2_out_1_U_if_dout;
wire                                          fifo_C_drain_C_drain_IO_L2_out_1_U_if_empty_n;
wire [                                   1:0] fifo_C_drain_C_drain_IO_L2_out_1_U_if_fifo_cap;
wire                                          fifo_C_drain_C_drain_IO_L2_out_1_U_if_full_n;
wire [                                   1:0] fifo_C_drain_C_drain_IO_L2_out_1_U_if_num_data_valid;
wire                                          fifo_C_drain_C_drain_IO_L2_out_1_U_if_read;
wire                                          fifo_C_drain_C_drain_IO_L2_out_1_U_if_read_ce;
wire                                          fifo_C_drain_C_drain_IO_L2_out_1_U_if_write;
wire                                          fifo_C_drain_C_drain_IO_L2_out_1_U_if_write_ce;
wire                                          fifo_C_drain_C_drain_IO_L2_out_1_U_reset;
wire                                          fifo_C_drain_PE_0_0_U_clk;
wire [                                  31:0] fifo_C_drain_PE_0_0_U_if_din;
wire [                                  31:0] fifo_C_drain_PE_0_0_U_if_dout;
wire                                          fifo_C_drain_PE_0_0_U_if_empty_n;
wire [                                   1:0] fifo_C_drain_PE_0_0_U_if_fifo_cap;
wire                                          fifo_C_drain_PE_0_0_U_if_full_n;
wire [                                   1:0] fifo_C_drain_PE_0_0_U_if_num_data_valid;
wire                                          fifo_C_drain_PE_0_0_U_if_read;
wire                                          fifo_C_drain_PE_0_0_U_if_read_ce;
wire                                          fifo_C_drain_PE_0_0_U_if_write;
wire                                          fifo_C_drain_PE_0_0_U_if_write_ce;
wire                                          fifo_C_drain_PE_0_0_U_reset;
wire                                          fifo_C_drain_PE_0_1_U_clk;
wire [                                  31:0] fifo_C_drain_PE_0_1_U_if_din;
wire [                                  31:0] fifo_C_drain_PE_0_1_U_if_dout;
wire                                          fifo_C_drain_PE_0_1_U_if_empty_n;
wire [                                   1:0] fifo_C_drain_PE_0_1_U_if_fifo_cap;
wire                                          fifo_C_drain_PE_0_1_U_if_full_n;
wire [                                   1:0] fifo_C_drain_PE_0_1_U_if_num_data_valid;
wire                                          fifo_C_drain_PE_0_1_U_if_read;
wire                                          fifo_C_drain_PE_0_1_U_if_read_ce;
wire                                          fifo_C_drain_PE_0_1_U_if_write;
wire                                          fifo_C_drain_PE_0_1_U_if_write_ce;
wire                                          fifo_C_drain_PE_0_1_U_reset;
wire                                          fifo_C_drain_PE_10_0_U_clk;
wire [                                  31:0] fifo_C_drain_PE_10_0_U_if_din;
wire [                                  31:0] fifo_C_drain_PE_10_0_U_if_dout;
wire                                          fifo_C_drain_PE_10_0_U_if_empty_n;
wire [                                   1:0] fifo_C_drain_PE_10_0_U_if_fifo_cap;
wire                                          fifo_C_drain_PE_10_0_U_if_full_n;
wire [                                   1:0] fifo_C_drain_PE_10_0_U_if_num_data_valid;
wire                                          fifo_C_drain_PE_10_0_U_if_read;
wire                                          fifo_C_drain_PE_10_0_U_if_read_ce;
wire                                          fifo_C_drain_PE_10_0_U_if_write;
wire                                          fifo_C_drain_PE_10_0_U_if_write_ce;
wire                                          fifo_C_drain_PE_10_0_U_reset;
wire                                          fifo_C_drain_PE_10_1_U_clk;
wire [                                  31:0] fifo_C_drain_PE_10_1_U_if_din;
wire [                                  31:0] fifo_C_drain_PE_10_1_U_if_dout;
wire                                          fifo_C_drain_PE_10_1_U_if_empty_n;
wire [                                   1:0] fifo_C_drain_PE_10_1_U_if_fifo_cap;
wire                                          fifo_C_drain_PE_10_1_U_if_full_n;
wire [                                   1:0] fifo_C_drain_PE_10_1_U_if_num_data_valid;
wire                                          fifo_C_drain_PE_10_1_U_if_read;
wire                                          fifo_C_drain_PE_10_1_U_if_read_ce;
wire                                          fifo_C_drain_PE_10_1_U_if_write;
wire                                          fifo_C_drain_PE_10_1_U_if_write_ce;
wire                                          fifo_C_drain_PE_10_1_U_reset;
wire                                          fifo_C_drain_PE_11_0_U_clk;
wire [                                  31:0] fifo_C_drain_PE_11_0_U_if_din;
wire [                                  31:0] fifo_C_drain_PE_11_0_U_if_dout;
wire                                          fifo_C_drain_PE_11_0_U_if_empty_n;
wire [                                   1:0] fifo_C_drain_PE_11_0_U_if_fifo_cap;
wire                                          fifo_C_drain_PE_11_0_U_if_full_n;
wire [                                   1:0] fifo_C_drain_PE_11_0_U_if_num_data_valid;
wire                                          fifo_C_drain_PE_11_0_U_if_read;
wire                                          fifo_C_drain_PE_11_0_U_if_read_ce;
wire                                          fifo_C_drain_PE_11_0_U_if_write;
wire                                          fifo_C_drain_PE_11_0_U_if_write_ce;
wire                                          fifo_C_drain_PE_11_0_U_reset;
wire                                          fifo_C_drain_PE_11_1_U_clk;
wire [                                  31:0] fifo_C_drain_PE_11_1_U_if_din;
wire [                                  31:0] fifo_C_drain_PE_11_1_U_if_dout;
wire                                          fifo_C_drain_PE_11_1_U_if_empty_n;
wire [                                   1:0] fifo_C_drain_PE_11_1_U_if_fifo_cap;
wire                                          fifo_C_drain_PE_11_1_U_if_full_n;
wire [                                   1:0] fifo_C_drain_PE_11_1_U_if_num_data_valid;
wire                                          fifo_C_drain_PE_11_1_U_if_read;
wire                                          fifo_C_drain_PE_11_1_U_if_read_ce;
wire                                          fifo_C_drain_PE_11_1_U_if_write;
wire                                          fifo_C_drain_PE_11_1_U_if_write_ce;
wire                                          fifo_C_drain_PE_11_1_U_reset;
wire                                          fifo_C_drain_PE_12_0_U_clk;
wire [                                  31:0] fifo_C_drain_PE_12_0_U_if_din;
wire [                                  31:0] fifo_C_drain_PE_12_0_U_if_dout;
wire                                          fifo_C_drain_PE_12_0_U_if_empty_n;
wire [                                   1:0] fifo_C_drain_PE_12_0_U_if_fifo_cap;
wire                                          fifo_C_drain_PE_12_0_U_if_full_n;
wire [                                   1:0] fifo_C_drain_PE_12_0_U_if_num_data_valid;
wire                                          fifo_C_drain_PE_12_0_U_if_read;
wire                                          fifo_C_drain_PE_12_0_U_if_read_ce;
wire                                          fifo_C_drain_PE_12_0_U_if_write;
wire                                          fifo_C_drain_PE_12_0_U_if_write_ce;
wire                                          fifo_C_drain_PE_12_0_U_reset;
wire                                          fifo_C_drain_PE_12_1_U_clk;
wire [                                  31:0] fifo_C_drain_PE_12_1_U_if_din;
wire [                                  31:0] fifo_C_drain_PE_12_1_U_if_dout;
wire                                          fifo_C_drain_PE_12_1_U_if_empty_n;
wire [                                   1:0] fifo_C_drain_PE_12_1_U_if_fifo_cap;
wire                                          fifo_C_drain_PE_12_1_U_if_full_n;
wire [                                   1:0] fifo_C_drain_PE_12_1_U_if_num_data_valid;
wire                                          fifo_C_drain_PE_12_1_U_if_read;
wire                                          fifo_C_drain_PE_12_1_U_if_read_ce;
wire                                          fifo_C_drain_PE_12_1_U_if_write;
wire                                          fifo_C_drain_PE_12_1_U_if_write_ce;
wire                                          fifo_C_drain_PE_12_1_U_reset;
wire                                          fifo_C_drain_PE_1_0_U_clk;
wire [                                  31:0] fifo_C_drain_PE_1_0_U_if_din;
wire [                                  31:0] fifo_C_drain_PE_1_0_U_if_dout;
wire                                          fifo_C_drain_PE_1_0_U_if_empty_n;
wire [                                   1:0] fifo_C_drain_PE_1_0_U_if_fifo_cap;
wire                                          fifo_C_drain_PE_1_0_U_if_full_n;
wire [                                   1:0] fifo_C_drain_PE_1_0_U_if_num_data_valid;
wire                                          fifo_C_drain_PE_1_0_U_if_read;
wire                                          fifo_C_drain_PE_1_0_U_if_read_ce;
wire                                          fifo_C_drain_PE_1_0_U_if_write;
wire                                          fifo_C_drain_PE_1_0_U_if_write_ce;
wire                                          fifo_C_drain_PE_1_0_U_reset;
wire                                          fifo_C_drain_PE_1_1_U_clk;
wire [                                  31:0] fifo_C_drain_PE_1_1_U_if_din;
wire [                                  31:0] fifo_C_drain_PE_1_1_U_if_dout;
wire                                          fifo_C_drain_PE_1_1_U_if_empty_n;
wire [                                   1:0] fifo_C_drain_PE_1_1_U_if_fifo_cap;
wire                                          fifo_C_drain_PE_1_1_U_if_full_n;
wire [                                   1:0] fifo_C_drain_PE_1_1_U_if_num_data_valid;
wire                                          fifo_C_drain_PE_1_1_U_if_read;
wire                                          fifo_C_drain_PE_1_1_U_if_read_ce;
wire                                          fifo_C_drain_PE_1_1_U_if_write;
wire                                          fifo_C_drain_PE_1_1_U_if_write_ce;
wire                                          fifo_C_drain_PE_1_1_U_reset;
wire                                          fifo_C_drain_PE_2_0_U_clk;
wire [                                  31:0] fifo_C_drain_PE_2_0_U_if_din;
wire [                                  31:0] fifo_C_drain_PE_2_0_U_if_dout;
wire                                          fifo_C_drain_PE_2_0_U_if_empty_n;
wire [                                   1:0] fifo_C_drain_PE_2_0_U_if_fifo_cap;
wire                                          fifo_C_drain_PE_2_0_U_if_full_n;
wire [                                   1:0] fifo_C_drain_PE_2_0_U_if_num_data_valid;
wire                                          fifo_C_drain_PE_2_0_U_if_read;
wire                                          fifo_C_drain_PE_2_0_U_if_read_ce;
wire                                          fifo_C_drain_PE_2_0_U_if_write;
wire                                          fifo_C_drain_PE_2_0_U_if_write_ce;
wire                                          fifo_C_drain_PE_2_0_U_reset;
wire                                          fifo_C_drain_PE_2_1_U_clk;
wire [                                  31:0] fifo_C_drain_PE_2_1_U_if_din;
wire [                                  31:0] fifo_C_drain_PE_2_1_U_if_dout;
wire                                          fifo_C_drain_PE_2_1_U_if_empty_n;
wire [                                   1:0] fifo_C_drain_PE_2_1_U_if_fifo_cap;
wire                                          fifo_C_drain_PE_2_1_U_if_full_n;
wire [                                   1:0] fifo_C_drain_PE_2_1_U_if_num_data_valid;
wire                                          fifo_C_drain_PE_2_1_U_if_read;
wire                                          fifo_C_drain_PE_2_1_U_if_read_ce;
wire                                          fifo_C_drain_PE_2_1_U_if_write;
wire                                          fifo_C_drain_PE_2_1_U_if_write_ce;
wire                                          fifo_C_drain_PE_2_1_U_reset;
wire                                          fifo_C_drain_PE_3_0_U_clk;
wire [                                  31:0] fifo_C_drain_PE_3_0_U_if_din;
wire [                                  31:0] fifo_C_drain_PE_3_0_U_if_dout;
wire                                          fifo_C_drain_PE_3_0_U_if_empty_n;
wire [                                   1:0] fifo_C_drain_PE_3_0_U_if_fifo_cap;
wire                                          fifo_C_drain_PE_3_0_U_if_full_n;
wire [                                   1:0] fifo_C_drain_PE_3_0_U_if_num_data_valid;
wire                                          fifo_C_drain_PE_3_0_U_if_read;
wire                                          fifo_C_drain_PE_3_0_U_if_read_ce;
wire                                          fifo_C_drain_PE_3_0_U_if_write;
wire                                          fifo_C_drain_PE_3_0_U_if_write_ce;
wire                                          fifo_C_drain_PE_3_0_U_reset;
wire                                          fifo_C_drain_PE_3_1_U_clk;
wire [                                  31:0] fifo_C_drain_PE_3_1_U_if_din;
wire [                                  31:0] fifo_C_drain_PE_3_1_U_if_dout;
wire                                          fifo_C_drain_PE_3_1_U_if_empty_n;
wire [                                   1:0] fifo_C_drain_PE_3_1_U_if_fifo_cap;
wire                                          fifo_C_drain_PE_3_1_U_if_full_n;
wire [                                   1:0] fifo_C_drain_PE_3_1_U_if_num_data_valid;
wire                                          fifo_C_drain_PE_3_1_U_if_read;
wire                                          fifo_C_drain_PE_3_1_U_if_read_ce;
wire                                          fifo_C_drain_PE_3_1_U_if_write;
wire                                          fifo_C_drain_PE_3_1_U_if_write_ce;
wire                                          fifo_C_drain_PE_3_1_U_reset;
wire                                          fifo_C_drain_PE_4_0_U_clk;
wire [                                  31:0] fifo_C_drain_PE_4_0_U_if_din;
wire [                                  31:0] fifo_C_drain_PE_4_0_U_if_dout;
wire                                          fifo_C_drain_PE_4_0_U_if_empty_n;
wire [                                   1:0] fifo_C_drain_PE_4_0_U_if_fifo_cap;
wire                                          fifo_C_drain_PE_4_0_U_if_full_n;
wire [                                   1:0] fifo_C_drain_PE_4_0_U_if_num_data_valid;
wire                                          fifo_C_drain_PE_4_0_U_if_read;
wire                                          fifo_C_drain_PE_4_0_U_if_read_ce;
wire                                          fifo_C_drain_PE_4_0_U_if_write;
wire                                          fifo_C_drain_PE_4_0_U_if_write_ce;
wire                                          fifo_C_drain_PE_4_0_U_reset;
wire                                          fifo_C_drain_PE_4_1_U_clk;
wire [                                  31:0] fifo_C_drain_PE_4_1_U_if_din;
wire [                                  31:0] fifo_C_drain_PE_4_1_U_if_dout;
wire                                          fifo_C_drain_PE_4_1_U_if_empty_n;
wire [                                   1:0] fifo_C_drain_PE_4_1_U_if_fifo_cap;
wire                                          fifo_C_drain_PE_4_1_U_if_full_n;
wire [                                   1:0] fifo_C_drain_PE_4_1_U_if_num_data_valid;
wire                                          fifo_C_drain_PE_4_1_U_if_read;
wire                                          fifo_C_drain_PE_4_1_U_if_read_ce;
wire                                          fifo_C_drain_PE_4_1_U_if_write;
wire                                          fifo_C_drain_PE_4_1_U_if_write_ce;
wire                                          fifo_C_drain_PE_4_1_U_reset;
wire                                          fifo_C_drain_PE_5_0_U_clk;
wire [                                  31:0] fifo_C_drain_PE_5_0_U_if_din;
wire [                                  31:0] fifo_C_drain_PE_5_0_U_if_dout;
wire                                          fifo_C_drain_PE_5_0_U_if_empty_n;
wire [                                   1:0] fifo_C_drain_PE_5_0_U_if_fifo_cap;
wire                                          fifo_C_drain_PE_5_0_U_if_full_n;
wire [                                   1:0] fifo_C_drain_PE_5_0_U_if_num_data_valid;
wire                                          fifo_C_drain_PE_5_0_U_if_read;
wire                                          fifo_C_drain_PE_5_0_U_if_read_ce;
wire                                          fifo_C_drain_PE_5_0_U_if_write;
wire                                          fifo_C_drain_PE_5_0_U_if_write_ce;
wire                                          fifo_C_drain_PE_5_0_U_reset;
wire                                          fifo_C_drain_PE_5_1_U_clk;
wire [                                  31:0] fifo_C_drain_PE_5_1_U_if_din;
wire [                                  31:0] fifo_C_drain_PE_5_1_U_if_dout;
wire                                          fifo_C_drain_PE_5_1_U_if_empty_n;
wire [                                   1:0] fifo_C_drain_PE_5_1_U_if_fifo_cap;
wire                                          fifo_C_drain_PE_5_1_U_if_full_n;
wire [                                   1:0] fifo_C_drain_PE_5_1_U_if_num_data_valid;
wire                                          fifo_C_drain_PE_5_1_U_if_read;
wire                                          fifo_C_drain_PE_5_1_U_if_read_ce;
wire                                          fifo_C_drain_PE_5_1_U_if_write;
wire                                          fifo_C_drain_PE_5_1_U_if_write_ce;
wire                                          fifo_C_drain_PE_5_1_U_reset;
wire                                          fifo_C_drain_PE_6_0_U_clk;
wire [                                  31:0] fifo_C_drain_PE_6_0_U_if_din;
wire [                                  31:0] fifo_C_drain_PE_6_0_U_if_dout;
wire                                          fifo_C_drain_PE_6_0_U_if_empty_n;
wire [                                   1:0] fifo_C_drain_PE_6_0_U_if_fifo_cap;
wire                                          fifo_C_drain_PE_6_0_U_if_full_n;
wire [                                   1:0] fifo_C_drain_PE_6_0_U_if_num_data_valid;
wire                                          fifo_C_drain_PE_6_0_U_if_read;
wire                                          fifo_C_drain_PE_6_0_U_if_read_ce;
wire                                          fifo_C_drain_PE_6_0_U_if_write;
wire                                          fifo_C_drain_PE_6_0_U_if_write_ce;
wire                                          fifo_C_drain_PE_6_0_U_reset;
wire                                          fifo_C_drain_PE_6_1_U_clk;
wire [                                  31:0] fifo_C_drain_PE_6_1_U_if_din;
wire [                                  31:0] fifo_C_drain_PE_6_1_U_if_dout;
wire                                          fifo_C_drain_PE_6_1_U_if_empty_n;
wire [                                   1:0] fifo_C_drain_PE_6_1_U_if_fifo_cap;
wire                                          fifo_C_drain_PE_6_1_U_if_full_n;
wire [                                   1:0] fifo_C_drain_PE_6_1_U_if_num_data_valid;
wire                                          fifo_C_drain_PE_6_1_U_if_read;
wire                                          fifo_C_drain_PE_6_1_U_if_read_ce;
wire                                          fifo_C_drain_PE_6_1_U_if_write;
wire                                          fifo_C_drain_PE_6_1_U_if_write_ce;
wire                                          fifo_C_drain_PE_6_1_U_reset;
wire                                          fifo_C_drain_PE_7_0_U_clk;
wire [                                  31:0] fifo_C_drain_PE_7_0_U_if_din;
wire [                                  31:0] fifo_C_drain_PE_7_0_U_if_dout;
wire                                          fifo_C_drain_PE_7_0_U_if_empty_n;
wire [                                   1:0] fifo_C_drain_PE_7_0_U_if_fifo_cap;
wire                                          fifo_C_drain_PE_7_0_U_if_full_n;
wire [                                   1:0] fifo_C_drain_PE_7_0_U_if_num_data_valid;
wire                                          fifo_C_drain_PE_7_0_U_if_read;
wire                                          fifo_C_drain_PE_7_0_U_if_read_ce;
wire                                          fifo_C_drain_PE_7_0_U_if_write;
wire                                          fifo_C_drain_PE_7_0_U_if_write_ce;
wire                                          fifo_C_drain_PE_7_0_U_reset;
wire                                          fifo_C_drain_PE_7_1_U_clk;
wire [                                  31:0] fifo_C_drain_PE_7_1_U_if_din;
wire [                                  31:0] fifo_C_drain_PE_7_1_U_if_dout;
wire                                          fifo_C_drain_PE_7_1_U_if_empty_n;
wire [                                   1:0] fifo_C_drain_PE_7_1_U_if_fifo_cap;
wire                                          fifo_C_drain_PE_7_1_U_if_full_n;
wire [                                   1:0] fifo_C_drain_PE_7_1_U_if_num_data_valid;
wire                                          fifo_C_drain_PE_7_1_U_if_read;
wire                                          fifo_C_drain_PE_7_1_U_if_read_ce;
wire                                          fifo_C_drain_PE_7_1_U_if_write;
wire                                          fifo_C_drain_PE_7_1_U_if_write_ce;
wire                                          fifo_C_drain_PE_7_1_U_reset;
wire                                          fifo_C_drain_PE_8_0_U_clk;
wire [                                  31:0] fifo_C_drain_PE_8_0_U_if_din;
wire [                                  31:0] fifo_C_drain_PE_8_0_U_if_dout;
wire                                          fifo_C_drain_PE_8_0_U_if_empty_n;
wire [                                   1:0] fifo_C_drain_PE_8_0_U_if_fifo_cap;
wire                                          fifo_C_drain_PE_8_0_U_if_full_n;
wire [                                   1:0] fifo_C_drain_PE_8_0_U_if_num_data_valid;
wire                                          fifo_C_drain_PE_8_0_U_if_read;
wire                                          fifo_C_drain_PE_8_0_U_if_read_ce;
wire                                          fifo_C_drain_PE_8_0_U_if_write;
wire                                          fifo_C_drain_PE_8_0_U_if_write_ce;
wire                                          fifo_C_drain_PE_8_0_U_reset;
wire                                          fifo_C_drain_PE_8_1_U_clk;
wire [                                  31:0] fifo_C_drain_PE_8_1_U_if_din;
wire [                                  31:0] fifo_C_drain_PE_8_1_U_if_dout;
wire                                          fifo_C_drain_PE_8_1_U_if_empty_n;
wire [                                   1:0] fifo_C_drain_PE_8_1_U_if_fifo_cap;
wire                                          fifo_C_drain_PE_8_1_U_if_full_n;
wire [                                   1:0] fifo_C_drain_PE_8_1_U_if_num_data_valid;
wire                                          fifo_C_drain_PE_8_1_U_if_read;
wire                                          fifo_C_drain_PE_8_1_U_if_read_ce;
wire                                          fifo_C_drain_PE_8_1_U_if_write;
wire                                          fifo_C_drain_PE_8_1_U_if_write_ce;
wire                                          fifo_C_drain_PE_8_1_U_reset;
wire                                          fifo_C_drain_PE_9_0_U_clk;
wire [                                  31:0] fifo_C_drain_PE_9_0_U_if_din;
wire [                                  31:0] fifo_C_drain_PE_9_0_U_if_dout;
wire                                          fifo_C_drain_PE_9_0_U_if_empty_n;
wire [                                   1:0] fifo_C_drain_PE_9_0_U_if_fifo_cap;
wire                                          fifo_C_drain_PE_9_0_U_if_full_n;
wire [                                   1:0] fifo_C_drain_PE_9_0_U_if_num_data_valid;
wire                                          fifo_C_drain_PE_9_0_U_if_read;
wire                                          fifo_C_drain_PE_9_0_U_if_read_ce;
wire                                          fifo_C_drain_PE_9_0_U_if_write;
wire                                          fifo_C_drain_PE_9_0_U_if_write_ce;
wire                                          fifo_C_drain_PE_9_0_U_reset;
wire                                          fifo_C_drain_PE_9_1_U_clk;
wire [                                  31:0] fifo_C_drain_PE_9_1_U_if_din;
wire [                                  31:0] fifo_C_drain_PE_9_1_U_if_dout;
wire                                          fifo_C_drain_PE_9_1_U_if_empty_n;
wire [                                   1:0] fifo_C_drain_PE_9_1_U_if_fifo_cap;
wire                                          fifo_C_drain_PE_9_1_U_if_full_n;
wire [                                   1:0] fifo_C_drain_PE_9_1_U_if_num_data_valid;
wire                                          fifo_C_drain_PE_9_1_U_if_read;
wire                                          fifo_C_drain_PE_9_1_U_if_read_ce;
wire                                          fifo_C_drain_PE_9_1_U_if_write;
wire                                          fifo_C_drain_PE_9_1_U_if_write_ce;
wire                                          fifo_C_drain_PE_9_1_U_reset;
wire                                          gmem_A_m_axi_U_ACLK;
wire                                          gmem_A_m_axi_U_ACLK_EN;
wire [     (C_M_AXI_GMEM_A_ADDR_WIDTH - 1):0] gmem_A_m_axi_U_ARADDR;
wire [                                   1:0] gmem_A_m_axi_U_ARBURST;
wire [                                   3:0] gmem_A_m_axi_U_ARCACHE;
wire                                          gmem_A_m_axi_U_ARESET;
wire [       (C_M_AXI_GMEM_A_ID_WIDTH - 1):0] gmem_A_m_axi_U_ARID;
wire [                                   7:0] gmem_A_m_axi_U_ARLEN;
wire [                                   1:0] gmem_A_m_axi_U_ARLOCK;
wire [                                   2:0] gmem_A_m_axi_U_ARPROT;
wire [                                   3:0] gmem_A_m_axi_U_ARQOS;
wire                                          gmem_A_m_axi_U_ARREADY;
wire [                                   3:0] gmem_A_m_axi_U_ARREGION;
wire [                                   2:0] gmem_A_m_axi_U_ARSIZE;
wire [   (C_M_AXI_GMEM_A_ARUSER_WIDTH - 1):0] gmem_A_m_axi_U_ARUSER;
wire                                          gmem_A_m_axi_U_ARVALID;
wire [     (C_M_AXI_GMEM_A_ADDR_WIDTH - 1):0] gmem_A_m_axi_U_AWADDR;
wire [                                   1:0] gmem_A_m_axi_U_AWBURST;
wire [                                   3:0] gmem_A_m_axi_U_AWCACHE;
wire [       (C_M_AXI_GMEM_A_ID_WIDTH - 1):0] gmem_A_m_axi_U_AWID;
wire [                                   7:0] gmem_A_m_axi_U_AWLEN;
wire [                                   1:0] gmem_A_m_axi_U_AWLOCK;
wire [                                   2:0] gmem_A_m_axi_U_AWPROT;
wire [                                   3:0] gmem_A_m_axi_U_AWQOS;
wire                                          gmem_A_m_axi_U_AWREADY;
wire [                                   3:0] gmem_A_m_axi_U_AWREGION;
wire [                                   2:0] gmem_A_m_axi_U_AWSIZE;
wire [   (C_M_AXI_GMEM_A_AWUSER_WIDTH - 1):0] gmem_A_m_axi_U_AWUSER;
wire                                          gmem_A_m_axi_U_AWVALID;
wire [       (C_M_AXI_GMEM_A_ID_WIDTH - 1):0] gmem_A_m_axi_U_BID;
wire                                          gmem_A_m_axi_U_BREADY;
wire [                                   1:0] gmem_A_m_axi_U_BRESP;
wire [    (C_M_AXI_GMEM_A_BUSER_WIDTH - 1):0] gmem_A_m_axi_U_BUSER;
wire                                          gmem_A_m_axi_U_BVALID;
wire [                                  63:0] gmem_A_m_axi_U_I_ARADDR;
wire [                                  31:0] gmem_A_m_axi_U_I_ARLEN;
wire                                          gmem_A_m_axi_U_I_ARREADY;
wire                                          gmem_A_m_axi_U_I_ARVALID;
wire [                                  63:0] gmem_A_m_axi_U_I_AWADDR;
wire [                                  31:0] gmem_A_m_axi_U_I_AWLEN;
wire                                          gmem_A_m_axi_U_I_AWREADY;
wire                                          gmem_A_m_axi_U_I_AWVALID;
wire                                          gmem_A_m_axi_U_I_BREADY;
wire                                          gmem_A_m_axi_U_I_BVALID;
wire [                                 511:0] gmem_A_m_axi_U_I_RDATA;
wire [                                   8:0] gmem_A_m_axi_U_I_RFIFONUM;
wire                                          gmem_A_m_axi_U_I_RREADY;
wire                                          gmem_A_m_axi_U_I_RVALID;
wire [                                 511:0] gmem_A_m_axi_U_I_WDATA;
wire                                          gmem_A_m_axi_U_I_WREADY;
wire [                                  63:0] gmem_A_m_axi_U_I_WSTRB;
wire                                          gmem_A_m_axi_U_I_WVALID;
wire [     (C_M_AXI_GMEM_A_DATA_WIDTH - 1):0] gmem_A_m_axi_U_RDATA;
wire [       (C_M_AXI_GMEM_A_ID_WIDTH - 1):0] gmem_A_m_axi_U_RID;
wire                                          gmem_A_m_axi_U_RLAST;
wire                                          gmem_A_m_axi_U_RREADY;
wire [                                   1:0] gmem_A_m_axi_U_RRESP;
wire [    (C_M_AXI_GMEM_A_RUSER_WIDTH - 1):0] gmem_A_m_axi_U_RUSER;
wire                                          gmem_A_m_axi_U_RVALID;
wire [     (C_M_AXI_GMEM_A_DATA_WIDTH - 1):0] gmem_A_m_axi_U_WDATA;
wire [       (C_M_AXI_GMEM_A_ID_WIDTH - 1):0] gmem_A_m_axi_U_WID;
wire                                          gmem_A_m_axi_U_WLAST;
wire                                          gmem_A_m_axi_U_WREADY;
wire [ (C_M_AXI_GMEM_A_DATA_WIDTH / 8 - 1):0] gmem_A_m_axi_U_WSTRB;
wire [    (C_M_AXI_GMEM_A_WUSER_WIDTH - 1):0] gmem_A_m_axi_U_WUSER;
wire                                          gmem_A_m_axi_U_WVALID;
wire                                          gmem_B_m_axi_U_ACLK;
wire                                          gmem_B_m_axi_U_ACLK_EN;
wire [     (C_M_AXI_GMEM_B_ADDR_WIDTH - 1):0] gmem_B_m_axi_U_ARADDR;
wire [                                   1:0] gmem_B_m_axi_U_ARBURST;
wire [                                   3:0] gmem_B_m_axi_U_ARCACHE;
wire                                          gmem_B_m_axi_U_ARESET;
wire [       (C_M_AXI_GMEM_B_ID_WIDTH - 1):0] gmem_B_m_axi_U_ARID;
wire [                                   7:0] gmem_B_m_axi_U_ARLEN;
wire [                                   1:0] gmem_B_m_axi_U_ARLOCK;
wire [                                   2:0] gmem_B_m_axi_U_ARPROT;
wire [                                   3:0] gmem_B_m_axi_U_ARQOS;
wire                                          gmem_B_m_axi_U_ARREADY;
wire [                                   3:0] gmem_B_m_axi_U_ARREGION;
wire [                                   2:0] gmem_B_m_axi_U_ARSIZE;
wire [   (C_M_AXI_GMEM_B_ARUSER_WIDTH - 1):0] gmem_B_m_axi_U_ARUSER;
wire                                          gmem_B_m_axi_U_ARVALID;
wire [     (C_M_AXI_GMEM_B_ADDR_WIDTH - 1):0] gmem_B_m_axi_U_AWADDR;
wire [                                   1:0] gmem_B_m_axi_U_AWBURST;
wire [                                   3:0] gmem_B_m_axi_U_AWCACHE;
wire [       (C_M_AXI_GMEM_B_ID_WIDTH - 1):0] gmem_B_m_axi_U_AWID;
wire [                                   7:0] gmem_B_m_axi_U_AWLEN;
wire [                                   1:0] gmem_B_m_axi_U_AWLOCK;
wire [                                   2:0] gmem_B_m_axi_U_AWPROT;
wire [                                   3:0] gmem_B_m_axi_U_AWQOS;
wire                                          gmem_B_m_axi_U_AWREADY;
wire [                                   3:0] gmem_B_m_axi_U_AWREGION;
wire [                                   2:0] gmem_B_m_axi_U_AWSIZE;
wire [   (C_M_AXI_GMEM_B_AWUSER_WIDTH - 1):0] gmem_B_m_axi_U_AWUSER;
wire                                          gmem_B_m_axi_U_AWVALID;
wire [       (C_M_AXI_GMEM_B_ID_WIDTH - 1):0] gmem_B_m_axi_U_BID;
wire                                          gmem_B_m_axi_U_BREADY;
wire [                                   1:0] gmem_B_m_axi_U_BRESP;
wire [    (C_M_AXI_GMEM_B_BUSER_WIDTH - 1):0] gmem_B_m_axi_U_BUSER;
wire                                          gmem_B_m_axi_U_BVALID;
wire [                                  63:0] gmem_B_m_axi_U_I_ARADDR;
wire [                                  31:0] gmem_B_m_axi_U_I_ARLEN;
wire                                          gmem_B_m_axi_U_I_ARREADY;
wire                                          gmem_B_m_axi_U_I_ARVALID;
wire [                                  63:0] gmem_B_m_axi_U_I_AWADDR;
wire [                                  31:0] gmem_B_m_axi_U_I_AWLEN;
wire                                          gmem_B_m_axi_U_I_AWREADY;
wire                                          gmem_B_m_axi_U_I_AWVALID;
wire                                          gmem_B_m_axi_U_I_BREADY;
wire                                          gmem_B_m_axi_U_I_BVALID;
wire [                                 511:0] gmem_B_m_axi_U_I_RDATA;
wire [                                   8:0] gmem_B_m_axi_U_I_RFIFONUM;
wire                                          gmem_B_m_axi_U_I_RREADY;
wire                                          gmem_B_m_axi_U_I_RVALID;
wire [                                 511:0] gmem_B_m_axi_U_I_WDATA;
wire                                          gmem_B_m_axi_U_I_WREADY;
wire [                                  63:0] gmem_B_m_axi_U_I_WSTRB;
wire                                          gmem_B_m_axi_U_I_WVALID;
wire [     (C_M_AXI_GMEM_B_DATA_WIDTH - 1):0] gmem_B_m_axi_U_RDATA;
wire [       (C_M_AXI_GMEM_B_ID_WIDTH - 1):0] gmem_B_m_axi_U_RID;
wire                                          gmem_B_m_axi_U_RLAST;
wire                                          gmem_B_m_axi_U_RREADY;
wire [                                   1:0] gmem_B_m_axi_U_RRESP;
wire [    (C_M_AXI_GMEM_B_RUSER_WIDTH - 1):0] gmem_B_m_axi_U_RUSER;
wire                                          gmem_B_m_axi_U_RVALID;
wire [     (C_M_AXI_GMEM_B_DATA_WIDTH - 1):0] gmem_B_m_axi_U_WDATA;
wire [       (C_M_AXI_GMEM_B_ID_WIDTH - 1):0] gmem_B_m_axi_U_WID;
wire                                          gmem_B_m_axi_U_WLAST;
wire                                          gmem_B_m_axi_U_WREADY;
wire [ (C_M_AXI_GMEM_B_DATA_WIDTH / 8 - 1):0] gmem_B_m_axi_U_WSTRB;
wire [    (C_M_AXI_GMEM_B_WUSER_WIDTH - 1):0] gmem_B_m_axi_U_WUSER;
wire                                          gmem_B_m_axi_U_WVALID;
wire                                          gmem_C_m_axi_U_ACLK;
wire                                          gmem_C_m_axi_U_ACLK_EN;
wire [     (C_M_AXI_GMEM_C_ADDR_WIDTH - 1):0] gmem_C_m_axi_U_ARADDR;
wire [                                   1:0] gmem_C_m_axi_U_ARBURST;
wire [                                   3:0] gmem_C_m_axi_U_ARCACHE;
wire                                          gmem_C_m_axi_U_ARESET;
wire [       (C_M_AXI_GMEM_C_ID_WIDTH - 1):0] gmem_C_m_axi_U_ARID;
wire [                                   7:0] gmem_C_m_axi_U_ARLEN;
wire [                                   1:0] gmem_C_m_axi_U_ARLOCK;
wire [                                   2:0] gmem_C_m_axi_U_ARPROT;
wire [                                   3:0] gmem_C_m_axi_U_ARQOS;
wire                                          gmem_C_m_axi_U_ARREADY;
wire [                                   3:0] gmem_C_m_axi_U_ARREGION;
wire [                                   2:0] gmem_C_m_axi_U_ARSIZE;
wire [   (C_M_AXI_GMEM_C_ARUSER_WIDTH - 1):0] gmem_C_m_axi_U_ARUSER;
wire                                          gmem_C_m_axi_U_ARVALID;
wire [     (C_M_AXI_GMEM_C_ADDR_WIDTH - 1):0] gmem_C_m_axi_U_AWADDR;
wire [                                   1:0] gmem_C_m_axi_U_AWBURST;
wire [                                   3:0] gmem_C_m_axi_U_AWCACHE;
wire [       (C_M_AXI_GMEM_C_ID_WIDTH - 1):0] gmem_C_m_axi_U_AWID;
wire [                                   7:0] gmem_C_m_axi_U_AWLEN;
wire [                                   1:0] gmem_C_m_axi_U_AWLOCK;
wire [                                   2:0] gmem_C_m_axi_U_AWPROT;
wire [                                   3:0] gmem_C_m_axi_U_AWQOS;
wire                                          gmem_C_m_axi_U_AWREADY;
wire [                                   3:0] gmem_C_m_axi_U_AWREGION;
wire [                                   2:0] gmem_C_m_axi_U_AWSIZE;
wire [   (C_M_AXI_GMEM_C_AWUSER_WIDTH - 1):0] gmem_C_m_axi_U_AWUSER;
wire                                          gmem_C_m_axi_U_AWVALID;
wire [       (C_M_AXI_GMEM_C_ID_WIDTH - 1):0] gmem_C_m_axi_U_BID;
wire                                          gmem_C_m_axi_U_BREADY;
wire [                                   1:0] gmem_C_m_axi_U_BRESP;
wire [    (C_M_AXI_GMEM_C_BUSER_WIDTH - 1):0] gmem_C_m_axi_U_BUSER;
wire                                          gmem_C_m_axi_U_BVALID;
wire [                                  63:0] gmem_C_m_axi_U_I_ARADDR;
wire [                                  31:0] gmem_C_m_axi_U_I_ARLEN;
wire                                          gmem_C_m_axi_U_I_ARREADY;
wire                                          gmem_C_m_axi_U_I_ARVALID;
wire [                                  63:0] gmem_C_m_axi_U_I_AWADDR;
wire [                                  31:0] gmem_C_m_axi_U_I_AWLEN;
wire                                          gmem_C_m_axi_U_I_AWREADY;
wire                                          gmem_C_m_axi_U_I_AWVALID;
wire                                          gmem_C_m_axi_U_I_BREADY;
wire                                          gmem_C_m_axi_U_I_BVALID;
wire [                                 511:0] gmem_C_m_axi_U_I_RDATA;
wire [                                   8:0] gmem_C_m_axi_U_I_RFIFONUM;
wire                                          gmem_C_m_axi_U_I_RREADY;
wire                                          gmem_C_m_axi_U_I_RVALID;
wire [                                 511:0] gmem_C_m_axi_U_I_WDATA;
wire                                          gmem_C_m_axi_U_I_WREADY;
wire [                                  63:0] gmem_C_m_axi_U_I_WSTRB;
wire                                          gmem_C_m_axi_U_I_WVALID;
wire [     (C_M_AXI_GMEM_C_DATA_WIDTH - 1):0] gmem_C_m_axi_U_RDATA;
wire [       (C_M_AXI_GMEM_C_ID_WIDTH - 1):0] gmem_C_m_axi_U_RID;
wire                                          gmem_C_m_axi_U_RLAST;
wire                                          gmem_C_m_axi_U_RREADY;
wire [                                   1:0] gmem_C_m_axi_U_RRESP;
wire [    (C_M_AXI_GMEM_C_RUSER_WIDTH - 1):0] gmem_C_m_axi_U_RUSER;
wire                                          gmem_C_m_axi_U_RVALID;
wire [     (C_M_AXI_GMEM_C_DATA_WIDTH - 1):0] gmem_C_m_axi_U_WDATA;
wire [       (C_M_AXI_GMEM_C_ID_WIDTH - 1):0] gmem_C_m_axi_U_WID;
wire                                          gmem_C_m_axi_U_WLAST;
wire                                          gmem_C_m_axi_U_WREADY;
wire [ (C_M_AXI_GMEM_C_DATA_WIDTH / 8 - 1):0] gmem_C_m_axi_U_WSTRB;
wire [    (C_M_AXI_GMEM_C_WUSER_WIDTH - 1):0] gmem_C_m_axi_U_WUSER;
wire                                          gmem_C_m_axi_U_WVALID;


kernel3_A_IO_L2_in_10 A_IO_L2_in_10_U0 (
    .ap_clk                                (ap_clk),
    .ap_continue                           ( 1'b1),
    .ap_idle                               (A_IO_L2_in_10_U0_ap_idle_1),
    .ap_ready                              (A_IO_L2_in_10_U0_ap_ready_1),
    .ap_rst                                (A_IO_L2_in_10_U0_ap_rst),
    .ap_start                              (A_IO_L2_in_10_U0_ap_start_1),
    .fifo_A_A_IO_L2_in_1013_dout           (fifo_A_A_IO_L2_in_10_U_if_dout),
    .fifo_A_A_IO_L2_in_1013_empty_n        (fifo_A_A_IO_L2_in_10_U_if_empty_n),
    .fifo_A_A_IO_L2_in_1013_fifo_cap       (A_IO_L2_in_10_U0_fifo_A_A_IO_L2_in_1013_fifo_cap),
    .fifo_A_A_IO_L2_in_1013_num_data_valid (A_IO_L2_in_10_U0_fifo_A_A_IO_L2_in_1013_num_data_valid),
    .fifo_A_A_IO_L2_in_1013_read           (A_IO_L2_in_10_U0_fifo_A_A_IO_L2_in_1013_read_1),
    .fifo_A_A_IO_L2_in_1114_din            (A_IO_L2_in_10_U0_fifo_A_A_IO_L2_in_1114_din_1),
    .fifo_A_A_IO_L2_in_1114_fifo_cap       (A_IO_L2_in_10_U0_fifo_A_A_IO_L2_in_1114_fifo_cap),
    .fifo_A_A_IO_L2_in_1114_full_n         (fifo_A_A_IO_L2_in_11_U_if_full_n),
    .fifo_A_A_IO_L2_in_1114_num_data_valid (A_IO_L2_in_10_U0_fifo_A_A_IO_L2_in_1114_num_data_valid),
    .fifo_A_A_IO_L2_in_1114_write          (A_IO_L2_in_10_U0_fifo_A_A_IO_L2_in_1114_write_1),
    .fifo_A_PE_10_048_din                  (A_IO_L2_in_10_U0_fifo_A_PE_10_048_din_1),
    .fifo_A_PE_10_048_fifo_cap             (A_IO_L2_in_10_U0_fifo_A_PE_10_048_fifo_cap),
    .fifo_A_PE_10_048_full_n               (fifo_A_PE_10_0_U_if_full_n),
    .fifo_A_PE_10_048_num_data_valid       (A_IO_L2_in_10_U0_fifo_A_PE_10_048_num_data_valid),
    .fifo_A_PE_10_048_write                (A_IO_L2_in_10_U0_fifo_A_PE_10_048_write_1)
);

kernel3_A_IO_L2_in_11 A_IO_L2_in_11_U0 (
    .ap_clk                                (ap_clk),
    .ap_continue                           ( 1'b1),
    .ap_idle                               (A_IO_L2_in_11_U0_ap_idle_1),
    .ap_ready                              (A_IO_L2_in_11_U0_ap_ready_1),
    .ap_rst                                (A_IO_L2_in_11_U0_ap_rst),
    .ap_start                              (A_IO_L2_in_11_U0_ap_start_1),
    .fifo_A_A_IO_L2_in_1114_dout           (fifo_A_A_IO_L2_in_11_U_if_dout),
    .fifo_A_A_IO_L2_in_1114_empty_n        (fifo_A_A_IO_L2_in_11_U_if_empty_n),
    .fifo_A_A_IO_L2_in_1114_fifo_cap       (A_IO_L2_in_11_U0_fifo_A_A_IO_L2_in_1114_fifo_cap),
    .fifo_A_A_IO_L2_in_1114_num_data_valid (A_IO_L2_in_11_U0_fifo_A_A_IO_L2_in_1114_num_data_valid),
    .fifo_A_A_IO_L2_in_1114_read           (A_IO_L2_in_11_U0_fifo_A_A_IO_L2_in_1114_read_1),
    .fifo_A_A_IO_L2_in_1215_din            (A_IO_L2_in_11_U0_fifo_A_A_IO_L2_in_1215_din_1),
    .fifo_A_A_IO_L2_in_1215_fifo_cap       (A_IO_L2_in_11_U0_fifo_A_A_IO_L2_in_1215_fifo_cap),
    .fifo_A_A_IO_L2_in_1215_full_n         (fifo_A_A_IO_L2_in_12_U_if_full_n),
    .fifo_A_A_IO_L2_in_1215_num_data_valid (A_IO_L2_in_11_U0_fifo_A_A_IO_L2_in_1215_num_data_valid),
    .fifo_A_A_IO_L2_in_1215_write          (A_IO_L2_in_11_U0_fifo_A_A_IO_L2_in_1215_write_1),
    .fifo_A_PE_11_051_din                  (A_IO_L2_in_11_U0_fifo_A_PE_11_051_din_1),
    .fifo_A_PE_11_051_fifo_cap             (A_IO_L2_in_11_U0_fifo_A_PE_11_051_fifo_cap),
    .fifo_A_PE_11_051_full_n               (fifo_A_PE_11_0_U_if_full_n),
    .fifo_A_PE_11_051_num_data_valid       (A_IO_L2_in_11_U0_fifo_A_PE_11_051_num_data_valid),
    .fifo_A_PE_11_051_write                (A_IO_L2_in_11_U0_fifo_A_PE_11_051_write_1)
);

kernel3_A_IO_L2_in_1 A_IO_L2_in_1_U0 (
    .ap_clk                              (ap_clk),
    .ap_continue                         ( 1'b1),
    .ap_idle                             (A_IO_L2_in_1_U0_ap_idle_1),
    .ap_ready                            (A_IO_L2_in_1_U0_ap_ready_1),
    .ap_rst                              (A_IO_L2_in_1_U0_ap_rst),
    .ap_start                            (A_IO_L2_in_1_U0_ap_start_1),
    .fifo_A_A_IO_L2_in_14_dout           (fifo_A_A_IO_L2_in_1_U_if_dout),
    .fifo_A_A_IO_L2_in_14_empty_n        (fifo_A_A_IO_L2_in_1_U_if_empty_n),
    .fifo_A_A_IO_L2_in_14_fifo_cap       (A_IO_L2_in_1_U0_fifo_A_A_IO_L2_in_14_fifo_cap),
    .fifo_A_A_IO_L2_in_14_num_data_valid (A_IO_L2_in_1_U0_fifo_A_A_IO_L2_in_14_num_data_valid),
    .fifo_A_A_IO_L2_in_14_read           (A_IO_L2_in_1_U0_fifo_A_A_IO_L2_in_14_read_1),
    .fifo_A_A_IO_L2_in_25_din            (A_IO_L2_in_1_U0_fifo_A_A_IO_L2_in_25_din_1),
    .fifo_A_A_IO_L2_in_25_fifo_cap       (A_IO_L2_in_1_U0_fifo_A_A_IO_L2_in_25_fifo_cap),
    .fifo_A_A_IO_L2_in_25_full_n         (fifo_A_A_IO_L2_in_2_U_if_full_n),
    .fifo_A_A_IO_L2_in_25_num_data_valid (A_IO_L2_in_1_U0_fifo_A_A_IO_L2_in_25_num_data_valid),
    .fifo_A_A_IO_L2_in_25_write          (A_IO_L2_in_1_U0_fifo_A_A_IO_L2_in_25_write_1),
    .fifo_A_PE_1_021_din                 (A_IO_L2_in_1_U0_fifo_A_PE_1_021_din_1),
    .fifo_A_PE_1_021_fifo_cap            (A_IO_L2_in_1_U0_fifo_A_PE_1_021_fifo_cap),
    .fifo_A_PE_1_021_full_n              (fifo_A_PE_1_0_U_if_full_n),
    .fifo_A_PE_1_021_num_data_valid      (A_IO_L2_in_1_U0_fifo_A_PE_1_021_num_data_valid),
    .fifo_A_PE_1_021_write               (A_IO_L2_in_1_U0_fifo_A_PE_1_021_write_1)
);

kernel3_A_IO_L2_in_2 A_IO_L2_in_2_U0 (
    .ap_clk                              (ap_clk),
    .ap_continue                         ( 1'b1),
    .ap_idle                             (A_IO_L2_in_2_U0_ap_idle_1),
    .ap_ready                            (A_IO_L2_in_2_U0_ap_ready_1),
    .ap_rst                              (A_IO_L2_in_2_U0_ap_rst),
    .ap_start                            (A_IO_L2_in_2_U0_ap_start_1),
    .fifo_A_A_IO_L2_in_25_dout           (fifo_A_A_IO_L2_in_2_U_if_dout),
    .fifo_A_A_IO_L2_in_25_empty_n        (fifo_A_A_IO_L2_in_2_U_if_empty_n),
    .fifo_A_A_IO_L2_in_25_fifo_cap       (A_IO_L2_in_2_U0_fifo_A_A_IO_L2_in_25_fifo_cap),
    .fifo_A_A_IO_L2_in_25_num_data_valid (A_IO_L2_in_2_U0_fifo_A_A_IO_L2_in_25_num_data_valid),
    .fifo_A_A_IO_L2_in_25_read           (A_IO_L2_in_2_U0_fifo_A_A_IO_L2_in_25_read_1),
    .fifo_A_A_IO_L2_in_36_din            (A_IO_L2_in_2_U0_fifo_A_A_IO_L2_in_36_din_1),
    .fifo_A_A_IO_L2_in_36_fifo_cap       (A_IO_L2_in_2_U0_fifo_A_A_IO_L2_in_36_fifo_cap),
    .fifo_A_A_IO_L2_in_36_full_n         (fifo_A_A_IO_L2_in_3_U_if_full_n),
    .fifo_A_A_IO_L2_in_36_num_data_valid (A_IO_L2_in_2_U0_fifo_A_A_IO_L2_in_36_num_data_valid),
    .fifo_A_A_IO_L2_in_36_write          (A_IO_L2_in_2_U0_fifo_A_A_IO_L2_in_36_write_1),
    .fifo_A_PE_2_024_din                 (A_IO_L2_in_2_U0_fifo_A_PE_2_024_din_1),
    .fifo_A_PE_2_024_fifo_cap            (A_IO_L2_in_2_U0_fifo_A_PE_2_024_fifo_cap),
    .fifo_A_PE_2_024_full_n              (fifo_A_PE_2_0_U_if_full_n),
    .fifo_A_PE_2_024_num_data_valid      (A_IO_L2_in_2_U0_fifo_A_PE_2_024_num_data_valid),
    .fifo_A_PE_2_024_write               (A_IO_L2_in_2_U0_fifo_A_PE_2_024_write_1)
);

kernel3_A_IO_L2_in_3 A_IO_L2_in_3_U0 (
    .ap_clk                              (ap_clk),
    .ap_continue                         ( 1'b1),
    .ap_idle                             (A_IO_L2_in_3_U0_ap_idle_1),
    .ap_ready                            (A_IO_L2_in_3_U0_ap_ready_1),
    .ap_rst                              (A_IO_L2_in_3_U0_ap_rst),
    .ap_start                            (A_IO_L2_in_3_U0_ap_start_1),
    .fifo_A_A_IO_L2_in_36_dout           (fifo_A_A_IO_L2_in_3_U_if_dout),
    .fifo_A_A_IO_L2_in_36_empty_n        (fifo_A_A_IO_L2_in_3_U_if_empty_n),
    .fifo_A_A_IO_L2_in_36_fifo_cap       (A_IO_L2_in_3_U0_fifo_A_A_IO_L2_in_36_fifo_cap),
    .fifo_A_A_IO_L2_in_36_num_data_valid (A_IO_L2_in_3_U0_fifo_A_A_IO_L2_in_36_num_data_valid),
    .fifo_A_A_IO_L2_in_36_read           (A_IO_L2_in_3_U0_fifo_A_A_IO_L2_in_36_read_1),
    .fifo_A_A_IO_L2_in_47_din            (A_IO_L2_in_3_U0_fifo_A_A_IO_L2_in_47_din_1),
    .fifo_A_A_IO_L2_in_47_fifo_cap       (A_IO_L2_in_3_U0_fifo_A_A_IO_L2_in_47_fifo_cap),
    .fifo_A_A_IO_L2_in_47_full_n         (fifo_A_A_IO_L2_in_4_U_if_full_n),
    .fifo_A_A_IO_L2_in_47_num_data_valid (A_IO_L2_in_3_U0_fifo_A_A_IO_L2_in_47_num_data_valid),
    .fifo_A_A_IO_L2_in_47_write          (A_IO_L2_in_3_U0_fifo_A_A_IO_L2_in_47_write_1),
    .fifo_A_PE_3_027_din                 (A_IO_L2_in_3_U0_fifo_A_PE_3_027_din_1),
    .fifo_A_PE_3_027_fifo_cap            (A_IO_L2_in_3_U0_fifo_A_PE_3_027_fifo_cap),
    .fifo_A_PE_3_027_full_n              (fifo_A_PE_3_0_U_if_full_n),
    .fifo_A_PE_3_027_num_data_valid      (A_IO_L2_in_3_U0_fifo_A_PE_3_027_num_data_valid),
    .fifo_A_PE_3_027_write               (A_IO_L2_in_3_U0_fifo_A_PE_3_027_write_1)
);

kernel3_A_IO_L2_in_4 A_IO_L2_in_4_U0 (
    .ap_clk                              (ap_clk),
    .ap_continue                         ( 1'b1),
    .ap_idle                             (A_IO_L2_in_4_U0_ap_idle_1),
    .ap_ready                            (A_IO_L2_in_4_U0_ap_ready_1),
    .ap_rst                              (A_IO_L2_in_4_U0_ap_rst),
    .ap_start                            (A_IO_L2_in_4_U0_ap_start_1),
    .fifo_A_A_IO_L2_in_47_dout           (fifo_A_A_IO_L2_in_4_U_if_dout),
    .fifo_A_A_IO_L2_in_47_empty_n        (fifo_A_A_IO_L2_in_4_U_if_empty_n),
    .fifo_A_A_IO_L2_in_47_fifo_cap       (A_IO_L2_in_4_U0_fifo_A_A_IO_L2_in_47_fifo_cap),
    .fifo_A_A_IO_L2_in_47_num_data_valid (A_IO_L2_in_4_U0_fifo_A_A_IO_L2_in_47_num_data_valid),
    .fifo_A_A_IO_L2_in_47_read           (A_IO_L2_in_4_U0_fifo_A_A_IO_L2_in_47_read_1),
    .fifo_A_A_IO_L2_in_58_din            (A_IO_L2_in_4_U0_fifo_A_A_IO_L2_in_58_din_1),
    .fifo_A_A_IO_L2_in_58_fifo_cap       (A_IO_L2_in_4_U0_fifo_A_A_IO_L2_in_58_fifo_cap),
    .fifo_A_A_IO_L2_in_58_full_n         (fifo_A_A_IO_L2_in_5_U_if_full_n),
    .fifo_A_A_IO_L2_in_58_num_data_valid (A_IO_L2_in_4_U0_fifo_A_A_IO_L2_in_58_num_data_valid),
    .fifo_A_A_IO_L2_in_58_write          (A_IO_L2_in_4_U0_fifo_A_A_IO_L2_in_58_write_1),
    .fifo_A_PE_4_030_din                 (A_IO_L2_in_4_U0_fifo_A_PE_4_030_din_1),
    .fifo_A_PE_4_030_fifo_cap            (A_IO_L2_in_4_U0_fifo_A_PE_4_030_fifo_cap),
    .fifo_A_PE_4_030_full_n              (fifo_A_PE_4_0_U_if_full_n),
    .fifo_A_PE_4_030_num_data_valid      (A_IO_L2_in_4_U0_fifo_A_PE_4_030_num_data_valid),
    .fifo_A_PE_4_030_write               (A_IO_L2_in_4_U0_fifo_A_PE_4_030_write_1)
);

kernel3_A_IO_L2_in_5 A_IO_L2_in_5_U0 (
    .ap_clk                              (ap_clk),
    .ap_continue                         ( 1'b1),
    .ap_idle                             (A_IO_L2_in_5_U0_ap_idle_1),
    .ap_ready                            (A_IO_L2_in_5_U0_ap_ready_1),
    .ap_rst                              (A_IO_L2_in_5_U0_ap_rst),
    .ap_start                            (A_IO_L2_in_5_U0_ap_start_1),
    .fifo_A_A_IO_L2_in_58_dout           (fifo_A_A_IO_L2_in_5_U_if_dout),
    .fifo_A_A_IO_L2_in_58_empty_n        (fifo_A_A_IO_L2_in_5_U_if_empty_n),
    .fifo_A_A_IO_L2_in_58_fifo_cap       (A_IO_L2_in_5_U0_fifo_A_A_IO_L2_in_58_fifo_cap),
    .fifo_A_A_IO_L2_in_58_num_data_valid (A_IO_L2_in_5_U0_fifo_A_A_IO_L2_in_58_num_data_valid),
    .fifo_A_A_IO_L2_in_58_read           (A_IO_L2_in_5_U0_fifo_A_A_IO_L2_in_58_read_1),
    .fifo_A_A_IO_L2_in_69_din            (A_IO_L2_in_5_U0_fifo_A_A_IO_L2_in_69_din_1),
    .fifo_A_A_IO_L2_in_69_fifo_cap       (A_IO_L2_in_5_U0_fifo_A_A_IO_L2_in_69_fifo_cap),
    .fifo_A_A_IO_L2_in_69_full_n         (fifo_A_A_IO_L2_in_6_U_if_full_n),
    .fifo_A_A_IO_L2_in_69_num_data_valid (A_IO_L2_in_5_U0_fifo_A_A_IO_L2_in_69_num_data_valid),
    .fifo_A_A_IO_L2_in_69_write          (A_IO_L2_in_5_U0_fifo_A_A_IO_L2_in_69_write_1),
    .fifo_A_PE_5_033_din                 (A_IO_L2_in_5_U0_fifo_A_PE_5_033_din_1),
    .fifo_A_PE_5_033_fifo_cap            (A_IO_L2_in_5_U0_fifo_A_PE_5_033_fifo_cap),
    .fifo_A_PE_5_033_full_n              (fifo_A_PE_5_0_U_if_full_n),
    .fifo_A_PE_5_033_num_data_valid      (A_IO_L2_in_5_U0_fifo_A_PE_5_033_num_data_valid),
    .fifo_A_PE_5_033_write               (A_IO_L2_in_5_U0_fifo_A_PE_5_033_write_1)
);

kernel3_A_IO_L2_in_6 A_IO_L2_in_6_U0 (
    .ap_clk                               (ap_clk),
    .ap_continue                          ( 1'b1),
    .ap_idle                              (A_IO_L2_in_6_U0_ap_idle_1),
    .ap_ready                             (A_IO_L2_in_6_U0_ap_ready_1),
    .ap_rst                               (A_IO_L2_in_6_U0_ap_rst),
    .ap_start                             (A_IO_L2_in_6_U0_ap_start_1),
    .fifo_A_A_IO_L2_in_69_dout            (fifo_A_A_IO_L2_in_6_U_if_dout),
    .fifo_A_A_IO_L2_in_69_empty_n         (fifo_A_A_IO_L2_in_6_U_if_empty_n),
    .fifo_A_A_IO_L2_in_69_fifo_cap        (A_IO_L2_in_6_U0_fifo_A_A_IO_L2_in_69_fifo_cap),
    .fifo_A_A_IO_L2_in_69_num_data_valid  (A_IO_L2_in_6_U0_fifo_A_A_IO_L2_in_69_num_data_valid),
    .fifo_A_A_IO_L2_in_69_read            (A_IO_L2_in_6_U0_fifo_A_A_IO_L2_in_69_read_1),
    .fifo_A_A_IO_L2_in_710_din            (A_IO_L2_in_6_U0_fifo_A_A_IO_L2_in_710_din_1),
    .fifo_A_A_IO_L2_in_710_fifo_cap       (A_IO_L2_in_6_U0_fifo_A_A_IO_L2_in_710_fifo_cap),
    .fifo_A_A_IO_L2_in_710_full_n         (fifo_A_A_IO_L2_in_7_U_if_full_n),
    .fifo_A_A_IO_L2_in_710_num_data_valid (A_IO_L2_in_6_U0_fifo_A_A_IO_L2_in_710_num_data_valid),
    .fifo_A_A_IO_L2_in_710_write          (A_IO_L2_in_6_U0_fifo_A_A_IO_L2_in_710_write_1),
    .fifo_A_PE_6_036_din                  (A_IO_L2_in_6_U0_fifo_A_PE_6_036_din_1),
    .fifo_A_PE_6_036_fifo_cap             (A_IO_L2_in_6_U0_fifo_A_PE_6_036_fifo_cap),
    .fifo_A_PE_6_036_full_n               (fifo_A_PE_6_0_U_if_full_n),
    .fifo_A_PE_6_036_num_data_valid       (A_IO_L2_in_6_U0_fifo_A_PE_6_036_num_data_valid),
    .fifo_A_PE_6_036_write                (A_IO_L2_in_6_U0_fifo_A_PE_6_036_write_1)
);

kernel3_A_IO_L2_in_7 A_IO_L2_in_7_U0 (
    .ap_clk                               (ap_clk),
    .ap_continue                          ( 1'b1),
    .ap_idle                              (A_IO_L2_in_7_U0_ap_idle_1),
    .ap_ready                             (A_IO_L2_in_7_U0_ap_ready_1),
    .ap_rst                               (A_IO_L2_in_7_U0_ap_rst),
    .ap_start                             (A_IO_L2_in_7_U0_ap_start_1),
    .fifo_A_A_IO_L2_in_710_dout           (fifo_A_A_IO_L2_in_7_U_if_dout),
    .fifo_A_A_IO_L2_in_710_empty_n        (fifo_A_A_IO_L2_in_7_U_if_empty_n),
    .fifo_A_A_IO_L2_in_710_fifo_cap       (A_IO_L2_in_7_U0_fifo_A_A_IO_L2_in_710_fifo_cap),
    .fifo_A_A_IO_L2_in_710_num_data_valid (A_IO_L2_in_7_U0_fifo_A_A_IO_L2_in_710_num_data_valid),
    .fifo_A_A_IO_L2_in_710_read           (A_IO_L2_in_7_U0_fifo_A_A_IO_L2_in_710_read_1),
    .fifo_A_A_IO_L2_in_811_din            (A_IO_L2_in_7_U0_fifo_A_A_IO_L2_in_811_din_1),
    .fifo_A_A_IO_L2_in_811_fifo_cap       (A_IO_L2_in_7_U0_fifo_A_A_IO_L2_in_811_fifo_cap),
    .fifo_A_A_IO_L2_in_811_full_n         (fifo_A_A_IO_L2_in_8_U_if_full_n),
    .fifo_A_A_IO_L2_in_811_num_data_valid (A_IO_L2_in_7_U0_fifo_A_A_IO_L2_in_811_num_data_valid),
    .fifo_A_A_IO_L2_in_811_write          (A_IO_L2_in_7_U0_fifo_A_A_IO_L2_in_811_write_1),
    .fifo_A_PE_7_039_din                  (A_IO_L2_in_7_U0_fifo_A_PE_7_039_din_1),
    .fifo_A_PE_7_039_fifo_cap             (A_IO_L2_in_7_U0_fifo_A_PE_7_039_fifo_cap),
    .fifo_A_PE_7_039_full_n               (fifo_A_PE_7_0_U_if_full_n),
    .fifo_A_PE_7_039_num_data_valid       (A_IO_L2_in_7_U0_fifo_A_PE_7_039_num_data_valid),
    .fifo_A_PE_7_039_write                (A_IO_L2_in_7_U0_fifo_A_PE_7_039_write_1)
);

kernel3_A_IO_L2_in_8 A_IO_L2_in_8_U0 (
    .ap_clk                               (ap_clk),
    .ap_continue                          ( 1'b1),
    .ap_idle                              (A_IO_L2_in_8_U0_ap_idle_1),
    .ap_ready                             (A_IO_L2_in_8_U0_ap_ready_1),
    .ap_rst                               (A_IO_L2_in_8_U0_ap_rst),
    .ap_start                             (A_IO_L2_in_8_U0_ap_start_1),
    .fifo_A_A_IO_L2_in_811_dout           (fifo_A_A_IO_L2_in_8_U_if_dout),
    .fifo_A_A_IO_L2_in_811_empty_n        (fifo_A_A_IO_L2_in_8_U_if_empty_n),
    .fifo_A_A_IO_L2_in_811_fifo_cap       (A_IO_L2_in_8_U0_fifo_A_A_IO_L2_in_811_fifo_cap),
    .fifo_A_A_IO_L2_in_811_num_data_valid (A_IO_L2_in_8_U0_fifo_A_A_IO_L2_in_811_num_data_valid),
    .fifo_A_A_IO_L2_in_811_read           (A_IO_L2_in_8_U0_fifo_A_A_IO_L2_in_811_read_1),
    .fifo_A_A_IO_L2_in_912_din            (A_IO_L2_in_8_U0_fifo_A_A_IO_L2_in_912_din_1),
    .fifo_A_A_IO_L2_in_912_fifo_cap       (A_IO_L2_in_8_U0_fifo_A_A_IO_L2_in_912_fifo_cap),
    .fifo_A_A_IO_L2_in_912_full_n         (fifo_A_A_IO_L2_in_9_U_if_full_n),
    .fifo_A_A_IO_L2_in_912_num_data_valid (A_IO_L2_in_8_U0_fifo_A_A_IO_L2_in_912_num_data_valid),
    .fifo_A_A_IO_L2_in_912_write          (A_IO_L2_in_8_U0_fifo_A_A_IO_L2_in_912_write_1),
    .fifo_A_PE_8_042_din                  (A_IO_L2_in_8_U0_fifo_A_PE_8_042_din_1),
    .fifo_A_PE_8_042_fifo_cap             (A_IO_L2_in_8_U0_fifo_A_PE_8_042_fifo_cap),
    .fifo_A_PE_8_042_full_n               (fifo_A_PE_8_0_U_if_full_n),
    .fifo_A_PE_8_042_num_data_valid       (A_IO_L2_in_8_U0_fifo_A_PE_8_042_num_data_valid),
    .fifo_A_PE_8_042_write                (A_IO_L2_in_8_U0_fifo_A_PE_8_042_write_1)
);

kernel3_A_IO_L2_in_9 A_IO_L2_in_9_U0 (
    .ap_clk                                (ap_clk),
    .ap_continue                           ( 1'b1),
    .ap_idle                               (A_IO_L2_in_9_U0_ap_idle_1),
    .ap_ready                              (A_IO_L2_in_9_U0_ap_ready_1),
    .ap_rst                                (A_IO_L2_in_9_U0_ap_rst),
    .ap_start                              (A_IO_L2_in_9_U0_ap_start_1),
    .fifo_A_A_IO_L2_in_1013_din            (A_IO_L2_in_9_U0_fifo_A_A_IO_L2_in_1013_din_1),
    .fifo_A_A_IO_L2_in_1013_fifo_cap       (A_IO_L2_in_9_U0_fifo_A_A_IO_L2_in_1013_fifo_cap),
    .fifo_A_A_IO_L2_in_1013_full_n         (fifo_A_A_IO_L2_in_10_U_if_full_n),
    .fifo_A_A_IO_L2_in_1013_num_data_valid (A_IO_L2_in_9_U0_fifo_A_A_IO_L2_in_1013_num_data_valid),
    .fifo_A_A_IO_L2_in_1013_write          (A_IO_L2_in_9_U0_fifo_A_A_IO_L2_in_1013_write_1),
    .fifo_A_A_IO_L2_in_912_dout            (fifo_A_A_IO_L2_in_9_U_if_dout),
    .fifo_A_A_IO_L2_in_912_empty_n         (fifo_A_A_IO_L2_in_9_U_if_empty_n),
    .fifo_A_A_IO_L2_in_912_fifo_cap        (A_IO_L2_in_9_U0_fifo_A_A_IO_L2_in_912_fifo_cap),
    .fifo_A_A_IO_L2_in_912_num_data_valid  (A_IO_L2_in_9_U0_fifo_A_A_IO_L2_in_912_num_data_valid),
    .fifo_A_A_IO_L2_in_912_read            (A_IO_L2_in_9_U0_fifo_A_A_IO_L2_in_912_read_1),
    .fifo_A_PE_9_045_din                   (A_IO_L2_in_9_U0_fifo_A_PE_9_045_din_1),
    .fifo_A_PE_9_045_fifo_cap              (A_IO_L2_in_9_U0_fifo_A_PE_9_045_fifo_cap),
    .fifo_A_PE_9_045_full_n                (fifo_A_PE_9_0_U_if_full_n),
    .fifo_A_PE_9_045_num_data_valid        (A_IO_L2_in_9_U0_fifo_A_PE_9_045_num_data_valid),
    .fifo_A_PE_9_045_write                 (A_IO_L2_in_9_U0_fifo_A_PE_9_045_write_1)
);

kernel3_A_IO_L2_in A_IO_L2_in_U0 (
    .ap_clk                              (ap_clk),
    .ap_continue                         ( 1'b1),
    .ap_idle                             (A_IO_L2_in_U0_ap_idle_1),
    .ap_ready                            (A_IO_L2_in_U0_ap_ready_1),
    .ap_rst                              (A_IO_L2_in_U0_ap_rst),
    .ap_start                            (A_IO_L2_in_U0_ap_start_1),
    .fifo_A_A_IO_L2_in_01_dout           (fifo_A_A_IO_L2_in_0_U_if_dout),
    .fifo_A_A_IO_L2_in_01_empty_n        (fifo_A_A_IO_L2_in_0_U_if_empty_n),
    .fifo_A_A_IO_L2_in_01_fifo_cap       (A_IO_L2_in_U0_fifo_A_A_IO_L2_in_01_fifo_cap),
    .fifo_A_A_IO_L2_in_01_num_data_valid (A_IO_L2_in_U0_fifo_A_A_IO_L2_in_01_num_data_valid),
    .fifo_A_A_IO_L2_in_01_read           (A_IO_L2_in_U0_fifo_A_A_IO_L2_in_01_read_1),
    .fifo_A_A_IO_L2_in_14_din            (A_IO_L2_in_U0_fifo_A_A_IO_L2_in_14_din_1),
    .fifo_A_A_IO_L2_in_14_fifo_cap       (A_IO_L2_in_U0_fifo_A_A_IO_L2_in_14_fifo_cap),
    .fifo_A_A_IO_L2_in_14_full_n         (fifo_A_A_IO_L2_in_1_U_if_full_n),
    .fifo_A_A_IO_L2_in_14_num_data_valid (A_IO_L2_in_U0_fifo_A_A_IO_L2_in_14_num_data_valid),
    .fifo_A_A_IO_L2_in_14_write          (A_IO_L2_in_U0_fifo_A_A_IO_L2_in_14_write_1),
    .fifo_A_PE_0_018_din                 (A_IO_L2_in_U0_fifo_A_PE_0_018_din_1),
    .fifo_A_PE_0_018_fifo_cap            (A_IO_L2_in_U0_fifo_A_PE_0_018_fifo_cap),
    .fifo_A_PE_0_018_full_n              (fifo_A_PE_0_0_U_if_full_n),
    .fifo_A_PE_0_018_num_data_valid      (A_IO_L2_in_U0_fifo_A_PE_0_018_num_data_valid),
    .fifo_A_PE_0_018_write               (A_IO_L2_in_U0_fifo_A_PE_0_018_write_1)
);

kernel3_A_IO_L2_in_boundary A_IO_L2_in_boundary_U0 (
    .ap_clk                                (ap_clk),
    .ap_continue                           ( 1'b1),
    .ap_idle                               (A_IO_L2_in_boundary_U0_ap_idle_1),
    .ap_ready                              (A_IO_L2_in_boundary_U0_ap_ready_1),
    .ap_rst                                (A_IO_L2_in_boundary_U0_ap_rst),
    .ap_start                              (A_IO_L2_in_boundary_U0_ap_start_1),
    .fifo_A_A_IO_L2_in_1215_dout           (fifo_A_A_IO_L2_in_12_U_if_dout),
    .fifo_A_A_IO_L2_in_1215_empty_n        (fifo_A_A_IO_L2_in_12_U_if_empty_n),
    .fifo_A_A_IO_L2_in_1215_fifo_cap       (A_IO_L2_in_boundary_U0_fifo_A_A_IO_L2_in_1215_fifo_cap),
    .fifo_A_A_IO_L2_in_1215_num_data_valid (A_IO_L2_in_boundary_U0_fifo_A_A_IO_L2_in_1215_num_data_valid),
    .fifo_A_A_IO_L2_in_1215_read           (A_IO_L2_in_boundary_U0_fifo_A_A_L2_in_1215_read_1),
    .fifo_A_PE_12_054_din                  (A_IO_L2_in_boundary_U0_fifo_A_PE_12_054_din_1),
    .fifo_A_PE_12_054_fifo_cap             (A_IO_L2_in_boundary_U0_fifo_A_PE_12_054_fifo_cap),
    .fifo_A_PE_12_054_full_n               (fifo_A_PE_12_0_U_if_full_n),
    .fifo_A_PE_12_054_num_data_valid       (A_IO_L2_in_boundary_U0_fifo_A_PE_12_054_num_data_valid),
    .fifo_A_PE_12_054_write                (A_IO_L2_in_boundary_U0_fifo_A_PE_12_054_write_1)
);

kernel3_A_IO_L3_in A_IO_L3_in_U0 (
    .A                                   (control_s_axi_U_A),
    .ap_clk                              (ap_clk),
    .ap_continue                         ( 1'b1),
    .ap_idle                             (A_IO_L3_in_U0_ap_idle_1),
    .ap_ready                            (A_IO_L3_in_U0_ap_ready_1),
    .ap_rst                              (A_IO_L3_in_U0_ap_rst),
    .ap_start                            (A_IO_L3_in_U0_ap_start_1),
    .fifo_A_A_IO_L2_in_01_din            (A_IO_L3_in_U0_fifo_A_A_IO_L2_in_01_din_1),
    .fifo_A_A_IO_L2_in_01_fifo_cap       (A_IO_L3_in_U0_fifo_A_A_IO_L2_in_01_fifo_cap),
    .fifo_A_A_IO_L2_in_01_full_n         (fifo_A_A_IO_L2_in_0_U_if_full_n),
    .fifo_A_A_IO_L2_in_01_num_data_valid (A_IO_L3_in_U0_fifo_A_A_IO_L2_in_01_num_data_valid),
    .fifo_A_A_IO_L2_in_01_write          (A_IO_L3_in_U0_fifo_A_A_IO_L2_in_01_write_1),
    .m_axi_gmem_A_ARADDR                 (A_IO_L3_in_U0_m_axi_gmem_A_ARADDR_1),
    .m_axi_gmem_A_ARLEN                  (A_IO_L3_in_U0_m_axi_gmem_A_ARLEN_1),
    .m_axi_gmem_A_ARREADY                (gmem_A_m_axi_U_I_ARREADY),
    .m_axi_gmem_A_ARVALID                (A_IO_L3_in_U0_m_axi_gmem_A_ARVALID_1),
    .m_axi_gmem_A_AWREADY                (1'b0),
    .m_axi_gmem_A_BID                    (1'b0),
    .m_axi_gmem_A_BRESP                  (2'b0),
    .m_axi_gmem_A_BUSER                  (1'b0),
    .m_axi_gmem_A_BVALID                 (1'b0),
    .m_axi_gmem_A_RDATA                  (gmem_A_m_axi_U_I_RDATA),
    .m_axi_gmem_A_RFIFONUM               (gmem_A_m_axi_U_I_RFIFONUM),
    .m_axi_gmem_A_RID                    ( 1'd0),
    .m_axi_gmem_A_RLAST                  ( 1'b0),
    .m_axi_gmem_A_RREADY                 (A_IO_L3_in_U0_m_axi_gmem_A_RREADY_1),
    .m_axi_gmem_A_RRESP                  ( 2'd0),
    .m_axi_gmem_A_RUSER                  ( 1'd0),
    .m_axi_gmem_A_RVALID                 (gmem_A_m_axi_U_I_RVALID),
    .m_axi_gmem_A_WREADY                 (1'b0)
);

kernel3_A_PE_dummy_12 A_PE_dummy_12_U0 (
    .ap_clk                         (ap_clk),
    .ap_continue                    (A_PE_dummy_12_U0_ap_continue_1),
    .ap_done                        (A_PE_dummy_12_U0_ap_done_1),
    .ap_idle                        (A_PE_dummy_12_U0_ap_idle_1),
    .ap_ready                       (A_PE_dummy_12_U0_ap_ready_1),
    .ap_rst                         (A_PE_dummy_12_U0_ap_rst),
    .ap_start                       (A_PE_dummy_12_U0_ap_start_1),
    .fifo_A_PE_1_223_dout           (fifo_A_PE_1_2_U_if_dout),
    .fifo_A_PE_1_223_empty_n        (fifo_A_PE_1_2_U_if_empty_n),
    .fifo_A_PE_1_223_fifo_cap       (A_PE_dummy_12_U0_fifo_A_PE_1_223_fifo_cap),
    .fifo_A_PE_1_223_num_data_valid (A_PE_dummy_12_U0_fifo_A_PE_1_223_num_data_valid),
    .fifo_A_PE_1_223_read           (A_PE_dummy_12_U0_fifo_A_PE_1_223_read_1)
);

kernel3_A_PE_dummy_13 A_PE_dummy_13_U0 (
    .ap_clk                         (ap_clk),
    .ap_continue                    (A_PE_dummy_13_U0_ap_continue_1),
    .ap_done                        (A_PE_dummy_13_U0_ap_done_1),
    .ap_idle                        (A_PE_dummy_13_U0_ap_idle_1),
    .ap_ready                       (A_PE_dummy_13_U0_ap_ready_1),
    .ap_rst                         (A_PE_dummy_13_U0_ap_rst),
    .ap_start                       (A_PE_dummy_13_U0_ap_start_1),
    .fifo_A_PE_2_226_dout           (fifo_A_PE_2_2_U_if_dout),
    .fifo_A_PE_2_226_empty_n        (fifo_A_PE_2_2_U_if_empty_n),
    .fifo_A_PE_2_226_fifo_cap       (A_PE_dummy_13_U0_fifo_A_PE_2_226_fifo_cap),
    .fifo_A_PE_2_226_num_data_valid (A_PE_dummy_13_U0_fifo_A_PE_2_226_num_data_valid),
    .fifo_A_PE_2_226_read           (A_PE_dummy_13_U0_fifo_A_PE_2_226_read_1)
);

kernel3_A_PE_dummy_14 A_PE_dummy_14_U0 (
    .ap_clk                         (ap_clk),
    .ap_continue                    (A_PE_dummy_14_U0_ap_continue_1),
    .ap_done                        (A_PE_dummy_14_U0_ap_done_1),
    .ap_idle                        (A_PE_dummy_14_U0_ap_idle_1),
    .ap_ready                       (A_PE_dummy_14_U0_ap_ready_1),
    .ap_rst                         (A_PE_dummy_14_U0_ap_rst),
    .ap_start                       (A_PE_dummy_14_U0_ap_start_1),
    .fifo_A_PE_3_229_dout           (fifo_A_PE_3_2_U_if_dout),
    .fifo_A_PE_3_229_empty_n        (fifo_A_PE_3_2_U_if_empty_n),
    .fifo_A_PE_3_229_fifo_cap       (A_PE_dummy_14_U0_fifo_A_PE_3_229_fifo_cap),
    .fifo_A_PE_3_229_num_data_valid (A_PE_dummy_14_U0_fifo_A_PE_3_229_num_data_valid),
    .fifo_A_PE_3_229_read           (A_PE_dummy_14_U0_fifo_A_PE_3_229_read_1)
);

kernel3_A_PE_dummy_15 A_PE_dummy_15_U0 (
    .ap_clk                         (ap_clk),
    .ap_continue                    (A_PE_dummy_15_U0_ap_continue_1),
    .ap_done                        (A_PE_dummy_15_U0_ap_done_1),
    .ap_idle                        (A_PE_dummy_15_U0_ap_idle_1),
    .ap_ready                       (A_PE_dummy_15_U0_ap_ready_1),
    .ap_rst                         (A_PE_dummy_15_U0_ap_rst),
    .ap_start                       (A_PE_dummy_15_U0_ap_start_1),
    .fifo_A_PE_4_232_dout           (fifo_A_PE_4_2_U_if_dout),
    .fifo_A_PE_4_232_empty_n        (fifo_A_PE_4_2_U_if_empty_n),
    .fifo_A_PE_4_232_fifo_cap       (A_PE_dummy_15_U0_fifo_A_PE_4_232_fifo_cap),
    .fifo_A_PE_4_232_num_data_valid (A_PE_dummy_15_U0_fifo_A_PE_4_232_num_data_valid),
    .fifo_A_PE_4_232_read           (A_PE_dummy_15_U0_fifo_A_PE_4_232_read_1)
);

kernel3_A_PE_dummy_16 A_PE_dummy_16_U0 (
    .ap_clk                         (ap_clk),
    .ap_continue                    (A_PE_dummy_16_U0_ap_continue_1),
    .ap_done                        (A_PE_dummy_16_U0_ap_done_1),
    .ap_idle                        (A_PE_dummy_16_U0_ap_idle_1),
    .ap_ready                       (A_PE_dummy_16_U0_ap_ready_1),
    .ap_rst                         (A_PE_dummy_16_U0_ap_rst),
    .ap_start                       (A_PE_dummy_16_U0_ap_start_1),
    .fifo_A_PE_5_235_dout           (fifo_A_PE_5_2_U_if_dout),
    .fifo_A_PE_5_235_empty_n        (fifo_A_PE_5_2_U_if_empty_n),
    .fifo_A_PE_5_235_fifo_cap       (A_PE_dummy_16_U0_fifo_A_PE_5_235_fifo_cap),
    .fifo_A_PE_5_235_num_data_valid (A_PE_dummy_16_U0_fifo_A_PE_5_235_num_data_valid),
    .fifo_A_PE_5_235_read           (A_PE_dummy_16_U0_fifo_A_PE_5_235_read_1)
);

kernel3_A_PE_dummy_17 A_PE_dummy_17_U0 (
    .ap_clk                         (ap_clk),
    .ap_continue                    (A_PE_dummy_17_U0_ap_continue_1),
    .ap_done                        (A_PE_dummy_17_U0_ap_done_1),
    .ap_idle                        (A_PE_dummy_17_U0_ap_idle_1),
    .ap_ready                       (A_PE_dummy_17_U0_ap_ready_1),
    .ap_rst                         (A_PE_dummy_17_U0_ap_rst),
    .ap_start                       (A_PE_dummy_17_U0_ap_start_1),
    .fifo_A_PE_6_238_dout           (fifo_A_PE_6_2_U_if_dout),
    .fifo_A_PE_6_238_empty_n        (fifo_A_PE_6_2_U_if_empty_n),
    .fifo_A_PE_6_238_fifo_cap       (A_PE_dummy_17_U0_fifo_A_PE_6_238_fifo_cap),
    .fifo_A_PE_6_238_num_data_valid (A_PE_dummy_17_U0_fifo_A_PE_6_238_num_data_valid),
    .fifo_A_PE_6_238_read           (A_PE_dummy_17_U0_fifo_A_PE_6_238_read_1)
);

kernel3_A_PE_dummy_18 A_PE_dummy_18_U0 (
    .ap_clk                         (ap_clk),
    .ap_continue                    (A_PE_dummy_18_U0_ap_continue_1),
    .ap_done                        (A_PE_dummy_18_U0_ap_done_1),
    .ap_idle                        (A_PE_dummy_18_U0_ap_idle_1),
    .ap_ready                       (A_PE_dummy_18_U0_ap_ready_1),
    .ap_rst                         (A_PE_dummy_18_U0_ap_rst),
    .ap_start                       (A_PE_dummy_18_U0_ap_start_1),
    .fifo_A_PE_7_241_dout           (fifo_A_PE_7_2_U_if_dout),
    .fifo_A_PE_7_241_empty_n        (fifo_A_PE_7_2_U_if_empty_n),
    .fifo_A_PE_7_241_fifo_cap       (A_PE_dummy_18_U0_fifo_A_PE_7_241_fifo_cap),
    .fifo_A_PE_7_241_num_data_valid (A_PE_dummy_18_U0_fifo_A_PE_7_241_num_data_valid),
    .fifo_A_PE_7_241_read           (A_PE_dummy_18_U0_fifo_A_PE_7_241_read_1)
);

kernel3_A_PE_dummy_19 A_PE_dummy_19_U0 (
    .ap_clk                         (ap_clk),
    .ap_continue                    (A_PE_dummy_19_U0_ap_continue_1),
    .ap_done                        (A_PE_dummy_19_U0_ap_done_1),
    .ap_idle                        (A_PE_dummy_19_U0_ap_idle_1),
    .ap_ready                       (A_PE_dummy_19_U0_ap_ready_1),
    .ap_rst                         (A_PE_dummy_19_U0_ap_rst),
    .ap_start                       (A_PE_dummy_19_U0_ap_start_1),
    .fifo_A_PE_8_244_dout           (fifo_A_PE_8_2_U_if_dout),
    .fifo_A_PE_8_244_empty_n        (fifo_A_PE_8_2_U_if_empty_n),
    .fifo_A_PE_8_244_fifo_cap       (A_PE_dummy_19_U0_fifo_A_PE_8_244_fifo_cap),
    .fifo_A_PE_8_244_num_data_valid (A_PE_dummy_19_U0_fifo_A_PE_8_244_num_data_valid),
    .fifo_A_PE_8_244_read           (A_PE_dummy_19_U0_fifo_A_PE_8_244_read_1)
);

kernel3_A_PE_dummy_20 A_PE_dummy_20_U0 (
    .ap_clk                         (ap_clk),
    .ap_continue                    (A_PE_dummy_20_U0_ap_continue_1),
    .ap_done                        (A_PE_dummy_20_U0_ap_done_1),
    .ap_idle                        (A_PE_dummy_20_U0_ap_idle_1),
    .ap_ready                       (A_PE_dummy_20_U0_ap_ready_1),
    .ap_rst                         (A_PE_dummy_20_U0_ap_rst),
    .ap_start                       (A_PE_dummy_20_U0_ap_start_1),
    .fifo_A_PE_9_247_dout           (fifo_A_PE_9_2_U_if_dout),
    .fifo_A_PE_9_247_empty_n        (fifo_A_PE_9_2_U_if_empty_n),
    .fifo_A_PE_9_247_fifo_cap       (A_PE_dummy_20_U0_fifo_A_PE_9_247_fifo_cap),
    .fifo_A_PE_9_247_num_data_valid (A_PE_dummy_20_U0_fifo_A_PE_9_247_num_data_valid),
    .fifo_A_PE_9_247_read           (A_PE_dummy_20_U0_fifo_A_PE_9_247_read_1)
);

kernel3_A_PE_dummy_21 A_PE_dummy_21_U0 (
    .ap_clk                          (ap_clk),
    .ap_continue                     (A_PE_dummy_21_U0_ap_continue_1),
    .ap_done                         (A_PE_dummy_21_U0_ap_done_1),
    .ap_idle                         (A_PE_dummy_21_U0_ap_idle_1),
    .ap_ready                        (A_PE_dummy_21_U0_ap_ready_1),
    .ap_rst                          (A_PE_dummy_21_U0_ap_rst),
    .ap_start                        (A_PE_dummy_21_U0_ap_start_1),
    .fifo_A_PE_10_250_dout           (fifo_A_PE_10_2_U_if_dout),
    .fifo_A_PE_10_250_empty_n        (fifo_A_PE_10_2_U_if_empty_n),
    .fifo_A_PE_10_250_fifo_cap       (A_PE_dummy_21_U0_fifo_A_PE_10_250_fifo_cap),
    .fifo_A_PE_10_250_num_data_valid (A_PE_dummy_21_U0_fifo_A_PE_10_250_num_data_valid),
    .fifo_A_PE_10_250_read           (A_PE_dummy_21_U0_fifo_A_PE_10_250_read_1)
);

kernel3_A_PE_dummy_22 A_PE_dummy_22_U0 (
    .ap_clk                          (ap_clk),
    .ap_continue                     (A_PE_dummy_22_U0_ap_continue_1),
    .ap_done                         (A_PE_dummy_22_U0_ap_done_1),
    .ap_idle                         (A_PE_dummy_22_U0_ap_idle_1),
    .ap_ready                        (A_PE_dummy_22_U0_ap_ready_1),
    .ap_rst                          (A_PE_dummy_22_U0_ap_rst),
    .ap_start                        (A_PE_dummy_22_U0_ap_start_1),
    .fifo_A_PE_11_253_dout           (fifo_A_PE_11_2_U_if_dout),
    .fifo_A_PE_11_253_empty_n        (fifo_A_PE_11_2_U_if_empty_n),
    .fifo_A_PE_11_253_fifo_cap       (A_PE_dummy_22_U0_fifo_A_PE_11_253_fifo_cap),
    .fifo_A_PE_11_253_num_data_valid (A_PE_dummy_22_U0_fifo_A_PE_11_253_num_data_valid),
    .fifo_A_PE_11_253_read           (A_PE_dummy_22_U0_fifo_A_PE_11_253_read_1)
);

kernel3_A_PE_dummy_23 A_PE_dummy_23_U0 (
    .ap_clk                          (ap_clk),
    .ap_continue                     (A_PE_dummy_23_U0_ap_continue_1),
    .ap_done                         (A_PE_dummy_23_U0_ap_done_1),
    .ap_idle                         (A_PE_dummy_23_U0_ap_idle_1),
    .ap_ready                        (A_PE_dummy_23_U0_ap_ready_1),
    .ap_rst                          (A_PE_dummy_23_U0_ap_rst),
    .ap_start                        (A_PE_dummy_23_U0_ap_start_1),
    .fifo_A_PE_12_256_dout           (fifo_A_PE_12_2_U_if_dout),
    .fifo_A_PE_12_256_empty_n        (fifo_A_PE_12_2_U_if_empty_n),
    .fifo_A_PE_12_256_fifo_cap       (A_PE_dummy_23_U0_fifo_A_PE_12_256_fifo_cap),
    .fifo_A_PE_12_256_num_data_valid (A_PE_dummy_23_U0_fifo_A_PE_12_256_num_data_valid),
    .fifo_A_PE_12_256_read           (A_PE_dummy_23_U0_fifo_A_PE_12_256_read_1)
);

kernel3_A_PE_dummy A_PE_dummy_U0 (
    .ap_clk                         (ap_clk),
    .ap_continue                    (A_PE_dummy_U0_ap_continue_1),
    .ap_done                        (A_PE_dummy_U0_ap_done_1),
    .ap_idle                        (A_PE_dummy_U0_ap_idle_1),
    .ap_ready                       (A_PE_dummy_U0_ap_ready_1),
    .ap_rst                         (A_PE_dummy_U0_ap_rst),
    .ap_start                       (A_PE_dummy_U0_ap_start_1),
    .fifo_A_PE_0_220_dout           (fifo_A_PE_0_2_U_if_dout),
    .fifo_A_PE_0_220_empty_n        (fifo_A_PE_0_2_U_if_empty_n),
    .fifo_A_PE_0_220_fifo_cap       (A_PE_dummy_U0_fifo_A_PE_0_220_fifo_cap),
    .fifo_A_PE_0_220_num_data_valid (A_PE_dummy_U0_fifo_A_PE_0_220_num_data_valid),
    .fifo_A_PE_0_220_read           (A_PE_dummy_U0_fifo_A_PE_0_220_read_1)
);

kernel3_B_IO_L2_in B_IO_L2_in_U0 (
    .ap_clk                               (ap_clk),
    .ap_continue                          ( 1'b1),
    .ap_idle                              (B_IO_L2_in_U0_ap_idle_1),
    .ap_ready                             (B_IO_L2_in_U0_ap_ready_1),
    .ap_rst                               (B_IO_L2_in_U0_ap_rst),
    .ap_start                             (B_IO_L2_in_U0_ap_start_1),
    .fifo_B_B_IO_L2_in_016_dout           (fifo_B_B_IO_L2_in_0_U_if_dout),
    .fifo_B_B_IO_L2_in_016_empty_n        (fifo_B_B_IO_L2_in_0_U_if_empty_n),
    .fifo_B_B_IO_L2_in_016_fifo_cap       (B_IO_L2_in_U0_fifo_B_B_IO_L2_in_016_fifo_cap),
    .fifo_B_B_IO_L2_in_016_num_data_valid (B_IO_L2_in_U0_fifo_B_B_IO_L2_in_016_num_data_valid),
    .fifo_B_B_IO_L2_in_016_read           (B_IO_L2_in_U0_fifo_B_B_IO_L2_in_016_read_1),
    .fifo_B_B_IO_L2_in_117_din            (B_IO_L2_in_U0_fifo_B_B_IO_L2_in_117_din_1),
    .fifo_B_B_IO_L2_in_117_fifo_cap       (B_IO_L2_in_U0_fifo_B_B_IO_L2_in_117_fifo_cap),
    .fifo_B_B_IO_L2_in_117_full_n         (fifo_B_B_IO_L2_in_1_U_if_full_n),
    .fifo_B_B_IO_L2_in_117_num_data_valid (B_IO_L2_in_U0_fifo_B_B_IO_L2_in_117_num_data_valid),
    .fifo_B_B_IO_L2_in_117_write          (B_IO_L2_in_U0_fifo_B_B_IO_L2_in_117_write_1),
    .fifo_B_PE_0_057_din                  (B_IO_L2_in_U0_fifo_B_PE_0_057_din_1),
    .fifo_B_PE_0_057_fifo_cap             (B_IO_L2_in_U0_fifo_B_PE_0_057_fifo_cap),
    .fifo_B_PE_0_057_full_n               (fifo_B_PE_0_0_U_if_full_n),
    .fifo_B_PE_0_057_num_data_valid       (B_IO_L2_in_U0_fifo_B_PE_0_057_num_data_valid),
    .fifo_B_PE_0_057_write                (B_IO_L2_in_U0_fifo_B_PE_0_057_write_1)
);

kernel3_B_IO_L2_in_boundary B_IO_L2_in_boundary_U0 (
    .ap_clk                               (ap_clk),
    .ap_continue                          ( 1'b1),
    .ap_idle                              (B_IO_L2_in_boundary_U0_ap_idle_1),
    .ap_ready                             (B_IO_L2_in_boundary_U0_ap_ready_1),
    .ap_rst                               (B_IO_L2_in_boundary_U0_ap_rst),
    .ap_start                             (B_IO_L2_in_boundary_U0_ap_start_1),
    .fifo_B_B_IO_L2_in_117_dout           (fifo_B_B_IO_L2_in_1_U_if_dout),
    .fifo_B_B_IO_L2_in_117_empty_n        (fifo_B_B_IO_L2_in_1_U_if_empty_n),
    .fifo_B_B_IO_L2_in_117_fifo_cap       (B_IO_L2_in_boundary_U0_fifo_B_B_IO_L2_in_117_fifo_cap),
    .fifo_B_B_IO_L2_in_117_num_data_valid (B_IO_L2_in_boundary_U0_fifo_B_B_IO_L2_in_117_num_data_valid),
    .fifo_B_B_IO_L2_in_117_read           (B_IO_L2_in_boundary_U0_fifo_B_B_L2_in_117_read_1),
    .fifo_B_PE_0_171_din                  (B_IO_L2_in_boundary_U0_fifo_B_PE_0_171_din_1),
    .fifo_B_PE_0_171_fifo_cap             (B_IO_L2_in_boundary_U0_fifo_B_PE_0_171_fifo_cap),
    .fifo_B_PE_0_171_full_n               (fifo_B_PE_0_1_U_if_full_n),
    .fifo_B_PE_0_171_num_data_valid       (B_IO_L2_in_boundary_U0_fifo_B_PE_0_171_num_data_valid),
    .fifo_B_PE_0_171_write                (B_IO_L2_in_boundary_U0_fifo_B_PE_0_171_write_1)
);

kernel3_B_IO_L3_in B_IO_L3_in_U0 (
    .B                                    (control_s_axi_U_B),
    .ap_clk                               (ap_clk),
    .ap_continue                          ( 1'b1),
    .ap_idle                              (B_IO_L3_in_U0_ap_idle_1),
    .ap_ready                             (B_IO_L3_in_U0_ap_ready_1),
    .ap_rst                               (B_IO_L3_in_U0_ap_rst),
    .ap_start                             (B_IO_L3_in_U0_ap_start_1),
    .fifo_B_B_IO_L2_in_016_din            (B_IO_L3_in_U0_fifo_B_B_IO_L2_in_016_din_1),
    .fifo_B_B_IO_L2_in_016_fifo_cap       (B_IO_L3_in_U0_fifo_B_B_IO_L2_in_016_fifo_cap),
    .fifo_B_B_IO_L2_in_016_full_n         (fifo_B_B_IO_L2_in_0_U_if_full_n),
    .fifo_B_B_IO_L2_in_016_num_data_valid (B_IO_L3_in_U0_fifo_B_B_IO_L2_in_016_num_data_valid),
    .fifo_B_B_IO_L2_in_016_write          (B_IO_L3_in_U0_fifo_B_B_IO_L2_in_016_write_1),
    .m_axi_gmem_B_ARADDR                  (B_IO_L3_in_U0_m_axi_gmem_B_ARADDR_1),
    .m_axi_gmem_B_ARLEN                   (B_IO_L3_in_U0_m_axi_gmem_B_ARLEN_1),
    .m_axi_gmem_B_ARREADY                 (gmem_B_m_axi_U_I_ARREADY),
    .m_axi_gmem_B_ARVALID                 (B_IO_L3_in_U0_m_axi_gmem_B_ARVALID_1),
    .m_axi_gmem_B_AWREADY                 (1'b0),
    .m_axi_gmem_B_BID                     (1'b0),
    .m_axi_gmem_B_BRESP                   (2'b0),
    .m_axi_gmem_B_BUSER                   (1'b0),
    .m_axi_gmem_B_BVALID                  (1'b0),
    .m_axi_gmem_B_RDATA                   (gmem_B_m_axi_U_I_RDATA),
    .m_axi_gmem_B_RFIFONUM                (gmem_B_m_axi_U_I_RFIFONUM),
    .m_axi_gmem_B_RID                     ( 1'd0),
    .m_axi_gmem_B_RLAST                   ( 1'b0),
    .m_axi_gmem_B_RREADY                  (B_IO_L3_in_U0_m_axi_gmem_B_RREADY_1),
    .m_axi_gmem_B_RRESP                   ( 2'd0),
    .m_axi_gmem_B_RUSER                   ( 1'd0),
    .m_axi_gmem_B_RVALID                  (gmem_B_m_axi_U_I_RVALID),
    .m_axi_gmem_B_WREADY                  (1'b0)
);

kernel3_B_PE_dummy_24 B_PE_dummy_24_U0 (
    .ap_clk                          (ap_clk),
    .ap_continue                     (B_PE_dummy_24_U0_ap_continue_1),
    .ap_done                         (B_PE_dummy_24_U0_ap_done_1),
    .ap_idle                         (B_PE_dummy_24_U0_ap_idle_1),
    .ap_ready                        (B_PE_dummy_24_U0_ap_ready_1),
    .ap_rst                          (B_PE_dummy_24_U0_ap_rst),
    .ap_start                        (B_PE_dummy_24_U0_ap_start_1),
    .fifo_B_PE_13_184_dout           (fifo_B_PE_13_1_U_if_dout),
    .fifo_B_PE_13_184_empty_n        (fifo_B_PE_13_1_U_if_empty_n),
    .fifo_B_PE_13_184_fifo_cap       (B_PE_dummy_24_U0_fifo_B_PE_13_184_fifo_cap),
    .fifo_B_PE_13_184_num_data_valid (B_PE_dummy_24_U0_fifo_B_PE_13_184_num_data_valid),
    .fifo_B_PE_13_184_read           (B_PE_dummy_24_U0_fifo_B_PE_13_184_read_1)
);

kernel3_B_PE_dummy B_PE_dummy_U0 (
    .ap_clk                          (ap_clk),
    .ap_continue                     (B_PE_dummy_U0_ap_continue_1),
    .ap_done                         (B_PE_dummy_U0_ap_done_1),
    .ap_idle                         (B_PE_dummy_U0_ap_idle_1),
    .ap_ready                        (B_PE_dummy_U0_ap_ready_1),
    .ap_rst                          (B_PE_dummy_U0_ap_rst),
    .ap_start                        (B_PE_dummy_U0_ap_start_1),
    .fifo_B_PE_13_070_dout           (fifo_B_PE_13_0_U_if_dout),
    .fifo_B_PE_13_070_empty_n        (fifo_B_PE_13_0_U_if_empty_n),
    .fifo_B_PE_13_070_fifo_cap       (B_PE_dummy_U0_fifo_B_PE_13_070_fifo_cap),
    .fifo_B_PE_13_070_num_data_valid (B_PE_dummy_U0_fifo_B_PE_13_070_num_data_valid),
    .fifo_B_PE_13_070_read           (B_PE_dummy_U0_fifo_B_PE_13_070_read_1)
);

kernel3_fifo_w64_d33_A C_c_U (
    .clk               (ap_clk),
    .if_din            (entry_proc_U0_C_c_din_1),
    .if_dout           (C_c_U_if_dout),
    .if_empty_n        (C_c_U_if_empty_n),
    .if_fifo_cap       (C_c_U_if_fifo_cap),
    .if_full_n         (C_c_U_if_full_n),
    .if_num_data_valid (C_c_U_if_num_data_valid),
    .if_read           (C_drain_IO_L3_out_U0_C_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (entry_proc_U0_C_c_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (C_c_U_reset)
);

kernel3_C_drain_IO_L1_out_25 C_drain_IO_L1_out_25_U0 (
    .ap_clk                                                (ap_clk),
    .ap_continue                                           ( 1'b1),
    .ap_idle                                               (C_drain_IO_L1_out_25_U0_ap_idle_1),
    .ap_ready                                              (C_drain_IO_L1_out_25_U0_ap_ready_1),
    .ap_rst                                                (C_drain_IO_L1_out_25_U0_ap_rst),
    .ap_start                                              (C_drain_IO_L1_out_25_U0_ap_start_1),
    .fifo_C_drain_C_drain_IO_L1_out_0_10121_din            (C_drain_IO_L1_out_25_U0_fifo_C_drain_C_IO_L1_out_0_10121_din),
    .fifo_C_drain_C_drain_IO_L1_out_0_10121_fifo_cap       (C_drain_IO_L1_out_25_U0_fifo_C_C_IO_L1_out_0_10121_fifo_cap),
    .fifo_C_drain_C_drain_IO_L1_out_0_10121_full_n         (fifo_C_drain_C_drain_IO_L1_out_0_10_U_if_full_n),
    .fifo_C_drain_C_drain_IO_L1_out_0_10121_num_data_valid (C_drain_IO_L1_out_25_U0_fifo_C_C_IO_L1_0_10121_num_data_valid),
    .fifo_C_drain_C_drain_IO_L1_out_0_10121_write          (C_drain_IO_L1_out_25_U0_fifo_C_drain_C_IO_L1_out_0_10121_write),
    .fifo_C_drain_C_drain_IO_L1_out_0_11122_dout           (fifo_C_drain_C_drain_IO_L1_out_0_11_U_if_dout),
    .fifo_C_drain_C_drain_IO_L1_out_0_11122_empty_n        (fifo_C_drain_C_drain_IO_L1_out_0_11_U_if_empty_n),
    .fifo_C_drain_C_drain_IO_L1_out_0_11122_fifo_cap       (C_drain_IO_L1_out_25_U0_fifo_C_C_IO_L1_out_0_11122_fifo_cap),
    .fifo_C_drain_C_drain_IO_L1_out_0_11122_num_data_valid (C_drain_IO_L1_out_25_U0_fifo_C_C_IO_L1_0_11122_num_data_valid),
    .fifo_C_drain_C_drain_IO_L1_out_0_11122_read           (C_drain_IO_L1_out_25_U0_fifo_C_drain_C_IO_L1_out_0_11122_read),
    .fifo_C_drain_PE_10_095_dout                           (fifo_C_drain_PE_10_0_U_if_dout),
    .fifo_C_drain_PE_10_095_empty_n                        (fifo_C_drain_PE_10_0_U_if_empty_n),
    .fifo_C_drain_PE_10_095_fifo_cap                       (C_drain_IO_L1_out_25_U0_fifo_C_drain_PE_10_095_fifo_cap),
    .fifo_C_drain_PE_10_095_num_data_valid                 (C_drain_IO_L1_out_25_U0_fifo_C_drain_PE_10_095_num_data_valid),
    .fifo_C_drain_PE_10_095_read                           (C_drain_IO_L1_out_25_U0_fifo_C_PE_10_095_read_1)
);

kernel3_C_drain_IO_L1_out_26 C_drain_IO_L1_out_26_U0 (
    .ap_clk                                                (ap_clk),
    .ap_continue                                           ( 1'b1),
    .ap_idle                                               (C_drain_IO_L1_out_26_U0_ap_idle_1),
    .ap_ready                                              (C_drain_IO_L1_out_26_U0_ap_ready_1),
    .ap_rst                                                (C_drain_IO_L1_out_26_U0_ap_rst),
    .ap_start                                              (C_drain_IO_L1_out_26_U0_ap_start_1),
    .fifo_C_drain_C_drain_IO_L1_out_0_10121_dout           (fifo_C_drain_C_drain_IO_L1_out_0_10_U_if_dout),
    .fifo_C_drain_C_drain_IO_L1_out_0_10121_empty_n        (fifo_C_drain_C_drain_IO_L1_out_0_10_U_if_empty_n),
    .fifo_C_drain_C_drain_IO_L1_out_0_10121_fifo_cap       (C_drain_IO_L1_out_26_U0_fifo_C_C_IO_L1_out_0_10121_fifo_cap),
    .fifo_C_drain_C_drain_IO_L1_out_0_10121_num_data_valid (C_drain_IO_L1_out_26_U0_fifo_C_C_IO_L1_0_10121_num_data_valid),
    .fifo_C_drain_C_drain_IO_L1_out_0_10121_read           (C_drain_IO_L1_out_26_U0_fifo_C_drain_C_IO_L1_out_0_10121_read),
    .fifo_C_drain_C_drain_IO_L1_out_0_9120_din             (C_drain_IO_L1_out_26_U0_fifo_C_drain_C_IO_L1_out_0_9120_din),
    .fifo_C_drain_C_drain_IO_L1_out_0_9120_fifo_cap        (C_drain_IO_L1_out_26_U0_fifo_C_drain_C_IO_L1_out_0_9120_fifo_cap),
    .fifo_C_drain_C_drain_IO_L1_out_0_9120_full_n          (fifo_C_drain_C_drain_IO_L1_out_0_9_U_if_full_n),
    .fifo_C_drain_C_drain_IO_L1_out_0_9120_num_data_valid  (C_drain_IO_L1_out_26_U0_fifo_C_C_IO_L1_out_0_9120_num_data_valid),
    .fifo_C_drain_C_drain_IO_L1_out_0_9120_write           (C_drain_IO_L1_out_26_U0_fifo_C_drain_C_IO_L1_out_0_9120_write),
    .fifo_C_drain_PE_9_094_dout                            (fifo_C_drain_PE_9_0_U_if_dout),
    .fifo_C_drain_PE_9_094_empty_n                         (fifo_C_drain_PE_9_0_U_if_empty_n),
    .fifo_C_drain_PE_9_094_fifo_cap                        (C_drain_IO_L1_out_26_U0_fifo_C_drain_PE_9_094_fifo_cap),
    .fifo_C_drain_PE_9_094_num_data_valid                  (C_drain_IO_L1_out_26_U0_fifo_C_drain_PE_9_094_num_data_valid),
    .fifo_C_drain_PE_9_094_read                            (C_drain_IO_L1_out_26_U0_fifo_C_PE_9_094_read_1)
);

kernel3_C_drain_IO_L1_out_27 C_drain_IO_L1_out_27_U0 (
    .ap_clk                                               (ap_clk),
    .ap_continue                                          ( 1'b1),
    .ap_idle                                              (C_drain_IO_L1_out_27_U0_ap_idle_1),
    .ap_ready                                             (C_drain_IO_L1_out_27_U0_ap_ready_1),
    .ap_rst                                               (C_drain_IO_L1_out_27_U0_ap_rst),
    .ap_start                                             (C_drain_IO_L1_out_27_U0_ap_start_1),
    .fifo_C_drain_C_drain_IO_L1_out_0_8119_din            (C_drain_IO_L1_out_27_U0_fifo_C_drain_C_IO_L1_out_0_8119_din),
    .fifo_C_drain_C_drain_IO_L1_out_0_8119_fifo_cap       (C_drain_IO_L1_out_27_U0_fifo_C_drain_C_IO_L1_out_0_8119_fifo_cap),
    .fifo_C_drain_C_drain_IO_L1_out_0_8119_full_n         (fifo_C_drain_C_drain_IO_L1_out_0_8_U_if_full_n),
    .fifo_C_drain_C_drain_IO_L1_out_0_8119_num_data_valid (C_drain_IO_L1_out_27_U0_fifo_C_C_IO_L1_out_0_8119_num_data_valid),
    .fifo_C_drain_C_drain_IO_L1_out_0_8119_write          (C_drain_IO_L1_out_27_U0_fifo_C_drain_C_IO_L1_out_0_8119_write),
    .fifo_C_drain_C_drain_IO_L1_out_0_9120_dout           (fifo_C_drain_C_drain_IO_L1_out_0_9_U_if_dout),
    .fifo_C_drain_C_drain_IO_L1_out_0_9120_empty_n        (fifo_C_drain_C_drain_IO_L1_out_0_9_U_if_empty_n),
    .fifo_C_drain_C_drain_IO_L1_out_0_9120_fifo_cap       (C_drain_IO_L1_out_27_U0_fifo_C_drain_C_IO_L1_out_0_9120_fifo_cap),
    .fifo_C_drain_C_drain_IO_L1_out_0_9120_num_data_valid (C_drain_IO_L1_out_27_U0_fifo_C_C_IO_L1_out_0_9120_num_data_valid),
    .fifo_C_drain_C_drain_IO_L1_out_0_9120_read           (C_drain_IO_L1_out_27_U0_fifo_C_drain_C_IO_L1_out_0_9120_read),
    .fifo_C_drain_PE_8_093_dout                           (fifo_C_drain_PE_8_0_U_if_dout),
    .fifo_C_drain_PE_8_093_empty_n                        (fifo_C_drain_PE_8_0_U_if_empty_n),
    .fifo_C_drain_PE_8_093_fifo_cap                       (C_drain_IO_L1_out_27_U0_fifo_C_drain_PE_8_093_fifo_cap),
    .fifo_C_drain_PE_8_093_num_data_valid                 (C_drain_IO_L1_out_27_U0_fifo_C_drain_PE_8_093_num_data_valid),
    .fifo_C_drain_PE_8_093_read                           (C_drain_IO_L1_out_27_U0_fifo_C_PE_8_093_read_1)
);

kernel3_C_drain_IO_L1_out_28 C_drain_IO_L1_out_28_U0 (
    .ap_clk                                               (ap_clk),
    .ap_continue                                          ( 1'b1),
    .ap_idle                                              (C_drain_IO_L1_out_28_U0_ap_idle_1),
    .ap_ready                                             (C_drain_IO_L1_out_28_U0_ap_ready_1),
    .ap_rst                                               (C_drain_IO_L1_out_28_U0_ap_rst),
    .ap_start                                             (C_drain_IO_L1_out_28_U0_ap_start_1),
    .fifo_C_drain_C_drain_IO_L1_out_0_7118_din            (C_drain_IO_L1_out_28_U0_fifo_C_drain_C_IO_L1_out_0_7118_din),
    .fifo_C_drain_C_drain_IO_L1_out_0_7118_fifo_cap       (C_drain_IO_L1_out_28_U0_fifo_C_drain_C_IO_L1_out_0_7118_fifo_cap),
    .fifo_C_drain_C_drain_IO_L1_out_0_7118_full_n         (fifo_C_drain_C_drain_IO_L1_out_0_7_U_if_full_n),
    .fifo_C_drain_C_drain_IO_L1_out_0_7118_num_data_valid (C_drain_IO_L1_out_28_U0_fifo_C_C_IO_L1_out_0_7118_num_data_valid),
    .fifo_C_drain_C_drain_IO_L1_out_0_7118_write          (C_drain_IO_L1_out_28_U0_fifo_C_drain_C_IO_L1_out_0_7118_write),
    .fifo_C_drain_C_drain_IO_L1_out_0_8119_dout           (fifo_C_drain_C_drain_IO_L1_out_0_8_U_if_dout),
    .fifo_C_drain_C_drain_IO_L1_out_0_8119_empty_n        (fifo_C_drain_C_drain_IO_L1_out_0_8_U_if_empty_n),
    .fifo_C_drain_C_drain_IO_L1_out_0_8119_fifo_cap       (C_drain_IO_L1_out_28_U0_fifo_C_drain_C_IO_L1_out_0_8119_fifo_cap),
    .fifo_C_drain_C_drain_IO_L1_out_0_8119_num_data_valid (C_drain_IO_L1_out_28_U0_fifo_C_C_IO_L1_out_0_8119_num_data_valid),
    .fifo_C_drain_C_drain_IO_L1_out_0_8119_read           (C_drain_IO_L1_out_28_U0_fifo_C_drain_C_IO_L1_out_0_8119_read),
    .fifo_C_drain_PE_7_092_dout                           (fifo_C_drain_PE_7_0_U_if_dout),
    .fifo_C_drain_PE_7_092_empty_n                        (fifo_C_drain_PE_7_0_U_if_empty_n),
    .fifo_C_drain_PE_7_092_fifo_cap                       (C_drain_IO_L1_out_28_U0_fifo_C_drain_PE_7_092_fifo_cap),
    .fifo_C_drain_PE_7_092_num_data_valid                 (C_drain_IO_L1_out_28_U0_fifo_C_drain_PE_7_092_num_data_valid),
    .fifo_C_drain_PE_7_092_read                           (C_drain_IO_L1_out_28_U0_fifo_C_PE_7_092_read_1)
);

kernel3_C_drain_IO_L1_out_29 C_drain_IO_L1_out_29_U0 (
    .ap_clk                                               (ap_clk),
    .ap_continue                                          ( 1'b1),
    .ap_idle                                              (C_drain_IO_L1_out_29_U0_ap_idle_1),
    .ap_ready                                             (C_drain_IO_L1_out_29_U0_ap_ready_1),
    .ap_rst                                               (C_drain_IO_L1_out_29_U0_ap_rst),
    .ap_start                                             (C_drain_IO_L1_out_29_U0_ap_start_1),
    .fifo_C_drain_C_drain_IO_L1_out_0_6117_din            (C_drain_IO_L1_out_29_U0_fifo_C_drain_C_IO_L1_out_0_6117_din),
    .fifo_C_drain_C_drain_IO_L1_out_0_6117_fifo_cap       (C_drain_IO_L1_out_29_U0_fifo_C_drain_C_IO_L1_out_0_6117_fifo_cap),
    .fifo_C_drain_C_drain_IO_L1_out_0_6117_full_n         (fifo_C_drain_C_drain_IO_L1_out_0_6_U_if_full_n),
    .fifo_C_drain_C_drain_IO_L1_out_0_6117_num_data_valid (C_drain_IO_L1_out_29_U0_fifo_C_C_IO_L1_out_0_6117_num_data_valid),
    .fifo_C_drain_C_drain_IO_L1_out_0_6117_write          (C_drain_IO_L1_out_29_U0_fifo_C_drain_C_IO_L1_out_0_6117_write),
    .fifo_C_drain_C_drain_IO_L1_out_0_7118_dout           (fifo_C_drain_C_drain_IO_L1_out_0_7_U_if_dout),
    .fifo_C_drain_C_drain_IO_L1_out_0_7118_empty_n        (fifo_C_drain_C_drain_IO_L1_out_0_7_U_if_empty_n),
    .fifo_C_drain_C_drain_IO_L1_out_0_7118_fifo_cap       (C_drain_IO_L1_out_29_U0_fifo_C_drain_C_IO_L1_out_0_7118_fifo_cap),
    .fifo_C_drain_C_drain_IO_L1_out_0_7118_num_data_valid (C_drain_IO_L1_out_29_U0_fifo_C_C_IO_L1_out_0_7118_num_data_valid),
    .fifo_C_drain_C_drain_IO_L1_out_0_7118_read           (C_drain_IO_L1_out_29_U0_fifo_C_drain_C_IO_L1_out_0_7118_read),
    .fifo_C_drain_PE_6_091_dout                           (fifo_C_drain_PE_6_0_U_if_dout),
    .fifo_C_drain_PE_6_091_empty_n                        (fifo_C_drain_PE_6_0_U_if_empty_n),
    .fifo_C_drain_PE_6_091_fifo_cap                       (C_drain_IO_L1_out_29_U0_fifo_C_drain_PE_6_091_fifo_cap),
    .fifo_C_drain_PE_6_091_num_data_valid                 (C_drain_IO_L1_out_29_U0_fifo_C_drain_PE_6_091_num_data_valid),
    .fifo_C_drain_PE_6_091_read                           (C_drain_IO_L1_out_29_U0_fifo_C_PE_6_091_read_1)
);

kernel3_C_drain_IO_L1_out_30 C_drain_IO_L1_out_30_U0 (
    .ap_clk                                               (ap_clk),
    .ap_continue                                          ( 1'b1),
    .ap_idle                                              (C_drain_IO_L1_out_30_U0_ap_idle_1),
    .ap_ready                                             (C_drain_IO_L1_out_30_U0_ap_ready_1),
    .ap_rst                                               (C_drain_IO_L1_out_30_U0_ap_rst),
    .ap_start                                             (C_drain_IO_L1_out_30_U0_ap_start_1),
    .fifo_C_drain_C_drain_IO_L1_out_0_5116_din            (C_drain_IO_L1_out_30_U0_fifo_C_drain_C_IO_L1_out_0_5116_din),
    .fifo_C_drain_C_drain_IO_L1_out_0_5116_fifo_cap       (C_drain_IO_L1_out_30_U0_fifo_C_drain_C_IO_L1_out_0_5116_fifo_cap),
    .fifo_C_drain_C_drain_IO_L1_out_0_5116_full_n         (fifo_C_drain_C_drain_IO_L1_out_0_5_U_if_full_n),
    .fifo_C_drain_C_drain_IO_L1_out_0_5116_num_data_valid (C_drain_IO_L1_out_30_U0_fifo_C_C_IO_L1_out_0_5116_num_data_valid),
    .fifo_C_drain_C_drain_IO_L1_out_0_5116_write          (C_drain_IO_L1_out_30_U0_fifo_C_drain_C_IO_L1_out_0_5116_write),
    .fifo_C_drain_C_drain_IO_L1_out_0_6117_dout           (fifo_C_drain_C_drain_IO_L1_out_0_6_U_if_dout),
    .fifo_C_drain_C_drain_IO_L1_out_0_6117_empty_n        (fifo_C_drain_C_drain_IO_L1_out_0_6_U_if_empty_n),
    .fifo_C_drain_C_drain_IO_L1_out_0_6117_fifo_cap       (C_drain_IO_L1_out_30_U0_fifo_C_drain_C_IO_L1_out_0_6117_fifo_cap),
    .fifo_C_drain_C_drain_IO_L1_out_0_6117_num_data_valid (C_drain_IO_L1_out_30_U0_fifo_C_C_IO_L1_out_0_6117_num_data_valid),
    .fifo_C_drain_C_drain_IO_L1_out_0_6117_read           (C_drain_IO_L1_out_30_U0_fifo_C_drain_C_IO_L1_out_0_6117_read),
    .fifo_C_drain_PE_5_090_dout                           (fifo_C_drain_PE_5_0_U_if_dout),
    .fifo_C_drain_PE_5_090_empty_n                        (fifo_C_drain_PE_5_0_U_if_empty_n),
    .fifo_C_drain_PE_5_090_fifo_cap                       (C_drain_IO_L1_out_30_U0_fifo_C_drain_PE_5_090_fifo_cap),
    .fifo_C_drain_PE_5_090_num_data_valid                 (C_drain_IO_L1_out_30_U0_fifo_C_drain_PE_5_090_num_data_valid),
    .fifo_C_drain_PE_5_090_read                           (C_drain_IO_L1_out_30_U0_fifo_C_PE_5_090_read_1)
);

kernel3_C_drain_IO_L1_out_31 C_drain_IO_L1_out_31_U0 (
    .ap_clk                                               (ap_clk),
    .ap_continue                                          ( 1'b1),
    .ap_idle                                              (C_drain_IO_L1_out_31_U0_ap_idle_1),
    .ap_ready                                             (C_drain_IO_L1_out_31_U0_ap_ready_1),
    .ap_rst                                               (C_drain_IO_L1_out_31_U0_ap_rst),
    .ap_start                                             (C_drain_IO_L1_out_31_U0_ap_start_1),
    .fifo_C_drain_C_drain_IO_L1_out_0_4115_din            (C_drain_IO_L1_out_31_U0_fifo_C_drain_C_IO_L1_out_0_4115_din),
    .fifo_C_drain_C_drain_IO_L1_out_0_4115_fifo_cap       (C_drain_IO_L1_out_31_U0_fifo_C_drain_C_IO_L1_out_0_4115_fifo_cap),
    .fifo_C_drain_C_drain_IO_L1_out_0_4115_full_n         (fifo_C_drain_C_drain_IO_L1_out_0_4_U_if_full_n),
    .fifo_C_drain_C_drain_IO_L1_out_0_4115_num_data_valid (C_drain_IO_L1_out_31_U0_fifo_C_C_IO_L1_out_0_4115_num_data_valid),
    .fifo_C_drain_C_drain_IO_L1_out_0_4115_write          (C_drain_IO_L1_out_31_U0_fifo_C_drain_C_IO_L1_out_0_4115_write),
    .fifo_C_drain_C_drain_IO_L1_out_0_5116_dout           (fifo_C_drain_C_drain_IO_L1_out_0_5_U_if_dout),
    .fifo_C_drain_C_drain_IO_L1_out_0_5116_empty_n        (fifo_C_drain_C_drain_IO_L1_out_0_5_U_if_empty_n),
    .fifo_C_drain_C_drain_IO_L1_out_0_5116_fifo_cap       (C_drain_IO_L1_out_31_U0_fifo_C_drain_C_IO_L1_out_0_5116_fifo_cap),
    .fifo_C_drain_C_drain_IO_L1_out_0_5116_num_data_valid (C_drain_IO_L1_out_31_U0_fifo_C_C_IO_L1_out_0_5116_num_data_valid),
    .fifo_C_drain_C_drain_IO_L1_out_0_5116_read           (C_drain_IO_L1_out_31_U0_fifo_C_drain_C_IO_L1_out_0_5116_read),
    .fifo_C_drain_PE_4_089_dout                           (fifo_C_drain_PE_4_0_U_if_dout),
    .fifo_C_drain_PE_4_089_empty_n                        (fifo_C_drain_PE_4_0_U_if_empty_n),
    .fifo_C_drain_PE_4_089_fifo_cap                       (C_drain_IO_L1_out_31_U0_fifo_C_drain_PE_4_089_fifo_cap),
    .fifo_C_drain_PE_4_089_num_data_valid                 (C_drain_IO_L1_out_31_U0_fifo_C_drain_PE_4_089_num_data_valid),
    .fifo_C_drain_PE_4_089_read                           (C_drain_IO_L1_out_31_U0_fifo_C_PE_4_089_read_1)
);

kernel3_C_drain_IO_L1_out_32 C_drain_IO_L1_out_32_U0 (
    .ap_clk                                               (ap_clk),
    .ap_continue                                          ( 1'b1),
    .ap_idle                                              (C_drain_IO_L1_out_32_U0_ap_idle_1),
    .ap_ready                                             (C_drain_IO_L1_out_32_U0_ap_ready_1),
    .ap_rst                                               (C_drain_IO_L1_out_32_U0_ap_rst),
    .ap_start                                             (C_drain_IO_L1_out_32_U0_ap_start_1),
    .fifo_C_drain_C_drain_IO_L1_out_0_3114_din            (C_drain_IO_L1_out_32_U0_fifo_C_drain_C_IO_L1_out_0_3114_din),
    .fifo_C_drain_C_drain_IO_L1_out_0_3114_fifo_cap       (C_drain_IO_L1_out_32_U0_fifo_C_drain_C_IO_L1_out_0_3114_fifo_cap),
    .fifo_C_drain_C_drain_IO_L1_out_0_3114_full_n         (fifo_C_drain_C_drain_IO_L1_out_0_3_U_if_full_n),
    .fifo_C_drain_C_drain_IO_L1_out_0_3114_num_data_valid (C_drain_IO_L1_out_32_U0_fifo_C_C_IO_L1_out_0_3114_num_data_valid),
    .fifo_C_drain_C_drain_IO_L1_out_0_3114_write          (C_drain_IO_L1_out_32_U0_fifo_C_drain_C_IO_L1_out_0_3114_write),
    .fifo_C_drain_C_drain_IO_L1_out_0_4115_dout           (fifo_C_drain_C_drain_IO_L1_out_0_4_U_if_dout),
    .fifo_C_drain_C_drain_IO_L1_out_0_4115_empty_n        (fifo_C_drain_C_drain_IO_L1_out_0_4_U_if_empty_n),
    .fifo_C_drain_C_drain_IO_L1_out_0_4115_fifo_cap       (C_drain_IO_L1_out_32_U0_fifo_C_drain_C_IO_L1_out_0_4115_fifo_cap),
    .fifo_C_drain_C_drain_IO_L1_out_0_4115_num_data_valid (C_drain_IO_L1_out_32_U0_fifo_C_C_IO_L1_out_0_4115_num_data_valid),
    .fifo_C_drain_C_drain_IO_L1_out_0_4115_read           (C_drain_IO_L1_out_32_U0_fifo_C_drain_C_IO_L1_out_0_4115_read),
    .fifo_C_drain_PE_3_088_dout                           (fifo_C_drain_PE_3_0_U_if_dout),
    .fifo_C_drain_PE_3_088_empty_n                        (fifo_C_drain_PE_3_0_U_if_empty_n),
    .fifo_C_drain_PE_3_088_fifo_cap                       (C_drain_IO_L1_out_32_U0_fifo_C_drain_PE_3_088_fifo_cap),
    .fifo_C_drain_PE_3_088_num_data_valid                 (C_drain_IO_L1_out_32_U0_fifo_C_drain_PE_3_088_num_data_valid),
    .fifo_C_drain_PE_3_088_read                           (C_drain_IO_L1_out_32_U0_fifo_C_PE_3_088_read_1)
);

kernel3_C_drain_IO_L1_out_33 C_drain_IO_L1_out_33_U0 (
    .ap_clk                                               (ap_clk),
    .ap_continue                                          ( 1'b1),
    .ap_idle                                              (C_drain_IO_L1_out_33_U0_ap_idle_1),
    .ap_ready                                             (C_drain_IO_L1_out_33_U0_ap_ready_1),
    .ap_rst                                               (C_drain_IO_L1_out_33_U0_ap_rst),
    .ap_start                                             (C_drain_IO_L1_out_33_U0_ap_start_1),
    .fifo_C_drain_C_drain_IO_L1_out_0_2113_din            (C_drain_IO_L1_out_33_U0_fifo_C_drain_C_IO_L1_out_0_2113_din),
    .fifo_C_drain_C_drain_IO_L1_out_0_2113_fifo_cap       (C_drain_IO_L1_out_33_U0_fifo_C_drain_C_IO_L1_out_0_2113_fifo_cap),
    .fifo_C_drain_C_drain_IO_L1_out_0_2113_full_n         (fifo_C_drain_C_drain_IO_L1_out_0_2_U_if_full_n),
    .fifo_C_drain_C_drain_IO_L1_out_0_2113_num_data_valid (C_drain_IO_L1_out_33_U0_fifo_C_C_IO_L1_out_0_2113_num_data_valid),
    .fifo_C_drain_C_drain_IO_L1_out_0_2113_write          (C_drain_IO_L1_out_33_U0_fifo_C_drain_C_IO_L1_out_0_2113_write),
    .fifo_C_drain_C_drain_IO_L1_out_0_3114_dout           (fifo_C_drain_C_drain_IO_L1_out_0_3_U_if_dout),
    .fifo_C_drain_C_drain_IO_L1_out_0_3114_empty_n        (fifo_C_drain_C_drain_IO_L1_out_0_3_U_if_empty_n),
    .fifo_C_drain_C_drain_IO_L1_out_0_3114_fifo_cap       (C_drain_IO_L1_out_33_U0_fifo_C_drain_C_IO_L1_out_0_3114_fifo_cap),
    .fifo_C_drain_C_drain_IO_L1_out_0_3114_num_data_valid (C_drain_IO_L1_out_33_U0_fifo_C_C_IO_L1_out_0_3114_num_data_valid),
    .fifo_C_drain_C_drain_IO_L1_out_0_3114_read           (C_drain_IO_L1_out_33_U0_fifo_C_drain_C_IO_L1_out_0_3114_read),
    .fifo_C_drain_PE_2_087_dout                           (fifo_C_drain_PE_2_0_U_if_dout),
    .fifo_C_drain_PE_2_087_empty_n                        (fifo_C_drain_PE_2_0_U_if_empty_n),
    .fifo_C_drain_PE_2_087_fifo_cap                       (C_drain_IO_L1_out_33_U0_fifo_C_drain_PE_2_087_fifo_cap),
    .fifo_C_drain_PE_2_087_num_data_valid                 (C_drain_IO_L1_out_33_U0_fifo_C_drain_PE_2_087_num_data_valid),
    .fifo_C_drain_PE_2_087_read                           (C_drain_IO_L1_out_33_U0_fifo_C_PE_2_087_read_1)
);

kernel3_C_drain_IO_L1_out_34 C_drain_IO_L1_out_34_U0 (
    .ap_clk                                               (ap_clk),
    .ap_continue                                          ( 1'b1),
    .ap_idle                                              (C_drain_IO_L1_out_34_U0_ap_idle_1),
    .ap_ready                                             (C_drain_IO_L1_out_34_U0_ap_ready_1),
    .ap_rst                                               (C_drain_IO_L1_out_34_U0_ap_rst),
    .ap_start                                             (C_drain_IO_L1_out_34_U0_ap_start_1),
    .fifo_C_drain_C_drain_IO_L1_out_0_1112_din            (C_drain_IO_L1_out_34_U0_fifo_C_drain_C_IO_L1_out_0_1112_din),
    .fifo_C_drain_C_drain_IO_L1_out_0_1112_fifo_cap       (C_drain_IO_L1_out_34_U0_fifo_C_drain_C_IO_L1_out_0_1112_fifo_cap),
    .fifo_C_drain_C_drain_IO_L1_out_0_1112_full_n         (fifo_C_drain_C_drain_IO_L1_out_0_1_U_if_full_n),
    .fifo_C_drain_C_drain_IO_L1_out_0_1112_num_data_valid (C_drain_IO_L1_out_34_U0_fifo_C_C_IO_L1_out_0_1112_num_data_valid),
    .fifo_C_drain_C_drain_IO_L1_out_0_1112_write          (C_drain_IO_L1_out_34_U0_fifo_C_drain_C_IO_L1_out_0_1112_write),
    .fifo_C_drain_C_drain_IO_L1_out_0_2113_dout           (fifo_C_drain_C_drain_IO_L1_out_0_2_U_if_dout),
    .fifo_C_drain_C_drain_IO_L1_out_0_2113_empty_n        (fifo_C_drain_C_drain_IO_L1_out_0_2_U_if_empty_n),
    .fifo_C_drain_C_drain_IO_L1_out_0_2113_fifo_cap       (C_drain_IO_L1_out_34_U0_fifo_C_drain_C_IO_L1_out_0_2113_fifo_cap),
    .fifo_C_drain_C_drain_IO_L1_out_0_2113_num_data_valid (C_drain_IO_L1_out_34_U0_fifo_C_C_IO_L1_out_0_2113_num_data_valid),
    .fifo_C_drain_C_drain_IO_L1_out_0_2113_read           (C_drain_IO_L1_out_34_U0_fifo_C_drain_C_IO_L1_out_0_2113_read),
    .fifo_C_drain_PE_1_086_dout                           (fifo_C_drain_PE_1_0_U_if_dout),
    .fifo_C_drain_PE_1_086_empty_n                        (fifo_C_drain_PE_1_0_U_if_empty_n),
    .fifo_C_drain_PE_1_086_fifo_cap                       (C_drain_IO_L1_out_34_U0_fifo_C_drain_PE_1_086_fifo_cap),
    .fifo_C_drain_PE_1_086_num_data_valid                 (C_drain_IO_L1_out_34_U0_fifo_C_drain_PE_1_086_num_data_valid),
    .fifo_C_drain_PE_1_086_read                           (C_drain_IO_L1_out_34_U0_fifo_C_PE_1_086_read_1)
);

kernel3_C_drain_IO_L1_out_35 C_drain_IO_L1_out_35_U0 (
    .ap_clk                                               (ap_clk),
    .ap_continue                                          ( 1'b1),
    .ap_idle                                              (C_drain_IO_L1_out_35_U0_ap_idle_1),
    .ap_ready                                             (C_drain_IO_L1_out_35_U0_ap_ready_1),
    .ap_rst                                               (C_drain_IO_L1_out_35_U0_ap_rst),
    .ap_start                                             (C_drain_IO_L1_out_35_U0_ap_start_1),
    .fifo_C_drain_C_drain_IO_L1_out_0_0111_din            (C_drain_IO_L1_out_35_U0_fifo_C_drain_C_IO_L1_out_0_0111_din),
    .fifo_C_drain_C_drain_IO_L1_out_0_0111_fifo_cap       (C_drain_IO_L1_out_35_U0_fifo_C_drain_C_IO_L1_out_0_0111_fifo_cap),
    .fifo_C_drain_C_drain_IO_L1_out_0_0111_full_n         (fifo_C_drain_C_drain_IO_L1_out_0_0_U_if_full_n),
    .fifo_C_drain_C_drain_IO_L1_out_0_0111_num_data_valid (C_drain_IO_L1_out_35_U0_fifo_C_C_IO_L1_out_0_0111_num_data_valid),
    .fifo_C_drain_C_drain_IO_L1_out_0_0111_write          (C_drain_IO_L1_out_35_U0_fifo_C_drain_C_IO_L1_out_0_0111_write),
    .fifo_C_drain_C_drain_IO_L1_out_0_1112_dout           (fifo_C_drain_C_drain_IO_L1_out_0_1_U_if_dout),
    .fifo_C_drain_C_drain_IO_L1_out_0_1112_empty_n        (fifo_C_drain_C_drain_IO_L1_out_0_1_U_if_empty_n),
    .fifo_C_drain_C_drain_IO_L1_out_0_1112_fifo_cap       (C_drain_IO_L1_out_35_U0_fifo_C_drain_C_IO_L1_out_0_1112_fifo_cap),
    .fifo_C_drain_C_drain_IO_L1_out_0_1112_num_data_valid (C_drain_IO_L1_out_35_U0_fifo_C_C_IO_L1_out_0_1112_num_data_valid),
    .fifo_C_drain_C_drain_IO_L1_out_0_1112_read           (C_drain_IO_L1_out_35_U0_fifo_C_drain_C_IO_L1_out_0_1112_read),
    .fifo_C_drain_PE_0_085_dout                           (fifo_C_drain_PE_0_0_U_if_dout),
    .fifo_C_drain_PE_0_085_empty_n                        (fifo_C_drain_PE_0_0_U_if_empty_n),
    .fifo_C_drain_PE_0_085_fifo_cap                       (C_drain_IO_L1_out_35_U0_fifo_C_drain_PE_0_085_fifo_cap),
    .fifo_C_drain_PE_0_085_num_data_valid                 (C_drain_IO_L1_out_35_U0_fifo_C_drain_PE_0_085_num_data_valid),
    .fifo_C_drain_PE_0_085_read                           (C_drain_IO_L1_out_35_U0_fifo_C_PE_0_085_read_1)
);

kernel3_C_drain_IO_L1_out_37 C_drain_IO_L1_out_37_U0 (
    .ap_clk                                                (ap_clk),
    .ap_continue                                           ( 1'b1),
    .ap_idle                                               (C_drain_IO_L1_out_37_U0_ap_idle_1),
    .ap_ready                                              (C_drain_IO_L1_out_37_U0_ap_ready_1),
    .ap_rst                                                (C_drain_IO_L1_out_37_U0_ap_rst),
    .ap_start                                              (C_drain_IO_L1_out_37_U0_ap_start_1),
    .fifo_C_drain_C_drain_IO_L1_out_1_11135_din            (C_drain_IO_L1_out_37_U0_fifo_C_drain_C_IO_L1_out_1_11135_din),
    .fifo_C_drain_C_drain_IO_L1_out_1_11135_fifo_cap       (C_drain_IO_L1_out_37_U0_fifo_C_C_IO_L1_out_1_11135_fifo_cap),
    .fifo_C_drain_C_drain_IO_L1_out_1_11135_full_n         (fifo_C_drain_C_drain_IO_L1_out_1_11_U_if_full_n),
    .fifo_C_drain_C_drain_IO_L1_out_1_11135_num_data_valid (C_drain_IO_L1_out_37_U0_fifo_C_C_IO_L1_1_11135_num_data_valid),
    .fifo_C_drain_C_drain_IO_L1_out_1_11135_write          (C_drain_IO_L1_out_37_U0_fifo_C_drain_C_IO_L1_out_1_11135_write),
    .fifo_C_drain_C_drain_IO_L1_out_1_12136_dout           (fifo_C_drain_C_drain_IO_L1_out_1_12_U_if_dout),
    .fifo_C_drain_C_drain_IO_L1_out_1_12136_empty_n        (fifo_C_drain_C_drain_IO_L1_out_1_12_U_if_empty_n),
    .fifo_C_drain_C_drain_IO_L1_out_1_12136_fifo_cap       (C_drain_IO_L1_out_37_U0_fifo_C_C_IO_L1_out_1_12136_fifo_cap),
    .fifo_C_drain_C_drain_IO_L1_out_1_12136_num_data_valid (C_drain_IO_L1_out_37_U0_fifo_C_C_IO_L1_1_12136_num_data_valid),
    .fifo_C_drain_C_drain_IO_L1_out_1_12136_read           (C_drain_IO_L1_out_37_U0_fifo_C_drain_C_IO_L1_out_1_12136_read),
    .fifo_C_drain_PE_11_1109_dout                          (fifo_C_drain_PE_11_1_U_if_dout),
    .fifo_C_drain_PE_11_1109_empty_n                       (fifo_C_drain_PE_11_1_U_if_empty_n),
    .fifo_C_drain_PE_11_1109_fifo_cap                      (C_drain_IO_L1_out_37_U0_fifo_C_drain_PE_11_1109_fifo_cap),
    .fifo_C_drain_PE_11_1109_num_data_valid                (C_drain_IO_L1_out_37_U0_fifo_C_drain_PE_11_1109_num_data_valid),
    .fifo_C_drain_PE_11_1109_read                          (C_drain_IO_L1_out_37_U0_fifo_C_PE_11_1109_read_1)
);

kernel3_C_drain_IO_L1_out_38 C_drain_IO_L1_out_38_U0 (
    .ap_clk                                                (ap_clk),
    .ap_continue                                           ( 1'b1),
    .ap_idle                                               (C_drain_IO_L1_out_38_U0_ap_idle_1),
    .ap_ready                                              (C_drain_IO_L1_out_38_U0_ap_ready_1),
    .ap_rst                                                (C_drain_IO_L1_out_38_U0_ap_rst),
    .ap_start                                              (C_drain_IO_L1_out_38_U0_ap_start_1),
    .fifo_C_drain_C_drain_IO_L1_out_1_10134_din            (C_drain_IO_L1_out_38_U0_fifo_C_drain_C_IO_L1_out_1_10134_din),
    .fifo_C_drain_C_drain_IO_L1_out_1_10134_fifo_cap       (C_drain_IO_L1_out_38_U0_fifo_C_C_IO_L1_out_1_10134_fifo_cap),
    .fifo_C_drain_C_drain_IO_L1_out_1_10134_full_n         (fifo_C_drain_C_drain_IO_L1_out_1_10_U_if_full_n),
    .fifo_C_drain_C_drain_IO_L1_out_1_10134_num_data_valid (C_drain_IO_L1_out_38_U0_fifo_C_C_IO_L1_1_10134_num_data_valid),
    .fifo_C_drain_C_drain_IO_L1_out_1_10134_write          (C_drain_IO_L1_out_38_U0_fifo_C_drain_C_IO_L1_out_1_10134_write),
    .fifo_C_drain_C_drain_IO_L1_out_1_11135_dout           (fifo_C_drain_C_drain_IO_L1_out_1_11_U_if_dout),
    .fifo_C_drain_C_drain_IO_L1_out_1_11135_empty_n        (fifo_C_drain_C_drain_IO_L1_out_1_11_U_if_empty_n),
    .fifo_C_drain_C_drain_IO_L1_out_1_11135_fifo_cap       (C_drain_IO_L1_out_38_U0_fifo_C_C_IO_L1_out_1_11135_fifo_cap),
    .fifo_C_drain_C_drain_IO_L1_out_1_11135_num_data_valid (C_drain_IO_L1_out_38_U0_fifo_C_C_IO_L1_1_11135_num_data_valid),
    .fifo_C_drain_C_drain_IO_L1_out_1_11135_read           (C_drain_IO_L1_out_38_U0_fifo_C_drain_C_IO_L1_out_1_11135_read),
    .fifo_C_drain_PE_10_1108_dout                          (fifo_C_drain_PE_10_1_U_if_dout),
    .fifo_C_drain_PE_10_1108_empty_n                       (fifo_C_drain_PE_10_1_U_if_empty_n),
    .fifo_C_drain_PE_10_1108_fifo_cap                      (C_drain_IO_L1_out_38_U0_fifo_C_drain_PE_10_1108_fifo_cap),
    .fifo_C_drain_PE_10_1108_num_data_valid                (C_drain_IO_L1_out_38_U0_fifo_C_drain_PE_10_1108_num_data_valid),
    .fifo_C_drain_PE_10_1108_read                          (C_drain_IO_L1_out_38_U0_fifo_C_PE_10_1108_read_1)
);

kernel3_C_drain_IO_L1_out_39 C_drain_IO_L1_out_39_U0 (
    .ap_clk                                                (ap_clk),
    .ap_continue                                           ( 1'b1),
    .ap_idle                                               (C_drain_IO_L1_out_39_U0_ap_idle_1),
    .ap_ready                                              (C_drain_IO_L1_out_39_U0_ap_ready_1),
    .ap_rst                                                (C_drain_IO_L1_out_39_U0_ap_rst),
    .ap_start                                              (C_drain_IO_L1_out_39_U0_ap_start_1),
    .fifo_C_drain_C_drain_IO_L1_out_1_10134_dout           (fifo_C_drain_C_drain_IO_L1_out_1_10_U_if_dout),
    .fifo_C_drain_C_drain_IO_L1_out_1_10134_empty_n        (fifo_C_drain_C_drain_IO_L1_out_1_10_U_if_empty_n),
    .fifo_C_drain_C_drain_IO_L1_out_1_10134_fifo_cap       (C_drain_IO_L1_out_39_U0_fifo_C_C_IO_L1_out_1_10134_fifo_cap),
    .fifo_C_drain_C_drain_IO_L1_out_1_10134_num_data_valid (C_drain_IO_L1_out_39_U0_fifo_C_C_IO_L1_1_10134_num_data_valid),
    .fifo_C_drain_C_drain_IO_L1_out_1_10134_read           (C_drain_IO_L1_out_39_U0_fifo_C_drain_C_IO_L1_out_1_10134_read),
    .fifo_C_drain_C_drain_IO_L1_out_1_9133_din             (C_drain_IO_L1_out_39_U0_fifo_C_drain_C_IO_L1_out_1_9133_din),
    .fifo_C_drain_C_drain_IO_L1_out_1_9133_fifo_cap        (C_drain_IO_L1_out_39_U0_fifo_C_drain_C_IO_L1_out_1_9133_fifo_cap),
    .fifo_C_drain_C_drain_IO_L1_out_1_9133_full_n          (fifo_C_drain_C_drain_IO_L1_out_1_9_U_if_full_n),
    .fifo_C_drain_C_drain_IO_L1_out_1_9133_num_data_valid  (C_drain_IO_L1_out_39_U0_fifo_C_C_IO_L1_out_1_9133_num_data_valid),
    .fifo_C_drain_C_drain_IO_L1_out_1_9133_write           (C_drain_IO_L1_out_39_U0_fifo_C_drain_C_IO_L1_out_1_9133_write),
    .fifo_C_drain_PE_9_1107_dout                           (fifo_C_drain_PE_9_1_U_if_dout),
    .fifo_C_drain_PE_9_1107_empty_n                        (fifo_C_drain_PE_9_1_U_if_empty_n),
    .fifo_C_drain_PE_9_1107_fifo_cap                       (C_drain_IO_L1_out_39_U0_fifo_C_drain_PE_9_1107_fifo_cap),
    .fifo_C_drain_PE_9_1107_num_data_valid                 (C_drain_IO_L1_out_39_U0_fifo_C_drain_PE_9_1107_num_data_valid),
    .fifo_C_drain_PE_9_1107_read                           (C_drain_IO_L1_out_39_U0_fifo_C_PE_9_1107_read_1)
);

kernel3_C_drain_IO_L1_out_40 C_drain_IO_L1_out_40_U0 (
    .ap_clk                                               (ap_clk),
    .ap_continue                                          ( 1'b1),
    .ap_idle                                              (C_drain_IO_L1_out_40_U0_ap_idle_1),
    .ap_ready                                             (C_drain_IO_L1_out_40_U0_ap_ready_1),
    .ap_rst                                               (C_drain_IO_L1_out_40_U0_ap_rst),
    .ap_start                                             (C_drain_IO_L1_out_40_U0_ap_start_1),
    .fifo_C_drain_C_drain_IO_L1_out_1_8132_din            (C_drain_IO_L1_out_40_U0_fifo_C_drain_C_IO_L1_out_1_8132_din),
    .fifo_C_drain_C_drain_IO_L1_out_1_8132_fifo_cap       (C_drain_IO_L1_out_40_U0_fifo_C_drain_C_IO_L1_out_1_8132_fifo_cap),
    .fifo_C_drain_C_drain_IO_L1_out_1_8132_full_n         (fifo_C_drain_C_drain_IO_L1_out_1_8_U_if_full_n),
    .fifo_C_drain_C_drain_IO_L1_out_1_8132_num_data_valid (C_drain_IO_L1_out_40_U0_fifo_C_C_IO_L1_out_1_8132_num_data_valid),
    .fifo_C_drain_C_drain_IO_L1_out_1_8132_write          (C_drain_IO_L1_out_40_U0_fifo_C_drain_C_IO_L1_out_1_8132_write),
    .fifo_C_drain_C_drain_IO_L1_out_1_9133_dout           (fifo_C_drain_C_drain_IO_L1_out_1_9_U_if_dout),
    .fifo_C_drain_C_drain_IO_L1_out_1_9133_empty_n        (fifo_C_drain_C_drain_IO_L1_out_1_9_U_if_empty_n),
    .fifo_C_drain_C_drain_IO_L1_out_1_9133_fifo_cap       (C_drain_IO_L1_out_40_U0_fifo_C_drain_C_IO_L1_out_1_9133_fifo_cap),
    .fifo_C_drain_C_drain_IO_L1_out_1_9133_num_data_valid (C_drain_IO_L1_out_40_U0_fifo_C_C_IO_L1_out_1_9133_num_data_valid),
    .fifo_C_drain_C_drain_IO_L1_out_1_9133_read           (C_drain_IO_L1_out_40_U0_fifo_C_drain_C_IO_L1_out_1_9133_read),
    .fifo_C_drain_PE_8_1106_dout                          (fifo_C_drain_PE_8_1_U_if_dout),
    .fifo_C_drain_PE_8_1106_empty_n                       (fifo_C_drain_PE_8_1_U_if_empty_n),
    .fifo_C_drain_PE_8_1106_fifo_cap                      (C_drain_IO_L1_out_40_U0_fifo_C_drain_PE_8_1106_fifo_cap),
    .fifo_C_drain_PE_8_1106_num_data_valid                (C_drain_IO_L1_out_40_U0_fifo_C_drain_PE_8_1106_num_data_valid),
    .fifo_C_drain_PE_8_1106_read                          (C_drain_IO_L1_out_40_U0_fifo_C_PE_8_1106_read_1)
);

kernel3_C_drain_IO_L1_out_41 C_drain_IO_L1_out_41_U0 (
    .ap_clk                                               (ap_clk),
    .ap_continue                                          ( 1'b1),
    .ap_idle                                              (C_drain_IO_L1_out_41_U0_ap_idle_1),
    .ap_ready                                             (C_drain_IO_L1_out_41_U0_ap_ready_1),
    .ap_rst                                               (C_drain_IO_L1_out_41_U0_ap_rst),
    .ap_start                                             (C_drain_IO_L1_out_41_U0_ap_start_1),
    .fifo_C_drain_C_drain_IO_L1_out_1_7131_din            (C_drain_IO_L1_out_41_U0_fifo_C_drain_C_IO_L1_out_1_7131_din),
    .fifo_C_drain_C_drain_IO_L1_out_1_7131_fifo_cap       (C_drain_IO_L1_out_41_U0_fifo_C_drain_C_IO_L1_out_1_7131_fifo_cap),
    .fifo_C_drain_C_drain_IO_L1_out_1_7131_full_n         (fifo_C_drain_C_drain_IO_L1_out_1_7_U_if_full_n),
    .fifo_C_drain_C_drain_IO_L1_out_1_7131_num_data_valid (C_drain_IO_L1_out_41_U0_fifo_C_C_IO_L1_out_1_7131_num_data_valid),
    .fifo_C_drain_C_drain_IO_L1_out_1_7131_write          (C_drain_IO_L1_out_41_U0_fifo_C_drain_C_IO_L1_out_1_7131_write),
    .fifo_C_drain_C_drain_IO_L1_out_1_8132_dout           (fifo_C_drain_C_drain_IO_L1_out_1_8_U_if_dout),
    .fifo_C_drain_C_drain_IO_L1_out_1_8132_empty_n        (fifo_C_drain_C_drain_IO_L1_out_1_8_U_if_empty_n),
    .fifo_C_drain_C_drain_IO_L1_out_1_8132_fifo_cap       (C_drain_IO_L1_out_41_U0_fifo_C_drain_C_IO_L1_out_1_8132_fifo_cap),
    .fifo_C_drain_C_drain_IO_L1_out_1_8132_num_data_valid (C_drain_IO_L1_out_41_U0_fifo_C_C_IO_L1_out_1_8132_num_data_valid),
    .fifo_C_drain_C_drain_IO_L1_out_1_8132_read           (C_drain_IO_L1_out_41_U0_fifo_C_drain_C_IO_L1_out_1_8132_read),
    .fifo_C_drain_PE_7_1105_dout                          (fifo_C_drain_PE_7_1_U_if_dout),
    .fifo_C_drain_PE_7_1105_empty_n                       (fifo_C_drain_PE_7_1_U_if_empty_n),
    .fifo_C_drain_PE_7_1105_fifo_cap                      (C_drain_IO_L1_out_41_U0_fifo_C_drain_PE_7_1105_fifo_cap),
    .fifo_C_drain_PE_7_1105_num_data_valid                (C_drain_IO_L1_out_41_U0_fifo_C_drain_PE_7_1105_num_data_valid),
    .fifo_C_drain_PE_7_1105_read                          (C_drain_IO_L1_out_41_U0_fifo_C_PE_7_1105_read_1)
);

kernel3_C_drain_IO_L1_out_42 C_drain_IO_L1_out_42_U0 (
    .ap_clk                                               (ap_clk),
    .ap_continue                                          ( 1'b1),
    .ap_idle                                              (C_drain_IO_L1_out_42_U0_ap_idle_1),
    .ap_ready                                             (C_drain_IO_L1_out_42_U0_ap_ready_1),
    .ap_rst                                               (C_drain_IO_L1_out_42_U0_ap_rst),
    .ap_start                                             (C_drain_IO_L1_out_42_U0_ap_start_1),
    .fifo_C_drain_C_drain_IO_L1_out_1_6130_din            (C_drain_IO_L1_out_42_U0_fifo_C_drain_C_IO_L1_out_1_6130_din),
    .fifo_C_drain_C_drain_IO_L1_out_1_6130_fifo_cap       (C_drain_IO_L1_out_42_U0_fifo_C_drain_C_IO_L1_out_1_6130_fifo_cap),
    .fifo_C_drain_C_drain_IO_L1_out_1_6130_full_n         (fifo_C_drain_C_drain_IO_L1_out_1_6_U_if_full_n),
    .fifo_C_drain_C_drain_IO_L1_out_1_6130_num_data_valid (C_drain_IO_L1_out_42_U0_fifo_C_C_IO_L1_out_1_6130_num_data_valid),
    .fifo_C_drain_C_drain_IO_L1_out_1_6130_write          (C_drain_IO_L1_out_42_U0_fifo_C_drain_C_IO_L1_out_1_6130_write),
    .fifo_C_drain_C_drain_IO_L1_out_1_7131_dout           (fifo_C_drain_C_drain_IO_L1_out_1_7_U_if_dout),
    .fifo_C_drain_C_drain_IO_L1_out_1_7131_empty_n        (fifo_C_drain_C_drain_IO_L1_out_1_7_U_if_empty_n),
    .fifo_C_drain_C_drain_IO_L1_out_1_7131_fifo_cap       (C_drain_IO_L1_out_42_U0_fifo_C_drain_C_IO_L1_out_1_7131_fifo_cap),
    .fifo_C_drain_C_drain_IO_L1_out_1_7131_num_data_valid (C_drain_IO_L1_out_42_U0_fifo_C_C_IO_L1_out_1_7131_num_data_valid),
    .fifo_C_drain_C_drain_IO_L1_out_1_7131_read           (C_drain_IO_L1_out_42_U0_fifo_C_drain_C_IO_L1_out_1_7131_read),
    .fifo_C_drain_PE_6_1104_dout                          (fifo_C_drain_PE_6_1_U_if_dout),
    .fifo_C_drain_PE_6_1104_empty_n                       (fifo_C_drain_PE_6_1_U_if_empty_n),
    .fifo_C_drain_PE_6_1104_fifo_cap                      (C_drain_IO_L1_out_42_U0_fifo_C_drain_PE_6_1104_fifo_cap),
    .fifo_C_drain_PE_6_1104_num_data_valid                (C_drain_IO_L1_out_42_U0_fifo_C_drain_PE_6_1104_num_data_valid),
    .fifo_C_drain_PE_6_1104_read                          (C_drain_IO_L1_out_42_U0_fifo_C_PE_6_1104_read_1)
);

kernel3_C_drain_IO_L1_out_43 C_drain_IO_L1_out_43_U0 (
    .ap_clk                                               (ap_clk),
    .ap_continue                                          ( 1'b1),
    .ap_idle                                              (C_drain_IO_L1_out_43_U0_ap_idle_1),
    .ap_ready                                             (C_drain_IO_L1_out_43_U0_ap_ready_1),
    .ap_rst                                               (C_drain_IO_L1_out_43_U0_ap_rst),
    .ap_start                                             (C_drain_IO_L1_out_43_U0_ap_start_1),
    .fifo_C_drain_C_drain_IO_L1_out_1_5129_din            (C_drain_IO_L1_out_43_U0_fifo_C_drain_C_IO_L1_out_1_5129_din),
    .fifo_C_drain_C_drain_IO_L1_out_1_5129_fifo_cap       (C_drain_IO_L1_out_43_U0_fifo_C_drain_C_IO_L1_out_1_5129_fifo_cap),
    .fifo_C_drain_C_drain_IO_L1_out_1_5129_full_n         (fifo_C_drain_C_drain_IO_L1_out_1_5_U_if_full_n),
    .fifo_C_drain_C_drain_IO_L1_out_1_5129_num_data_valid (C_drain_IO_L1_out_43_U0_fifo_C_C_IO_L1_out_1_5129_num_data_valid),
    .fifo_C_drain_C_drain_IO_L1_out_1_5129_write          (C_drain_IO_L1_out_43_U0_fifo_C_drain_C_IO_L1_out_1_5129_write),
    .fifo_C_drain_C_drain_IO_L1_out_1_6130_dout           (fifo_C_drain_C_drain_IO_L1_out_1_6_U_if_dout),
    .fifo_C_drain_C_drain_IO_L1_out_1_6130_empty_n        (fifo_C_drain_C_drain_IO_L1_out_1_6_U_if_empty_n),
    .fifo_C_drain_C_drain_IO_L1_out_1_6130_fifo_cap       (C_drain_IO_L1_out_43_U0_fifo_C_drain_C_IO_L1_out_1_6130_fifo_cap),
    .fifo_C_drain_C_drain_IO_L1_out_1_6130_num_data_valid (C_drain_IO_L1_out_43_U0_fifo_C_C_IO_L1_out_1_6130_num_data_valid),
    .fifo_C_drain_C_drain_IO_L1_out_1_6130_read           (C_drain_IO_L1_out_43_U0_fifo_C_drain_C_IO_L1_out_1_6130_read),
    .fifo_C_drain_PE_5_1103_dout                          (fifo_C_drain_PE_5_1_U_if_dout),
    .fifo_C_drain_PE_5_1103_empty_n                       (fifo_C_drain_PE_5_1_U_if_empty_n),
    .fifo_C_drain_PE_5_1103_fifo_cap                      (C_drain_IO_L1_out_43_U0_fifo_C_drain_PE_5_1103_fifo_cap),
    .fifo_C_drain_PE_5_1103_num_data_valid                (C_drain_IO_L1_out_43_U0_fifo_C_drain_PE_5_1103_num_data_valid),
    .fifo_C_drain_PE_5_1103_read                          (C_drain_IO_L1_out_43_U0_fifo_C_PE_5_1103_read_1)
);

kernel3_C_drain_IO_L1_out_44 C_drain_IO_L1_out_44_U0 (
    .ap_clk                                               (ap_clk),
    .ap_continue                                          ( 1'b1),
    .ap_idle                                              (C_drain_IO_L1_out_44_U0_ap_idle_1),
    .ap_ready                                             (C_drain_IO_L1_out_44_U0_ap_ready_1),
    .ap_rst                                               (C_drain_IO_L1_out_44_U0_ap_rst),
    .ap_start                                             (C_drain_IO_L1_out_44_U0_ap_start_1),
    .fifo_C_drain_C_drain_IO_L1_out_1_4128_din            (C_drain_IO_L1_out_44_U0_fifo_C_drain_C_IO_L1_out_1_4128_din),
    .fifo_C_drain_C_drain_IO_L1_out_1_4128_fifo_cap       (C_drain_IO_L1_out_44_U0_fifo_C_drain_C_IO_L1_out_1_4128_fifo_cap),
    .fifo_C_drain_C_drain_IO_L1_out_1_4128_full_n         (fifo_C_drain_C_drain_IO_L1_out_1_4_U_if_full_n),
    .fifo_C_drain_C_drain_IO_L1_out_1_4128_num_data_valid (C_drain_IO_L1_out_44_U0_fifo_C_C_IO_L1_out_1_4128_num_data_valid),
    .fifo_C_drain_C_drain_IO_L1_out_1_4128_write          (C_drain_IO_L1_out_44_U0_fifo_C_drain_C_IO_L1_out_1_4128_write),
    .fifo_C_drain_C_drain_IO_L1_out_1_5129_dout           (fifo_C_drain_C_drain_IO_L1_out_1_5_U_if_dout),
    .fifo_C_drain_C_drain_IO_L1_out_1_5129_empty_n        (fifo_C_drain_C_drain_IO_L1_out_1_5_U_if_empty_n),
    .fifo_C_drain_C_drain_IO_L1_out_1_5129_fifo_cap       (C_drain_IO_L1_out_44_U0_fifo_C_drain_C_IO_L1_out_1_5129_fifo_cap),
    .fifo_C_drain_C_drain_IO_L1_out_1_5129_num_data_valid (C_drain_IO_L1_out_44_U0_fifo_C_C_IO_L1_out_1_5129_num_data_valid),
    .fifo_C_drain_C_drain_IO_L1_out_1_5129_read           (C_drain_IO_L1_out_44_U0_fifo_C_drain_C_IO_L1_out_1_5129_read),
    .fifo_C_drain_PE_4_1102_dout                          (fifo_C_drain_PE_4_1_U_if_dout),
    .fifo_C_drain_PE_4_1102_empty_n                       (fifo_C_drain_PE_4_1_U_if_empty_n),
    .fifo_C_drain_PE_4_1102_fifo_cap                      (C_drain_IO_L1_out_44_U0_fifo_C_drain_PE_4_1102_fifo_cap),
    .fifo_C_drain_PE_4_1102_num_data_valid                (C_drain_IO_L1_out_44_U0_fifo_C_drain_PE_4_1102_num_data_valid),
    .fifo_C_drain_PE_4_1102_read                          (C_drain_IO_L1_out_44_U0_fifo_C_PE_4_1102_read_1)
);

kernel3_C_drain_IO_L1_out_45 C_drain_IO_L1_out_45_U0 (
    .ap_clk                                               (ap_clk),
    .ap_continue                                          ( 1'b1),
    .ap_idle                                              (C_drain_IO_L1_out_45_U0_ap_idle_1),
    .ap_ready                                             (C_drain_IO_L1_out_45_U0_ap_ready_1),
    .ap_rst                                               (C_drain_IO_L1_out_45_U0_ap_rst),
    .ap_start                                             (C_drain_IO_L1_out_45_U0_ap_start_1),
    .fifo_C_drain_C_drain_IO_L1_out_1_3127_din            (C_drain_IO_L1_out_45_U0_fifo_C_drain_C_IO_L1_out_1_3127_din),
    .fifo_C_drain_C_drain_IO_L1_out_1_3127_fifo_cap       (C_drain_IO_L1_out_45_U0_fifo_C_drain_C_IO_L1_out_1_3127_fifo_cap),
    .fifo_C_drain_C_drain_IO_L1_out_1_3127_full_n         (fifo_C_drain_C_drain_IO_L1_out_1_3_U_if_full_n),
    .fifo_C_drain_C_drain_IO_L1_out_1_3127_num_data_valid (C_drain_IO_L1_out_45_U0_fifo_C_C_IO_L1_out_1_3127_num_data_valid),
    .fifo_C_drain_C_drain_IO_L1_out_1_3127_write          (C_drain_IO_L1_out_45_U0_fifo_C_drain_C_IO_L1_out_1_3127_write),
    .fifo_C_drain_C_drain_IO_L1_out_1_4128_dout           (fifo_C_drain_C_drain_IO_L1_out_1_4_U_if_dout),
    .fifo_C_drain_C_drain_IO_L1_out_1_4128_empty_n        (fifo_C_drain_C_drain_IO_L1_out_1_4_U_if_empty_n),
    .fifo_C_drain_C_drain_IO_L1_out_1_4128_fifo_cap       (C_drain_IO_L1_out_45_U0_fifo_C_drain_C_IO_L1_out_1_4128_fifo_cap),
    .fifo_C_drain_C_drain_IO_L1_out_1_4128_num_data_valid (C_drain_IO_L1_out_45_U0_fifo_C_C_IO_L1_out_1_4128_num_data_valid),
    .fifo_C_drain_C_drain_IO_L1_out_1_4128_read           (C_drain_IO_L1_out_45_U0_fifo_C_drain_C_IO_L1_out_1_4128_read),
    .fifo_C_drain_PE_3_1101_dout                          (fifo_C_drain_PE_3_1_U_if_dout),
    .fifo_C_drain_PE_3_1101_empty_n                       (fifo_C_drain_PE_3_1_U_if_empty_n),
    .fifo_C_drain_PE_3_1101_fifo_cap                      (C_drain_IO_L1_out_45_U0_fifo_C_drain_PE_3_1101_fifo_cap),
    .fifo_C_drain_PE_3_1101_num_data_valid                (C_drain_IO_L1_out_45_U0_fifo_C_drain_PE_3_1101_num_data_valid),
    .fifo_C_drain_PE_3_1101_read                          (C_drain_IO_L1_out_45_U0_fifo_C_PE_3_1101_read_1)
);

kernel3_C_drain_IO_L1_out_46 C_drain_IO_L1_out_46_U0 (
    .ap_clk                                               (ap_clk),
    .ap_continue                                          ( 1'b1),
    .ap_idle                                              (C_drain_IO_L1_out_46_U0_ap_idle_1),
    .ap_ready                                             (C_drain_IO_L1_out_46_U0_ap_ready_1),
    .ap_rst                                               (C_drain_IO_L1_out_46_U0_ap_rst),
    .ap_start                                             (C_drain_IO_L1_out_46_U0_ap_start_1),
    .fifo_C_drain_C_drain_IO_L1_out_1_2126_din            (C_drain_IO_L1_out_46_U0_fifo_C_drain_C_IO_L1_out_1_2126_din),
    .fifo_C_drain_C_drain_IO_L1_out_1_2126_fifo_cap       (C_drain_IO_L1_out_46_U0_fifo_C_drain_C_IO_L1_out_1_2126_fifo_cap),
    .fifo_C_drain_C_drain_IO_L1_out_1_2126_full_n         (fifo_C_drain_C_drain_IO_L1_out_1_2_U_if_full_n),
    .fifo_C_drain_C_drain_IO_L1_out_1_2126_num_data_valid (C_drain_IO_L1_out_46_U0_fifo_C_C_IO_L1_out_1_2126_num_data_valid),
    .fifo_C_drain_C_drain_IO_L1_out_1_2126_write          (C_drain_IO_L1_out_46_U0_fifo_C_drain_C_IO_L1_out_1_2126_write),
    .fifo_C_drain_C_drain_IO_L1_out_1_3127_dout           (fifo_C_drain_C_drain_IO_L1_out_1_3_U_if_dout),
    .fifo_C_drain_C_drain_IO_L1_out_1_3127_empty_n        (fifo_C_drain_C_drain_IO_L1_out_1_3_U_if_empty_n),
    .fifo_C_drain_C_drain_IO_L1_out_1_3127_fifo_cap       (C_drain_IO_L1_out_46_U0_fifo_C_drain_C_IO_L1_out_1_3127_fifo_cap),
    .fifo_C_drain_C_drain_IO_L1_out_1_3127_num_data_valid (C_drain_IO_L1_out_46_U0_fifo_C_C_IO_L1_out_1_3127_num_data_valid),
    .fifo_C_drain_C_drain_IO_L1_out_1_3127_read           (C_drain_IO_L1_out_46_U0_fifo_C_drain_C_IO_L1_out_1_3127_read),
    .fifo_C_drain_PE_2_1100_dout                          (fifo_C_drain_PE_2_1_U_if_dout),
    .fifo_C_drain_PE_2_1100_empty_n                       (fifo_C_drain_PE_2_1_U_if_empty_n),
    .fifo_C_drain_PE_2_1100_fifo_cap                      (C_drain_IO_L1_out_46_U0_fifo_C_drain_PE_2_1100_fifo_cap),
    .fifo_C_drain_PE_2_1100_num_data_valid                (C_drain_IO_L1_out_46_U0_fifo_C_drain_PE_2_1100_num_data_valid),
    .fifo_C_drain_PE_2_1100_read                          (C_drain_IO_L1_out_46_U0_fifo_C_PE_2_1100_read_1)
);

kernel3_C_drain_IO_L1_out_47 C_drain_IO_L1_out_47_U0 (
    .ap_clk                                               (ap_clk),
    .ap_continue                                          ( 1'b1),
    .ap_idle                                              (C_drain_IO_L1_out_47_U0_ap_idle_1),
    .ap_ready                                             (C_drain_IO_L1_out_47_U0_ap_ready_1),
    .ap_rst                                               (C_drain_IO_L1_out_47_U0_ap_rst),
    .ap_start                                             (C_drain_IO_L1_out_47_U0_ap_start_1),
    .fifo_C_drain_C_drain_IO_L1_out_1_1125_din            (C_drain_IO_L1_out_47_U0_fifo_C_drain_C_IO_L1_out_1_1125_din),
    .fifo_C_drain_C_drain_IO_L1_out_1_1125_fifo_cap       (C_drain_IO_L1_out_47_U0_fifo_C_drain_C_IO_L1_out_1_1125_fifo_cap),
    .fifo_C_drain_C_drain_IO_L1_out_1_1125_full_n         (fifo_C_drain_C_drain_IO_L1_out_1_1_U_if_full_n),
    .fifo_C_drain_C_drain_IO_L1_out_1_1125_num_data_valid (C_drain_IO_L1_out_47_U0_fifo_C_C_IO_L1_out_1_1125_num_data_valid),
    .fifo_C_drain_C_drain_IO_L1_out_1_1125_write          (C_drain_IO_L1_out_47_U0_fifo_C_drain_C_IO_L1_out_1_1125_write),
    .fifo_C_drain_C_drain_IO_L1_out_1_2126_dout           (fifo_C_drain_C_drain_IO_L1_out_1_2_U_if_dout),
    .fifo_C_drain_C_drain_IO_L1_out_1_2126_empty_n        (fifo_C_drain_C_drain_IO_L1_out_1_2_U_if_empty_n),
    .fifo_C_drain_C_drain_IO_L1_out_1_2126_fifo_cap       (C_drain_IO_L1_out_47_U0_fifo_C_drain_C_IO_L1_out_1_2126_fifo_cap),
    .fifo_C_drain_C_drain_IO_L1_out_1_2126_num_data_valid (C_drain_IO_L1_out_47_U0_fifo_C_C_IO_L1_out_1_2126_num_data_valid),
    .fifo_C_drain_C_drain_IO_L1_out_1_2126_read           (C_drain_IO_L1_out_47_U0_fifo_C_drain_C_IO_L1_out_1_2126_read),
    .fifo_C_drain_PE_1_199_dout                           (fifo_C_drain_PE_1_1_U_if_dout),
    .fifo_C_drain_PE_1_199_empty_n                        (fifo_C_drain_PE_1_1_U_if_empty_n),
    .fifo_C_drain_PE_1_199_fifo_cap                       (C_drain_IO_L1_out_47_U0_fifo_C_drain_PE_1_199_fifo_cap),
    .fifo_C_drain_PE_1_199_num_data_valid                 (C_drain_IO_L1_out_47_U0_fifo_C_drain_PE_1_199_num_data_valid),
    .fifo_C_drain_PE_1_199_read                           (C_drain_IO_L1_out_47_U0_fifo_C_PE_1_199_read_1)
);

kernel3_C_drain_IO_L1_out_48 C_drain_IO_L1_out_48_U0 (
    .ap_clk                                               (ap_clk),
    .ap_continue                                          ( 1'b1),
    .ap_idle                                              (C_drain_IO_L1_out_48_U0_ap_idle_1),
    .ap_ready                                             (C_drain_IO_L1_out_48_U0_ap_ready_1),
    .ap_rst                                               (C_drain_IO_L1_out_48_U0_ap_rst),
    .ap_start                                             (C_drain_IO_L1_out_48_U0_ap_start_1),
    .fifo_C_drain_C_drain_IO_L1_out_1_0124_din            (C_drain_IO_L1_out_48_U0_fifo_C_drain_C_IO_L1_out_1_0124_din),
    .fifo_C_drain_C_drain_IO_L1_out_1_0124_fifo_cap       (C_drain_IO_L1_out_48_U0_fifo_C_drain_C_IO_L1_out_1_0124_fifo_cap),
    .fifo_C_drain_C_drain_IO_L1_out_1_0124_full_n         (fifo_C_drain_C_drain_IO_L1_out_1_0_U_if_full_n),
    .fifo_C_drain_C_drain_IO_L1_out_1_0124_num_data_valid (C_drain_IO_L1_out_48_U0_fifo_C_C_IO_L1_out_1_0124_num_data_valid),
    .fifo_C_drain_C_drain_IO_L1_out_1_0124_write          (C_drain_IO_L1_out_48_U0_fifo_C_drain_C_IO_L1_out_1_0124_write),
    .fifo_C_drain_C_drain_IO_L1_out_1_1125_dout           (fifo_C_drain_C_drain_IO_L1_out_1_1_U_if_dout),
    .fifo_C_drain_C_drain_IO_L1_out_1_1125_empty_n        (fifo_C_drain_C_drain_IO_L1_out_1_1_U_if_empty_n),
    .fifo_C_drain_C_drain_IO_L1_out_1_1125_fifo_cap       (C_drain_IO_L1_out_48_U0_fifo_C_drain_C_IO_L1_out_1_1125_fifo_cap),
    .fifo_C_drain_C_drain_IO_L1_out_1_1125_num_data_valid (C_drain_IO_L1_out_48_U0_fifo_C_C_IO_L1_out_1_1125_num_data_valid),
    .fifo_C_drain_C_drain_IO_L1_out_1_1125_read           (C_drain_IO_L1_out_48_U0_fifo_C_drain_C_IO_L1_out_1_1125_read),
    .fifo_C_drain_PE_0_198_dout                           (fifo_C_drain_PE_0_1_U_if_dout),
    .fifo_C_drain_PE_0_198_empty_n                        (fifo_C_drain_PE_0_1_U_if_empty_n),
    .fifo_C_drain_PE_0_198_fifo_cap                       (C_drain_IO_L1_out_48_U0_fifo_C_drain_PE_0_198_fifo_cap),
    .fifo_C_drain_PE_0_198_num_data_valid                 (C_drain_IO_L1_out_48_U0_fifo_C_drain_PE_0_198_num_data_valid),
    .fifo_C_drain_PE_0_198_read                           (C_drain_IO_L1_out_48_U0_fifo_C_PE_0_198_read_1)
);

kernel3_C_drain_IO_L1_out C_drain_IO_L1_out_U0 (
    .ap_clk                                                (ap_clk),
    .ap_continue                                           ( 1'b1),
    .ap_idle                                               (C_drain_IO_L1_out_U0_ap_idle_1),
    .ap_ready                                              (C_drain_IO_L1_out_U0_ap_ready_1),
    .ap_rst                                                (C_drain_IO_L1_out_U0_ap_rst),
    .ap_start                                              (C_drain_IO_L1_out_U0_ap_start_1),
    .fifo_C_drain_C_drain_IO_L1_out_0_11122_din            (C_drain_IO_L1_out_U0_fifo_C_C_IO_L1_0_11122_din_1),
    .fifo_C_drain_C_drain_IO_L1_out_0_11122_fifo_cap       (C_drain_IO_L1_out_U0_fifo_C_drain_C_IO_L1_out_0_11122_fifo_cap),
    .fifo_C_drain_C_drain_IO_L1_out_0_11122_full_n         (fifo_C_drain_C_drain_IO_L1_out_0_11_U_if_full_n),
    .fifo_C_drain_C_drain_IO_L1_out_0_11122_num_data_valid (C_drain_IO_L1_out_U0_fifo_C_C_IO_L1_out_0_11122_num_data_valid),
    .fifo_C_drain_C_drain_IO_L1_out_0_11122_write          (C_drain_IO_L1_out_U0_fifo_C_drain_C_IO_L1_out_0_11122_write),
    .fifo_C_drain_C_drain_IO_L1_out_0_12123_dout           (fifo_C_drain_C_drain_IO_L1_out_0_12_U_if_dout),
    .fifo_C_drain_C_drain_IO_L1_out_0_12123_empty_n        (fifo_C_drain_C_drain_IO_L1_out_0_12_U_if_empty_n),
    .fifo_C_drain_C_drain_IO_L1_out_0_12123_fifo_cap       (C_drain_IO_L1_out_U0_fifo_C_drain_C_IO_L1_out_0_12123_fifo_cap),
    .fifo_C_drain_C_drain_IO_L1_out_0_12123_num_data_valid (C_drain_IO_L1_out_U0_fifo_C_C_IO_L1_out_0_12123_num_data_valid),
    .fifo_C_drain_C_drain_IO_L1_out_0_12123_read           (C_drain_IO_L1_out_U0_fifo_C_C_IO_L1_0_12123_read_1),
    .fifo_C_drain_PE_11_096_dout                           (fifo_C_drain_PE_11_0_U_if_dout),
    .fifo_C_drain_PE_11_096_empty_n                        (fifo_C_drain_PE_11_0_U_if_empty_n),
    .fifo_C_drain_PE_11_096_fifo_cap                       (C_drain_IO_L1_out_U0_fifo_C_drain_PE_11_096_fifo_cap),
    .fifo_C_drain_PE_11_096_num_data_valid                 (C_drain_IO_L1_out_U0_fifo_C_drain_PE_11_096_num_data_valid),
    .fifo_C_drain_PE_11_096_read                           (C_drain_IO_L1_out_U0_fifo_C_drain_PE_11_096_read_1)
);

kernel3_C_drain_IO_L1_out_boundary_36 C_drain_IO_L1_out_boundary_36_U0 (
    .ap_clk                                                (ap_clk),
    .ap_continue                                           ( 1'b1),
    .ap_idle                                               (C_drain_IO_L1_out_boundary_36_U0_ap_idle_1),
    .ap_ready                                              (C_drain_IO_L1_out_boundary_36_U0_ap_ready_1),
    .ap_rst                                                (C_drain_IO_L1_out_boundary_36_U0_ap_rst),
    .ap_start                                              (C_drain_IO_L1_out_boundary_36_U0_ap_start_1),
    .fifo_C_drain_C_drain_IO_L1_out_1_12136_din            (C_drain_IO_L1_out_boundary_36_U0_fifo_C_C_IO_L1_out_1_12136_din),
    .fifo_C_drain_C_drain_IO_L1_out_1_12136_fifo_cap       (C_drain_IO_L1_out_boundary_36_U0_fifo_C_C_IO_L1_out_1_12136_cap),
    .fifo_C_drain_C_drain_IO_L1_out_1_12136_full_n         (fifo_C_drain_C_drain_IO_L1_out_1_12_U_if_full_n),
    .fifo_C_drain_C_drain_IO_L1_out_1_12136_num_data_valid (C_drain_IO_L1_out_boundary_36_U0_fifo_C_C_1_12136_num_data_valid),
    .fifo_C_drain_C_drain_IO_L1_out_1_12136_write          (C_drain_IO_L1_out_boundary_36_U0_fifo_C_C_IO_L1_1_12136_write),
    .fifo_C_drain_PE_12_1110_dout                          (fifo_C_drain_PE_12_1_U_if_dout),
    .fifo_C_drain_PE_12_1110_empty_n                       (fifo_C_drain_PE_12_1_U_if_empty_n),
    .fifo_C_drain_PE_12_1110_fifo_cap                      (C_drain_IO_L1_out_boundary_36_U0_fifo_C_PE_12_1110_fifo_cap),
    .fifo_C_drain_PE_12_1110_num_data_valid                (C_drain_IO_L1_out_boundary_36_U0_fifo_PE_12_1110_num_data_valid),
    .fifo_C_drain_PE_12_1110_read                          (C_drain_IO_L1_out_36_U0_fifo_PE_12_1110_read_1)
);

kernel3_C_drain_IO_L1_out_boundary C_drain_IO_L1_out_boundary_U0 (
    .ap_clk                                                (ap_clk),
    .ap_continue                                           ( 1'b1),
    .ap_idle                                               (C_drain_IO_L1_out_boundary_U0_ap_idle_1),
    .ap_ready                                              (C_drain_IO_L1_out_boundary_U0_ap_ready_1),
    .ap_rst                                                (C_drain_IO_L1_out_boundary_U0_ap_rst),
    .ap_start                                              (C_drain_IO_L1_out_boundary_U0_ap_start_1),
    .fifo_C_drain_C_drain_IO_L1_out_0_12123_din            (C_drain_IO_L1_out_boundary_U0_fifo_C_C_IO_L1_out_0_12123_din),
    .fifo_C_drain_C_drain_IO_L1_out_0_12123_fifo_cap       (C_drain_IO_L1_out_boundary_U0_fifo_C_C_IO_L1_out_0_12123_cap),
    .fifo_C_drain_C_drain_IO_L1_out_0_12123_full_n         (fifo_C_drain_C_drain_IO_L1_out_0_12_U_if_full_n),
    .fifo_C_drain_C_drain_IO_L1_out_0_12123_num_data_valid (C_drain_IO_L1_out_boundary_U0_fifo_C_C_L1_0_12123_num_data_valid),
    .fifo_C_drain_C_drain_IO_L1_out_0_12123_write          (C_drain_IO_L1_out_boundary_U0_fifo_C_C_IO_L1_out_0_12123_write),
    .fifo_C_drain_PE_12_097_dout                           (fifo_C_drain_PE_12_0_U_if_dout),
    .fifo_C_drain_PE_12_097_empty_n                        (fifo_C_drain_PE_12_0_U_if_empty_n),
    .fifo_C_drain_PE_12_097_fifo_cap                       (C_drain_IO_L1_out_boundary_U0_fifo_C_drain_PE_12_097_fifo_cap),
    .fifo_C_drain_PE_12_097_num_data_valid                 (C_drain_IO_L1_out_boundary_U0_fifo_C_PE_12_097_num_data_valid),
    .fifo_C_drain_PE_12_097_read                           (C_drain_IO_L1_out_U0_fifo_PE_12_097_read_1)
);

kernel3_C_drain_IO_L2_out C_drain_IO_L2_out_U0 (
    .ap_clk                                               (ap_clk),
    .ap_continue                                          ( 1'b1),
    .ap_idle                                              (C_drain_IO_L2_out_U0_ap_idle_1),
    .ap_ready                                             (C_drain_IO_L2_out_U0_ap_ready_1),
    .ap_rst                                               (C_drain_IO_L2_out_U0_ap_rst),
    .ap_start                                             (C_drain_IO_L2_out_U0_ap_start_1),
    .fifo_C_drain_C_drain_IO_L1_out_0_0111_dout           (fifo_C_drain_C_drain_IO_L1_out_0_0_U_if_dout),
    .fifo_C_drain_C_drain_IO_L1_out_0_0111_empty_n        (fifo_C_drain_C_drain_IO_L1_out_0_0_U_if_empty_n),
    .fifo_C_drain_C_drain_IO_L1_out_0_0111_fifo_cap       (C_drain_IO_L2_out_U0_fifo_C_drain_C_IO_L1_out_0_0111_fifo_cap),
    .fifo_C_drain_C_drain_IO_L1_out_0_0111_num_data_valid (C_drain_IO_L2_out_U0_fifo_C_C_IO_L1_out_0_0111_num_data_valid),
    .fifo_C_drain_C_drain_IO_L1_out_0_0111_read           (C_drain_IO_L2_out_U0_fifo_C_C_IO_L1_0_0111_read_1),
    .fifo_C_drain_C_drain_IO_L2_out_0137_din              (C_drain_IO_L2_out_U0_fifo_C_C_IO_L2_out_0137_din_1),
    .fifo_C_drain_C_drain_IO_L2_out_0137_fifo_cap         (C_drain_IO_L2_out_U0_fifo_C_drain_C_IO_L2_out_0137_fifo_cap),
    .fifo_C_drain_C_drain_IO_L2_out_0137_full_n           (fifo_C_drain_C_drain_IO_L2_out_0_U_if_full_n),
    .fifo_C_drain_C_drain_IO_L2_out_0137_num_data_valid   (C_drain_IO_L2_out_U0_fifo_C_C_IO_L2_out_0137_num_data_valid),
    .fifo_C_drain_C_drain_IO_L2_out_0137_write            (C_drain_IO_L2_out_U0_fifo_C_C_IO_L2_0137_write_1),
    .fifo_C_drain_C_drain_IO_L2_out_1138_dout             (fifo_C_drain_C_drain_IO_L2_out_1_U_if_dout),
    .fifo_C_drain_C_drain_IO_L2_out_1138_empty_n          (fifo_C_drain_C_drain_IO_L2_out_1_U_if_empty_n),
    .fifo_C_drain_C_drain_IO_L2_out_1138_fifo_cap         (C_drain_IO_L2_out_U0_fifo_C_drain_C_IO_L2_out_1138_fifo_cap),
    .fifo_C_drain_C_drain_IO_L2_out_1138_num_data_valid   (C_drain_IO_L2_out_U0_fifo_C_C_IO_L2_out_1138_num_data_valid),
    .fifo_C_drain_C_drain_IO_L2_out_1138_read             (C_drain_IO_L2_out_U0_fifo_C_C_IO_L2_1138_read_1)
);

kernel3_C_drain_IO_L2_out_boundary C_drain_IO_L2_out_boundary_U0 (
    .ap_clk                                               (ap_clk),
    .ap_continue                                          ( 1'b1),
    .ap_idle                                              (C_drain_IO_L2_out_boundary_U0_ap_idle_1),
    .ap_ready                                             (C_drain_IO_L2_out_boundary_U0_ap_ready_1),
    .ap_rst                                               (C_drain_IO_L2_out_boundary_U0_ap_rst),
    .ap_start                                             (C_drain_IO_L2_out_boundary_U0_ap_start_1),
    .fifo_C_drain_C_drain_IO_L1_out_1_0124_dout           (fifo_C_drain_C_drain_IO_L1_out_1_0_U_if_dout),
    .fifo_C_drain_C_drain_IO_L1_out_1_0124_empty_n        (fifo_C_drain_C_drain_IO_L1_out_1_0_U_if_empty_n),
    .fifo_C_drain_C_drain_IO_L1_out_1_0124_fifo_cap       (C_drain_IO_L2_out_boundary_U0_fifo_C_C_IO_L1_out_1_0124_fifo_cap),
    .fifo_C_drain_C_drain_IO_L1_out_1_0124_num_data_valid (C_drain_IO_L2_out_boundary_U0_fifo_C_C_L1_1_0124_num_data_valid),
    .fifo_C_drain_C_drain_IO_L1_out_1_0124_read           (C_drain_IO_L2_out_boundary_U0_fifo_C_C_IO_L1_out_1_0124_read),
    .fifo_C_drain_C_drain_IO_L2_out_1138_din              (C_drain_IO_L2_out_boundary_U0_fifo_C_drain_C_IO_L2_out_1138_din),
    .fifo_C_drain_C_drain_IO_L2_out_1138_fifo_cap         (C_drain_IO_L2_out_boundary_U0_fifo_C_C_IO_L2_out_1138_fifo_cap),
    .fifo_C_drain_C_drain_IO_L2_out_1138_full_n           (fifo_C_drain_C_drain_IO_L2_out_1_U_if_full_n),
    .fifo_C_drain_C_drain_IO_L2_out_1138_num_data_valid   (C_drain_IO_L2_out_boundary_U0_fifo_C_C_IO_L2_1138_num_data_valid),
    .fifo_C_drain_C_drain_IO_L2_out_1138_write            (C_drain_IO_L2_out_boundary_U0_fifo_C_C_IO_L2_out_1138_write)
);

kernel3_C_drain_IO_L3_out C_drain_IO_L3_out_U0 (
    .C_dout                                             (C_c_U_if_dout),
    .C_empty_n                                          (C_c_U_if_empty_n),
    .C_fifo_cap                                         (C_drain_IO_L3_out_U0_C_fifo_cap),
    .C_num_data_valid                                   (C_drain_IO_L3_out_U0_C_num_data_valid),
    .C_read                                             (C_drain_IO_L3_out_U0_C_read_1),
    .ap_clk                                             (ap_clk),
    .ap_continue                                        (C_drain_IO_L3_out_U0_ap_continue_1),
    .ap_done                                            (C_drain_IO_L3_out_U0_ap_done_1),
    .ap_idle                                            (C_drain_IO_L3_out_U0_ap_idle_1),
    .ap_ready                                           (C_drain_IO_L3_out_U0_ap_ready_1),
    .ap_rst                                             (C_drain_IO_L3_out_U0_ap_rst),
    .ap_start                                           (C_drain_IO_L3_out_U0_ap_start_1),
    .fifo_C_drain_C_drain_IO_L2_out_0137_dout           (fifo_C_drain_C_drain_IO_L2_out_0_U_if_dout),
    .fifo_C_drain_C_drain_IO_L2_out_0137_empty_n        (fifo_C_drain_C_drain_IO_L2_out_0_U_if_empty_n),
    .fifo_C_drain_C_drain_IO_L2_out_0137_fifo_cap       (C_drain_IO_L3_out_U0_fifo_C_drain_C_IO_L2_out_0137_fifo_cap),
    .fifo_C_drain_C_drain_IO_L2_out_0137_num_data_valid (C_drain_IO_L3_out_U0_fifo_C_C_IO_L2_out_0137_num_data_valid),
    .fifo_C_drain_C_drain_IO_L2_out_0137_read           (C_drain_IO_L3_out_U0_fifo_C_C_IO_L2_0137_read_1),
    .m_axi_gmem_C_ARREADY                               (1'b0),
    .m_axi_gmem_C_AWADDR                                (C_drain_IO_L3_out_U0_m_axi_gmem_C_AWADDR_1),
    .m_axi_gmem_C_AWLEN                                 (C_drain_IO_L3_out_U0_m_axi_gmem_C_AWLEN_1),
    .m_axi_gmem_C_AWREADY                               (gmem_C_m_axi_U_I_AWREADY),
    .m_axi_gmem_C_AWVALID                               (C_drain_IO_L3_out_U0_m_axi_gmem_C_AWVALID_1),
    .m_axi_gmem_C_BID                                   ( 1'd0),
    .m_axi_gmem_C_BREADY                                (C_drain_IO_L3_out_U0_m_axi_gmem_C_BREADY_1),
    .m_axi_gmem_C_BRESP                                 ( 2'd0),
    .m_axi_gmem_C_BUSER                                 ( 1'd0),
    .m_axi_gmem_C_BVALID                                (gmem_C_m_axi_U_I_BVALID),
    .m_axi_gmem_C_RDATA                                 (512'b0),
    .m_axi_gmem_C_RFIFONUM                              (9'b0),
    .m_axi_gmem_C_RID                                   (1'b0),
    .m_axi_gmem_C_RLAST                                 (1'b0),
    .m_axi_gmem_C_RRESP                                 (2'b0),
    .m_axi_gmem_C_RUSER                                 (1'b0),
    .m_axi_gmem_C_RVALID                                (1'b0),
    .m_axi_gmem_C_WDATA                                 (C_drain_IO_L3_out_U0_m_axi_gmem_C_WDATA_1),
    .m_axi_gmem_C_WREADY                                (gmem_C_m_axi_U_I_WREADY),
    .m_axi_gmem_C_WSTRB                                 (C_drain_IO_L3_out_U0_m_axi_gmem_C_WSTRB_1),
    .m_axi_gmem_C_WVALID                                (C_drain_IO_L3_out_U0_m_axi_gmem_C_WVALID_1)
);

kernel3_PE_wrapper_0_0 PE_wrapper_0_0_U0 (
    .ap_clk                               (ap_clk),
    .ap_continue                          ( 1'b1),
    .ap_idle                              (PE_wrapper_0_0_U0_ap_idle_1),
    .ap_ready                             (PE_wrapper_0_0_U0_ap_ready_1),
    .ap_rst                               (PE_wrapper_0_0_U0_ap_rst),
    .ap_start                             (PE_wrapper_0_0_U0_ap_start_1),
    .fifo_A_PE_0_018_dout                 (fifo_A_PE_0_0_U_if_dout),
    .fifo_A_PE_0_018_empty_n              (fifo_A_PE_0_0_U_if_empty_n),
    .fifo_A_PE_0_018_fifo_cap             (PE_wrapper_0_0_U0_fifo_A_PE_0_018_fifo_cap),
    .fifo_A_PE_0_018_num_data_valid       (PE_wrapper_0_0_U0_fifo_A_PE_0_018_num_data_valid),
    .fifo_A_PE_0_018_read                 (PE_wrapper_0_0_U0_fifo_A_PE_0_018_read_1),
    .fifo_A_PE_0_119_din                  (PE_wrapper_0_0_U0_fifo_A_PE_0_119_din_1),
    .fifo_A_PE_0_119_fifo_cap             (PE_wrapper_0_0_U0_fifo_A_PE_0_119_fifo_cap),
    .fifo_A_PE_0_119_full_n               (fifo_A_PE_0_1_U_if_full_n),
    .fifo_A_PE_0_119_num_data_valid       (PE_wrapper_0_0_U0_fifo_A_PE_0_119_num_data_valid),
    .fifo_A_PE_0_119_write                (PE_wrapper_0_0_U0_fifo_A_PE_0_119_write_1),
    .fifo_B_PE_0_057_dout                 (fifo_B_PE_0_0_U_if_dout),
    .fifo_B_PE_0_057_empty_n              (fifo_B_PE_0_0_U_if_empty_n),
    .fifo_B_PE_0_057_fifo_cap             (PE_wrapper_0_0_U0_fifo_B_PE_0_057_fifo_cap),
    .fifo_B_PE_0_057_num_data_valid       (PE_wrapper_0_0_U0_fifo_B_PE_0_057_num_data_valid),
    .fifo_B_PE_0_057_read                 (PE_wrapper_0_0_U0_fifo_B_PE_0_057_read_1),
    .fifo_B_PE_1_058_din                  (PE_wrapper_0_0_U0_fifo_B_PE_1_058_din_1),
    .fifo_B_PE_1_058_fifo_cap             (PE_wrapper_0_0_U0_fifo_B_PE_1_058_fifo_cap),
    .fifo_B_PE_1_058_full_n               (fifo_B_PE_1_0_U_if_full_n),
    .fifo_B_PE_1_058_num_data_valid       (PE_wrapper_0_0_U0_fifo_B_PE_1_058_num_data_valid),
    .fifo_B_PE_1_058_write                (PE_wrapper_0_0_U0_fifo_B_PE_1_058_write_1),
    .fifo_C_drain_PE_0_085_din            (PE_wrapper_0_0_U0_fifo_C_drain_PE_0_085_din_1),
    .fifo_C_drain_PE_0_085_fifo_cap       (PE_wrapper_0_0_U0_fifo_C_drain_PE_0_085_fifo_cap),
    .fifo_C_drain_PE_0_085_full_n         (fifo_C_drain_PE_0_0_U_if_full_n),
    .fifo_C_drain_PE_0_085_num_data_valid (PE_wrapper_0_0_U0_fifo_C_drain_PE_0_085_num_data_valid),
    .fifo_C_drain_PE_0_085_write          (PE_wrapper_0_0_U0_fifo_C_drain_PE_0_085_write_1)
);

kernel3_PE_wrapper_0_1 PE_wrapper_0_1_U0 (
    .ap_clk                               (ap_clk),
    .ap_continue                          ( 1'b1),
    .ap_idle                              (PE_wrapper_0_1_U0_ap_idle_1),
    .ap_ready                             (PE_wrapper_0_1_U0_ap_ready_1),
    .ap_rst                               (PE_wrapper_0_1_U0_ap_rst),
    .ap_start                             (PE_wrapper_0_1_U0_ap_start_1),
    .fifo_A_PE_0_119_dout                 (fifo_A_PE_0_1_U_if_dout),
    .fifo_A_PE_0_119_empty_n              (fifo_A_PE_0_1_U_if_empty_n),
    .fifo_A_PE_0_119_fifo_cap             (PE_wrapper_0_1_U0_fifo_A_PE_0_119_fifo_cap),
    .fifo_A_PE_0_119_num_data_valid       (PE_wrapper_0_1_U0_fifo_A_PE_0_119_num_data_valid),
    .fifo_A_PE_0_119_read                 (PE_wrapper_0_1_U0_fifo_A_PE_0_119_read_1),
    .fifo_A_PE_0_220_din                  (PE_wrapper_0_1_U0_fifo_A_PE_0_220_din_1),
    .fifo_A_PE_0_220_fifo_cap             (PE_wrapper_0_1_U0_fifo_A_PE_0_220_fifo_cap),
    .fifo_A_PE_0_220_full_n               (fifo_A_PE_0_2_U_if_full_n),
    .fifo_A_PE_0_220_num_data_valid       (PE_wrapper_0_1_U0_fifo_A_PE_0_220_num_data_valid),
    .fifo_A_PE_0_220_write                (PE_wrapper_0_1_U0_fifo_A_PE_0_220_write_1),
    .fifo_B_PE_0_171_dout                 (fifo_B_PE_0_1_U_if_dout),
    .fifo_B_PE_0_171_empty_n              (fifo_B_PE_0_1_U_if_empty_n),
    .fifo_B_PE_0_171_fifo_cap             (PE_wrapper_0_1_U0_fifo_B_PE_0_171_fifo_cap),
    .fifo_B_PE_0_171_num_data_valid       (PE_wrapper_0_1_U0_fifo_B_PE_0_171_num_data_valid),
    .fifo_B_PE_0_171_read                 (PE_wrapper_0_1_U0_fifo_B_PE_0_171_read_1),
    .fifo_B_PE_1_172_din                  (PE_wrapper_0_1_U0_fifo_B_PE_1_172_din_1),
    .fifo_B_PE_1_172_fifo_cap             (PE_wrapper_0_1_U0_fifo_B_PE_1_172_fifo_cap),
    .fifo_B_PE_1_172_full_n               (fifo_B_PE_1_1_U_if_full_n),
    .fifo_B_PE_1_172_num_data_valid       (PE_wrapper_0_1_U0_fifo_B_PE_1_172_num_data_valid),
    .fifo_B_PE_1_172_write                (PE_wrapper_0_1_U0_fifo_B_PE_1_172_write_1),
    .fifo_C_drain_PE_0_198_din            (PE_wrapper_0_1_U0_fifo_C_drain_PE_0_198_din_1),
    .fifo_C_drain_PE_0_198_fifo_cap       (PE_wrapper_0_1_U0_fifo_C_drain_PE_0_198_fifo_cap),
    .fifo_C_drain_PE_0_198_full_n         (fifo_C_drain_PE_0_1_U_if_full_n),
    .fifo_C_drain_PE_0_198_num_data_valid (PE_wrapper_0_1_U0_fifo_C_drain_PE_0_198_num_data_valid),
    .fifo_C_drain_PE_0_198_write          (PE_wrapper_0_1_U0_fifo_C_drain_PE_0_198_write_1)
);

kernel3_PE_wrapper_10_0 PE_wrapper_10_0_U0 (
    .ap_clk                                (ap_clk),
    .ap_continue                           ( 1'b1),
    .ap_idle                               (PE_wrapper_10_0_U0_ap_idle_1),
    .ap_ready                              (PE_wrapper_10_0_U0_ap_ready_1),
    .ap_rst                                (PE_wrapper_10_0_U0_ap_rst),
    .ap_start                              (PE_wrapper_10_0_U0_ap_start_1),
    .fifo_A_PE_10_048_dout                 (fifo_A_PE_10_0_U_if_dout),
    .fifo_A_PE_10_048_empty_n              (fifo_A_PE_10_0_U_if_empty_n),
    .fifo_A_PE_10_048_fifo_cap             (PE_wrapper_10_0_U0_fifo_A_PE_10_048_fifo_cap),
    .fifo_A_PE_10_048_num_data_valid       (PE_wrapper_10_0_U0_fifo_A_PE_10_048_num_data_valid),
    .fifo_A_PE_10_048_read                 (PE_wrapper_10_0_U0_fifo_A_PE_10_048_read_1),
    .fifo_A_PE_10_149_din                  (PE_wrapper_10_0_U0_fifo_A_PE_10_149_din_1),
    .fifo_A_PE_10_149_fifo_cap             (PE_wrapper_10_0_U0_fifo_A_PE_10_149_fifo_cap),
    .fifo_A_PE_10_149_full_n               (fifo_A_PE_10_1_U_if_full_n),
    .fifo_A_PE_10_149_num_data_valid       (PE_wrapper_10_0_U0_fifo_A_PE_10_149_num_data_valid),
    .fifo_A_PE_10_149_write                (PE_wrapper_10_0_U0_fifo_A_PE_10_149_write_1),
    .fifo_B_PE_10_067_dout                 (fifo_B_PE_10_0_U_if_dout),
    .fifo_B_PE_10_067_empty_n              (fifo_B_PE_10_0_U_if_empty_n),
    .fifo_B_PE_10_067_fifo_cap             (PE_wrapper_10_0_U0_fifo_B_PE_10_067_fifo_cap),
    .fifo_B_PE_10_067_num_data_valid       (PE_wrapper_10_0_U0_fifo_B_PE_10_067_num_data_valid),
    .fifo_B_PE_10_067_read                 (PE_wrapper_10_0_U0_fifo_B_PE_10_067_read_1),
    .fifo_B_PE_11_068_din                  (PE_wrapper_10_0_U0_fifo_B_PE_11_068_din_1),
    .fifo_B_PE_11_068_fifo_cap             (PE_wrapper_10_0_U0_fifo_B_PE_11_068_fifo_cap),
    .fifo_B_PE_11_068_full_n               (fifo_B_PE_11_0_U_if_full_n),
    .fifo_B_PE_11_068_num_data_valid       (PE_wrapper_10_0_U0_fifo_B_PE_11_068_num_data_valid),
    .fifo_B_PE_11_068_write                (PE_wrapper_10_0_U0_fifo_B_PE_11_068_write_1),
    .fifo_C_drain_PE_10_095_din            (PE_wrapper_10_0_U0_fifo_C_drain_PE_10_095_din_1),
    .fifo_C_drain_PE_10_095_fifo_cap       (PE_wrapper_10_0_U0_fifo_C_drain_PE_10_095_fifo_cap),
    .fifo_C_drain_PE_10_095_full_n         (fifo_C_drain_PE_10_0_U_if_full_n),
    .fifo_C_drain_PE_10_095_num_data_valid (PE_wrapper_10_0_U0_fifo_C_drain_PE_10_095_num_data_valid),
    .fifo_C_drain_PE_10_095_write          (PE_wrapper_10_0_U0_fifo_C_drain_PE_10_095_write_1)
);

kernel3_PE_wrapper_10_1 PE_wrapper_10_1_U0 (
    .ap_clk                                 (ap_clk),
    .ap_continue                            ( 1'b1),
    .ap_idle                                (PE_wrapper_10_1_U0_ap_idle_1),
    .ap_ready                               (PE_wrapper_10_1_U0_ap_ready_1),
    .ap_rst                                 (PE_wrapper_10_1_U0_ap_rst),
    .ap_start                               (PE_wrapper_10_1_U0_ap_start_1),
    .fifo_A_PE_10_149_dout                  (fifo_A_PE_10_1_U_if_dout),
    .fifo_A_PE_10_149_empty_n               (fifo_A_PE_10_1_U_if_empty_n),
    .fifo_A_PE_10_149_fifo_cap              (PE_wrapper_10_1_U0_fifo_A_PE_10_149_fifo_cap),
    .fifo_A_PE_10_149_num_data_valid        (PE_wrapper_10_1_U0_fifo_A_PE_10_149_num_data_valid),
    .fifo_A_PE_10_149_read                  (PE_wrapper_10_1_U0_fifo_A_PE_10_149_read_1),
    .fifo_A_PE_10_250_din                   (PE_wrapper_10_1_U0_fifo_A_PE_10_250_din_1),
    .fifo_A_PE_10_250_fifo_cap              (PE_wrapper_10_1_U0_fifo_A_PE_10_250_fifo_cap),
    .fifo_A_PE_10_250_full_n                (fifo_A_PE_10_2_U_if_full_n),
    .fifo_A_PE_10_250_num_data_valid        (PE_wrapper_10_1_U0_fifo_A_PE_10_250_num_data_valid),
    .fifo_A_PE_10_250_write                 (PE_wrapper_10_1_U0_fifo_A_PE_10_250_write_1),
    .fifo_B_PE_10_181_dout                  (fifo_B_PE_10_1_U_if_dout),
    .fifo_B_PE_10_181_empty_n               (fifo_B_PE_10_1_U_if_empty_n),
    .fifo_B_PE_10_181_fifo_cap              (PE_wrapper_10_1_U0_fifo_B_PE_10_181_fifo_cap),
    .fifo_B_PE_10_181_num_data_valid        (PE_wrapper_10_1_U0_fifo_B_PE_10_181_num_data_valid),
    .fifo_B_PE_10_181_read                  (PE_wrapper_10_1_U0_fifo_B_PE_10_181_read_1),
    .fifo_B_PE_11_182_din                   (PE_wrapper_10_1_U0_fifo_B_PE_11_182_din_1),
    .fifo_B_PE_11_182_fifo_cap              (PE_wrapper_10_1_U0_fifo_B_PE_11_182_fifo_cap),
    .fifo_B_PE_11_182_full_n                (fifo_B_PE_11_1_U_if_full_n),
    .fifo_B_PE_11_182_num_data_valid        (PE_wrapper_10_1_U0_fifo_B_PE_11_182_num_data_valid),
    .fifo_B_PE_11_182_write                 (PE_wrapper_10_1_U0_fifo_B_PE_11_182_write_1),
    .fifo_C_drain_PE_10_1108_din            (PE_wrapper_10_1_U0_fifo_C_drain_PE_10_1108_din_1),
    .fifo_C_drain_PE_10_1108_fifo_cap       (PE_wrapper_10_1_U0_fifo_C_drain_PE_10_1108_fifo_cap),
    .fifo_C_drain_PE_10_1108_full_n         (fifo_C_drain_PE_10_1_U_if_full_n),
    .fifo_C_drain_PE_10_1108_num_data_valid (PE_wrapper_10_1_U0_fifo_C_drain_PE_10_1108_num_data_valid),
    .fifo_C_drain_PE_10_1108_write          (PE_wrapper_10_1_U0_fifo_C_drain_PE_10_1108_write_1)
);

kernel3_PE_wrapper_11_0 PE_wrapper_11_0_U0 (
    .ap_clk                                (ap_clk),
    .ap_continue                           ( 1'b1),
    .ap_idle                               (PE_wrapper_11_0_U0_ap_idle_1),
    .ap_ready                              (PE_wrapper_11_0_U0_ap_ready_1),
    .ap_rst                                (PE_wrapper_11_0_U0_ap_rst),
    .ap_start                              (PE_wrapper_11_0_U0_ap_start_1),
    .fifo_A_PE_11_051_dout                 (fifo_A_PE_11_0_U_if_dout),
    .fifo_A_PE_11_051_empty_n              (fifo_A_PE_11_0_U_if_empty_n),
    .fifo_A_PE_11_051_fifo_cap             (PE_wrapper_11_0_U0_fifo_A_PE_11_051_fifo_cap),
    .fifo_A_PE_11_051_num_data_valid       (PE_wrapper_11_0_U0_fifo_A_PE_11_051_num_data_valid),
    .fifo_A_PE_11_051_read                 (PE_wrapper_11_0_U0_fifo_A_PE_11_051_read_1),
    .fifo_A_PE_11_152_din                  (PE_wrapper_11_0_U0_fifo_A_PE_11_152_din_1),
    .fifo_A_PE_11_152_fifo_cap             (PE_wrapper_11_0_U0_fifo_A_PE_11_152_fifo_cap),
    .fifo_A_PE_11_152_full_n               (fifo_A_PE_11_1_U_if_full_n),
    .fifo_A_PE_11_152_num_data_valid       (PE_wrapper_11_0_U0_fifo_A_PE_11_152_num_data_valid),
    .fifo_A_PE_11_152_write                (PE_wrapper_11_0_U0_fifo_A_PE_11_152_write_1),
    .fifo_B_PE_11_068_dout                 (fifo_B_PE_11_0_U_if_dout),
    .fifo_B_PE_11_068_empty_n              (fifo_B_PE_11_0_U_if_empty_n),
    .fifo_B_PE_11_068_fifo_cap             (PE_wrapper_11_0_U0_fifo_B_PE_11_068_fifo_cap),
    .fifo_B_PE_11_068_num_data_valid       (PE_wrapper_11_0_U0_fifo_B_PE_11_068_num_data_valid),
    .fifo_B_PE_11_068_read                 (PE_wrapper_11_0_U0_fifo_B_PE_11_068_read_1),
    .fifo_B_PE_12_069_din                  (PE_wrapper_11_0_U0_fifo_B_PE_12_069_din_1),
    .fifo_B_PE_12_069_fifo_cap             (PE_wrapper_11_0_U0_fifo_B_PE_12_069_fifo_cap),
    .fifo_B_PE_12_069_full_n               (fifo_B_PE_12_0_U_if_full_n),
    .fifo_B_PE_12_069_num_data_valid       (PE_wrapper_11_0_U0_fifo_B_PE_12_069_num_data_valid),
    .fifo_B_PE_12_069_write                (PE_wrapper_11_0_U0_fifo_B_PE_12_069_write_1),
    .fifo_C_drain_PE_11_096_din            (PE_wrapper_11_0_U0_fifo_C_drain_PE_11_096_din_1),
    .fifo_C_drain_PE_11_096_fifo_cap       (PE_wrapper_11_0_U0_fifo_C_drain_PE_11_096_fifo_cap),
    .fifo_C_drain_PE_11_096_full_n         (fifo_C_drain_PE_11_0_U_if_full_n),
    .fifo_C_drain_PE_11_096_num_data_valid (PE_wrapper_11_0_U0_fifo_C_drain_PE_11_096_num_data_valid),
    .fifo_C_drain_PE_11_096_write          (PE_wrapper_11_0_U0_fifo_C_drain_PE_11_096_write_1)
);

kernel3_PE_wrapper_11_1 PE_wrapper_11_1_U0 (
    .ap_clk                                 (ap_clk),
    .ap_continue                            ( 1'b1),
    .ap_idle                                (PE_wrapper_11_1_U0_ap_idle_1),
    .ap_ready                               (PE_wrapper_11_1_U0_ap_ready_1),
    .ap_rst                                 (PE_wrapper_11_1_U0_ap_rst),
    .ap_start                               (PE_wrapper_11_1_U0_ap_start_1),
    .fifo_A_PE_11_152_dout                  (fifo_A_PE_11_1_U_if_dout),
    .fifo_A_PE_11_152_empty_n               (fifo_A_PE_11_1_U_if_empty_n),
    .fifo_A_PE_11_152_fifo_cap              (PE_wrapper_11_1_U0_fifo_A_PE_11_152_fifo_cap),
    .fifo_A_PE_11_152_num_data_valid        (PE_wrapper_11_1_U0_fifo_A_PE_11_152_num_data_valid),
    .fifo_A_PE_11_152_read                  (PE_wrapper_11_1_U0_fifo_A_PE_11_152_read_1),
    .fifo_A_PE_11_253_din                   (PE_wrapper_11_1_U0_fifo_A_PE_11_253_din_1),
    .fifo_A_PE_11_253_fifo_cap              (PE_wrapper_11_1_U0_fifo_A_PE_11_253_fifo_cap),
    .fifo_A_PE_11_253_full_n                (fifo_A_PE_11_2_U_if_full_n),
    .fifo_A_PE_11_253_num_data_valid        (PE_wrapper_11_1_U0_fifo_A_PE_11_253_num_data_valid),
    .fifo_A_PE_11_253_write                 (PE_wrapper_11_1_U0_fifo_A_PE_11_253_write_1),
    .fifo_B_PE_11_182_dout                  (fifo_B_PE_11_1_U_if_dout),
    .fifo_B_PE_11_182_empty_n               (fifo_B_PE_11_1_U_if_empty_n),
    .fifo_B_PE_11_182_fifo_cap              (PE_wrapper_11_1_U0_fifo_B_PE_11_182_fifo_cap),
    .fifo_B_PE_11_182_num_data_valid        (PE_wrapper_11_1_U0_fifo_B_PE_11_182_num_data_valid),
    .fifo_B_PE_11_182_read                  (PE_wrapper_11_1_U0_fifo_B_PE_11_182_read_1),
    .fifo_B_PE_12_183_din                   (PE_wrapper_11_1_U0_fifo_B_PE_12_183_din_1),
    .fifo_B_PE_12_183_fifo_cap              (PE_wrapper_11_1_U0_fifo_B_PE_12_183_fifo_cap),
    .fifo_B_PE_12_183_full_n                (fifo_B_PE_12_1_U_if_full_n),
    .fifo_B_PE_12_183_num_data_valid        (PE_wrapper_11_1_U0_fifo_B_PE_12_183_num_data_valid),
    .fifo_B_PE_12_183_write                 (PE_wrapper_11_1_U0_fifo_B_PE_12_183_write_1),
    .fifo_C_drain_PE_11_1109_din            (PE_wrapper_11_1_U0_fifo_C_drain_PE_11_1109_din_1),
    .fifo_C_drain_PE_11_1109_fifo_cap       (PE_wrapper_11_1_U0_fifo_C_drain_PE_11_1109_fifo_cap),
    .fifo_C_drain_PE_11_1109_full_n         (fifo_C_drain_PE_11_1_U_if_full_n),
    .fifo_C_drain_PE_11_1109_num_data_valid (PE_wrapper_11_1_U0_fifo_C_drain_PE_11_1109_num_data_valid),
    .fifo_C_drain_PE_11_1109_write          (PE_wrapper_11_1_U0_fifo_C_drain_PE_11_1109_write_1)
);

kernel3_PE_wrapper_12_0 PE_wrapper_12_0_U0 (
    .ap_clk                                (ap_clk),
    .ap_continue                           ( 1'b1),
    .ap_idle                               (PE_wrapper_12_0_U0_ap_idle_1),
    .ap_ready                              (PE_wrapper_12_0_U0_ap_ready_1),
    .ap_rst                                (PE_wrapper_12_0_U0_ap_rst),
    .ap_start                              (PE_wrapper_12_0_U0_ap_start_1),
    .fifo_A_PE_12_054_dout                 (fifo_A_PE_12_0_U_if_dout),
    .fifo_A_PE_12_054_empty_n              (fifo_A_PE_12_0_U_if_empty_n),
    .fifo_A_PE_12_054_fifo_cap             (PE_wrapper_12_0_U0_fifo_A_PE_12_054_fifo_cap),
    .fifo_A_PE_12_054_num_data_valid       (PE_wrapper_12_0_U0_fifo_A_PE_12_054_num_data_valid),
    .fifo_A_PE_12_054_read                 (PE_wrapper_12_0_U0_fifo_A_PE_12_054_read_1),
    .fifo_A_PE_12_155_din                  (PE_wrapper_12_0_U0_fifo_A_PE_12_155_din_1),
    .fifo_A_PE_12_155_fifo_cap             (PE_wrapper_12_0_U0_fifo_A_PE_12_155_fifo_cap),
    .fifo_A_PE_12_155_full_n               (fifo_A_PE_12_1_U_if_full_n),
    .fifo_A_PE_12_155_num_data_valid       (PE_wrapper_12_0_U0_fifo_A_PE_12_155_num_data_valid),
    .fifo_A_PE_12_155_write                (PE_wrapper_12_0_U0_fifo_A_PE_12_155_write_1),
    .fifo_B_PE_12_069_dout                 (fifo_B_PE_12_0_U_if_dout),
    .fifo_B_PE_12_069_empty_n              (fifo_B_PE_12_0_U_if_empty_n),
    .fifo_B_PE_12_069_fifo_cap             (PE_wrapper_12_0_U0_fifo_B_PE_12_069_fifo_cap),
    .fifo_B_PE_12_069_num_data_valid       (PE_wrapper_12_0_U0_fifo_B_PE_12_069_num_data_valid),
    .fifo_B_PE_12_069_read                 (PE_wrapper_12_0_U0_fifo_B_PE_12_069_read_1),
    .fifo_B_PE_13_070_din                  (PE_wrapper_12_0_U0_fifo_B_PE_13_070_din_1),
    .fifo_B_PE_13_070_fifo_cap             (PE_wrapper_12_0_U0_fifo_B_PE_13_070_fifo_cap),
    .fifo_B_PE_13_070_full_n               (fifo_B_PE_13_0_U_if_full_n),
    .fifo_B_PE_13_070_num_data_valid       (PE_wrapper_12_0_U0_fifo_B_PE_13_070_num_data_valid),
    .fifo_B_PE_13_070_write                (PE_wrapper_12_0_U0_fifo_B_PE_13_070_write_1),
    .fifo_C_drain_PE_12_097_din            (PE_wrapper_12_0_U0_fifo_C_drain_PE_12_097_din_1),
    .fifo_C_drain_PE_12_097_fifo_cap       (PE_wrapper_12_0_U0_fifo_C_drain_PE_12_097_fifo_cap),
    .fifo_C_drain_PE_12_097_full_n         (fifo_C_drain_PE_12_0_U_if_full_n),
    .fifo_C_drain_PE_12_097_num_data_valid (PE_wrapper_12_0_U0_fifo_C_drain_PE_12_097_num_data_valid),
    .fifo_C_drain_PE_12_097_write          (PE_wrapper_12_0_U0_fifo_C_drain_PE_12_097_write_1)
);

kernel3_PE_wrapper_12_1 PE_wrapper_12_1_U0 (
    .ap_clk                                 (ap_clk),
    .ap_continue                            ( 1'b1),
    .ap_idle                                (PE_wrapper_12_1_U0_ap_idle_1),
    .ap_ready                               (PE_wrapper_12_1_U0_ap_ready_1),
    .ap_rst                                 (PE_wrapper_12_1_U0_ap_rst),
    .ap_start                               (PE_wrapper_12_1_U0_ap_start_1),
    .fifo_A_PE_12_155_dout                  (fifo_A_PE_12_1_U_if_dout),
    .fifo_A_PE_12_155_empty_n               (fifo_A_PE_12_1_U_if_empty_n),
    .fifo_A_PE_12_155_fifo_cap              (PE_wrapper_12_1_U0_fifo_A_PE_12_155_fifo_cap),
    .fifo_A_PE_12_155_num_data_valid        (PE_wrapper_12_1_U0_fifo_A_PE_12_155_num_data_valid),
    .fifo_A_PE_12_155_read                  (PE_wrapper_12_1_U0_fifo_A_PE_12_155_read_1),
    .fifo_A_PE_12_256_din                   (PE_wrapper_12_1_U0_fifo_A_PE_12_256_din_1),
    .fifo_A_PE_12_256_fifo_cap              (PE_wrapper_12_1_U0_fifo_A_PE_12_256_fifo_cap),
    .fifo_A_PE_12_256_full_n                (fifo_A_PE_12_2_U_if_full_n),
    .fifo_A_PE_12_256_num_data_valid        (PE_wrapper_12_1_U0_fifo_A_PE_12_256_num_data_valid),
    .fifo_A_PE_12_256_write                 (PE_wrapper_12_1_U0_fifo_A_PE_12_256_write_1),
    .fifo_B_PE_12_183_dout                  (fifo_B_PE_12_1_U_if_dout),
    .fifo_B_PE_12_183_empty_n               (fifo_B_PE_12_1_U_if_empty_n),
    .fifo_B_PE_12_183_fifo_cap              (PE_wrapper_12_1_U0_fifo_B_PE_12_183_fifo_cap),
    .fifo_B_PE_12_183_num_data_valid        (PE_wrapper_12_1_U0_fifo_B_PE_12_183_num_data_valid),
    .fifo_B_PE_12_183_read                  (PE_wrapper_12_1_U0_fifo_B_PE_12_183_read_1),
    .fifo_B_PE_13_184_din                   (PE_wrapper_12_1_U0_fifo_B_PE_13_184_din_1),
    .fifo_B_PE_13_184_fifo_cap              (PE_wrapper_12_1_U0_fifo_B_PE_13_184_fifo_cap),
    .fifo_B_PE_13_184_full_n                (fifo_B_PE_13_1_U_if_full_n),
    .fifo_B_PE_13_184_num_data_valid        (PE_wrapper_12_1_U0_fifo_B_PE_13_184_num_data_valid),
    .fifo_B_PE_13_184_write                 (PE_wrapper_12_1_U0_fifo_B_PE_13_184_write_1),
    .fifo_C_drain_PE_12_1110_din            (PE_wrapper_12_1_U0_fifo_C_drain_PE_12_1110_din_1),
    .fifo_C_drain_PE_12_1110_fifo_cap       (PE_wrapper_12_1_U0_fifo_C_drain_PE_12_1110_fifo_cap),
    .fifo_C_drain_PE_12_1110_full_n         (fifo_C_drain_PE_12_1_U_if_full_n),
    .fifo_C_drain_PE_12_1110_num_data_valid (PE_wrapper_12_1_U0_fifo_C_drain_PE_12_1110_num_data_valid),
    .fifo_C_drain_PE_12_1110_write          (PE_wrapper_12_1_U0_fifo_C_drain_PE_12_1110_write_1)
);

kernel3_PE_wrapper_1_0 PE_wrapper_1_0_U0 (
    .ap_clk                               (ap_clk),
    .ap_continue                          ( 1'b1),
    .ap_idle                              (PE_wrapper_1_0_U0_ap_idle_1),
    .ap_ready                             (PE_wrapper_1_0_U0_ap_ready_1),
    .ap_rst                               (PE_wrapper_1_0_U0_ap_rst),
    .ap_start                             (PE_wrapper_1_0_U0_ap_start_1),
    .fifo_A_PE_1_021_dout                 (fifo_A_PE_1_0_U_if_dout),
    .fifo_A_PE_1_021_empty_n              (fifo_A_PE_1_0_U_if_empty_n),
    .fifo_A_PE_1_021_fifo_cap             (PE_wrapper_1_0_U0_fifo_A_PE_1_021_fifo_cap),
    .fifo_A_PE_1_021_num_data_valid       (PE_wrapper_1_0_U0_fifo_A_PE_1_021_num_data_valid),
    .fifo_A_PE_1_021_read                 (PE_wrapper_1_0_U0_fifo_A_PE_1_021_read_1),
    .fifo_A_PE_1_122_din                  (PE_wrapper_1_0_U0_fifo_A_PE_1_122_din_1),
    .fifo_A_PE_1_122_fifo_cap             (PE_wrapper_1_0_U0_fifo_A_PE_1_122_fifo_cap),
    .fifo_A_PE_1_122_full_n               (fifo_A_PE_1_1_U_if_full_n),
    .fifo_A_PE_1_122_num_data_valid       (PE_wrapper_1_0_U0_fifo_A_PE_1_122_num_data_valid),
    .fifo_A_PE_1_122_write                (PE_wrapper_1_0_U0_fifo_A_PE_1_122_write_1),
    .fifo_B_PE_1_058_dout                 (fifo_B_PE_1_0_U_if_dout),
    .fifo_B_PE_1_058_empty_n              (fifo_B_PE_1_0_U_if_empty_n),
    .fifo_B_PE_1_058_fifo_cap             (PE_wrapper_1_0_U0_fifo_B_PE_1_058_fifo_cap),
    .fifo_B_PE_1_058_num_data_valid       (PE_wrapper_1_0_U0_fifo_B_PE_1_058_num_data_valid),
    .fifo_B_PE_1_058_read                 (PE_wrapper_1_0_U0_fifo_B_PE_1_058_read_1),
    .fifo_B_PE_2_059_din                  (PE_wrapper_1_0_U0_fifo_B_PE_2_059_din_1),
    .fifo_B_PE_2_059_fifo_cap             (PE_wrapper_1_0_U0_fifo_B_PE_2_059_fifo_cap),
    .fifo_B_PE_2_059_full_n               (fifo_B_PE_2_0_U_if_full_n),
    .fifo_B_PE_2_059_num_data_valid       (PE_wrapper_1_0_U0_fifo_B_PE_2_059_num_data_valid),
    .fifo_B_PE_2_059_write                (PE_wrapper_1_0_U0_fifo_B_PE_2_059_write_1),
    .fifo_C_drain_PE_1_086_din            (PE_wrapper_1_0_U0_fifo_C_drain_PE_1_086_din_1),
    .fifo_C_drain_PE_1_086_fifo_cap       (PE_wrapper_1_0_U0_fifo_C_drain_PE_1_086_fifo_cap),
    .fifo_C_drain_PE_1_086_full_n         (fifo_C_drain_PE_1_0_U_if_full_n),
    .fifo_C_drain_PE_1_086_num_data_valid (PE_wrapper_1_0_U0_fifo_C_drain_PE_1_086_num_data_valid),
    .fifo_C_drain_PE_1_086_write          (PE_wrapper_1_0_U0_fifo_C_drain_PE_1_086_write_1)
);

kernel3_PE_wrapper_1_1 PE_wrapper_1_1_U0 (
    .ap_clk                               (ap_clk),
    .ap_continue                          ( 1'b1),
    .ap_idle                              (PE_wrapper_1_1_U0_ap_idle_1),
    .ap_ready                             (PE_wrapper_1_1_U0_ap_ready_1),
    .ap_rst                               (PE_wrapper_1_1_U0_ap_rst),
    .ap_start                             (PE_wrapper_1_1_U0_ap_start_1),
    .fifo_A_PE_1_122_dout                 (fifo_A_PE_1_1_U_if_dout),
    .fifo_A_PE_1_122_empty_n              (fifo_A_PE_1_1_U_if_empty_n),
    .fifo_A_PE_1_122_fifo_cap             (PE_wrapper_1_1_U0_fifo_A_PE_1_122_fifo_cap),
    .fifo_A_PE_1_122_num_data_valid       (PE_wrapper_1_1_U0_fifo_A_PE_1_122_num_data_valid),
    .fifo_A_PE_1_122_read                 (PE_wrapper_1_1_U0_fifo_A_PE_1_122_read_1),
    .fifo_A_PE_1_223_din                  (PE_wrapper_1_1_U0_fifo_A_PE_1_223_din_1),
    .fifo_A_PE_1_223_fifo_cap             (PE_wrapper_1_1_U0_fifo_A_PE_1_223_fifo_cap),
    .fifo_A_PE_1_223_full_n               (fifo_A_PE_1_2_U_if_full_n),
    .fifo_A_PE_1_223_num_data_valid       (PE_wrapper_1_1_U0_fifo_A_PE_1_223_num_data_valid),
    .fifo_A_PE_1_223_write                (PE_wrapper_1_1_U0_fifo_A_PE_1_223_write_1),
    .fifo_B_PE_1_172_dout                 (fifo_B_PE_1_1_U_if_dout),
    .fifo_B_PE_1_172_empty_n              (fifo_B_PE_1_1_U_if_empty_n),
    .fifo_B_PE_1_172_fifo_cap             (PE_wrapper_1_1_U0_fifo_B_PE_1_172_fifo_cap),
    .fifo_B_PE_1_172_num_data_valid       (PE_wrapper_1_1_U0_fifo_B_PE_1_172_num_data_valid),
    .fifo_B_PE_1_172_read                 (PE_wrapper_1_1_U0_fifo_B_PE_1_172_read_1),
    .fifo_B_PE_2_173_din                  (PE_wrapper_1_1_U0_fifo_B_PE_2_173_din_1),
    .fifo_B_PE_2_173_fifo_cap             (PE_wrapper_1_1_U0_fifo_B_PE_2_173_fifo_cap),
    .fifo_B_PE_2_173_full_n               (fifo_B_PE_2_1_U_if_full_n),
    .fifo_B_PE_2_173_num_data_valid       (PE_wrapper_1_1_U0_fifo_B_PE_2_173_num_data_valid),
    .fifo_B_PE_2_173_write                (PE_wrapper_1_1_U0_fifo_B_PE_2_173_write_1),
    .fifo_C_drain_PE_1_199_din            (PE_wrapper_1_1_U0_fifo_C_drain_PE_1_199_din_1),
    .fifo_C_drain_PE_1_199_fifo_cap       (PE_wrapper_1_1_U0_fifo_C_drain_PE_1_199_fifo_cap),
    .fifo_C_drain_PE_1_199_full_n         (fifo_C_drain_PE_1_1_U_if_full_n),
    .fifo_C_drain_PE_1_199_num_data_valid (PE_wrapper_1_1_U0_fifo_C_drain_PE_1_199_num_data_valid),
    .fifo_C_drain_PE_1_199_write          (PE_wrapper_1_1_U0_fifo_C_drain_PE_1_199_write_1)
);

kernel3_PE_wrapper_2_0 PE_wrapper_2_0_U0 (
    .ap_clk                               (ap_clk),
    .ap_continue                          ( 1'b1),
    .ap_idle                              (PE_wrapper_2_0_U0_ap_idle_1),
    .ap_ready                             (PE_wrapper_2_0_U0_ap_ready_1),
    .ap_rst                               (PE_wrapper_2_0_U0_ap_rst),
    .ap_start                             (PE_wrapper_2_0_U0_ap_start_1),
    .fifo_A_PE_2_024_dout                 (fifo_A_PE_2_0_U_if_dout),
    .fifo_A_PE_2_024_empty_n              (fifo_A_PE_2_0_U_if_empty_n),
    .fifo_A_PE_2_024_fifo_cap             (PE_wrapper_2_0_U0_fifo_A_PE_2_024_fifo_cap),
    .fifo_A_PE_2_024_num_data_valid       (PE_wrapper_2_0_U0_fifo_A_PE_2_024_num_data_valid),
    .fifo_A_PE_2_024_read                 (PE_wrapper_2_0_U0_fifo_A_PE_2_024_read_1),
    .fifo_A_PE_2_125_din                  (PE_wrapper_2_0_U0_fifo_A_PE_2_125_din_1),
    .fifo_A_PE_2_125_fifo_cap             (PE_wrapper_2_0_U0_fifo_A_PE_2_125_fifo_cap),
    .fifo_A_PE_2_125_full_n               (fifo_A_PE_2_1_U_if_full_n),
    .fifo_A_PE_2_125_num_data_valid       (PE_wrapper_2_0_U0_fifo_A_PE_2_125_num_data_valid),
    .fifo_A_PE_2_125_write                (PE_wrapper_2_0_U0_fifo_A_PE_2_125_write_1),
    .fifo_B_PE_2_059_dout                 (fifo_B_PE_2_0_U_if_dout),
    .fifo_B_PE_2_059_empty_n              (fifo_B_PE_2_0_U_if_empty_n),
    .fifo_B_PE_2_059_fifo_cap             (PE_wrapper_2_0_U0_fifo_B_PE_2_059_fifo_cap),
    .fifo_B_PE_2_059_num_data_valid       (PE_wrapper_2_0_U0_fifo_B_PE_2_059_num_data_valid),
    .fifo_B_PE_2_059_read                 (PE_wrapper_2_0_U0_fifo_B_PE_2_059_read_1),
    .fifo_B_PE_3_060_din                  (PE_wrapper_2_0_U0_fifo_B_PE_3_060_din_1),
    .fifo_B_PE_3_060_fifo_cap             (PE_wrapper_2_0_U0_fifo_B_PE_3_060_fifo_cap),
    .fifo_B_PE_3_060_full_n               (fifo_B_PE_3_0_U_if_full_n),
    .fifo_B_PE_3_060_num_data_valid       (PE_wrapper_2_0_U0_fifo_B_PE_3_060_num_data_valid),
    .fifo_B_PE_3_060_write                (PE_wrapper_2_0_U0_fifo_B_PE_3_060_write_1),
    .fifo_C_drain_PE_2_087_din            (PE_wrapper_2_0_U0_fifo_C_drain_PE_2_087_din_1),
    .fifo_C_drain_PE_2_087_fifo_cap       (PE_wrapper_2_0_U0_fifo_C_drain_PE_2_087_fifo_cap),
    .fifo_C_drain_PE_2_087_full_n         (fifo_C_drain_PE_2_0_U_if_full_n),
    .fifo_C_drain_PE_2_087_num_data_valid (PE_wrapper_2_0_U0_fifo_C_drain_PE_2_087_num_data_valid),
    .fifo_C_drain_PE_2_087_write          (PE_wrapper_2_0_U0_fifo_C_drain_PE_2_087_write_1)
);

kernel3_PE_wrapper_2_1 PE_wrapper_2_1_U0 (
    .ap_clk                                (ap_clk),
    .ap_continue                           ( 1'b1),
    .ap_idle                               (PE_wrapper_2_1_U0_ap_idle_1),
    .ap_ready                              (PE_wrapper_2_1_U0_ap_ready_1),
    .ap_rst                                (PE_wrapper_2_1_U0_ap_rst),
    .ap_start                              (PE_wrapper_2_1_U0_ap_start_1),
    .fifo_A_PE_2_125_dout                  (fifo_A_PE_2_1_U_if_dout),
    .fifo_A_PE_2_125_empty_n               (fifo_A_PE_2_1_U_if_empty_n),
    .fifo_A_PE_2_125_fifo_cap              (PE_wrapper_2_1_U0_fifo_A_PE_2_125_fifo_cap),
    .fifo_A_PE_2_125_num_data_valid        (PE_wrapper_2_1_U0_fifo_A_PE_2_125_num_data_valid),
    .fifo_A_PE_2_125_read                  (PE_wrapper_2_1_U0_fifo_A_PE_2_125_read_1),
    .fifo_A_PE_2_226_din                   (PE_wrapper_2_1_U0_fifo_A_PE_2_226_din_1),
    .fifo_A_PE_2_226_fifo_cap              (PE_wrapper_2_1_U0_fifo_A_PE_2_226_fifo_cap),
    .fifo_A_PE_2_226_full_n                (fifo_A_PE_2_2_U_if_full_n),
    .fifo_A_PE_2_226_num_data_valid        (PE_wrapper_2_1_U0_fifo_A_PE_2_226_num_data_valid),
    .fifo_A_PE_2_226_write                 (PE_wrapper_2_1_U0_fifo_A_PE_2_226_write_1),
    .fifo_B_PE_2_173_dout                  (fifo_B_PE_2_1_U_if_dout),
    .fifo_B_PE_2_173_empty_n               (fifo_B_PE_2_1_U_if_empty_n),
    .fifo_B_PE_2_173_fifo_cap              (PE_wrapper_2_1_U0_fifo_B_PE_2_173_fifo_cap),
    .fifo_B_PE_2_173_num_data_valid        (PE_wrapper_2_1_U0_fifo_B_PE_2_173_num_data_valid),
    .fifo_B_PE_2_173_read                  (PE_wrapper_2_1_U0_fifo_B_PE_2_173_read_1),
    .fifo_B_PE_3_174_din                   (PE_wrapper_2_1_U0_fifo_B_PE_3_174_din_1),
    .fifo_B_PE_3_174_fifo_cap              (PE_wrapper_2_1_U0_fifo_B_PE_3_174_fifo_cap),
    .fifo_B_PE_3_174_full_n                (fifo_B_PE_3_1_U_if_full_n),
    .fifo_B_PE_3_174_num_data_valid        (PE_wrapper_2_1_U0_fifo_B_PE_3_174_num_data_valid),
    .fifo_B_PE_3_174_write                 (PE_wrapper_2_1_U0_fifo_B_PE_3_174_write_1),
    .fifo_C_drain_PE_2_1100_din            (PE_wrapper_2_1_U0_fifo_C_drain_PE_2_1100_din_1),
    .fifo_C_drain_PE_2_1100_fifo_cap       (PE_wrapper_2_1_U0_fifo_C_drain_PE_2_1100_fifo_cap),
    .fifo_C_drain_PE_2_1100_full_n         (fifo_C_drain_PE_2_1_U_if_full_n),
    .fifo_C_drain_PE_2_1100_num_data_valid (PE_wrapper_2_1_U0_fifo_C_drain_PE_2_1100_num_data_valid),
    .fifo_C_drain_PE_2_1100_write          (PE_wrapper_2_1_U0_fifo_C_drain_PE_2_1100_write_1)
);

kernel3_PE_wrapper_3_0 PE_wrapper_3_0_U0 (
    .ap_clk                               (ap_clk),
    .ap_continue                          ( 1'b1),
    .ap_idle                              (PE_wrapper_3_0_U0_ap_idle_1),
    .ap_ready                             (PE_wrapper_3_0_U0_ap_ready_1),
    .ap_rst                               (PE_wrapper_3_0_U0_ap_rst),
    .ap_start                             (PE_wrapper_3_0_U0_ap_start_1),
    .fifo_A_PE_3_027_dout                 (fifo_A_PE_3_0_U_if_dout),
    .fifo_A_PE_3_027_empty_n              (fifo_A_PE_3_0_U_if_empty_n),
    .fifo_A_PE_3_027_fifo_cap             (PE_wrapper_3_0_U0_fifo_A_PE_3_027_fifo_cap),
    .fifo_A_PE_3_027_num_data_valid       (PE_wrapper_3_0_U0_fifo_A_PE_3_027_num_data_valid),
    .fifo_A_PE_3_027_read                 (PE_wrapper_3_0_U0_fifo_A_PE_3_027_read_1),
    .fifo_A_PE_3_128_din                  (PE_wrapper_3_0_U0_fifo_A_PE_3_128_din_1),
    .fifo_A_PE_3_128_fifo_cap             (PE_wrapper_3_0_U0_fifo_A_PE_3_128_fifo_cap),
    .fifo_A_PE_3_128_full_n               (fifo_A_PE_3_1_U_if_full_n),
    .fifo_A_PE_3_128_num_data_valid       (PE_wrapper_3_0_U0_fifo_A_PE_3_128_num_data_valid),
    .fifo_A_PE_3_128_write                (PE_wrapper_3_0_U0_fifo_A_PE_3_128_write_1),
    .fifo_B_PE_3_060_dout                 (fifo_B_PE_3_0_U_if_dout),
    .fifo_B_PE_3_060_empty_n              (fifo_B_PE_3_0_U_if_empty_n),
    .fifo_B_PE_3_060_fifo_cap             (PE_wrapper_3_0_U0_fifo_B_PE_3_060_fifo_cap),
    .fifo_B_PE_3_060_num_data_valid       (PE_wrapper_3_0_U0_fifo_B_PE_3_060_num_data_valid),
    .fifo_B_PE_3_060_read                 (PE_wrapper_3_0_U0_fifo_B_PE_3_060_read_1),
    .fifo_B_PE_4_061_din                  (PE_wrapper_3_0_U0_fifo_B_PE_4_061_din_1),
    .fifo_B_PE_4_061_fifo_cap             (PE_wrapper_3_0_U0_fifo_B_PE_4_061_fifo_cap),
    .fifo_B_PE_4_061_full_n               (fifo_B_PE_4_0_U_if_full_n),
    .fifo_B_PE_4_061_num_data_valid       (PE_wrapper_3_0_U0_fifo_B_PE_4_061_num_data_valid),
    .fifo_B_PE_4_061_write                (PE_wrapper_3_0_U0_fifo_B_PE_4_061_write_1),
    .fifo_C_drain_PE_3_088_din            (PE_wrapper_3_0_U0_fifo_C_drain_PE_3_088_din_1),
    .fifo_C_drain_PE_3_088_fifo_cap       (PE_wrapper_3_0_U0_fifo_C_drain_PE_3_088_fifo_cap),
    .fifo_C_drain_PE_3_088_full_n         (fifo_C_drain_PE_3_0_U_if_full_n),
    .fifo_C_drain_PE_3_088_num_data_valid (PE_wrapper_3_0_U0_fifo_C_drain_PE_3_088_num_data_valid),
    .fifo_C_drain_PE_3_088_write          (PE_wrapper_3_0_U0_fifo_C_drain_PE_3_088_write_1)
);

kernel3_PE_wrapper_3_1 PE_wrapper_3_1_U0 (
    .ap_clk                                (ap_clk),
    .ap_continue                           ( 1'b1),
    .ap_idle                               (PE_wrapper_3_1_U0_ap_idle_1),
    .ap_ready                              (PE_wrapper_3_1_U0_ap_ready_1),
    .ap_rst                                (PE_wrapper_3_1_U0_ap_rst),
    .ap_start                              (PE_wrapper_3_1_U0_ap_start_1),
    .fifo_A_PE_3_128_dout                  (fifo_A_PE_3_1_U_if_dout),
    .fifo_A_PE_3_128_empty_n               (fifo_A_PE_3_1_U_if_empty_n),
    .fifo_A_PE_3_128_fifo_cap              (PE_wrapper_3_1_U0_fifo_A_PE_3_128_fifo_cap),
    .fifo_A_PE_3_128_num_data_valid        (PE_wrapper_3_1_U0_fifo_A_PE_3_128_num_data_valid),
    .fifo_A_PE_3_128_read                  (PE_wrapper_3_1_U0_fifo_A_PE_3_128_read_1),
    .fifo_A_PE_3_229_din                   (PE_wrapper_3_1_U0_fifo_A_PE_3_229_din_1),
    .fifo_A_PE_3_229_fifo_cap              (PE_wrapper_3_1_U0_fifo_A_PE_3_229_fifo_cap),
    .fifo_A_PE_3_229_full_n                (fifo_A_PE_3_2_U_if_full_n),
    .fifo_A_PE_3_229_num_data_valid        (PE_wrapper_3_1_U0_fifo_A_PE_3_229_num_data_valid),
    .fifo_A_PE_3_229_write                 (PE_wrapper_3_1_U0_fifo_A_PE_3_229_write_1),
    .fifo_B_PE_3_174_dout                  (fifo_B_PE_3_1_U_if_dout),
    .fifo_B_PE_3_174_empty_n               (fifo_B_PE_3_1_U_if_empty_n),
    .fifo_B_PE_3_174_fifo_cap              (PE_wrapper_3_1_U0_fifo_B_PE_3_174_fifo_cap),
    .fifo_B_PE_3_174_num_data_valid        (PE_wrapper_3_1_U0_fifo_B_PE_3_174_num_data_valid),
    .fifo_B_PE_3_174_read                  (PE_wrapper_3_1_U0_fifo_B_PE_3_174_read_1),
    .fifo_B_PE_4_175_din                   (PE_wrapper_3_1_U0_fifo_B_PE_4_175_din_1),
    .fifo_B_PE_4_175_fifo_cap              (PE_wrapper_3_1_U0_fifo_B_PE_4_175_fifo_cap),
    .fifo_B_PE_4_175_full_n                (fifo_B_PE_4_1_U_if_full_n),
    .fifo_B_PE_4_175_num_data_valid        (PE_wrapper_3_1_U0_fifo_B_PE_4_175_num_data_valid),
    .fifo_B_PE_4_175_write                 (PE_wrapper_3_1_U0_fifo_B_PE_4_175_write_1),
    .fifo_C_drain_PE_3_1101_din            (PE_wrapper_3_1_U0_fifo_C_drain_PE_3_1101_din_1),
    .fifo_C_drain_PE_3_1101_fifo_cap       (PE_wrapper_3_1_U0_fifo_C_drain_PE_3_1101_fifo_cap),
    .fifo_C_drain_PE_3_1101_full_n         (fifo_C_drain_PE_3_1_U_if_full_n),
    .fifo_C_drain_PE_3_1101_num_data_valid (PE_wrapper_3_1_U0_fifo_C_drain_PE_3_1101_num_data_valid),
    .fifo_C_drain_PE_3_1101_write          (PE_wrapper_3_1_U0_fifo_C_drain_PE_3_1101_write_1)
);

kernel3_PE_wrapper_4_0 PE_wrapper_4_0_U0 (
    .ap_clk                               (ap_clk),
    .ap_continue                          ( 1'b1),
    .ap_idle                              (PE_wrapper_4_0_U0_ap_idle_1),
    .ap_ready                             (PE_wrapper_4_0_U0_ap_ready_1),
    .ap_rst                               (PE_wrapper_4_0_U0_ap_rst),
    .ap_start                             (PE_wrapper_4_0_U0_ap_start_1),
    .fifo_A_PE_4_030_dout                 (fifo_A_PE_4_0_U_if_dout),
    .fifo_A_PE_4_030_empty_n              (fifo_A_PE_4_0_U_if_empty_n),
    .fifo_A_PE_4_030_fifo_cap             (PE_wrapper_4_0_U0_fifo_A_PE_4_030_fifo_cap),
    .fifo_A_PE_4_030_num_data_valid       (PE_wrapper_4_0_U0_fifo_A_PE_4_030_num_data_valid),
    .fifo_A_PE_4_030_read                 (PE_wrapper_4_0_U0_fifo_A_PE_4_030_read_1),
    .fifo_A_PE_4_131_din                  (PE_wrapper_4_0_U0_fifo_A_PE_4_131_din_1),
    .fifo_A_PE_4_131_fifo_cap             (PE_wrapper_4_0_U0_fifo_A_PE_4_131_fifo_cap),
    .fifo_A_PE_4_131_full_n               (fifo_A_PE_4_1_U_if_full_n),
    .fifo_A_PE_4_131_num_data_valid       (PE_wrapper_4_0_U0_fifo_A_PE_4_131_num_data_valid),
    .fifo_A_PE_4_131_write                (PE_wrapper_4_0_U0_fifo_A_PE_4_131_write_1),
    .fifo_B_PE_4_061_dout                 (fifo_B_PE_4_0_U_if_dout),
    .fifo_B_PE_4_061_empty_n              (fifo_B_PE_4_0_U_if_empty_n),
    .fifo_B_PE_4_061_fifo_cap             (PE_wrapper_4_0_U0_fifo_B_PE_4_061_fifo_cap),
    .fifo_B_PE_4_061_num_data_valid       (PE_wrapper_4_0_U0_fifo_B_PE_4_061_num_data_valid),
    .fifo_B_PE_4_061_read                 (PE_wrapper_4_0_U0_fifo_B_PE_4_061_read_1),
    .fifo_B_PE_5_062_din                  (PE_wrapper_4_0_U0_fifo_B_PE_5_062_din_1),
    .fifo_B_PE_5_062_fifo_cap             (PE_wrapper_4_0_U0_fifo_B_PE_5_062_fifo_cap),
    .fifo_B_PE_5_062_full_n               (fifo_B_PE_5_0_U_if_full_n),
    .fifo_B_PE_5_062_num_data_valid       (PE_wrapper_4_0_U0_fifo_B_PE_5_062_num_data_valid),
    .fifo_B_PE_5_062_write                (PE_wrapper_4_0_U0_fifo_B_PE_5_062_write_1),
    .fifo_C_drain_PE_4_089_din            (PE_wrapper_4_0_U0_fifo_C_drain_PE_4_089_din_1),
    .fifo_C_drain_PE_4_089_fifo_cap       (PE_wrapper_4_0_U0_fifo_C_drain_PE_4_089_fifo_cap),
    .fifo_C_drain_PE_4_089_full_n         (fifo_C_drain_PE_4_0_U_if_full_n),
    .fifo_C_drain_PE_4_089_num_data_valid (PE_wrapper_4_0_U0_fifo_C_drain_PE_4_089_num_data_valid),
    .fifo_C_drain_PE_4_089_write          (PE_wrapper_4_0_U0_fifo_C_drain_PE_4_089_write_1)
);

kernel3_PE_wrapper_4_1 PE_wrapper_4_1_U0 (
    .ap_clk                                (ap_clk),
    .ap_continue                           ( 1'b1),
    .ap_idle                               (PE_wrapper_4_1_U0_ap_idle_1),
    .ap_ready                              (PE_wrapper_4_1_U0_ap_ready_1),
    .ap_rst                                (PE_wrapper_4_1_U0_ap_rst),
    .ap_start                              (PE_wrapper_4_1_U0_ap_start_1),
    .fifo_A_PE_4_131_dout                  (fifo_A_PE_4_1_U_if_dout),
    .fifo_A_PE_4_131_empty_n               (fifo_A_PE_4_1_U_if_empty_n),
    .fifo_A_PE_4_131_fifo_cap              (PE_wrapper_4_1_U0_fifo_A_PE_4_131_fifo_cap),
    .fifo_A_PE_4_131_num_data_valid        (PE_wrapper_4_1_U0_fifo_A_PE_4_131_num_data_valid),
    .fifo_A_PE_4_131_read                  (PE_wrapper_4_1_U0_fifo_A_PE_4_131_read_1),
    .fifo_A_PE_4_232_din                   (PE_wrapper_4_1_U0_fifo_A_PE_4_232_din_1),
    .fifo_A_PE_4_232_fifo_cap              (PE_wrapper_4_1_U0_fifo_A_PE_4_232_fifo_cap),
    .fifo_A_PE_4_232_full_n                (fifo_A_PE_4_2_U_if_full_n),
    .fifo_A_PE_4_232_num_data_valid        (PE_wrapper_4_1_U0_fifo_A_PE_4_232_num_data_valid),
    .fifo_A_PE_4_232_write                 (PE_wrapper_4_1_U0_fifo_A_PE_4_232_write_1),
    .fifo_B_PE_4_175_dout                  (fifo_B_PE_4_1_U_if_dout),
    .fifo_B_PE_4_175_empty_n               (fifo_B_PE_4_1_U_if_empty_n),
    .fifo_B_PE_4_175_fifo_cap              (PE_wrapper_4_1_U0_fifo_B_PE_4_175_fifo_cap),
    .fifo_B_PE_4_175_num_data_valid        (PE_wrapper_4_1_U0_fifo_B_PE_4_175_num_data_valid),
    .fifo_B_PE_4_175_read                  (PE_wrapper_4_1_U0_fifo_B_PE_4_175_read_1),
    .fifo_B_PE_5_176_din                   (PE_wrapper_4_1_U0_fifo_B_PE_5_176_din_1),
    .fifo_B_PE_5_176_fifo_cap              (PE_wrapper_4_1_U0_fifo_B_PE_5_176_fifo_cap),
    .fifo_B_PE_5_176_full_n                (fifo_B_PE_5_1_U_if_full_n),
    .fifo_B_PE_5_176_num_data_valid        (PE_wrapper_4_1_U0_fifo_B_PE_5_176_num_data_valid),
    .fifo_B_PE_5_176_write                 (PE_wrapper_4_1_U0_fifo_B_PE_5_176_write_1),
    .fifo_C_drain_PE_4_1102_din            (PE_wrapper_4_1_U0_fifo_C_drain_PE_4_1102_din_1),
    .fifo_C_drain_PE_4_1102_fifo_cap       (PE_wrapper_4_1_U0_fifo_C_drain_PE_4_1102_fifo_cap),
    .fifo_C_drain_PE_4_1102_full_n         (fifo_C_drain_PE_4_1_U_if_full_n),
    .fifo_C_drain_PE_4_1102_num_data_valid (PE_wrapper_4_1_U0_fifo_C_drain_PE_4_1102_num_data_valid),
    .fifo_C_drain_PE_4_1102_write          (PE_wrapper_4_1_U0_fifo_C_drain_PE_4_1102_write_1)
);

kernel3_PE_wrapper_5_0 PE_wrapper_5_0_U0 (
    .ap_clk                               (ap_clk),
    .ap_continue                          ( 1'b1),
    .ap_idle                              (PE_wrapper_5_0_U0_ap_idle_1),
    .ap_ready                             (PE_wrapper_5_0_U0_ap_ready_1),
    .ap_rst                               (PE_wrapper_5_0_U0_ap_rst),
    .ap_start                             (PE_wrapper_5_0_U0_ap_start_1),
    .fifo_A_PE_5_033_dout                 (fifo_A_PE_5_0_U_if_dout),
    .fifo_A_PE_5_033_empty_n              (fifo_A_PE_5_0_U_if_empty_n),
    .fifo_A_PE_5_033_fifo_cap             (PE_wrapper_5_0_U0_fifo_A_PE_5_033_fifo_cap),
    .fifo_A_PE_5_033_num_data_valid       (PE_wrapper_5_0_U0_fifo_A_PE_5_033_num_data_valid),
    .fifo_A_PE_5_033_read                 (PE_wrapper_5_0_U0_fifo_A_PE_5_033_read_1),
    .fifo_A_PE_5_134_din                  (PE_wrapper_5_0_U0_fifo_A_PE_5_134_din_1),
    .fifo_A_PE_5_134_fifo_cap             (PE_wrapper_5_0_U0_fifo_A_PE_5_134_fifo_cap),
    .fifo_A_PE_5_134_full_n               (fifo_A_PE_5_1_U_if_full_n),
    .fifo_A_PE_5_134_num_data_valid       (PE_wrapper_5_0_U0_fifo_A_PE_5_134_num_data_valid),
    .fifo_A_PE_5_134_write                (PE_wrapper_5_0_U0_fifo_A_PE_5_134_write_1),
    .fifo_B_PE_5_062_dout                 (fifo_B_PE_5_0_U_if_dout),
    .fifo_B_PE_5_062_empty_n              (fifo_B_PE_5_0_U_if_empty_n),
    .fifo_B_PE_5_062_fifo_cap             (PE_wrapper_5_0_U0_fifo_B_PE_5_062_fifo_cap),
    .fifo_B_PE_5_062_num_data_valid       (PE_wrapper_5_0_U0_fifo_B_PE_5_062_num_data_valid),
    .fifo_B_PE_5_062_read                 (PE_wrapper_5_0_U0_fifo_B_PE_5_062_read_1),
    .fifo_B_PE_6_063_din                  (PE_wrapper_5_0_U0_fifo_B_PE_6_063_din_1),
    .fifo_B_PE_6_063_fifo_cap             (PE_wrapper_5_0_U0_fifo_B_PE_6_063_fifo_cap),
    .fifo_B_PE_6_063_full_n               (fifo_B_PE_6_0_U_if_full_n),
    .fifo_B_PE_6_063_num_data_valid       (PE_wrapper_5_0_U0_fifo_B_PE_6_063_num_data_valid),
    .fifo_B_PE_6_063_write                (PE_wrapper_5_0_U0_fifo_B_PE_6_063_write_1),
    .fifo_C_drain_PE_5_090_din            (PE_wrapper_5_0_U0_fifo_C_drain_PE_5_090_din_1),
    .fifo_C_drain_PE_5_090_fifo_cap       (PE_wrapper_5_0_U0_fifo_C_drain_PE_5_090_fifo_cap),
    .fifo_C_drain_PE_5_090_full_n         (fifo_C_drain_PE_5_0_U_if_full_n),
    .fifo_C_drain_PE_5_090_num_data_valid (PE_wrapper_5_0_U0_fifo_C_drain_PE_5_090_num_data_valid),
    .fifo_C_drain_PE_5_090_write          (PE_wrapper_5_0_U0_fifo_C_drain_PE_5_090_write_1)
);

kernel3_PE_wrapper_5_1 PE_wrapper_5_1_U0 (
    .ap_clk                                (ap_clk),
    .ap_continue                           ( 1'b1),
    .ap_idle                               (PE_wrapper_5_1_U0_ap_idle_1),
    .ap_ready                              (PE_wrapper_5_1_U0_ap_ready_1),
    .ap_rst                                (PE_wrapper_5_1_U0_ap_rst),
    .ap_start                              (PE_wrapper_5_1_U0_ap_start_1),
    .fifo_A_PE_5_134_dout                  (fifo_A_PE_5_1_U_if_dout),
    .fifo_A_PE_5_134_empty_n               (fifo_A_PE_5_1_U_if_empty_n),
    .fifo_A_PE_5_134_fifo_cap              (PE_wrapper_5_1_U0_fifo_A_PE_5_134_fifo_cap),
    .fifo_A_PE_5_134_num_data_valid        (PE_wrapper_5_1_U0_fifo_A_PE_5_134_num_data_valid),
    .fifo_A_PE_5_134_read                  (PE_wrapper_5_1_U0_fifo_A_PE_5_134_read_1),
    .fifo_A_PE_5_235_din                   (PE_wrapper_5_1_U0_fifo_A_PE_5_235_din_1),
    .fifo_A_PE_5_235_fifo_cap              (PE_wrapper_5_1_U0_fifo_A_PE_5_235_fifo_cap),
    .fifo_A_PE_5_235_full_n                (fifo_A_PE_5_2_U_if_full_n),
    .fifo_A_PE_5_235_num_data_valid        (PE_wrapper_5_1_U0_fifo_A_PE_5_235_num_data_valid),
    .fifo_A_PE_5_235_write                 (PE_wrapper_5_1_U0_fifo_A_PE_5_235_write_1),
    .fifo_B_PE_5_176_dout                  (fifo_B_PE_5_1_U_if_dout),
    .fifo_B_PE_5_176_empty_n               (fifo_B_PE_5_1_U_if_empty_n),
    .fifo_B_PE_5_176_fifo_cap              (PE_wrapper_5_1_U0_fifo_B_PE_5_176_fifo_cap),
    .fifo_B_PE_5_176_num_data_valid        (PE_wrapper_5_1_U0_fifo_B_PE_5_176_num_data_valid),
    .fifo_B_PE_5_176_read                  (PE_wrapper_5_1_U0_fifo_B_PE_5_176_read_1),
    .fifo_B_PE_6_177_din                   (PE_wrapper_5_1_U0_fifo_B_PE_6_177_din_1),
    .fifo_B_PE_6_177_fifo_cap              (PE_wrapper_5_1_U0_fifo_B_PE_6_177_fifo_cap),
    .fifo_B_PE_6_177_full_n                (fifo_B_PE_6_1_U_if_full_n),
    .fifo_B_PE_6_177_num_data_valid        (PE_wrapper_5_1_U0_fifo_B_PE_6_177_num_data_valid),
    .fifo_B_PE_6_177_write                 (PE_wrapper_5_1_U0_fifo_B_PE_6_177_write_1),
    .fifo_C_drain_PE_5_1103_din            (PE_wrapper_5_1_U0_fifo_C_drain_PE_5_1103_din_1),
    .fifo_C_drain_PE_5_1103_fifo_cap       (PE_wrapper_5_1_U0_fifo_C_drain_PE_5_1103_fifo_cap),
    .fifo_C_drain_PE_5_1103_full_n         (fifo_C_drain_PE_5_1_U_if_full_n),
    .fifo_C_drain_PE_5_1103_num_data_valid (PE_wrapper_5_1_U0_fifo_C_drain_PE_5_1103_num_data_valid),
    .fifo_C_drain_PE_5_1103_write          (PE_wrapper_5_1_U0_fifo_C_drain_PE_5_1103_write_1)
);

kernel3_PE_wrapper_6_0 PE_wrapper_6_0_U0 (
    .ap_clk                               (ap_clk),
    .ap_continue                          ( 1'b1),
    .ap_idle                              (PE_wrapper_6_0_U0_ap_idle_1),
    .ap_ready                             (PE_wrapper_6_0_U0_ap_ready_1),
    .ap_rst                               (PE_wrapper_6_0_U0_ap_rst),
    .ap_start                             (PE_wrapper_6_0_U0_ap_start_1),
    .fifo_A_PE_6_036_dout                 (fifo_A_PE_6_0_U_if_dout),
    .fifo_A_PE_6_036_empty_n              (fifo_A_PE_6_0_U_if_empty_n),
    .fifo_A_PE_6_036_fifo_cap             (PE_wrapper_6_0_U0_fifo_A_PE_6_036_fifo_cap),
    .fifo_A_PE_6_036_num_data_valid       (PE_wrapper_6_0_U0_fifo_A_PE_6_036_num_data_valid),
    .fifo_A_PE_6_036_read                 (PE_wrapper_6_0_U0_fifo_A_PE_6_036_read_1),
    .fifo_A_PE_6_137_din                  (PE_wrapper_6_0_U0_fifo_A_PE_6_137_din_1),
    .fifo_A_PE_6_137_fifo_cap             (PE_wrapper_6_0_U0_fifo_A_PE_6_137_fifo_cap),
    .fifo_A_PE_6_137_full_n               (fifo_A_PE_6_1_U_if_full_n),
    .fifo_A_PE_6_137_num_data_valid       (PE_wrapper_6_0_U0_fifo_A_PE_6_137_num_data_valid),
    .fifo_A_PE_6_137_write                (PE_wrapper_6_0_U0_fifo_A_PE_6_137_write_1),
    .fifo_B_PE_6_063_dout                 (fifo_B_PE_6_0_U_if_dout),
    .fifo_B_PE_6_063_empty_n              (fifo_B_PE_6_0_U_if_empty_n),
    .fifo_B_PE_6_063_fifo_cap             (PE_wrapper_6_0_U0_fifo_B_PE_6_063_fifo_cap),
    .fifo_B_PE_6_063_num_data_valid       (PE_wrapper_6_0_U0_fifo_B_PE_6_063_num_data_valid),
    .fifo_B_PE_6_063_read                 (PE_wrapper_6_0_U0_fifo_B_PE_6_063_read_1),
    .fifo_B_PE_7_064_din                  (PE_wrapper_6_0_U0_fifo_B_PE_7_064_din_1),
    .fifo_B_PE_7_064_fifo_cap             (PE_wrapper_6_0_U0_fifo_B_PE_7_064_fifo_cap),
    .fifo_B_PE_7_064_full_n               (fifo_B_PE_7_0_U_if_full_n),
    .fifo_B_PE_7_064_num_data_valid       (PE_wrapper_6_0_U0_fifo_B_PE_7_064_num_data_valid),
    .fifo_B_PE_7_064_write                (PE_wrapper_6_0_U0_fifo_B_PE_7_064_write_1),
    .fifo_C_drain_PE_6_091_din            (PE_wrapper_6_0_U0_fifo_C_drain_PE_6_091_din_1),
    .fifo_C_drain_PE_6_091_fifo_cap       (PE_wrapper_6_0_U0_fifo_C_drain_PE_6_091_fifo_cap),
    .fifo_C_drain_PE_6_091_full_n         (fifo_C_drain_PE_6_0_U_if_full_n),
    .fifo_C_drain_PE_6_091_num_data_valid (PE_wrapper_6_0_U0_fifo_C_drain_PE_6_091_num_data_valid),
    .fifo_C_drain_PE_6_091_write          (PE_wrapper_6_0_U0_fifo_C_drain_PE_6_091_write_1)
);

kernel3_PE_wrapper_6_1 PE_wrapper_6_1_U0 (
    .ap_clk                                (ap_clk),
    .ap_continue                           ( 1'b1),
    .ap_idle                               (PE_wrapper_6_1_U0_ap_idle_1),
    .ap_ready                              (PE_wrapper_6_1_U0_ap_ready_1),
    .ap_rst                                (PE_wrapper_6_1_U0_ap_rst),
    .ap_start                              (PE_wrapper_6_1_U0_ap_start_1),
    .fifo_A_PE_6_137_dout                  (fifo_A_PE_6_1_U_if_dout),
    .fifo_A_PE_6_137_empty_n               (fifo_A_PE_6_1_U_if_empty_n),
    .fifo_A_PE_6_137_fifo_cap              (PE_wrapper_6_1_U0_fifo_A_PE_6_137_fifo_cap),
    .fifo_A_PE_6_137_num_data_valid        (PE_wrapper_6_1_U0_fifo_A_PE_6_137_num_data_valid),
    .fifo_A_PE_6_137_read                  (PE_wrapper_6_1_U0_fifo_A_PE_6_137_read_1),
    .fifo_A_PE_6_238_din                   (PE_wrapper_6_1_U0_fifo_A_PE_6_238_din_1),
    .fifo_A_PE_6_238_fifo_cap              (PE_wrapper_6_1_U0_fifo_A_PE_6_238_fifo_cap),
    .fifo_A_PE_6_238_full_n                (fifo_A_PE_6_2_U_if_full_n),
    .fifo_A_PE_6_238_num_data_valid        (PE_wrapper_6_1_U0_fifo_A_PE_6_238_num_data_valid),
    .fifo_A_PE_6_238_write                 (PE_wrapper_6_1_U0_fifo_A_PE_6_238_write_1),
    .fifo_B_PE_6_177_dout                  (fifo_B_PE_6_1_U_if_dout),
    .fifo_B_PE_6_177_empty_n               (fifo_B_PE_6_1_U_if_empty_n),
    .fifo_B_PE_6_177_fifo_cap              (PE_wrapper_6_1_U0_fifo_B_PE_6_177_fifo_cap),
    .fifo_B_PE_6_177_num_data_valid        (PE_wrapper_6_1_U0_fifo_B_PE_6_177_num_data_valid),
    .fifo_B_PE_6_177_read                  (PE_wrapper_6_1_U0_fifo_B_PE_6_177_read_1),
    .fifo_B_PE_7_178_din                   (PE_wrapper_6_1_U0_fifo_B_PE_7_178_din_1),
    .fifo_B_PE_7_178_fifo_cap              (PE_wrapper_6_1_U0_fifo_B_PE_7_178_fifo_cap),
    .fifo_B_PE_7_178_full_n                (fifo_B_PE_7_1_U_if_full_n),
    .fifo_B_PE_7_178_num_data_valid        (PE_wrapper_6_1_U0_fifo_B_PE_7_178_num_data_valid),
    .fifo_B_PE_7_178_write                 (PE_wrapper_6_1_U0_fifo_B_PE_7_178_write_1),
    .fifo_C_drain_PE_6_1104_din            (PE_wrapper_6_1_U0_fifo_C_drain_PE_6_1104_din_1),
    .fifo_C_drain_PE_6_1104_fifo_cap       (PE_wrapper_6_1_U0_fifo_C_drain_PE_6_1104_fifo_cap),
    .fifo_C_drain_PE_6_1104_full_n         (fifo_C_drain_PE_6_1_U_if_full_n),
    .fifo_C_drain_PE_6_1104_num_data_valid (PE_wrapper_6_1_U0_fifo_C_drain_PE_6_1104_num_data_valid),
    .fifo_C_drain_PE_6_1104_write          (PE_wrapper_6_1_U0_fifo_C_drain_PE_6_1104_write_1)
);

kernel3_PE_wrapper_7_0 PE_wrapper_7_0_U0 (
    .ap_clk                               (ap_clk),
    .ap_continue                          ( 1'b1),
    .ap_idle                              (PE_wrapper_7_0_U0_ap_idle_1),
    .ap_ready                             (PE_wrapper_7_0_U0_ap_ready_1),
    .ap_rst                               (PE_wrapper_7_0_U0_ap_rst),
    .ap_start                             (PE_wrapper_7_0_U0_ap_start_1),
    .fifo_A_PE_7_039_dout                 (fifo_A_PE_7_0_U_if_dout),
    .fifo_A_PE_7_039_empty_n              (fifo_A_PE_7_0_U_if_empty_n),
    .fifo_A_PE_7_039_fifo_cap             (PE_wrapper_7_0_U0_fifo_A_PE_7_039_fifo_cap),
    .fifo_A_PE_7_039_num_data_valid       (PE_wrapper_7_0_U0_fifo_A_PE_7_039_num_data_valid),
    .fifo_A_PE_7_039_read                 (PE_wrapper_7_0_U0_fifo_A_PE_7_039_read_1),
    .fifo_A_PE_7_140_din                  (PE_wrapper_7_0_U0_fifo_A_PE_7_140_din_1),
    .fifo_A_PE_7_140_fifo_cap             (PE_wrapper_7_0_U0_fifo_A_PE_7_140_fifo_cap),
    .fifo_A_PE_7_140_full_n               (fifo_A_PE_7_1_U_if_full_n),
    .fifo_A_PE_7_140_num_data_valid       (PE_wrapper_7_0_U0_fifo_A_PE_7_140_num_data_valid),
    .fifo_A_PE_7_140_write                (PE_wrapper_7_0_U0_fifo_A_PE_7_140_write_1),
    .fifo_B_PE_7_064_dout                 (fifo_B_PE_7_0_U_if_dout),
    .fifo_B_PE_7_064_empty_n              (fifo_B_PE_7_0_U_if_empty_n),
    .fifo_B_PE_7_064_fifo_cap             (PE_wrapper_7_0_U0_fifo_B_PE_7_064_fifo_cap),
    .fifo_B_PE_7_064_num_data_valid       (PE_wrapper_7_0_U0_fifo_B_PE_7_064_num_data_valid),
    .fifo_B_PE_7_064_read                 (PE_wrapper_7_0_U0_fifo_B_PE_7_064_read_1),
    .fifo_B_PE_8_065_din                  (PE_wrapper_7_0_U0_fifo_B_PE_8_065_din_1),
    .fifo_B_PE_8_065_fifo_cap             (PE_wrapper_7_0_U0_fifo_B_PE_8_065_fifo_cap),
    .fifo_B_PE_8_065_full_n               (fifo_B_PE_8_0_U_if_full_n),
    .fifo_B_PE_8_065_num_data_valid       (PE_wrapper_7_0_U0_fifo_B_PE_8_065_num_data_valid),
    .fifo_B_PE_8_065_write                (PE_wrapper_7_0_U0_fifo_B_PE_8_065_write_1),
    .fifo_C_drain_PE_7_092_din            (PE_wrapper_7_0_U0_fifo_C_drain_PE_7_092_din_1),
    .fifo_C_drain_PE_7_092_fifo_cap       (PE_wrapper_7_0_U0_fifo_C_drain_PE_7_092_fifo_cap),
    .fifo_C_drain_PE_7_092_full_n         (fifo_C_drain_PE_7_0_U_if_full_n),
    .fifo_C_drain_PE_7_092_num_data_valid (PE_wrapper_7_0_U0_fifo_C_drain_PE_7_092_num_data_valid),
    .fifo_C_drain_PE_7_092_write          (PE_wrapper_7_0_U0_fifo_C_drain_PE_7_092_write_1)
);

kernel3_PE_wrapper_7_1 PE_wrapper_7_1_U0 (
    .ap_clk                                (ap_clk),
    .ap_continue                           ( 1'b1),
    .ap_idle                               (PE_wrapper_7_1_U0_ap_idle_1),
    .ap_ready                              (PE_wrapper_7_1_U0_ap_ready_1),
    .ap_rst                                (PE_wrapper_7_1_U0_ap_rst),
    .ap_start                              (PE_wrapper_7_1_U0_ap_start_1),
    .fifo_A_PE_7_140_dout                  (fifo_A_PE_7_1_U_if_dout),
    .fifo_A_PE_7_140_empty_n               (fifo_A_PE_7_1_U_if_empty_n),
    .fifo_A_PE_7_140_fifo_cap              (PE_wrapper_7_1_U0_fifo_A_PE_7_140_fifo_cap),
    .fifo_A_PE_7_140_num_data_valid        (PE_wrapper_7_1_U0_fifo_A_PE_7_140_num_data_valid),
    .fifo_A_PE_7_140_read                  (PE_wrapper_7_1_U0_fifo_A_PE_7_140_read_1),
    .fifo_A_PE_7_241_din                   (PE_wrapper_7_1_U0_fifo_A_PE_7_241_din_1),
    .fifo_A_PE_7_241_fifo_cap              (PE_wrapper_7_1_U0_fifo_A_PE_7_241_fifo_cap),
    .fifo_A_PE_7_241_full_n                (fifo_A_PE_7_2_U_if_full_n),
    .fifo_A_PE_7_241_num_data_valid        (PE_wrapper_7_1_U0_fifo_A_PE_7_241_num_data_valid),
    .fifo_A_PE_7_241_write                 (PE_wrapper_7_1_U0_fifo_A_PE_7_241_write_1),
    .fifo_B_PE_7_178_dout                  (fifo_B_PE_7_1_U_if_dout),
    .fifo_B_PE_7_178_empty_n               (fifo_B_PE_7_1_U_if_empty_n),
    .fifo_B_PE_7_178_fifo_cap              (PE_wrapper_7_1_U0_fifo_B_PE_7_178_fifo_cap),
    .fifo_B_PE_7_178_num_data_valid        (PE_wrapper_7_1_U0_fifo_B_PE_7_178_num_data_valid),
    .fifo_B_PE_7_178_read                  (PE_wrapper_7_1_U0_fifo_B_PE_7_178_read_1),
    .fifo_B_PE_8_179_din                   (PE_wrapper_7_1_U0_fifo_B_PE_8_179_din_1),
    .fifo_B_PE_8_179_fifo_cap              (PE_wrapper_7_1_U0_fifo_B_PE_8_179_fifo_cap),
    .fifo_B_PE_8_179_full_n                (fifo_B_PE_8_1_U_if_full_n),
    .fifo_B_PE_8_179_num_data_valid        (PE_wrapper_7_1_U0_fifo_B_PE_8_179_num_data_valid),
    .fifo_B_PE_8_179_write                 (PE_wrapper_7_1_U0_fifo_B_PE_8_179_write_1),
    .fifo_C_drain_PE_7_1105_din            (PE_wrapper_7_1_U0_fifo_C_drain_PE_7_1105_din_1),
    .fifo_C_drain_PE_7_1105_fifo_cap       (PE_wrapper_7_1_U0_fifo_C_drain_PE_7_1105_fifo_cap),
    .fifo_C_drain_PE_7_1105_full_n         (fifo_C_drain_PE_7_1_U_if_full_n),
    .fifo_C_drain_PE_7_1105_num_data_valid (PE_wrapper_7_1_U0_fifo_C_drain_PE_7_1105_num_data_valid),
    .fifo_C_drain_PE_7_1105_write          (PE_wrapper_7_1_U0_fifo_C_drain_PE_7_1105_write_1)
);

kernel3_PE_wrapper_8_0 PE_wrapper_8_0_U0 (
    .ap_clk                               (ap_clk),
    .ap_continue                          ( 1'b1),
    .ap_idle                              (PE_wrapper_8_0_U0_ap_idle_1),
    .ap_ready                             (PE_wrapper_8_0_U0_ap_ready_1),
    .ap_rst                               (PE_wrapper_8_0_U0_ap_rst),
    .ap_start                             (PE_wrapper_8_0_U0_ap_start_1),
    .fifo_A_PE_8_042_dout                 (fifo_A_PE_8_0_U_if_dout),
    .fifo_A_PE_8_042_empty_n              (fifo_A_PE_8_0_U_if_empty_n),
    .fifo_A_PE_8_042_fifo_cap             (PE_wrapper_8_0_U0_fifo_A_PE_8_042_fifo_cap),
    .fifo_A_PE_8_042_num_data_valid       (PE_wrapper_8_0_U0_fifo_A_PE_8_042_num_data_valid),
    .fifo_A_PE_8_042_read                 (PE_wrapper_8_0_U0_fifo_A_PE_8_042_read_1),
    .fifo_A_PE_8_143_din                  (PE_wrapper_8_0_U0_fifo_A_PE_8_143_din_1),
    .fifo_A_PE_8_143_fifo_cap             (PE_wrapper_8_0_U0_fifo_A_PE_8_143_fifo_cap),
    .fifo_A_PE_8_143_full_n               (fifo_A_PE_8_1_U_if_full_n),
    .fifo_A_PE_8_143_num_data_valid       (PE_wrapper_8_0_U0_fifo_A_PE_8_143_num_data_valid),
    .fifo_A_PE_8_143_write                (PE_wrapper_8_0_U0_fifo_A_PE_8_143_write_1),
    .fifo_B_PE_8_065_dout                 (fifo_B_PE_8_0_U_if_dout),
    .fifo_B_PE_8_065_empty_n              (fifo_B_PE_8_0_U_if_empty_n),
    .fifo_B_PE_8_065_fifo_cap             (PE_wrapper_8_0_U0_fifo_B_PE_8_065_fifo_cap),
    .fifo_B_PE_8_065_num_data_valid       (PE_wrapper_8_0_U0_fifo_B_PE_8_065_num_data_valid),
    .fifo_B_PE_8_065_read                 (PE_wrapper_8_0_U0_fifo_B_PE_8_065_read_1),
    .fifo_B_PE_9_066_din                  (PE_wrapper_8_0_U0_fifo_B_PE_9_066_din_1),
    .fifo_B_PE_9_066_fifo_cap             (PE_wrapper_8_0_U0_fifo_B_PE_9_066_fifo_cap),
    .fifo_B_PE_9_066_full_n               (fifo_B_PE_9_0_U_if_full_n),
    .fifo_B_PE_9_066_num_data_valid       (PE_wrapper_8_0_U0_fifo_B_PE_9_066_num_data_valid),
    .fifo_B_PE_9_066_write                (PE_wrapper_8_0_U0_fifo_B_PE_9_066_write_1),
    .fifo_C_drain_PE_8_093_din            (PE_wrapper_8_0_U0_fifo_C_drain_PE_8_093_din_1),
    .fifo_C_drain_PE_8_093_fifo_cap       (PE_wrapper_8_0_U0_fifo_C_drain_PE_8_093_fifo_cap),
    .fifo_C_drain_PE_8_093_full_n         (fifo_C_drain_PE_8_0_U_if_full_n),
    .fifo_C_drain_PE_8_093_num_data_valid (PE_wrapper_8_0_U0_fifo_C_drain_PE_8_093_num_data_valid),
    .fifo_C_drain_PE_8_093_write          (PE_wrapper_8_0_U0_fifo_C_drain_PE_8_093_write_1)
);

kernel3_PE_wrapper_8_1 PE_wrapper_8_1_U0 (
    .ap_clk                                (ap_clk),
    .ap_continue                           ( 1'b1),
    .ap_idle                               (PE_wrapper_8_1_U0_ap_idle_1),
    .ap_ready                              (PE_wrapper_8_1_U0_ap_ready_1),
    .ap_rst                                (PE_wrapper_8_1_U0_ap_rst),
    .ap_start                              (PE_wrapper_8_1_U0_ap_start_1),
    .fifo_A_PE_8_143_dout                  (fifo_A_PE_8_1_U_if_dout),
    .fifo_A_PE_8_143_empty_n               (fifo_A_PE_8_1_U_if_empty_n),
    .fifo_A_PE_8_143_fifo_cap              (PE_wrapper_8_1_U0_fifo_A_PE_8_143_fifo_cap),
    .fifo_A_PE_8_143_num_data_valid        (PE_wrapper_8_1_U0_fifo_A_PE_8_143_num_data_valid),
    .fifo_A_PE_8_143_read                  (PE_wrapper_8_1_U0_fifo_A_PE_8_143_read_1),
    .fifo_A_PE_8_244_din                   (PE_wrapper_8_1_U0_fifo_A_PE_8_244_din_1),
    .fifo_A_PE_8_244_fifo_cap              (PE_wrapper_8_1_U0_fifo_A_PE_8_244_fifo_cap),
    .fifo_A_PE_8_244_full_n                (fifo_A_PE_8_2_U_if_full_n),
    .fifo_A_PE_8_244_num_data_valid        (PE_wrapper_8_1_U0_fifo_A_PE_8_244_num_data_valid),
    .fifo_A_PE_8_244_write                 (PE_wrapper_8_1_U0_fifo_A_PE_8_244_write_1),
    .fifo_B_PE_8_179_dout                  (fifo_B_PE_8_1_U_if_dout),
    .fifo_B_PE_8_179_empty_n               (fifo_B_PE_8_1_U_if_empty_n),
    .fifo_B_PE_8_179_fifo_cap              (PE_wrapper_8_1_U0_fifo_B_PE_8_179_fifo_cap),
    .fifo_B_PE_8_179_num_data_valid        (PE_wrapper_8_1_U0_fifo_B_PE_8_179_num_data_valid),
    .fifo_B_PE_8_179_read                  (PE_wrapper_8_1_U0_fifo_B_PE_8_179_read_1),
    .fifo_B_PE_9_180_din                   (PE_wrapper_8_1_U0_fifo_B_PE_9_180_din_1),
    .fifo_B_PE_9_180_fifo_cap              (PE_wrapper_8_1_U0_fifo_B_PE_9_180_fifo_cap),
    .fifo_B_PE_9_180_full_n                (fifo_B_PE_9_1_U_if_full_n),
    .fifo_B_PE_9_180_num_data_valid        (PE_wrapper_8_1_U0_fifo_B_PE_9_180_num_data_valid),
    .fifo_B_PE_9_180_write                 (PE_wrapper_8_1_U0_fifo_B_PE_9_180_write_1),
    .fifo_C_drain_PE_8_1106_din            (PE_wrapper_8_1_U0_fifo_C_drain_PE_8_1106_din_1),
    .fifo_C_drain_PE_8_1106_fifo_cap       (PE_wrapper_8_1_U0_fifo_C_drain_PE_8_1106_fifo_cap),
    .fifo_C_drain_PE_8_1106_full_n         (fifo_C_drain_PE_8_1_U_if_full_n),
    .fifo_C_drain_PE_8_1106_num_data_valid (PE_wrapper_8_1_U0_fifo_C_drain_PE_8_1106_num_data_valid),
    .fifo_C_drain_PE_8_1106_write          (PE_wrapper_8_1_U0_fifo_C_drain_PE_8_1106_write_1)
);

kernel3_PE_wrapper_9_0 PE_wrapper_9_0_U0 (
    .ap_clk                               (ap_clk),
    .ap_continue                          ( 1'b1),
    .ap_idle                              (PE_wrapper_9_0_U0_ap_idle_1),
    .ap_ready                             (PE_wrapper_9_0_U0_ap_ready_1),
    .ap_rst                               (PE_wrapper_9_0_U0_ap_rst),
    .ap_start                             (PE_wrapper_9_0_U0_ap_start_1),
    .fifo_A_PE_9_045_dout                 (fifo_A_PE_9_0_U_if_dout),
    .fifo_A_PE_9_045_empty_n              (fifo_A_PE_9_0_U_if_empty_n),
    .fifo_A_PE_9_045_fifo_cap             (PE_wrapper_9_0_U0_fifo_A_PE_9_045_fifo_cap),
    .fifo_A_PE_9_045_num_data_valid       (PE_wrapper_9_0_U0_fifo_A_PE_9_045_num_data_valid),
    .fifo_A_PE_9_045_read                 (PE_wrapper_9_0_U0_fifo_A_PE_9_045_read_1),
    .fifo_A_PE_9_146_din                  (PE_wrapper_9_0_U0_fifo_A_PE_9_146_din_1),
    .fifo_A_PE_9_146_fifo_cap             (PE_wrapper_9_0_U0_fifo_A_PE_9_146_fifo_cap),
    .fifo_A_PE_9_146_full_n               (fifo_A_PE_9_1_U_if_full_n),
    .fifo_A_PE_9_146_num_data_valid       (PE_wrapper_9_0_U0_fifo_A_PE_9_146_num_data_valid),
    .fifo_A_PE_9_146_write                (PE_wrapper_9_0_U0_fifo_A_PE_9_146_write_1),
    .fifo_B_PE_10_067_din                 (PE_wrapper_9_0_U0_fifo_B_PE_10_067_din_1),
    .fifo_B_PE_10_067_fifo_cap            (PE_wrapper_9_0_U0_fifo_B_PE_10_067_fifo_cap),
    .fifo_B_PE_10_067_full_n              (fifo_B_PE_10_0_U_if_full_n),
    .fifo_B_PE_10_067_num_data_valid      (PE_wrapper_9_0_U0_fifo_B_PE_10_067_num_data_valid),
    .fifo_B_PE_10_067_write               (PE_wrapper_9_0_U0_fifo_B_PE_10_067_write_1),
    .fifo_B_PE_9_066_dout                 (fifo_B_PE_9_0_U_if_dout),
    .fifo_B_PE_9_066_empty_n              (fifo_B_PE_9_0_U_if_empty_n),
    .fifo_B_PE_9_066_fifo_cap             (PE_wrapper_9_0_U0_fifo_B_PE_9_066_fifo_cap),
    .fifo_B_PE_9_066_num_data_valid       (PE_wrapper_9_0_U0_fifo_B_PE_9_066_num_data_valid),
    .fifo_B_PE_9_066_read                 (PE_wrapper_9_0_U0_fifo_B_PE_9_066_read_1),
    .fifo_C_drain_PE_9_094_din            (PE_wrapper_9_0_U0_fifo_C_drain_PE_9_094_din_1),
    .fifo_C_drain_PE_9_094_fifo_cap       (PE_wrapper_9_0_U0_fifo_C_drain_PE_9_094_fifo_cap),
    .fifo_C_drain_PE_9_094_full_n         (fifo_C_drain_PE_9_0_U_if_full_n),
    .fifo_C_drain_PE_9_094_num_data_valid (PE_wrapper_9_0_U0_fifo_C_drain_PE_9_094_num_data_valid),
    .fifo_C_drain_PE_9_094_write          (PE_wrapper_9_0_U0_fifo_C_drain_PE_9_094_write_1)
);

kernel3_PE_wrapper_9_1 PE_wrapper_9_1_U0 (
    .ap_clk                                (ap_clk),
    .ap_continue                           ( 1'b1),
    .ap_idle                               (PE_wrapper_9_1_U0_ap_idle_1),
    .ap_ready                              (PE_wrapper_9_1_U0_ap_ready_1),
    .ap_rst                                (PE_wrapper_9_1_U0_ap_rst),
    .ap_start                              (PE_wrapper_9_1_U0_ap_start_1),
    .fifo_A_PE_9_146_dout                  (fifo_A_PE_9_1_U_if_dout),
    .fifo_A_PE_9_146_empty_n               (fifo_A_PE_9_1_U_if_empty_n),
    .fifo_A_PE_9_146_fifo_cap              (PE_wrapper_9_1_U0_fifo_A_PE_9_146_fifo_cap),
    .fifo_A_PE_9_146_num_data_valid        (PE_wrapper_9_1_U0_fifo_A_PE_9_146_num_data_valid),
    .fifo_A_PE_9_146_read                  (PE_wrapper_9_1_U0_fifo_A_PE_9_146_read_1),
    .fifo_A_PE_9_247_din                   (PE_wrapper_9_1_U0_fifo_A_PE_9_247_din_1),
    .fifo_A_PE_9_247_fifo_cap              (PE_wrapper_9_1_U0_fifo_A_PE_9_247_fifo_cap),
    .fifo_A_PE_9_247_full_n                (fifo_A_PE_9_2_U_if_full_n),
    .fifo_A_PE_9_247_num_data_valid        (PE_wrapper_9_1_U0_fifo_A_PE_9_247_num_data_valid),
    .fifo_A_PE_9_247_write                 (PE_wrapper_9_1_U0_fifo_A_PE_9_247_write_1),
    .fifo_B_PE_10_181_din                  (PE_wrapper_9_1_U0_fifo_B_PE_10_181_din_1),
    .fifo_B_PE_10_181_fifo_cap             (PE_wrapper_9_1_U0_fifo_B_PE_10_181_fifo_cap),
    .fifo_B_PE_10_181_full_n               (fifo_B_PE_10_1_U_if_full_n),
    .fifo_B_PE_10_181_num_data_valid       (PE_wrapper_9_1_U0_fifo_B_PE_10_181_num_data_valid),
    .fifo_B_PE_10_181_write                (PE_wrapper_9_1_U0_fifo_B_PE_10_181_write_1),
    .fifo_B_PE_9_180_dout                  (fifo_B_PE_9_1_U_if_dout),
    .fifo_B_PE_9_180_empty_n               (fifo_B_PE_9_1_U_if_empty_n),
    .fifo_B_PE_9_180_fifo_cap              (PE_wrapper_9_1_U0_fifo_B_PE_9_180_fifo_cap),
    .fifo_B_PE_9_180_num_data_valid        (PE_wrapper_9_1_U0_fifo_B_PE_9_180_num_data_valid),
    .fifo_B_PE_9_180_read                  (PE_wrapper_9_1_U0_fifo_B_PE_9_180_read_1),
    .fifo_C_drain_PE_9_1107_din            (PE_wrapper_9_1_U0_fifo_C_drain_PE_9_1107_din_1),
    .fifo_C_drain_PE_9_1107_fifo_cap       (PE_wrapper_9_1_U0_fifo_C_drain_PE_9_1107_fifo_cap),
    .fifo_C_drain_PE_9_1107_full_n         (fifo_C_drain_PE_9_1_U_if_full_n),
    .fifo_C_drain_PE_9_1107_num_data_valid (PE_wrapper_9_1_U0_fifo_C_drain_PE_9_1107_num_data_valid),
    .fifo_C_drain_PE_9_1107_write          (PE_wrapper_9_1_U0_fifo_C_drain_PE_9_1107_write_1)
);

__rs_kernel3_aux_split_aux_0 #(
    .C_M_AXI_DATA_WIDTH          (C_M_AXI_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (C_M_AXI_GMEM_A_ADDR_WIDTH),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (C_M_AXI_GMEM_A_ARUSER_WIDTH),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (C_M_AXI_GMEM_A_AWUSER_WIDTH),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (C_M_AXI_GMEM_A_BUSER_WIDTH),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (C_M_AXI_GMEM_A_CACHE_VALUE),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (C_M_AXI_GMEM_A_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ID_WIDTH     (C_M_AXI_GMEM_A_ID_WIDTH),
    .C_M_AXI_GMEM_A_PROT_VALUE   (C_M_AXI_GMEM_A_PROT_VALUE),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (C_M_AXI_GMEM_A_RUSER_WIDTH),
    .C_M_AXI_GMEM_A_USER_VALUE   (C_M_AXI_GMEM_A_USER_VALUE),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (C_M_AXI_GMEM_A_WSTRB_WIDTH),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (C_M_AXI_GMEM_A_WUSER_WIDTH),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (C_M_AXI_GMEM_B_ADDR_WIDTH),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (C_M_AXI_GMEM_B_ARUSER_WIDTH),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (C_M_AXI_GMEM_B_AWUSER_WIDTH),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (C_M_AXI_GMEM_B_BUSER_WIDTH),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (C_M_AXI_GMEM_B_CACHE_VALUE),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (C_M_AXI_GMEM_B_DATA_WIDTH),
    .C_M_AXI_GMEM_B_ID_WIDTH     (C_M_AXI_GMEM_B_ID_WIDTH),
    .C_M_AXI_GMEM_B_PROT_VALUE   (C_M_AXI_GMEM_B_PROT_VALUE),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (C_M_AXI_GMEM_B_RUSER_WIDTH),
    .C_M_AXI_GMEM_B_USER_VALUE   (C_M_AXI_GMEM_B_USER_VALUE),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (C_M_AXI_GMEM_B_WSTRB_WIDTH),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (C_M_AXI_GMEM_B_WUSER_WIDTH),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (C_M_AXI_GMEM_C_ADDR_WIDTH),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (C_M_AXI_GMEM_C_ARUSER_WIDTH),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (C_M_AXI_GMEM_C_AWUSER_WIDTH),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (C_M_AXI_GMEM_C_BUSER_WIDTH),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (C_M_AXI_GMEM_C_CACHE_VALUE),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (C_M_AXI_GMEM_C_DATA_WIDTH),
    .C_M_AXI_GMEM_C_ID_WIDTH     (C_M_AXI_GMEM_C_ID_WIDTH),
    .C_M_AXI_GMEM_C_PROT_VALUE   (C_M_AXI_GMEM_C_PROT_VALUE),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (C_M_AXI_GMEM_C_RUSER_WIDTH),
    .C_M_AXI_GMEM_C_USER_VALUE   (C_M_AXI_GMEM_C_USER_VALUE),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (C_M_AXI_GMEM_C_WSTRB_WIDTH),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (C_M_AXI_GMEM_C_WUSER_WIDTH),
    .C_M_AXI_WSTRB_WIDTH         (C_M_AXI_WSTRB_WIDTH),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (C_S_AXI_CONTROL_ADDR_WIDTH),
    .C_S_AXI_CONTROL_DATA_WIDTH  (C_S_AXI_CONTROL_DATA_WIDTH),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (C_S_AXI_CONTROL_WSTRB_WIDTH),
    .C_S_AXI_DATA_WIDTH          (C_S_AXI_DATA_WIDTH),
    .C_S_AXI_WSTRB_WIDTH         (C_S_AXI_WSTRB_WIDTH)
) __rs_kernel3_aux_split_aux_0__inst (
    .A_IO_L2_in_10_U0_ap_idle_1                 (A_IO_L2_in_10_U0_ap_idle_1),
    .A_IO_L2_in_10_U0_ap_rst                    (A_IO_L2_in_10_U0_ap_rst),
    .A_IO_L2_in_11_U0_ap_idle_1                 (A_IO_L2_in_11_U0_ap_idle_1),
    .A_IO_L2_in_11_U0_ap_rst                    (A_IO_L2_in_11_U0_ap_rst),
    .A_IO_L2_in_1_U0_ap_idle_1                  (A_IO_L2_in_1_U0_ap_idle_1),
    .A_IO_L2_in_1_U0_ap_rst                     (A_IO_L2_in_1_U0_ap_rst),
    .A_IO_L2_in_2_U0_ap_idle_1                  (A_IO_L2_in_2_U0_ap_idle_1),
    .A_IO_L2_in_2_U0_ap_rst                     (A_IO_L2_in_2_U0_ap_rst),
    .A_IO_L2_in_3_U0_ap_idle_1                  (A_IO_L2_in_3_U0_ap_idle_1),
    .A_IO_L2_in_3_U0_ap_rst                     (A_IO_L2_in_3_U0_ap_rst),
    .A_IO_L2_in_4_U0_ap_idle_1                  (A_IO_L2_in_4_U0_ap_idle_1),
    .A_IO_L2_in_4_U0_ap_rst                     (A_IO_L2_in_4_U0_ap_rst),
    .A_IO_L2_in_5_U0_ap_idle_1                  (A_IO_L2_in_5_U0_ap_idle_1),
    .A_IO_L2_in_5_U0_ap_rst                     (A_IO_L2_in_5_U0_ap_rst),
    .A_IO_L2_in_6_U0_ap_idle_1                  (A_IO_L2_in_6_U0_ap_idle_1),
    .A_IO_L2_in_6_U0_ap_rst                     (A_IO_L2_in_6_U0_ap_rst),
    .A_IO_L2_in_7_U0_ap_idle_1                  (A_IO_L2_in_7_U0_ap_idle_1),
    .A_IO_L2_in_7_U0_ap_rst                     (A_IO_L2_in_7_U0_ap_rst),
    .A_IO_L2_in_8_U0_ap_idle_1                  (A_IO_L2_in_8_U0_ap_idle_1),
    .A_IO_L2_in_8_U0_ap_rst                     (A_IO_L2_in_8_U0_ap_rst),
    .A_IO_L2_in_9_U0_ap_idle_1                  (A_IO_L2_in_9_U0_ap_idle_1),
    .A_IO_L2_in_9_U0_ap_rst                     (A_IO_L2_in_9_U0_ap_rst),
    .A_IO_L2_in_U0_ap_idle_1                    (A_IO_L2_in_U0_ap_idle_1),
    .A_IO_L2_in_U0_ap_rst                       (A_IO_L2_in_U0_ap_rst),
    .A_IO_L2_in_boundary_U0_ap_idle_1           (A_IO_L2_in_boundary_U0_ap_idle_1),
    .A_IO_L2_in_boundary_U0_ap_rst              (A_IO_L2_in_boundary_U0_ap_rst),
    .A_IO_L3_in_U0_ap_idle_1                    (A_IO_L3_in_U0_ap_idle_1),
    .A_IO_L3_in_U0_ap_rst                       (A_IO_L3_in_U0_ap_rst),
    .A_PE_dummy_12_U0_ap_idle_1                 (A_PE_dummy_12_U0_ap_idle_1),
    .A_PE_dummy_12_U0_ap_rst                    (A_PE_dummy_12_U0_ap_rst),
    .A_PE_dummy_13_U0_ap_idle_1                 (A_PE_dummy_13_U0_ap_idle_1),
    .A_PE_dummy_13_U0_ap_rst                    (A_PE_dummy_13_U0_ap_rst),
    .A_PE_dummy_14_U0_ap_idle_1                 (A_PE_dummy_14_U0_ap_idle_1),
    .A_PE_dummy_14_U0_ap_rst                    (A_PE_dummy_14_U0_ap_rst),
    .A_PE_dummy_15_U0_ap_idle_1                 (A_PE_dummy_15_U0_ap_idle_1),
    .A_PE_dummy_15_U0_ap_rst                    (A_PE_dummy_15_U0_ap_rst),
    .A_PE_dummy_16_U0_ap_idle_1                 (A_PE_dummy_16_U0_ap_idle_1),
    .A_PE_dummy_16_U0_ap_rst                    (A_PE_dummy_16_U0_ap_rst),
    .A_PE_dummy_17_U0_ap_idle_1                 (A_PE_dummy_17_U0_ap_idle_1),
    .A_PE_dummy_17_U0_ap_rst                    (A_PE_dummy_17_U0_ap_rst),
    .A_PE_dummy_18_U0_ap_idle_1                 (A_PE_dummy_18_U0_ap_idle_1),
    .A_PE_dummy_18_U0_ap_rst                    (A_PE_dummy_18_U0_ap_rst),
    .A_PE_dummy_19_U0_ap_idle_1                 (A_PE_dummy_19_U0_ap_idle_1),
    .A_PE_dummy_19_U0_ap_rst                    (A_PE_dummy_19_U0_ap_rst),
    .A_PE_dummy_20_U0_ap_idle_1                 (A_PE_dummy_20_U0_ap_idle_1),
    .A_PE_dummy_20_U0_ap_rst                    (A_PE_dummy_20_U0_ap_rst),
    .A_PE_dummy_21_U0_ap_idle_1                 (A_PE_dummy_21_U0_ap_idle_1),
    .A_PE_dummy_21_U0_ap_rst                    (A_PE_dummy_21_U0_ap_rst),
    .A_PE_dummy_22_U0_ap_idle_1                 (A_PE_dummy_22_U0_ap_idle_1),
    .A_PE_dummy_22_U0_ap_rst                    (A_PE_dummy_22_U0_ap_rst),
    .A_PE_dummy_23_U0_ap_idle_1                 (A_PE_dummy_23_U0_ap_idle_1),
    .A_PE_dummy_23_U0_ap_rst                    (A_PE_dummy_23_U0_ap_rst),
    .A_PE_dummy_U0_ap_idle_1                    (A_PE_dummy_U0_ap_idle_1),
    .A_PE_dummy_U0_ap_rst                       (A_PE_dummy_U0_ap_rst),
    .B_IO_L2_in_U0_ap_idle_1                    (B_IO_L2_in_U0_ap_idle_1),
    .B_IO_L2_in_U0_ap_rst                       (B_IO_L2_in_U0_ap_rst),
    .B_IO_L2_in_boundary_U0_ap_idle_1           (B_IO_L2_in_boundary_U0_ap_idle_1),
    .B_IO_L2_in_boundary_U0_ap_rst              (B_IO_L2_in_boundary_U0_ap_rst),
    .B_IO_L3_in_U0_ap_idle_1                    (B_IO_L3_in_U0_ap_idle_1),
    .B_IO_L3_in_U0_ap_rst                       (B_IO_L3_in_U0_ap_rst),
    .B_PE_dummy_24_U0_ap_idle_1                 (B_PE_dummy_24_U0_ap_idle_1),
    .B_PE_dummy_24_U0_ap_rst                    (B_PE_dummy_24_U0_ap_rst),
    .B_PE_dummy_U0_ap_idle_1                    (B_PE_dummy_U0_ap_idle_1),
    .B_PE_dummy_U0_ap_rst                       (B_PE_dummy_U0_ap_rst),
    .C_drain_IO_L1_out_25_U0_ap_idle_1          (C_drain_IO_L1_out_25_U0_ap_idle_1),
    .C_drain_IO_L1_out_25_U0_ap_rst             (C_drain_IO_L1_out_25_U0_ap_rst),
    .C_drain_IO_L1_out_26_U0_ap_idle_1          (C_drain_IO_L1_out_26_U0_ap_idle_1),
    .C_drain_IO_L1_out_26_U0_ap_rst             (C_drain_IO_L1_out_26_U0_ap_rst),
    .C_drain_IO_L1_out_27_U0_ap_idle_1          (C_drain_IO_L1_out_27_U0_ap_idle_1),
    .C_drain_IO_L1_out_27_U0_ap_rst             (C_drain_IO_L1_out_27_U0_ap_rst),
    .C_drain_IO_L1_out_28_U0_ap_idle_1          (C_drain_IO_L1_out_28_U0_ap_idle_1),
    .C_drain_IO_L1_out_28_U0_ap_rst             (C_drain_IO_L1_out_28_U0_ap_rst),
    .C_drain_IO_L1_out_29_U0_ap_idle_1          (C_drain_IO_L1_out_29_U0_ap_idle_1),
    .C_drain_IO_L1_out_29_U0_ap_rst             (C_drain_IO_L1_out_29_U0_ap_rst),
    .C_drain_IO_L1_out_30_U0_ap_idle_1          (C_drain_IO_L1_out_30_U0_ap_idle_1),
    .C_drain_IO_L1_out_30_U0_ap_rst             (C_drain_IO_L1_out_30_U0_ap_rst),
    .C_drain_IO_L1_out_31_U0_ap_idle_1          (C_drain_IO_L1_out_31_U0_ap_idle_1),
    .C_drain_IO_L1_out_31_U0_ap_rst             (C_drain_IO_L1_out_31_U0_ap_rst),
    .C_drain_IO_L1_out_32_U0_ap_idle_1          (C_drain_IO_L1_out_32_U0_ap_idle_1),
    .C_drain_IO_L1_out_32_U0_ap_rst             (C_drain_IO_L1_out_32_U0_ap_rst),
    .C_drain_IO_L1_out_33_U0_ap_idle_1          (C_drain_IO_L1_out_33_U0_ap_idle_1),
    .C_drain_IO_L1_out_33_U0_ap_rst             (C_drain_IO_L1_out_33_U0_ap_rst),
    .C_drain_IO_L1_out_34_U0_ap_idle_1          (C_drain_IO_L1_out_34_U0_ap_idle_1),
    .C_drain_IO_L1_out_34_U0_ap_rst             (C_drain_IO_L1_out_34_U0_ap_rst),
    .C_drain_IO_L1_out_35_U0_ap_idle_1          (C_drain_IO_L1_out_35_U0_ap_idle_1),
    .C_drain_IO_L1_out_35_U0_ap_rst             (C_drain_IO_L1_out_35_U0_ap_rst),
    .C_drain_IO_L1_out_37_U0_ap_idle_1          (C_drain_IO_L1_out_37_U0_ap_idle_1),
    .C_drain_IO_L1_out_37_U0_ap_rst             (C_drain_IO_L1_out_37_U0_ap_rst),
    .C_drain_IO_L1_out_38_U0_ap_idle_1          (C_drain_IO_L1_out_38_U0_ap_idle_1),
    .C_drain_IO_L1_out_38_U0_ap_rst             (C_drain_IO_L1_out_38_U0_ap_rst),
    .C_drain_IO_L1_out_39_U0_ap_idle_1          (C_drain_IO_L1_out_39_U0_ap_idle_1),
    .C_drain_IO_L1_out_39_U0_ap_rst             (C_drain_IO_L1_out_39_U0_ap_rst),
    .C_drain_IO_L1_out_40_U0_ap_idle_1          (C_drain_IO_L1_out_40_U0_ap_idle_1),
    .C_drain_IO_L1_out_40_U0_ap_rst             (C_drain_IO_L1_out_40_U0_ap_rst),
    .C_drain_IO_L1_out_41_U0_ap_idle_1          (C_drain_IO_L1_out_41_U0_ap_idle_1),
    .C_drain_IO_L1_out_41_U0_ap_rst             (C_drain_IO_L1_out_41_U0_ap_rst),
    .C_drain_IO_L1_out_42_U0_ap_idle_1          (C_drain_IO_L1_out_42_U0_ap_idle_1),
    .C_drain_IO_L1_out_42_U0_ap_rst             (C_drain_IO_L1_out_42_U0_ap_rst),
    .C_drain_IO_L1_out_43_U0_ap_idle_1          (C_drain_IO_L1_out_43_U0_ap_idle_1),
    .C_drain_IO_L1_out_43_U0_ap_rst             (C_drain_IO_L1_out_43_U0_ap_rst),
    .C_drain_IO_L1_out_44_U0_ap_idle_1          (C_drain_IO_L1_out_44_U0_ap_idle_1),
    .C_drain_IO_L1_out_44_U0_ap_rst             (C_drain_IO_L1_out_44_U0_ap_rst),
    .C_drain_IO_L1_out_45_U0_ap_idle_1          (C_drain_IO_L1_out_45_U0_ap_idle_1),
    .C_drain_IO_L1_out_45_U0_ap_rst             (C_drain_IO_L1_out_45_U0_ap_rst),
    .C_drain_IO_L1_out_46_U0_ap_idle_1          (C_drain_IO_L1_out_46_U0_ap_idle_1),
    .C_drain_IO_L1_out_46_U0_ap_rst             (C_drain_IO_L1_out_46_U0_ap_rst),
    .C_drain_IO_L1_out_47_U0_ap_idle_1          (C_drain_IO_L1_out_47_U0_ap_idle_1),
    .C_drain_IO_L1_out_47_U0_ap_rst             (C_drain_IO_L1_out_47_U0_ap_rst),
    .C_drain_IO_L1_out_48_U0_ap_idle_1          (C_drain_IO_L1_out_48_U0_ap_idle_1),
    .C_drain_IO_L1_out_48_U0_ap_rst             (C_drain_IO_L1_out_48_U0_ap_rst),
    .C_drain_IO_L1_out_U0_ap_idle_1             (C_drain_IO_L1_out_U0_ap_idle_1),
    .C_drain_IO_L1_out_U0_ap_rst                (C_drain_IO_L1_out_U0_ap_rst),
    .C_drain_IO_L1_out_boundary_36_U0_ap_idle_1 (C_drain_IO_L1_out_boundary_36_U0_ap_idle_1),
    .C_drain_IO_L1_out_boundary_36_U0_ap_rst    (C_drain_IO_L1_out_boundary_36_U0_ap_rst),
    .C_drain_IO_L1_out_boundary_U0_ap_idle_1    (C_drain_IO_L1_out_boundary_U0_ap_idle_1),
    .C_drain_IO_L1_out_boundary_U0_ap_rst       (C_drain_IO_L1_out_boundary_U0_ap_rst),
    .C_drain_IO_L2_out_U0_ap_idle_1             (C_drain_IO_L2_out_U0_ap_idle_1),
    .C_drain_IO_L2_out_U0_ap_rst                (C_drain_IO_L2_out_U0_ap_rst),
    .C_drain_IO_L2_out_boundary_U0_ap_idle_1    (C_drain_IO_L2_out_boundary_U0_ap_idle_1),
    .C_drain_IO_L2_out_boundary_U0_ap_rst       (C_drain_IO_L2_out_boundary_U0_ap_rst),
    .C_drain_IO_L3_out_U0_ap_idle_1             (C_drain_IO_L3_out_U0_ap_idle_1),
    .C_drain_IO_L3_out_U0_ap_rst                (C_drain_IO_L3_out_U0_ap_rst),
    .PE_wrapper_0_0_U0_ap_idle_1                (PE_wrapper_0_0_U0_ap_idle_1),
    .PE_wrapper_0_0_U0_ap_rst                   (PE_wrapper_0_0_U0_ap_rst),
    .PE_wrapper_0_1_U0_ap_idle_1                (PE_wrapper_0_1_U0_ap_idle_1),
    .PE_wrapper_0_1_U0_ap_rst                   (PE_wrapper_0_1_U0_ap_rst),
    .PE_wrapper_10_0_U0_ap_idle_1               (PE_wrapper_10_0_U0_ap_idle_1),
    .PE_wrapper_10_0_U0_ap_rst                  (PE_wrapper_10_0_U0_ap_rst),
    .PE_wrapper_10_1_U0_ap_idle_1               (PE_wrapper_10_1_U0_ap_idle_1),
    .PE_wrapper_10_1_U0_ap_rst                  (PE_wrapper_10_1_U0_ap_rst),
    .PE_wrapper_11_0_U0_ap_idle_1               (PE_wrapper_11_0_U0_ap_idle_1),
    .PE_wrapper_11_0_U0_ap_rst                  (PE_wrapper_11_0_U0_ap_rst),
    .PE_wrapper_11_1_U0_ap_idle_1               (PE_wrapper_11_1_U0_ap_idle_1),
    .PE_wrapper_11_1_U0_ap_rst                  (PE_wrapper_11_1_U0_ap_rst),
    .PE_wrapper_12_0_U0_ap_idle_1               (PE_wrapper_12_0_U0_ap_idle_1),
    .PE_wrapper_12_0_U0_ap_rst                  (PE_wrapper_12_0_U0_ap_rst),
    .PE_wrapper_12_1_U0_ap_idle_1               (PE_wrapper_12_1_U0_ap_idle_1),
    .PE_wrapper_12_1_U0_ap_rst                  (PE_wrapper_12_1_U0_ap_rst),
    .PE_wrapper_1_0_U0_ap_idle_1                (PE_wrapper_1_0_U0_ap_idle_1),
    .PE_wrapper_1_0_U0_ap_rst                   (PE_wrapper_1_0_U0_ap_rst),
    .PE_wrapper_1_1_U0_ap_idle_1                (PE_wrapper_1_1_U0_ap_idle_1),
    .PE_wrapper_1_1_U0_ap_rst                   (PE_wrapper_1_1_U0_ap_rst),
    .PE_wrapper_2_0_U0_ap_idle_1                (PE_wrapper_2_0_U0_ap_idle_1),
    .PE_wrapper_2_0_U0_ap_rst                   (PE_wrapper_2_0_U0_ap_rst),
    .PE_wrapper_2_1_U0_ap_idle_1                (PE_wrapper_2_1_U0_ap_idle_1),
    .PE_wrapper_2_1_U0_ap_rst                   (PE_wrapper_2_1_U0_ap_rst),
    .PE_wrapper_3_0_U0_ap_idle_1                (PE_wrapper_3_0_U0_ap_idle_1),
    .PE_wrapper_3_0_U0_ap_rst                   (PE_wrapper_3_0_U0_ap_rst),
    .PE_wrapper_3_1_U0_ap_idle_1                (PE_wrapper_3_1_U0_ap_idle_1),
    .PE_wrapper_3_1_U0_ap_rst                   (PE_wrapper_3_1_U0_ap_rst),
    .PE_wrapper_4_0_U0_ap_idle_1                (PE_wrapper_4_0_U0_ap_idle_1),
    .PE_wrapper_4_0_U0_ap_rst                   (PE_wrapper_4_0_U0_ap_rst),
    .PE_wrapper_4_1_U0_ap_idle_1                (PE_wrapper_4_1_U0_ap_idle_1),
    .PE_wrapper_4_1_U0_ap_rst                   (PE_wrapper_4_1_U0_ap_rst),
    .PE_wrapper_5_0_U0_ap_idle_1                (PE_wrapper_5_0_U0_ap_idle_1),
    .PE_wrapper_5_0_U0_ap_rst                   (PE_wrapper_5_0_U0_ap_rst),
    .PE_wrapper_5_1_U0_ap_idle_1                (PE_wrapper_5_1_U0_ap_idle_1),
    .PE_wrapper_5_1_U0_ap_rst                   (PE_wrapper_5_1_U0_ap_rst),
    .PE_wrapper_6_0_U0_ap_idle_1                (PE_wrapper_6_0_U0_ap_idle_1),
    .PE_wrapper_6_0_U0_ap_rst                   (PE_wrapper_6_0_U0_ap_rst),
    .PE_wrapper_6_1_U0_ap_idle_1                (PE_wrapper_6_1_U0_ap_idle_1),
    .PE_wrapper_6_1_U0_ap_rst                   (PE_wrapper_6_1_U0_ap_rst),
    .PE_wrapper_7_0_U0_ap_idle_1                (PE_wrapper_7_0_U0_ap_idle_1),
    .PE_wrapper_7_0_U0_ap_rst                   (PE_wrapper_7_0_U0_ap_rst),
    .PE_wrapper_7_1_U0_ap_idle_1                (PE_wrapper_7_1_U0_ap_idle_1),
    .PE_wrapper_7_1_U0_ap_rst                   (PE_wrapper_7_1_U0_ap_rst),
    .PE_wrapper_8_0_U0_ap_idle_1                (PE_wrapper_8_0_U0_ap_idle_1),
    .PE_wrapper_8_0_U0_ap_rst                   (PE_wrapper_8_0_U0_ap_rst),
    .PE_wrapper_8_1_U0_ap_idle_1                (PE_wrapper_8_1_U0_ap_idle_1),
    .PE_wrapper_8_1_U0_ap_rst                   (PE_wrapper_8_1_U0_ap_rst),
    .PE_wrapper_9_0_U0_ap_idle_1                (PE_wrapper_9_0_U0_ap_idle_1),
    .PE_wrapper_9_0_U0_ap_rst                   (PE_wrapper_9_0_U0_ap_rst),
    .PE_wrapper_9_1_U0_ap_idle_1                (PE_wrapper_9_1_U0_ap_idle_1),
    .PE_wrapper_9_1_U0_ap_rst                   (PE_wrapper_9_1_U0_ap_rst),
    .ap_clk                                     (ap_clk),
    .ap_rst_n                                   (ap_rst_n),
    .control_s_axi_U_ARESET                     (control_s_axi_U_ARESET),
    .control_s_axi_U_ap_idle                    (control_s_axi_U_ap_idle),
    .entry_proc_U0_ap_idle_1                    (entry_proc_U0_ap_idle_1),
    .entry_proc_U0_ap_rst                       (entry_proc_U0_ap_rst)
);

__rs_kernel3_aux_split_aux_100 #(
    .C_M_AXI_DATA_WIDTH          (C_M_AXI_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (C_M_AXI_GMEM_A_ADDR_WIDTH),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (C_M_AXI_GMEM_A_ARUSER_WIDTH),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (C_M_AXI_GMEM_A_AWUSER_WIDTH),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (C_M_AXI_GMEM_A_BUSER_WIDTH),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (C_M_AXI_GMEM_A_CACHE_VALUE),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (C_M_AXI_GMEM_A_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ID_WIDTH     (C_M_AXI_GMEM_A_ID_WIDTH),
    .C_M_AXI_GMEM_A_PROT_VALUE   (C_M_AXI_GMEM_A_PROT_VALUE),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (C_M_AXI_GMEM_A_RUSER_WIDTH),
    .C_M_AXI_GMEM_A_USER_VALUE   (C_M_AXI_GMEM_A_USER_VALUE),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (C_M_AXI_GMEM_A_WSTRB_WIDTH),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (C_M_AXI_GMEM_A_WUSER_WIDTH),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (C_M_AXI_GMEM_B_ADDR_WIDTH),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (C_M_AXI_GMEM_B_ARUSER_WIDTH),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (C_M_AXI_GMEM_B_AWUSER_WIDTH),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (C_M_AXI_GMEM_B_BUSER_WIDTH),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (C_M_AXI_GMEM_B_CACHE_VALUE),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (C_M_AXI_GMEM_B_DATA_WIDTH),
    .C_M_AXI_GMEM_B_ID_WIDTH     (C_M_AXI_GMEM_B_ID_WIDTH),
    .C_M_AXI_GMEM_B_PROT_VALUE   (C_M_AXI_GMEM_B_PROT_VALUE),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (C_M_AXI_GMEM_B_RUSER_WIDTH),
    .C_M_AXI_GMEM_B_USER_VALUE   (C_M_AXI_GMEM_B_USER_VALUE),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (C_M_AXI_GMEM_B_WSTRB_WIDTH),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (C_M_AXI_GMEM_B_WUSER_WIDTH),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (C_M_AXI_GMEM_C_ADDR_WIDTH),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (C_M_AXI_GMEM_C_ARUSER_WIDTH),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (C_M_AXI_GMEM_C_AWUSER_WIDTH),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (C_M_AXI_GMEM_C_BUSER_WIDTH),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (C_M_AXI_GMEM_C_CACHE_VALUE),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (C_M_AXI_GMEM_C_DATA_WIDTH),
    .C_M_AXI_GMEM_C_ID_WIDTH     (C_M_AXI_GMEM_C_ID_WIDTH),
    .C_M_AXI_GMEM_C_PROT_VALUE   (C_M_AXI_GMEM_C_PROT_VALUE),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (C_M_AXI_GMEM_C_RUSER_WIDTH),
    .C_M_AXI_GMEM_C_USER_VALUE   (C_M_AXI_GMEM_C_USER_VALUE),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (C_M_AXI_GMEM_C_WSTRB_WIDTH),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (C_M_AXI_GMEM_C_WUSER_WIDTH),
    .C_M_AXI_WSTRB_WIDTH         (C_M_AXI_WSTRB_WIDTH),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (C_S_AXI_CONTROL_ADDR_WIDTH),
    .C_S_AXI_CONTROL_DATA_WIDTH  (C_S_AXI_CONTROL_DATA_WIDTH),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (C_S_AXI_CONTROL_WSTRB_WIDTH),
    .C_S_AXI_DATA_WIDTH          (C_S_AXI_DATA_WIDTH),
    .C_S_AXI_WSTRB_WIDTH         (C_S_AXI_WSTRB_WIDTH)
) __rs_kernel3_aux_split_aux_100__inst (
    .C_drain_IO_L1_out_boundary_U0_fifo_C_PE_12_097_num_data_valid (C_drain_IO_L1_out_boundary_U0_fifo_C_PE_12_097_num_data_valid),
    .C_drain_IO_L1_out_boundary_U0_fifo_C_drain_PE_12_097_fifo_cap (C_drain_IO_L1_out_boundary_U0_fifo_C_drain_PE_12_097_fifo_cap),
    .PE_wrapper_12_0_U0_fifo_C_drain_PE_12_097_fifo_cap            (PE_wrapper_12_0_U0_fifo_C_drain_PE_12_097_fifo_cap),
    .PE_wrapper_12_0_U0_fifo_C_drain_PE_12_097_num_data_valid      (PE_wrapper_12_0_U0_fifo_C_drain_PE_12_097_num_data_valid),
    .fifo_C_drain_PE_12_0_U_if_fifo_cap                            (fifo_C_drain_PE_12_0_U_if_fifo_cap),
    .fifo_C_drain_PE_12_0_U_if_num_data_valid                      (fifo_C_drain_PE_12_0_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_101 #(
    .C_M_AXI_DATA_WIDTH          (C_M_AXI_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (C_M_AXI_GMEM_A_ADDR_WIDTH),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (C_M_AXI_GMEM_A_ARUSER_WIDTH),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (C_M_AXI_GMEM_A_AWUSER_WIDTH),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (C_M_AXI_GMEM_A_BUSER_WIDTH),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (C_M_AXI_GMEM_A_CACHE_VALUE),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (C_M_AXI_GMEM_A_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ID_WIDTH     (C_M_AXI_GMEM_A_ID_WIDTH),
    .C_M_AXI_GMEM_A_PROT_VALUE   (C_M_AXI_GMEM_A_PROT_VALUE),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (C_M_AXI_GMEM_A_RUSER_WIDTH),
    .C_M_AXI_GMEM_A_USER_VALUE   (C_M_AXI_GMEM_A_USER_VALUE),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (C_M_AXI_GMEM_A_WSTRB_WIDTH),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (C_M_AXI_GMEM_A_WUSER_WIDTH),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (C_M_AXI_GMEM_B_ADDR_WIDTH),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (C_M_AXI_GMEM_B_ARUSER_WIDTH),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (C_M_AXI_GMEM_B_AWUSER_WIDTH),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (C_M_AXI_GMEM_B_BUSER_WIDTH),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (C_M_AXI_GMEM_B_CACHE_VALUE),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (C_M_AXI_GMEM_B_DATA_WIDTH),
    .C_M_AXI_GMEM_B_ID_WIDTH     (C_M_AXI_GMEM_B_ID_WIDTH),
    .C_M_AXI_GMEM_B_PROT_VALUE   (C_M_AXI_GMEM_B_PROT_VALUE),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (C_M_AXI_GMEM_B_RUSER_WIDTH),
    .C_M_AXI_GMEM_B_USER_VALUE   (C_M_AXI_GMEM_B_USER_VALUE),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (C_M_AXI_GMEM_B_WSTRB_WIDTH),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (C_M_AXI_GMEM_B_WUSER_WIDTH),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (C_M_AXI_GMEM_C_ADDR_WIDTH),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (C_M_AXI_GMEM_C_ARUSER_WIDTH),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (C_M_AXI_GMEM_C_AWUSER_WIDTH),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (C_M_AXI_GMEM_C_BUSER_WIDTH),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (C_M_AXI_GMEM_C_CACHE_VALUE),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (C_M_AXI_GMEM_C_DATA_WIDTH),
    .C_M_AXI_GMEM_C_ID_WIDTH     (C_M_AXI_GMEM_C_ID_WIDTH),
    .C_M_AXI_GMEM_C_PROT_VALUE   (C_M_AXI_GMEM_C_PROT_VALUE),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (C_M_AXI_GMEM_C_RUSER_WIDTH),
    .C_M_AXI_GMEM_C_USER_VALUE   (C_M_AXI_GMEM_C_USER_VALUE),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (C_M_AXI_GMEM_C_WSTRB_WIDTH),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (C_M_AXI_GMEM_C_WUSER_WIDTH),
    .C_M_AXI_WSTRB_WIDTH         (C_M_AXI_WSTRB_WIDTH),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (C_S_AXI_CONTROL_ADDR_WIDTH),
    .C_S_AXI_CONTROL_DATA_WIDTH  (C_S_AXI_CONTROL_DATA_WIDTH),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (C_S_AXI_CONTROL_WSTRB_WIDTH),
    .C_S_AXI_DATA_WIDTH          (C_S_AXI_DATA_WIDTH),
    .C_S_AXI_WSTRB_WIDTH         (C_S_AXI_WSTRB_WIDTH)
) __rs_kernel3_aux_split_aux_101__inst (
    .C_drain_IO_L2_out_U0_fifo_C_C_IO_L2_out_0137_num_data_valid (C_drain_IO_L2_out_U0_fifo_C_C_IO_L2_out_0137_num_data_valid),
    .C_drain_IO_L2_out_U0_fifo_C_drain_C_IO_L2_out_0137_fifo_cap (C_drain_IO_L2_out_U0_fifo_C_drain_C_IO_L2_out_0137_fifo_cap),
    .C_drain_IO_L3_out_U0_fifo_C_C_IO_L2_out_0137_num_data_valid (C_drain_IO_L3_out_U0_fifo_C_C_IO_L2_out_0137_num_data_valid),
    .C_drain_IO_L3_out_U0_fifo_C_drain_C_IO_L2_out_0137_fifo_cap (C_drain_IO_L3_out_U0_fifo_C_drain_C_IO_L2_out_0137_fifo_cap),
    .fifo_C_drain_C_drain_IO_L2_out_0_U_if_fifo_cap              (fifo_C_drain_C_drain_IO_L2_out_0_U_if_fifo_cap),
    .fifo_C_drain_C_drain_IO_L2_out_0_U_if_num_data_valid        (fifo_C_drain_C_drain_IO_L2_out_0_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_102 #(
    .C_M_AXI_DATA_WIDTH          (C_M_AXI_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (C_M_AXI_GMEM_A_ADDR_WIDTH),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (C_M_AXI_GMEM_A_ARUSER_WIDTH),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (C_M_AXI_GMEM_A_AWUSER_WIDTH),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (C_M_AXI_GMEM_A_BUSER_WIDTH),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (C_M_AXI_GMEM_A_CACHE_VALUE),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (C_M_AXI_GMEM_A_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ID_WIDTH     (C_M_AXI_GMEM_A_ID_WIDTH),
    .C_M_AXI_GMEM_A_PROT_VALUE   (C_M_AXI_GMEM_A_PROT_VALUE),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (C_M_AXI_GMEM_A_RUSER_WIDTH),
    .C_M_AXI_GMEM_A_USER_VALUE   (C_M_AXI_GMEM_A_USER_VALUE),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (C_M_AXI_GMEM_A_WSTRB_WIDTH),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (C_M_AXI_GMEM_A_WUSER_WIDTH),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (C_M_AXI_GMEM_B_ADDR_WIDTH),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (C_M_AXI_GMEM_B_ARUSER_WIDTH),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (C_M_AXI_GMEM_B_AWUSER_WIDTH),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (C_M_AXI_GMEM_B_BUSER_WIDTH),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (C_M_AXI_GMEM_B_CACHE_VALUE),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (C_M_AXI_GMEM_B_DATA_WIDTH),
    .C_M_AXI_GMEM_B_ID_WIDTH     (C_M_AXI_GMEM_B_ID_WIDTH),
    .C_M_AXI_GMEM_B_PROT_VALUE   (C_M_AXI_GMEM_B_PROT_VALUE),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (C_M_AXI_GMEM_B_RUSER_WIDTH),
    .C_M_AXI_GMEM_B_USER_VALUE   (C_M_AXI_GMEM_B_USER_VALUE),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (C_M_AXI_GMEM_B_WSTRB_WIDTH),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (C_M_AXI_GMEM_B_WUSER_WIDTH),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (C_M_AXI_GMEM_C_ADDR_WIDTH),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (C_M_AXI_GMEM_C_ARUSER_WIDTH),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (C_M_AXI_GMEM_C_AWUSER_WIDTH),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (C_M_AXI_GMEM_C_BUSER_WIDTH),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (C_M_AXI_GMEM_C_CACHE_VALUE),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (C_M_AXI_GMEM_C_DATA_WIDTH),
    .C_M_AXI_GMEM_C_ID_WIDTH     (C_M_AXI_GMEM_C_ID_WIDTH),
    .C_M_AXI_GMEM_C_PROT_VALUE   (C_M_AXI_GMEM_C_PROT_VALUE),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (C_M_AXI_GMEM_C_RUSER_WIDTH),
    .C_M_AXI_GMEM_C_USER_VALUE   (C_M_AXI_GMEM_C_USER_VALUE),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (C_M_AXI_GMEM_C_WSTRB_WIDTH),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (C_M_AXI_GMEM_C_WUSER_WIDTH),
    .C_M_AXI_WSTRB_WIDTH         (C_M_AXI_WSTRB_WIDTH),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (C_S_AXI_CONTROL_ADDR_WIDTH),
    .C_S_AXI_CONTROL_DATA_WIDTH  (C_S_AXI_CONTROL_DATA_WIDTH),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (C_S_AXI_CONTROL_WSTRB_WIDTH),
    .C_S_AXI_DATA_WIDTH          (C_S_AXI_DATA_WIDTH),
    .C_S_AXI_WSTRB_WIDTH         (C_S_AXI_WSTRB_WIDTH)
) __rs_kernel3_aux_split_aux_102__inst (
    .C_drain_IO_L2_out_U0_fifo_C_C_IO_L2_out_1138_num_data_valid      (C_drain_IO_L2_out_U0_fifo_C_C_IO_L2_out_1138_num_data_valid),
    .C_drain_IO_L2_out_U0_fifo_C_drain_C_IO_L2_out_1138_fifo_cap      (C_drain_IO_L2_out_U0_fifo_C_drain_C_IO_L2_out_1138_fifo_cap),
    .C_drain_IO_L2_out_boundary_U0_fifo_C_C_IO_L2_1138_num_data_valid (C_drain_IO_L2_out_boundary_U0_fifo_C_C_IO_L2_1138_num_data_valid),
    .C_drain_IO_L2_out_boundary_U0_fifo_C_C_IO_L2_out_1138_fifo_cap   (C_drain_IO_L2_out_boundary_U0_fifo_C_C_IO_L2_out_1138_fifo_cap),
    .fifo_C_drain_C_drain_IO_L2_out_1_U_if_fifo_cap                   (fifo_C_drain_C_drain_IO_L2_out_1_U_if_fifo_cap),
    .fifo_C_drain_C_drain_IO_L2_out_1_U_if_num_data_valid             (fifo_C_drain_C_drain_IO_L2_out_1_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_103 #(
    .C_M_AXI_DATA_WIDTH          (C_M_AXI_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (C_M_AXI_GMEM_A_ADDR_WIDTH),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (C_M_AXI_GMEM_A_ARUSER_WIDTH),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (C_M_AXI_GMEM_A_AWUSER_WIDTH),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (C_M_AXI_GMEM_A_BUSER_WIDTH),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (C_M_AXI_GMEM_A_CACHE_VALUE),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (C_M_AXI_GMEM_A_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ID_WIDTH     (C_M_AXI_GMEM_A_ID_WIDTH),
    .C_M_AXI_GMEM_A_PROT_VALUE   (C_M_AXI_GMEM_A_PROT_VALUE),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (C_M_AXI_GMEM_A_RUSER_WIDTH),
    .C_M_AXI_GMEM_A_USER_VALUE   (C_M_AXI_GMEM_A_USER_VALUE),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (C_M_AXI_GMEM_A_WSTRB_WIDTH),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (C_M_AXI_GMEM_A_WUSER_WIDTH),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (C_M_AXI_GMEM_B_ADDR_WIDTH),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (C_M_AXI_GMEM_B_ARUSER_WIDTH),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (C_M_AXI_GMEM_B_AWUSER_WIDTH),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (C_M_AXI_GMEM_B_BUSER_WIDTH),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (C_M_AXI_GMEM_B_CACHE_VALUE),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (C_M_AXI_GMEM_B_DATA_WIDTH),
    .C_M_AXI_GMEM_B_ID_WIDTH     (C_M_AXI_GMEM_B_ID_WIDTH),
    .C_M_AXI_GMEM_B_PROT_VALUE   (C_M_AXI_GMEM_B_PROT_VALUE),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (C_M_AXI_GMEM_B_RUSER_WIDTH),
    .C_M_AXI_GMEM_B_USER_VALUE   (C_M_AXI_GMEM_B_USER_VALUE),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (C_M_AXI_GMEM_B_WSTRB_WIDTH),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (C_M_AXI_GMEM_B_WUSER_WIDTH),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (C_M_AXI_GMEM_C_ADDR_WIDTH),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (C_M_AXI_GMEM_C_ARUSER_WIDTH),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (C_M_AXI_GMEM_C_AWUSER_WIDTH),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (C_M_AXI_GMEM_C_BUSER_WIDTH),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (C_M_AXI_GMEM_C_CACHE_VALUE),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (C_M_AXI_GMEM_C_DATA_WIDTH),
    .C_M_AXI_GMEM_C_ID_WIDTH     (C_M_AXI_GMEM_C_ID_WIDTH),
    .C_M_AXI_GMEM_C_PROT_VALUE   (C_M_AXI_GMEM_C_PROT_VALUE),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (C_M_AXI_GMEM_C_RUSER_WIDTH),
    .C_M_AXI_GMEM_C_USER_VALUE   (C_M_AXI_GMEM_C_USER_VALUE),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (C_M_AXI_GMEM_C_WSTRB_WIDTH),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (C_M_AXI_GMEM_C_WUSER_WIDTH),
    .C_M_AXI_WSTRB_WIDTH         (C_M_AXI_WSTRB_WIDTH),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (C_S_AXI_CONTROL_ADDR_WIDTH),
    .C_S_AXI_CONTROL_DATA_WIDTH  (C_S_AXI_CONTROL_DATA_WIDTH),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (C_S_AXI_CONTROL_WSTRB_WIDTH),
    .C_S_AXI_DATA_WIDTH          (C_S_AXI_DATA_WIDTH),
    .C_S_AXI_WSTRB_WIDTH         (C_S_AXI_WSTRB_WIDTH)
) __rs_kernel3_aux_split_aux_103__inst (
    .PE_wrapper_0_0_U0_fifo_A_PE_0_119_fifo_cap       (PE_wrapper_0_0_U0_fifo_A_PE_0_119_fifo_cap),
    .PE_wrapper_0_0_U0_fifo_A_PE_0_119_num_data_valid (PE_wrapper_0_0_U0_fifo_A_PE_0_119_num_data_valid),
    .PE_wrapper_0_1_U0_fifo_A_PE_0_119_fifo_cap       (PE_wrapper_0_1_U0_fifo_A_PE_0_119_fifo_cap),
    .PE_wrapper_0_1_U0_fifo_A_PE_0_119_num_data_valid (PE_wrapper_0_1_U0_fifo_A_PE_0_119_num_data_valid),
    .fifo_A_PE_0_1_U_if_fifo_cap                      (fifo_A_PE_0_1_U_if_fifo_cap),
    .fifo_A_PE_0_1_U_if_num_data_valid                (fifo_A_PE_0_1_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_104 #(
    .C_M_AXI_DATA_WIDTH          (C_M_AXI_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (C_M_AXI_GMEM_A_ADDR_WIDTH),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (C_M_AXI_GMEM_A_ARUSER_WIDTH),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (C_M_AXI_GMEM_A_AWUSER_WIDTH),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (C_M_AXI_GMEM_A_BUSER_WIDTH),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (C_M_AXI_GMEM_A_CACHE_VALUE),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (C_M_AXI_GMEM_A_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ID_WIDTH     (C_M_AXI_GMEM_A_ID_WIDTH),
    .C_M_AXI_GMEM_A_PROT_VALUE   (C_M_AXI_GMEM_A_PROT_VALUE),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (C_M_AXI_GMEM_A_RUSER_WIDTH),
    .C_M_AXI_GMEM_A_USER_VALUE   (C_M_AXI_GMEM_A_USER_VALUE),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (C_M_AXI_GMEM_A_WSTRB_WIDTH),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (C_M_AXI_GMEM_A_WUSER_WIDTH),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (C_M_AXI_GMEM_B_ADDR_WIDTH),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (C_M_AXI_GMEM_B_ARUSER_WIDTH),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (C_M_AXI_GMEM_B_AWUSER_WIDTH),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (C_M_AXI_GMEM_B_BUSER_WIDTH),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (C_M_AXI_GMEM_B_CACHE_VALUE),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (C_M_AXI_GMEM_B_DATA_WIDTH),
    .C_M_AXI_GMEM_B_ID_WIDTH     (C_M_AXI_GMEM_B_ID_WIDTH),
    .C_M_AXI_GMEM_B_PROT_VALUE   (C_M_AXI_GMEM_B_PROT_VALUE),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (C_M_AXI_GMEM_B_RUSER_WIDTH),
    .C_M_AXI_GMEM_B_USER_VALUE   (C_M_AXI_GMEM_B_USER_VALUE),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (C_M_AXI_GMEM_B_WSTRB_WIDTH),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (C_M_AXI_GMEM_B_WUSER_WIDTH),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (C_M_AXI_GMEM_C_ADDR_WIDTH),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (C_M_AXI_GMEM_C_ARUSER_WIDTH),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (C_M_AXI_GMEM_C_AWUSER_WIDTH),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (C_M_AXI_GMEM_C_BUSER_WIDTH),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (C_M_AXI_GMEM_C_CACHE_VALUE),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (C_M_AXI_GMEM_C_DATA_WIDTH),
    .C_M_AXI_GMEM_C_ID_WIDTH     (C_M_AXI_GMEM_C_ID_WIDTH),
    .C_M_AXI_GMEM_C_PROT_VALUE   (C_M_AXI_GMEM_C_PROT_VALUE),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (C_M_AXI_GMEM_C_RUSER_WIDTH),
    .C_M_AXI_GMEM_C_USER_VALUE   (C_M_AXI_GMEM_C_USER_VALUE),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (C_M_AXI_GMEM_C_WSTRB_WIDTH),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (C_M_AXI_GMEM_C_WUSER_WIDTH),
    .C_M_AXI_WSTRB_WIDTH         (C_M_AXI_WSTRB_WIDTH),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (C_S_AXI_CONTROL_ADDR_WIDTH),
    .C_S_AXI_CONTROL_DATA_WIDTH  (C_S_AXI_CONTROL_DATA_WIDTH),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (C_S_AXI_CONTROL_WSTRB_WIDTH),
    .C_S_AXI_DATA_WIDTH          (C_S_AXI_DATA_WIDTH),
    .C_S_AXI_WSTRB_WIDTH         (C_S_AXI_WSTRB_WIDTH)
) __rs_kernel3_aux_split_aux_104__inst (
    .PE_wrapper_0_0_U0_fifo_B_PE_1_058_fifo_cap       (PE_wrapper_0_0_U0_fifo_B_PE_1_058_fifo_cap),
    .PE_wrapper_0_0_U0_fifo_B_PE_1_058_num_data_valid (PE_wrapper_0_0_U0_fifo_B_PE_1_058_num_data_valid),
    .PE_wrapper_1_0_U0_fifo_B_PE_1_058_fifo_cap       (PE_wrapper_1_0_U0_fifo_B_PE_1_058_fifo_cap),
    .PE_wrapper_1_0_U0_fifo_B_PE_1_058_num_data_valid (PE_wrapper_1_0_U0_fifo_B_PE_1_058_num_data_valid),
    .fifo_B_PE_1_0_U_if_fifo_cap                      (fifo_B_PE_1_0_U_if_fifo_cap),
    .fifo_B_PE_1_0_U_if_num_data_valid                (fifo_B_PE_1_0_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_105 #(
    .C_M_AXI_DATA_WIDTH          (C_M_AXI_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (C_M_AXI_GMEM_A_ADDR_WIDTH),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (C_M_AXI_GMEM_A_ARUSER_WIDTH),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (C_M_AXI_GMEM_A_AWUSER_WIDTH),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (C_M_AXI_GMEM_A_BUSER_WIDTH),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (C_M_AXI_GMEM_A_CACHE_VALUE),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (C_M_AXI_GMEM_A_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ID_WIDTH     (C_M_AXI_GMEM_A_ID_WIDTH),
    .C_M_AXI_GMEM_A_PROT_VALUE   (C_M_AXI_GMEM_A_PROT_VALUE),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (C_M_AXI_GMEM_A_RUSER_WIDTH),
    .C_M_AXI_GMEM_A_USER_VALUE   (C_M_AXI_GMEM_A_USER_VALUE),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (C_M_AXI_GMEM_A_WSTRB_WIDTH),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (C_M_AXI_GMEM_A_WUSER_WIDTH),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (C_M_AXI_GMEM_B_ADDR_WIDTH),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (C_M_AXI_GMEM_B_ARUSER_WIDTH),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (C_M_AXI_GMEM_B_AWUSER_WIDTH),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (C_M_AXI_GMEM_B_BUSER_WIDTH),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (C_M_AXI_GMEM_B_CACHE_VALUE),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (C_M_AXI_GMEM_B_DATA_WIDTH),
    .C_M_AXI_GMEM_B_ID_WIDTH     (C_M_AXI_GMEM_B_ID_WIDTH),
    .C_M_AXI_GMEM_B_PROT_VALUE   (C_M_AXI_GMEM_B_PROT_VALUE),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (C_M_AXI_GMEM_B_RUSER_WIDTH),
    .C_M_AXI_GMEM_B_USER_VALUE   (C_M_AXI_GMEM_B_USER_VALUE),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (C_M_AXI_GMEM_B_WSTRB_WIDTH),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (C_M_AXI_GMEM_B_WUSER_WIDTH),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (C_M_AXI_GMEM_C_ADDR_WIDTH),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (C_M_AXI_GMEM_C_ARUSER_WIDTH),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (C_M_AXI_GMEM_C_AWUSER_WIDTH),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (C_M_AXI_GMEM_C_BUSER_WIDTH),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (C_M_AXI_GMEM_C_CACHE_VALUE),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (C_M_AXI_GMEM_C_DATA_WIDTH),
    .C_M_AXI_GMEM_C_ID_WIDTH     (C_M_AXI_GMEM_C_ID_WIDTH),
    .C_M_AXI_GMEM_C_PROT_VALUE   (C_M_AXI_GMEM_C_PROT_VALUE),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (C_M_AXI_GMEM_C_RUSER_WIDTH),
    .C_M_AXI_GMEM_C_USER_VALUE   (C_M_AXI_GMEM_C_USER_VALUE),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (C_M_AXI_GMEM_C_WSTRB_WIDTH),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (C_M_AXI_GMEM_C_WUSER_WIDTH),
    .C_M_AXI_WSTRB_WIDTH         (C_M_AXI_WSTRB_WIDTH),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (C_S_AXI_CONTROL_ADDR_WIDTH),
    .C_S_AXI_CONTROL_DATA_WIDTH  (C_S_AXI_CONTROL_DATA_WIDTH),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (C_S_AXI_CONTROL_WSTRB_WIDTH),
    .C_S_AXI_DATA_WIDTH          (C_S_AXI_DATA_WIDTH),
    .C_S_AXI_WSTRB_WIDTH         (C_S_AXI_WSTRB_WIDTH)
) __rs_kernel3_aux_split_aux_105__inst (
    .PE_wrapper_0_1_U0_fifo_B_PE_1_172_fifo_cap       (PE_wrapper_0_1_U0_fifo_B_PE_1_172_fifo_cap),
    .PE_wrapper_0_1_U0_fifo_B_PE_1_172_num_data_valid (PE_wrapper_0_1_U0_fifo_B_PE_1_172_num_data_valid),
    .PE_wrapper_1_1_U0_fifo_B_PE_1_172_fifo_cap       (PE_wrapper_1_1_U0_fifo_B_PE_1_172_fifo_cap),
    .PE_wrapper_1_1_U0_fifo_B_PE_1_172_num_data_valid (PE_wrapper_1_1_U0_fifo_B_PE_1_172_num_data_valid),
    .fifo_B_PE_1_1_U_if_fifo_cap                      (fifo_B_PE_1_1_U_if_fifo_cap),
    .fifo_B_PE_1_1_U_if_num_data_valid                (fifo_B_PE_1_1_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_106 #(
    .C_M_AXI_DATA_WIDTH          (C_M_AXI_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (C_M_AXI_GMEM_A_ADDR_WIDTH),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (C_M_AXI_GMEM_A_ARUSER_WIDTH),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (C_M_AXI_GMEM_A_AWUSER_WIDTH),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (C_M_AXI_GMEM_A_BUSER_WIDTH),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (C_M_AXI_GMEM_A_CACHE_VALUE),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (C_M_AXI_GMEM_A_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ID_WIDTH     (C_M_AXI_GMEM_A_ID_WIDTH),
    .C_M_AXI_GMEM_A_PROT_VALUE   (C_M_AXI_GMEM_A_PROT_VALUE),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (C_M_AXI_GMEM_A_RUSER_WIDTH),
    .C_M_AXI_GMEM_A_USER_VALUE   (C_M_AXI_GMEM_A_USER_VALUE),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (C_M_AXI_GMEM_A_WSTRB_WIDTH),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (C_M_AXI_GMEM_A_WUSER_WIDTH),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (C_M_AXI_GMEM_B_ADDR_WIDTH),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (C_M_AXI_GMEM_B_ARUSER_WIDTH),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (C_M_AXI_GMEM_B_AWUSER_WIDTH),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (C_M_AXI_GMEM_B_BUSER_WIDTH),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (C_M_AXI_GMEM_B_CACHE_VALUE),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (C_M_AXI_GMEM_B_DATA_WIDTH),
    .C_M_AXI_GMEM_B_ID_WIDTH     (C_M_AXI_GMEM_B_ID_WIDTH),
    .C_M_AXI_GMEM_B_PROT_VALUE   (C_M_AXI_GMEM_B_PROT_VALUE),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (C_M_AXI_GMEM_B_RUSER_WIDTH),
    .C_M_AXI_GMEM_B_USER_VALUE   (C_M_AXI_GMEM_B_USER_VALUE),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (C_M_AXI_GMEM_B_WSTRB_WIDTH),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (C_M_AXI_GMEM_B_WUSER_WIDTH),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (C_M_AXI_GMEM_C_ADDR_WIDTH),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (C_M_AXI_GMEM_C_ARUSER_WIDTH),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (C_M_AXI_GMEM_C_AWUSER_WIDTH),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (C_M_AXI_GMEM_C_BUSER_WIDTH),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (C_M_AXI_GMEM_C_CACHE_VALUE),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (C_M_AXI_GMEM_C_DATA_WIDTH),
    .C_M_AXI_GMEM_C_ID_WIDTH     (C_M_AXI_GMEM_C_ID_WIDTH),
    .C_M_AXI_GMEM_C_PROT_VALUE   (C_M_AXI_GMEM_C_PROT_VALUE),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (C_M_AXI_GMEM_C_RUSER_WIDTH),
    .C_M_AXI_GMEM_C_USER_VALUE   (C_M_AXI_GMEM_C_USER_VALUE),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (C_M_AXI_GMEM_C_WSTRB_WIDTH),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (C_M_AXI_GMEM_C_WUSER_WIDTH),
    .C_M_AXI_WSTRB_WIDTH         (C_M_AXI_WSTRB_WIDTH),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (C_S_AXI_CONTROL_ADDR_WIDTH),
    .C_S_AXI_CONTROL_DATA_WIDTH  (C_S_AXI_CONTROL_DATA_WIDTH),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (C_S_AXI_CONTROL_WSTRB_WIDTH),
    .C_S_AXI_DATA_WIDTH          (C_S_AXI_DATA_WIDTH),
    .C_S_AXI_WSTRB_WIDTH         (C_S_AXI_WSTRB_WIDTH)
) __rs_kernel3_aux_split_aux_106__inst (
    .PE_wrapper_10_0_U0_fifo_A_PE_10_149_fifo_cap       (PE_wrapper_10_0_U0_fifo_A_PE_10_149_fifo_cap),
    .PE_wrapper_10_0_U0_fifo_A_PE_10_149_num_data_valid (PE_wrapper_10_0_U0_fifo_A_PE_10_149_num_data_valid),
    .PE_wrapper_10_1_U0_fifo_A_PE_10_149_fifo_cap       (PE_wrapper_10_1_U0_fifo_A_PE_10_149_fifo_cap),
    .PE_wrapper_10_1_U0_fifo_A_PE_10_149_num_data_valid (PE_wrapper_10_1_U0_fifo_A_PE_10_149_num_data_valid),
    .fifo_A_PE_10_1_U_if_fifo_cap                       (fifo_A_PE_10_1_U_if_fifo_cap),
    .fifo_A_PE_10_1_U_if_num_data_valid                 (fifo_A_PE_10_1_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_107 #(
    .C_M_AXI_DATA_WIDTH          (C_M_AXI_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (C_M_AXI_GMEM_A_ADDR_WIDTH),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (C_M_AXI_GMEM_A_ARUSER_WIDTH),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (C_M_AXI_GMEM_A_AWUSER_WIDTH),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (C_M_AXI_GMEM_A_BUSER_WIDTH),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (C_M_AXI_GMEM_A_CACHE_VALUE),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (C_M_AXI_GMEM_A_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ID_WIDTH     (C_M_AXI_GMEM_A_ID_WIDTH),
    .C_M_AXI_GMEM_A_PROT_VALUE   (C_M_AXI_GMEM_A_PROT_VALUE),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (C_M_AXI_GMEM_A_RUSER_WIDTH),
    .C_M_AXI_GMEM_A_USER_VALUE   (C_M_AXI_GMEM_A_USER_VALUE),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (C_M_AXI_GMEM_A_WSTRB_WIDTH),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (C_M_AXI_GMEM_A_WUSER_WIDTH),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (C_M_AXI_GMEM_B_ADDR_WIDTH),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (C_M_AXI_GMEM_B_ARUSER_WIDTH),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (C_M_AXI_GMEM_B_AWUSER_WIDTH),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (C_M_AXI_GMEM_B_BUSER_WIDTH),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (C_M_AXI_GMEM_B_CACHE_VALUE),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (C_M_AXI_GMEM_B_DATA_WIDTH),
    .C_M_AXI_GMEM_B_ID_WIDTH     (C_M_AXI_GMEM_B_ID_WIDTH),
    .C_M_AXI_GMEM_B_PROT_VALUE   (C_M_AXI_GMEM_B_PROT_VALUE),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (C_M_AXI_GMEM_B_RUSER_WIDTH),
    .C_M_AXI_GMEM_B_USER_VALUE   (C_M_AXI_GMEM_B_USER_VALUE),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (C_M_AXI_GMEM_B_WSTRB_WIDTH),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (C_M_AXI_GMEM_B_WUSER_WIDTH),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (C_M_AXI_GMEM_C_ADDR_WIDTH),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (C_M_AXI_GMEM_C_ARUSER_WIDTH),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (C_M_AXI_GMEM_C_AWUSER_WIDTH),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (C_M_AXI_GMEM_C_BUSER_WIDTH),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (C_M_AXI_GMEM_C_CACHE_VALUE),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (C_M_AXI_GMEM_C_DATA_WIDTH),
    .C_M_AXI_GMEM_C_ID_WIDTH     (C_M_AXI_GMEM_C_ID_WIDTH),
    .C_M_AXI_GMEM_C_PROT_VALUE   (C_M_AXI_GMEM_C_PROT_VALUE),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (C_M_AXI_GMEM_C_RUSER_WIDTH),
    .C_M_AXI_GMEM_C_USER_VALUE   (C_M_AXI_GMEM_C_USER_VALUE),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (C_M_AXI_GMEM_C_WSTRB_WIDTH),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (C_M_AXI_GMEM_C_WUSER_WIDTH),
    .C_M_AXI_WSTRB_WIDTH         (C_M_AXI_WSTRB_WIDTH),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (C_S_AXI_CONTROL_ADDR_WIDTH),
    .C_S_AXI_CONTROL_DATA_WIDTH  (C_S_AXI_CONTROL_DATA_WIDTH),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (C_S_AXI_CONTROL_WSTRB_WIDTH),
    .C_S_AXI_DATA_WIDTH          (C_S_AXI_DATA_WIDTH),
    .C_S_AXI_WSTRB_WIDTH         (C_S_AXI_WSTRB_WIDTH)
) __rs_kernel3_aux_split_aux_107__inst (
    .PE_wrapper_10_0_U0_fifo_B_PE_10_067_fifo_cap       (PE_wrapper_10_0_U0_fifo_B_PE_10_067_fifo_cap),
    .PE_wrapper_10_0_U0_fifo_B_PE_10_067_num_data_valid (PE_wrapper_10_0_U0_fifo_B_PE_10_067_num_data_valid),
    .PE_wrapper_9_0_U0_fifo_B_PE_10_067_fifo_cap        (PE_wrapper_9_0_U0_fifo_B_PE_10_067_fifo_cap),
    .PE_wrapper_9_0_U0_fifo_B_PE_10_067_num_data_valid  (PE_wrapper_9_0_U0_fifo_B_PE_10_067_num_data_valid),
    .fifo_B_PE_10_0_U_if_fifo_cap                       (fifo_B_PE_10_0_U_if_fifo_cap),
    .fifo_B_PE_10_0_U_if_num_data_valid                 (fifo_B_PE_10_0_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_108 #(
    .C_M_AXI_DATA_WIDTH          (C_M_AXI_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (C_M_AXI_GMEM_A_ADDR_WIDTH),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (C_M_AXI_GMEM_A_ARUSER_WIDTH),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (C_M_AXI_GMEM_A_AWUSER_WIDTH),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (C_M_AXI_GMEM_A_BUSER_WIDTH),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (C_M_AXI_GMEM_A_CACHE_VALUE),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (C_M_AXI_GMEM_A_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ID_WIDTH     (C_M_AXI_GMEM_A_ID_WIDTH),
    .C_M_AXI_GMEM_A_PROT_VALUE   (C_M_AXI_GMEM_A_PROT_VALUE),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (C_M_AXI_GMEM_A_RUSER_WIDTH),
    .C_M_AXI_GMEM_A_USER_VALUE   (C_M_AXI_GMEM_A_USER_VALUE),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (C_M_AXI_GMEM_A_WSTRB_WIDTH),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (C_M_AXI_GMEM_A_WUSER_WIDTH),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (C_M_AXI_GMEM_B_ADDR_WIDTH),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (C_M_AXI_GMEM_B_ARUSER_WIDTH),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (C_M_AXI_GMEM_B_AWUSER_WIDTH),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (C_M_AXI_GMEM_B_BUSER_WIDTH),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (C_M_AXI_GMEM_B_CACHE_VALUE),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (C_M_AXI_GMEM_B_DATA_WIDTH),
    .C_M_AXI_GMEM_B_ID_WIDTH     (C_M_AXI_GMEM_B_ID_WIDTH),
    .C_M_AXI_GMEM_B_PROT_VALUE   (C_M_AXI_GMEM_B_PROT_VALUE),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (C_M_AXI_GMEM_B_RUSER_WIDTH),
    .C_M_AXI_GMEM_B_USER_VALUE   (C_M_AXI_GMEM_B_USER_VALUE),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (C_M_AXI_GMEM_B_WSTRB_WIDTH),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (C_M_AXI_GMEM_B_WUSER_WIDTH),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (C_M_AXI_GMEM_C_ADDR_WIDTH),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (C_M_AXI_GMEM_C_ARUSER_WIDTH),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (C_M_AXI_GMEM_C_AWUSER_WIDTH),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (C_M_AXI_GMEM_C_BUSER_WIDTH),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (C_M_AXI_GMEM_C_CACHE_VALUE),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (C_M_AXI_GMEM_C_DATA_WIDTH),
    .C_M_AXI_GMEM_C_ID_WIDTH     (C_M_AXI_GMEM_C_ID_WIDTH),
    .C_M_AXI_GMEM_C_PROT_VALUE   (C_M_AXI_GMEM_C_PROT_VALUE),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (C_M_AXI_GMEM_C_RUSER_WIDTH),
    .C_M_AXI_GMEM_C_USER_VALUE   (C_M_AXI_GMEM_C_USER_VALUE),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (C_M_AXI_GMEM_C_WSTRB_WIDTH),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (C_M_AXI_GMEM_C_WUSER_WIDTH),
    .C_M_AXI_WSTRB_WIDTH         (C_M_AXI_WSTRB_WIDTH),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (C_S_AXI_CONTROL_ADDR_WIDTH),
    .C_S_AXI_CONTROL_DATA_WIDTH  (C_S_AXI_CONTROL_DATA_WIDTH),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (C_S_AXI_CONTROL_WSTRB_WIDTH),
    .C_S_AXI_DATA_WIDTH          (C_S_AXI_DATA_WIDTH),
    .C_S_AXI_WSTRB_WIDTH         (C_S_AXI_WSTRB_WIDTH)
) __rs_kernel3_aux_split_aux_108__inst (
    .PE_wrapper_10_0_U0_fifo_B_PE_11_068_fifo_cap       (PE_wrapper_10_0_U0_fifo_B_PE_11_068_fifo_cap),
    .PE_wrapper_10_0_U0_fifo_B_PE_11_068_num_data_valid (PE_wrapper_10_0_U0_fifo_B_PE_11_068_num_data_valid),
    .PE_wrapper_11_0_U0_fifo_B_PE_11_068_fifo_cap       (PE_wrapper_11_0_U0_fifo_B_PE_11_068_fifo_cap),
    .PE_wrapper_11_0_U0_fifo_B_PE_11_068_num_data_valid (PE_wrapper_11_0_U0_fifo_B_PE_11_068_num_data_valid),
    .fifo_B_PE_11_0_U_if_fifo_cap                       (fifo_B_PE_11_0_U_if_fifo_cap),
    .fifo_B_PE_11_0_U_if_num_data_valid                 (fifo_B_PE_11_0_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_109 #(
    .C_M_AXI_DATA_WIDTH          (C_M_AXI_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (C_M_AXI_GMEM_A_ADDR_WIDTH),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (C_M_AXI_GMEM_A_ARUSER_WIDTH),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (C_M_AXI_GMEM_A_AWUSER_WIDTH),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (C_M_AXI_GMEM_A_BUSER_WIDTH),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (C_M_AXI_GMEM_A_CACHE_VALUE),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (C_M_AXI_GMEM_A_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ID_WIDTH     (C_M_AXI_GMEM_A_ID_WIDTH),
    .C_M_AXI_GMEM_A_PROT_VALUE   (C_M_AXI_GMEM_A_PROT_VALUE),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (C_M_AXI_GMEM_A_RUSER_WIDTH),
    .C_M_AXI_GMEM_A_USER_VALUE   (C_M_AXI_GMEM_A_USER_VALUE),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (C_M_AXI_GMEM_A_WSTRB_WIDTH),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (C_M_AXI_GMEM_A_WUSER_WIDTH),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (C_M_AXI_GMEM_B_ADDR_WIDTH),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (C_M_AXI_GMEM_B_ARUSER_WIDTH),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (C_M_AXI_GMEM_B_AWUSER_WIDTH),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (C_M_AXI_GMEM_B_BUSER_WIDTH),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (C_M_AXI_GMEM_B_CACHE_VALUE),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (C_M_AXI_GMEM_B_DATA_WIDTH),
    .C_M_AXI_GMEM_B_ID_WIDTH     (C_M_AXI_GMEM_B_ID_WIDTH),
    .C_M_AXI_GMEM_B_PROT_VALUE   (C_M_AXI_GMEM_B_PROT_VALUE),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (C_M_AXI_GMEM_B_RUSER_WIDTH),
    .C_M_AXI_GMEM_B_USER_VALUE   (C_M_AXI_GMEM_B_USER_VALUE),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (C_M_AXI_GMEM_B_WSTRB_WIDTH),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (C_M_AXI_GMEM_B_WUSER_WIDTH),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (C_M_AXI_GMEM_C_ADDR_WIDTH),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (C_M_AXI_GMEM_C_ARUSER_WIDTH),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (C_M_AXI_GMEM_C_AWUSER_WIDTH),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (C_M_AXI_GMEM_C_BUSER_WIDTH),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (C_M_AXI_GMEM_C_CACHE_VALUE),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (C_M_AXI_GMEM_C_DATA_WIDTH),
    .C_M_AXI_GMEM_C_ID_WIDTH     (C_M_AXI_GMEM_C_ID_WIDTH),
    .C_M_AXI_GMEM_C_PROT_VALUE   (C_M_AXI_GMEM_C_PROT_VALUE),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (C_M_AXI_GMEM_C_RUSER_WIDTH),
    .C_M_AXI_GMEM_C_USER_VALUE   (C_M_AXI_GMEM_C_USER_VALUE),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (C_M_AXI_GMEM_C_WSTRB_WIDTH),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (C_M_AXI_GMEM_C_WUSER_WIDTH),
    .C_M_AXI_WSTRB_WIDTH         (C_M_AXI_WSTRB_WIDTH),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (C_S_AXI_CONTROL_ADDR_WIDTH),
    .C_S_AXI_CONTROL_DATA_WIDTH  (C_S_AXI_CONTROL_DATA_WIDTH),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (C_S_AXI_CONTROL_WSTRB_WIDTH),
    .C_S_AXI_DATA_WIDTH          (C_S_AXI_DATA_WIDTH),
    .C_S_AXI_WSTRB_WIDTH         (C_S_AXI_WSTRB_WIDTH)
) __rs_kernel3_aux_split_aux_109__inst (
    .PE_wrapper_10_1_U0_fifo_B_PE_10_181_fifo_cap       (PE_wrapper_10_1_U0_fifo_B_PE_10_181_fifo_cap),
    .PE_wrapper_10_1_U0_fifo_B_PE_10_181_num_data_valid (PE_wrapper_10_1_U0_fifo_B_PE_10_181_num_data_valid),
    .PE_wrapper_9_1_U0_fifo_B_PE_10_181_fifo_cap        (PE_wrapper_9_1_U0_fifo_B_PE_10_181_fifo_cap),
    .PE_wrapper_9_1_U0_fifo_B_PE_10_181_num_data_valid  (PE_wrapper_9_1_U0_fifo_B_PE_10_181_num_data_valid),
    .fifo_B_PE_10_1_U_if_fifo_cap                       (fifo_B_PE_10_1_U_if_fifo_cap),
    .fifo_B_PE_10_1_U_if_num_data_valid                 (fifo_B_PE_10_1_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_10 #(
    .C_M_AXI_DATA_WIDTH          (C_M_AXI_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (C_M_AXI_GMEM_A_ADDR_WIDTH),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (C_M_AXI_GMEM_A_ARUSER_WIDTH),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (C_M_AXI_GMEM_A_AWUSER_WIDTH),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (C_M_AXI_GMEM_A_BUSER_WIDTH),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (C_M_AXI_GMEM_A_CACHE_VALUE),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (C_M_AXI_GMEM_A_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ID_WIDTH     (C_M_AXI_GMEM_A_ID_WIDTH),
    .C_M_AXI_GMEM_A_PROT_VALUE   (C_M_AXI_GMEM_A_PROT_VALUE),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (C_M_AXI_GMEM_A_RUSER_WIDTH),
    .C_M_AXI_GMEM_A_USER_VALUE   (C_M_AXI_GMEM_A_USER_VALUE),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (C_M_AXI_GMEM_A_WSTRB_WIDTH),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (C_M_AXI_GMEM_A_WUSER_WIDTH),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (C_M_AXI_GMEM_B_ADDR_WIDTH),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (C_M_AXI_GMEM_B_ARUSER_WIDTH),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (C_M_AXI_GMEM_B_AWUSER_WIDTH),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (C_M_AXI_GMEM_B_BUSER_WIDTH),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (C_M_AXI_GMEM_B_CACHE_VALUE),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (C_M_AXI_GMEM_B_DATA_WIDTH),
    .C_M_AXI_GMEM_B_ID_WIDTH     (C_M_AXI_GMEM_B_ID_WIDTH),
    .C_M_AXI_GMEM_B_PROT_VALUE   (C_M_AXI_GMEM_B_PROT_VALUE),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (C_M_AXI_GMEM_B_RUSER_WIDTH),
    .C_M_AXI_GMEM_B_USER_VALUE   (C_M_AXI_GMEM_B_USER_VALUE),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (C_M_AXI_GMEM_B_WSTRB_WIDTH),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (C_M_AXI_GMEM_B_WUSER_WIDTH),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (C_M_AXI_GMEM_C_ADDR_WIDTH),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (C_M_AXI_GMEM_C_ARUSER_WIDTH),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (C_M_AXI_GMEM_C_AWUSER_WIDTH),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (C_M_AXI_GMEM_C_BUSER_WIDTH),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (C_M_AXI_GMEM_C_CACHE_VALUE),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (C_M_AXI_GMEM_C_DATA_WIDTH),
    .C_M_AXI_GMEM_C_ID_WIDTH     (C_M_AXI_GMEM_C_ID_WIDTH),
    .C_M_AXI_GMEM_C_PROT_VALUE   (C_M_AXI_GMEM_C_PROT_VALUE),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (C_M_AXI_GMEM_C_RUSER_WIDTH),
    .C_M_AXI_GMEM_C_USER_VALUE   (C_M_AXI_GMEM_C_USER_VALUE),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (C_M_AXI_GMEM_C_WSTRB_WIDTH),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (C_M_AXI_GMEM_C_WUSER_WIDTH),
    .C_M_AXI_WSTRB_WIDTH         (C_M_AXI_WSTRB_WIDTH),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (C_S_AXI_CONTROL_ADDR_WIDTH),
    .C_S_AXI_CONTROL_DATA_WIDTH  (C_S_AXI_CONTROL_DATA_WIDTH),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (C_S_AXI_CONTROL_WSTRB_WIDTH),
    .C_S_AXI_DATA_WIDTH          (C_S_AXI_DATA_WIDTH),
    .C_S_AXI_WSTRB_WIDTH         (C_S_AXI_WSTRB_WIDTH)
) __rs_kernel3_aux_split_aux_10__inst (
    .A_IO_L2_in_2_U0_fifo_A_A_IO_L2_in_36_fifo_cap       (A_IO_L2_in_2_U0_fifo_A_A_IO_L2_in_36_fifo_cap),
    .A_IO_L2_in_2_U0_fifo_A_A_IO_L2_in_36_num_data_valid (A_IO_L2_in_2_U0_fifo_A_A_IO_L2_in_36_num_data_valid),
    .A_IO_L2_in_3_U0_fifo_A_A_IO_L2_in_36_fifo_cap       (A_IO_L2_in_3_U0_fifo_A_A_IO_L2_in_36_fifo_cap),
    .A_IO_L2_in_3_U0_fifo_A_A_IO_L2_in_36_num_data_valid (A_IO_L2_in_3_U0_fifo_A_A_IO_L2_in_36_num_data_valid),
    .fifo_A_A_IO_L2_in_3_U_if_fifo_cap                   (fifo_A_A_IO_L2_in_3_U_if_fifo_cap),
    .fifo_A_A_IO_L2_in_3_U_if_num_data_valid             (fifo_A_A_IO_L2_in_3_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_110 #(
    .C_M_AXI_DATA_WIDTH          (C_M_AXI_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (C_M_AXI_GMEM_A_ADDR_WIDTH),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (C_M_AXI_GMEM_A_ARUSER_WIDTH),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (C_M_AXI_GMEM_A_AWUSER_WIDTH),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (C_M_AXI_GMEM_A_BUSER_WIDTH),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (C_M_AXI_GMEM_A_CACHE_VALUE),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (C_M_AXI_GMEM_A_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ID_WIDTH     (C_M_AXI_GMEM_A_ID_WIDTH),
    .C_M_AXI_GMEM_A_PROT_VALUE   (C_M_AXI_GMEM_A_PROT_VALUE),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (C_M_AXI_GMEM_A_RUSER_WIDTH),
    .C_M_AXI_GMEM_A_USER_VALUE   (C_M_AXI_GMEM_A_USER_VALUE),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (C_M_AXI_GMEM_A_WSTRB_WIDTH),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (C_M_AXI_GMEM_A_WUSER_WIDTH),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (C_M_AXI_GMEM_B_ADDR_WIDTH),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (C_M_AXI_GMEM_B_ARUSER_WIDTH),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (C_M_AXI_GMEM_B_AWUSER_WIDTH),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (C_M_AXI_GMEM_B_BUSER_WIDTH),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (C_M_AXI_GMEM_B_CACHE_VALUE),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (C_M_AXI_GMEM_B_DATA_WIDTH),
    .C_M_AXI_GMEM_B_ID_WIDTH     (C_M_AXI_GMEM_B_ID_WIDTH),
    .C_M_AXI_GMEM_B_PROT_VALUE   (C_M_AXI_GMEM_B_PROT_VALUE),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (C_M_AXI_GMEM_B_RUSER_WIDTH),
    .C_M_AXI_GMEM_B_USER_VALUE   (C_M_AXI_GMEM_B_USER_VALUE),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (C_M_AXI_GMEM_B_WSTRB_WIDTH),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (C_M_AXI_GMEM_B_WUSER_WIDTH),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (C_M_AXI_GMEM_C_ADDR_WIDTH),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (C_M_AXI_GMEM_C_ARUSER_WIDTH),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (C_M_AXI_GMEM_C_AWUSER_WIDTH),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (C_M_AXI_GMEM_C_BUSER_WIDTH),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (C_M_AXI_GMEM_C_CACHE_VALUE),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (C_M_AXI_GMEM_C_DATA_WIDTH),
    .C_M_AXI_GMEM_C_ID_WIDTH     (C_M_AXI_GMEM_C_ID_WIDTH),
    .C_M_AXI_GMEM_C_PROT_VALUE   (C_M_AXI_GMEM_C_PROT_VALUE),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (C_M_AXI_GMEM_C_RUSER_WIDTH),
    .C_M_AXI_GMEM_C_USER_VALUE   (C_M_AXI_GMEM_C_USER_VALUE),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (C_M_AXI_GMEM_C_WSTRB_WIDTH),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (C_M_AXI_GMEM_C_WUSER_WIDTH),
    .C_M_AXI_WSTRB_WIDTH         (C_M_AXI_WSTRB_WIDTH),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (C_S_AXI_CONTROL_ADDR_WIDTH),
    .C_S_AXI_CONTROL_DATA_WIDTH  (C_S_AXI_CONTROL_DATA_WIDTH),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (C_S_AXI_CONTROL_WSTRB_WIDTH),
    .C_S_AXI_DATA_WIDTH          (C_S_AXI_DATA_WIDTH),
    .C_S_AXI_WSTRB_WIDTH         (C_S_AXI_WSTRB_WIDTH)
) __rs_kernel3_aux_split_aux_110__inst (
    .PE_wrapper_10_1_U0_fifo_B_PE_11_182_fifo_cap       (PE_wrapper_10_1_U0_fifo_B_PE_11_182_fifo_cap),
    .PE_wrapper_10_1_U0_fifo_B_PE_11_182_num_data_valid (PE_wrapper_10_1_U0_fifo_B_PE_11_182_num_data_valid),
    .PE_wrapper_11_1_U0_fifo_B_PE_11_182_fifo_cap       (PE_wrapper_11_1_U0_fifo_B_PE_11_182_fifo_cap),
    .PE_wrapper_11_1_U0_fifo_B_PE_11_182_num_data_valid (PE_wrapper_11_1_U0_fifo_B_PE_11_182_num_data_valid),
    .fifo_B_PE_11_1_U_if_fifo_cap                       (fifo_B_PE_11_1_U_if_fifo_cap),
    .fifo_B_PE_11_1_U_if_num_data_valid                 (fifo_B_PE_11_1_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_111 #(
    .C_M_AXI_DATA_WIDTH          (C_M_AXI_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (C_M_AXI_GMEM_A_ADDR_WIDTH),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (C_M_AXI_GMEM_A_ARUSER_WIDTH),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (C_M_AXI_GMEM_A_AWUSER_WIDTH),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (C_M_AXI_GMEM_A_BUSER_WIDTH),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (C_M_AXI_GMEM_A_CACHE_VALUE),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (C_M_AXI_GMEM_A_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ID_WIDTH     (C_M_AXI_GMEM_A_ID_WIDTH),
    .C_M_AXI_GMEM_A_PROT_VALUE   (C_M_AXI_GMEM_A_PROT_VALUE),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (C_M_AXI_GMEM_A_RUSER_WIDTH),
    .C_M_AXI_GMEM_A_USER_VALUE   (C_M_AXI_GMEM_A_USER_VALUE),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (C_M_AXI_GMEM_A_WSTRB_WIDTH),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (C_M_AXI_GMEM_A_WUSER_WIDTH),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (C_M_AXI_GMEM_B_ADDR_WIDTH),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (C_M_AXI_GMEM_B_ARUSER_WIDTH),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (C_M_AXI_GMEM_B_AWUSER_WIDTH),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (C_M_AXI_GMEM_B_BUSER_WIDTH),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (C_M_AXI_GMEM_B_CACHE_VALUE),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (C_M_AXI_GMEM_B_DATA_WIDTH),
    .C_M_AXI_GMEM_B_ID_WIDTH     (C_M_AXI_GMEM_B_ID_WIDTH),
    .C_M_AXI_GMEM_B_PROT_VALUE   (C_M_AXI_GMEM_B_PROT_VALUE),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (C_M_AXI_GMEM_B_RUSER_WIDTH),
    .C_M_AXI_GMEM_B_USER_VALUE   (C_M_AXI_GMEM_B_USER_VALUE),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (C_M_AXI_GMEM_B_WSTRB_WIDTH),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (C_M_AXI_GMEM_B_WUSER_WIDTH),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (C_M_AXI_GMEM_C_ADDR_WIDTH),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (C_M_AXI_GMEM_C_ARUSER_WIDTH),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (C_M_AXI_GMEM_C_AWUSER_WIDTH),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (C_M_AXI_GMEM_C_BUSER_WIDTH),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (C_M_AXI_GMEM_C_CACHE_VALUE),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (C_M_AXI_GMEM_C_DATA_WIDTH),
    .C_M_AXI_GMEM_C_ID_WIDTH     (C_M_AXI_GMEM_C_ID_WIDTH),
    .C_M_AXI_GMEM_C_PROT_VALUE   (C_M_AXI_GMEM_C_PROT_VALUE),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (C_M_AXI_GMEM_C_RUSER_WIDTH),
    .C_M_AXI_GMEM_C_USER_VALUE   (C_M_AXI_GMEM_C_USER_VALUE),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (C_M_AXI_GMEM_C_WSTRB_WIDTH),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (C_M_AXI_GMEM_C_WUSER_WIDTH),
    .C_M_AXI_WSTRB_WIDTH         (C_M_AXI_WSTRB_WIDTH),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (C_S_AXI_CONTROL_ADDR_WIDTH),
    .C_S_AXI_CONTROL_DATA_WIDTH  (C_S_AXI_CONTROL_DATA_WIDTH),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (C_S_AXI_CONTROL_WSTRB_WIDTH),
    .C_S_AXI_DATA_WIDTH          (C_S_AXI_DATA_WIDTH),
    .C_S_AXI_WSTRB_WIDTH         (C_S_AXI_WSTRB_WIDTH)
) __rs_kernel3_aux_split_aux_111__inst (
    .PE_wrapper_11_0_U0_fifo_A_PE_11_152_fifo_cap       (PE_wrapper_11_0_U0_fifo_A_PE_11_152_fifo_cap),
    .PE_wrapper_11_0_U0_fifo_A_PE_11_152_num_data_valid (PE_wrapper_11_0_U0_fifo_A_PE_11_152_num_data_valid),
    .PE_wrapper_11_1_U0_fifo_A_PE_11_152_fifo_cap       (PE_wrapper_11_1_U0_fifo_A_PE_11_152_fifo_cap),
    .PE_wrapper_11_1_U0_fifo_A_PE_11_152_num_data_valid (PE_wrapper_11_1_U0_fifo_A_PE_11_152_num_data_valid),
    .fifo_A_PE_11_1_U_if_fifo_cap                       (fifo_A_PE_11_1_U_if_fifo_cap),
    .fifo_A_PE_11_1_U_if_num_data_valid                 (fifo_A_PE_11_1_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_112 #(
    .C_M_AXI_DATA_WIDTH          (C_M_AXI_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (C_M_AXI_GMEM_A_ADDR_WIDTH),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (C_M_AXI_GMEM_A_ARUSER_WIDTH),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (C_M_AXI_GMEM_A_AWUSER_WIDTH),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (C_M_AXI_GMEM_A_BUSER_WIDTH),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (C_M_AXI_GMEM_A_CACHE_VALUE),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (C_M_AXI_GMEM_A_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ID_WIDTH     (C_M_AXI_GMEM_A_ID_WIDTH),
    .C_M_AXI_GMEM_A_PROT_VALUE   (C_M_AXI_GMEM_A_PROT_VALUE),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (C_M_AXI_GMEM_A_RUSER_WIDTH),
    .C_M_AXI_GMEM_A_USER_VALUE   (C_M_AXI_GMEM_A_USER_VALUE),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (C_M_AXI_GMEM_A_WSTRB_WIDTH),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (C_M_AXI_GMEM_A_WUSER_WIDTH),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (C_M_AXI_GMEM_B_ADDR_WIDTH),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (C_M_AXI_GMEM_B_ARUSER_WIDTH),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (C_M_AXI_GMEM_B_AWUSER_WIDTH),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (C_M_AXI_GMEM_B_BUSER_WIDTH),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (C_M_AXI_GMEM_B_CACHE_VALUE),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (C_M_AXI_GMEM_B_DATA_WIDTH),
    .C_M_AXI_GMEM_B_ID_WIDTH     (C_M_AXI_GMEM_B_ID_WIDTH),
    .C_M_AXI_GMEM_B_PROT_VALUE   (C_M_AXI_GMEM_B_PROT_VALUE),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (C_M_AXI_GMEM_B_RUSER_WIDTH),
    .C_M_AXI_GMEM_B_USER_VALUE   (C_M_AXI_GMEM_B_USER_VALUE),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (C_M_AXI_GMEM_B_WSTRB_WIDTH),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (C_M_AXI_GMEM_B_WUSER_WIDTH),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (C_M_AXI_GMEM_C_ADDR_WIDTH),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (C_M_AXI_GMEM_C_ARUSER_WIDTH),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (C_M_AXI_GMEM_C_AWUSER_WIDTH),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (C_M_AXI_GMEM_C_BUSER_WIDTH),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (C_M_AXI_GMEM_C_CACHE_VALUE),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (C_M_AXI_GMEM_C_DATA_WIDTH),
    .C_M_AXI_GMEM_C_ID_WIDTH     (C_M_AXI_GMEM_C_ID_WIDTH),
    .C_M_AXI_GMEM_C_PROT_VALUE   (C_M_AXI_GMEM_C_PROT_VALUE),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (C_M_AXI_GMEM_C_RUSER_WIDTH),
    .C_M_AXI_GMEM_C_USER_VALUE   (C_M_AXI_GMEM_C_USER_VALUE),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (C_M_AXI_GMEM_C_WSTRB_WIDTH),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (C_M_AXI_GMEM_C_WUSER_WIDTH),
    .C_M_AXI_WSTRB_WIDTH         (C_M_AXI_WSTRB_WIDTH),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (C_S_AXI_CONTROL_ADDR_WIDTH),
    .C_S_AXI_CONTROL_DATA_WIDTH  (C_S_AXI_CONTROL_DATA_WIDTH),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (C_S_AXI_CONTROL_WSTRB_WIDTH),
    .C_S_AXI_DATA_WIDTH          (C_S_AXI_DATA_WIDTH),
    .C_S_AXI_WSTRB_WIDTH         (C_S_AXI_WSTRB_WIDTH)
) __rs_kernel3_aux_split_aux_112__inst (
    .PE_wrapper_11_0_U0_fifo_B_PE_12_069_fifo_cap       (PE_wrapper_11_0_U0_fifo_B_PE_12_069_fifo_cap),
    .PE_wrapper_11_0_U0_fifo_B_PE_12_069_num_data_valid (PE_wrapper_11_0_U0_fifo_B_PE_12_069_num_data_valid),
    .PE_wrapper_12_0_U0_fifo_B_PE_12_069_fifo_cap       (PE_wrapper_12_0_U0_fifo_B_PE_12_069_fifo_cap),
    .PE_wrapper_12_0_U0_fifo_B_PE_12_069_num_data_valid (PE_wrapper_12_0_U0_fifo_B_PE_12_069_num_data_valid),
    .fifo_B_PE_12_0_U_if_fifo_cap                       (fifo_B_PE_12_0_U_if_fifo_cap),
    .fifo_B_PE_12_0_U_if_num_data_valid                 (fifo_B_PE_12_0_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_113 #(
    .C_M_AXI_DATA_WIDTH          (C_M_AXI_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (C_M_AXI_GMEM_A_ADDR_WIDTH),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (C_M_AXI_GMEM_A_ARUSER_WIDTH),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (C_M_AXI_GMEM_A_AWUSER_WIDTH),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (C_M_AXI_GMEM_A_BUSER_WIDTH),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (C_M_AXI_GMEM_A_CACHE_VALUE),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (C_M_AXI_GMEM_A_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ID_WIDTH     (C_M_AXI_GMEM_A_ID_WIDTH),
    .C_M_AXI_GMEM_A_PROT_VALUE   (C_M_AXI_GMEM_A_PROT_VALUE),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (C_M_AXI_GMEM_A_RUSER_WIDTH),
    .C_M_AXI_GMEM_A_USER_VALUE   (C_M_AXI_GMEM_A_USER_VALUE),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (C_M_AXI_GMEM_A_WSTRB_WIDTH),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (C_M_AXI_GMEM_A_WUSER_WIDTH),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (C_M_AXI_GMEM_B_ADDR_WIDTH),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (C_M_AXI_GMEM_B_ARUSER_WIDTH),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (C_M_AXI_GMEM_B_AWUSER_WIDTH),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (C_M_AXI_GMEM_B_BUSER_WIDTH),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (C_M_AXI_GMEM_B_CACHE_VALUE),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (C_M_AXI_GMEM_B_DATA_WIDTH),
    .C_M_AXI_GMEM_B_ID_WIDTH     (C_M_AXI_GMEM_B_ID_WIDTH),
    .C_M_AXI_GMEM_B_PROT_VALUE   (C_M_AXI_GMEM_B_PROT_VALUE),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (C_M_AXI_GMEM_B_RUSER_WIDTH),
    .C_M_AXI_GMEM_B_USER_VALUE   (C_M_AXI_GMEM_B_USER_VALUE),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (C_M_AXI_GMEM_B_WSTRB_WIDTH),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (C_M_AXI_GMEM_B_WUSER_WIDTH),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (C_M_AXI_GMEM_C_ADDR_WIDTH),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (C_M_AXI_GMEM_C_ARUSER_WIDTH),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (C_M_AXI_GMEM_C_AWUSER_WIDTH),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (C_M_AXI_GMEM_C_BUSER_WIDTH),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (C_M_AXI_GMEM_C_CACHE_VALUE),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (C_M_AXI_GMEM_C_DATA_WIDTH),
    .C_M_AXI_GMEM_C_ID_WIDTH     (C_M_AXI_GMEM_C_ID_WIDTH),
    .C_M_AXI_GMEM_C_PROT_VALUE   (C_M_AXI_GMEM_C_PROT_VALUE),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (C_M_AXI_GMEM_C_RUSER_WIDTH),
    .C_M_AXI_GMEM_C_USER_VALUE   (C_M_AXI_GMEM_C_USER_VALUE),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (C_M_AXI_GMEM_C_WSTRB_WIDTH),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (C_M_AXI_GMEM_C_WUSER_WIDTH),
    .C_M_AXI_WSTRB_WIDTH         (C_M_AXI_WSTRB_WIDTH),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (C_S_AXI_CONTROL_ADDR_WIDTH),
    .C_S_AXI_CONTROL_DATA_WIDTH  (C_S_AXI_CONTROL_DATA_WIDTH),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (C_S_AXI_CONTROL_WSTRB_WIDTH),
    .C_S_AXI_DATA_WIDTH          (C_S_AXI_DATA_WIDTH),
    .C_S_AXI_WSTRB_WIDTH         (C_S_AXI_WSTRB_WIDTH)
) __rs_kernel3_aux_split_aux_113__inst (
    .PE_wrapper_11_1_U0_fifo_B_PE_12_183_fifo_cap       (PE_wrapper_11_1_U0_fifo_B_PE_12_183_fifo_cap),
    .PE_wrapper_11_1_U0_fifo_B_PE_12_183_num_data_valid (PE_wrapper_11_1_U0_fifo_B_PE_12_183_num_data_valid),
    .PE_wrapper_12_1_U0_fifo_B_PE_12_183_fifo_cap       (PE_wrapper_12_1_U0_fifo_B_PE_12_183_fifo_cap),
    .PE_wrapper_12_1_U0_fifo_B_PE_12_183_num_data_valid (PE_wrapper_12_1_U0_fifo_B_PE_12_183_num_data_valid),
    .fifo_B_PE_12_1_U_if_fifo_cap                       (fifo_B_PE_12_1_U_if_fifo_cap),
    .fifo_B_PE_12_1_U_if_num_data_valid                 (fifo_B_PE_12_1_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_114 #(
    .C_M_AXI_DATA_WIDTH          (C_M_AXI_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (C_M_AXI_GMEM_A_ADDR_WIDTH),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (C_M_AXI_GMEM_A_ARUSER_WIDTH),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (C_M_AXI_GMEM_A_AWUSER_WIDTH),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (C_M_AXI_GMEM_A_BUSER_WIDTH),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (C_M_AXI_GMEM_A_CACHE_VALUE),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (C_M_AXI_GMEM_A_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ID_WIDTH     (C_M_AXI_GMEM_A_ID_WIDTH),
    .C_M_AXI_GMEM_A_PROT_VALUE   (C_M_AXI_GMEM_A_PROT_VALUE),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (C_M_AXI_GMEM_A_RUSER_WIDTH),
    .C_M_AXI_GMEM_A_USER_VALUE   (C_M_AXI_GMEM_A_USER_VALUE),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (C_M_AXI_GMEM_A_WSTRB_WIDTH),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (C_M_AXI_GMEM_A_WUSER_WIDTH),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (C_M_AXI_GMEM_B_ADDR_WIDTH),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (C_M_AXI_GMEM_B_ARUSER_WIDTH),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (C_M_AXI_GMEM_B_AWUSER_WIDTH),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (C_M_AXI_GMEM_B_BUSER_WIDTH),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (C_M_AXI_GMEM_B_CACHE_VALUE),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (C_M_AXI_GMEM_B_DATA_WIDTH),
    .C_M_AXI_GMEM_B_ID_WIDTH     (C_M_AXI_GMEM_B_ID_WIDTH),
    .C_M_AXI_GMEM_B_PROT_VALUE   (C_M_AXI_GMEM_B_PROT_VALUE),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (C_M_AXI_GMEM_B_RUSER_WIDTH),
    .C_M_AXI_GMEM_B_USER_VALUE   (C_M_AXI_GMEM_B_USER_VALUE),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (C_M_AXI_GMEM_B_WSTRB_WIDTH),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (C_M_AXI_GMEM_B_WUSER_WIDTH),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (C_M_AXI_GMEM_C_ADDR_WIDTH),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (C_M_AXI_GMEM_C_ARUSER_WIDTH),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (C_M_AXI_GMEM_C_AWUSER_WIDTH),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (C_M_AXI_GMEM_C_BUSER_WIDTH),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (C_M_AXI_GMEM_C_CACHE_VALUE),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (C_M_AXI_GMEM_C_DATA_WIDTH),
    .C_M_AXI_GMEM_C_ID_WIDTH     (C_M_AXI_GMEM_C_ID_WIDTH),
    .C_M_AXI_GMEM_C_PROT_VALUE   (C_M_AXI_GMEM_C_PROT_VALUE),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (C_M_AXI_GMEM_C_RUSER_WIDTH),
    .C_M_AXI_GMEM_C_USER_VALUE   (C_M_AXI_GMEM_C_USER_VALUE),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (C_M_AXI_GMEM_C_WSTRB_WIDTH),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (C_M_AXI_GMEM_C_WUSER_WIDTH),
    .C_M_AXI_WSTRB_WIDTH         (C_M_AXI_WSTRB_WIDTH),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (C_S_AXI_CONTROL_ADDR_WIDTH),
    .C_S_AXI_CONTROL_DATA_WIDTH  (C_S_AXI_CONTROL_DATA_WIDTH),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (C_S_AXI_CONTROL_WSTRB_WIDTH),
    .C_S_AXI_DATA_WIDTH          (C_S_AXI_DATA_WIDTH),
    .C_S_AXI_WSTRB_WIDTH         (C_S_AXI_WSTRB_WIDTH)
) __rs_kernel3_aux_split_aux_114__inst (
    .PE_wrapper_12_0_U0_fifo_A_PE_12_155_fifo_cap       (PE_wrapper_12_0_U0_fifo_A_PE_12_155_fifo_cap),
    .PE_wrapper_12_0_U0_fifo_A_PE_12_155_num_data_valid (PE_wrapper_12_0_U0_fifo_A_PE_12_155_num_data_valid),
    .PE_wrapper_12_1_U0_fifo_A_PE_12_155_fifo_cap       (PE_wrapper_12_1_U0_fifo_A_PE_12_155_fifo_cap),
    .PE_wrapper_12_1_U0_fifo_A_PE_12_155_num_data_valid (PE_wrapper_12_1_U0_fifo_A_PE_12_155_num_data_valid),
    .fifo_A_PE_12_1_U_if_fifo_cap                       (fifo_A_PE_12_1_U_if_fifo_cap),
    .fifo_A_PE_12_1_U_if_num_data_valid                 (fifo_A_PE_12_1_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_115 #(
    .C_M_AXI_DATA_WIDTH          (C_M_AXI_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (C_M_AXI_GMEM_A_ADDR_WIDTH),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (C_M_AXI_GMEM_A_ARUSER_WIDTH),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (C_M_AXI_GMEM_A_AWUSER_WIDTH),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (C_M_AXI_GMEM_A_BUSER_WIDTH),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (C_M_AXI_GMEM_A_CACHE_VALUE),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (C_M_AXI_GMEM_A_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ID_WIDTH     (C_M_AXI_GMEM_A_ID_WIDTH),
    .C_M_AXI_GMEM_A_PROT_VALUE   (C_M_AXI_GMEM_A_PROT_VALUE),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (C_M_AXI_GMEM_A_RUSER_WIDTH),
    .C_M_AXI_GMEM_A_USER_VALUE   (C_M_AXI_GMEM_A_USER_VALUE),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (C_M_AXI_GMEM_A_WSTRB_WIDTH),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (C_M_AXI_GMEM_A_WUSER_WIDTH),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (C_M_AXI_GMEM_B_ADDR_WIDTH),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (C_M_AXI_GMEM_B_ARUSER_WIDTH),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (C_M_AXI_GMEM_B_AWUSER_WIDTH),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (C_M_AXI_GMEM_B_BUSER_WIDTH),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (C_M_AXI_GMEM_B_CACHE_VALUE),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (C_M_AXI_GMEM_B_DATA_WIDTH),
    .C_M_AXI_GMEM_B_ID_WIDTH     (C_M_AXI_GMEM_B_ID_WIDTH),
    .C_M_AXI_GMEM_B_PROT_VALUE   (C_M_AXI_GMEM_B_PROT_VALUE),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (C_M_AXI_GMEM_B_RUSER_WIDTH),
    .C_M_AXI_GMEM_B_USER_VALUE   (C_M_AXI_GMEM_B_USER_VALUE),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (C_M_AXI_GMEM_B_WSTRB_WIDTH),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (C_M_AXI_GMEM_B_WUSER_WIDTH),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (C_M_AXI_GMEM_C_ADDR_WIDTH),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (C_M_AXI_GMEM_C_ARUSER_WIDTH),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (C_M_AXI_GMEM_C_AWUSER_WIDTH),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (C_M_AXI_GMEM_C_BUSER_WIDTH),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (C_M_AXI_GMEM_C_CACHE_VALUE),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (C_M_AXI_GMEM_C_DATA_WIDTH),
    .C_M_AXI_GMEM_C_ID_WIDTH     (C_M_AXI_GMEM_C_ID_WIDTH),
    .C_M_AXI_GMEM_C_PROT_VALUE   (C_M_AXI_GMEM_C_PROT_VALUE),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (C_M_AXI_GMEM_C_RUSER_WIDTH),
    .C_M_AXI_GMEM_C_USER_VALUE   (C_M_AXI_GMEM_C_USER_VALUE),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (C_M_AXI_GMEM_C_WSTRB_WIDTH),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (C_M_AXI_GMEM_C_WUSER_WIDTH),
    .C_M_AXI_WSTRB_WIDTH         (C_M_AXI_WSTRB_WIDTH),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (C_S_AXI_CONTROL_ADDR_WIDTH),
    .C_S_AXI_CONTROL_DATA_WIDTH  (C_S_AXI_CONTROL_DATA_WIDTH),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (C_S_AXI_CONTROL_WSTRB_WIDTH),
    .C_S_AXI_DATA_WIDTH          (C_S_AXI_DATA_WIDTH),
    .C_S_AXI_WSTRB_WIDTH         (C_S_AXI_WSTRB_WIDTH)
) __rs_kernel3_aux_split_aux_115__inst (
    .PE_wrapper_1_0_U0_fifo_A_PE_1_122_fifo_cap       (PE_wrapper_1_0_U0_fifo_A_PE_1_122_fifo_cap),
    .PE_wrapper_1_0_U0_fifo_A_PE_1_122_num_data_valid (PE_wrapper_1_0_U0_fifo_A_PE_1_122_num_data_valid),
    .PE_wrapper_1_1_U0_fifo_A_PE_1_122_fifo_cap       (PE_wrapper_1_1_U0_fifo_A_PE_1_122_fifo_cap),
    .PE_wrapper_1_1_U0_fifo_A_PE_1_122_num_data_valid (PE_wrapper_1_1_U0_fifo_A_PE_1_122_num_data_valid),
    .fifo_A_PE_1_1_U_if_fifo_cap                      (fifo_A_PE_1_1_U_if_fifo_cap),
    .fifo_A_PE_1_1_U_if_num_data_valid                (fifo_A_PE_1_1_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_116 #(
    .C_M_AXI_DATA_WIDTH          (C_M_AXI_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (C_M_AXI_GMEM_A_ADDR_WIDTH),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (C_M_AXI_GMEM_A_ARUSER_WIDTH),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (C_M_AXI_GMEM_A_AWUSER_WIDTH),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (C_M_AXI_GMEM_A_BUSER_WIDTH),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (C_M_AXI_GMEM_A_CACHE_VALUE),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (C_M_AXI_GMEM_A_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ID_WIDTH     (C_M_AXI_GMEM_A_ID_WIDTH),
    .C_M_AXI_GMEM_A_PROT_VALUE   (C_M_AXI_GMEM_A_PROT_VALUE),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (C_M_AXI_GMEM_A_RUSER_WIDTH),
    .C_M_AXI_GMEM_A_USER_VALUE   (C_M_AXI_GMEM_A_USER_VALUE),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (C_M_AXI_GMEM_A_WSTRB_WIDTH),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (C_M_AXI_GMEM_A_WUSER_WIDTH),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (C_M_AXI_GMEM_B_ADDR_WIDTH),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (C_M_AXI_GMEM_B_ARUSER_WIDTH),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (C_M_AXI_GMEM_B_AWUSER_WIDTH),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (C_M_AXI_GMEM_B_BUSER_WIDTH),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (C_M_AXI_GMEM_B_CACHE_VALUE),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (C_M_AXI_GMEM_B_DATA_WIDTH),
    .C_M_AXI_GMEM_B_ID_WIDTH     (C_M_AXI_GMEM_B_ID_WIDTH),
    .C_M_AXI_GMEM_B_PROT_VALUE   (C_M_AXI_GMEM_B_PROT_VALUE),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (C_M_AXI_GMEM_B_RUSER_WIDTH),
    .C_M_AXI_GMEM_B_USER_VALUE   (C_M_AXI_GMEM_B_USER_VALUE),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (C_M_AXI_GMEM_B_WSTRB_WIDTH),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (C_M_AXI_GMEM_B_WUSER_WIDTH),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (C_M_AXI_GMEM_C_ADDR_WIDTH),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (C_M_AXI_GMEM_C_ARUSER_WIDTH),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (C_M_AXI_GMEM_C_AWUSER_WIDTH),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (C_M_AXI_GMEM_C_BUSER_WIDTH),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (C_M_AXI_GMEM_C_CACHE_VALUE),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (C_M_AXI_GMEM_C_DATA_WIDTH),
    .C_M_AXI_GMEM_C_ID_WIDTH     (C_M_AXI_GMEM_C_ID_WIDTH),
    .C_M_AXI_GMEM_C_PROT_VALUE   (C_M_AXI_GMEM_C_PROT_VALUE),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (C_M_AXI_GMEM_C_RUSER_WIDTH),
    .C_M_AXI_GMEM_C_USER_VALUE   (C_M_AXI_GMEM_C_USER_VALUE),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (C_M_AXI_GMEM_C_WSTRB_WIDTH),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (C_M_AXI_GMEM_C_WUSER_WIDTH),
    .C_M_AXI_WSTRB_WIDTH         (C_M_AXI_WSTRB_WIDTH),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (C_S_AXI_CONTROL_ADDR_WIDTH),
    .C_S_AXI_CONTROL_DATA_WIDTH  (C_S_AXI_CONTROL_DATA_WIDTH),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (C_S_AXI_CONTROL_WSTRB_WIDTH),
    .C_S_AXI_DATA_WIDTH          (C_S_AXI_DATA_WIDTH),
    .C_S_AXI_WSTRB_WIDTH         (C_S_AXI_WSTRB_WIDTH)
) __rs_kernel3_aux_split_aux_116__inst (
    .PE_wrapper_1_0_U0_fifo_B_PE_2_059_fifo_cap       (PE_wrapper_1_0_U0_fifo_B_PE_2_059_fifo_cap),
    .PE_wrapper_1_0_U0_fifo_B_PE_2_059_num_data_valid (PE_wrapper_1_0_U0_fifo_B_PE_2_059_num_data_valid),
    .PE_wrapper_2_0_U0_fifo_B_PE_2_059_fifo_cap       (PE_wrapper_2_0_U0_fifo_B_PE_2_059_fifo_cap),
    .PE_wrapper_2_0_U0_fifo_B_PE_2_059_num_data_valid (PE_wrapper_2_0_U0_fifo_B_PE_2_059_num_data_valid),
    .fifo_B_PE_2_0_U_if_fifo_cap                      (fifo_B_PE_2_0_U_if_fifo_cap),
    .fifo_B_PE_2_0_U_if_num_data_valid                (fifo_B_PE_2_0_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_117 #(
    .C_M_AXI_DATA_WIDTH          (C_M_AXI_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (C_M_AXI_GMEM_A_ADDR_WIDTH),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (C_M_AXI_GMEM_A_ARUSER_WIDTH),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (C_M_AXI_GMEM_A_AWUSER_WIDTH),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (C_M_AXI_GMEM_A_BUSER_WIDTH),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (C_M_AXI_GMEM_A_CACHE_VALUE),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (C_M_AXI_GMEM_A_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ID_WIDTH     (C_M_AXI_GMEM_A_ID_WIDTH),
    .C_M_AXI_GMEM_A_PROT_VALUE   (C_M_AXI_GMEM_A_PROT_VALUE),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (C_M_AXI_GMEM_A_RUSER_WIDTH),
    .C_M_AXI_GMEM_A_USER_VALUE   (C_M_AXI_GMEM_A_USER_VALUE),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (C_M_AXI_GMEM_A_WSTRB_WIDTH),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (C_M_AXI_GMEM_A_WUSER_WIDTH),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (C_M_AXI_GMEM_B_ADDR_WIDTH),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (C_M_AXI_GMEM_B_ARUSER_WIDTH),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (C_M_AXI_GMEM_B_AWUSER_WIDTH),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (C_M_AXI_GMEM_B_BUSER_WIDTH),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (C_M_AXI_GMEM_B_CACHE_VALUE),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (C_M_AXI_GMEM_B_DATA_WIDTH),
    .C_M_AXI_GMEM_B_ID_WIDTH     (C_M_AXI_GMEM_B_ID_WIDTH),
    .C_M_AXI_GMEM_B_PROT_VALUE   (C_M_AXI_GMEM_B_PROT_VALUE),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (C_M_AXI_GMEM_B_RUSER_WIDTH),
    .C_M_AXI_GMEM_B_USER_VALUE   (C_M_AXI_GMEM_B_USER_VALUE),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (C_M_AXI_GMEM_B_WSTRB_WIDTH),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (C_M_AXI_GMEM_B_WUSER_WIDTH),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (C_M_AXI_GMEM_C_ADDR_WIDTH),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (C_M_AXI_GMEM_C_ARUSER_WIDTH),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (C_M_AXI_GMEM_C_AWUSER_WIDTH),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (C_M_AXI_GMEM_C_BUSER_WIDTH),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (C_M_AXI_GMEM_C_CACHE_VALUE),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (C_M_AXI_GMEM_C_DATA_WIDTH),
    .C_M_AXI_GMEM_C_ID_WIDTH     (C_M_AXI_GMEM_C_ID_WIDTH),
    .C_M_AXI_GMEM_C_PROT_VALUE   (C_M_AXI_GMEM_C_PROT_VALUE),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (C_M_AXI_GMEM_C_RUSER_WIDTH),
    .C_M_AXI_GMEM_C_USER_VALUE   (C_M_AXI_GMEM_C_USER_VALUE),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (C_M_AXI_GMEM_C_WSTRB_WIDTH),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (C_M_AXI_GMEM_C_WUSER_WIDTH),
    .C_M_AXI_WSTRB_WIDTH         (C_M_AXI_WSTRB_WIDTH),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (C_S_AXI_CONTROL_ADDR_WIDTH),
    .C_S_AXI_CONTROL_DATA_WIDTH  (C_S_AXI_CONTROL_DATA_WIDTH),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (C_S_AXI_CONTROL_WSTRB_WIDTH),
    .C_S_AXI_DATA_WIDTH          (C_S_AXI_DATA_WIDTH),
    .C_S_AXI_WSTRB_WIDTH         (C_S_AXI_WSTRB_WIDTH)
) __rs_kernel3_aux_split_aux_117__inst (
    .PE_wrapper_1_1_U0_fifo_B_PE_2_173_fifo_cap       (PE_wrapper_1_1_U0_fifo_B_PE_2_173_fifo_cap),
    .PE_wrapper_1_1_U0_fifo_B_PE_2_173_num_data_valid (PE_wrapper_1_1_U0_fifo_B_PE_2_173_num_data_valid),
    .PE_wrapper_2_1_U0_fifo_B_PE_2_173_fifo_cap       (PE_wrapper_2_1_U0_fifo_B_PE_2_173_fifo_cap),
    .PE_wrapper_2_1_U0_fifo_B_PE_2_173_num_data_valid (PE_wrapper_2_1_U0_fifo_B_PE_2_173_num_data_valid),
    .fifo_B_PE_2_1_U_if_fifo_cap                      (fifo_B_PE_2_1_U_if_fifo_cap),
    .fifo_B_PE_2_1_U_if_num_data_valid                (fifo_B_PE_2_1_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_118 #(
    .C_M_AXI_DATA_WIDTH          (C_M_AXI_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (C_M_AXI_GMEM_A_ADDR_WIDTH),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (C_M_AXI_GMEM_A_ARUSER_WIDTH),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (C_M_AXI_GMEM_A_AWUSER_WIDTH),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (C_M_AXI_GMEM_A_BUSER_WIDTH),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (C_M_AXI_GMEM_A_CACHE_VALUE),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (C_M_AXI_GMEM_A_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ID_WIDTH     (C_M_AXI_GMEM_A_ID_WIDTH),
    .C_M_AXI_GMEM_A_PROT_VALUE   (C_M_AXI_GMEM_A_PROT_VALUE),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (C_M_AXI_GMEM_A_RUSER_WIDTH),
    .C_M_AXI_GMEM_A_USER_VALUE   (C_M_AXI_GMEM_A_USER_VALUE),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (C_M_AXI_GMEM_A_WSTRB_WIDTH),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (C_M_AXI_GMEM_A_WUSER_WIDTH),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (C_M_AXI_GMEM_B_ADDR_WIDTH),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (C_M_AXI_GMEM_B_ARUSER_WIDTH),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (C_M_AXI_GMEM_B_AWUSER_WIDTH),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (C_M_AXI_GMEM_B_BUSER_WIDTH),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (C_M_AXI_GMEM_B_CACHE_VALUE),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (C_M_AXI_GMEM_B_DATA_WIDTH),
    .C_M_AXI_GMEM_B_ID_WIDTH     (C_M_AXI_GMEM_B_ID_WIDTH),
    .C_M_AXI_GMEM_B_PROT_VALUE   (C_M_AXI_GMEM_B_PROT_VALUE),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (C_M_AXI_GMEM_B_RUSER_WIDTH),
    .C_M_AXI_GMEM_B_USER_VALUE   (C_M_AXI_GMEM_B_USER_VALUE),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (C_M_AXI_GMEM_B_WSTRB_WIDTH),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (C_M_AXI_GMEM_B_WUSER_WIDTH),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (C_M_AXI_GMEM_C_ADDR_WIDTH),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (C_M_AXI_GMEM_C_ARUSER_WIDTH),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (C_M_AXI_GMEM_C_AWUSER_WIDTH),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (C_M_AXI_GMEM_C_BUSER_WIDTH),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (C_M_AXI_GMEM_C_CACHE_VALUE),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (C_M_AXI_GMEM_C_DATA_WIDTH),
    .C_M_AXI_GMEM_C_ID_WIDTH     (C_M_AXI_GMEM_C_ID_WIDTH),
    .C_M_AXI_GMEM_C_PROT_VALUE   (C_M_AXI_GMEM_C_PROT_VALUE),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (C_M_AXI_GMEM_C_RUSER_WIDTH),
    .C_M_AXI_GMEM_C_USER_VALUE   (C_M_AXI_GMEM_C_USER_VALUE),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (C_M_AXI_GMEM_C_WSTRB_WIDTH),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (C_M_AXI_GMEM_C_WUSER_WIDTH),
    .C_M_AXI_WSTRB_WIDTH         (C_M_AXI_WSTRB_WIDTH),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (C_S_AXI_CONTROL_ADDR_WIDTH),
    .C_S_AXI_CONTROL_DATA_WIDTH  (C_S_AXI_CONTROL_DATA_WIDTH),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (C_S_AXI_CONTROL_WSTRB_WIDTH),
    .C_S_AXI_DATA_WIDTH          (C_S_AXI_DATA_WIDTH),
    .C_S_AXI_WSTRB_WIDTH         (C_S_AXI_WSTRB_WIDTH)
) __rs_kernel3_aux_split_aux_118__inst (
    .PE_wrapper_2_0_U0_fifo_A_PE_2_125_fifo_cap       (PE_wrapper_2_0_U0_fifo_A_PE_2_125_fifo_cap),
    .PE_wrapper_2_0_U0_fifo_A_PE_2_125_num_data_valid (PE_wrapper_2_0_U0_fifo_A_PE_2_125_num_data_valid),
    .PE_wrapper_2_1_U0_fifo_A_PE_2_125_fifo_cap       (PE_wrapper_2_1_U0_fifo_A_PE_2_125_fifo_cap),
    .PE_wrapper_2_1_U0_fifo_A_PE_2_125_num_data_valid (PE_wrapper_2_1_U0_fifo_A_PE_2_125_num_data_valid),
    .fifo_A_PE_2_1_U_if_fifo_cap                      (fifo_A_PE_2_1_U_if_fifo_cap),
    .fifo_A_PE_2_1_U_if_num_data_valid                (fifo_A_PE_2_1_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_119 #(
    .C_M_AXI_DATA_WIDTH          (C_M_AXI_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (C_M_AXI_GMEM_A_ADDR_WIDTH),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (C_M_AXI_GMEM_A_ARUSER_WIDTH),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (C_M_AXI_GMEM_A_AWUSER_WIDTH),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (C_M_AXI_GMEM_A_BUSER_WIDTH),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (C_M_AXI_GMEM_A_CACHE_VALUE),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (C_M_AXI_GMEM_A_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ID_WIDTH     (C_M_AXI_GMEM_A_ID_WIDTH),
    .C_M_AXI_GMEM_A_PROT_VALUE   (C_M_AXI_GMEM_A_PROT_VALUE),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (C_M_AXI_GMEM_A_RUSER_WIDTH),
    .C_M_AXI_GMEM_A_USER_VALUE   (C_M_AXI_GMEM_A_USER_VALUE),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (C_M_AXI_GMEM_A_WSTRB_WIDTH),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (C_M_AXI_GMEM_A_WUSER_WIDTH),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (C_M_AXI_GMEM_B_ADDR_WIDTH),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (C_M_AXI_GMEM_B_ARUSER_WIDTH),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (C_M_AXI_GMEM_B_AWUSER_WIDTH),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (C_M_AXI_GMEM_B_BUSER_WIDTH),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (C_M_AXI_GMEM_B_CACHE_VALUE),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (C_M_AXI_GMEM_B_DATA_WIDTH),
    .C_M_AXI_GMEM_B_ID_WIDTH     (C_M_AXI_GMEM_B_ID_WIDTH),
    .C_M_AXI_GMEM_B_PROT_VALUE   (C_M_AXI_GMEM_B_PROT_VALUE),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (C_M_AXI_GMEM_B_RUSER_WIDTH),
    .C_M_AXI_GMEM_B_USER_VALUE   (C_M_AXI_GMEM_B_USER_VALUE),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (C_M_AXI_GMEM_B_WSTRB_WIDTH),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (C_M_AXI_GMEM_B_WUSER_WIDTH),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (C_M_AXI_GMEM_C_ADDR_WIDTH),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (C_M_AXI_GMEM_C_ARUSER_WIDTH),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (C_M_AXI_GMEM_C_AWUSER_WIDTH),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (C_M_AXI_GMEM_C_BUSER_WIDTH),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (C_M_AXI_GMEM_C_CACHE_VALUE),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (C_M_AXI_GMEM_C_DATA_WIDTH),
    .C_M_AXI_GMEM_C_ID_WIDTH     (C_M_AXI_GMEM_C_ID_WIDTH),
    .C_M_AXI_GMEM_C_PROT_VALUE   (C_M_AXI_GMEM_C_PROT_VALUE),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (C_M_AXI_GMEM_C_RUSER_WIDTH),
    .C_M_AXI_GMEM_C_USER_VALUE   (C_M_AXI_GMEM_C_USER_VALUE),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (C_M_AXI_GMEM_C_WSTRB_WIDTH),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (C_M_AXI_GMEM_C_WUSER_WIDTH),
    .C_M_AXI_WSTRB_WIDTH         (C_M_AXI_WSTRB_WIDTH),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (C_S_AXI_CONTROL_ADDR_WIDTH),
    .C_S_AXI_CONTROL_DATA_WIDTH  (C_S_AXI_CONTROL_DATA_WIDTH),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (C_S_AXI_CONTROL_WSTRB_WIDTH),
    .C_S_AXI_DATA_WIDTH          (C_S_AXI_DATA_WIDTH),
    .C_S_AXI_WSTRB_WIDTH         (C_S_AXI_WSTRB_WIDTH)
) __rs_kernel3_aux_split_aux_119__inst (
    .PE_wrapper_2_0_U0_fifo_B_PE_3_060_fifo_cap       (PE_wrapper_2_0_U0_fifo_B_PE_3_060_fifo_cap),
    .PE_wrapper_2_0_U0_fifo_B_PE_3_060_num_data_valid (PE_wrapper_2_0_U0_fifo_B_PE_3_060_num_data_valid),
    .PE_wrapper_3_0_U0_fifo_B_PE_3_060_fifo_cap       (PE_wrapper_3_0_U0_fifo_B_PE_3_060_fifo_cap),
    .PE_wrapper_3_0_U0_fifo_B_PE_3_060_num_data_valid (PE_wrapper_3_0_U0_fifo_B_PE_3_060_num_data_valid),
    .fifo_B_PE_3_0_U_if_fifo_cap                      (fifo_B_PE_3_0_U_if_fifo_cap),
    .fifo_B_PE_3_0_U_if_num_data_valid                (fifo_B_PE_3_0_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_11 #(
    .C_M_AXI_DATA_WIDTH          (C_M_AXI_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (C_M_AXI_GMEM_A_ADDR_WIDTH),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (C_M_AXI_GMEM_A_ARUSER_WIDTH),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (C_M_AXI_GMEM_A_AWUSER_WIDTH),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (C_M_AXI_GMEM_A_BUSER_WIDTH),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (C_M_AXI_GMEM_A_CACHE_VALUE),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (C_M_AXI_GMEM_A_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ID_WIDTH     (C_M_AXI_GMEM_A_ID_WIDTH),
    .C_M_AXI_GMEM_A_PROT_VALUE   (C_M_AXI_GMEM_A_PROT_VALUE),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (C_M_AXI_GMEM_A_RUSER_WIDTH),
    .C_M_AXI_GMEM_A_USER_VALUE   (C_M_AXI_GMEM_A_USER_VALUE),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (C_M_AXI_GMEM_A_WSTRB_WIDTH),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (C_M_AXI_GMEM_A_WUSER_WIDTH),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (C_M_AXI_GMEM_B_ADDR_WIDTH),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (C_M_AXI_GMEM_B_ARUSER_WIDTH),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (C_M_AXI_GMEM_B_AWUSER_WIDTH),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (C_M_AXI_GMEM_B_BUSER_WIDTH),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (C_M_AXI_GMEM_B_CACHE_VALUE),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (C_M_AXI_GMEM_B_DATA_WIDTH),
    .C_M_AXI_GMEM_B_ID_WIDTH     (C_M_AXI_GMEM_B_ID_WIDTH),
    .C_M_AXI_GMEM_B_PROT_VALUE   (C_M_AXI_GMEM_B_PROT_VALUE),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (C_M_AXI_GMEM_B_RUSER_WIDTH),
    .C_M_AXI_GMEM_B_USER_VALUE   (C_M_AXI_GMEM_B_USER_VALUE),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (C_M_AXI_GMEM_B_WSTRB_WIDTH),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (C_M_AXI_GMEM_B_WUSER_WIDTH),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (C_M_AXI_GMEM_C_ADDR_WIDTH),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (C_M_AXI_GMEM_C_ARUSER_WIDTH),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (C_M_AXI_GMEM_C_AWUSER_WIDTH),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (C_M_AXI_GMEM_C_BUSER_WIDTH),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (C_M_AXI_GMEM_C_CACHE_VALUE),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (C_M_AXI_GMEM_C_DATA_WIDTH),
    .C_M_AXI_GMEM_C_ID_WIDTH     (C_M_AXI_GMEM_C_ID_WIDTH),
    .C_M_AXI_GMEM_C_PROT_VALUE   (C_M_AXI_GMEM_C_PROT_VALUE),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (C_M_AXI_GMEM_C_RUSER_WIDTH),
    .C_M_AXI_GMEM_C_USER_VALUE   (C_M_AXI_GMEM_C_USER_VALUE),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (C_M_AXI_GMEM_C_WSTRB_WIDTH),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (C_M_AXI_GMEM_C_WUSER_WIDTH),
    .C_M_AXI_WSTRB_WIDTH         (C_M_AXI_WSTRB_WIDTH),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (C_S_AXI_CONTROL_ADDR_WIDTH),
    .C_S_AXI_CONTROL_DATA_WIDTH  (C_S_AXI_CONTROL_DATA_WIDTH),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (C_S_AXI_CONTROL_WSTRB_WIDTH),
    .C_S_AXI_DATA_WIDTH          (C_S_AXI_DATA_WIDTH),
    .C_S_AXI_WSTRB_WIDTH         (C_S_AXI_WSTRB_WIDTH)
) __rs_kernel3_aux_split_aux_11__inst (
    .A_IO_L2_in_2_U0_fifo_A_PE_2_024_fifo_cap         (A_IO_L2_in_2_U0_fifo_A_PE_2_024_fifo_cap),
    .A_IO_L2_in_2_U0_fifo_A_PE_2_024_num_data_valid   (A_IO_L2_in_2_U0_fifo_A_PE_2_024_num_data_valid),
    .PE_wrapper_2_0_U0_fifo_A_PE_2_024_fifo_cap       (PE_wrapper_2_0_U0_fifo_A_PE_2_024_fifo_cap),
    .PE_wrapper_2_0_U0_fifo_A_PE_2_024_num_data_valid (PE_wrapper_2_0_U0_fifo_A_PE_2_024_num_data_valid),
    .fifo_A_PE_2_0_U_if_fifo_cap                      (fifo_A_PE_2_0_U_if_fifo_cap),
    .fifo_A_PE_2_0_U_if_num_data_valid                (fifo_A_PE_2_0_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_120 #(
    .C_M_AXI_DATA_WIDTH          (C_M_AXI_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (C_M_AXI_GMEM_A_ADDR_WIDTH),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (C_M_AXI_GMEM_A_ARUSER_WIDTH),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (C_M_AXI_GMEM_A_AWUSER_WIDTH),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (C_M_AXI_GMEM_A_BUSER_WIDTH),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (C_M_AXI_GMEM_A_CACHE_VALUE),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (C_M_AXI_GMEM_A_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ID_WIDTH     (C_M_AXI_GMEM_A_ID_WIDTH),
    .C_M_AXI_GMEM_A_PROT_VALUE   (C_M_AXI_GMEM_A_PROT_VALUE),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (C_M_AXI_GMEM_A_RUSER_WIDTH),
    .C_M_AXI_GMEM_A_USER_VALUE   (C_M_AXI_GMEM_A_USER_VALUE),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (C_M_AXI_GMEM_A_WSTRB_WIDTH),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (C_M_AXI_GMEM_A_WUSER_WIDTH),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (C_M_AXI_GMEM_B_ADDR_WIDTH),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (C_M_AXI_GMEM_B_ARUSER_WIDTH),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (C_M_AXI_GMEM_B_AWUSER_WIDTH),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (C_M_AXI_GMEM_B_BUSER_WIDTH),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (C_M_AXI_GMEM_B_CACHE_VALUE),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (C_M_AXI_GMEM_B_DATA_WIDTH),
    .C_M_AXI_GMEM_B_ID_WIDTH     (C_M_AXI_GMEM_B_ID_WIDTH),
    .C_M_AXI_GMEM_B_PROT_VALUE   (C_M_AXI_GMEM_B_PROT_VALUE),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (C_M_AXI_GMEM_B_RUSER_WIDTH),
    .C_M_AXI_GMEM_B_USER_VALUE   (C_M_AXI_GMEM_B_USER_VALUE),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (C_M_AXI_GMEM_B_WSTRB_WIDTH),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (C_M_AXI_GMEM_B_WUSER_WIDTH),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (C_M_AXI_GMEM_C_ADDR_WIDTH),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (C_M_AXI_GMEM_C_ARUSER_WIDTH),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (C_M_AXI_GMEM_C_AWUSER_WIDTH),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (C_M_AXI_GMEM_C_BUSER_WIDTH),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (C_M_AXI_GMEM_C_CACHE_VALUE),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (C_M_AXI_GMEM_C_DATA_WIDTH),
    .C_M_AXI_GMEM_C_ID_WIDTH     (C_M_AXI_GMEM_C_ID_WIDTH),
    .C_M_AXI_GMEM_C_PROT_VALUE   (C_M_AXI_GMEM_C_PROT_VALUE),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (C_M_AXI_GMEM_C_RUSER_WIDTH),
    .C_M_AXI_GMEM_C_USER_VALUE   (C_M_AXI_GMEM_C_USER_VALUE),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (C_M_AXI_GMEM_C_WSTRB_WIDTH),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (C_M_AXI_GMEM_C_WUSER_WIDTH),
    .C_M_AXI_WSTRB_WIDTH         (C_M_AXI_WSTRB_WIDTH),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (C_S_AXI_CONTROL_ADDR_WIDTH),
    .C_S_AXI_CONTROL_DATA_WIDTH  (C_S_AXI_CONTROL_DATA_WIDTH),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (C_S_AXI_CONTROL_WSTRB_WIDTH),
    .C_S_AXI_DATA_WIDTH          (C_S_AXI_DATA_WIDTH),
    .C_S_AXI_WSTRB_WIDTH         (C_S_AXI_WSTRB_WIDTH)
) __rs_kernel3_aux_split_aux_120__inst (
    .PE_wrapper_2_1_U0_fifo_B_PE_3_174_fifo_cap       (PE_wrapper_2_1_U0_fifo_B_PE_3_174_fifo_cap),
    .PE_wrapper_2_1_U0_fifo_B_PE_3_174_num_data_valid (PE_wrapper_2_1_U0_fifo_B_PE_3_174_num_data_valid),
    .PE_wrapper_3_1_U0_fifo_B_PE_3_174_fifo_cap       (PE_wrapper_3_1_U0_fifo_B_PE_3_174_fifo_cap),
    .PE_wrapper_3_1_U0_fifo_B_PE_3_174_num_data_valid (PE_wrapper_3_1_U0_fifo_B_PE_3_174_num_data_valid),
    .fifo_B_PE_3_1_U_if_fifo_cap                      (fifo_B_PE_3_1_U_if_fifo_cap),
    .fifo_B_PE_3_1_U_if_num_data_valid                (fifo_B_PE_3_1_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_121 #(
    .C_M_AXI_DATA_WIDTH          (C_M_AXI_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (C_M_AXI_GMEM_A_ADDR_WIDTH),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (C_M_AXI_GMEM_A_ARUSER_WIDTH),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (C_M_AXI_GMEM_A_AWUSER_WIDTH),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (C_M_AXI_GMEM_A_BUSER_WIDTH),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (C_M_AXI_GMEM_A_CACHE_VALUE),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (C_M_AXI_GMEM_A_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ID_WIDTH     (C_M_AXI_GMEM_A_ID_WIDTH),
    .C_M_AXI_GMEM_A_PROT_VALUE   (C_M_AXI_GMEM_A_PROT_VALUE),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (C_M_AXI_GMEM_A_RUSER_WIDTH),
    .C_M_AXI_GMEM_A_USER_VALUE   (C_M_AXI_GMEM_A_USER_VALUE),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (C_M_AXI_GMEM_A_WSTRB_WIDTH),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (C_M_AXI_GMEM_A_WUSER_WIDTH),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (C_M_AXI_GMEM_B_ADDR_WIDTH),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (C_M_AXI_GMEM_B_ARUSER_WIDTH),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (C_M_AXI_GMEM_B_AWUSER_WIDTH),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (C_M_AXI_GMEM_B_BUSER_WIDTH),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (C_M_AXI_GMEM_B_CACHE_VALUE),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (C_M_AXI_GMEM_B_DATA_WIDTH),
    .C_M_AXI_GMEM_B_ID_WIDTH     (C_M_AXI_GMEM_B_ID_WIDTH),
    .C_M_AXI_GMEM_B_PROT_VALUE   (C_M_AXI_GMEM_B_PROT_VALUE),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (C_M_AXI_GMEM_B_RUSER_WIDTH),
    .C_M_AXI_GMEM_B_USER_VALUE   (C_M_AXI_GMEM_B_USER_VALUE),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (C_M_AXI_GMEM_B_WSTRB_WIDTH),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (C_M_AXI_GMEM_B_WUSER_WIDTH),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (C_M_AXI_GMEM_C_ADDR_WIDTH),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (C_M_AXI_GMEM_C_ARUSER_WIDTH),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (C_M_AXI_GMEM_C_AWUSER_WIDTH),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (C_M_AXI_GMEM_C_BUSER_WIDTH),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (C_M_AXI_GMEM_C_CACHE_VALUE),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (C_M_AXI_GMEM_C_DATA_WIDTH),
    .C_M_AXI_GMEM_C_ID_WIDTH     (C_M_AXI_GMEM_C_ID_WIDTH),
    .C_M_AXI_GMEM_C_PROT_VALUE   (C_M_AXI_GMEM_C_PROT_VALUE),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (C_M_AXI_GMEM_C_RUSER_WIDTH),
    .C_M_AXI_GMEM_C_USER_VALUE   (C_M_AXI_GMEM_C_USER_VALUE),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (C_M_AXI_GMEM_C_WSTRB_WIDTH),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (C_M_AXI_GMEM_C_WUSER_WIDTH),
    .C_M_AXI_WSTRB_WIDTH         (C_M_AXI_WSTRB_WIDTH),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (C_S_AXI_CONTROL_ADDR_WIDTH),
    .C_S_AXI_CONTROL_DATA_WIDTH  (C_S_AXI_CONTROL_DATA_WIDTH),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (C_S_AXI_CONTROL_WSTRB_WIDTH),
    .C_S_AXI_DATA_WIDTH          (C_S_AXI_DATA_WIDTH),
    .C_S_AXI_WSTRB_WIDTH         (C_S_AXI_WSTRB_WIDTH)
) __rs_kernel3_aux_split_aux_121__inst (
    .PE_wrapper_3_0_U0_fifo_A_PE_3_128_fifo_cap       (PE_wrapper_3_0_U0_fifo_A_PE_3_128_fifo_cap),
    .PE_wrapper_3_0_U0_fifo_A_PE_3_128_num_data_valid (PE_wrapper_3_0_U0_fifo_A_PE_3_128_num_data_valid),
    .PE_wrapper_3_1_U0_fifo_A_PE_3_128_fifo_cap       (PE_wrapper_3_1_U0_fifo_A_PE_3_128_fifo_cap),
    .PE_wrapper_3_1_U0_fifo_A_PE_3_128_num_data_valid (PE_wrapper_3_1_U0_fifo_A_PE_3_128_num_data_valid),
    .fifo_A_PE_3_1_U_if_fifo_cap                      (fifo_A_PE_3_1_U_if_fifo_cap),
    .fifo_A_PE_3_1_U_if_num_data_valid                (fifo_A_PE_3_1_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_122 #(
    .C_M_AXI_DATA_WIDTH          (C_M_AXI_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (C_M_AXI_GMEM_A_ADDR_WIDTH),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (C_M_AXI_GMEM_A_ARUSER_WIDTH),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (C_M_AXI_GMEM_A_AWUSER_WIDTH),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (C_M_AXI_GMEM_A_BUSER_WIDTH),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (C_M_AXI_GMEM_A_CACHE_VALUE),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (C_M_AXI_GMEM_A_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ID_WIDTH     (C_M_AXI_GMEM_A_ID_WIDTH),
    .C_M_AXI_GMEM_A_PROT_VALUE   (C_M_AXI_GMEM_A_PROT_VALUE),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (C_M_AXI_GMEM_A_RUSER_WIDTH),
    .C_M_AXI_GMEM_A_USER_VALUE   (C_M_AXI_GMEM_A_USER_VALUE),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (C_M_AXI_GMEM_A_WSTRB_WIDTH),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (C_M_AXI_GMEM_A_WUSER_WIDTH),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (C_M_AXI_GMEM_B_ADDR_WIDTH),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (C_M_AXI_GMEM_B_ARUSER_WIDTH),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (C_M_AXI_GMEM_B_AWUSER_WIDTH),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (C_M_AXI_GMEM_B_BUSER_WIDTH),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (C_M_AXI_GMEM_B_CACHE_VALUE),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (C_M_AXI_GMEM_B_DATA_WIDTH),
    .C_M_AXI_GMEM_B_ID_WIDTH     (C_M_AXI_GMEM_B_ID_WIDTH),
    .C_M_AXI_GMEM_B_PROT_VALUE   (C_M_AXI_GMEM_B_PROT_VALUE),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (C_M_AXI_GMEM_B_RUSER_WIDTH),
    .C_M_AXI_GMEM_B_USER_VALUE   (C_M_AXI_GMEM_B_USER_VALUE),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (C_M_AXI_GMEM_B_WSTRB_WIDTH),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (C_M_AXI_GMEM_B_WUSER_WIDTH),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (C_M_AXI_GMEM_C_ADDR_WIDTH),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (C_M_AXI_GMEM_C_ARUSER_WIDTH),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (C_M_AXI_GMEM_C_AWUSER_WIDTH),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (C_M_AXI_GMEM_C_BUSER_WIDTH),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (C_M_AXI_GMEM_C_CACHE_VALUE),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (C_M_AXI_GMEM_C_DATA_WIDTH),
    .C_M_AXI_GMEM_C_ID_WIDTH     (C_M_AXI_GMEM_C_ID_WIDTH),
    .C_M_AXI_GMEM_C_PROT_VALUE   (C_M_AXI_GMEM_C_PROT_VALUE),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (C_M_AXI_GMEM_C_RUSER_WIDTH),
    .C_M_AXI_GMEM_C_USER_VALUE   (C_M_AXI_GMEM_C_USER_VALUE),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (C_M_AXI_GMEM_C_WSTRB_WIDTH),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (C_M_AXI_GMEM_C_WUSER_WIDTH),
    .C_M_AXI_WSTRB_WIDTH         (C_M_AXI_WSTRB_WIDTH),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (C_S_AXI_CONTROL_ADDR_WIDTH),
    .C_S_AXI_CONTROL_DATA_WIDTH  (C_S_AXI_CONTROL_DATA_WIDTH),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (C_S_AXI_CONTROL_WSTRB_WIDTH),
    .C_S_AXI_DATA_WIDTH          (C_S_AXI_DATA_WIDTH),
    .C_S_AXI_WSTRB_WIDTH         (C_S_AXI_WSTRB_WIDTH)
) __rs_kernel3_aux_split_aux_122__inst (
    .PE_wrapper_3_0_U0_fifo_B_PE_4_061_fifo_cap       (PE_wrapper_3_0_U0_fifo_B_PE_4_061_fifo_cap),
    .PE_wrapper_3_0_U0_fifo_B_PE_4_061_num_data_valid (PE_wrapper_3_0_U0_fifo_B_PE_4_061_num_data_valid),
    .PE_wrapper_4_0_U0_fifo_B_PE_4_061_fifo_cap       (PE_wrapper_4_0_U0_fifo_B_PE_4_061_fifo_cap),
    .PE_wrapper_4_0_U0_fifo_B_PE_4_061_num_data_valid (PE_wrapper_4_0_U0_fifo_B_PE_4_061_num_data_valid),
    .fifo_B_PE_4_0_U_if_fifo_cap                      (fifo_B_PE_4_0_U_if_fifo_cap),
    .fifo_B_PE_4_0_U_if_num_data_valid                (fifo_B_PE_4_0_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_123 #(
    .C_M_AXI_DATA_WIDTH          (C_M_AXI_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (C_M_AXI_GMEM_A_ADDR_WIDTH),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (C_M_AXI_GMEM_A_ARUSER_WIDTH),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (C_M_AXI_GMEM_A_AWUSER_WIDTH),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (C_M_AXI_GMEM_A_BUSER_WIDTH),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (C_M_AXI_GMEM_A_CACHE_VALUE),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (C_M_AXI_GMEM_A_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ID_WIDTH     (C_M_AXI_GMEM_A_ID_WIDTH),
    .C_M_AXI_GMEM_A_PROT_VALUE   (C_M_AXI_GMEM_A_PROT_VALUE),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (C_M_AXI_GMEM_A_RUSER_WIDTH),
    .C_M_AXI_GMEM_A_USER_VALUE   (C_M_AXI_GMEM_A_USER_VALUE),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (C_M_AXI_GMEM_A_WSTRB_WIDTH),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (C_M_AXI_GMEM_A_WUSER_WIDTH),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (C_M_AXI_GMEM_B_ADDR_WIDTH),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (C_M_AXI_GMEM_B_ARUSER_WIDTH),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (C_M_AXI_GMEM_B_AWUSER_WIDTH),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (C_M_AXI_GMEM_B_BUSER_WIDTH),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (C_M_AXI_GMEM_B_CACHE_VALUE),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (C_M_AXI_GMEM_B_DATA_WIDTH),
    .C_M_AXI_GMEM_B_ID_WIDTH     (C_M_AXI_GMEM_B_ID_WIDTH),
    .C_M_AXI_GMEM_B_PROT_VALUE   (C_M_AXI_GMEM_B_PROT_VALUE),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (C_M_AXI_GMEM_B_RUSER_WIDTH),
    .C_M_AXI_GMEM_B_USER_VALUE   (C_M_AXI_GMEM_B_USER_VALUE),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (C_M_AXI_GMEM_B_WSTRB_WIDTH),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (C_M_AXI_GMEM_B_WUSER_WIDTH),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (C_M_AXI_GMEM_C_ADDR_WIDTH),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (C_M_AXI_GMEM_C_ARUSER_WIDTH),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (C_M_AXI_GMEM_C_AWUSER_WIDTH),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (C_M_AXI_GMEM_C_BUSER_WIDTH),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (C_M_AXI_GMEM_C_CACHE_VALUE),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (C_M_AXI_GMEM_C_DATA_WIDTH),
    .C_M_AXI_GMEM_C_ID_WIDTH     (C_M_AXI_GMEM_C_ID_WIDTH),
    .C_M_AXI_GMEM_C_PROT_VALUE   (C_M_AXI_GMEM_C_PROT_VALUE),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (C_M_AXI_GMEM_C_RUSER_WIDTH),
    .C_M_AXI_GMEM_C_USER_VALUE   (C_M_AXI_GMEM_C_USER_VALUE),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (C_M_AXI_GMEM_C_WSTRB_WIDTH),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (C_M_AXI_GMEM_C_WUSER_WIDTH),
    .C_M_AXI_WSTRB_WIDTH         (C_M_AXI_WSTRB_WIDTH),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (C_S_AXI_CONTROL_ADDR_WIDTH),
    .C_S_AXI_CONTROL_DATA_WIDTH  (C_S_AXI_CONTROL_DATA_WIDTH),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (C_S_AXI_CONTROL_WSTRB_WIDTH),
    .C_S_AXI_DATA_WIDTH          (C_S_AXI_DATA_WIDTH),
    .C_S_AXI_WSTRB_WIDTH         (C_S_AXI_WSTRB_WIDTH)
) __rs_kernel3_aux_split_aux_123__inst (
    .PE_wrapper_3_1_U0_fifo_B_PE_4_175_fifo_cap       (PE_wrapper_3_1_U0_fifo_B_PE_4_175_fifo_cap),
    .PE_wrapper_3_1_U0_fifo_B_PE_4_175_num_data_valid (PE_wrapper_3_1_U0_fifo_B_PE_4_175_num_data_valid),
    .PE_wrapper_4_1_U0_fifo_B_PE_4_175_fifo_cap       (PE_wrapper_4_1_U0_fifo_B_PE_4_175_fifo_cap),
    .PE_wrapper_4_1_U0_fifo_B_PE_4_175_num_data_valid (PE_wrapper_4_1_U0_fifo_B_PE_4_175_num_data_valid),
    .fifo_B_PE_4_1_U_if_fifo_cap                      (fifo_B_PE_4_1_U_if_fifo_cap),
    .fifo_B_PE_4_1_U_if_num_data_valid                (fifo_B_PE_4_1_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_124 #(
    .C_M_AXI_DATA_WIDTH          (C_M_AXI_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (C_M_AXI_GMEM_A_ADDR_WIDTH),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (C_M_AXI_GMEM_A_ARUSER_WIDTH),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (C_M_AXI_GMEM_A_AWUSER_WIDTH),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (C_M_AXI_GMEM_A_BUSER_WIDTH),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (C_M_AXI_GMEM_A_CACHE_VALUE),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (C_M_AXI_GMEM_A_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ID_WIDTH     (C_M_AXI_GMEM_A_ID_WIDTH),
    .C_M_AXI_GMEM_A_PROT_VALUE   (C_M_AXI_GMEM_A_PROT_VALUE),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (C_M_AXI_GMEM_A_RUSER_WIDTH),
    .C_M_AXI_GMEM_A_USER_VALUE   (C_M_AXI_GMEM_A_USER_VALUE),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (C_M_AXI_GMEM_A_WSTRB_WIDTH),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (C_M_AXI_GMEM_A_WUSER_WIDTH),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (C_M_AXI_GMEM_B_ADDR_WIDTH),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (C_M_AXI_GMEM_B_ARUSER_WIDTH),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (C_M_AXI_GMEM_B_AWUSER_WIDTH),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (C_M_AXI_GMEM_B_BUSER_WIDTH),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (C_M_AXI_GMEM_B_CACHE_VALUE),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (C_M_AXI_GMEM_B_DATA_WIDTH),
    .C_M_AXI_GMEM_B_ID_WIDTH     (C_M_AXI_GMEM_B_ID_WIDTH),
    .C_M_AXI_GMEM_B_PROT_VALUE   (C_M_AXI_GMEM_B_PROT_VALUE),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (C_M_AXI_GMEM_B_RUSER_WIDTH),
    .C_M_AXI_GMEM_B_USER_VALUE   (C_M_AXI_GMEM_B_USER_VALUE),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (C_M_AXI_GMEM_B_WSTRB_WIDTH),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (C_M_AXI_GMEM_B_WUSER_WIDTH),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (C_M_AXI_GMEM_C_ADDR_WIDTH),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (C_M_AXI_GMEM_C_ARUSER_WIDTH),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (C_M_AXI_GMEM_C_AWUSER_WIDTH),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (C_M_AXI_GMEM_C_BUSER_WIDTH),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (C_M_AXI_GMEM_C_CACHE_VALUE),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (C_M_AXI_GMEM_C_DATA_WIDTH),
    .C_M_AXI_GMEM_C_ID_WIDTH     (C_M_AXI_GMEM_C_ID_WIDTH),
    .C_M_AXI_GMEM_C_PROT_VALUE   (C_M_AXI_GMEM_C_PROT_VALUE),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (C_M_AXI_GMEM_C_RUSER_WIDTH),
    .C_M_AXI_GMEM_C_USER_VALUE   (C_M_AXI_GMEM_C_USER_VALUE),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (C_M_AXI_GMEM_C_WSTRB_WIDTH),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (C_M_AXI_GMEM_C_WUSER_WIDTH),
    .C_M_AXI_WSTRB_WIDTH         (C_M_AXI_WSTRB_WIDTH),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (C_S_AXI_CONTROL_ADDR_WIDTH),
    .C_S_AXI_CONTROL_DATA_WIDTH  (C_S_AXI_CONTROL_DATA_WIDTH),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (C_S_AXI_CONTROL_WSTRB_WIDTH),
    .C_S_AXI_DATA_WIDTH          (C_S_AXI_DATA_WIDTH),
    .C_S_AXI_WSTRB_WIDTH         (C_S_AXI_WSTRB_WIDTH)
) __rs_kernel3_aux_split_aux_124__inst (
    .PE_wrapper_4_0_U0_fifo_A_PE_4_131_fifo_cap       (PE_wrapper_4_0_U0_fifo_A_PE_4_131_fifo_cap),
    .PE_wrapper_4_0_U0_fifo_A_PE_4_131_num_data_valid (PE_wrapper_4_0_U0_fifo_A_PE_4_131_num_data_valid),
    .PE_wrapper_4_1_U0_fifo_A_PE_4_131_fifo_cap       (PE_wrapper_4_1_U0_fifo_A_PE_4_131_fifo_cap),
    .PE_wrapper_4_1_U0_fifo_A_PE_4_131_num_data_valid (PE_wrapper_4_1_U0_fifo_A_PE_4_131_num_data_valid),
    .fifo_A_PE_4_1_U_if_fifo_cap                      (fifo_A_PE_4_1_U_if_fifo_cap),
    .fifo_A_PE_4_1_U_if_num_data_valid                (fifo_A_PE_4_1_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_125 #(
    .C_M_AXI_DATA_WIDTH          (C_M_AXI_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (C_M_AXI_GMEM_A_ADDR_WIDTH),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (C_M_AXI_GMEM_A_ARUSER_WIDTH),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (C_M_AXI_GMEM_A_AWUSER_WIDTH),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (C_M_AXI_GMEM_A_BUSER_WIDTH),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (C_M_AXI_GMEM_A_CACHE_VALUE),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (C_M_AXI_GMEM_A_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ID_WIDTH     (C_M_AXI_GMEM_A_ID_WIDTH),
    .C_M_AXI_GMEM_A_PROT_VALUE   (C_M_AXI_GMEM_A_PROT_VALUE),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (C_M_AXI_GMEM_A_RUSER_WIDTH),
    .C_M_AXI_GMEM_A_USER_VALUE   (C_M_AXI_GMEM_A_USER_VALUE),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (C_M_AXI_GMEM_A_WSTRB_WIDTH),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (C_M_AXI_GMEM_A_WUSER_WIDTH),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (C_M_AXI_GMEM_B_ADDR_WIDTH),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (C_M_AXI_GMEM_B_ARUSER_WIDTH),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (C_M_AXI_GMEM_B_AWUSER_WIDTH),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (C_M_AXI_GMEM_B_BUSER_WIDTH),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (C_M_AXI_GMEM_B_CACHE_VALUE),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (C_M_AXI_GMEM_B_DATA_WIDTH),
    .C_M_AXI_GMEM_B_ID_WIDTH     (C_M_AXI_GMEM_B_ID_WIDTH),
    .C_M_AXI_GMEM_B_PROT_VALUE   (C_M_AXI_GMEM_B_PROT_VALUE),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (C_M_AXI_GMEM_B_RUSER_WIDTH),
    .C_M_AXI_GMEM_B_USER_VALUE   (C_M_AXI_GMEM_B_USER_VALUE),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (C_M_AXI_GMEM_B_WSTRB_WIDTH),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (C_M_AXI_GMEM_B_WUSER_WIDTH),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (C_M_AXI_GMEM_C_ADDR_WIDTH),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (C_M_AXI_GMEM_C_ARUSER_WIDTH),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (C_M_AXI_GMEM_C_AWUSER_WIDTH),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (C_M_AXI_GMEM_C_BUSER_WIDTH),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (C_M_AXI_GMEM_C_CACHE_VALUE),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (C_M_AXI_GMEM_C_DATA_WIDTH),
    .C_M_AXI_GMEM_C_ID_WIDTH     (C_M_AXI_GMEM_C_ID_WIDTH),
    .C_M_AXI_GMEM_C_PROT_VALUE   (C_M_AXI_GMEM_C_PROT_VALUE),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (C_M_AXI_GMEM_C_RUSER_WIDTH),
    .C_M_AXI_GMEM_C_USER_VALUE   (C_M_AXI_GMEM_C_USER_VALUE),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (C_M_AXI_GMEM_C_WSTRB_WIDTH),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (C_M_AXI_GMEM_C_WUSER_WIDTH),
    .C_M_AXI_WSTRB_WIDTH         (C_M_AXI_WSTRB_WIDTH),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (C_S_AXI_CONTROL_ADDR_WIDTH),
    .C_S_AXI_CONTROL_DATA_WIDTH  (C_S_AXI_CONTROL_DATA_WIDTH),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (C_S_AXI_CONTROL_WSTRB_WIDTH),
    .C_S_AXI_DATA_WIDTH          (C_S_AXI_DATA_WIDTH),
    .C_S_AXI_WSTRB_WIDTH         (C_S_AXI_WSTRB_WIDTH)
) __rs_kernel3_aux_split_aux_125__inst (
    .PE_wrapper_4_0_U0_fifo_B_PE_5_062_fifo_cap       (PE_wrapper_4_0_U0_fifo_B_PE_5_062_fifo_cap),
    .PE_wrapper_4_0_U0_fifo_B_PE_5_062_num_data_valid (PE_wrapper_4_0_U0_fifo_B_PE_5_062_num_data_valid),
    .PE_wrapper_5_0_U0_fifo_B_PE_5_062_fifo_cap       (PE_wrapper_5_0_U0_fifo_B_PE_5_062_fifo_cap),
    .PE_wrapper_5_0_U0_fifo_B_PE_5_062_num_data_valid (PE_wrapper_5_0_U0_fifo_B_PE_5_062_num_data_valid),
    .fifo_B_PE_5_0_U_if_fifo_cap                      (fifo_B_PE_5_0_U_if_fifo_cap),
    .fifo_B_PE_5_0_U_if_num_data_valid                (fifo_B_PE_5_0_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_126 #(
    .C_M_AXI_DATA_WIDTH          (C_M_AXI_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (C_M_AXI_GMEM_A_ADDR_WIDTH),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (C_M_AXI_GMEM_A_ARUSER_WIDTH),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (C_M_AXI_GMEM_A_AWUSER_WIDTH),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (C_M_AXI_GMEM_A_BUSER_WIDTH),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (C_M_AXI_GMEM_A_CACHE_VALUE),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (C_M_AXI_GMEM_A_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ID_WIDTH     (C_M_AXI_GMEM_A_ID_WIDTH),
    .C_M_AXI_GMEM_A_PROT_VALUE   (C_M_AXI_GMEM_A_PROT_VALUE),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (C_M_AXI_GMEM_A_RUSER_WIDTH),
    .C_M_AXI_GMEM_A_USER_VALUE   (C_M_AXI_GMEM_A_USER_VALUE),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (C_M_AXI_GMEM_A_WSTRB_WIDTH),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (C_M_AXI_GMEM_A_WUSER_WIDTH),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (C_M_AXI_GMEM_B_ADDR_WIDTH),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (C_M_AXI_GMEM_B_ARUSER_WIDTH),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (C_M_AXI_GMEM_B_AWUSER_WIDTH),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (C_M_AXI_GMEM_B_BUSER_WIDTH),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (C_M_AXI_GMEM_B_CACHE_VALUE),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (C_M_AXI_GMEM_B_DATA_WIDTH),
    .C_M_AXI_GMEM_B_ID_WIDTH     (C_M_AXI_GMEM_B_ID_WIDTH),
    .C_M_AXI_GMEM_B_PROT_VALUE   (C_M_AXI_GMEM_B_PROT_VALUE),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (C_M_AXI_GMEM_B_RUSER_WIDTH),
    .C_M_AXI_GMEM_B_USER_VALUE   (C_M_AXI_GMEM_B_USER_VALUE),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (C_M_AXI_GMEM_B_WSTRB_WIDTH),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (C_M_AXI_GMEM_B_WUSER_WIDTH),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (C_M_AXI_GMEM_C_ADDR_WIDTH),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (C_M_AXI_GMEM_C_ARUSER_WIDTH),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (C_M_AXI_GMEM_C_AWUSER_WIDTH),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (C_M_AXI_GMEM_C_BUSER_WIDTH),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (C_M_AXI_GMEM_C_CACHE_VALUE),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (C_M_AXI_GMEM_C_DATA_WIDTH),
    .C_M_AXI_GMEM_C_ID_WIDTH     (C_M_AXI_GMEM_C_ID_WIDTH),
    .C_M_AXI_GMEM_C_PROT_VALUE   (C_M_AXI_GMEM_C_PROT_VALUE),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (C_M_AXI_GMEM_C_RUSER_WIDTH),
    .C_M_AXI_GMEM_C_USER_VALUE   (C_M_AXI_GMEM_C_USER_VALUE),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (C_M_AXI_GMEM_C_WSTRB_WIDTH),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (C_M_AXI_GMEM_C_WUSER_WIDTH),
    .C_M_AXI_WSTRB_WIDTH         (C_M_AXI_WSTRB_WIDTH),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (C_S_AXI_CONTROL_ADDR_WIDTH),
    .C_S_AXI_CONTROL_DATA_WIDTH  (C_S_AXI_CONTROL_DATA_WIDTH),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (C_S_AXI_CONTROL_WSTRB_WIDTH),
    .C_S_AXI_DATA_WIDTH          (C_S_AXI_DATA_WIDTH),
    .C_S_AXI_WSTRB_WIDTH         (C_S_AXI_WSTRB_WIDTH)
) __rs_kernel3_aux_split_aux_126__inst (
    .PE_wrapper_4_1_U0_fifo_B_PE_5_176_fifo_cap       (PE_wrapper_4_1_U0_fifo_B_PE_5_176_fifo_cap),
    .PE_wrapper_4_1_U0_fifo_B_PE_5_176_num_data_valid (PE_wrapper_4_1_U0_fifo_B_PE_5_176_num_data_valid),
    .PE_wrapper_5_1_U0_fifo_B_PE_5_176_fifo_cap       (PE_wrapper_5_1_U0_fifo_B_PE_5_176_fifo_cap),
    .PE_wrapper_5_1_U0_fifo_B_PE_5_176_num_data_valid (PE_wrapper_5_1_U0_fifo_B_PE_5_176_num_data_valid),
    .fifo_B_PE_5_1_U_if_fifo_cap                      (fifo_B_PE_5_1_U_if_fifo_cap),
    .fifo_B_PE_5_1_U_if_num_data_valid                (fifo_B_PE_5_1_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_127 #(
    .C_M_AXI_DATA_WIDTH          (C_M_AXI_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (C_M_AXI_GMEM_A_ADDR_WIDTH),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (C_M_AXI_GMEM_A_ARUSER_WIDTH),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (C_M_AXI_GMEM_A_AWUSER_WIDTH),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (C_M_AXI_GMEM_A_BUSER_WIDTH),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (C_M_AXI_GMEM_A_CACHE_VALUE),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (C_M_AXI_GMEM_A_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ID_WIDTH     (C_M_AXI_GMEM_A_ID_WIDTH),
    .C_M_AXI_GMEM_A_PROT_VALUE   (C_M_AXI_GMEM_A_PROT_VALUE),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (C_M_AXI_GMEM_A_RUSER_WIDTH),
    .C_M_AXI_GMEM_A_USER_VALUE   (C_M_AXI_GMEM_A_USER_VALUE),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (C_M_AXI_GMEM_A_WSTRB_WIDTH),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (C_M_AXI_GMEM_A_WUSER_WIDTH),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (C_M_AXI_GMEM_B_ADDR_WIDTH),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (C_M_AXI_GMEM_B_ARUSER_WIDTH),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (C_M_AXI_GMEM_B_AWUSER_WIDTH),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (C_M_AXI_GMEM_B_BUSER_WIDTH),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (C_M_AXI_GMEM_B_CACHE_VALUE),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (C_M_AXI_GMEM_B_DATA_WIDTH),
    .C_M_AXI_GMEM_B_ID_WIDTH     (C_M_AXI_GMEM_B_ID_WIDTH),
    .C_M_AXI_GMEM_B_PROT_VALUE   (C_M_AXI_GMEM_B_PROT_VALUE),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (C_M_AXI_GMEM_B_RUSER_WIDTH),
    .C_M_AXI_GMEM_B_USER_VALUE   (C_M_AXI_GMEM_B_USER_VALUE),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (C_M_AXI_GMEM_B_WSTRB_WIDTH),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (C_M_AXI_GMEM_B_WUSER_WIDTH),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (C_M_AXI_GMEM_C_ADDR_WIDTH),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (C_M_AXI_GMEM_C_ARUSER_WIDTH),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (C_M_AXI_GMEM_C_AWUSER_WIDTH),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (C_M_AXI_GMEM_C_BUSER_WIDTH),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (C_M_AXI_GMEM_C_CACHE_VALUE),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (C_M_AXI_GMEM_C_DATA_WIDTH),
    .C_M_AXI_GMEM_C_ID_WIDTH     (C_M_AXI_GMEM_C_ID_WIDTH),
    .C_M_AXI_GMEM_C_PROT_VALUE   (C_M_AXI_GMEM_C_PROT_VALUE),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (C_M_AXI_GMEM_C_RUSER_WIDTH),
    .C_M_AXI_GMEM_C_USER_VALUE   (C_M_AXI_GMEM_C_USER_VALUE),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (C_M_AXI_GMEM_C_WSTRB_WIDTH),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (C_M_AXI_GMEM_C_WUSER_WIDTH),
    .C_M_AXI_WSTRB_WIDTH         (C_M_AXI_WSTRB_WIDTH),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (C_S_AXI_CONTROL_ADDR_WIDTH),
    .C_S_AXI_CONTROL_DATA_WIDTH  (C_S_AXI_CONTROL_DATA_WIDTH),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (C_S_AXI_CONTROL_WSTRB_WIDTH),
    .C_S_AXI_DATA_WIDTH          (C_S_AXI_DATA_WIDTH),
    .C_S_AXI_WSTRB_WIDTH         (C_S_AXI_WSTRB_WIDTH)
) __rs_kernel3_aux_split_aux_127__inst (
    .PE_wrapper_5_0_U0_fifo_A_PE_5_134_fifo_cap       (PE_wrapper_5_0_U0_fifo_A_PE_5_134_fifo_cap),
    .PE_wrapper_5_0_U0_fifo_A_PE_5_134_num_data_valid (PE_wrapper_5_0_U0_fifo_A_PE_5_134_num_data_valid),
    .PE_wrapper_5_1_U0_fifo_A_PE_5_134_fifo_cap       (PE_wrapper_5_1_U0_fifo_A_PE_5_134_fifo_cap),
    .PE_wrapper_5_1_U0_fifo_A_PE_5_134_num_data_valid (PE_wrapper_5_1_U0_fifo_A_PE_5_134_num_data_valid),
    .fifo_A_PE_5_1_U_if_fifo_cap                      (fifo_A_PE_5_1_U_if_fifo_cap),
    .fifo_A_PE_5_1_U_if_num_data_valid                (fifo_A_PE_5_1_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_128 #(
    .C_M_AXI_DATA_WIDTH          (C_M_AXI_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (C_M_AXI_GMEM_A_ADDR_WIDTH),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (C_M_AXI_GMEM_A_ARUSER_WIDTH),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (C_M_AXI_GMEM_A_AWUSER_WIDTH),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (C_M_AXI_GMEM_A_BUSER_WIDTH),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (C_M_AXI_GMEM_A_CACHE_VALUE),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (C_M_AXI_GMEM_A_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ID_WIDTH     (C_M_AXI_GMEM_A_ID_WIDTH),
    .C_M_AXI_GMEM_A_PROT_VALUE   (C_M_AXI_GMEM_A_PROT_VALUE),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (C_M_AXI_GMEM_A_RUSER_WIDTH),
    .C_M_AXI_GMEM_A_USER_VALUE   (C_M_AXI_GMEM_A_USER_VALUE),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (C_M_AXI_GMEM_A_WSTRB_WIDTH),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (C_M_AXI_GMEM_A_WUSER_WIDTH),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (C_M_AXI_GMEM_B_ADDR_WIDTH),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (C_M_AXI_GMEM_B_ARUSER_WIDTH),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (C_M_AXI_GMEM_B_AWUSER_WIDTH),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (C_M_AXI_GMEM_B_BUSER_WIDTH),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (C_M_AXI_GMEM_B_CACHE_VALUE),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (C_M_AXI_GMEM_B_DATA_WIDTH),
    .C_M_AXI_GMEM_B_ID_WIDTH     (C_M_AXI_GMEM_B_ID_WIDTH),
    .C_M_AXI_GMEM_B_PROT_VALUE   (C_M_AXI_GMEM_B_PROT_VALUE),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (C_M_AXI_GMEM_B_RUSER_WIDTH),
    .C_M_AXI_GMEM_B_USER_VALUE   (C_M_AXI_GMEM_B_USER_VALUE),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (C_M_AXI_GMEM_B_WSTRB_WIDTH),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (C_M_AXI_GMEM_B_WUSER_WIDTH),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (C_M_AXI_GMEM_C_ADDR_WIDTH),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (C_M_AXI_GMEM_C_ARUSER_WIDTH),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (C_M_AXI_GMEM_C_AWUSER_WIDTH),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (C_M_AXI_GMEM_C_BUSER_WIDTH),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (C_M_AXI_GMEM_C_CACHE_VALUE),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (C_M_AXI_GMEM_C_DATA_WIDTH),
    .C_M_AXI_GMEM_C_ID_WIDTH     (C_M_AXI_GMEM_C_ID_WIDTH),
    .C_M_AXI_GMEM_C_PROT_VALUE   (C_M_AXI_GMEM_C_PROT_VALUE),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (C_M_AXI_GMEM_C_RUSER_WIDTH),
    .C_M_AXI_GMEM_C_USER_VALUE   (C_M_AXI_GMEM_C_USER_VALUE),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (C_M_AXI_GMEM_C_WSTRB_WIDTH),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (C_M_AXI_GMEM_C_WUSER_WIDTH),
    .C_M_AXI_WSTRB_WIDTH         (C_M_AXI_WSTRB_WIDTH),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (C_S_AXI_CONTROL_ADDR_WIDTH),
    .C_S_AXI_CONTROL_DATA_WIDTH  (C_S_AXI_CONTROL_DATA_WIDTH),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (C_S_AXI_CONTROL_WSTRB_WIDTH),
    .C_S_AXI_DATA_WIDTH          (C_S_AXI_DATA_WIDTH),
    .C_S_AXI_WSTRB_WIDTH         (C_S_AXI_WSTRB_WIDTH)
) __rs_kernel3_aux_split_aux_128__inst (
    .PE_wrapper_5_0_U0_fifo_B_PE_6_063_fifo_cap       (PE_wrapper_5_0_U0_fifo_B_PE_6_063_fifo_cap),
    .PE_wrapper_5_0_U0_fifo_B_PE_6_063_num_data_valid (PE_wrapper_5_0_U0_fifo_B_PE_6_063_num_data_valid),
    .PE_wrapper_6_0_U0_fifo_B_PE_6_063_fifo_cap       (PE_wrapper_6_0_U0_fifo_B_PE_6_063_fifo_cap),
    .PE_wrapper_6_0_U0_fifo_B_PE_6_063_num_data_valid (PE_wrapper_6_0_U0_fifo_B_PE_6_063_num_data_valid),
    .fifo_B_PE_6_0_U_if_fifo_cap                      (fifo_B_PE_6_0_U_if_fifo_cap),
    .fifo_B_PE_6_0_U_if_num_data_valid                (fifo_B_PE_6_0_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_129 #(
    .C_M_AXI_DATA_WIDTH          (C_M_AXI_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (C_M_AXI_GMEM_A_ADDR_WIDTH),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (C_M_AXI_GMEM_A_ARUSER_WIDTH),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (C_M_AXI_GMEM_A_AWUSER_WIDTH),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (C_M_AXI_GMEM_A_BUSER_WIDTH),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (C_M_AXI_GMEM_A_CACHE_VALUE),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (C_M_AXI_GMEM_A_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ID_WIDTH     (C_M_AXI_GMEM_A_ID_WIDTH),
    .C_M_AXI_GMEM_A_PROT_VALUE   (C_M_AXI_GMEM_A_PROT_VALUE),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (C_M_AXI_GMEM_A_RUSER_WIDTH),
    .C_M_AXI_GMEM_A_USER_VALUE   (C_M_AXI_GMEM_A_USER_VALUE),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (C_M_AXI_GMEM_A_WSTRB_WIDTH),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (C_M_AXI_GMEM_A_WUSER_WIDTH),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (C_M_AXI_GMEM_B_ADDR_WIDTH),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (C_M_AXI_GMEM_B_ARUSER_WIDTH),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (C_M_AXI_GMEM_B_AWUSER_WIDTH),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (C_M_AXI_GMEM_B_BUSER_WIDTH),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (C_M_AXI_GMEM_B_CACHE_VALUE),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (C_M_AXI_GMEM_B_DATA_WIDTH),
    .C_M_AXI_GMEM_B_ID_WIDTH     (C_M_AXI_GMEM_B_ID_WIDTH),
    .C_M_AXI_GMEM_B_PROT_VALUE   (C_M_AXI_GMEM_B_PROT_VALUE),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (C_M_AXI_GMEM_B_RUSER_WIDTH),
    .C_M_AXI_GMEM_B_USER_VALUE   (C_M_AXI_GMEM_B_USER_VALUE),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (C_M_AXI_GMEM_B_WSTRB_WIDTH),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (C_M_AXI_GMEM_B_WUSER_WIDTH),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (C_M_AXI_GMEM_C_ADDR_WIDTH),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (C_M_AXI_GMEM_C_ARUSER_WIDTH),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (C_M_AXI_GMEM_C_AWUSER_WIDTH),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (C_M_AXI_GMEM_C_BUSER_WIDTH),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (C_M_AXI_GMEM_C_CACHE_VALUE),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (C_M_AXI_GMEM_C_DATA_WIDTH),
    .C_M_AXI_GMEM_C_ID_WIDTH     (C_M_AXI_GMEM_C_ID_WIDTH),
    .C_M_AXI_GMEM_C_PROT_VALUE   (C_M_AXI_GMEM_C_PROT_VALUE),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (C_M_AXI_GMEM_C_RUSER_WIDTH),
    .C_M_AXI_GMEM_C_USER_VALUE   (C_M_AXI_GMEM_C_USER_VALUE),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (C_M_AXI_GMEM_C_WSTRB_WIDTH),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (C_M_AXI_GMEM_C_WUSER_WIDTH),
    .C_M_AXI_WSTRB_WIDTH         (C_M_AXI_WSTRB_WIDTH),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (C_S_AXI_CONTROL_ADDR_WIDTH),
    .C_S_AXI_CONTROL_DATA_WIDTH  (C_S_AXI_CONTROL_DATA_WIDTH),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (C_S_AXI_CONTROL_WSTRB_WIDTH),
    .C_S_AXI_DATA_WIDTH          (C_S_AXI_DATA_WIDTH),
    .C_S_AXI_WSTRB_WIDTH         (C_S_AXI_WSTRB_WIDTH)
) __rs_kernel3_aux_split_aux_129__inst (
    .PE_wrapper_5_1_U0_fifo_B_PE_6_177_fifo_cap       (PE_wrapper_5_1_U0_fifo_B_PE_6_177_fifo_cap),
    .PE_wrapper_5_1_U0_fifo_B_PE_6_177_num_data_valid (PE_wrapper_5_1_U0_fifo_B_PE_6_177_num_data_valid),
    .PE_wrapper_6_1_U0_fifo_B_PE_6_177_fifo_cap       (PE_wrapper_6_1_U0_fifo_B_PE_6_177_fifo_cap),
    .PE_wrapper_6_1_U0_fifo_B_PE_6_177_num_data_valid (PE_wrapper_6_1_U0_fifo_B_PE_6_177_num_data_valid),
    .fifo_B_PE_6_1_U_if_fifo_cap                      (fifo_B_PE_6_1_U_if_fifo_cap),
    .fifo_B_PE_6_1_U_if_num_data_valid                (fifo_B_PE_6_1_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_12 #(
    .C_M_AXI_DATA_WIDTH          (C_M_AXI_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (C_M_AXI_GMEM_A_ADDR_WIDTH),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (C_M_AXI_GMEM_A_ARUSER_WIDTH),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (C_M_AXI_GMEM_A_AWUSER_WIDTH),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (C_M_AXI_GMEM_A_BUSER_WIDTH),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (C_M_AXI_GMEM_A_CACHE_VALUE),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (C_M_AXI_GMEM_A_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ID_WIDTH     (C_M_AXI_GMEM_A_ID_WIDTH),
    .C_M_AXI_GMEM_A_PROT_VALUE   (C_M_AXI_GMEM_A_PROT_VALUE),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (C_M_AXI_GMEM_A_RUSER_WIDTH),
    .C_M_AXI_GMEM_A_USER_VALUE   (C_M_AXI_GMEM_A_USER_VALUE),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (C_M_AXI_GMEM_A_WSTRB_WIDTH),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (C_M_AXI_GMEM_A_WUSER_WIDTH),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (C_M_AXI_GMEM_B_ADDR_WIDTH),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (C_M_AXI_GMEM_B_ARUSER_WIDTH),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (C_M_AXI_GMEM_B_AWUSER_WIDTH),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (C_M_AXI_GMEM_B_BUSER_WIDTH),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (C_M_AXI_GMEM_B_CACHE_VALUE),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (C_M_AXI_GMEM_B_DATA_WIDTH),
    .C_M_AXI_GMEM_B_ID_WIDTH     (C_M_AXI_GMEM_B_ID_WIDTH),
    .C_M_AXI_GMEM_B_PROT_VALUE   (C_M_AXI_GMEM_B_PROT_VALUE),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (C_M_AXI_GMEM_B_RUSER_WIDTH),
    .C_M_AXI_GMEM_B_USER_VALUE   (C_M_AXI_GMEM_B_USER_VALUE),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (C_M_AXI_GMEM_B_WSTRB_WIDTH),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (C_M_AXI_GMEM_B_WUSER_WIDTH),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (C_M_AXI_GMEM_C_ADDR_WIDTH),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (C_M_AXI_GMEM_C_ARUSER_WIDTH),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (C_M_AXI_GMEM_C_AWUSER_WIDTH),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (C_M_AXI_GMEM_C_BUSER_WIDTH),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (C_M_AXI_GMEM_C_CACHE_VALUE),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (C_M_AXI_GMEM_C_DATA_WIDTH),
    .C_M_AXI_GMEM_C_ID_WIDTH     (C_M_AXI_GMEM_C_ID_WIDTH),
    .C_M_AXI_GMEM_C_PROT_VALUE   (C_M_AXI_GMEM_C_PROT_VALUE),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (C_M_AXI_GMEM_C_RUSER_WIDTH),
    .C_M_AXI_GMEM_C_USER_VALUE   (C_M_AXI_GMEM_C_USER_VALUE),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (C_M_AXI_GMEM_C_WSTRB_WIDTH),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (C_M_AXI_GMEM_C_WUSER_WIDTH),
    .C_M_AXI_WSTRB_WIDTH         (C_M_AXI_WSTRB_WIDTH),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (C_S_AXI_CONTROL_ADDR_WIDTH),
    .C_S_AXI_CONTROL_DATA_WIDTH  (C_S_AXI_CONTROL_DATA_WIDTH),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (C_S_AXI_CONTROL_WSTRB_WIDTH),
    .C_S_AXI_DATA_WIDTH          (C_S_AXI_DATA_WIDTH),
    .C_S_AXI_WSTRB_WIDTH         (C_S_AXI_WSTRB_WIDTH)
) __rs_kernel3_aux_split_aux_12__inst (
    .A_IO_L2_in_3_U0_fifo_A_A_IO_L2_in_47_fifo_cap       (A_IO_L2_in_3_U0_fifo_A_A_IO_L2_in_47_fifo_cap),
    .A_IO_L2_in_3_U0_fifo_A_A_IO_L2_in_47_num_data_valid (A_IO_L2_in_3_U0_fifo_A_A_IO_L2_in_47_num_data_valid),
    .A_IO_L2_in_4_U0_fifo_A_A_IO_L2_in_47_fifo_cap       (A_IO_L2_in_4_U0_fifo_A_A_IO_L2_in_47_fifo_cap),
    .A_IO_L2_in_4_U0_fifo_A_A_IO_L2_in_47_num_data_valid (A_IO_L2_in_4_U0_fifo_A_A_IO_L2_in_47_num_data_valid),
    .fifo_A_A_IO_L2_in_4_U_if_fifo_cap                   (fifo_A_A_IO_L2_in_4_U_if_fifo_cap),
    .fifo_A_A_IO_L2_in_4_U_if_num_data_valid             (fifo_A_A_IO_L2_in_4_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_130 #(
    .C_M_AXI_DATA_WIDTH          (C_M_AXI_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (C_M_AXI_GMEM_A_ADDR_WIDTH),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (C_M_AXI_GMEM_A_ARUSER_WIDTH),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (C_M_AXI_GMEM_A_AWUSER_WIDTH),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (C_M_AXI_GMEM_A_BUSER_WIDTH),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (C_M_AXI_GMEM_A_CACHE_VALUE),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (C_M_AXI_GMEM_A_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ID_WIDTH     (C_M_AXI_GMEM_A_ID_WIDTH),
    .C_M_AXI_GMEM_A_PROT_VALUE   (C_M_AXI_GMEM_A_PROT_VALUE),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (C_M_AXI_GMEM_A_RUSER_WIDTH),
    .C_M_AXI_GMEM_A_USER_VALUE   (C_M_AXI_GMEM_A_USER_VALUE),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (C_M_AXI_GMEM_A_WSTRB_WIDTH),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (C_M_AXI_GMEM_A_WUSER_WIDTH),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (C_M_AXI_GMEM_B_ADDR_WIDTH),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (C_M_AXI_GMEM_B_ARUSER_WIDTH),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (C_M_AXI_GMEM_B_AWUSER_WIDTH),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (C_M_AXI_GMEM_B_BUSER_WIDTH),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (C_M_AXI_GMEM_B_CACHE_VALUE),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (C_M_AXI_GMEM_B_DATA_WIDTH),
    .C_M_AXI_GMEM_B_ID_WIDTH     (C_M_AXI_GMEM_B_ID_WIDTH),
    .C_M_AXI_GMEM_B_PROT_VALUE   (C_M_AXI_GMEM_B_PROT_VALUE),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (C_M_AXI_GMEM_B_RUSER_WIDTH),
    .C_M_AXI_GMEM_B_USER_VALUE   (C_M_AXI_GMEM_B_USER_VALUE),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (C_M_AXI_GMEM_B_WSTRB_WIDTH),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (C_M_AXI_GMEM_B_WUSER_WIDTH),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (C_M_AXI_GMEM_C_ADDR_WIDTH),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (C_M_AXI_GMEM_C_ARUSER_WIDTH),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (C_M_AXI_GMEM_C_AWUSER_WIDTH),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (C_M_AXI_GMEM_C_BUSER_WIDTH),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (C_M_AXI_GMEM_C_CACHE_VALUE),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (C_M_AXI_GMEM_C_DATA_WIDTH),
    .C_M_AXI_GMEM_C_ID_WIDTH     (C_M_AXI_GMEM_C_ID_WIDTH),
    .C_M_AXI_GMEM_C_PROT_VALUE   (C_M_AXI_GMEM_C_PROT_VALUE),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (C_M_AXI_GMEM_C_RUSER_WIDTH),
    .C_M_AXI_GMEM_C_USER_VALUE   (C_M_AXI_GMEM_C_USER_VALUE),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (C_M_AXI_GMEM_C_WSTRB_WIDTH),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (C_M_AXI_GMEM_C_WUSER_WIDTH),
    .C_M_AXI_WSTRB_WIDTH         (C_M_AXI_WSTRB_WIDTH),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (C_S_AXI_CONTROL_ADDR_WIDTH),
    .C_S_AXI_CONTROL_DATA_WIDTH  (C_S_AXI_CONTROL_DATA_WIDTH),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (C_S_AXI_CONTROL_WSTRB_WIDTH),
    .C_S_AXI_DATA_WIDTH          (C_S_AXI_DATA_WIDTH),
    .C_S_AXI_WSTRB_WIDTH         (C_S_AXI_WSTRB_WIDTH)
) __rs_kernel3_aux_split_aux_130__inst (
    .PE_wrapper_6_0_U0_fifo_A_PE_6_137_fifo_cap       (PE_wrapper_6_0_U0_fifo_A_PE_6_137_fifo_cap),
    .PE_wrapper_6_0_U0_fifo_A_PE_6_137_num_data_valid (PE_wrapper_6_0_U0_fifo_A_PE_6_137_num_data_valid),
    .PE_wrapper_6_1_U0_fifo_A_PE_6_137_fifo_cap       (PE_wrapper_6_1_U0_fifo_A_PE_6_137_fifo_cap),
    .PE_wrapper_6_1_U0_fifo_A_PE_6_137_num_data_valid (PE_wrapper_6_1_U0_fifo_A_PE_6_137_num_data_valid),
    .fifo_A_PE_6_1_U_if_fifo_cap                      (fifo_A_PE_6_1_U_if_fifo_cap),
    .fifo_A_PE_6_1_U_if_num_data_valid                (fifo_A_PE_6_1_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_131 #(
    .C_M_AXI_DATA_WIDTH          (C_M_AXI_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (C_M_AXI_GMEM_A_ADDR_WIDTH),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (C_M_AXI_GMEM_A_ARUSER_WIDTH),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (C_M_AXI_GMEM_A_AWUSER_WIDTH),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (C_M_AXI_GMEM_A_BUSER_WIDTH),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (C_M_AXI_GMEM_A_CACHE_VALUE),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (C_M_AXI_GMEM_A_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ID_WIDTH     (C_M_AXI_GMEM_A_ID_WIDTH),
    .C_M_AXI_GMEM_A_PROT_VALUE   (C_M_AXI_GMEM_A_PROT_VALUE),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (C_M_AXI_GMEM_A_RUSER_WIDTH),
    .C_M_AXI_GMEM_A_USER_VALUE   (C_M_AXI_GMEM_A_USER_VALUE),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (C_M_AXI_GMEM_A_WSTRB_WIDTH),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (C_M_AXI_GMEM_A_WUSER_WIDTH),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (C_M_AXI_GMEM_B_ADDR_WIDTH),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (C_M_AXI_GMEM_B_ARUSER_WIDTH),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (C_M_AXI_GMEM_B_AWUSER_WIDTH),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (C_M_AXI_GMEM_B_BUSER_WIDTH),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (C_M_AXI_GMEM_B_CACHE_VALUE),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (C_M_AXI_GMEM_B_DATA_WIDTH),
    .C_M_AXI_GMEM_B_ID_WIDTH     (C_M_AXI_GMEM_B_ID_WIDTH),
    .C_M_AXI_GMEM_B_PROT_VALUE   (C_M_AXI_GMEM_B_PROT_VALUE),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (C_M_AXI_GMEM_B_RUSER_WIDTH),
    .C_M_AXI_GMEM_B_USER_VALUE   (C_M_AXI_GMEM_B_USER_VALUE),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (C_M_AXI_GMEM_B_WSTRB_WIDTH),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (C_M_AXI_GMEM_B_WUSER_WIDTH),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (C_M_AXI_GMEM_C_ADDR_WIDTH),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (C_M_AXI_GMEM_C_ARUSER_WIDTH),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (C_M_AXI_GMEM_C_AWUSER_WIDTH),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (C_M_AXI_GMEM_C_BUSER_WIDTH),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (C_M_AXI_GMEM_C_CACHE_VALUE),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (C_M_AXI_GMEM_C_DATA_WIDTH),
    .C_M_AXI_GMEM_C_ID_WIDTH     (C_M_AXI_GMEM_C_ID_WIDTH),
    .C_M_AXI_GMEM_C_PROT_VALUE   (C_M_AXI_GMEM_C_PROT_VALUE),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (C_M_AXI_GMEM_C_RUSER_WIDTH),
    .C_M_AXI_GMEM_C_USER_VALUE   (C_M_AXI_GMEM_C_USER_VALUE),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (C_M_AXI_GMEM_C_WSTRB_WIDTH),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (C_M_AXI_GMEM_C_WUSER_WIDTH),
    .C_M_AXI_WSTRB_WIDTH         (C_M_AXI_WSTRB_WIDTH),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (C_S_AXI_CONTROL_ADDR_WIDTH),
    .C_S_AXI_CONTROL_DATA_WIDTH  (C_S_AXI_CONTROL_DATA_WIDTH),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (C_S_AXI_CONTROL_WSTRB_WIDTH),
    .C_S_AXI_DATA_WIDTH          (C_S_AXI_DATA_WIDTH),
    .C_S_AXI_WSTRB_WIDTH         (C_S_AXI_WSTRB_WIDTH)
) __rs_kernel3_aux_split_aux_131__inst (
    .PE_wrapper_6_0_U0_fifo_B_PE_7_064_fifo_cap       (PE_wrapper_6_0_U0_fifo_B_PE_7_064_fifo_cap),
    .PE_wrapper_6_0_U0_fifo_B_PE_7_064_num_data_valid (PE_wrapper_6_0_U0_fifo_B_PE_7_064_num_data_valid),
    .PE_wrapper_7_0_U0_fifo_B_PE_7_064_fifo_cap       (PE_wrapper_7_0_U0_fifo_B_PE_7_064_fifo_cap),
    .PE_wrapper_7_0_U0_fifo_B_PE_7_064_num_data_valid (PE_wrapper_7_0_U0_fifo_B_PE_7_064_num_data_valid),
    .fifo_B_PE_7_0_U_if_fifo_cap                      (fifo_B_PE_7_0_U_if_fifo_cap),
    .fifo_B_PE_7_0_U_if_num_data_valid                (fifo_B_PE_7_0_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_132 #(
    .C_M_AXI_DATA_WIDTH          (C_M_AXI_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (C_M_AXI_GMEM_A_ADDR_WIDTH),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (C_M_AXI_GMEM_A_ARUSER_WIDTH),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (C_M_AXI_GMEM_A_AWUSER_WIDTH),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (C_M_AXI_GMEM_A_BUSER_WIDTH),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (C_M_AXI_GMEM_A_CACHE_VALUE),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (C_M_AXI_GMEM_A_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ID_WIDTH     (C_M_AXI_GMEM_A_ID_WIDTH),
    .C_M_AXI_GMEM_A_PROT_VALUE   (C_M_AXI_GMEM_A_PROT_VALUE),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (C_M_AXI_GMEM_A_RUSER_WIDTH),
    .C_M_AXI_GMEM_A_USER_VALUE   (C_M_AXI_GMEM_A_USER_VALUE),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (C_M_AXI_GMEM_A_WSTRB_WIDTH),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (C_M_AXI_GMEM_A_WUSER_WIDTH),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (C_M_AXI_GMEM_B_ADDR_WIDTH),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (C_M_AXI_GMEM_B_ARUSER_WIDTH),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (C_M_AXI_GMEM_B_AWUSER_WIDTH),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (C_M_AXI_GMEM_B_BUSER_WIDTH),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (C_M_AXI_GMEM_B_CACHE_VALUE),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (C_M_AXI_GMEM_B_DATA_WIDTH),
    .C_M_AXI_GMEM_B_ID_WIDTH     (C_M_AXI_GMEM_B_ID_WIDTH),
    .C_M_AXI_GMEM_B_PROT_VALUE   (C_M_AXI_GMEM_B_PROT_VALUE),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (C_M_AXI_GMEM_B_RUSER_WIDTH),
    .C_M_AXI_GMEM_B_USER_VALUE   (C_M_AXI_GMEM_B_USER_VALUE),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (C_M_AXI_GMEM_B_WSTRB_WIDTH),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (C_M_AXI_GMEM_B_WUSER_WIDTH),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (C_M_AXI_GMEM_C_ADDR_WIDTH),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (C_M_AXI_GMEM_C_ARUSER_WIDTH),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (C_M_AXI_GMEM_C_AWUSER_WIDTH),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (C_M_AXI_GMEM_C_BUSER_WIDTH),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (C_M_AXI_GMEM_C_CACHE_VALUE),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (C_M_AXI_GMEM_C_DATA_WIDTH),
    .C_M_AXI_GMEM_C_ID_WIDTH     (C_M_AXI_GMEM_C_ID_WIDTH),
    .C_M_AXI_GMEM_C_PROT_VALUE   (C_M_AXI_GMEM_C_PROT_VALUE),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (C_M_AXI_GMEM_C_RUSER_WIDTH),
    .C_M_AXI_GMEM_C_USER_VALUE   (C_M_AXI_GMEM_C_USER_VALUE),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (C_M_AXI_GMEM_C_WSTRB_WIDTH),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (C_M_AXI_GMEM_C_WUSER_WIDTH),
    .C_M_AXI_WSTRB_WIDTH         (C_M_AXI_WSTRB_WIDTH),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (C_S_AXI_CONTROL_ADDR_WIDTH),
    .C_S_AXI_CONTROL_DATA_WIDTH  (C_S_AXI_CONTROL_DATA_WIDTH),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (C_S_AXI_CONTROL_WSTRB_WIDTH),
    .C_S_AXI_DATA_WIDTH          (C_S_AXI_DATA_WIDTH),
    .C_S_AXI_WSTRB_WIDTH         (C_S_AXI_WSTRB_WIDTH)
) __rs_kernel3_aux_split_aux_132__inst (
    .PE_wrapper_6_1_U0_fifo_B_PE_7_178_fifo_cap       (PE_wrapper_6_1_U0_fifo_B_PE_7_178_fifo_cap),
    .PE_wrapper_6_1_U0_fifo_B_PE_7_178_num_data_valid (PE_wrapper_6_1_U0_fifo_B_PE_7_178_num_data_valid),
    .PE_wrapper_7_1_U0_fifo_B_PE_7_178_fifo_cap       (PE_wrapper_7_1_U0_fifo_B_PE_7_178_fifo_cap),
    .PE_wrapper_7_1_U0_fifo_B_PE_7_178_num_data_valid (PE_wrapper_7_1_U0_fifo_B_PE_7_178_num_data_valid),
    .fifo_B_PE_7_1_U_if_fifo_cap                      (fifo_B_PE_7_1_U_if_fifo_cap),
    .fifo_B_PE_7_1_U_if_num_data_valid                (fifo_B_PE_7_1_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_133 #(
    .C_M_AXI_DATA_WIDTH          (C_M_AXI_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (C_M_AXI_GMEM_A_ADDR_WIDTH),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (C_M_AXI_GMEM_A_ARUSER_WIDTH),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (C_M_AXI_GMEM_A_AWUSER_WIDTH),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (C_M_AXI_GMEM_A_BUSER_WIDTH),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (C_M_AXI_GMEM_A_CACHE_VALUE),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (C_M_AXI_GMEM_A_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ID_WIDTH     (C_M_AXI_GMEM_A_ID_WIDTH),
    .C_M_AXI_GMEM_A_PROT_VALUE   (C_M_AXI_GMEM_A_PROT_VALUE),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (C_M_AXI_GMEM_A_RUSER_WIDTH),
    .C_M_AXI_GMEM_A_USER_VALUE   (C_M_AXI_GMEM_A_USER_VALUE),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (C_M_AXI_GMEM_A_WSTRB_WIDTH),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (C_M_AXI_GMEM_A_WUSER_WIDTH),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (C_M_AXI_GMEM_B_ADDR_WIDTH),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (C_M_AXI_GMEM_B_ARUSER_WIDTH),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (C_M_AXI_GMEM_B_AWUSER_WIDTH),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (C_M_AXI_GMEM_B_BUSER_WIDTH),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (C_M_AXI_GMEM_B_CACHE_VALUE),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (C_M_AXI_GMEM_B_DATA_WIDTH),
    .C_M_AXI_GMEM_B_ID_WIDTH     (C_M_AXI_GMEM_B_ID_WIDTH),
    .C_M_AXI_GMEM_B_PROT_VALUE   (C_M_AXI_GMEM_B_PROT_VALUE),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (C_M_AXI_GMEM_B_RUSER_WIDTH),
    .C_M_AXI_GMEM_B_USER_VALUE   (C_M_AXI_GMEM_B_USER_VALUE),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (C_M_AXI_GMEM_B_WSTRB_WIDTH),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (C_M_AXI_GMEM_B_WUSER_WIDTH),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (C_M_AXI_GMEM_C_ADDR_WIDTH),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (C_M_AXI_GMEM_C_ARUSER_WIDTH),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (C_M_AXI_GMEM_C_AWUSER_WIDTH),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (C_M_AXI_GMEM_C_BUSER_WIDTH),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (C_M_AXI_GMEM_C_CACHE_VALUE),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (C_M_AXI_GMEM_C_DATA_WIDTH),
    .C_M_AXI_GMEM_C_ID_WIDTH     (C_M_AXI_GMEM_C_ID_WIDTH),
    .C_M_AXI_GMEM_C_PROT_VALUE   (C_M_AXI_GMEM_C_PROT_VALUE),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (C_M_AXI_GMEM_C_RUSER_WIDTH),
    .C_M_AXI_GMEM_C_USER_VALUE   (C_M_AXI_GMEM_C_USER_VALUE),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (C_M_AXI_GMEM_C_WSTRB_WIDTH),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (C_M_AXI_GMEM_C_WUSER_WIDTH),
    .C_M_AXI_WSTRB_WIDTH         (C_M_AXI_WSTRB_WIDTH),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (C_S_AXI_CONTROL_ADDR_WIDTH),
    .C_S_AXI_CONTROL_DATA_WIDTH  (C_S_AXI_CONTROL_DATA_WIDTH),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (C_S_AXI_CONTROL_WSTRB_WIDTH),
    .C_S_AXI_DATA_WIDTH          (C_S_AXI_DATA_WIDTH),
    .C_S_AXI_WSTRB_WIDTH         (C_S_AXI_WSTRB_WIDTH)
) __rs_kernel3_aux_split_aux_133__inst (
    .PE_wrapper_7_0_U0_fifo_A_PE_7_140_fifo_cap       (PE_wrapper_7_0_U0_fifo_A_PE_7_140_fifo_cap),
    .PE_wrapper_7_0_U0_fifo_A_PE_7_140_num_data_valid (PE_wrapper_7_0_U0_fifo_A_PE_7_140_num_data_valid),
    .PE_wrapper_7_1_U0_fifo_A_PE_7_140_fifo_cap       (PE_wrapper_7_1_U0_fifo_A_PE_7_140_fifo_cap),
    .PE_wrapper_7_1_U0_fifo_A_PE_7_140_num_data_valid (PE_wrapper_7_1_U0_fifo_A_PE_7_140_num_data_valid),
    .fifo_A_PE_7_1_U_if_fifo_cap                      (fifo_A_PE_7_1_U_if_fifo_cap),
    .fifo_A_PE_7_1_U_if_num_data_valid                (fifo_A_PE_7_1_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_134 #(
    .C_M_AXI_DATA_WIDTH          (C_M_AXI_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (C_M_AXI_GMEM_A_ADDR_WIDTH),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (C_M_AXI_GMEM_A_ARUSER_WIDTH),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (C_M_AXI_GMEM_A_AWUSER_WIDTH),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (C_M_AXI_GMEM_A_BUSER_WIDTH),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (C_M_AXI_GMEM_A_CACHE_VALUE),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (C_M_AXI_GMEM_A_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ID_WIDTH     (C_M_AXI_GMEM_A_ID_WIDTH),
    .C_M_AXI_GMEM_A_PROT_VALUE   (C_M_AXI_GMEM_A_PROT_VALUE),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (C_M_AXI_GMEM_A_RUSER_WIDTH),
    .C_M_AXI_GMEM_A_USER_VALUE   (C_M_AXI_GMEM_A_USER_VALUE),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (C_M_AXI_GMEM_A_WSTRB_WIDTH),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (C_M_AXI_GMEM_A_WUSER_WIDTH),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (C_M_AXI_GMEM_B_ADDR_WIDTH),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (C_M_AXI_GMEM_B_ARUSER_WIDTH),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (C_M_AXI_GMEM_B_AWUSER_WIDTH),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (C_M_AXI_GMEM_B_BUSER_WIDTH),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (C_M_AXI_GMEM_B_CACHE_VALUE),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (C_M_AXI_GMEM_B_DATA_WIDTH),
    .C_M_AXI_GMEM_B_ID_WIDTH     (C_M_AXI_GMEM_B_ID_WIDTH),
    .C_M_AXI_GMEM_B_PROT_VALUE   (C_M_AXI_GMEM_B_PROT_VALUE),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (C_M_AXI_GMEM_B_RUSER_WIDTH),
    .C_M_AXI_GMEM_B_USER_VALUE   (C_M_AXI_GMEM_B_USER_VALUE),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (C_M_AXI_GMEM_B_WSTRB_WIDTH),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (C_M_AXI_GMEM_B_WUSER_WIDTH),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (C_M_AXI_GMEM_C_ADDR_WIDTH),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (C_M_AXI_GMEM_C_ARUSER_WIDTH),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (C_M_AXI_GMEM_C_AWUSER_WIDTH),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (C_M_AXI_GMEM_C_BUSER_WIDTH),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (C_M_AXI_GMEM_C_CACHE_VALUE),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (C_M_AXI_GMEM_C_DATA_WIDTH),
    .C_M_AXI_GMEM_C_ID_WIDTH     (C_M_AXI_GMEM_C_ID_WIDTH),
    .C_M_AXI_GMEM_C_PROT_VALUE   (C_M_AXI_GMEM_C_PROT_VALUE),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (C_M_AXI_GMEM_C_RUSER_WIDTH),
    .C_M_AXI_GMEM_C_USER_VALUE   (C_M_AXI_GMEM_C_USER_VALUE),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (C_M_AXI_GMEM_C_WSTRB_WIDTH),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (C_M_AXI_GMEM_C_WUSER_WIDTH),
    .C_M_AXI_WSTRB_WIDTH         (C_M_AXI_WSTRB_WIDTH),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (C_S_AXI_CONTROL_ADDR_WIDTH),
    .C_S_AXI_CONTROL_DATA_WIDTH  (C_S_AXI_CONTROL_DATA_WIDTH),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (C_S_AXI_CONTROL_WSTRB_WIDTH),
    .C_S_AXI_DATA_WIDTH          (C_S_AXI_DATA_WIDTH),
    .C_S_AXI_WSTRB_WIDTH         (C_S_AXI_WSTRB_WIDTH)
) __rs_kernel3_aux_split_aux_134__inst (
    .PE_wrapper_7_0_U0_fifo_B_PE_8_065_fifo_cap       (PE_wrapper_7_0_U0_fifo_B_PE_8_065_fifo_cap),
    .PE_wrapper_7_0_U0_fifo_B_PE_8_065_num_data_valid (PE_wrapper_7_0_U0_fifo_B_PE_8_065_num_data_valid),
    .PE_wrapper_8_0_U0_fifo_B_PE_8_065_fifo_cap       (PE_wrapper_8_0_U0_fifo_B_PE_8_065_fifo_cap),
    .PE_wrapper_8_0_U0_fifo_B_PE_8_065_num_data_valid (PE_wrapper_8_0_U0_fifo_B_PE_8_065_num_data_valid),
    .fifo_B_PE_8_0_U_if_fifo_cap                      (fifo_B_PE_8_0_U_if_fifo_cap),
    .fifo_B_PE_8_0_U_if_num_data_valid                (fifo_B_PE_8_0_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_135 #(
    .C_M_AXI_DATA_WIDTH          (C_M_AXI_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (C_M_AXI_GMEM_A_ADDR_WIDTH),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (C_M_AXI_GMEM_A_ARUSER_WIDTH),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (C_M_AXI_GMEM_A_AWUSER_WIDTH),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (C_M_AXI_GMEM_A_BUSER_WIDTH),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (C_M_AXI_GMEM_A_CACHE_VALUE),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (C_M_AXI_GMEM_A_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ID_WIDTH     (C_M_AXI_GMEM_A_ID_WIDTH),
    .C_M_AXI_GMEM_A_PROT_VALUE   (C_M_AXI_GMEM_A_PROT_VALUE),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (C_M_AXI_GMEM_A_RUSER_WIDTH),
    .C_M_AXI_GMEM_A_USER_VALUE   (C_M_AXI_GMEM_A_USER_VALUE),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (C_M_AXI_GMEM_A_WSTRB_WIDTH),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (C_M_AXI_GMEM_A_WUSER_WIDTH),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (C_M_AXI_GMEM_B_ADDR_WIDTH),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (C_M_AXI_GMEM_B_ARUSER_WIDTH),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (C_M_AXI_GMEM_B_AWUSER_WIDTH),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (C_M_AXI_GMEM_B_BUSER_WIDTH),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (C_M_AXI_GMEM_B_CACHE_VALUE),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (C_M_AXI_GMEM_B_DATA_WIDTH),
    .C_M_AXI_GMEM_B_ID_WIDTH     (C_M_AXI_GMEM_B_ID_WIDTH),
    .C_M_AXI_GMEM_B_PROT_VALUE   (C_M_AXI_GMEM_B_PROT_VALUE),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (C_M_AXI_GMEM_B_RUSER_WIDTH),
    .C_M_AXI_GMEM_B_USER_VALUE   (C_M_AXI_GMEM_B_USER_VALUE),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (C_M_AXI_GMEM_B_WSTRB_WIDTH),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (C_M_AXI_GMEM_B_WUSER_WIDTH),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (C_M_AXI_GMEM_C_ADDR_WIDTH),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (C_M_AXI_GMEM_C_ARUSER_WIDTH),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (C_M_AXI_GMEM_C_AWUSER_WIDTH),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (C_M_AXI_GMEM_C_BUSER_WIDTH),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (C_M_AXI_GMEM_C_CACHE_VALUE),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (C_M_AXI_GMEM_C_DATA_WIDTH),
    .C_M_AXI_GMEM_C_ID_WIDTH     (C_M_AXI_GMEM_C_ID_WIDTH),
    .C_M_AXI_GMEM_C_PROT_VALUE   (C_M_AXI_GMEM_C_PROT_VALUE),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (C_M_AXI_GMEM_C_RUSER_WIDTH),
    .C_M_AXI_GMEM_C_USER_VALUE   (C_M_AXI_GMEM_C_USER_VALUE),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (C_M_AXI_GMEM_C_WSTRB_WIDTH),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (C_M_AXI_GMEM_C_WUSER_WIDTH),
    .C_M_AXI_WSTRB_WIDTH         (C_M_AXI_WSTRB_WIDTH),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (C_S_AXI_CONTROL_ADDR_WIDTH),
    .C_S_AXI_CONTROL_DATA_WIDTH  (C_S_AXI_CONTROL_DATA_WIDTH),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (C_S_AXI_CONTROL_WSTRB_WIDTH),
    .C_S_AXI_DATA_WIDTH          (C_S_AXI_DATA_WIDTH),
    .C_S_AXI_WSTRB_WIDTH         (C_S_AXI_WSTRB_WIDTH)
) __rs_kernel3_aux_split_aux_135__inst (
    .PE_wrapper_7_1_U0_fifo_B_PE_8_179_fifo_cap       (PE_wrapper_7_1_U0_fifo_B_PE_8_179_fifo_cap),
    .PE_wrapper_7_1_U0_fifo_B_PE_8_179_num_data_valid (PE_wrapper_7_1_U0_fifo_B_PE_8_179_num_data_valid),
    .PE_wrapper_8_1_U0_fifo_B_PE_8_179_fifo_cap       (PE_wrapper_8_1_U0_fifo_B_PE_8_179_fifo_cap),
    .PE_wrapper_8_1_U0_fifo_B_PE_8_179_num_data_valid (PE_wrapper_8_1_U0_fifo_B_PE_8_179_num_data_valid),
    .fifo_B_PE_8_1_U_if_fifo_cap                      (fifo_B_PE_8_1_U_if_fifo_cap),
    .fifo_B_PE_8_1_U_if_num_data_valid                (fifo_B_PE_8_1_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_136 #(
    .C_M_AXI_DATA_WIDTH          (C_M_AXI_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (C_M_AXI_GMEM_A_ADDR_WIDTH),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (C_M_AXI_GMEM_A_ARUSER_WIDTH),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (C_M_AXI_GMEM_A_AWUSER_WIDTH),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (C_M_AXI_GMEM_A_BUSER_WIDTH),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (C_M_AXI_GMEM_A_CACHE_VALUE),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (C_M_AXI_GMEM_A_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ID_WIDTH     (C_M_AXI_GMEM_A_ID_WIDTH),
    .C_M_AXI_GMEM_A_PROT_VALUE   (C_M_AXI_GMEM_A_PROT_VALUE),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (C_M_AXI_GMEM_A_RUSER_WIDTH),
    .C_M_AXI_GMEM_A_USER_VALUE   (C_M_AXI_GMEM_A_USER_VALUE),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (C_M_AXI_GMEM_A_WSTRB_WIDTH),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (C_M_AXI_GMEM_A_WUSER_WIDTH),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (C_M_AXI_GMEM_B_ADDR_WIDTH),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (C_M_AXI_GMEM_B_ARUSER_WIDTH),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (C_M_AXI_GMEM_B_AWUSER_WIDTH),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (C_M_AXI_GMEM_B_BUSER_WIDTH),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (C_M_AXI_GMEM_B_CACHE_VALUE),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (C_M_AXI_GMEM_B_DATA_WIDTH),
    .C_M_AXI_GMEM_B_ID_WIDTH     (C_M_AXI_GMEM_B_ID_WIDTH),
    .C_M_AXI_GMEM_B_PROT_VALUE   (C_M_AXI_GMEM_B_PROT_VALUE),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (C_M_AXI_GMEM_B_RUSER_WIDTH),
    .C_M_AXI_GMEM_B_USER_VALUE   (C_M_AXI_GMEM_B_USER_VALUE),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (C_M_AXI_GMEM_B_WSTRB_WIDTH),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (C_M_AXI_GMEM_B_WUSER_WIDTH),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (C_M_AXI_GMEM_C_ADDR_WIDTH),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (C_M_AXI_GMEM_C_ARUSER_WIDTH),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (C_M_AXI_GMEM_C_AWUSER_WIDTH),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (C_M_AXI_GMEM_C_BUSER_WIDTH),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (C_M_AXI_GMEM_C_CACHE_VALUE),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (C_M_AXI_GMEM_C_DATA_WIDTH),
    .C_M_AXI_GMEM_C_ID_WIDTH     (C_M_AXI_GMEM_C_ID_WIDTH),
    .C_M_AXI_GMEM_C_PROT_VALUE   (C_M_AXI_GMEM_C_PROT_VALUE),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (C_M_AXI_GMEM_C_RUSER_WIDTH),
    .C_M_AXI_GMEM_C_USER_VALUE   (C_M_AXI_GMEM_C_USER_VALUE),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (C_M_AXI_GMEM_C_WSTRB_WIDTH),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (C_M_AXI_GMEM_C_WUSER_WIDTH),
    .C_M_AXI_WSTRB_WIDTH         (C_M_AXI_WSTRB_WIDTH),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (C_S_AXI_CONTROL_ADDR_WIDTH),
    .C_S_AXI_CONTROL_DATA_WIDTH  (C_S_AXI_CONTROL_DATA_WIDTH),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (C_S_AXI_CONTROL_WSTRB_WIDTH),
    .C_S_AXI_DATA_WIDTH          (C_S_AXI_DATA_WIDTH),
    .C_S_AXI_WSTRB_WIDTH         (C_S_AXI_WSTRB_WIDTH)
) __rs_kernel3_aux_split_aux_136__inst (
    .PE_wrapper_8_0_U0_fifo_A_PE_8_143_fifo_cap       (PE_wrapper_8_0_U0_fifo_A_PE_8_143_fifo_cap),
    .PE_wrapper_8_0_U0_fifo_A_PE_8_143_num_data_valid (PE_wrapper_8_0_U0_fifo_A_PE_8_143_num_data_valid),
    .PE_wrapper_8_1_U0_fifo_A_PE_8_143_fifo_cap       (PE_wrapper_8_1_U0_fifo_A_PE_8_143_fifo_cap),
    .PE_wrapper_8_1_U0_fifo_A_PE_8_143_num_data_valid (PE_wrapper_8_1_U0_fifo_A_PE_8_143_num_data_valid),
    .fifo_A_PE_8_1_U_if_fifo_cap                      (fifo_A_PE_8_1_U_if_fifo_cap),
    .fifo_A_PE_8_1_U_if_num_data_valid                (fifo_A_PE_8_1_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_137 #(
    .C_M_AXI_DATA_WIDTH          (C_M_AXI_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (C_M_AXI_GMEM_A_ADDR_WIDTH),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (C_M_AXI_GMEM_A_ARUSER_WIDTH),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (C_M_AXI_GMEM_A_AWUSER_WIDTH),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (C_M_AXI_GMEM_A_BUSER_WIDTH),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (C_M_AXI_GMEM_A_CACHE_VALUE),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (C_M_AXI_GMEM_A_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ID_WIDTH     (C_M_AXI_GMEM_A_ID_WIDTH),
    .C_M_AXI_GMEM_A_PROT_VALUE   (C_M_AXI_GMEM_A_PROT_VALUE),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (C_M_AXI_GMEM_A_RUSER_WIDTH),
    .C_M_AXI_GMEM_A_USER_VALUE   (C_M_AXI_GMEM_A_USER_VALUE),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (C_M_AXI_GMEM_A_WSTRB_WIDTH),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (C_M_AXI_GMEM_A_WUSER_WIDTH),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (C_M_AXI_GMEM_B_ADDR_WIDTH),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (C_M_AXI_GMEM_B_ARUSER_WIDTH),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (C_M_AXI_GMEM_B_AWUSER_WIDTH),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (C_M_AXI_GMEM_B_BUSER_WIDTH),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (C_M_AXI_GMEM_B_CACHE_VALUE),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (C_M_AXI_GMEM_B_DATA_WIDTH),
    .C_M_AXI_GMEM_B_ID_WIDTH     (C_M_AXI_GMEM_B_ID_WIDTH),
    .C_M_AXI_GMEM_B_PROT_VALUE   (C_M_AXI_GMEM_B_PROT_VALUE),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (C_M_AXI_GMEM_B_RUSER_WIDTH),
    .C_M_AXI_GMEM_B_USER_VALUE   (C_M_AXI_GMEM_B_USER_VALUE),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (C_M_AXI_GMEM_B_WSTRB_WIDTH),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (C_M_AXI_GMEM_B_WUSER_WIDTH),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (C_M_AXI_GMEM_C_ADDR_WIDTH),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (C_M_AXI_GMEM_C_ARUSER_WIDTH),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (C_M_AXI_GMEM_C_AWUSER_WIDTH),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (C_M_AXI_GMEM_C_BUSER_WIDTH),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (C_M_AXI_GMEM_C_CACHE_VALUE),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (C_M_AXI_GMEM_C_DATA_WIDTH),
    .C_M_AXI_GMEM_C_ID_WIDTH     (C_M_AXI_GMEM_C_ID_WIDTH),
    .C_M_AXI_GMEM_C_PROT_VALUE   (C_M_AXI_GMEM_C_PROT_VALUE),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (C_M_AXI_GMEM_C_RUSER_WIDTH),
    .C_M_AXI_GMEM_C_USER_VALUE   (C_M_AXI_GMEM_C_USER_VALUE),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (C_M_AXI_GMEM_C_WSTRB_WIDTH),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (C_M_AXI_GMEM_C_WUSER_WIDTH),
    .C_M_AXI_WSTRB_WIDTH         (C_M_AXI_WSTRB_WIDTH),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (C_S_AXI_CONTROL_ADDR_WIDTH),
    .C_S_AXI_CONTROL_DATA_WIDTH  (C_S_AXI_CONTROL_DATA_WIDTH),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (C_S_AXI_CONTROL_WSTRB_WIDTH),
    .C_S_AXI_DATA_WIDTH          (C_S_AXI_DATA_WIDTH),
    .C_S_AXI_WSTRB_WIDTH         (C_S_AXI_WSTRB_WIDTH)
) __rs_kernel3_aux_split_aux_137__inst (
    .PE_wrapper_8_0_U0_fifo_B_PE_9_066_fifo_cap       (PE_wrapper_8_0_U0_fifo_B_PE_9_066_fifo_cap),
    .PE_wrapper_8_0_U0_fifo_B_PE_9_066_num_data_valid (PE_wrapper_8_0_U0_fifo_B_PE_9_066_num_data_valid),
    .PE_wrapper_9_0_U0_fifo_B_PE_9_066_fifo_cap       (PE_wrapper_9_0_U0_fifo_B_PE_9_066_fifo_cap),
    .PE_wrapper_9_0_U0_fifo_B_PE_9_066_num_data_valid (PE_wrapper_9_0_U0_fifo_B_PE_9_066_num_data_valid),
    .fifo_B_PE_9_0_U_if_fifo_cap                      (fifo_B_PE_9_0_U_if_fifo_cap),
    .fifo_B_PE_9_0_U_if_num_data_valid                (fifo_B_PE_9_0_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_138 #(
    .C_M_AXI_DATA_WIDTH          (C_M_AXI_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (C_M_AXI_GMEM_A_ADDR_WIDTH),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (C_M_AXI_GMEM_A_ARUSER_WIDTH),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (C_M_AXI_GMEM_A_AWUSER_WIDTH),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (C_M_AXI_GMEM_A_BUSER_WIDTH),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (C_M_AXI_GMEM_A_CACHE_VALUE),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (C_M_AXI_GMEM_A_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ID_WIDTH     (C_M_AXI_GMEM_A_ID_WIDTH),
    .C_M_AXI_GMEM_A_PROT_VALUE   (C_M_AXI_GMEM_A_PROT_VALUE),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (C_M_AXI_GMEM_A_RUSER_WIDTH),
    .C_M_AXI_GMEM_A_USER_VALUE   (C_M_AXI_GMEM_A_USER_VALUE),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (C_M_AXI_GMEM_A_WSTRB_WIDTH),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (C_M_AXI_GMEM_A_WUSER_WIDTH),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (C_M_AXI_GMEM_B_ADDR_WIDTH),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (C_M_AXI_GMEM_B_ARUSER_WIDTH),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (C_M_AXI_GMEM_B_AWUSER_WIDTH),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (C_M_AXI_GMEM_B_BUSER_WIDTH),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (C_M_AXI_GMEM_B_CACHE_VALUE),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (C_M_AXI_GMEM_B_DATA_WIDTH),
    .C_M_AXI_GMEM_B_ID_WIDTH     (C_M_AXI_GMEM_B_ID_WIDTH),
    .C_M_AXI_GMEM_B_PROT_VALUE   (C_M_AXI_GMEM_B_PROT_VALUE),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (C_M_AXI_GMEM_B_RUSER_WIDTH),
    .C_M_AXI_GMEM_B_USER_VALUE   (C_M_AXI_GMEM_B_USER_VALUE),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (C_M_AXI_GMEM_B_WSTRB_WIDTH),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (C_M_AXI_GMEM_B_WUSER_WIDTH),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (C_M_AXI_GMEM_C_ADDR_WIDTH),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (C_M_AXI_GMEM_C_ARUSER_WIDTH),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (C_M_AXI_GMEM_C_AWUSER_WIDTH),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (C_M_AXI_GMEM_C_BUSER_WIDTH),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (C_M_AXI_GMEM_C_CACHE_VALUE),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (C_M_AXI_GMEM_C_DATA_WIDTH),
    .C_M_AXI_GMEM_C_ID_WIDTH     (C_M_AXI_GMEM_C_ID_WIDTH),
    .C_M_AXI_GMEM_C_PROT_VALUE   (C_M_AXI_GMEM_C_PROT_VALUE),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (C_M_AXI_GMEM_C_RUSER_WIDTH),
    .C_M_AXI_GMEM_C_USER_VALUE   (C_M_AXI_GMEM_C_USER_VALUE),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (C_M_AXI_GMEM_C_WSTRB_WIDTH),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (C_M_AXI_GMEM_C_WUSER_WIDTH),
    .C_M_AXI_WSTRB_WIDTH         (C_M_AXI_WSTRB_WIDTH),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (C_S_AXI_CONTROL_ADDR_WIDTH),
    .C_S_AXI_CONTROL_DATA_WIDTH  (C_S_AXI_CONTROL_DATA_WIDTH),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (C_S_AXI_CONTROL_WSTRB_WIDTH),
    .C_S_AXI_DATA_WIDTH          (C_S_AXI_DATA_WIDTH),
    .C_S_AXI_WSTRB_WIDTH         (C_S_AXI_WSTRB_WIDTH)
) __rs_kernel3_aux_split_aux_138__inst (
    .PE_wrapper_8_1_U0_fifo_B_PE_9_180_fifo_cap       (PE_wrapper_8_1_U0_fifo_B_PE_9_180_fifo_cap),
    .PE_wrapper_8_1_U0_fifo_B_PE_9_180_num_data_valid (PE_wrapper_8_1_U0_fifo_B_PE_9_180_num_data_valid),
    .PE_wrapper_9_1_U0_fifo_B_PE_9_180_fifo_cap       (PE_wrapper_9_1_U0_fifo_B_PE_9_180_fifo_cap),
    .PE_wrapper_9_1_U0_fifo_B_PE_9_180_num_data_valid (PE_wrapper_9_1_U0_fifo_B_PE_9_180_num_data_valid),
    .fifo_B_PE_9_1_U_if_fifo_cap                      (fifo_B_PE_9_1_U_if_fifo_cap),
    .fifo_B_PE_9_1_U_if_num_data_valid                (fifo_B_PE_9_1_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_139 #(
    .C_M_AXI_DATA_WIDTH          (C_M_AXI_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (C_M_AXI_GMEM_A_ADDR_WIDTH),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (C_M_AXI_GMEM_A_ARUSER_WIDTH),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (C_M_AXI_GMEM_A_AWUSER_WIDTH),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (C_M_AXI_GMEM_A_BUSER_WIDTH),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (C_M_AXI_GMEM_A_CACHE_VALUE),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (C_M_AXI_GMEM_A_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ID_WIDTH     (C_M_AXI_GMEM_A_ID_WIDTH),
    .C_M_AXI_GMEM_A_PROT_VALUE   (C_M_AXI_GMEM_A_PROT_VALUE),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (C_M_AXI_GMEM_A_RUSER_WIDTH),
    .C_M_AXI_GMEM_A_USER_VALUE   (C_M_AXI_GMEM_A_USER_VALUE),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (C_M_AXI_GMEM_A_WSTRB_WIDTH),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (C_M_AXI_GMEM_A_WUSER_WIDTH),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (C_M_AXI_GMEM_B_ADDR_WIDTH),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (C_M_AXI_GMEM_B_ARUSER_WIDTH),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (C_M_AXI_GMEM_B_AWUSER_WIDTH),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (C_M_AXI_GMEM_B_BUSER_WIDTH),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (C_M_AXI_GMEM_B_CACHE_VALUE),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (C_M_AXI_GMEM_B_DATA_WIDTH),
    .C_M_AXI_GMEM_B_ID_WIDTH     (C_M_AXI_GMEM_B_ID_WIDTH),
    .C_M_AXI_GMEM_B_PROT_VALUE   (C_M_AXI_GMEM_B_PROT_VALUE),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (C_M_AXI_GMEM_B_RUSER_WIDTH),
    .C_M_AXI_GMEM_B_USER_VALUE   (C_M_AXI_GMEM_B_USER_VALUE),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (C_M_AXI_GMEM_B_WSTRB_WIDTH),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (C_M_AXI_GMEM_B_WUSER_WIDTH),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (C_M_AXI_GMEM_C_ADDR_WIDTH),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (C_M_AXI_GMEM_C_ARUSER_WIDTH),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (C_M_AXI_GMEM_C_AWUSER_WIDTH),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (C_M_AXI_GMEM_C_BUSER_WIDTH),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (C_M_AXI_GMEM_C_CACHE_VALUE),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (C_M_AXI_GMEM_C_DATA_WIDTH),
    .C_M_AXI_GMEM_C_ID_WIDTH     (C_M_AXI_GMEM_C_ID_WIDTH),
    .C_M_AXI_GMEM_C_PROT_VALUE   (C_M_AXI_GMEM_C_PROT_VALUE),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (C_M_AXI_GMEM_C_RUSER_WIDTH),
    .C_M_AXI_GMEM_C_USER_VALUE   (C_M_AXI_GMEM_C_USER_VALUE),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (C_M_AXI_GMEM_C_WSTRB_WIDTH),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (C_M_AXI_GMEM_C_WUSER_WIDTH),
    .C_M_AXI_WSTRB_WIDTH         (C_M_AXI_WSTRB_WIDTH),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (C_S_AXI_CONTROL_ADDR_WIDTH),
    .C_S_AXI_CONTROL_DATA_WIDTH  (C_S_AXI_CONTROL_DATA_WIDTH),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (C_S_AXI_CONTROL_WSTRB_WIDTH),
    .C_S_AXI_DATA_WIDTH          (C_S_AXI_DATA_WIDTH),
    .C_S_AXI_WSTRB_WIDTH         (C_S_AXI_WSTRB_WIDTH)
) __rs_kernel3_aux_split_aux_139__inst (
    .PE_wrapper_9_0_U0_fifo_A_PE_9_146_fifo_cap       (PE_wrapper_9_0_U0_fifo_A_PE_9_146_fifo_cap),
    .PE_wrapper_9_0_U0_fifo_A_PE_9_146_num_data_valid (PE_wrapper_9_0_U0_fifo_A_PE_9_146_num_data_valid),
    .PE_wrapper_9_1_U0_fifo_A_PE_9_146_fifo_cap       (PE_wrapper_9_1_U0_fifo_A_PE_9_146_fifo_cap),
    .PE_wrapper_9_1_U0_fifo_A_PE_9_146_num_data_valid (PE_wrapper_9_1_U0_fifo_A_PE_9_146_num_data_valid),
    .fifo_A_PE_9_1_U_if_fifo_cap                      (fifo_A_PE_9_1_U_if_fifo_cap),
    .fifo_A_PE_9_1_U_if_num_data_valid                (fifo_A_PE_9_1_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_13 #(
    .C_M_AXI_DATA_WIDTH          (C_M_AXI_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (C_M_AXI_GMEM_A_ADDR_WIDTH),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (C_M_AXI_GMEM_A_ARUSER_WIDTH),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (C_M_AXI_GMEM_A_AWUSER_WIDTH),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (C_M_AXI_GMEM_A_BUSER_WIDTH),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (C_M_AXI_GMEM_A_CACHE_VALUE),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (C_M_AXI_GMEM_A_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ID_WIDTH     (C_M_AXI_GMEM_A_ID_WIDTH),
    .C_M_AXI_GMEM_A_PROT_VALUE   (C_M_AXI_GMEM_A_PROT_VALUE),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (C_M_AXI_GMEM_A_RUSER_WIDTH),
    .C_M_AXI_GMEM_A_USER_VALUE   (C_M_AXI_GMEM_A_USER_VALUE),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (C_M_AXI_GMEM_A_WSTRB_WIDTH),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (C_M_AXI_GMEM_A_WUSER_WIDTH),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (C_M_AXI_GMEM_B_ADDR_WIDTH),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (C_M_AXI_GMEM_B_ARUSER_WIDTH),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (C_M_AXI_GMEM_B_AWUSER_WIDTH),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (C_M_AXI_GMEM_B_BUSER_WIDTH),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (C_M_AXI_GMEM_B_CACHE_VALUE),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (C_M_AXI_GMEM_B_DATA_WIDTH),
    .C_M_AXI_GMEM_B_ID_WIDTH     (C_M_AXI_GMEM_B_ID_WIDTH),
    .C_M_AXI_GMEM_B_PROT_VALUE   (C_M_AXI_GMEM_B_PROT_VALUE),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (C_M_AXI_GMEM_B_RUSER_WIDTH),
    .C_M_AXI_GMEM_B_USER_VALUE   (C_M_AXI_GMEM_B_USER_VALUE),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (C_M_AXI_GMEM_B_WSTRB_WIDTH),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (C_M_AXI_GMEM_B_WUSER_WIDTH),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (C_M_AXI_GMEM_C_ADDR_WIDTH),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (C_M_AXI_GMEM_C_ARUSER_WIDTH),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (C_M_AXI_GMEM_C_AWUSER_WIDTH),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (C_M_AXI_GMEM_C_BUSER_WIDTH),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (C_M_AXI_GMEM_C_CACHE_VALUE),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (C_M_AXI_GMEM_C_DATA_WIDTH),
    .C_M_AXI_GMEM_C_ID_WIDTH     (C_M_AXI_GMEM_C_ID_WIDTH),
    .C_M_AXI_GMEM_C_PROT_VALUE   (C_M_AXI_GMEM_C_PROT_VALUE),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (C_M_AXI_GMEM_C_RUSER_WIDTH),
    .C_M_AXI_GMEM_C_USER_VALUE   (C_M_AXI_GMEM_C_USER_VALUE),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (C_M_AXI_GMEM_C_WSTRB_WIDTH),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (C_M_AXI_GMEM_C_WUSER_WIDTH),
    .C_M_AXI_WSTRB_WIDTH         (C_M_AXI_WSTRB_WIDTH),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (C_S_AXI_CONTROL_ADDR_WIDTH),
    .C_S_AXI_CONTROL_DATA_WIDTH  (C_S_AXI_CONTROL_DATA_WIDTH),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (C_S_AXI_CONTROL_WSTRB_WIDTH),
    .C_S_AXI_DATA_WIDTH          (C_S_AXI_DATA_WIDTH),
    .C_S_AXI_WSTRB_WIDTH         (C_S_AXI_WSTRB_WIDTH)
) __rs_kernel3_aux_split_aux_13__inst (
    .A_IO_L2_in_3_U0_fifo_A_PE_3_027_fifo_cap         (A_IO_L2_in_3_U0_fifo_A_PE_3_027_fifo_cap),
    .A_IO_L2_in_3_U0_fifo_A_PE_3_027_num_data_valid   (A_IO_L2_in_3_U0_fifo_A_PE_3_027_num_data_valid),
    .PE_wrapper_3_0_U0_fifo_A_PE_3_027_fifo_cap       (PE_wrapper_3_0_U0_fifo_A_PE_3_027_fifo_cap),
    .PE_wrapper_3_0_U0_fifo_A_PE_3_027_num_data_valid (PE_wrapper_3_0_U0_fifo_A_PE_3_027_num_data_valid),
    .fifo_A_PE_3_0_U_if_fifo_cap                      (fifo_A_PE_3_0_U_if_fifo_cap),
    .fifo_A_PE_3_0_U_if_num_data_valid                (fifo_A_PE_3_0_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_14 #(
    .C_M_AXI_DATA_WIDTH          (C_M_AXI_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (C_M_AXI_GMEM_A_ADDR_WIDTH),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (C_M_AXI_GMEM_A_ARUSER_WIDTH),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (C_M_AXI_GMEM_A_AWUSER_WIDTH),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (C_M_AXI_GMEM_A_BUSER_WIDTH),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (C_M_AXI_GMEM_A_CACHE_VALUE),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (C_M_AXI_GMEM_A_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ID_WIDTH     (C_M_AXI_GMEM_A_ID_WIDTH),
    .C_M_AXI_GMEM_A_PROT_VALUE   (C_M_AXI_GMEM_A_PROT_VALUE),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (C_M_AXI_GMEM_A_RUSER_WIDTH),
    .C_M_AXI_GMEM_A_USER_VALUE   (C_M_AXI_GMEM_A_USER_VALUE),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (C_M_AXI_GMEM_A_WSTRB_WIDTH),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (C_M_AXI_GMEM_A_WUSER_WIDTH),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (C_M_AXI_GMEM_B_ADDR_WIDTH),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (C_M_AXI_GMEM_B_ARUSER_WIDTH),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (C_M_AXI_GMEM_B_AWUSER_WIDTH),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (C_M_AXI_GMEM_B_BUSER_WIDTH),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (C_M_AXI_GMEM_B_CACHE_VALUE),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (C_M_AXI_GMEM_B_DATA_WIDTH),
    .C_M_AXI_GMEM_B_ID_WIDTH     (C_M_AXI_GMEM_B_ID_WIDTH),
    .C_M_AXI_GMEM_B_PROT_VALUE   (C_M_AXI_GMEM_B_PROT_VALUE),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (C_M_AXI_GMEM_B_RUSER_WIDTH),
    .C_M_AXI_GMEM_B_USER_VALUE   (C_M_AXI_GMEM_B_USER_VALUE),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (C_M_AXI_GMEM_B_WSTRB_WIDTH),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (C_M_AXI_GMEM_B_WUSER_WIDTH),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (C_M_AXI_GMEM_C_ADDR_WIDTH),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (C_M_AXI_GMEM_C_ARUSER_WIDTH),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (C_M_AXI_GMEM_C_AWUSER_WIDTH),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (C_M_AXI_GMEM_C_BUSER_WIDTH),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (C_M_AXI_GMEM_C_CACHE_VALUE),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (C_M_AXI_GMEM_C_DATA_WIDTH),
    .C_M_AXI_GMEM_C_ID_WIDTH     (C_M_AXI_GMEM_C_ID_WIDTH),
    .C_M_AXI_GMEM_C_PROT_VALUE   (C_M_AXI_GMEM_C_PROT_VALUE),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (C_M_AXI_GMEM_C_RUSER_WIDTH),
    .C_M_AXI_GMEM_C_USER_VALUE   (C_M_AXI_GMEM_C_USER_VALUE),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (C_M_AXI_GMEM_C_WSTRB_WIDTH),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (C_M_AXI_GMEM_C_WUSER_WIDTH),
    .C_M_AXI_WSTRB_WIDTH         (C_M_AXI_WSTRB_WIDTH),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (C_S_AXI_CONTROL_ADDR_WIDTH),
    .C_S_AXI_CONTROL_DATA_WIDTH  (C_S_AXI_CONTROL_DATA_WIDTH),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (C_S_AXI_CONTROL_WSTRB_WIDTH),
    .C_S_AXI_DATA_WIDTH          (C_S_AXI_DATA_WIDTH),
    .C_S_AXI_WSTRB_WIDTH         (C_S_AXI_WSTRB_WIDTH)
) __rs_kernel3_aux_split_aux_14__inst (
    .A_IO_L2_in_4_U0_fifo_A_A_IO_L2_in_58_fifo_cap       (A_IO_L2_in_4_U0_fifo_A_A_IO_L2_in_58_fifo_cap),
    .A_IO_L2_in_4_U0_fifo_A_A_IO_L2_in_58_num_data_valid (A_IO_L2_in_4_U0_fifo_A_A_IO_L2_in_58_num_data_valid),
    .A_IO_L2_in_5_U0_fifo_A_A_IO_L2_in_58_fifo_cap       (A_IO_L2_in_5_U0_fifo_A_A_IO_L2_in_58_fifo_cap),
    .A_IO_L2_in_5_U0_fifo_A_A_IO_L2_in_58_num_data_valid (A_IO_L2_in_5_U0_fifo_A_A_IO_L2_in_58_num_data_valid),
    .fifo_A_A_IO_L2_in_5_U_if_fifo_cap                   (fifo_A_A_IO_L2_in_5_U_if_fifo_cap),
    .fifo_A_A_IO_L2_in_5_U_if_num_data_valid             (fifo_A_A_IO_L2_in_5_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_15 #(
    .C_M_AXI_DATA_WIDTH          (C_M_AXI_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (C_M_AXI_GMEM_A_ADDR_WIDTH),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (C_M_AXI_GMEM_A_ARUSER_WIDTH),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (C_M_AXI_GMEM_A_AWUSER_WIDTH),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (C_M_AXI_GMEM_A_BUSER_WIDTH),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (C_M_AXI_GMEM_A_CACHE_VALUE),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (C_M_AXI_GMEM_A_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ID_WIDTH     (C_M_AXI_GMEM_A_ID_WIDTH),
    .C_M_AXI_GMEM_A_PROT_VALUE   (C_M_AXI_GMEM_A_PROT_VALUE),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (C_M_AXI_GMEM_A_RUSER_WIDTH),
    .C_M_AXI_GMEM_A_USER_VALUE   (C_M_AXI_GMEM_A_USER_VALUE),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (C_M_AXI_GMEM_A_WSTRB_WIDTH),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (C_M_AXI_GMEM_A_WUSER_WIDTH),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (C_M_AXI_GMEM_B_ADDR_WIDTH),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (C_M_AXI_GMEM_B_ARUSER_WIDTH),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (C_M_AXI_GMEM_B_AWUSER_WIDTH),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (C_M_AXI_GMEM_B_BUSER_WIDTH),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (C_M_AXI_GMEM_B_CACHE_VALUE),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (C_M_AXI_GMEM_B_DATA_WIDTH),
    .C_M_AXI_GMEM_B_ID_WIDTH     (C_M_AXI_GMEM_B_ID_WIDTH),
    .C_M_AXI_GMEM_B_PROT_VALUE   (C_M_AXI_GMEM_B_PROT_VALUE),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (C_M_AXI_GMEM_B_RUSER_WIDTH),
    .C_M_AXI_GMEM_B_USER_VALUE   (C_M_AXI_GMEM_B_USER_VALUE),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (C_M_AXI_GMEM_B_WSTRB_WIDTH),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (C_M_AXI_GMEM_B_WUSER_WIDTH),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (C_M_AXI_GMEM_C_ADDR_WIDTH),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (C_M_AXI_GMEM_C_ARUSER_WIDTH),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (C_M_AXI_GMEM_C_AWUSER_WIDTH),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (C_M_AXI_GMEM_C_BUSER_WIDTH),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (C_M_AXI_GMEM_C_CACHE_VALUE),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (C_M_AXI_GMEM_C_DATA_WIDTH),
    .C_M_AXI_GMEM_C_ID_WIDTH     (C_M_AXI_GMEM_C_ID_WIDTH),
    .C_M_AXI_GMEM_C_PROT_VALUE   (C_M_AXI_GMEM_C_PROT_VALUE),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (C_M_AXI_GMEM_C_RUSER_WIDTH),
    .C_M_AXI_GMEM_C_USER_VALUE   (C_M_AXI_GMEM_C_USER_VALUE),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (C_M_AXI_GMEM_C_WSTRB_WIDTH),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (C_M_AXI_GMEM_C_WUSER_WIDTH),
    .C_M_AXI_WSTRB_WIDTH         (C_M_AXI_WSTRB_WIDTH),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (C_S_AXI_CONTROL_ADDR_WIDTH),
    .C_S_AXI_CONTROL_DATA_WIDTH  (C_S_AXI_CONTROL_DATA_WIDTH),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (C_S_AXI_CONTROL_WSTRB_WIDTH),
    .C_S_AXI_DATA_WIDTH          (C_S_AXI_DATA_WIDTH),
    .C_S_AXI_WSTRB_WIDTH         (C_S_AXI_WSTRB_WIDTH)
) __rs_kernel3_aux_split_aux_15__inst (
    .A_IO_L2_in_4_U0_fifo_A_PE_4_030_fifo_cap         (A_IO_L2_in_4_U0_fifo_A_PE_4_030_fifo_cap),
    .A_IO_L2_in_4_U0_fifo_A_PE_4_030_num_data_valid   (A_IO_L2_in_4_U0_fifo_A_PE_4_030_num_data_valid),
    .PE_wrapper_4_0_U0_fifo_A_PE_4_030_fifo_cap       (PE_wrapper_4_0_U0_fifo_A_PE_4_030_fifo_cap),
    .PE_wrapper_4_0_U0_fifo_A_PE_4_030_num_data_valid (PE_wrapper_4_0_U0_fifo_A_PE_4_030_num_data_valid),
    .fifo_A_PE_4_0_U_if_fifo_cap                      (fifo_A_PE_4_0_U_if_fifo_cap),
    .fifo_A_PE_4_0_U_if_num_data_valid                (fifo_A_PE_4_0_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_16 #(
    .C_M_AXI_DATA_WIDTH          (C_M_AXI_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (C_M_AXI_GMEM_A_ADDR_WIDTH),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (C_M_AXI_GMEM_A_ARUSER_WIDTH),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (C_M_AXI_GMEM_A_AWUSER_WIDTH),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (C_M_AXI_GMEM_A_BUSER_WIDTH),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (C_M_AXI_GMEM_A_CACHE_VALUE),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (C_M_AXI_GMEM_A_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ID_WIDTH     (C_M_AXI_GMEM_A_ID_WIDTH),
    .C_M_AXI_GMEM_A_PROT_VALUE   (C_M_AXI_GMEM_A_PROT_VALUE),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (C_M_AXI_GMEM_A_RUSER_WIDTH),
    .C_M_AXI_GMEM_A_USER_VALUE   (C_M_AXI_GMEM_A_USER_VALUE),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (C_M_AXI_GMEM_A_WSTRB_WIDTH),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (C_M_AXI_GMEM_A_WUSER_WIDTH),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (C_M_AXI_GMEM_B_ADDR_WIDTH),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (C_M_AXI_GMEM_B_ARUSER_WIDTH),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (C_M_AXI_GMEM_B_AWUSER_WIDTH),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (C_M_AXI_GMEM_B_BUSER_WIDTH),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (C_M_AXI_GMEM_B_CACHE_VALUE),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (C_M_AXI_GMEM_B_DATA_WIDTH),
    .C_M_AXI_GMEM_B_ID_WIDTH     (C_M_AXI_GMEM_B_ID_WIDTH),
    .C_M_AXI_GMEM_B_PROT_VALUE   (C_M_AXI_GMEM_B_PROT_VALUE),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (C_M_AXI_GMEM_B_RUSER_WIDTH),
    .C_M_AXI_GMEM_B_USER_VALUE   (C_M_AXI_GMEM_B_USER_VALUE),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (C_M_AXI_GMEM_B_WSTRB_WIDTH),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (C_M_AXI_GMEM_B_WUSER_WIDTH),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (C_M_AXI_GMEM_C_ADDR_WIDTH),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (C_M_AXI_GMEM_C_ARUSER_WIDTH),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (C_M_AXI_GMEM_C_AWUSER_WIDTH),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (C_M_AXI_GMEM_C_BUSER_WIDTH),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (C_M_AXI_GMEM_C_CACHE_VALUE),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (C_M_AXI_GMEM_C_DATA_WIDTH),
    .C_M_AXI_GMEM_C_ID_WIDTH     (C_M_AXI_GMEM_C_ID_WIDTH),
    .C_M_AXI_GMEM_C_PROT_VALUE   (C_M_AXI_GMEM_C_PROT_VALUE),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (C_M_AXI_GMEM_C_RUSER_WIDTH),
    .C_M_AXI_GMEM_C_USER_VALUE   (C_M_AXI_GMEM_C_USER_VALUE),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (C_M_AXI_GMEM_C_WSTRB_WIDTH),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (C_M_AXI_GMEM_C_WUSER_WIDTH),
    .C_M_AXI_WSTRB_WIDTH         (C_M_AXI_WSTRB_WIDTH),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (C_S_AXI_CONTROL_ADDR_WIDTH),
    .C_S_AXI_CONTROL_DATA_WIDTH  (C_S_AXI_CONTROL_DATA_WIDTH),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (C_S_AXI_CONTROL_WSTRB_WIDTH),
    .C_S_AXI_DATA_WIDTH          (C_S_AXI_DATA_WIDTH),
    .C_S_AXI_WSTRB_WIDTH         (C_S_AXI_WSTRB_WIDTH)
) __rs_kernel3_aux_split_aux_16__inst (
    .A_IO_L2_in_5_U0_fifo_A_A_IO_L2_in_69_fifo_cap       (A_IO_L2_in_5_U0_fifo_A_A_IO_L2_in_69_fifo_cap),
    .A_IO_L2_in_5_U0_fifo_A_A_IO_L2_in_69_num_data_valid (A_IO_L2_in_5_U0_fifo_A_A_IO_L2_in_69_num_data_valid),
    .A_IO_L2_in_6_U0_fifo_A_A_IO_L2_in_69_fifo_cap       (A_IO_L2_in_6_U0_fifo_A_A_IO_L2_in_69_fifo_cap),
    .A_IO_L2_in_6_U0_fifo_A_A_IO_L2_in_69_num_data_valid (A_IO_L2_in_6_U0_fifo_A_A_IO_L2_in_69_num_data_valid),
    .fifo_A_A_IO_L2_in_6_U_if_fifo_cap                   (fifo_A_A_IO_L2_in_6_U_if_fifo_cap),
    .fifo_A_A_IO_L2_in_6_U_if_num_data_valid             (fifo_A_A_IO_L2_in_6_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_17 #(
    .C_M_AXI_DATA_WIDTH          (C_M_AXI_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (C_M_AXI_GMEM_A_ADDR_WIDTH),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (C_M_AXI_GMEM_A_ARUSER_WIDTH),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (C_M_AXI_GMEM_A_AWUSER_WIDTH),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (C_M_AXI_GMEM_A_BUSER_WIDTH),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (C_M_AXI_GMEM_A_CACHE_VALUE),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (C_M_AXI_GMEM_A_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ID_WIDTH     (C_M_AXI_GMEM_A_ID_WIDTH),
    .C_M_AXI_GMEM_A_PROT_VALUE   (C_M_AXI_GMEM_A_PROT_VALUE),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (C_M_AXI_GMEM_A_RUSER_WIDTH),
    .C_M_AXI_GMEM_A_USER_VALUE   (C_M_AXI_GMEM_A_USER_VALUE),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (C_M_AXI_GMEM_A_WSTRB_WIDTH),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (C_M_AXI_GMEM_A_WUSER_WIDTH),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (C_M_AXI_GMEM_B_ADDR_WIDTH),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (C_M_AXI_GMEM_B_ARUSER_WIDTH),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (C_M_AXI_GMEM_B_AWUSER_WIDTH),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (C_M_AXI_GMEM_B_BUSER_WIDTH),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (C_M_AXI_GMEM_B_CACHE_VALUE),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (C_M_AXI_GMEM_B_DATA_WIDTH),
    .C_M_AXI_GMEM_B_ID_WIDTH     (C_M_AXI_GMEM_B_ID_WIDTH),
    .C_M_AXI_GMEM_B_PROT_VALUE   (C_M_AXI_GMEM_B_PROT_VALUE),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (C_M_AXI_GMEM_B_RUSER_WIDTH),
    .C_M_AXI_GMEM_B_USER_VALUE   (C_M_AXI_GMEM_B_USER_VALUE),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (C_M_AXI_GMEM_B_WSTRB_WIDTH),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (C_M_AXI_GMEM_B_WUSER_WIDTH),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (C_M_AXI_GMEM_C_ADDR_WIDTH),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (C_M_AXI_GMEM_C_ARUSER_WIDTH),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (C_M_AXI_GMEM_C_AWUSER_WIDTH),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (C_M_AXI_GMEM_C_BUSER_WIDTH),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (C_M_AXI_GMEM_C_CACHE_VALUE),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (C_M_AXI_GMEM_C_DATA_WIDTH),
    .C_M_AXI_GMEM_C_ID_WIDTH     (C_M_AXI_GMEM_C_ID_WIDTH),
    .C_M_AXI_GMEM_C_PROT_VALUE   (C_M_AXI_GMEM_C_PROT_VALUE),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (C_M_AXI_GMEM_C_RUSER_WIDTH),
    .C_M_AXI_GMEM_C_USER_VALUE   (C_M_AXI_GMEM_C_USER_VALUE),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (C_M_AXI_GMEM_C_WSTRB_WIDTH),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (C_M_AXI_GMEM_C_WUSER_WIDTH),
    .C_M_AXI_WSTRB_WIDTH         (C_M_AXI_WSTRB_WIDTH),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (C_S_AXI_CONTROL_ADDR_WIDTH),
    .C_S_AXI_CONTROL_DATA_WIDTH  (C_S_AXI_CONTROL_DATA_WIDTH),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (C_S_AXI_CONTROL_WSTRB_WIDTH),
    .C_S_AXI_DATA_WIDTH          (C_S_AXI_DATA_WIDTH),
    .C_S_AXI_WSTRB_WIDTH         (C_S_AXI_WSTRB_WIDTH)
) __rs_kernel3_aux_split_aux_17__inst (
    .A_IO_L2_in_5_U0_fifo_A_PE_5_033_fifo_cap         (A_IO_L2_in_5_U0_fifo_A_PE_5_033_fifo_cap),
    .A_IO_L2_in_5_U0_fifo_A_PE_5_033_num_data_valid   (A_IO_L2_in_5_U0_fifo_A_PE_5_033_num_data_valid),
    .PE_wrapper_5_0_U0_fifo_A_PE_5_033_fifo_cap       (PE_wrapper_5_0_U0_fifo_A_PE_5_033_fifo_cap),
    .PE_wrapper_5_0_U0_fifo_A_PE_5_033_num_data_valid (PE_wrapper_5_0_U0_fifo_A_PE_5_033_num_data_valid),
    .fifo_A_PE_5_0_U_if_fifo_cap                      (fifo_A_PE_5_0_U_if_fifo_cap),
    .fifo_A_PE_5_0_U_if_num_data_valid                (fifo_A_PE_5_0_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_18 #(
    .C_M_AXI_DATA_WIDTH          (C_M_AXI_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (C_M_AXI_GMEM_A_ADDR_WIDTH),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (C_M_AXI_GMEM_A_ARUSER_WIDTH),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (C_M_AXI_GMEM_A_AWUSER_WIDTH),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (C_M_AXI_GMEM_A_BUSER_WIDTH),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (C_M_AXI_GMEM_A_CACHE_VALUE),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (C_M_AXI_GMEM_A_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ID_WIDTH     (C_M_AXI_GMEM_A_ID_WIDTH),
    .C_M_AXI_GMEM_A_PROT_VALUE   (C_M_AXI_GMEM_A_PROT_VALUE),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (C_M_AXI_GMEM_A_RUSER_WIDTH),
    .C_M_AXI_GMEM_A_USER_VALUE   (C_M_AXI_GMEM_A_USER_VALUE),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (C_M_AXI_GMEM_A_WSTRB_WIDTH),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (C_M_AXI_GMEM_A_WUSER_WIDTH),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (C_M_AXI_GMEM_B_ADDR_WIDTH),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (C_M_AXI_GMEM_B_ARUSER_WIDTH),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (C_M_AXI_GMEM_B_AWUSER_WIDTH),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (C_M_AXI_GMEM_B_BUSER_WIDTH),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (C_M_AXI_GMEM_B_CACHE_VALUE),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (C_M_AXI_GMEM_B_DATA_WIDTH),
    .C_M_AXI_GMEM_B_ID_WIDTH     (C_M_AXI_GMEM_B_ID_WIDTH),
    .C_M_AXI_GMEM_B_PROT_VALUE   (C_M_AXI_GMEM_B_PROT_VALUE),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (C_M_AXI_GMEM_B_RUSER_WIDTH),
    .C_M_AXI_GMEM_B_USER_VALUE   (C_M_AXI_GMEM_B_USER_VALUE),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (C_M_AXI_GMEM_B_WSTRB_WIDTH),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (C_M_AXI_GMEM_B_WUSER_WIDTH),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (C_M_AXI_GMEM_C_ADDR_WIDTH),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (C_M_AXI_GMEM_C_ARUSER_WIDTH),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (C_M_AXI_GMEM_C_AWUSER_WIDTH),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (C_M_AXI_GMEM_C_BUSER_WIDTH),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (C_M_AXI_GMEM_C_CACHE_VALUE),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (C_M_AXI_GMEM_C_DATA_WIDTH),
    .C_M_AXI_GMEM_C_ID_WIDTH     (C_M_AXI_GMEM_C_ID_WIDTH),
    .C_M_AXI_GMEM_C_PROT_VALUE   (C_M_AXI_GMEM_C_PROT_VALUE),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (C_M_AXI_GMEM_C_RUSER_WIDTH),
    .C_M_AXI_GMEM_C_USER_VALUE   (C_M_AXI_GMEM_C_USER_VALUE),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (C_M_AXI_GMEM_C_WSTRB_WIDTH),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (C_M_AXI_GMEM_C_WUSER_WIDTH),
    .C_M_AXI_WSTRB_WIDTH         (C_M_AXI_WSTRB_WIDTH),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (C_S_AXI_CONTROL_ADDR_WIDTH),
    .C_S_AXI_CONTROL_DATA_WIDTH  (C_S_AXI_CONTROL_DATA_WIDTH),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (C_S_AXI_CONTROL_WSTRB_WIDTH),
    .C_S_AXI_DATA_WIDTH          (C_S_AXI_DATA_WIDTH),
    .C_S_AXI_WSTRB_WIDTH         (C_S_AXI_WSTRB_WIDTH)
) __rs_kernel3_aux_split_aux_18__inst (
    .A_IO_L2_in_6_U0_fifo_A_A_IO_L2_in_710_fifo_cap       (A_IO_L2_in_6_U0_fifo_A_A_IO_L2_in_710_fifo_cap),
    .A_IO_L2_in_6_U0_fifo_A_A_IO_L2_in_710_num_data_valid (A_IO_L2_in_6_U0_fifo_A_A_IO_L2_in_710_num_data_valid),
    .A_IO_L2_in_7_U0_fifo_A_A_IO_L2_in_710_fifo_cap       (A_IO_L2_in_7_U0_fifo_A_A_IO_L2_in_710_fifo_cap),
    .A_IO_L2_in_7_U0_fifo_A_A_IO_L2_in_710_num_data_valid (A_IO_L2_in_7_U0_fifo_A_A_IO_L2_in_710_num_data_valid),
    .fifo_A_A_IO_L2_in_7_U_if_fifo_cap                    (fifo_A_A_IO_L2_in_7_U_if_fifo_cap),
    .fifo_A_A_IO_L2_in_7_U_if_num_data_valid              (fifo_A_A_IO_L2_in_7_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_19 #(
    .C_M_AXI_DATA_WIDTH          (C_M_AXI_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (C_M_AXI_GMEM_A_ADDR_WIDTH),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (C_M_AXI_GMEM_A_ARUSER_WIDTH),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (C_M_AXI_GMEM_A_AWUSER_WIDTH),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (C_M_AXI_GMEM_A_BUSER_WIDTH),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (C_M_AXI_GMEM_A_CACHE_VALUE),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (C_M_AXI_GMEM_A_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ID_WIDTH     (C_M_AXI_GMEM_A_ID_WIDTH),
    .C_M_AXI_GMEM_A_PROT_VALUE   (C_M_AXI_GMEM_A_PROT_VALUE),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (C_M_AXI_GMEM_A_RUSER_WIDTH),
    .C_M_AXI_GMEM_A_USER_VALUE   (C_M_AXI_GMEM_A_USER_VALUE),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (C_M_AXI_GMEM_A_WSTRB_WIDTH),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (C_M_AXI_GMEM_A_WUSER_WIDTH),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (C_M_AXI_GMEM_B_ADDR_WIDTH),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (C_M_AXI_GMEM_B_ARUSER_WIDTH),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (C_M_AXI_GMEM_B_AWUSER_WIDTH),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (C_M_AXI_GMEM_B_BUSER_WIDTH),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (C_M_AXI_GMEM_B_CACHE_VALUE),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (C_M_AXI_GMEM_B_DATA_WIDTH),
    .C_M_AXI_GMEM_B_ID_WIDTH     (C_M_AXI_GMEM_B_ID_WIDTH),
    .C_M_AXI_GMEM_B_PROT_VALUE   (C_M_AXI_GMEM_B_PROT_VALUE),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (C_M_AXI_GMEM_B_RUSER_WIDTH),
    .C_M_AXI_GMEM_B_USER_VALUE   (C_M_AXI_GMEM_B_USER_VALUE),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (C_M_AXI_GMEM_B_WSTRB_WIDTH),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (C_M_AXI_GMEM_B_WUSER_WIDTH),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (C_M_AXI_GMEM_C_ADDR_WIDTH),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (C_M_AXI_GMEM_C_ARUSER_WIDTH),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (C_M_AXI_GMEM_C_AWUSER_WIDTH),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (C_M_AXI_GMEM_C_BUSER_WIDTH),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (C_M_AXI_GMEM_C_CACHE_VALUE),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (C_M_AXI_GMEM_C_DATA_WIDTH),
    .C_M_AXI_GMEM_C_ID_WIDTH     (C_M_AXI_GMEM_C_ID_WIDTH),
    .C_M_AXI_GMEM_C_PROT_VALUE   (C_M_AXI_GMEM_C_PROT_VALUE),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (C_M_AXI_GMEM_C_RUSER_WIDTH),
    .C_M_AXI_GMEM_C_USER_VALUE   (C_M_AXI_GMEM_C_USER_VALUE),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (C_M_AXI_GMEM_C_WSTRB_WIDTH),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (C_M_AXI_GMEM_C_WUSER_WIDTH),
    .C_M_AXI_WSTRB_WIDTH         (C_M_AXI_WSTRB_WIDTH),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (C_S_AXI_CONTROL_ADDR_WIDTH),
    .C_S_AXI_CONTROL_DATA_WIDTH  (C_S_AXI_CONTROL_DATA_WIDTH),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (C_S_AXI_CONTROL_WSTRB_WIDTH),
    .C_S_AXI_DATA_WIDTH          (C_S_AXI_DATA_WIDTH),
    .C_S_AXI_WSTRB_WIDTH         (C_S_AXI_WSTRB_WIDTH)
) __rs_kernel3_aux_split_aux_19__inst (
    .A_IO_L2_in_6_U0_fifo_A_PE_6_036_fifo_cap         (A_IO_L2_in_6_U0_fifo_A_PE_6_036_fifo_cap),
    .A_IO_L2_in_6_U0_fifo_A_PE_6_036_num_data_valid   (A_IO_L2_in_6_U0_fifo_A_PE_6_036_num_data_valid),
    .PE_wrapper_6_0_U0_fifo_A_PE_6_036_fifo_cap       (PE_wrapper_6_0_U0_fifo_A_PE_6_036_fifo_cap),
    .PE_wrapper_6_0_U0_fifo_A_PE_6_036_num_data_valid (PE_wrapper_6_0_U0_fifo_A_PE_6_036_num_data_valid),
    .fifo_A_PE_6_0_U_if_fifo_cap                      (fifo_A_PE_6_0_U_if_fifo_cap),
    .fifo_A_PE_6_0_U_if_num_data_valid                (fifo_A_PE_6_0_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_1 #(
    .C_M_AXI_DATA_WIDTH          (C_M_AXI_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (C_M_AXI_GMEM_A_ADDR_WIDTH),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (C_M_AXI_GMEM_A_ARUSER_WIDTH),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (C_M_AXI_GMEM_A_AWUSER_WIDTH),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (C_M_AXI_GMEM_A_BUSER_WIDTH),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (C_M_AXI_GMEM_A_CACHE_VALUE),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (C_M_AXI_GMEM_A_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ID_WIDTH     (C_M_AXI_GMEM_A_ID_WIDTH),
    .C_M_AXI_GMEM_A_PROT_VALUE   (C_M_AXI_GMEM_A_PROT_VALUE),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (C_M_AXI_GMEM_A_RUSER_WIDTH),
    .C_M_AXI_GMEM_A_USER_VALUE   (C_M_AXI_GMEM_A_USER_VALUE),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (C_M_AXI_GMEM_A_WSTRB_WIDTH),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (C_M_AXI_GMEM_A_WUSER_WIDTH),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (C_M_AXI_GMEM_B_ADDR_WIDTH),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (C_M_AXI_GMEM_B_ARUSER_WIDTH),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (C_M_AXI_GMEM_B_AWUSER_WIDTH),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (C_M_AXI_GMEM_B_BUSER_WIDTH),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (C_M_AXI_GMEM_B_CACHE_VALUE),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (C_M_AXI_GMEM_B_DATA_WIDTH),
    .C_M_AXI_GMEM_B_ID_WIDTH     (C_M_AXI_GMEM_B_ID_WIDTH),
    .C_M_AXI_GMEM_B_PROT_VALUE   (C_M_AXI_GMEM_B_PROT_VALUE),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (C_M_AXI_GMEM_B_RUSER_WIDTH),
    .C_M_AXI_GMEM_B_USER_VALUE   (C_M_AXI_GMEM_B_USER_VALUE),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (C_M_AXI_GMEM_B_WSTRB_WIDTH),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (C_M_AXI_GMEM_B_WUSER_WIDTH),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (C_M_AXI_GMEM_C_ADDR_WIDTH),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (C_M_AXI_GMEM_C_ARUSER_WIDTH),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (C_M_AXI_GMEM_C_AWUSER_WIDTH),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (C_M_AXI_GMEM_C_BUSER_WIDTH),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (C_M_AXI_GMEM_C_CACHE_VALUE),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (C_M_AXI_GMEM_C_DATA_WIDTH),
    .C_M_AXI_GMEM_C_ID_WIDTH     (C_M_AXI_GMEM_C_ID_WIDTH),
    .C_M_AXI_GMEM_C_PROT_VALUE   (C_M_AXI_GMEM_C_PROT_VALUE),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (C_M_AXI_GMEM_C_RUSER_WIDTH),
    .C_M_AXI_GMEM_C_USER_VALUE   (C_M_AXI_GMEM_C_USER_VALUE),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (C_M_AXI_GMEM_C_WSTRB_WIDTH),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (C_M_AXI_GMEM_C_WUSER_WIDTH),
    .C_M_AXI_WSTRB_WIDTH         (C_M_AXI_WSTRB_WIDTH),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (C_S_AXI_CONTROL_ADDR_WIDTH),
    .C_S_AXI_CONTROL_DATA_WIDTH  (C_S_AXI_CONTROL_DATA_WIDTH),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (C_S_AXI_CONTROL_WSTRB_WIDTH),
    .C_S_AXI_DATA_WIDTH          (C_S_AXI_DATA_WIDTH),
    .C_S_AXI_WSTRB_WIDTH         (C_S_AXI_WSTRB_WIDTH)
) __rs_kernel3_aux_split_aux_1__inst (
    .A_IO_L2_in_10_U0_ap_ready_1                 (A_IO_L2_in_10_U0_ap_ready_1),
    .A_IO_L2_in_10_U0_ap_start_1                 (A_IO_L2_in_10_U0_ap_start_1),
    .A_IO_L2_in_11_U0_ap_ready_1                 (A_IO_L2_in_11_U0_ap_ready_1),
    .A_IO_L2_in_11_U0_ap_start_1                 (A_IO_L2_in_11_U0_ap_start_1),
    .A_IO_L2_in_1_U0_ap_ready_1                  (A_IO_L2_in_1_U0_ap_ready_1),
    .A_IO_L2_in_1_U0_ap_start_1                  (A_IO_L2_in_1_U0_ap_start_1),
    .A_IO_L2_in_2_U0_ap_ready_1                  (A_IO_L2_in_2_U0_ap_ready_1),
    .A_IO_L2_in_2_U0_ap_start_1                  (A_IO_L2_in_2_U0_ap_start_1),
    .A_IO_L2_in_3_U0_ap_ready_1                  (A_IO_L2_in_3_U0_ap_ready_1),
    .A_IO_L2_in_3_U0_ap_start_1                  (A_IO_L2_in_3_U0_ap_start_1),
    .A_IO_L2_in_4_U0_ap_ready_1                  (A_IO_L2_in_4_U0_ap_ready_1),
    .A_IO_L2_in_4_U0_ap_start_1                  (A_IO_L2_in_4_U0_ap_start_1),
    .A_IO_L2_in_5_U0_ap_ready_1                  (A_IO_L2_in_5_U0_ap_ready_1),
    .A_IO_L2_in_5_U0_ap_start_1                  (A_IO_L2_in_5_U0_ap_start_1),
    .A_IO_L2_in_6_U0_ap_ready_1                  (A_IO_L2_in_6_U0_ap_ready_1),
    .A_IO_L2_in_6_U0_ap_start_1                  (A_IO_L2_in_6_U0_ap_start_1),
    .A_IO_L2_in_7_U0_ap_ready_1                  (A_IO_L2_in_7_U0_ap_ready_1),
    .A_IO_L2_in_7_U0_ap_start_1                  (A_IO_L2_in_7_U0_ap_start_1),
    .A_IO_L2_in_8_U0_ap_ready_1                  (A_IO_L2_in_8_U0_ap_ready_1),
    .A_IO_L2_in_8_U0_ap_start_1                  (A_IO_L2_in_8_U0_ap_start_1),
    .A_IO_L2_in_9_U0_ap_ready_1                  (A_IO_L2_in_9_U0_ap_ready_1),
    .A_IO_L2_in_9_U0_ap_start_1                  (A_IO_L2_in_9_U0_ap_start_1),
    .A_IO_L2_in_U0_ap_ready_1                    (A_IO_L2_in_U0_ap_ready_1),
    .A_IO_L2_in_U0_ap_start_1                    (A_IO_L2_in_U0_ap_start_1),
    .A_IO_L2_in_boundary_U0_ap_ready_1           (A_IO_L2_in_boundary_U0_ap_ready_1),
    .A_IO_L2_in_boundary_U0_ap_start_1           (A_IO_L2_in_boundary_U0_ap_start_1),
    .A_IO_L3_in_U0_ap_ready_1                    (A_IO_L3_in_U0_ap_ready_1),
    .A_IO_L3_in_U0_ap_start_1                    (A_IO_L3_in_U0_ap_start_1),
    .A_PE_dummy_12_U0_ap_ready_1                 (A_PE_dummy_12_U0_ap_ready_1),
    .A_PE_dummy_12_U0_ap_start_1                 (A_PE_dummy_12_U0_ap_start_1),
    .A_PE_dummy_13_U0_ap_ready_1                 (A_PE_dummy_13_U0_ap_ready_1),
    .A_PE_dummy_13_U0_ap_start_1                 (A_PE_dummy_13_U0_ap_start_1),
    .A_PE_dummy_14_U0_ap_ready_1                 (A_PE_dummy_14_U0_ap_ready_1),
    .A_PE_dummy_14_U0_ap_start_1                 (A_PE_dummy_14_U0_ap_start_1),
    .A_PE_dummy_15_U0_ap_ready_1                 (A_PE_dummy_15_U0_ap_ready_1),
    .A_PE_dummy_15_U0_ap_start_1                 (A_PE_dummy_15_U0_ap_start_1),
    .A_PE_dummy_16_U0_ap_ready_1                 (A_PE_dummy_16_U0_ap_ready_1),
    .A_PE_dummy_16_U0_ap_start_1                 (A_PE_dummy_16_U0_ap_start_1),
    .A_PE_dummy_17_U0_ap_ready_1                 (A_PE_dummy_17_U0_ap_ready_1),
    .A_PE_dummy_17_U0_ap_start_1                 (A_PE_dummy_17_U0_ap_start_1),
    .A_PE_dummy_18_U0_ap_ready_1                 (A_PE_dummy_18_U0_ap_ready_1),
    .A_PE_dummy_18_U0_ap_start_1                 (A_PE_dummy_18_U0_ap_start_1),
    .A_PE_dummy_19_U0_ap_ready_1                 (A_PE_dummy_19_U0_ap_ready_1),
    .A_PE_dummy_19_U0_ap_start_1                 (A_PE_dummy_19_U0_ap_start_1),
    .A_PE_dummy_20_U0_ap_ready_1                 (A_PE_dummy_20_U0_ap_ready_1),
    .A_PE_dummy_20_U0_ap_start_1                 (A_PE_dummy_20_U0_ap_start_1),
    .A_PE_dummy_21_U0_ap_ready_1                 (A_PE_dummy_21_U0_ap_ready_1),
    .A_PE_dummy_21_U0_ap_start_1                 (A_PE_dummy_21_U0_ap_start_1),
    .A_PE_dummy_22_U0_ap_ready_1                 (A_PE_dummy_22_U0_ap_ready_1),
    .A_PE_dummy_22_U0_ap_start_1                 (A_PE_dummy_22_U0_ap_start_1),
    .A_PE_dummy_23_U0_ap_ready_1                 (A_PE_dummy_23_U0_ap_ready_1),
    .A_PE_dummy_23_U0_ap_start_1                 (A_PE_dummy_23_U0_ap_start_1),
    .A_PE_dummy_U0_ap_ready_1                    (A_PE_dummy_U0_ap_ready_1),
    .A_PE_dummy_U0_ap_start_1                    (A_PE_dummy_U0_ap_start_1),
    .B_IO_L2_in_U0_ap_ready_1                    (B_IO_L2_in_U0_ap_ready_1),
    .B_IO_L2_in_U0_ap_start_1                    (B_IO_L2_in_U0_ap_start_1),
    .B_IO_L2_in_boundary_U0_ap_ready_1           (B_IO_L2_in_boundary_U0_ap_ready_1),
    .B_IO_L2_in_boundary_U0_ap_start_1           (B_IO_L2_in_boundary_U0_ap_start_1),
    .B_IO_L3_in_U0_ap_ready_1                    (B_IO_L3_in_U0_ap_ready_1),
    .B_IO_L3_in_U0_ap_start_1                    (B_IO_L3_in_U0_ap_start_1),
    .B_PE_dummy_24_U0_ap_ready_1                 (B_PE_dummy_24_U0_ap_ready_1),
    .B_PE_dummy_24_U0_ap_start_1                 (B_PE_dummy_24_U0_ap_start_1),
    .B_PE_dummy_U0_ap_ready_1                    (B_PE_dummy_U0_ap_ready_1),
    .B_PE_dummy_U0_ap_start_1                    (B_PE_dummy_U0_ap_start_1),
    .C_c_U_reset                                 (C_c_U_reset),
    .C_drain_IO_L1_out_25_U0_ap_ready_1          (C_drain_IO_L1_out_25_U0_ap_ready_1),
    .C_drain_IO_L1_out_25_U0_ap_start_1          (C_drain_IO_L1_out_25_U0_ap_start_1),
    .C_drain_IO_L1_out_26_U0_ap_ready_1          (C_drain_IO_L1_out_26_U0_ap_ready_1),
    .C_drain_IO_L1_out_26_U0_ap_start_1          (C_drain_IO_L1_out_26_U0_ap_start_1),
    .C_drain_IO_L1_out_27_U0_ap_ready_1          (C_drain_IO_L1_out_27_U0_ap_ready_1),
    .C_drain_IO_L1_out_27_U0_ap_start_1          (C_drain_IO_L1_out_27_U0_ap_start_1),
    .C_drain_IO_L1_out_28_U0_ap_ready_1          (C_drain_IO_L1_out_28_U0_ap_ready_1),
    .C_drain_IO_L1_out_28_U0_ap_start_1          (C_drain_IO_L1_out_28_U0_ap_start_1),
    .C_drain_IO_L1_out_29_U0_ap_ready_1          (C_drain_IO_L1_out_29_U0_ap_ready_1),
    .C_drain_IO_L1_out_29_U0_ap_start_1          (C_drain_IO_L1_out_29_U0_ap_start_1),
    .C_drain_IO_L1_out_30_U0_ap_ready_1          (C_drain_IO_L1_out_30_U0_ap_ready_1),
    .C_drain_IO_L1_out_30_U0_ap_start_1          (C_drain_IO_L1_out_30_U0_ap_start_1),
    .C_drain_IO_L1_out_31_U0_ap_ready_1          (C_drain_IO_L1_out_31_U0_ap_ready_1),
    .C_drain_IO_L1_out_31_U0_ap_start_1          (C_drain_IO_L1_out_31_U0_ap_start_1),
    .C_drain_IO_L1_out_32_U0_ap_ready_1          (C_drain_IO_L1_out_32_U0_ap_ready_1),
    .C_drain_IO_L1_out_32_U0_ap_start_1          (C_drain_IO_L1_out_32_U0_ap_start_1),
    .C_drain_IO_L1_out_33_U0_ap_ready_1          (C_drain_IO_L1_out_33_U0_ap_ready_1),
    .C_drain_IO_L1_out_33_U0_ap_start_1          (C_drain_IO_L1_out_33_U0_ap_start_1),
    .C_drain_IO_L1_out_34_U0_ap_ready_1          (C_drain_IO_L1_out_34_U0_ap_ready_1),
    .C_drain_IO_L1_out_34_U0_ap_start_1          (C_drain_IO_L1_out_34_U0_ap_start_1),
    .C_drain_IO_L1_out_35_U0_ap_ready_1          (C_drain_IO_L1_out_35_U0_ap_ready_1),
    .C_drain_IO_L1_out_35_U0_ap_start_1          (C_drain_IO_L1_out_35_U0_ap_start_1),
    .C_drain_IO_L1_out_37_U0_ap_ready_1          (C_drain_IO_L1_out_37_U0_ap_ready_1),
    .C_drain_IO_L1_out_37_U0_ap_start_1          (C_drain_IO_L1_out_37_U0_ap_start_1),
    .C_drain_IO_L1_out_38_U0_ap_ready_1          (C_drain_IO_L1_out_38_U0_ap_ready_1),
    .C_drain_IO_L1_out_38_U0_ap_start_1          (C_drain_IO_L1_out_38_U0_ap_start_1),
    .C_drain_IO_L1_out_39_U0_ap_ready_1          (C_drain_IO_L1_out_39_U0_ap_ready_1),
    .C_drain_IO_L1_out_39_U0_ap_start_1          (C_drain_IO_L1_out_39_U0_ap_start_1),
    .C_drain_IO_L1_out_40_U0_ap_ready_1          (C_drain_IO_L1_out_40_U0_ap_ready_1),
    .C_drain_IO_L1_out_40_U0_ap_start_1          (C_drain_IO_L1_out_40_U0_ap_start_1),
    .C_drain_IO_L1_out_41_U0_ap_ready_1          (C_drain_IO_L1_out_41_U0_ap_ready_1),
    .C_drain_IO_L1_out_41_U0_ap_start_1          (C_drain_IO_L1_out_41_U0_ap_start_1),
    .C_drain_IO_L1_out_42_U0_ap_ready_1          (C_drain_IO_L1_out_42_U0_ap_ready_1),
    .C_drain_IO_L1_out_42_U0_ap_start_1          (C_drain_IO_L1_out_42_U0_ap_start_1),
    .C_drain_IO_L1_out_43_U0_ap_ready_1          (C_drain_IO_L1_out_43_U0_ap_ready_1),
    .C_drain_IO_L1_out_43_U0_ap_start_1          (C_drain_IO_L1_out_43_U0_ap_start_1),
    .C_drain_IO_L1_out_44_U0_ap_ready_1          (C_drain_IO_L1_out_44_U0_ap_ready_1),
    .C_drain_IO_L1_out_44_U0_ap_start_1          (C_drain_IO_L1_out_44_U0_ap_start_1),
    .C_drain_IO_L1_out_45_U0_ap_ready_1          (C_drain_IO_L1_out_45_U0_ap_ready_1),
    .C_drain_IO_L1_out_45_U0_ap_start_1          (C_drain_IO_L1_out_45_U0_ap_start_1),
    .C_drain_IO_L1_out_46_U0_ap_ready_1          (C_drain_IO_L1_out_46_U0_ap_ready_1),
    .C_drain_IO_L1_out_46_U0_ap_start_1          (C_drain_IO_L1_out_46_U0_ap_start_1),
    .C_drain_IO_L1_out_47_U0_ap_ready_1          (C_drain_IO_L1_out_47_U0_ap_ready_1),
    .C_drain_IO_L1_out_47_U0_ap_start_1          (C_drain_IO_L1_out_47_U0_ap_start_1),
    .C_drain_IO_L1_out_48_U0_ap_ready_1          (C_drain_IO_L1_out_48_U0_ap_ready_1),
    .C_drain_IO_L1_out_48_U0_ap_start_1          (C_drain_IO_L1_out_48_U0_ap_start_1),
    .C_drain_IO_L1_out_U0_ap_ready_1             (C_drain_IO_L1_out_U0_ap_ready_1),
    .C_drain_IO_L1_out_U0_ap_start_1             (C_drain_IO_L1_out_U0_ap_start_1),
    .C_drain_IO_L1_out_boundary_36_U0_ap_ready_1 (C_drain_IO_L1_out_boundary_36_U0_ap_ready_1),
    .C_drain_IO_L1_out_boundary_36_U0_ap_start_1 (C_drain_IO_L1_out_boundary_36_U0_ap_start_1),
    .C_drain_IO_L1_out_boundary_U0_ap_ready_1    (C_drain_IO_L1_out_boundary_U0_ap_ready_1),
    .C_drain_IO_L1_out_boundary_U0_ap_start_1    (C_drain_IO_L1_out_boundary_U0_ap_start_1),
    .C_drain_IO_L2_out_U0_ap_ready_1             (C_drain_IO_L2_out_U0_ap_ready_1),
    .C_drain_IO_L2_out_U0_ap_start_1             (C_drain_IO_L2_out_U0_ap_start_1),
    .C_drain_IO_L2_out_boundary_U0_ap_ready_1    (C_drain_IO_L2_out_boundary_U0_ap_ready_1),
    .C_drain_IO_L2_out_boundary_U0_ap_start_1    (C_drain_IO_L2_out_boundary_U0_ap_start_1),
    .C_drain_IO_L3_out_U0_ap_ready_1             (C_drain_IO_L3_out_U0_ap_ready_1),
    .C_drain_IO_L3_out_U0_ap_start_1             (C_drain_IO_L3_out_U0_ap_start_1),
    .PE_wrapper_0_0_U0_ap_ready_1                (PE_wrapper_0_0_U0_ap_ready_1),
    .PE_wrapper_0_0_U0_ap_start_1                (PE_wrapper_0_0_U0_ap_start_1),
    .PE_wrapper_0_1_U0_ap_ready_1                (PE_wrapper_0_1_U0_ap_ready_1),
    .PE_wrapper_0_1_U0_ap_start_1                (PE_wrapper_0_1_U0_ap_start_1),
    .PE_wrapper_10_0_U0_ap_ready_1               (PE_wrapper_10_0_U0_ap_ready_1),
    .PE_wrapper_10_0_U0_ap_start_1               (PE_wrapper_10_0_U0_ap_start_1),
    .PE_wrapper_10_1_U0_ap_ready_1               (PE_wrapper_10_1_U0_ap_ready_1),
    .PE_wrapper_10_1_U0_ap_start_1               (PE_wrapper_10_1_U0_ap_start_1),
    .PE_wrapper_11_0_U0_ap_ready_1               (PE_wrapper_11_0_U0_ap_ready_1),
    .PE_wrapper_11_0_U0_ap_start_1               (PE_wrapper_11_0_U0_ap_start_1),
    .PE_wrapper_11_1_U0_ap_ready_1               (PE_wrapper_11_1_U0_ap_ready_1),
    .PE_wrapper_11_1_U0_ap_start_1               (PE_wrapper_11_1_U0_ap_start_1),
    .PE_wrapper_12_0_U0_ap_ready_1               (PE_wrapper_12_0_U0_ap_ready_1),
    .PE_wrapper_12_0_U0_ap_start_1               (PE_wrapper_12_0_U0_ap_start_1),
    .PE_wrapper_12_1_U0_ap_ready_1               (PE_wrapper_12_1_U0_ap_ready_1),
    .PE_wrapper_12_1_U0_ap_start_1               (PE_wrapper_12_1_U0_ap_start_1),
    .PE_wrapper_1_0_U0_ap_ready_1                (PE_wrapper_1_0_U0_ap_ready_1),
    .PE_wrapper_1_0_U0_ap_start_1                (PE_wrapper_1_0_U0_ap_start_1),
    .PE_wrapper_1_1_U0_ap_ready_1                (PE_wrapper_1_1_U0_ap_ready_1),
    .PE_wrapper_1_1_U0_ap_start_1                (PE_wrapper_1_1_U0_ap_start_1),
    .PE_wrapper_2_0_U0_ap_ready_1                (PE_wrapper_2_0_U0_ap_ready_1),
    .PE_wrapper_2_0_U0_ap_start_1                (PE_wrapper_2_0_U0_ap_start_1),
    .PE_wrapper_2_1_U0_ap_ready_1                (PE_wrapper_2_1_U0_ap_ready_1),
    .PE_wrapper_2_1_U0_ap_start_1                (PE_wrapper_2_1_U0_ap_start_1),
    .PE_wrapper_3_0_U0_ap_ready_1                (PE_wrapper_3_0_U0_ap_ready_1),
    .PE_wrapper_3_0_U0_ap_start_1                (PE_wrapper_3_0_U0_ap_start_1),
    .PE_wrapper_3_1_U0_ap_ready_1                (PE_wrapper_3_1_U0_ap_ready_1),
    .PE_wrapper_3_1_U0_ap_start_1                (PE_wrapper_3_1_U0_ap_start_1),
    .PE_wrapper_4_0_U0_ap_ready_1                (PE_wrapper_4_0_U0_ap_ready_1),
    .PE_wrapper_4_0_U0_ap_start_1                (PE_wrapper_4_0_U0_ap_start_1),
    .PE_wrapper_4_1_U0_ap_ready_1                (PE_wrapper_4_1_U0_ap_ready_1),
    .PE_wrapper_4_1_U0_ap_start_1                (PE_wrapper_4_1_U0_ap_start_1),
    .PE_wrapper_5_0_U0_ap_ready_1                (PE_wrapper_5_0_U0_ap_ready_1),
    .PE_wrapper_5_0_U0_ap_start_1                (PE_wrapper_5_0_U0_ap_start_1),
    .PE_wrapper_5_1_U0_ap_ready_1                (PE_wrapper_5_1_U0_ap_ready_1),
    .PE_wrapper_5_1_U0_ap_start_1                (PE_wrapper_5_1_U0_ap_start_1),
    .PE_wrapper_6_0_U0_ap_ready_1                (PE_wrapper_6_0_U0_ap_ready_1),
    .PE_wrapper_6_0_U0_ap_start_1                (PE_wrapper_6_0_U0_ap_start_1),
    .PE_wrapper_6_1_U0_ap_ready_1                (PE_wrapper_6_1_U0_ap_ready_1),
    .PE_wrapper_6_1_U0_ap_start_1                (PE_wrapper_6_1_U0_ap_start_1),
    .PE_wrapper_7_0_U0_ap_ready_1                (PE_wrapper_7_0_U0_ap_ready_1),
    .PE_wrapper_7_0_U0_ap_start_1                (PE_wrapper_7_0_U0_ap_start_1),
    .PE_wrapper_7_1_U0_ap_ready_1                (PE_wrapper_7_1_U0_ap_ready_1),
    .PE_wrapper_7_1_U0_ap_start_1                (PE_wrapper_7_1_U0_ap_start_1),
    .PE_wrapper_8_0_U0_ap_ready_1                (PE_wrapper_8_0_U0_ap_ready_1),
    .PE_wrapper_8_0_U0_ap_start_1                (PE_wrapper_8_0_U0_ap_start_1),
    .PE_wrapper_8_1_U0_ap_ready_1                (PE_wrapper_8_1_U0_ap_ready_1),
    .PE_wrapper_8_1_U0_ap_start_1                (PE_wrapper_8_1_U0_ap_start_1),
    .PE_wrapper_9_0_U0_ap_ready_1                (PE_wrapper_9_0_U0_ap_ready_1),
    .PE_wrapper_9_0_U0_ap_start_1                (PE_wrapper_9_0_U0_ap_start_1),
    .PE_wrapper_9_1_U0_ap_ready_1                (PE_wrapper_9_1_U0_ap_ready_1),
    .PE_wrapper_9_1_U0_ap_start_1                (PE_wrapper_9_1_U0_ap_start_1),
    .ap_clk                                      (ap_clk),
    .ap_rst_n                                    (ap_rst_n),
    .control_s_axi_U_ap_ready                    (control_s_axi_U_ap_ready),
    .control_s_axi_U_ap_start                    (control_s_axi_U_ap_start),
    .entry_proc_U0_ap_ready_1                    (entry_proc_U0_ap_ready_1),
    .entry_proc_U0_ap_start_1                    (entry_proc_U0_ap_start_1),
    .fifo_A_A_IO_L2_in_0_U_reset                 (fifo_A_A_IO_L2_in_0_U_reset),
    .fifo_A_A_IO_L2_in_10_U_reset                (fifo_A_A_IO_L2_in_10_U_reset),
    .fifo_A_A_IO_L2_in_11_U_reset                (fifo_A_A_IO_L2_in_11_U_reset),
    .fifo_A_A_IO_L2_in_12_U_reset                (fifo_A_A_IO_L2_in_12_U_reset),
    .fifo_A_A_IO_L2_in_1_U_reset                 (fifo_A_A_IO_L2_in_1_U_reset),
    .fifo_A_A_IO_L2_in_2_U_reset                 (fifo_A_A_IO_L2_in_2_U_reset),
    .fifo_A_A_IO_L2_in_3_U_reset                 (fifo_A_A_IO_L2_in_3_U_reset),
    .fifo_A_A_IO_L2_in_4_U_reset                 (fifo_A_A_IO_L2_in_4_U_reset),
    .fifo_A_A_IO_L2_in_5_U_reset                 (fifo_A_A_IO_L2_in_5_U_reset),
    .fifo_A_A_IO_L2_in_6_U_reset                 (fifo_A_A_IO_L2_in_6_U_reset),
    .fifo_A_A_IO_L2_in_7_U_reset                 (fifo_A_A_IO_L2_in_7_U_reset),
    .fifo_A_A_IO_L2_in_8_U_reset                 (fifo_A_A_IO_L2_in_8_U_reset),
    .fifo_A_A_IO_L2_in_9_U_reset                 (fifo_A_A_IO_L2_in_9_U_reset),
    .fifo_A_PE_0_0_U_reset                       (fifo_A_PE_0_0_U_reset),
    .fifo_A_PE_0_1_U_reset                       (fifo_A_PE_0_1_U_reset),
    .fifo_A_PE_0_2_U_reset                       (fifo_A_PE_0_2_U_reset),
    .fifo_A_PE_10_0_U_reset                      (fifo_A_PE_10_0_U_reset),
    .fifo_A_PE_10_1_U_reset                      (fifo_A_PE_10_1_U_reset),
    .fifo_A_PE_10_2_U_reset                      (fifo_A_PE_10_2_U_reset),
    .fifo_A_PE_11_0_U_reset                      (fifo_A_PE_11_0_U_reset),
    .fifo_A_PE_11_1_U_reset                      (fifo_A_PE_11_1_U_reset),
    .fifo_A_PE_11_2_U_reset                      (fifo_A_PE_11_2_U_reset),
    .fifo_A_PE_12_0_U_reset                      (fifo_A_PE_12_0_U_reset),
    .fifo_A_PE_12_1_U_reset                      (fifo_A_PE_12_1_U_reset),
    .fifo_A_PE_12_2_U_reset                      (fifo_A_PE_12_2_U_reset),
    .fifo_A_PE_1_0_U_reset                       (fifo_A_PE_1_0_U_reset),
    .fifo_A_PE_1_1_U_reset                       (fifo_A_PE_1_1_U_reset),
    .fifo_A_PE_1_2_U_reset                       (fifo_A_PE_1_2_U_reset),
    .fifo_A_PE_2_0_U_reset                       (fifo_A_PE_2_0_U_reset),
    .fifo_A_PE_2_1_U_reset                       (fifo_A_PE_2_1_U_reset),
    .fifo_A_PE_2_2_U_reset                       (fifo_A_PE_2_2_U_reset),
    .fifo_A_PE_3_0_U_reset                       (fifo_A_PE_3_0_U_reset),
    .fifo_A_PE_3_1_U_reset                       (fifo_A_PE_3_1_U_reset),
    .fifo_A_PE_3_2_U_reset                       (fifo_A_PE_3_2_U_reset),
    .fifo_A_PE_4_0_U_reset                       (fifo_A_PE_4_0_U_reset),
    .fifo_A_PE_4_1_U_reset                       (fifo_A_PE_4_1_U_reset),
    .fifo_A_PE_4_2_U_reset                       (fifo_A_PE_4_2_U_reset),
    .fifo_A_PE_5_0_U_reset                       (fifo_A_PE_5_0_U_reset),
    .fifo_A_PE_5_1_U_reset                       (fifo_A_PE_5_1_U_reset),
    .fifo_A_PE_5_2_U_reset                       (fifo_A_PE_5_2_U_reset),
    .fifo_A_PE_6_0_U_reset                       (fifo_A_PE_6_0_U_reset),
    .fifo_A_PE_6_1_U_reset                       (fifo_A_PE_6_1_U_reset),
    .fifo_A_PE_6_2_U_reset                       (fifo_A_PE_6_2_U_reset),
    .fifo_A_PE_7_0_U_reset                       (fifo_A_PE_7_0_U_reset),
    .fifo_A_PE_7_1_U_reset                       (fifo_A_PE_7_1_U_reset),
    .fifo_A_PE_7_2_U_reset                       (fifo_A_PE_7_2_U_reset),
    .fifo_A_PE_8_0_U_reset                       (fifo_A_PE_8_0_U_reset),
    .fifo_A_PE_8_1_U_reset                       (fifo_A_PE_8_1_U_reset),
    .fifo_A_PE_8_2_U_reset                       (fifo_A_PE_8_2_U_reset),
    .fifo_A_PE_9_0_U_reset                       (fifo_A_PE_9_0_U_reset),
    .fifo_A_PE_9_1_U_reset                       (fifo_A_PE_9_1_U_reset),
    .fifo_A_PE_9_2_U_reset                       (fifo_A_PE_9_2_U_reset),
    .fifo_B_B_IO_L2_in_0_U_reset                 (fifo_B_B_IO_L2_in_0_U_reset),
    .fifo_B_B_IO_L2_in_1_U_reset                 (fifo_B_B_IO_L2_in_1_U_reset),
    .fifo_B_PE_0_0_U_reset                       (fifo_B_PE_0_0_U_reset),
    .fifo_B_PE_0_1_U_reset                       (fifo_B_PE_0_1_U_reset),
    .fifo_B_PE_10_0_U_reset                      (fifo_B_PE_10_0_U_reset),
    .fifo_B_PE_10_1_U_reset                      (fifo_B_PE_10_1_U_reset),
    .fifo_B_PE_11_0_U_reset                      (fifo_B_PE_11_0_U_reset),
    .fifo_B_PE_11_1_U_reset                      (fifo_B_PE_11_1_U_reset),
    .fifo_B_PE_12_0_U_reset                      (fifo_B_PE_12_0_U_reset),
    .fifo_B_PE_12_1_U_reset                      (fifo_B_PE_12_1_U_reset),
    .fifo_B_PE_13_0_U_reset                      (fifo_B_PE_13_0_U_reset),
    .fifo_B_PE_13_1_U_reset                      (fifo_B_PE_13_1_U_reset),
    .fifo_B_PE_1_0_U_reset                       (fifo_B_PE_1_0_U_reset),
    .fifo_B_PE_1_1_U_reset                       (fifo_B_PE_1_1_U_reset),
    .fifo_B_PE_2_0_U_reset                       (fifo_B_PE_2_0_U_reset),
    .fifo_B_PE_2_1_U_reset                       (fifo_B_PE_2_1_U_reset),
    .fifo_B_PE_3_0_U_reset                       (fifo_B_PE_3_0_U_reset),
    .fifo_B_PE_3_1_U_reset                       (fifo_B_PE_3_1_U_reset),
    .fifo_B_PE_4_0_U_reset                       (fifo_B_PE_4_0_U_reset),
    .fifo_B_PE_4_1_U_reset                       (fifo_B_PE_4_1_U_reset),
    .fifo_B_PE_5_0_U_reset                       (fifo_B_PE_5_0_U_reset),
    .fifo_B_PE_5_1_U_reset                       (fifo_B_PE_5_1_U_reset),
    .fifo_B_PE_6_0_U_reset                       (fifo_B_PE_6_0_U_reset),
    .fifo_B_PE_6_1_U_reset                       (fifo_B_PE_6_1_U_reset),
    .fifo_B_PE_7_0_U_reset                       (fifo_B_PE_7_0_U_reset),
    .fifo_B_PE_7_1_U_reset                       (fifo_B_PE_7_1_U_reset),
    .fifo_B_PE_8_0_U_reset                       (fifo_B_PE_8_0_U_reset),
    .fifo_B_PE_8_1_U_reset                       (fifo_B_PE_8_1_U_reset),
    .fifo_B_PE_9_0_U_reset                       (fifo_B_PE_9_0_U_reset),
    .fifo_B_PE_9_1_U_reset                       (fifo_B_PE_9_1_U_reset),
    .fifo_C_drain_C_drain_IO_L1_out_0_0_U_reset  (fifo_C_drain_C_drain_IO_L1_out_0_0_U_reset),
    .fifo_C_drain_C_drain_IO_L1_out_0_10_U_reset (fifo_C_drain_C_drain_IO_L1_out_0_10_U_reset),
    .fifo_C_drain_C_drain_IO_L1_out_0_11_U_reset (fifo_C_drain_C_drain_IO_L1_out_0_11_U_reset),
    .fifo_C_drain_C_drain_IO_L1_out_0_12_U_reset (fifo_C_drain_C_drain_IO_L1_out_0_12_U_reset),
    .fifo_C_drain_C_drain_IO_L1_out_0_1_U_reset  (fifo_C_drain_C_drain_IO_L1_out_0_1_U_reset),
    .fifo_C_drain_C_drain_IO_L1_out_0_2_U_reset  (fifo_C_drain_C_drain_IO_L1_out_0_2_U_reset),
    .fifo_C_drain_C_drain_IO_L1_out_0_3_U_reset  (fifo_C_drain_C_drain_IO_L1_out_0_3_U_reset),
    .fifo_C_drain_C_drain_IO_L1_out_0_4_U_reset  (fifo_C_drain_C_drain_IO_L1_out_0_4_U_reset),
    .fifo_C_drain_C_drain_IO_L1_out_0_5_U_reset  (fifo_C_drain_C_drain_IO_L1_out_0_5_U_reset),
    .fifo_C_drain_C_drain_IO_L1_out_0_6_U_reset  (fifo_C_drain_C_drain_IO_L1_out_0_6_U_reset),
    .fifo_C_drain_C_drain_IO_L1_out_0_7_U_reset  (fifo_C_drain_C_drain_IO_L1_out_0_7_U_reset),
    .fifo_C_drain_C_drain_IO_L1_out_0_8_U_reset  (fifo_C_drain_C_drain_IO_L1_out_0_8_U_reset),
    .fifo_C_drain_C_drain_IO_L1_out_0_9_U_reset  (fifo_C_drain_C_drain_IO_L1_out_0_9_U_reset),
    .fifo_C_drain_C_drain_IO_L1_out_1_0_U_reset  (fifo_C_drain_C_drain_IO_L1_out_1_0_U_reset),
    .fifo_C_drain_C_drain_IO_L1_out_1_10_U_reset (fifo_C_drain_C_drain_IO_L1_out_1_10_U_reset),
    .fifo_C_drain_C_drain_IO_L1_out_1_11_U_reset (fifo_C_drain_C_drain_IO_L1_out_1_11_U_reset),
    .fifo_C_drain_C_drain_IO_L1_out_1_12_U_reset (fifo_C_drain_C_drain_IO_L1_out_1_12_U_reset),
    .fifo_C_drain_C_drain_IO_L1_out_1_1_U_reset  (fifo_C_drain_C_drain_IO_L1_out_1_1_U_reset),
    .fifo_C_drain_C_drain_IO_L1_out_1_2_U_reset  (fifo_C_drain_C_drain_IO_L1_out_1_2_U_reset),
    .fifo_C_drain_C_drain_IO_L1_out_1_3_U_reset  (fifo_C_drain_C_drain_IO_L1_out_1_3_U_reset),
    .fifo_C_drain_C_drain_IO_L1_out_1_4_U_reset  (fifo_C_drain_C_drain_IO_L1_out_1_4_U_reset),
    .fifo_C_drain_C_drain_IO_L1_out_1_5_U_reset  (fifo_C_drain_C_drain_IO_L1_out_1_5_U_reset),
    .fifo_C_drain_C_drain_IO_L1_out_1_6_U_reset  (fifo_C_drain_C_drain_IO_L1_out_1_6_U_reset),
    .fifo_C_drain_C_drain_IO_L1_out_1_7_U_reset  (fifo_C_drain_C_drain_IO_L1_out_1_7_U_reset),
    .fifo_C_drain_C_drain_IO_L1_out_1_8_U_reset  (fifo_C_drain_C_drain_IO_L1_out_1_8_U_reset),
    .fifo_C_drain_C_drain_IO_L1_out_1_9_U_reset  (fifo_C_drain_C_drain_IO_L1_out_1_9_U_reset),
    .fifo_C_drain_C_drain_IO_L2_out_0_U_reset    (fifo_C_drain_C_drain_IO_L2_out_0_U_reset),
    .fifo_C_drain_C_drain_IO_L2_out_1_U_reset    (fifo_C_drain_C_drain_IO_L2_out_1_U_reset),
    .fifo_C_drain_PE_0_0_U_reset                 (fifo_C_drain_PE_0_0_U_reset),
    .fifo_C_drain_PE_0_1_U_reset                 (fifo_C_drain_PE_0_1_U_reset),
    .fifo_C_drain_PE_10_0_U_reset                (fifo_C_drain_PE_10_0_U_reset),
    .fifo_C_drain_PE_10_1_U_reset                (fifo_C_drain_PE_10_1_U_reset),
    .fifo_C_drain_PE_11_0_U_reset                (fifo_C_drain_PE_11_0_U_reset),
    .fifo_C_drain_PE_11_1_U_reset                (fifo_C_drain_PE_11_1_U_reset),
    .fifo_C_drain_PE_12_0_U_reset                (fifo_C_drain_PE_12_0_U_reset),
    .fifo_C_drain_PE_12_1_U_reset                (fifo_C_drain_PE_12_1_U_reset),
    .fifo_C_drain_PE_1_0_U_reset                 (fifo_C_drain_PE_1_0_U_reset),
    .fifo_C_drain_PE_1_1_U_reset                 (fifo_C_drain_PE_1_1_U_reset),
    .fifo_C_drain_PE_2_0_U_reset                 (fifo_C_drain_PE_2_0_U_reset),
    .fifo_C_drain_PE_2_1_U_reset                 (fifo_C_drain_PE_2_1_U_reset),
    .fifo_C_drain_PE_3_0_U_reset                 (fifo_C_drain_PE_3_0_U_reset),
    .fifo_C_drain_PE_3_1_U_reset                 (fifo_C_drain_PE_3_1_U_reset),
    .fifo_C_drain_PE_4_0_U_reset                 (fifo_C_drain_PE_4_0_U_reset),
    .fifo_C_drain_PE_4_1_U_reset                 (fifo_C_drain_PE_4_1_U_reset),
    .fifo_C_drain_PE_5_0_U_reset                 (fifo_C_drain_PE_5_0_U_reset),
    .fifo_C_drain_PE_5_1_U_reset                 (fifo_C_drain_PE_5_1_U_reset),
    .fifo_C_drain_PE_6_0_U_reset                 (fifo_C_drain_PE_6_0_U_reset),
    .fifo_C_drain_PE_6_1_U_reset                 (fifo_C_drain_PE_6_1_U_reset),
    .fifo_C_drain_PE_7_0_U_reset                 (fifo_C_drain_PE_7_0_U_reset),
    .fifo_C_drain_PE_7_1_U_reset                 (fifo_C_drain_PE_7_1_U_reset),
    .fifo_C_drain_PE_8_0_U_reset                 (fifo_C_drain_PE_8_0_U_reset),
    .fifo_C_drain_PE_8_1_U_reset                 (fifo_C_drain_PE_8_1_U_reset),
    .fifo_C_drain_PE_9_0_U_reset                 (fifo_C_drain_PE_9_0_U_reset),
    .fifo_C_drain_PE_9_1_U_reset                 (fifo_C_drain_PE_9_1_U_reset),
    .gmem_A_m_axi_U_ARESET                       (gmem_A_m_axi_U_ARESET),
    .gmem_B_m_axi_U_ARESET                       (gmem_B_m_axi_U_ARESET),
    .gmem_C_m_axi_U_ARESET                       (gmem_C_m_axi_U_ARESET)
);

__rs_kernel3_aux_split_aux_20 #(
    .C_M_AXI_DATA_WIDTH          (C_M_AXI_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (C_M_AXI_GMEM_A_ADDR_WIDTH),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (C_M_AXI_GMEM_A_ARUSER_WIDTH),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (C_M_AXI_GMEM_A_AWUSER_WIDTH),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (C_M_AXI_GMEM_A_BUSER_WIDTH),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (C_M_AXI_GMEM_A_CACHE_VALUE),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (C_M_AXI_GMEM_A_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ID_WIDTH     (C_M_AXI_GMEM_A_ID_WIDTH),
    .C_M_AXI_GMEM_A_PROT_VALUE   (C_M_AXI_GMEM_A_PROT_VALUE),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (C_M_AXI_GMEM_A_RUSER_WIDTH),
    .C_M_AXI_GMEM_A_USER_VALUE   (C_M_AXI_GMEM_A_USER_VALUE),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (C_M_AXI_GMEM_A_WSTRB_WIDTH),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (C_M_AXI_GMEM_A_WUSER_WIDTH),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (C_M_AXI_GMEM_B_ADDR_WIDTH),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (C_M_AXI_GMEM_B_ARUSER_WIDTH),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (C_M_AXI_GMEM_B_AWUSER_WIDTH),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (C_M_AXI_GMEM_B_BUSER_WIDTH),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (C_M_AXI_GMEM_B_CACHE_VALUE),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (C_M_AXI_GMEM_B_DATA_WIDTH),
    .C_M_AXI_GMEM_B_ID_WIDTH     (C_M_AXI_GMEM_B_ID_WIDTH),
    .C_M_AXI_GMEM_B_PROT_VALUE   (C_M_AXI_GMEM_B_PROT_VALUE),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (C_M_AXI_GMEM_B_RUSER_WIDTH),
    .C_M_AXI_GMEM_B_USER_VALUE   (C_M_AXI_GMEM_B_USER_VALUE),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (C_M_AXI_GMEM_B_WSTRB_WIDTH),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (C_M_AXI_GMEM_B_WUSER_WIDTH),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (C_M_AXI_GMEM_C_ADDR_WIDTH),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (C_M_AXI_GMEM_C_ARUSER_WIDTH),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (C_M_AXI_GMEM_C_AWUSER_WIDTH),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (C_M_AXI_GMEM_C_BUSER_WIDTH),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (C_M_AXI_GMEM_C_CACHE_VALUE),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (C_M_AXI_GMEM_C_DATA_WIDTH),
    .C_M_AXI_GMEM_C_ID_WIDTH     (C_M_AXI_GMEM_C_ID_WIDTH),
    .C_M_AXI_GMEM_C_PROT_VALUE   (C_M_AXI_GMEM_C_PROT_VALUE),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (C_M_AXI_GMEM_C_RUSER_WIDTH),
    .C_M_AXI_GMEM_C_USER_VALUE   (C_M_AXI_GMEM_C_USER_VALUE),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (C_M_AXI_GMEM_C_WSTRB_WIDTH),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (C_M_AXI_GMEM_C_WUSER_WIDTH),
    .C_M_AXI_WSTRB_WIDTH         (C_M_AXI_WSTRB_WIDTH),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (C_S_AXI_CONTROL_ADDR_WIDTH),
    .C_S_AXI_CONTROL_DATA_WIDTH  (C_S_AXI_CONTROL_DATA_WIDTH),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (C_S_AXI_CONTROL_WSTRB_WIDTH),
    .C_S_AXI_DATA_WIDTH          (C_S_AXI_DATA_WIDTH),
    .C_S_AXI_WSTRB_WIDTH         (C_S_AXI_WSTRB_WIDTH)
) __rs_kernel3_aux_split_aux_20__inst (
    .A_IO_L2_in_7_U0_fifo_A_A_IO_L2_in_811_fifo_cap       (A_IO_L2_in_7_U0_fifo_A_A_IO_L2_in_811_fifo_cap),
    .A_IO_L2_in_7_U0_fifo_A_A_IO_L2_in_811_num_data_valid (A_IO_L2_in_7_U0_fifo_A_A_IO_L2_in_811_num_data_valid),
    .A_IO_L2_in_8_U0_fifo_A_A_IO_L2_in_811_fifo_cap       (A_IO_L2_in_8_U0_fifo_A_A_IO_L2_in_811_fifo_cap),
    .A_IO_L2_in_8_U0_fifo_A_A_IO_L2_in_811_num_data_valid (A_IO_L2_in_8_U0_fifo_A_A_IO_L2_in_811_num_data_valid),
    .fifo_A_A_IO_L2_in_8_U_if_fifo_cap                    (fifo_A_A_IO_L2_in_8_U_if_fifo_cap),
    .fifo_A_A_IO_L2_in_8_U_if_num_data_valid              (fifo_A_A_IO_L2_in_8_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_21 #(
    .C_M_AXI_DATA_WIDTH          (C_M_AXI_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (C_M_AXI_GMEM_A_ADDR_WIDTH),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (C_M_AXI_GMEM_A_ARUSER_WIDTH),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (C_M_AXI_GMEM_A_AWUSER_WIDTH),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (C_M_AXI_GMEM_A_BUSER_WIDTH),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (C_M_AXI_GMEM_A_CACHE_VALUE),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (C_M_AXI_GMEM_A_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ID_WIDTH     (C_M_AXI_GMEM_A_ID_WIDTH),
    .C_M_AXI_GMEM_A_PROT_VALUE   (C_M_AXI_GMEM_A_PROT_VALUE),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (C_M_AXI_GMEM_A_RUSER_WIDTH),
    .C_M_AXI_GMEM_A_USER_VALUE   (C_M_AXI_GMEM_A_USER_VALUE),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (C_M_AXI_GMEM_A_WSTRB_WIDTH),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (C_M_AXI_GMEM_A_WUSER_WIDTH),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (C_M_AXI_GMEM_B_ADDR_WIDTH),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (C_M_AXI_GMEM_B_ARUSER_WIDTH),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (C_M_AXI_GMEM_B_AWUSER_WIDTH),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (C_M_AXI_GMEM_B_BUSER_WIDTH),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (C_M_AXI_GMEM_B_CACHE_VALUE),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (C_M_AXI_GMEM_B_DATA_WIDTH),
    .C_M_AXI_GMEM_B_ID_WIDTH     (C_M_AXI_GMEM_B_ID_WIDTH),
    .C_M_AXI_GMEM_B_PROT_VALUE   (C_M_AXI_GMEM_B_PROT_VALUE),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (C_M_AXI_GMEM_B_RUSER_WIDTH),
    .C_M_AXI_GMEM_B_USER_VALUE   (C_M_AXI_GMEM_B_USER_VALUE),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (C_M_AXI_GMEM_B_WSTRB_WIDTH),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (C_M_AXI_GMEM_B_WUSER_WIDTH),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (C_M_AXI_GMEM_C_ADDR_WIDTH),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (C_M_AXI_GMEM_C_ARUSER_WIDTH),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (C_M_AXI_GMEM_C_AWUSER_WIDTH),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (C_M_AXI_GMEM_C_BUSER_WIDTH),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (C_M_AXI_GMEM_C_CACHE_VALUE),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (C_M_AXI_GMEM_C_DATA_WIDTH),
    .C_M_AXI_GMEM_C_ID_WIDTH     (C_M_AXI_GMEM_C_ID_WIDTH),
    .C_M_AXI_GMEM_C_PROT_VALUE   (C_M_AXI_GMEM_C_PROT_VALUE),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (C_M_AXI_GMEM_C_RUSER_WIDTH),
    .C_M_AXI_GMEM_C_USER_VALUE   (C_M_AXI_GMEM_C_USER_VALUE),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (C_M_AXI_GMEM_C_WSTRB_WIDTH),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (C_M_AXI_GMEM_C_WUSER_WIDTH),
    .C_M_AXI_WSTRB_WIDTH         (C_M_AXI_WSTRB_WIDTH),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (C_S_AXI_CONTROL_ADDR_WIDTH),
    .C_S_AXI_CONTROL_DATA_WIDTH  (C_S_AXI_CONTROL_DATA_WIDTH),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (C_S_AXI_CONTROL_WSTRB_WIDTH),
    .C_S_AXI_DATA_WIDTH          (C_S_AXI_DATA_WIDTH),
    .C_S_AXI_WSTRB_WIDTH         (C_S_AXI_WSTRB_WIDTH)
) __rs_kernel3_aux_split_aux_21__inst (
    .A_IO_L2_in_7_U0_fifo_A_PE_7_039_fifo_cap         (A_IO_L2_in_7_U0_fifo_A_PE_7_039_fifo_cap),
    .A_IO_L2_in_7_U0_fifo_A_PE_7_039_num_data_valid   (A_IO_L2_in_7_U0_fifo_A_PE_7_039_num_data_valid),
    .PE_wrapper_7_0_U0_fifo_A_PE_7_039_fifo_cap       (PE_wrapper_7_0_U0_fifo_A_PE_7_039_fifo_cap),
    .PE_wrapper_7_0_U0_fifo_A_PE_7_039_num_data_valid (PE_wrapper_7_0_U0_fifo_A_PE_7_039_num_data_valid),
    .fifo_A_PE_7_0_U_if_fifo_cap                      (fifo_A_PE_7_0_U_if_fifo_cap),
    .fifo_A_PE_7_0_U_if_num_data_valid                (fifo_A_PE_7_0_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_22 #(
    .C_M_AXI_DATA_WIDTH          (C_M_AXI_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (C_M_AXI_GMEM_A_ADDR_WIDTH),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (C_M_AXI_GMEM_A_ARUSER_WIDTH),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (C_M_AXI_GMEM_A_AWUSER_WIDTH),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (C_M_AXI_GMEM_A_BUSER_WIDTH),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (C_M_AXI_GMEM_A_CACHE_VALUE),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (C_M_AXI_GMEM_A_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ID_WIDTH     (C_M_AXI_GMEM_A_ID_WIDTH),
    .C_M_AXI_GMEM_A_PROT_VALUE   (C_M_AXI_GMEM_A_PROT_VALUE),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (C_M_AXI_GMEM_A_RUSER_WIDTH),
    .C_M_AXI_GMEM_A_USER_VALUE   (C_M_AXI_GMEM_A_USER_VALUE),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (C_M_AXI_GMEM_A_WSTRB_WIDTH),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (C_M_AXI_GMEM_A_WUSER_WIDTH),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (C_M_AXI_GMEM_B_ADDR_WIDTH),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (C_M_AXI_GMEM_B_ARUSER_WIDTH),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (C_M_AXI_GMEM_B_AWUSER_WIDTH),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (C_M_AXI_GMEM_B_BUSER_WIDTH),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (C_M_AXI_GMEM_B_CACHE_VALUE),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (C_M_AXI_GMEM_B_DATA_WIDTH),
    .C_M_AXI_GMEM_B_ID_WIDTH     (C_M_AXI_GMEM_B_ID_WIDTH),
    .C_M_AXI_GMEM_B_PROT_VALUE   (C_M_AXI_GMEM_B_PROT_VALUE),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (C_M_AXI_GMEM_B_RUSER_WIDTH),
    .C_M_AXI_GMEM_B_USER_VALUE   (C_M_AXI_GMEM_B_USER_VALUE),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (C_M_AXI_GMEM_B_WSTRB_WIDTH),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (C_M_AXI_GMEM_B_WUSER_WIDTH),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (C_M_AXI_GMEM_C_ADDR_WIDTH),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (C_M_AXI_GMEM_C_ARUSER_WIDTH),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (C_M_AXI_GMEM_C_AWUSER_WIDTH),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (C_M_AXI_GMEM_C_BUSER_WIDTH),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (C_M_AXI_GMEM_C_CACHE_VALUE),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (C_M_AXI_GMEM_C_DATA_WIDTH),
    .C_M_AXI_GMEM_C_ID_WIDTH     (C_M_AXI_GMEM_C_ID_WIDTH),
    .C_M_AXI_GMEM_C_PROT_VALUE   (C_M_AXI_GMEM_C_PROT_VALUE),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (C_M_AXI_GMEM_C_RUSER_WIDTH),
    .C_M_AXI_GMEM_C_USER_VALUE   (C_M_AXI_GMEM_C_USER_VALUE),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (C_M_AXI_GMEM_C_WSTRB_WIDTH),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (C_M_AXI_GMEM_C_WUSER_WIDTH),
    .C_M_AXI_WSTRB_WIDTH         (C_M_AXI_WSTRB_WIDTH),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (C_S_AXI_CONTROL_ADDR_WIDTH),
    .C_S_AXI_CONTROL_DATA_WIDTH  (C_S_AXI_CONTROL_DATA_WIDTH),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (C_S_AXI_CONTROL_WSTRB_WIDTH),
    .C_S_AXI_DATA_WIDTH          (C_S_AXI_DATA_WIDTH),
    .C_S_AXI_WSTRB_WIDTH         (C_S_AXI_WSTRB_WIDTH)
) __rs_kernel3_aux_split_aux_22__inst (
    .A_IO_L2_in_8_U0_fifo_A_A_IO_L2_in_912_fifo_cap       (A_IO_L2_in_8_U0_fifo_A_A_IO_L2_in_912_fifo_cap),
    .A_IO_L2_in_8_U0_fifo_A_A_IO_L2_in_912_num_data_valid (A_IO_L2_in_8_U0_fifo_A_A_IO_L2_in_912_num_data_valid),
    .A_IO_L2_in_9_U0_fifo_A_A_IO_L2_in_912_fifo_cap       (A_IO_L2_in_9_U0_fifo_A_A_IO_L2_in_912_fifo_cap),
    .A_IO_L2_in_9_U0_fifo_A_A_IO_L2_in_912_num_data_valid (A_IO_L2_in_9_U0_fifo_A_A_IO_L2_in_912_num_data_valid),
    .fifo_A_A_IO_L2_in_9_U_if_fifo_cap                    (fifo_A_A_IO_L2_in_9_U_if_fifo_cap),
    .fifo_A_A_IO_L2_in_9_U_if_num_data_valid              (fifo_A_A_IO_L2_in_9_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_23 #(
    .C_M_AXI_DATA_WIDTH          (C_M_AXI_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (C_M_AXI_GMEM_A_ADDR_WIDTH),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (C_M_AXI_GMEM_A_ARUSER_WIDTH),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (C_M_AXI_GMEM_A_AWUSER_WIDTH),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (C_M_AXI_GMEM_A_BUSER_WIDTH),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (C_M_AXI_GMEM_A_CACHE_VALUE),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (C_M_AXI_GMEM_A_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ID_WIDTH     (C_M_AXI_GMEM_A_ID_WIDTH),
    .C_M_AXI_GMEM_A_PROT_VALUE   (C_M_AXI_GMEM_A_PROT_VALUE),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (C_M_AXI_GMEM_A_RUSER_WIDTH),
    .C_M_AXI_GMEM_A_USER_VALUE   (C_M_AXI_GMEM_A_USER_VALUE),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (C_M_AXI_GMEM_A_WSTRB_WIDTH),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (C_M_AXI_GMEM_A_WUSER_WIDTH),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (C_M_AXI_GMEM_B_ADDR_WIDTH),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (C_M_AXI_GMEM_B_ARUSER_WIDTH),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (C_M_AXI_GMEM_B_AWUSER_WIDTH),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (C_M_AXI_GMEM_B_BUSER_WIDTH),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (C_M_AXI_GMEM_B_CACHE_VALUE),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (C_M_AXI_GMEM_B_DATA_WIDTH),
    .C_M_AXI_GMEM_B_ID_WIDTH     (C_M_AXI_GMEM_B_ID_WIDTH),
    .C_M_AXI_GMEM_B_PROT_VALUE   (C_M_AXI_GMEM_B_PROT_VALUE),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (C_M_AXI_GMEM_B_RUSER_WIDTH),
    .C_M_AXI_GMEM_B_USER_VALUE   (C_M_AXI_GMEM_B_USER_VALUE),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (C_M_AXI_GMEM_B_WSTRB_WIDTH),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (C_M_AXI_GMEM_B_WUSER_WIDTH),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (C_M_AXI_GMEM_C_ADDR_WIDTH),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (C_M_AXI_GMEM_C_ARUSER_WIDTH),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (C_M_AXI_GMEM_C_AWUSER_WIDTH),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (C_M_AXI_GMEM_C_BUSER_WIDTH),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (C_M_AXI_GMEM_C_CACHE_VALUE),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (C_M_AXI_GMEM_C_DATA_WIDTH),
    .C_M_AXI_GMEM_C_ID_WIDTH     (C_M_AXI_GMEM_C_ID_WIDTH),
    .C_M_AXI_GMEM_C_PROT_VALUE   (C_M_AXI_GMEM_C_PROT_VALUE),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (C_M_AXI_GMEM_C_RUSER_WIDTH),
    .C_M_AXI_GMEM_C_USER_VALUE   (C_M_AXI_GMEM_C_USER_VALUE),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (C_M_AXI_GMEM_C_WSTRB_WIDTH),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (C_M_AXI_GMEM_C_WUSER_WIDTH),
    .C_M_AXI_WSTRB_WIDTH         (C_M_AXI_WSTRB_WIDTH),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (C_S_AXI_CONTROL_ADDR_WIDTH),
    .C_S_AXI_CONTROL_DATA_WIDTH  (C_S_AXI_CONTROL_DATA_WIDTH),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (C_S_AXI_CONTROL_WSTRB_WIDTH),
    .C_S_AXI_DATA_WIDTH          (C_S_AXI_DATA_WIDTH),
    .C_S_AXI_WSTRB_WIDTH         (C_S_AXI_WSTRB_WIDTH)
) __rs_kernel3_aux_split_aux_23__inst (
    .A_IO_L2_in_8_U0_fifo_A_PE_8_042_fifo_cap         (A_IO_L2_in_8_U0_fifo_A_PE_8_042_fifo_cap),
    .A_IO_L2_in_8_U0_fifo_A_PE_8_042_num_data_valid   (A_IO_L2_in_8_U0_fifo_A_PE_8_042_num_data_valid),
    .PE_wrapper_8_0_U0_fifo_A_PE_8_042_fifo_cap       (PE_wrapper_8_0_U0_fifo_A_PE_8_042_fifo_cap),
    .PE_wrapper_8_0_U0_fifo_A_PE_8_042_num_data_valid (PE_wrapper_8_0_U0_fifo_A_PE_8_042_num_data_valid),
    .fifo_A_PE_8_0_U_if_fifo_cap                      (fifo_A_PE_8_0_U_if_fifo_cap),
    .fifo_A_PE_8_0_U_if_num_data_valid                (fifo_A_PE_8_0_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_24 #(
    .C_M_AXI_DATA_WIDTH          (C_M_AXI_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (C_M_AXI_GMEM_A_ADDR_WIDTH),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (C_M_AXI_GMEM_A_ARUSER_WIDTH),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (C_M_AXI_GMEM_A_AWUSER_WIDTH),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (C_M_AXI_GMEM_A_BUSER_WIDTH),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (C_M_AXI_GMEM_A_CACHE_VALUE),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (C_M_AXI_GMEM_A_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ID_WIDTH     (C_M_AXI_GMEM_A_ID_WIDTH),
    .C_M_AXI_GMEM_A_PROT_VALUE   (C_M_AXI_GMEM_A_PROT_VALUE),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (C_M_AXI_GMEM_A_RUSER_WIDTH),
    .C_M_AXI_GMEM_A_USER_VALUE   (C_M_AXI_GMEM_A_USER_VALUE),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (C_M_AXI_GMEM_A_WSTRB_WIDTH),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (C_M_AXI_GMEM_A_WUSER_WIDTH),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (C_M_AXI_GMEM_B_ADDR_WIDTH),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (C_M_AXI_GMEM_B_ARUSER_WIDTH),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (C_M_AXI_GMEM_B_AWUSER_WIDTH),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (C_M_AXI_GMEM_B_BUSER_WIDTH),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (C_M_AXI_GMEM_B_CACHE_VALUE),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (C_M_AXI_GMEM_B_DATA_WIDTH),
    .C_M_AXI_GMEM_B_ID_WIDTH     (C_M_AXI_GMEM_B_ID_WIDTH),
    .C_M_AXI_GMEM_B_PROT_VALUE   (C_M_AXI_GMEM_B_PROT_VALUE),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (C_M_AXI_GMEM_B_RUSER_WIDTH),
    .C_M_AXI_GMEM_B_USER_VALUE   (C_M_AXI_GMEM_B_USER_VALUE),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (C_M_AXI_GMEM_B_WSTRB_WIDTH),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (C_M_AXI_GMEM_B_WUSER_WIDTH),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (C_M_AXI_GMEM_C_ADDR_WIDTH),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (C_M_AXI_GMEM_C_ARUSER_WIDTH),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (C_M_AXI_GMEM_C_AWUSER_WIDTH),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (C_M_AXI_GMEM_C_BUSER_WIDTH),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (C_M_AXI_GMEM_C_CACHE_VALUE),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (C_M_AXI_GMEM_C_DATA_WIDTH),
    .C_M_AXI_GMEM_C_ID_WIDTH     (C_M_AXI_GMEM_C_ID_WIDTH),
    .C_M_AXI_GMEM_C_PROT_VALUE   (C_M_AXI_GMEM_C_PROT_VALUE),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (C_M_AXI_GMEM_C_RUSER_WIDTH),
    .C_M_AXI_GMEM_C_USER_VALUE   (C_M_AXI_GMEM_C_USER_VALUE),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (C_M_AXI_GMEM_C_WSTRB_WIDTH),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (C_M_AXI_GMEM_C_WUSER_WIDTH),
    .C_M_AXI_WSTRB_WIDTH         (C_M_AXI_WSTRB_WIDTH),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (C_S_AXI_CONTROL_ADDR_WIDTH),
    .C_S_AXI_CONTROL_DATA_WIDTH  (C_S_AXI_CONTROL_DATA_WIDTH),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (C_S_AXI_CONTROL_WSTRB_WIDTH),
    .C_S_AXI_DATA_WIDTH          (C_S_AXI_DATA_WIDTH),
    .C_S_AXI_WSTRB_WIDTH         (C_S_AXI_WSTRB_WIDTH)
) __rs_kernel3_aux_split_aux_24__inst (
    .A_IO_L2_in_9_U0_fifo_A_PE_9_045_fifo_cap         (A_IO_L2_in_9_U0_fifo_A_PE_9_045_fifo_cap),
    .A_IO_L2_in_9_U0_fifo_A_PE_9_045_num_data_valid   (A_IO_L2_in_9_U0_fifo_A_PE_9_045_num_data_valid),
    .PE_wrapper_9_0_U0_fifo_A_PE_9_045_fifo_cap       (PE_wrapper_9_0_U0_fifo_A_PE_9_045_fifo_cap),
    .PE_wrapper_9_0_U0_fifo_A_PE_9_045_num_data_valid (PE_wrapper_9_0_U0_fifo_A_PE_9_045_num_data_valid),
    .fifo_A_PE_9_0_U_if_fifo_cap                      (fifo_A_PE_9_0_U_if_fifo_cap),
    .fifo_A_PE_9_0_U_if_num_data_valid                (fifo_A_PE_9_0_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_25 #(
    .C_M_AXI_DATA_WIDTH          (C_M_AXI_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (C_M_AXI_GMEM_A_ADDR_WIDTH),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (C_M_AXI_GMEM_A_ARUSER_WIDTH),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (C_M_AXI_GMEM_A_AWUSER_WIDTH),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (C_M_AXI_GMEM_A_BUSER_WIDTH),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (C_M_AXI_GMEM_A_CACHE_VALUE),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (C_M_AXI_GMEM_A_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ID_WIDTH     (C_M_AXI_GMEM_A_ID_WIDTH),
    .C_M_AXI_GMEM_A_PROT_VALUE   (C_M_AXI_GMEM_A_PROT_VALUE),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (C_M_AXI_GMEM_A_RUSER_WIDTH),
    .C_M_AXI_GMEM_A_USER_VALUE   (C_M_AXI_GMEM_A_USER_VALUE),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (C_M_AXI_GMEM_A_WSTRB_WIDTH),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (C_M_AXI_GMEM_A_WUSER_WIDTH),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (C_M_AXI_GMEM_B_ADDR_WIDTH),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (C_M_AXI_GMEM_B_ARUSER_WIDTH),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (C_M_AXI_GMEM_B_AWUSER_WIDTH),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (C_M_AXI_GMEM_B_BUSER_WIDTH),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (C_M_AXI_GMEM_B_CACHE_VALUE),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (C_M_AXI_GMEM_B_DATA_WIDTH),
    .C_M_AXI_GMEM_B_ID_WIDTH     (C_M_AXI_GMEM_B_ID_WIDTH),
    .C_M_AXI_GMEM_B_PROT_VALUE   (C_M_AXI_GMEM_B_PROT_VALUE),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (C_M_AXI_GMEM_B_RUSER_WIDTH),
    .C_M_AXI_GMEM_B_USER_VALUE   (C_M_AXI_GMEM_B_USER_VALUE),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (C_M_AXI_GMEM_B_WSTRB_WIDTH),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (C_M_AXI_GMEM_B_WUSER_WIDTH),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (C_M_AXI_GMEM_C_ADDR_WIDTH),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (C_M_AXI_GMEM_C_ARUSER_WIDTH),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (C_M_AXI_GMEM_C_AWUSER_WIDTH),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (C_M_AXI_GMEM_C_BUSER_WIDTH),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (C_M_AXI_GMEM_C_CACHE_VALUE),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (C_M_AXI_GMEM_C_DATA_WIDTH),
    .C_M_AXI_GMEM_C_ID_WIDTH     (C_M_AXI_GMEM_C_ID_WIDTH),
    .C_M_AXI_GMEM_C_PROT_VALUE   (C_M_AXI_GMEM_C_PROT_VALUE),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (C_M_AXI_GMEM_C_RUSER_WIDTH),
    .C_M_AXI_GMEM_C_USER_VALUE   (C_M_AXI_GMEM_C_USER_VALUE),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (C_M_AXI_GMEM_C_WSTRB_WIDTH),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (C_M_AXI_GMEM_C_WUSER_WIDTH),
    .C_M_AXI_WSTRB_WIDTH         (C_M_AXI_WSTRB_WIDTH),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (C_S_AXI_CONTROL_ADDR_WIDTH),
    .C_S_AXI_CONTROL_DATA_WIDTH  (C_S_AXI_CONTROL_DATA_WIDTH),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (C_S_AXI_CONTROL_WSTRB_WIDTH),
    .C_S_AXI_DATA_WIDTH          (C_S_AXI_DATA_WIDTH),
    .C_S_AXI_WSTRB_WIDTH         (C_S_AXI_WSTRB_WIDTH)
) __rs_kernel3_aux_split_aux_25__inst (
    .A_IO_L2_in_U0_fifo_A_A_IO_L2_in_01_fifo_cap       (A_IO_L2_in_U0_fifo_A_A_IO_L2_in_01_fifo_cap),
    .A_IO_L2_in_U0_fifo_A_A_IO_L2_in_01_num_data_valid (A_IO_L2_in_U0_fifo_A_A_IO_L2_in_01_num_data_valid),
    .A_IO_L3_in_U0_fifo_A_A_IO_L2_in_01_fifo_cap       (A_IO_L3_in_U0_fifo_A_A_IO_L2_in_01_fifo_cap),
    .A_IO_L3_in_U0_fifo_A_A_IO_L2_in_01_num_data_valid (A_IO_L3_in_U0_fifo_A_A_IO_L2_in_01_num_data_valid),
    .fifo_A_A_IO_L2_in_0_U_if_fifo_cap                 (fifo_A_A_IO_L2_in_0_U_if_fifo_cap),
    .fifo_A_A_IO_L2_in_0_U_if_num_data_valid           (fifo_A_A_IO_L2_in_0_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_26 #(
    .C_M_AXI_DATA_WIDTH          (C_M_AXI_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (C_M_AXI_GMEM_A_ADDR_WIDTH),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (C_M_AXI_GMEM_A_ARUSER_WIDTH),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (C_M_AXI_GMEM_A_AWUSER_WIDTH),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (C_M_AXI_GMEM_A_BUSER_WIDTH),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (C_M_AXI_GMEM_A_CACHE_VALUE),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (C_M_AXI_GMEM_A_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ID_WIDTH     (C_M_AXI_GMEM_A_ID_WIDTH),
    .C_M_AXI_GMEM_A_PROT_VALUE   (C_M_AXI_GMEM_A_PROT_VALUE),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (C_M_AXI_GMEM_A_RUSER_WIDTH),
    .C_M_AXI_GMEM_A_USER_VALUE   (C_M_AXI_GMEM_A_USER_VALUE),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (C_M_AXI_GMEM_A_WSTRB_WIDTH),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (C_M_AXI_GMEM_A_WUSER_WIDTH),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (C_M_AXI_GMEM_B_ADDR_WIDTH),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (C_M_AXI_GMEM_B_ARUSER_WIDTH),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (C_M_AXI_GMEM_B_AWUSER_WIDTH),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (C_M_AXI_GMEM_B_BUSER_WIDTH),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (C_M_AXI_GMEM_B_CACHE_VALUE),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (C_M_AXI_GMEM_B_DATA_WIDTH),
    .C_M_AXI_GMEM_B_ID_WIDTH     (C_M_AXI_GMEM_B_ID_WIDTH),
    .C_M_AXI_GMEM_B_PROT_VALUE   (C_M_AXI_GMEM_B_PROT_VALUE),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (C_M_AXI_GMEM_B_RUSER_WIDTH),
    .C_M_AXI_GMEM_B_USER_VALUE   (C_M_AXI_GMEM_B_USER_VALUE),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (C_M_AXI_GMEM_B_WSTRB_WIDTH),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (C_M_AXI_GMEM_B_WUSER_WIDTH),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (C_M_AXI_GMEM_C_ADDR_WIDTH),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (C_M_AXI_GMEM_C_ARUSER_WIDTH),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (C_M_AXI_GMEM_C_AWUSER_WIDTH),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (C_M_AXI_GMEM_C_BUSER_WIDTH),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (C_M_AXI_GMEM_C_CACHE_VALUE),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (C_M_AXI_GMEM_C_DATA_WIDTH),
    .C_M_AXI_GMEM_C_ID_WIDTH     (C_M_AXI_GMEM_C_ID_WIDTH),
    .C_M_AXI_GMEM_C_PROT_VALUE   (C_M_AXI_GMEM_C_PROT_VALUE),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (C_M_AXI_GMEM_C_RUSER_WIDTH),
    .C_M_AXI_GMEM_C_USER_VALUE   (C_M_AXI_GMEM_C_USER_VALUE),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (C_M_AXI_GMEM_C_WSTRB_WIDTH),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (C_M_AXI_GMEM_C_WUSER_WIDTH),
    .C_M_AXI_WSTRB_WIDTH         (C_M_AXI_WSTRB_WIDTH),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (C_S_AXI_CONTROL_ADDR_WIDTH),
    .C_S_AXI_CONTROL_DATA_WIDTH  (C_S_AXI_CONTROL_DATA_WIDTH),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (C_S_AXI_CONTROL_WSTRB_WIDTH),
    .C_S_AXI_DATA_WIDTH          (C_S_AXI_DATA_WIDTH),
    .C_S_AXI_WSTRB_WIDTH         (C_S_AXI_WSTRB_WIDTH)
) __rs_kernel3_aux_split_aux_26__inst (
    .A_IO_L2_in_U0_fifo_A_PE_0_018_fifo_cap           (A_IO_L2_in_U0_fifo_A_PE_0_018_fifo_cap),
    .A_IO_L2_in_U0_fifo_A_PE_0_018_num_data_valid     (A_IO_L2_in_U0_fifo_A_PE_0_018_num_data_valid),
    .PE_wrapper_0_0_U0_fifo_A_PE_0_018_fifo_cap       (PE_wrapper_0_0_U0_fifo_A_PE_0_018_fifo_cap),
    .PE_wrapper_0_0_U0_fifo_A_PE_0_018_num_data_valid (PE_wrapper_0_0_U0_fifo_A_PE_0_018_num_data_valid),
    .fifo_A_PE_0_0_U_if_fifo_cap                      (fifo_A_PE_0_0_U_if_fifo_cap),
    .fifo_A_PE_0_0_U_if_num_data_valid                (fifo_A_PE_0_0_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_27 #(
    .C_M_AXI_DATA_WIDTH          (C_M_AXI_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (C_M_AXI_GMEM_A_ADDR_WIDTH),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (C_M_AXI_GMEM_A_ARUSER_WIDTH),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (C_M_AXI_GMEM_A_AWUSER_WIDTH),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (C_M_AXI_GMEM_A_BUSER_WIDTH),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (C_M_AXI_GMEM_A_CACHE_VALUE),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (C_M_AXI_GMEM_A_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ID_WIDTH     (C_M_AXI_GMEM_A_ID_WIDTH),
    .C_M_AXI_GMEM_A_PROT_VALUE   (C_M_AXI_GMEM_A_PROT_VALUE),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (C_M_AXI_GMEM_A_RUSER_WIDTH),
    .C_M_AXI_GMEM_A_USER_VALUE   (C_M_AXI_GMEM_A_USER_VALUE),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (C_M_AXI_GMEM_A_WSTRB_WIDTH),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (C_M_AXI_GMEM_A_WUSER_WIDTH),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (C_M_AXI_GMEM_B_ADDR_WIDTH),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (C_M_AXI_GMEM_B_ARUSER_WIDTH),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (C_M_AXI_GMEM_B_AWUSER_WIDTH),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (C_M_AXI_GMEM_B_BUSER_WIDTH),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (C_M_AXI_GMEM_B_CACHE_VALUE),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (C_M_AXI_GMEM_B_DATA_WIDTH),
    .C_M_AXI_GMEM_B_ID_WIDTH     (C_M_AXI_GMEM_B_ID_WIDTH),
    .C_M_AXI_GMEM_B_PROT_VALUE   (C_M_AXI_GMEM_B_PROT_VALUE),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (C_M_AXI_GMEM_B_RUSER_WIDTH),
    .C_M_AXI_GMEM_B_USER_VALUE   (C_M_AXI_GMEM_B_USER_VALUE),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (C_M_AXI_GMEM_B_WSTRB_WIDTH),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (C_M_AXI_GMEM_B_WUSER_WIDTH),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (C_M_AXI_GMEM_C_ADDR_WIDTH),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (C_M_AXI_GMEM_C_ARUSER_WIDTH),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (C_M_AXI_GMEM_C_AWUSER_WIDTH),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (C_M_AXI_GMEM_C_BUSER_WIDTH),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (C_M_AXI_GMEM_C_CACHE_VALUE),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (C_M_AXI_GMEM_C_DATA_WIDTH),
    .C_M_AXI_GMEM_C_ID_WIDTH     (C_M_AXI_GMEM_C_ID_WIDTH),
    .C_M_AXI_GMEM_C_PROT_VALUE   (C_M_AXI_GMEM_C_PROT_VALUE),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (C_M_AXI_GMEM_C_RUSER_WIDTH),
    .C_M_AXI_GMEM_C_USER_VALUE   (C_M_AXI_GMEM_C_USER_VALUE),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (C_M_AXI_GMEM_C_WSTRB_WIDTH),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (C_M_AXI_GMEM_C_WUSER_WIDTH),
    .C_M_AXI_WSTRB_WIDTH         (C_M_AXI_WSTRB_WIDTH),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (C_S_AXI_CONTROL_ADDR_WIDTH),
    .C_S_AXI_CONTROL_DATA_WIDTH  (C_S_AXI_CONTROL_DATA_WIDTH),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (C_S_AXI_CONTROL_WSTRB_WIDTH),
    .C_S_AXI_DATA_WIDTH          (C_S_AXI_DATA_WIDTH),
    .C_S_AXI_WSTRB_WIDTH         (C_S_AXI_WSTRB_WIDTH)
) __rs_kernel3_aux_split_aux_27__inst (
    .A_IO_L2_in_boundary_U0_fifo_A_PE_12_054_fifo_cap       (A_IO_L2_in_boundary_U0_fifo_A_PE_12_054_fifo_cap),
    .A_IO_L2_in_boundary_U0_fifo_A_PE_12_054_num_data_valid (A_IO_L2_in_boundary_U0_fifo_A_PE_12_054_num_data_valid),
    .PE_wrapper_12_0_U0_fifo_A_PE_12_054_fifo_cap           (PE_wrapper_12_0_U0_fifo_A_PE_12_054_fifo_cap),
    .PE_wrapper_12_0_U0_fifo_A_PE_12_054_num_data_valid     (PE_wrapper_12_0_U0_fifo_A_PE_12_054_num_data_valid),
    .fifo_A_PE_12_0_U_if_fifo_cap                           (fifo_A_PE_12_0_U_if_fifo_cap),
    .fifo_A_PE_12_0_U_if_num_data_valid                     (fifo_A_PE_12_0_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_28 #(
    .C_M_AXI_DATA_WIDTH          (C_M_AXI_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (C_M_AXI_GMEM_A_ADDR_WIDTH),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (C_M_AXI_GMEM_A_ARUSER_WIDTH),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (C_M_AXI_GMEM_A_AWUSER_WIDTH),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (C_M_AXI_GMEM_A_BUSER_WIDTH),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (C_M_AXI_GMEM_A_CACHE_VALUE),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (C_M_AXI_GMEM_A_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ID_WIDTH     (C_M_AXI_GMEM_A_ID_WIDTH),
    .C_M_AXI_GMEM_A_PROT_VALUE   (C_M_AXI_GMEM_A_PROT_VALUE),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (C_M_AXI_GMEM_A_RUSER_WIDTH),
    .C_M_AXI_GMEM_A_USER_VALUE   (C_M_AXI_GMEM_A_USER_VALUE),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (C_M_AXI_GMEM_A_WSTRB_WIDTH),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (C_M_AXI_GMEM_A_WUSER_WIDTH),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (C_M_AXI_GMEM_B_ADDR_WIDTH),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (C_M_AXI_GMEM_B_ARUSER_WIDTH),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (C_M_AXI_GMEM_B_AWUSER_WIDTH),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (C_M_AXI_GMEM_B_BUSER_WIDTH),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (C_M_AXI_GMEM_B_CACHE_VALUE),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (C_M_AXI_GMEM_B_DATA_WIDTH),
    .C_M_AXI_GMEM_B_ID_WIDTH     (C_M_AXI_GMEM_B_ID_WIDTH),
    .C_M_AXI_GMEM_B_PROT_VALUE   (C_M_AXI_GMEM_B_PROT_VALUE),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (C_M_AXI_GMEM_B_RUSER_WIDTH),
    .C_M_AXI_GMEM_B_USER_VALUE   (C_M_AXI_GMEM_B_USER_VALUE),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (C_M_AXI_GMEM_B_WSTRB_WIDTH),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (C_M_AXI_GMEM_B_WUSER_WIDTH),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (C_M_AXI_GMEM_C_ADDR_WIDTH),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (C_M_AXI_GMEM_C_ARUSER_WIDTH),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (C_M_AXI_GMEM_C_AWUSER_WIDTH),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (C_M_AXI_GMEM_C_BUSER_WIDTH),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (C_M_AXI_GMEM_C_CACHE_VALUE),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (C_M_AXI_GMEM_C_DATA_WIDTH),
    .C_M_AXI_GMEM_C_ID_WIDTH     (C_M_AXI_GMEM_C_ID_WIDTH),
    .C_M_AXI_GMEM_C_PROT_VALUE   (C_M_AXI_GMEM_C_PROT_VALUE),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (C_M_AXI_GMEM_C_RUSER_WIDTH),
    .C_M_AXI_GMEM_C_USER_VALUE   (C_M_AXI_GMEM_C_USER_VALUE),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (C_M_AXI_GMEM_C_WSTRB_WIDTH),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (C_M_AXI_GMEM_C_WUSER_WIDTH),
    .C_M_AXI_WSTRB_WIDTH         (C_M_AXI_WSTRB_WIDTH),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (C_S_AXI_CONTROL_ADDR_WIDTH),
    .C_S_AXI_CONTROL_DATA_WIDTH  (C_S_AXI_CONTROL_DATA_WIDTH),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (C_S_AXI_CONTROL_WSTRB_WIDTH),
    .C_S_AXI_DATA_WIDTH          (C_S_AXI_DATA_WIDTH),
    .C_S_AXI_WSTRB_WIDTH         (C_S_AXI_WSTRB_WIDTH)
) __rs_kernel3_aux_split_aux_28__inst (
    .A_PE_dummy_12_U0_ap_continue_1     (A_PE_dummy_12_U0_ap_continue_1),
    .A_PE_dummy_12_U0_ap_done_1         (A_PE_dummy_12_U0_ap_done_1),
    .A_PE_dummy_13_U0_ap_continue_1     (A_PE_dummy_13_U0_ap_continue_1),
    .A_PE_dummy_13_U0_ap_done_1         (A_PE_dummy_13_U0_ap_done_1),
    .A_PE_dummy_14_U0_ap_continue_1     (A_PE_dummy_14_U0_ap_continue_1),
    .A_PE_dummy_14_U0_ap_done_1         (A_PE_dummy_14_U0_ap_done_1),
    .A_PE_dummy_15_U0_ap_continue_1     (A_PE_dummy_15_U0_ap_continue_1),
    .A_PE_dummy_15_U0_ap_done_1         (A_PE_dummy_15_U0_ap_done_1),
    .A_PE_dummy_16_U0_ap_continue_1     (A_PE_dummy_16_U0_ap_continue_1),
    .A_PE_dummy_16_U0_ap_done_1         (A_PE_dummy_16_U0_ap_done_1),
    .A_PE_dummy_17_U0_ap_continue_1     (A_PE_dummy_17_U0_ap_continue_1),
    .A_PE_dummy_17_U0_ap_done_1         (A_PE_dummy_17_U0_ap_done_1),
    .A_PE_dummy_18_U0_ap_continue_1     (A_PE_dummy_18_U0_ap_continue_1),
    .A_PE_dummy_18_U0_ap_done_1         (A_PE_dummy_18_U0_ap_done_1),
    .A_PE_dummy_19_U0_ap_continue_1     (A_PE_dummy_19_U0_ap_continue_1),
    .A_PE_dummy_19_U0_ap_done_1         (A_PE_dummy_19_U0_ap_done_1),
    .A_PE_dummy_20_U0_ap_continue_1     (A_PE_dummy_20_U0_ap_continue_1),
    .A_PE_dummy_20_U0_ap_done_1         (A_PE_dummy_20_U0_ap_done_1),
    .A_PE_dummy_21_U0_ap_continue_1     (A_PE_dummy_21_U0_ap_continue_1),
    .A_PE_dummy_21_U0_ap_done_1         (A_PE_dummy_21_U0_ap_done_1),
    .A_PE_dummy_22_U0_ap_continue_1     (A_PE_dummy_22_U0_ap_continue_1),
    .A_PE_dummy_22_U0_ap_done_1         (A_PE_dummy_22_U0_ap_done_1),
    .A_PE_dummy_23_U0_ap_continue_1     (A_PE_dummy_23_U0_ap_continue_1),
    .A_PE_dummy_23_U0_ap_done_1         (A_PE_dummy_23_U0_ap_done_1),
    .A_PE_dummy_U0_ap_continue_1        (A_PE_dummy_U0_ap_continue_1),
    .A_PE_dummy_U0_ap_done_1            (A_PE_dummy_U0_ap_done_1),
    .B_PE_dummy_24_U0_ap_continue_1     (B_PE_dummy_24_U0_ap_continue_1),
    .B_PE_dummy_24_U0_ap_done_1         (B_PE_dummy_24_U0_ap_done_1),
    .B_PE_dummy_U0_ap_continue_1        (B_PE_dummy_U0_ap_continue_1),
    .B_PE_dummy_U0_ap_done_1            (B_PE_dummy_U0_ap_done_1),
    .C_drain_IO_L3_out_U0_ap_continue_1 (C_drain_IO_L3_out_U0_ap_continue_1),
    .C_drain_IO_L3_out_U0_ap_done_1     (C_drain_IO_L3_out_U0_ap_done_1),
    .ap_clk                             (ap_clk),
    .ap_rst_n                           (ap_rst_n),
    .control_s_axi_U_ap_continue        (control_s_axi_U_ap_continue),
    .control_s_axi_U_ap_done            (control_s_axi_U_ap_done)
);

__rs_kernel3_aux_split_aux_29 #(
    .C_M_AXI_DATA_WIDTH          (C_M_AXI_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (C_M_AXI_GMEM_A_ADDR_WIDTH),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (C_M_AXI_GMEM_A_ARUSER_WIDTH),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (C_M_AXI_GMEM_A_AWUSER_WIDTH),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (C_M_AXI_GMEM_A_BUSER_WIDTH),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (C_M_AXI_GMEM_A_CACHE_VALUE),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (C_M_AXI_GMEM_A_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ID_WIDTH     (C_M_AXI_GMEM_A_ID_WIDTH),
    .C_M_AXI_GMEM_A_PROT_VALUE   (C_M_AXI_GMEM_A_PROT_VALUE),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (C_M_AXI_GMEM_A_RUSER_WIDTH),
    .C_M_AXI_GMEM_A_USER_VALUE   (C_M_AXI_GMEM_A_USER_VALUE),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (C_M_AXI_GMEM_A_WSTRB_WIDTH),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (C_M_AXI_GMEM_A_WUSER_WIDTH),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (C_M_AXI_GMEM_B_ADDR_WIDTH),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (C_M_AXI_GMEM_B_ARUSER_WIDTH),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (C_M_AXI_GMEM_B_AWUSER_WIDTH),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (C_M_AXI_GMEM_B_BUSER_WIDTH),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (C_M_AXI_GMEM_B_CACHE_VALUE),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (C_M_AXI_GMEM_B_DATA_WIDTH),
    .C_M_AXI_GMEM_B_ID_WIDTH     (C_M_AXI_GMEM_B_ID_WIDTH),
    .C_M_AXI_GMEM_B_PROT_VALUE   (C_M_AXI_GMEM_B_PROT_VALUE),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (C_M_AXI_GMEM_B_RUSER_WIDTH),
    .C_M_AXI_GMEM_B_USER_VALUE   (C_M_AXI_GMEM_B_USER_VALUE),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (C_M_AXI_GMEM_B_WSTRB_WIDTH),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (C_M_AXI_GMEM_B_WUSER_WIDTH),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (C_M_AXI_GMEM_C_ADDR_WIDTH),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (C_M_AXI_GMEM_C_ARUSER_WIDTH),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (C_M_AXI_GMEM_C_AWUSER_WIDTH),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (C_M_AXI_GMEM_C_BUSER_WIDTH),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (C_M_AXI_GMEM_C_CACHE_VALUE),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (C_M_AXI_GMEM_C_DATA_WIDTH),
    .C_M_AXI_GMEM_C_ID_WIDTH     (C_M_AXI_GMEM_C_ID_WIDTH),
    .C_M_AXI_GMEM_C_PROT_VALUE   (C_M_AXI_GMEM_C_PROT_VALUE),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (C_M_AXI_GMEM_C_RUSER_WIDTH),
    .C_M_AXI_GMEM_C_USER_VALUE   (C_M_AXI_GMEM_C_USER_VALUE),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (C_M_AXI_GMEM_C_WSTRB_WIDTH),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (C_M_AXI_GMEM_C_WUSER_WIDTH),
    .C_M_AXI_WSTRB_WIDTH         (C_M_AXI_WSTRB_WIDTH),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (C_S_AXI_CONTROL_ADDR_WIDTH),
    .C_S_AXI_CONTROL_DATA_WIDTH  (C_S_AXI_CONTROL_DATA_WIDTH),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (C_S_AXI_CONTROL_WSTRB_WIDTH),
    .C_S_AXI_DATA_WIDTH          (C_S_AXI_DATA_WIDTH),
    .C_S_AXI_WSTRB_WIDTH         (C_S_AXI_WSTRB_WIDTH)
) __rs_kernel3_aux_split_aux_29__inst (
    .A_PE_dummy_12_U0_fifo_A_PE_1_223_fifo_cap        (A_PE_dummy_12_U0_fifo_A_PE_1_223_fifo_cap),
    .A_PE_dummy_12_U0_fifo_A_PE_1_223_num_data_valid  (A_PE_dummy_12_U0_fifo_A_PE_1_223_num_data_valid),
    .PE_wrapper_1_1_U0_fifo_A_PE_1_223_fifo_cap       (PE_wrapper_1_1_U0_fifo_A_PE_1_223_fifo_cap),
    .PE_wrapper_1_1_U0_fifo_A_PE_1_223_num_data_valid (PE_wrapper_1_1_U0_fifo_A_PE_1_223_num_data_valid),
    .fifo_A_PE_1_2_U_if_fifo_cap                      (fifo_A_PE_1_2_U_if_fifo_cap),
    .fifo_A_PE_1_2_U_if_num_data_valid                (fifo_A_PE_1_2_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_2 #(
    .C_M_AXI_DATA_WIDTH          (C_M_AXI_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (C_M_AXI_GMEM_A_ADDR_WIDTH),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (C_M_AXI_GMEM_A_ARUSER_WIDTH),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (C_M_AXI_GMEM_A_AWUSER_WIDTH),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (C_M_AXI_GMEM_A_BUSER_WIDTH),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (C_M_AXI_GMEM_A_CACHE_VALUE),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (C_M_AXI_GMEM_A_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ID_WIDTH     (C_M_AXI_GMEM_A_ID_WIDTH),
    .C_M_AXI_GMEM_A_PROT_VALUE   (C_M_AXI_GMEM_A_PROT_VALUE),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (C_M_AXI_GMEM_A_RUSER_WIDTH),
    .C_M_AXI_GMEM_A_USER_VALUE   (C_M_AXI_GMEM_A_USER_VALUE),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (C_M_AXI_GMEM_A_WSTRB_WIDTH),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (C_M_AXI_GMEM_A_WUSER_WIDTH),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (C_M_AXI_GMEM_B_ADDR_WIDTH),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (C_M_AXI_GMEM_B_ARUSER_WIDTH),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (C_M_AXI_GMEM_B_AWUSER_WIDTH),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (C_M_AXI_GMEM_B_BUSER_WIDTH),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (C_M_AXI_GMEM_B_CACHE_VALUE),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (C_M_AXI_GMEM_B_DATA_WIDTH),
    .C_M_AXI_GMEM_B_ID_WIDTH     (C_M_AXI_GMEM_B_ID_WIDTH),
    .C_M_AXI_GMEM_B_PROT_VALUE   (C_M_AXI_GMEM_B_PROT_VALUE),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (C_M_AXI_GMEM_B_RUSER_WIDTH),
    .C_M_AXI_GMEM_B_USER_VALUE   (C_M_AXI_GMEM_B_USER_VALUE),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (C_M_AXI_GMEM_B_WSTRB_WIDTH),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (C_M_AXI_GMEM_B_WUSER_WIDTH),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (C_M_AXI_GMEM_C_ADDR_WIDTH),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (C_M_AXI_GMEM_C_ARUSER_WIDTH),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (C_M_AXI_GMEM_C_AWUSER_WIDTH),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (C_M_AXI_GMEM_C_BUSER_WIDTH),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (C_M_AXI_GMEM_C_CACHE_VALUE),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (C_M_AXI_GMEM_C_DATA_WIDTH),
    .C_M_AXI_GMEM_C_ID_WIDTH     (C_M_AXI_GMEM_C_ID_WIDTH),
    .C_M_AXI_GMEM_C_PROT_VALUE   (C_M_AXI_GMEM_C_PROT_VALUE),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (C_M_AXI_GMEM_C_RUSER_WIDTH),
    .C_M_AXI_GMEM_C_USER_VALUE   (C_M_AXI_GMEM_C_USER_VALUE),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (C_M_AXI_GMEM_C_WSTRB_WIDTH),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (C_M_AXI_GMEM_C_WUSER_WIDTH),
    .C_M_AXI_WSTRB_WIDTH         (C_M_AXI_WSTRB_WIDTH),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (C_S_AXI_CONTROL_ADDR_WIDTH),
    .C_S_AXI_CONTROL_DATA_WIDTH  (C_S_AXI_CONTROL_DATA_WIDTH),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (C_S_AXI_CONTROL_WSTRB_WIDTH),
    .C_S_AXI_DATA_WIDTH          (C_S_AXI_DATA_WIDTH),
    .C_S_AXI_WSTRB_WIDTH         (C_S_AXI_WSTRB_WIDTH)
) __rs_kernel3_aux_split_aux_2__inst (
    .A_IO_L2_in_10_U0_fifo_A_A_IO_L2_in_1013_fifo_cap       (A_IO_L2_in_10_U0_fifo_A_A_IO_L2_in_1013_fifo_cap),
    .A_IO_L2_in_10_U0_fifo_A_A_IO_L2_in_1013_num_data_valid (A_IO_L2_in_10_U0_fifo_A_A_IO_L2_in_1013_num_data_valid),
    .A_IO_L2_in_9_U0_fifo_A_A_IO_L2_in_1013_fifo_cap        (A_IO_L2_in_9_U0_fifo_A_A_IO_L2_in_1013_fifo_cap),
    .A_IO_L2_in_9_U0_fifo_A_A_IO_L2_in_1013_num_data_valid  (A_IO_L2_in_9_U0_fifo_A_A_IO_L2_in_1013_num_data_valid),
    .fifo_A_A_IO_L2_in_10_U_if_fifo_cap                     (fifo_A_A_IO_L2_in_10_U_if_fifo_cap),
    .fifo_A_A_IO_L2_in_10_U_if_num_data_valid               (fifo_A_A_IO_L2_in_10_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_30 #(
    .C_M_AXI_DATA_WIDTH          (C_M_AXI_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (C_M_AXI_GMEM_A_ADDR_WIDTH),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (C_M_AXI_GMEM_A_ARUSER_WIDTH),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (C_M_AXI_GMEM_A_AWUSER_WIDTH),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (C_M_AXI_GMEM_A_BUSER_WIDTH),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (C_M_AXI_GMEM_A_CACHE_VALUE),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (C_M_AXI_GMEM_A_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ID_WIDTH     (C_M_AXI_GMEM_A_ID_WIDTH),
    .C_M_AXI_GMEM_A_PROT_VALUE   (C_M_AXI_GMEM_A_PROT_VALUE),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (C_M_AXI_GMEM_A_RUSER_WIDTH),
    .C_M_AXI_GMEM_A_USER_VALUE   (C_M_AXI_GMEM_A_USER_VALUE),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (C_M_AXI_GMEM_A_WSTRB_WIDTH),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (C_M_AXI_GMEM_A_WUSER_WIDTH),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (C_M_AXI_GMEM_B_ADDR_WIDTH),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (C_M_AXI_GMEM_B_ARUSER_WIDTH),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (C_M_AXI_GMEM_B_AWUSER_WIDTH),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (C_M_AXI_GMEM_B_BUSER_WIDTH),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (C_M_AXI_GMEM_B_CACHE_VALUE),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (C_M_AXI_GMEM_B_DATA_WIDTH),
    .C_M_AXI_GMEM_B_ID_WIDTH     (C_M_AXI_GMEM_B_ID_WIDTH),
    .C_M_AXI_GMEM_B_PROT_VALUE   (C_M_AXI_GMEM_B_PROT_VALUE),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (C_M_AXI_GMEM_B_RUSER_WIDTH),
    .C_M_AXI_GMEM_B_USER_VALUE   (C_M_AXI_GMEM_B_USER_VALUE),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (C_M_AXI_GMEM_B_WSTRB_WIDTH),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (C_M_AXI_GMEM_B_WUSER_WIDTH),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (C_M_AXI_GMEM_C_ADDR_WIDTH),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (C_M_AXI_GMEM_C_ARUSER_WIDTH),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (C_M_AXI_GMEM_C_AWUSER_WIDTH),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (C_M_AXI_GMEM_C_BUSER_WIDTH),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (C_M_AXI_GMEM_C_CACHE_VALUE),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (C_M_AXI_GMEM_C_DATA_WIDTH),
    .C_M_AXI_GMEM_C_ID_WIDTH     (C_M_AXI_GMEM_C_ID_WIDTH),
    .C_M_AXI_GMEM_C_PROT_VALUE   (C_M_AXI_GMEM_C_PROT_VALUE),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (C_M_AXI_GMEM_C_RUSER_WIDTH),
    .C_M_AXI_GMEM_C_USER_VALUE   (C_M_AXI_GMEM_C_USER_VALUE),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (C_M_AXI_GMEM_C_WSTRB_WIDTH),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (C_M_AXI_GMEM_C_WUSER_WIDTH),
    .C_M_AXI_WSTRB_WIDTH         (C_M_AXI_WSTRB_WIDTH),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (C_S_AXI_CONTROL_ADDR_WIDTH),
    .C_S_AXI_CONTROL_DATA_WIDTH  (C_S_AXI_CONTROL_DATA_WIDTH),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (C_S_AXI_CONTROL_WSTRB_WIDTH),
    .C_S_AXI_DATA_WIDTH          (C_S_AXI_DATA_WIDTH),
    .C_S_AXI_WSTRB_WIDTH         (C_S_AXI_WSTRB_WIDTH)
) __rs_kernel3_aux_split_aux_30__inst (
    .A_PE_dummy_13_U0_fifo_A_PE_2_226_fifo_cap        (A_PE_dummy_13_U0_fifo_A_PE_2_226_fifo_cap),
    .A_PE_dummy_13_U0_fifo_A_PE_2_226_num_data_valid  (A_PE_dummy_13_U0_fifo_A_PE_2_226_num_data_valid),
    .PE_wrapper_2_1_U0_fifo_A_PE_2_226_fifo_cap       (PE_wrapper_2_1_U0_fifo_A_PE_2_226_fifo_cap),
    .PE_wrapper_2_1_U0_fifo_A_PE_2_226_num_data_valid (PE_wrapper_2_1_U0_fifo_A_PE_2_226_num_data_valid),
    .fifo_A_PE_2_2_U_if_fifo_cap                      (fifo_A_PE_2_2_U_if_fifo_cap),
    .fifo_A_PE_2_2_U_if_num_data_valid                (fifo_A_PE_2_2_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_31 #(
    .C_M_AXI_DATA_WIDTH          (C_M_AXI_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (C_M_AXI_GMEM_A_ADDR_WIDTH),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (C_M_AXI_GMEM_A_ARUSER_WIDTH),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (C_M_AXI_GMEM_A_AWUSER_WIDTH),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (C_M_AXI_GMEM_A_BUSER_WIDTH),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (C_M_AXI_GMEM_A_CACHE_VALUE),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (C_M_AXI_GMEM_A_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ID_WIDTH     (C_M_AXI_GMEM_A_ID_WIDTH),
    .C_M_AXI_GMEM_A_PROT_VALUE   (C_M_AXI_GMEM_A_PROT_VALUE),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (C_M_AXI_GMEM_A_RUSER_WIDTH),
    .C_M_AXI_GMEM_A_USER_VALUE   (C_M_AXI_GMEM_A_USER_VALUE),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (C_M_AXI_GMEM_A_WSTRB_WIDTH),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (C_M_AXI_GMEM_A_WUSER_WIDTH),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (C_M_AXI_GMEM_B_ADDR_WIDTH),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (C_M_AXI_GMEM_B_ARUSER_WIDTH),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (C_M_AXI_GMEM_B_AWUSER_WIDTH),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (C_M_AXI_GMEM_B_BUSER_WIDTH),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (C_M_AXI_GMEM_B_CACHE_VALUE),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (C_M_AXI_GMEM_B_DATA_WIDTH),
    .C_M_AXI_GMEM_B_ID_WIDTH     (C_M_AXI_GMEM_B_ID_WIDTH),
    .C_M_AXI_GMEM_B_PROT_VALUE   (C_M_AXI_GMEM_B_PROT_VALUE),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (C_M_AXI_GMEM_B_RUSER_WIDTH),
    .C_M_AXI_GMEM_B_USER_VALUE   (C_M_AXI_GMEM_B_USER_VALUE),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (C_M_AXI_GMEM_B_WSTRB_WIDTH),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (C_M_AXI_GMEM_B_WUSER_WIDTH),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (C_M_AXI_GMEM_C_ADDR_WIDTH),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (C_M_AXI_GMEM_C_ARUSER_WIDTH),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (C_M_AXI_GMEM_C_AWUSER_WIDTH),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (C_M_AXI_GMEM_C_BUSER_WIDTH),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (C_M_AXI_GMEM_C_CACHE_VALUE),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (C_M_AXI_GMEM_C_DATA_WIDTH),
    .C_M_AXI_GMEM_C_ID_WIDTH     (C_M_AXI_GMEM_C_ID_WIDTH),
    .C_M_AXI_GMEM_C_PROT_VALUE   (C_M_AXI_GMEM_C_PROT_VALUE),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (C_M_AXI_GMEM_C_RUSER_WIDTH),
    .C_M_AXI_GMEM_C_USER_VALUE   (C_M_AXI_GMEM_C_USER_VALUE),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (C_M_AXI_GMEM_C_WSTRB_WIDTH),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (C_M_AXI_GMEM_C_WUSER_WIDTH),
    .C_M_AXI_WSTRB_WIDTH         (C_M_AXI_WSTRB_WIDTH),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (C_S_AXI_CONTROL_ADDR_WIDTH),
    .C_S_AXI_CONTROL_DATA_WIDTH  (C_S_AXI_CONTROL_DATA_WIDTH),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (C_S_AXI_CONTROL_WSTRB_WIDTH),
    .C_S_AXI_DATA_WIDTH          (C_S_AXI_DATA_WIDTH),
    .C_S_AXI_WSTRB_WIDTH         (C_S_AXI_WSTRB_WIDTH)
) __rs_kernel3_aux_split_aux_31__inst (
    .A_PE_dummy_14_U0_fifo_A_PE_3_229_fifo_cap        (A_PE_dummy_14_U0_fifo_A_PE_3_229_fifo_cap),
    .A_PE_dummy_14_U0_fifo_A_PE_3_229_num_data_valid  (A_PE_dummy_14_U0_fifo_A_PE_3_229_num_data_valid),
    .PE_wrapper_3_1_U0_fifo_A_PE_3_229_fifo_cap       (PE_wrapper_3_1_U0_fifo_A_PE_3_229_fifo_cap),
    .PE_wrapper_3_1_U0_fifo_A_PE_3_229_num_data_valid (PE_wrapper_3_1_U0_fifo_A_PE_3_229_num_data_valid),
    .fifo_A_PE_3_2_U_if_fifo_cap                      (fifo_A_PE_3_2_U_if_fifo_cap),
    .fifo_A_PE_3_2_U_if_num_data_valid                (fifo_A_PE_3_2_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_32 #(
    .C_M_AXI_DATA_WIDTH          (C_M_AXI_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (C_M_AXI_GMEM_A_ADDR_WIDTH),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (C_M_AXI_GMEM_A_ARUSER_WIDTH),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (C_M_AXI_GMEM_A_AWUSER_WIDTH),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (C_M_AXI_GMEM_A_BUSER_WIDTH),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (C_M_AXI_GMEM_A_CACHE_VALUE),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (C_M_AXI_GMEM_A_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ID_WIDTH     (C_M_AXI_GMEM_A_ID_WIDTH),
    .C_M_AXI_GMEM_A_PROT_VALUE   (C_M_AXI_GMEM_A_PROT_VALUE),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (C_M_AXI_GMEM_A_RUSER_WIDTH),
    .C_M_AXI_GMEM_A_USER_VALUE   (C_M_AXI_GMEM_A_USER_VALUE),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (C_M_AXI_GMEM_A_WSTRB_WIDTH),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (C_M_AXI_GMEM_A_WUSER_WIDTH),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (C_M_AXI_GMEM_B_ADDR_WIDTH),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (C_M_AXI_GMEM_B_ARUSER_WIDTH),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (C_M_AXI_GMEM_B_AWUSER_WIDTH),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (C_M_AXI_GMEM_B_BUSER_WIDTH),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (C_M_AXI_GMEM_B_CACHE_VALUE),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (C_M_AXI_GMEM_B_DATA_WIDTH),
    .C_M_AXI_GMEM_B_ID_WIDTH     (C_M_AXI_GMEM_B_ID_WIDTH),
    .C_M_AXI_GMEM_B_PROT_VALUE   (C_M_AXI_GMEM_B_PROT_VALUE),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (C_M_AXI_GMEM_B_RUSER_WIDTH),
    .C_M_AXI_GMEM_B_USER_VALUE   (C_M_AXI_GMEM_B_USER_VALUE),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (C_M_AXI_GMEM_B_WSTRB_WIDTH),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (C_M_AXI_GMEM_B_WUSER_WIDTH),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (C_M_AXI_GMEM_C_ADDR_WIDTH),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (C_M_AXI_GMEM_C_ARUSER_WIDTH),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (C_M_AXI_GMEM_C_AWUSER_WIDTH),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (C_M_AXI_GMEM_C_BUSER_WIDTH),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (C_M_AXI_GMEM_C_CACHE_VALUE),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (C_M_AXI_GMEM_C_DATA_WIDTH),
    .C_M_AXI_GMEM_C_ID_WIDTH     (C_M_AXI_GMEM_C_ID_WIDTH),
    .C_M_AXI_GMEM_C_PROT_VALUE   (C_M_AXI_GMEM_C_PROT_VALUE),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (C_M_AXI_GMEM_C_RUSER_WIDTH),
    .C_M_AXI_GMEM_C_USER_VALUE   (C_M_AXI_GMEM_C_USER_VALUE),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (C_M_AXI_GMEM_C_WSTRB_WIDTH),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (C_M_AXI_GMEM_C_WUSER_WIDTH),
    .C_M_AXI_WSTRB_WIDTH         (C_M_AXI_WSTRB_WIDTH),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (C_S_AXI_CONTROL_ADDR_WIDTH),
    .C_S_AXI_CONTROL_DATA_WIDTH  (C_S_AXI_CONTROL_DATA_WIDTH),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (C_S_AXI_CONTROL_WSTRB_WIDTH),
    .C_S_AXI_DATA_WIDTH          (C_S_AXI_DATA_WIDTH),
    .C_S_AXI_WSTRB_WIDTH         (C_S_AXI_WSTRB_WIDTH)
) __rs_kernel3_aux_split_aux_32__inst (
    .A_PE_dummy_15_U0_fifo_A_PE_4_232_fifo_cap        (A_PE_dummy_15_U0_fifo_A_PE_4_232_fifo_cap),
    .A_PE_dummy_15_U0_fifo_A_PE_4_232_num_data_valid  (A_PE_dummy_15_U0_fifo_A_PE_4_232_num_data_valid),
    .PE_wrapper_4_1_U0_fifo_A_PE_4_232_fifo_cap       (PE_wrapper_4_1_U0_fifo_A_PE_4_232_fifo_cap),
    .PE_wrapper_4_1_U0_fifo_A_PE_4_232_num_data_valid (PE_wrapper_4_1_U0_fifo_A_PE_4_232_num_data_valid),
    .fifo_A_PE_4_2_U_if_fifo_cap                      (fifo_A_PE_4_2_U_if_fifo_cap),
    .fifo_A_PE_4_2_U_if_num_data_valid                (fifo_A_PE_4_2_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_33 #(
    .C_M_AXI_DATA_WIDTH          (C_M_AXI_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (C_M_AXI_GMEM_A_ADDR_WIDTH),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (C_M_AXI_GMEM_A_ARUSER_WIDTH),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (C_M_AXI_GMEM_A_AWUSER_WIDTH),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (C_M_AXI_GMEM_A_BUSER_WIDTH),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (C_M_AXI_GMEM_A_CACHE_VALUE),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (C_M_AXI_GMEM_A_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ID_WIDTH     (C_M_AXI_GMEM_A_ID_WIDTH),
    .C_M_AXI_GMEM_A_PROT_VALUE   (C_M_AXI_GMEM_A_PROT_VALUE),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (C_M_AXI_GMEM_A_RUSER_WIDTH),
    .C_M_AXI_GMEM_A_USER_VALUE   (C_M_AXI_GMEM_A_USER_VALUE),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (C_M_AXI_GMEM_A_WSTRB_WIDTH),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (C_M_AXI_GMEM_A_WUSER_WIDTH),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (C_M_AXI_GMEM_B_ADDR_WIDTH),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (C_M_AXI_GMEM_B_ARUSER_WIDTH),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (C_M_AXI_GMEM_B_AWUSER_WIDTH),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (C_M_AXI_GMEM_B_BUSER_WIDTH),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (C_M_AXI_GMEM_B_CACHE_VALUE),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (C_M_AXI_GMEM_B_DATA_WIDTH),
    .C_M_AXI_GMEM_B_ID_WIDTH     (C_M_AXI_GMEM_B_ID_WIDTH),
    .C_M_AXI_GMEM_B_PROT_VALUE   (C_M_AXI_GMEM_B_PROT_VALUE),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (C_M_AXI_GMEM_B_RUSER_WIDTH),
    .C_M_AXI_GMEM_B_USER_VALUE   (C_M_AXI_GMEM_B_USER_VALUE),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (C_M_AXI_GMEM_B_WSTRB_WIDTH),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (C_M_AXI_GMEM_B_WUSER_WIDTH),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (C_M_AXI_GMEM_C_ADDR_WIDTH),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (C_M_AXI_GMEM_C_ARUSER_WIDTH),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (C_M_AXI_GMEM_C_AWUSER_WIDTH),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (C_M_AXI_GMEM_C_BUSER_WIDTH),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (C_M_AXI_GMEM_C_CACHE_VALUE),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (C_M_AXI_GMEM_C_DATA_WIDTH),
    .C_M_AXI_GMEM_C_ID_WIDTH     (C_M_AXI_GMEM_C_ID_WIDTH),
    .C_M_AXI_GMEM_C_PROT_VALUE   (C_M_AXI_GMEM_C_PROT_VALUE),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (C_M_AXI_GMEM_C_RUSER_WIDTH),
    .C_M_AXI_GMEM_C_USER_VALUE   (C_M_AXI_GMEM_C_USER_VALUE),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (C_M_AXI_GMEM_C_WSTRB_WIDTH),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (C_M_AXI_GMEM_C_WUSER_WIDTH),
    .C_M_AXI_WSTRB_WIDTH         (C_M_AXI_WSTRB_WIDTH),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (C_S_AXI_CONTROL_ADDR_WIDTH),
    .C_S_AXI_CONTROL_DATA_WIDTH  (C_S_AXI_CONTROL_DATA_WIDTH),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (C_S_AXI_CONTROL_WSTRB_WIDTH),
    .C_S_AXI_DATA_WIDTH          (C_S_AXI_DATA_WIDTH),
    .C_S_AXI_WSTRB_WIDTH         (C_S_AXI_WSTRB_WIDTH)
) __rs_kernel3_aux_split_aux_33__inst (
    .A_PE_dummy_16_U0_fifo_A_PE_5_235_fifo_cap        (A_PE_dummy_16_U0_fifo_A_PE_5_235_fifo_cap),
    .A_PE_dummy_16_U0_fifo_A_PE_5_235_num_data_valid  (A_PE_dummy_16_U0_fifo_A_PE_5_235_num_data_valid),
    .PE_wrapper_5_1_U0_fifo_A_PE_5_235_fifo_cap       (PE_wrapper_5_1_U0_fifo_A_PE_5_235_fifo_cap),
    .PE_wrapper_5_1_U0_fifo_A_PE_5_235_num_data_valid (PE_wrapper_5_1_U0_fifo_A_PE_5_235_num_data_valid),
    .fifo_A_PE_5_2_U_if_fifo_cap                      (fifo_A_PE_5_2_U_if_fifo_cap),
    .fifo_A_PE_5_2_U_if_num_data_valid                (fifo_A_PE_5_2_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_34 #(
    .C_M_AXI_DATA_WIDTH          (C_M_AXI_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (C_M_AXI_GMEM_A_ADDR_WIDTH),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (C_M_AXI_GMEM_A_ARUSER_WIDTH),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (C_M_AXI_GMEM_A_AWUSER_WIDTH),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (C_M_AXI_GMEM_A_BUSER_WIDTH),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (C_M_AXI_GMEM_A_CACHE_VALUE),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (C_M_AXI_GMEM_A_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ID_WIDTH     (C_M_AXI_GMEM_A_ID_WIDTH),
    .C_M_AXI_GMEM_A_PROT_VALUE   (C_M_AXI_GMEM_A_PROT_VALUE),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (C_M_AXI_GMEM_A_RUSER_WIDTH),
    .C_M_AXI_GMEM_A_USER_VALUE   (C_M_AXI_GMEM_A_USER_VALUE),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (C_M_AXI_GMEM_A_WSTRB_WIDTH),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (C_M_AXI_GMEM_A_WUSER_WIDTH),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (C_M_AXI_GMEM_B_ADDR_WIDTH),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (C_M_AXI_GMEM_B_ARUSER_WIDTH),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (C_M_AXI_GMEM_B_AWUSER_WIDTH),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (C_M_AXI_GMEM_B_BUSER_WIDTH),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (C_M_AXI_GMEM_B_CACHE_VALUE),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (C_M_AXI_GMEM_B_DATA_WIDTH),
    .C_M_AXI_GMEM_B_ID_WIDTH     (C_M_AXI_GMEM_B_ID_WIDTH),
    .C_M_AXI_GMEM_B_PROT_VALUE   (C_M_AXI_GMEM_B_PROT_VALUE),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (C_M_AXI_GMEM_B_RUSER_WIDTH),
    .C_M_AXI_GMEM_B_USER_VALUE   (C_M_AXI_GMEM_B_USER_VALUE),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (C_M_AXI_GMEM_B_WSTRB_WIDTH),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (C_M_AXI_GMEM_B_WUSER_WIDTH),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (C_M_AXI_GMEM_C_ADDR_WIDTH),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (C_M_AXI_GMEM_C_ARUSER_WIDTH),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (C_M_AXI_GMEM_C_AWUSER_WIDTH),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (C_M_AXI_GMEM_C_BUSER_WIDTH),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (C_M_AXI_GMEM_C_CACHE_VALUE),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (C_M_AXI_GMEM_C_DATA_WIDTH),
    .C_M_AXI_GMEM_C_ID_WIDTH     (C_M_AXI_GMEM_C_ID_WIDTH),
    .C_M_AXI_GMEM_C_PROT_VALUE   (C_M_AXI_GMEM_C_PROT_VALUE),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (C_M_AXI_GMEM_C_RUSER_WIDTH),
    .C_M_AXI_GMEM_C_USER_VALUE   (C_M_AXI_GMEM_C_USER_VALUE),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (C_M_AXI_GMEM_C_WSTRB_WIDTH),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (C_M_AXI_GMEM_C_WUSER_WIDTH),
    .C_M_AXI_WSTRB_WIDTH         (C_M_AXI_WSTRB_WIDTH),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (C_S_AXI_CONTROL_ADDR_WIDTH),
    .C_S_AXI_CONTROL_DATA_WIDTH  (C_S_AXI_CONTROL_DATA_WIDTH),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (C_S_AXI_CONTROL_WSTRB_WIDTH),
    .C_S_AXI_DATA_WIDTH          (C_S_AXI_DATA_WIDTH),
    .C_S_AXI_WSTRB_WIDTH         (C_S_AXI_WSTRB_WIDTH)
) __rs_kernel3_aux_split_aux_34__inst (
    .A_PE_dummy_17_U0_fifo_A_PE_6_238_fifo_cap        (A_PE_dummy_17_U0_fifo_A_PE_6_238_fifo_cap),
    .A_PE_dummy_17_U0_fifo_A_PE_6_238_num_data_valid  (A_PE_dummy_17_U0_fifo_A_PE_6_238_num_data_valid),
    .PE_wrapper_6_1_U0_fifo_A_PE_6_238_fifo_cap       (PE_wrapper_6_1_U0_fifo_A_PE_6_238_fifo_cap),
    .PE_wrapper_6_1_U0_fifo_A_PE_6_238_num_data_valid (PE_wrapper_6_1_U0_fifo_A_PE_6_238_num_data_valid),
    .fifo_A_PE_6_2_U_if_fifo_cap                      (fifo_A_PE_6_2_U_if_fifo_cap),
    .fifo_A_PE_6_2_U_if_num_data_valid                (fifo_A_PE_6_2_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_35 #(
    .C_M_AXI_DATA_WIDTH          (C_M_AXI_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (C_M_AXI_GMEM_A_ADDR_WIDTH),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (C_M_AXI_GMEM_A_ARUSER_WIDTH),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (C_M_AXI_GMEM_A_AWUSER_WIDTH),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (C_M_AXI_GMEM_A_BUSER_WIDTH),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (C_M_AXI_GMEM_A_CACHE_VALUE),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (C_M_AXI_GMEM_A_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ID_WIDTH     (C_M_AXI_GMEM_A_ID_WIDTH),
    .C_M_AXI_GMEM_A_PROT_VALUE   (C_M_AXI_GMEM_A_PROT_VALUE),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (C_M_AXI_GMEM_A_RUSER_WIDTH),
    .C_M_AXI_GMEM_A_USER_VALUE   (C_M_AXI_GMEM_A_USER_VALUE),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (C_M_AXI_GMEM_A_WSTRB_WIDTH),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (C_M_AXI_GMEM_A_WUSER_WIDTH),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (C_M_AXI_GMEM_B_ADDR_WIDTH),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (C_M_AXI_GMEM_B_ARUSER_WIDTH),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (C_M_AXI_GMEM_B_AWUSER_WIDTH),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (C_M_AXI_GMEM_B_BUSER_WIDTH),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (C_M_AXI_GMEM_B_CACHE_VALUE),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (C_M_AXI_GMEM_B_DATA_WIDTH),
    .C_M_AXI_GMEM_B_ID_WIDTH     (C_M_AXI_GMEM_B_ID_WIDTH),
    .C_M_AXI_GMEM_B_PROT_VALUE   (C_M_AXI_GMEM_B_PROT_VALUE),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (C_M_AXI_GMEM_B_RUSER_WIDTH),
    .C_M_AXI_GMEM_B_USER_VALUE   (C_M_AXI_GMEM_B_USER_VALUE),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (C_M_AXI_GMEM_B_WSTRB_WIDTH),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (C_M_AXI_GMEM_B_WUSER_WIDTH),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (C_M_AXI_GMEM_C_ADDR_WIDTH),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (C_M_AXI_GMEM_C_ARUSER_WIDTH),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (C_M_AXI_GMEM_C_AWUSER_WIDTH),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (C_M_AXI_GMEM_C_BUSER_WIDTH),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (C_M_AXI_GMEM_C_CACHE_VALUE),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (C_M_AXI_GMEM_C_DATA_WIDTH),
    .C_M_AXI_GMEM_C_ID_WIDTH     (C_M_AXI_GMEM_C_ID_WIDTH),
    .C_M_AXI_GMEM_C_PROT_VALUE   (C_M_AXI_GMEM_C_PROT_VALUE),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (C_M_AXI_GMEM_C_RUSER_WIDTH),
    .C_M_AXI_GMEM_C_USER_VALUE   (C_M_AXI_GMEM_C_USER_VALUE),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (C_M_AXI_GMEM_C_WSTRB_WIDTH),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (C_M_AXI_GMEM_C_WUSER_WIDTH),
    .C_M_AXI_WSTRB_WIDTH         (C_M_AXI_WSTRB_WIDTH),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (C_S_AXI_CONTROL_ADDR_WIDTH),
    .C_S_AXI_CONTROL_DATA_WIDTH  (C_S_AXI_CONTROL_DATA_WIDTH),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (C_S_AXI_CONTROL_WSTRB_WIDTH),
    .C_S_AXI_DATA_WIDTH          (C_S_AXI_DATA_WIDTH),
    .C_S_AXI_WSTRB_WIDTH         (C_S_AXI_WSTRB_WIDTH)
) __rs_kernel3_aux_split_aux_35__inst (
    .A_PE_dummy_18_U0_fifo_A_PE_7_241_fifo_cap        (A_PE_dummy_18_U0_fifo_A_PE_7_241_fifo_cap),
    .A_PE_dummy_18_U0_fifo_A_PE_7_241_num_data_valid  (A_PE_dummy_18_U0_fifo_A_PE_7_241_num_data_valid),
    .PE_wrapper_7_1_U0_fifo_A_PE_7_241_fifo_cap       (PE_wrapper_7_1_U0_fifo_A_PE_7_241_fifo_cap),
    .PE_wrapper_7_1_U0_fifo_A_PE_7_241_num_data_valid (PE_wrapper_7_1_U0_fifo_A_PE_7_241_num_data_valid),
    .fifo_A_PE_7_2_U_if_fifo_cap                      (fifo_A_PE_7_2_U_if_fifo_cap),
    .fifo_A_PE_7_2_U_if_num_data_valid                (fifo_A_PE_7_2_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_36 #(
    .C_M_AXI_DATA_WIDTH          (C_M_AXI_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (C_M_AXI_GMEM_A_ADDR_WIDTH),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (C_M_AXI_GMEM_A_ARUSER_WIDTH),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (C_M_AXI_GMEM_A_AWUSER_WIDTH),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (C_M_AXI_GMEM_A_BUSER_WIDTH),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (C_M_AXI_GMEM_A_CACHE_VALUE),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (C_M_AXI_GMEM_A_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ID_WIDTH     (C_M_AXI_GMEM_A_ID_WIDTH),
    .C_M_AXI_GMEM_A_PROT_VALUE   (C_M_AXI_GMEM_A_PROT_VALUE),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (C_M_AXI_GMEM_A_RUSER_WIDTH),
    .C_M_AXI_GMEM_A_USER_VALUE   (C_M_AXI_GMEM_A_USER_VALUE),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (C_M_AXI_GMEM_A_WSTRB_WIDTH),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (C_M_AXI_GMEM_A_WUSER_WIDTH),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (C_M_AXI_GMEM_B_ADDR_WIDTH),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (C_M_AXI_GMEM_B_ARUSER_WIDTH),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (C_M_AXI_GMEM_B_AWUSER_WIDTH),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (C_M_AXI_GMEM_B_BUSER_WIDTH),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (C_M_AXI_GMEM_B_CACHE_VALUE),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (C_M_AXI_GMEM_B_DATA_WIDTH),
    .C_M_AXI_GMEM_B_ID_WIDTH     (C_M_AXI_GMEM_B_ID_WIDTH),
    .C_M_AXI_GMEM_B_PROT_VALUE   (C_M_AXI_GMEM_B_PROT_VALUE),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (C_M_AXI_GMEM_B_RUSER_WIDTH),
    .C_M_AXI_GMEM_B_USER_VALUE   (C_M_AXI_GMEM_B_USER_VALUE),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (C_M_AXI_GMEM_B_WSTRB_WIDTH),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (C_M_AXI_GMEM_B_WUSER_WIDTH),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (C_M_AXI_GMEM_C_ADDR_WIDTH),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (C_M_AXI_GMEM_C_ARUSER_WIDTH),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (C_M_AXI_GMEM_C_AWUSER_WIDTH),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (C_M_AXI_GMEM_C_BUSER_WIDTH),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (C_M_AXI_GMEM_C_CACHE_VALUE),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (C_M_AXI_GMEM_C_DATA_WIDTH),
    .C_M_AXI_GMEM_C_ID_WIDTH     (C_M_AXI_GMEM_C_ID_WIDTH),
    .C_M_AXI_GMEM_C_PROT_VALUE   (C_M_AXI_GMEM_C_PROT_VALUE),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (C_M_AXI_GMEM_C_RUSER_WIDTH),
    .C_M_AXI_GMEM_C_USER_VALUE   (C_M_AXI_GMEM_C_USER_VALUE),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (C_M_AXI_GMEM_C_WSTRB_WIDTH),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (C_M_AXI_GMEM_C_WUSER_WIDTH),
    .C_M_AXI_WSTRB_WIDTH         (C_M_AXI_WSTRB_WIDTH),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (C_S_AXI_CONTROL_ADDR_WIDTH),
    .C_S_AXI_CONTROL_DATA_WIDTH  (C_S_AXI_CONTROL_DATA_WIDTH),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (C_S_AXI_CONTROL_WSTRB_WIDTH),
    .C_S_AXI_DATA_WIDTH          (C_S_AXI_DATA_WIDTH),
    .C_S_AXI_WSTRB_WIDTH         (C_S_AXI_WSTRB_WIDTH)
) __rs_kernel3_aux_split_aux_36__inst (
    .A_PE_dummy_19_U0_fifo_A_PE_8_244_fifo_cap        (A_PE_dummy_19_U0_fifo_A_PE_8_244_fifo_cap),
    .A_PE_dummy_19_U0_fifo_A_PE_8_244_num_data_valid  (A_PE_dummy_19_U0_fifo_A_PE_8_244_num_data_valid),
    .PE_wrapper_8_1_U0_fifo_A_PE_8_244_fifo_cap       (PE_wrapper_8_1_U0_fifo_A_PE_8_244_fifo_cap),
    .PE_wrapper_8_1_U0_fifo_A_PE_8_244_num_data_valid (PE_wrapper_8_1_U0_fifo_A_PE_8_244_num_data_valid),
    .fifo_A_PE_8_2_U_if_fifo_cap                      (fifo_A_PE_8_2_U_if_fifo_cap),
    .fifo_A_PE_8_2_U_if_num_data_valid                (fifo_A_PE_8_2_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_37 #(
    .C_M_AXI_DATA_WIDTH          (C_M_AXI_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (C_M_AXI_GMEM_A_ADDR_WIDTH),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (C_M_AXI_GMEM_A_ARUSER_WIDTH),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (C_M_AXI_GMEM_A_AWUSER_WIDTH),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (C_M_AXI_GMEM_A_BUSER_WIDTH),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (C_M_AXI_GMEM_A_CACHE_VALUE),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (C_M_AXI_GMEM_A_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ID_WIDTH     (C_M_AXI_GMEM_A_ID_WIDTH),
    .C_M_AXI_GMEM_A_PROT_VALUE   (C_M_AXI_GMEM_A_PROT_VALUE),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (C_M_AXI_GMEM_A_RUSER_WIDTH),
    .C_M_AXI_GMEM_A_USER_VALUE   (C_M_AXI_GMEM_A_USER_VALUE),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (C_M_AXI_GMEM_A_WSTRB_WIDTH),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (C_M_AXI_GMEM_A_WUSER_WIDTH),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (C_M_AXI_GMEM_B_ADDR_WIDTH),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (C_M_AXI_GMEM_B_ARUSER_WIDTH),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (C_M_AXI_GMEM_B_AWUSER_WIDTH),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (C_M_AXI_GMEM_B_BUSER_WIDTH),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (C_M_AXI_GMEM_B_CACHE_VALUE),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (C_M_AXI_GMEM_B_DATA_WIDTH),
    .C_M_AXI_GMEM_B_ID_WIDTH     (C_M_AXI_GMEM_B_ID_WIDTH),
    .C_M_AXI_GMEM_B_PROT_VALUE   (C_M_AXI_GMEM_B_PROT_VALUE),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (C_M_AXI_GMEM_B_RUSER_WIDTH),
    .C_M_AXI_GMEM_B_USER_VALUE   (C_M_AXI_GMEM_B_USER_VALUE),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (C_M_AXI_GMEM_B_WSTRB_WIDTH),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (C_M_AXI_GMEM_B_WUSER_WIDTH),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (C_M_AXI_GMEM_C_ADDR_WIDTH),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (C_M_AXI_GMEM_C_ARUSER_WIDTH),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (C_M_AXI_GMEM_C_AWUSER_WIDTH),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (C_M_AXI_GMEM_C_BUSER_WIDTH),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (C_M_AXI_GMEM_C_CACHE_VALUE),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (C_M_AXI_GMEM_C_DATA_WIDTH),
    .C_M_AXI_GMEM_C_ID_WIDTH     (C_M_AXI_GMEM_C_ID_WIDTH),
    .C_M_AXI_GMEM_C_PROT_VALUE   (C_M_AXI_GMEM_C_PROT_VALUE),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (C_M_AXI_GMEM_C_RUSER_WIDTH),
    .C_M_AXI_GMEM_C_USER_VALUE   (C_M_AXI_GMEM_C_USER_VALUE),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (C_M_AXI_GMEM_C_WSTRB_WIDTH),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (C_M_AXI_GMEM_C_WUSER_WIDTH),
    .C_M_AXI_WSTRB_WIDTH         (C_M_AXI_WSTRB_WIDTH),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (C_S_AXI_CONTROL_ADDR_WIDTH),
    .C_S_AXI_CONTROL_DATA_WIDTH  (C_S_AXI_CONTROL_DATA_WIDTH),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (C_S_AXI_CONTROL_WSTRB_WIDTH),
    .C_S_AXI_DATA_WIDTH          (C_S_AXI_DATA_WIDTH),
    .C_S_AXI_WSTRB_WIDTH         (C_S_AXI_WSTRB_WIDTH)
) __rs_kernel3_aux_split_aux_37__inst (
    .A_PE_dummy_20_U0_fifo_A_PE_9_247_fifo_cap        (A_PE_dummy_20_U0_fifo_A_PE_9_247_fifo_cap),
    .A_PE_dummy_20_U0_fifo_A_PE_9_247_num_data_valid  (A_PE_dummy_20_U0_fifo_A_PE_9_247_num_data_valid),
    .PE_wrapper_9_1_U0_fifo_A_PE_9_247_fifo_cap       (PE_wrapper_9_1_U0_fifo_A_PE_9_247_fifo_cap),
    .PE_wrapper_9_1_U0_fifo_A_PE_9_247_num_data_valid (PE_wrapper_9_1_U0_fifo_A_PE_9_247_num_data_valid),
    .fifo_A_PE_9_2_U_if_fifo_cap                      (fifo_A_PE_9_2_U_if_fifo_cap),
    .fifo_A_PE_9_2_U_if_num_data_valid                (fifo_A_PE_9_2_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_38 #(
    .C_M_AXI_DATA_WIDTH          (C_M_AXI_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (C_M_AXI_GMEM_A_ADDR_WIDTH),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (C_M_AXI_GMEM_A_ARUSER_WIDTH),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (C_M_AXI_GMEM_A_AWUSER_WIDTH),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (C_M_AXI_GMEM_A_BUSER_WIDTH),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (C_M_AXI_GMEM_A_CACHE_VALUE),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (C_M_AXI_GMEM_A_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ID_WIDTH     (C_M_AXI_GMEM_A_ID_WIDTH),
    .C_M_AXI_GMEM_A_PROT_VALUE   (C_M_AXI_GMEM_A_PROT_VALUE),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (C_M_AXI_GMEM_A_RUSER_WIDTH),
    .C_M_AXI_GMEM_A_USER_VALUE   (C_M_AXI_GMEM_A_USER_VALUE),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (C_M_AXI_GMEM_A_WSTRB_WIDTH),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (C_M_AXI_GMEM_A_WUSER_WIDTH),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (C_M_AXI_GMEM_B_ADDR_WIDTH),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (C_M_AXI_GMEM_B_ARUSER_WIDTH),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (C_M_AXI_GMEM_B_AWUSER_WIDTH),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (C_M_AXI_GMEM_B_BUSER_WIDTH),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (C_M_AXI_GMEM_B_CACHE_VALUE),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (C_M_AXI_GMEM_B_DATA_WIDTH),
    .C_M_AXI_GMEM_B_ID_WIDTH     (C_M_AXI_GMEM_B_ID_WIDTH),
    .C_M_AXI_GMEM_B_PROT_VALUE   (C_M_AXI_GMEM_B_PROT_VALUE),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (C_M_AXI_GMEM_B_RUSER_WIDTH),
    .C_M_AXI_GMEM_B_USER_VALUE   (C_M_AXI_GMEM_B_USER_VALUE),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (C_M_AXI_GMEM_B_WSTRB_WIDTH),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (C_M_AXI_GMEM_B_WUSER_WIDTH),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (C_M_AXI_GMEM_C_ADDR_WIDTH),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (C_M_AXI_GMEM_C_ARUSER_WIDTH),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (C_M_AXI_GMEM_C_AWUSER_WIDTH),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (C_M_AXI_GMEM_C_BUSER_WIDTH),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (C_M_AXI_GMEM_C_CACHE_VALUE),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (C_M_AXI_GMEM_C_DATA_WIDTH),
    .C_M_AXI_GMEM_C_ID_WIDTH     (C_M_AXI_GMEM_C_ID_WIDTH),
    .C_M_AXI_GMEM_C_PROT_VALUE   (C_M_AXI_GMEM_C_PROT_VALUE),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (C_M_AXI_GMEM_C_RUSER_WIDTH),
    .C_M_AXI_GMEM_C_USER_VALUE   (C_M_AXI_GMEM_C_USER_VALUE),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (C_M_AXI_GMEM_C_WSTRB_WIDTH),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (C_M_AXI_GMEM_C_WUSER_WIDTH),
    .C_M_AXI_WSTRB_WIDTH         (C_M_AXI_WSTRB_WIDTH),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (C_S_AXI_CONTROL_ADDR_WIDTH),
    .C_S_AXI_CONTROL_DATA_WIDTH  (C_S_AXI_CONTROL_DATA_WIDTH),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (C_S_AXI_CONTROL_WSTRB_WIDTH),
    .C_S_AXI_DATA_WIDTH          (C_S_AXI_DATA_WIDTH),
    .C_S_AXI_WSTRB_WIDTH         (C_S_AXI_WSTRB_WIDTH)
) __rs_kernel3_aux_split_aux_38__inst (
    .A_PE_dummy_21_U0_fifo_A_PE_10_250_fifo_cap         (A_PE_dummy_21_U0_fifo_A_PE_10_250_fifo_cap),
    .A_PE_dummy_21_U0_fifo_A_PE_10_250_num_data_valid   (A_PE_dummy_21_U0_fifo_A_PE_10_250_num_data_valid),
    .PE_wrapper_10_1_U0_fifo_A_PE_10_250_fifo_cap       (PE_wrapper_10_1_U0_fifo_A_PE_10_250_fifo_cap),
    .PE_wrapper_10_1_U0_fifo_A_PE_10_250_num_data_valid (PE_wrapper_10_1_U0_fifo_A_PE_10_250_num_data_valid),
    .fifo_A_PE_10_2_U_if_fifo_cap                       (fifo_A_PE_10_2_U_if_fifo_cap),
    .fifo_A_PE_10_2_U_if_num_data_valid                 (fifo_A_PE_10_2_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_39 #(
    .C_M_AXI_DATA_WIDTH          (C_M_AXI_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (C_M_AXI_GMEM_A_ADDR_WIDTH),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (C_M_AXI_GMEM_A_ARUSER_WIDTH),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (C_M_AXI_GMEM_A_AWUSER_WIDTH),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (C_M_AXI_GMEM_A_BUSER_WIDTH),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (C_M_AXI_GMEM_A_CACHE_VALUE),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (C_M_AXI_GMEM_A_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ID_WIDTH     (C_M_AXI_GMEM_A_ID_WIDTH),
    .C_M_AXI_GMEM_A_PROT_VALUE   (C_M_AXI_GMEM_A_PROT_VALUE),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (C_M_AXI_GMEM_A_RUSER_WIDTH),
    .C_M_AXI_GMEM_A_USER_VALUE   (C_M_AXI_GMEM_A_USER_VALUE),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (C_M_AXI_GMEM_A_WSTRB_WIDTH),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (C_M_AXI_GMEM_A_WUSER_WIDTH),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (C_M_AXI_GMEM_B_ADDR_WIDTH),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (C_M_AXI_GMEM_B_ARUSER_WIDTH),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (C_M_AXI_GMEM_B_AWUSER_WIDTH),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (C_M_AXI_GMEM_B_BUSER_WIDTH),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (C_M_AXI_GMEM_B_CACHE_VALUE),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (C_M_AXI_GMEM_B_DATA_WIDTH),
    .C_M_AXI_GMEM_B_ID_WIDTH     (C_M_AXI_GMEM_B_ID_WIDTH),
    .C_M_AXI_GMEM_B_PROT_VALUE   (C_M_AXI_GMEM_B_PROT_VALUE),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (C_M_AXI_GMEM_B_RUSER_WIDTH),
    .C_M_AXI_GMEM_B_USER_VALUE   (C_M_AXI_GMEM_B_USER_VALUE),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (C_M_AXI_GMEM_B_WSTRB_WIDTH),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (C_M_AXI_GMEM_B_WUSER_WIDTH),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (C_M_AXI_GMEM_C_ADDR_WIDTH),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (C_M_AXI_GMEM_C_ARUSER_WIDTH),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (C_M_AXI_GMEM_C_AWUSER_WIDTH),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (C_M_AXI_GMEM_C_BUSER_WIDTH),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (C_M_AXI_GMEM_C_CACHE_VALUE),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (C_M_AXI_GMEM_C_DATA_WIDTH),
    .C_M_AXI_GMEM_C_ID_WIDTH     (C_M_AXI_GMEM_C_ID_WIDTH),
    .C_M_AXI_GMEM_C_PROT_VALUE   (C_M_AXI_GMEM_C_PROT_VALUE),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (C_M_AXI_GMEM_C_RUSER_WIDTH),
    .C_M_AXI_GMEM_C_USER_VALUE   (C_M_AXI_GMEM_C_USER_VALUE),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (C_M_AXI_GMEM_C_WSTRB_WIDTH),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (C_M_AXI_GMEM_C_WUSER_WIDTH),
    .C_M_AXI_WSTRB_WIDTH         (C_M_AXI_WSTRB_WIDTH),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (C_S_AXI_CONTROL_ADDR_WIDTH),
    .C_S_AXI_CONTROL_DATA_WIDTH  (C_S_AXI_CONTROL_DATA_WIDTH),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (C_S_AXI_CONTROL_WSTRB_WIDTH),
    .C_S_AXI_DATA_WIDTH          (C_S_AXI_DATA_WIDTH),
    .C_S_AXI_WSTRB_WIDTH         (C_S_AXI_WSTRB_WIDTH)
) __rs_kernel3_aux_split_aux_39__inst (
    .A_PE_dummy_22_U0_fifo_A_PE_11_253_fifo_cap         (A_PE_dummy_22_U0_fifo_A_PE_11_253_fifo_cap),
    .A_PE_dummy_22_U0_fifo_A_PE_11_253_num_data_valid   (A_PE_dummy_22_U0_fifo_A_PE_11_253_num_data_valid),
    .PE_wrapper_11_1_U0_fifo_A_PE_11_253_fifo_cap       (PE_wrapper_11_1_U0_fifo_A_PE_11_253_fifo_cap),
    .PE_wrapper_11_1_U0_fifo_A_PE_11_253_num_data_valid (PE_wrapper_11_1_U0_fifo_A_PE_11_253_num_data_valid),
    .fifo_A_PE_11_2_U_if_fifo_cap                       (fifo_A_PE_11_2_U_if_fifo_cap),
    .fifo_A_PE_11_2_U_if_num_data_valid                 (fifo_A_PE_11_2_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_3 #(
    .C_M_AXI_DATA_WIDTH          (C_M_AXI_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (C_M_AXI_GMEM_A_ADDR_WIDTH),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (C_M_AXI_GMEM_A_ARUSER_WIDTH),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (C_M_AXI_GMEM_A_AWUSER_WIDTH),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (C_M_AXI_GMEM_A_BUSER_WIDTH),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (C_M_AXI_GMEM_A_CACHE_VALUE),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (C_M_AXI_GMEM_A_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ID_WIDTH     (C_M_AXI_GMEM_A_ID_WIDTH),
    .C_M_AXI_GMEM_A_PROT_VALUE   (C_M_AXI_GMEM_A_PROT_VALUE),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (C_M_AXI_GMEM_A_RUSER_WIDTH),
    .C_M_AXI_GMEM_A_USER_VALUE   (C_M_AXI_GMEM_A_USER_VALUE),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (C_M_AXI_GMEM_A_WSTRB_WIDTH),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (C_M_AXI_GMEM_A_WUSER_WIDTH),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (C_M_AXI_GMEM_B_ADDR_WIDTH),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (C_M_AXI_GMEM_B_ARUSER_WIDTH),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (C_M_AXI_GMEM_B_AWUSER_WIDTH),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (C_M_AXI_GMEM_B_BUSER_WIDTH),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (C_M_AXI_GMEM_B_CACHE_VALUE),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (C_M_AXI_GMEM_B_DATA_WIDTH),
    .C_M_AXI_GMEM_B_ID_WIDTH     (C_M_AXI_GMEM_B_ID_WIDTH),
    .C_M_AXI_GMEM_B_PROT_VALUE   (C_M_AXI_GMEM_B_PROT_VALUE),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (C_M_AXI_GMEM_B_RUSER_WIDTH),
    .C_M_AXI_GMEM_B_USER_VALUE   (C_M_AXI_GMEM_B_USER_VALUE),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (C_M_AXI_GMEM_B_WSTRB_WIDTH),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (C_M_AXI_GMEM_B_WUSER_WIDTH),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (C_M_AXI_GMEM_C_ADDR_WIDTH),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (C_M_AXI_GMEM_C_ARUSER_WIDTH),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (C_M_AXI_GMEM_C_AWUSER_WIDTH),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (C_M_AXI_GMEM_C_BUSER_WIDTH),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (C_M_AXI_GMEM_C_CACHE_VALUE),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (C_M_AXI_GMEM_C_DATA_WIDTH),
    .C_M_AXI_GMEM_C_ID_WIDTH     (C_M_AXI_GMEM_C_ID_WIDTH),
    .C_M_AXI_GMEM_C_PROT_VALUE   (C_M_AXI_GMEM_C_PROT_VALUE),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (C_M_AXI_GMEM_C_RUSER_WIDTH),
    .C_M_AXI_GMEM_C_USER_VALUE   (C_M_AXI_GMEM_C_USER_VALUE),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (C_M_AXI_GMEM_C_WSTRB_WIDTH),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (C_M_AXI_GMEM_C_WUSER_WIDTH),
    .C_M_AXI_WSTRB_WIDTH         (C_M_AXI_WSTRB_WIDTH),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (C_S_AXI_CONTROL_ADDR_WIDTH),
    .C_S_AXI_CONTROL_DATA_WIDTH  (C_S_AXI_CONTROL_DATA_WIDTH),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (C_S_AXI_CONTROL_WSTRB_WIDTH),
    .C_S_AXI_DATA_WIDTH          (C_S_AXI_DATA_WIDTH),
    .C_S_AXI_WSTRB_WIDTH         (C_S_AXI_WSTRB_WIDTH)
) __rs_kernel3_aux_split_aux_3__inst (
    .A_IO_L2_in_10_U0_fifo_A_A_IO_L2_in_1114_fifo_cap       (A_IO_L2_in_10_U0_fifo_A_A_IO_L2_in_1114_fifo_cap),
    .A_IO_L2_in_10_U0_fifo_A_A_IO_L2_in_1114_num_data_valid (A_IO_L2_in_10_U0_fifo_A_A_IO_L2_in_1114_num_data_valid),
    .A_IO_L2_in_11_U0_fifo_A_A_IO_L2_in_1114_fifo_cap       (A_IO_L2_in_11_U0_fifo_A_A_IO_L2_in_1114_fifo_cap),
    .A_IO_L2_in_11_U0_fifo_A_A_IO_L2_in_1114_num_data_valid (A_IO_L2_in_11_U0_fifo_A_A_IO_L2_in_1114_num_data_valid),
    .fifo_A_A_IO_L2_in_11_U_if_fifo_cap                     (fifo_A_A_IO_L2_in_11_U_if_fifo_cap),
    .fifo_A_A_IO_L2_in_11_U_if_num_data_valid               (fifo_A_A_IO_L2_in_11_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_40 #(
    .C_M_AXI_DATA_WIDTH          (C_M_AXI_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (C_M_AXI_GMEM_A_ADDR_WIDTH),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (C_M_AXI_GMEM_A_ARUSER_WIDTH),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (C_M_AXI_GMEM_A_AWUSER_WIDTH),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (C_M_AXI_GMEM_A_BUSER_WIDTH),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (C_M_AXI_GMEM_A_CACHE_VALUE),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (C_M_AXI_GMEM_A_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ID_WIDTH     (C_M_AXI_GMEM_A_ID_WIDTH),
    .C_M_AXI_GMEM_A_PROT_VALUE   (C_M_AXI_GMEM_A_PROT_VALUE),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (C_M_AXI_GMEM_A_RUSER_WIDTH),
    .C_M_AXI_GMEM_A_USER_VALUE   (C_M_AXI_GMEM_A_USER_VALUE),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (C_M_AXI_GMEM_A_WSTRB_WIDTH),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (C_M_AXI_GMEM_A_WUSER_WIDTH),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (C_M_AXI_GMEM_B_ADDR_WIDTH),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (C_M_AXI_GMEM_B_ARUSER_WIDTH),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (C_M_AXI_GMEM_B_AWUSER_WIDTH),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (C_M_AXI_GMEM_B_BUSER_WIDTH),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (C_M_AXI_GMEM_B_CACHE_VALUE),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (C_M_AXI_GMEM_B_DATA_WIDTH),
    .C_M_AXI_GMEM_B_ID_WIDTH     (C_M_AXI_GMEM_B_ID_WIDTH),
    .C_M_AXI_GMEM_B_PROT_VALUE   (C_M_AXI_GMEM_B_PROT_VALUE),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (C_M_AXI_GMEM_B_RUSER_WIDTH),
    .C_M_AXI_GMEM_B_USER_VALUE   (C_M_AXI_GMEM_B_USER_VALUE),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (C_M_AXI_GMEM_B_WSTRB_WIDTH),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (C_M_AXI_GMEM_B_WUSER_WIDTH),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (C_M_AXI_GMEM_C_ADDR_WIDTH),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (C_M_AXI_GMEM_C_ARUSER_WIDTH),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (C_M_AXI_GMEM_C_AWUSER_WIDTH),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (C_M_AXI_GMEM_C_BUSER_WIDTH),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (C_M_AXI_GMEM_C_CACHE_VALUE),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (C_M_AXI_GMEM_C_DATA_WIDTH),
    .C_M_AXI_GMEM_C_ID_WIDTH     (C_M_AXI_GMEM_C_ID_WIDTH),
    .C_M_AXI_GMEM_C_PROT_VALUE   (C_M_AXI_GMEM_C_PROT_VALUE),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (C_M_AXI_GMEM_C_RUSER_WIDTH),
    .C_M_AXI_GMEM_C_USER_VALUE   (C_M_AXI_GMEM_C_USER_VALUE),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (C_M_AXI_GMEM_C_WSTRB_WIDTH),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (C_M_AXI_GMEM_C_WUSER_WIDTH),
    .C_M_AXI_WSTRB_WIDTH         (C_M_AXI_WSTRB_WIDTH),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (C_S_AXI_CONTROL_ADDR_WIDTH),
    .C_S_AXI_CONTROL_DATA_WIDTH  (C_S_AXI_CONTROL_DATA_WIDTH),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (C_S_AXI_CONTROL_WSTRB_WIDTH),
    .C_S_AXI_DATA_WIDTH          (C_S_AXI_DATA_WIDTH),
    .C_S_AXI_WSTRB_WIDTH         (C_S_AXI_WSTRB_WIDTH)
) __rs_kernel3_aux_split_aux_40__inst (
    .A_PE_dummy_23_U0_fifo_A_PE_12_256_fifo_cap         (A_PE_dummy_23_U0_fifo_A_PE_12_256_fifo_cap),
    .A_PE_dummy_23_U0_fifo_A_PE_12_256_num_data_valid   (A_PE_dummy_23_U0_fifo_A_PE_12_256_num_data_valid),
    .PE_wrapper_12_1_U0_fifo_A_PE_12_256_fifo_cap       (PE_wrapper_12_1_U0_fifo_A_PE_12_256_fifo_cap),
    .PE_wrapper_12_1_U0_fifo_A_PE_12_256_num_data_valid (PE_wrapper_12_1_U0_fifo_A_PE_12_256_num_data_valid),
    .fifo_A_PE_12_2_U_if_fifo_cap                       (fifo_A_PE_12_2_U_if_fifo_cap),
    .fifo_A_PE_12_2_U_if_num_data_valid                 (fifo_A_PE_12_2_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_41 #(
    .C_M_AXI_DATA_WIDTH          (C_M_AXI_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (C_M_AXI_GMEM_A_ADDR_WIDTH),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (C_M_AXI_GMEM_A_ARUSER_WIDTH),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (C_M_AXI_GMEM_A_AWUSER_WIDTH),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (C_M_AXI_GMEM_A_BUSER_WIDTH),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (C_M_AXI_GMEM_A_CACHE_VALUE),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (C_M_AXI_GMEM_A_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ID_WIDTH     (C_M_AXI_GMEM_A_ID_WIDTH),
    .C_M_AXI_GMEM_A_PROT_VALUE   (C_M_AXI_GMEM_A_PROT_VALUE),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (C_M_AXI_GMEM_A_RUSER_WIDTH),
    .C_M_AXI_GMEM_A_USER_VALUE   (C_M_AXI_GMEM_A_USER_VALUE),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (C_M_AXI_GMEM_A_WSTRB_WIDTH),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (C_M_AXI_GMEM_A_WUSER_WIDTH),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (C_M_AXI_GMEM_B_ADDR_WIDTH),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (C_M_AXI_GMEM_B_ARUSER_WIDTH),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (C_M_AXI_GMEM_B_AWUSER_WIDTH),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (C_M_AXI_GMEM_B_BUSER_WIDTH),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (C_M_AXI_GMEM_B_CACHE_VALUE),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (C_M_AXI_GMEM_B_DATA_WIDTH),
    .C_M_AXI_GMEM_B_ID_WIDTH     (C_M_AXI_GMEM_B_ID_WIDTH),
    .C_M_AXI_GMEM_B_PROT_VALUE   (C_M_AXI_GMEM_B_PROT_VALUE),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (C_M_AXI_GMEM_B_RUSER_WIDTH),
    .C_M_AXI_GMEM_B_USER_VALUE   (C_M_AXI_GMEM_B_USER_VALUE),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (C_M_AXI_GMEM_B_WSTRB_WIDTH),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (C_M_AXI_GMEM_B_WUSER_WIDTH),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (C_M_AXI_GMEM_C_ADDR_WIDTH),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (C_M_AXI_GMEM_C_ARUSER_WIDTH),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (C_M_AXI_GMEM_C_AWUSER_WIDTH),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (C_M_AXI_GMEM_C_BUSER_WIDTH),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (C_M_AXI_GMEM_C_CACHE_VALUE),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (C_M_AXI_GMEM_C_DATA_WIDTH),
    .C_M_AXI_GMEM_C_ID_WIDTH     (C_M_AXI_GMEM_C_ID_WIDTH),
    .C_M_AXI_GMEM_C_PROT_VALUE   (C_M_AXI_GMEM_C_PROT_VALUE),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (C_M_AXI_GMEM_C_RUSER_WIDTH),
    .C_M_AXI_GMEM_C_USER_VALUE   (C_M_AXI_GMEM_C_USER_VALUE),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (C_M_AXI_GMEM_C_WSTRB_WIDTH),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (C_M_AXI_GMEM_C_WUSER_WIDTH),
    .C_M_AXI_WSTRB_WIDTH         (C_M_AXI_WSTRB_WIDTH),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (C_S_AXI_CONTROL_ADDR_WIDTH),
    .C_S_AXI_CONTROL_DATA_WIDTH  (C_S_AXI_CONTROL_DATA_WIDTH),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (C_S_AXI_CONTROL_WSTRB_WIDTH),
    .C_S_AXI_DATA_WIDTH          (C_S_AXI_DATA_WIDTH),
    .C_S_AXI_WSTRB_WIDTH         (C_S_AXI_WSTRB_WIDTH)
) __rs_kernel3_aux_split_aux_41__inst (
    .A_PE_dummy_U0_fifo_A_PE_0_220_fifo_cap           (A_PE_dummy_U0_fifo_A_PE_0_220_fifo_cap),
    .A_PE_dummy_U0_fifo_A_PE_0_220_num_data_valid     (A_PE_dummy_U0_fifo_A_PE_0_220_num_data_valid),
    .PE_wrapper_0_1_U0_fifo_A_PE_0_220_fifo_cap       (PE_wrapper_0_1_U0_fifo_A_PE_0_220_fifo_cap),
    .PE_wrapper_0_1_U0_fifo_A_PE_0_220_num_data_valid (PE_wrapper_0_1_U0_fifo_A_PE_0_220_num_data_valid),
    .fifo_A_PE_0_2_U_if_fifo_cap                      (fifo_A_PE_0_2_U_if_fifo_cap),
    .fifo_A_PE_0_2_U_if_num_data_valid                (fifo_A_PE_0_2_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_42 #(
    .C_M_AXI_DATA_WIDTH          (C_M_AXI_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (C_M_AXI_GMEM_A_ADDR_WIDTH),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (C_M_AXI_GMEM_A_ARUSER_WIDTH),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (C_M_AXI_GMEM_A_AWUSER_WIDTH),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (C_M_AXI_GMEM_A_BUSER_WIDTH),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (C_M_AXI_GMEM_A_CACHE_VALUE),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (C_M_AXI_GMEM_A_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ID_WIDTH     (C_M_AXI_GMEM_A_ID_WIDTH),
    .C_M_AXI_GMEM_A_PROT_VALUE   (C_M_AXI_GMEM_A_PROT_VALUE),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (C_M_AXI_GMEM_A_RUSER_WIDTH),
    .C_M_AXI_GMEM_A_USER_VALUE   (C_M_AXI_GMEM_A_USER_VALUE),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (C_M_AXI_GMEM_A_WSTRB_WIDTH),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (C_M_AXI_GMEM_A_WUSER_WIDTH),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (C_M_AXI_GMEM_B_ADDR_WIDTH),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (C_M_AXI_GMEM_B_ARUSER_WIDTH),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (C_M_AXI_GMEM_B_AWUSER_WIDTH),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (C_M_AXI_GMEM_B_BUSER_WIDTH),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (C_M_AXI_GMEM_B_CACHE_VALUE),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (C_M_AXI_GMEM_B_DATA_WIDTH),
    .C_M_AXI_GMEM_B_ID_WIDTH     (C_M_AXI_GMEM_B_ID_WIDTH),
    .C_M_AXI_GMEM_B_PROT_VALUE   (C_M_AXI_GMEM_B_PROT_VALUE),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (C_M_AXI_GMEM_B_RUSER_WIDTH),
    .C_M_AXI_GMEM_B_USER_VALUE   (C_M_AXI_GMEM_B_USER_VALUE),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (C_M_AXI_GMEM_B_WSTRB_WIDTH),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (C_M_AXI_GMEM_B_WUSER_WIDTH),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (C_M_AXI_GMEM_C_ADDR_WIDTH),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (C_M_AXI_GMEM_C_ARUSER_WIDTH),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (C_M_AXI_GMEM_C_AWUSER_WIDTH),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (C_M_AXI_GMEM_C_BUSER_WIDTH),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (C_M_AXI_GMEM_C_CACHE_VALUE),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (C_M_AXI_GMEM_C_DATA_WIDTH),
    .C_M_AXI_GMEM_C_ID_WIDTH     (C_M_AXI_GMEM_C_ID_WIDTH),
    .C_M_AXI_GMEM_C_PROT_VALUE   (C_M_AXI_GMEM_C_PROT_VALUE),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (C_M_AXI_GMEM_C_RUSER_WIDTH),
    .C_M_AXI_GMEM_C_USER_VALUE   (C_M_AXI_GMEM_C_USER_VALUE),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (C_M_AXI_GMEM_C_WSTRB_WIDTH),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (C_M_AXI_GMEM_C_WUSER_WIDTH),
    .C_M_AXI_WSTRB_WIDTH         (C_M_AXI_WSTRB_WIDTH),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (C_S_AXI_CONTROL_ADDR_WIDTH),
    .C_S_AXI_CONTROL_DATA_WIDTH  (C_S_AXI_CONTROL_DATA_WIDTH),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (C_S_AXI_CONTROL_WSTRB_WIDTH),
    .C_S_AXI_DATA_WIDTH          (C_S_AXI_DATA_WIDTH),
    .C_S_AXI_WSTRB_WIDTH         (C_S_AXI_WSTRB_WIDTH)
) __rs_kernel3_aux_split_aux_42__inst (
    .B_IO_L2_in_U0_fifo_B_B_IO_L2_in_016_fifo_cap       (B_IO_L2_in_U0_fifo_B_B_IO_L2_in_016_fifo_cap),
    .B_IO_L2_in_U0_fifo_B_B_IO_L2_in_016_num_data_valid (B_IO_L2_in_U0_fifo_B_B_IO_L2_in_016_num_data_valid),
    .B_IO_L3_in_U0_fifo_B_B_IO_L2_in_016_fifo_cap       (B_IO_L3_in_U0_fifo_B_B_IO_L2_in_016_fifo_cap),
    .B_IO_L3_in_U0_fifo_B_B_IO_L2_in_016_num_data_valid (B_IO_L3_in_U0_fifo_B_B_IO_L2_in_016_num_data_valid),
    .fifo_B_B_IO_L2_in_0_U_if_fifo_cap                  (fifo_B_B_IO_L2_in_0_U_if_fifo_cap),
    .fifo_B_B_IO_L2_in_0_U_if_num_data_valid            (fifo_B_B_IO_L2_in_0_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_43 #(
    .C_M_AXI_DATA_WIDTH          (C_M_AXI_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (C_M_AXI_GMEM_A_ADDR_WIDTH),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (C_M_AXI_GMEM_A_ARUSER_WIDTH),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (C_M_AXI_GMEM_A_AWUSER_WIDTH),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (C_M_AXI_GMEM_A_BUSER_WIDTH),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (C_M_AXI_GMEM_A_CACHE_VALUE),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (C_M_AXI_GMEM_A_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ID_WIDTH     (C_M_AXI_GMEM_A_ID_WIDTH),
    .C_M_AXI_GMEM_A_PROT_VALUE   (C_M_AXI_GMEM_A_PROT_VALUE),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (C_M_AXI_GMEM_A_RUSER_WIDTH),
    .C_M_AXI_GMEM_A_USER_VALUE   (C_M_AXI_GMEM_A_USER_VALUE),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (C_M_AXI_GMEM_A_WSTRB_WIDTH),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (C_M_AXI_GMEM_A_WUSER_WIDTH),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (C_M_AXI_GMEM_B_ADDR_WIDTH),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (C_M_AXI_GMEM_B_ARUSER_WIDTH),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (C_M_AXI_GMEM_B_AWUSER_WIDTH),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (C_M_AXI_GMEM_B_BUSER_WIDTH),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (C_M_AXI_GMEM_B_CACHE_VALUE),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (C_M_AXI_GMEM_B_DATA_WIDTH),
    .C_M_AXI_GMEM_B_ID_WIDTH     (C_M_AXI_GMEM_B_ID_WIDTH),
    .C_M_AXI_GMEM_B_PROT_VALUE   (C_M_AXI_GMEM_B_PROT_VALUE),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (C_M_AXI_GMEM_B_RUSER_WIDTH),
    .C_M_AXI_GMEM_B_USER_VALUE   (C_M_AXI_GMEM_B_USER_VALUE),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (C_M_AXI_GMEM_B_WSTRB_WIDTH),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (C_M_AXI_GMEM_B_WUSER_WIDTH),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (C_M_AXI_GMEM_C_ADDR_WIDTH),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (C_M_AXI_GMEM_C_ARUSER_WIDTH),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (C_M_AXI_GMEM_C_AWUSER_WIDTH),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (C_M_AXI_GMEM_C_BUSER_WIDTH),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (C_M_AXI_GMEM_C_CACHE_VALUE),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (C_M_AXI_GMEM_C_DATA_WIDTH),
    .C_M_AXI_GMEM_C_ID_WIDTH     (C_M_AXI_GMEM_C_ID_WIDTH),
    .C_M_AXI_GMEM_C_PROT_VALUE   (C_M_AXI_GMEM_C_PROT_VALUE),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (C_M_AXI_GMEM_C_RUSER_WIDTH),
    .C_M_AXI_GMEM_C_USER_VALUE   (C_M_AXI_GMEM_C_USER_VALUE),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (C_M_AXI_GMEM_C_WSTRB_WIDTH),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (C_M_AXI_GMEM_C_WUSER_WIDTH),
    .C_M_AXI_WSTRB_WIDTH         (C_M_AXI_WSTRB_WIDTH),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (C_S_AXI_CONTROL_ADDR_WIDTH),
    .C_S_AXI_CONTROL_DATA_WIDTH  (C_S_AXI_CONTROL_DATA_WIDTH),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (C_S_AXI_CONTROL_WSTRB_WIDTH),
    .C_S_AXI_DATA_WIDTH          (C_S_AXI_DATA_WIDTH),
    .C_S_AXI_WSTRB_WIDTH         (C_S_AXI_WSTRB_WIDTH)
) __rs_kernel3_aux_split_aux_43__inst (
    .B_IO_L2_in_U0_fifo_B_B_IO_L2_in_117_fifo_cap                (B_IO_L2_in_U0_fifo_B_B_IO_L2_in_117_fifo_cap),
    .B_IO_L2_in_U0_fifo_B_B_IO_L2_in_117_num_data_valid          (B_IO_L2_in_U0_fifo_B_B_IO_L2_in_117_num_data_valid),
    .B_IO_L2_in_boundary_U0_fifo_B_B_IO_L2_in_117_fifo_cap       (B_IO_L2_in_boundary_U0_fifo_B_B_IO_L2_in_117_fifo_cap),
    .B_IO_L2_in_boundary_U0_fifo_B_B_IO_L2_in_117_num_data_valid (B_IO_L2_in_boundary_U0_fifo_B_B_IO_L2_in_117_num_data_valid),
    .fifo_B_B_IO_L2_in_1_U_if_fifo_cap                           (fifo_B_B_IO_L2_in_1_U_if_fifo_cap),
    .fifo_B_B_IO_L2_in_1_U_if_num_data_valid                     (fifo_B_B_IO_L2_in_1_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_44 #(
    .C_M_AXI_DATA_WIDTH          (C_M_AXI_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (C_M_AXI_GMEM_A_ADDR_WIDTH),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (C_M_AXI_GMEM_A_ARUSER_WIDTH),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (C_M_AXI_GMEM_A_AWUSER_WIDTH),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (C_M_AXI_GMEM_A_BUSER_WIDTH),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (C_M_AXI_GMEM_A_CACHE_VALUE),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (C_M_AXI_GMEM_A_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ID_WIDTH     (C_M_AXI_GMEM_A_ID_WIDTH),
    .C_M_AXI_GMEM_A_PROT_VALUE   (C_M_AXI_GMEM_A_PROT_VALUE),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (C_M_AXI_GMEM_A_RUSER_WIDTH),
    .C_M_AXI_GMEM_A_USER_VALUE   (C_M_AXI_GMEM_A_USER_VALUE),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (C_M_AXI_GMEM_A_WSTRB_WIDTH),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (C_M_AXI_GMEM_A_WUSER_WIDTH),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (C_M_AXI_GMEM_B_ADDR_WIDTH),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (C_M_AXI_GMEM_B_ARUSER_WIDTH),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (C_M_AXI_GMEM_B_AWUSER_WIDTH),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (C_M_AXI_GMEM_B_BUSER_WIDTH),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (C_M_AXI_GMEM_B_CACHE_VALUE),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (C_M_AXI_GMEM_B_DATA_WIDTH),
    .C_M_AXI_GMEM_B_ID_WIDTH     (C_M_AXI_GMEM_B_ID_WIDTH),
    .C_M_AXI_GMEM_B_PROT_VALUE   (C_M_AXI_GMEM_B_PROT_VALUE),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (C_M_AXI_GMEM_B_RUSER_WIDTH),
    .C_M_AXI_GMEM_B_USER_VALUE   (C_M_AXI_GMEM_B_USER_VALUE),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (C_M_AXI_GMEM_B_WSTRB_WIDTH),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (C_M_AXI_GMEM_B_WUSER_WIDTH),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (C_M_AXI_GMEM_C_ADDR_WIDTH),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (C_M_AXI_GMEM_C_ARUSER_WIDTH),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (C_M_AXI_GMEM_C_AWUSER_WIDTH),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (C_M_AXI_GMEM_C_BUSER_WIDTH),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (C_M_AXI_GMEM_C_CACHE_VALUE),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (C_M_AXI_GMEM_C_DATA_WIDTH),
    .C_M_AXI_GMEM_C_ID_WIDTH     (C_M_AXI_GMEM_C_ID_WIDTH),
    .C_M_AXI_GMEM_C_PROT_VALUE   (C_M_AXI_GMEM_C_PROT_VALUE),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (C_M_AXI_GMEM_C_RUSER_WIDTH),
    .C_M_AXI_GMEM_C_USER_VALUE   (C_M_AXI_GMEM_C_USER_VALUE),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (C_M_AXI_GMEM_C_WSTRB_WIDTH),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (C_M_AXI_GMEM_C_WUSER_WIDTH),
    .C_M_AXI_WSTRB_WIDTH         (C_M_AXI_WSTRB_WIDTH),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (C_S_AXI_CONTROL_ADDR_WIDTH),
    .C_S_AXI_CONTROL_DATA_WIDTH  (C_S_AXI_CONTROL_DATA_WIDTH),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (C_S_AXI_CONTROL_WSTRB_WIDTH),
    .C_S_AXI_DATA_WIDTH          (C_S_AXI_DATA_WIDTH),
    .C_S_AXI_WSTRB_WIDTH         (C_S_AXI_WSTRB_WIDTH)
) __rs_kernel3_aux_split_aux_44__inst (
    .B_IO_L2_in_U0_fifo_B_PE_0_057_fifo_cap           (B_IO_L2_in_U0_fifo_B_PE_0_057_fifo_cap),
    .B_IO_L2_in_U0_fifo_B_PE_0_057_num_data_valid     (B_IO_L2_in_U0_fifo_B_PE_0_057_num_data_valid),
    .PE_wrapper_0_0_U0_fifo_B_PE_0_057_fifo_cap       (PE_wrapper_0_0_U0_fifo_B_PE_0_057_fifo_cap),
    .PE_wrapper_0_0_U0_fifo_B_PE_0_057_num_data_valid (PE_wrapper_0_0_U0_fifo_B_PE_0_057_num_data_valid),
    .fifo_B_PE_0_0_U_if_fifo_cap                      (fifo_B_PE_0_0_U_if_fifo_cap),
    .fifo_B_PE_0_0_U_if_num_data_valid                (fifo_B_PE_0_0_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_45 #(
    .C_M_AXI_DATA_WIDTH          (C_M_AXI_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (C_M_AXI_GMEM_A_ADDR_WIDTH),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (C_M_AXI_GMEM_A_ARUSER_WIDTH),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (C_M_AXI_GMEM_A_AWUSER_WIDTH),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (C_M_AXI_GMEM_A_BUSER_WIDTH),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (C_M_AXI_GMEM_A_CACHE_VALUE),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (C_M_AXI_GMEM_A_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ID_WIDTH     (C_M_AXI_GMEM_A_ID_WIDTH),
    .C_M_AXI_GMEM_A_PROT_VALUE   (C_M_AXI_GMEM_A_PROT_VALUE),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (C_M_AXI_GMEM_A_RUSER_WIDTH),
    .C_M_AXI_GMEM_A_USER_VALUE   (C_M_AXI_GMEM_A_USER_VALUE),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (C_M_AXI_GMEM_A_WSTRB_WIDTH),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (C_M_AXI_GMEM_A_WUSER_WIDTH),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (C_M_AXI_GMEM_B_ADDR_WIDTH),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (C_M_AXI_GMEM_B_ARUSER_WIDTH),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (C_M_AXI_GMEM_B_AWUSER_WIDTH),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (C_M_AXI_GMEM_B_BUSER_WIDTH),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (C_M_AXI_GMEM_B_CACHE_VALUE),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (C_M_AXI_GMEM_B_DATA_WIDTH),
    .C_M_AXI_GMEM_B_ID_WIDTH     (C_M_AXI_GMEM_B_ID_WIDTH),
    .C_M_AXI_GMEM_B_PROT_VALUE   (C_M_AXI_GMEM_B_PROT_VALUE),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (C_M_AXI_GMEM_B_RUSER_WIDTH),
    .C_M_AXI_GMEM_B_USER_VALUE   (C_M_AXI_GMEM_B_USER_VALUE),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (C_M_AXI_GMEM_B_WSTRB_WIDTH),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (C_M_AXI_GMEM_B_WUSER_WIDTH),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (C_M_AXI_GMEM_C_ADDR_WIDTH),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (C_M_AXI_GMEM_C_ARUSER_WIDTH),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (C_M_AXI_GMEM_C_AWUSER_WIDTH),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (C_M_AXI_GMEM_C_BUSER_WIDTH),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (C_M_AXI_GMEM_C_CACHE_VALUE),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (C_M_AXI_GMEM_C_DATA_WIDTH),
    .C_M_AXI_GMEM_C_ID_WIDTH     (C_M_AXI_GMEM_C_ID_WIDTH),
    .C_M_AXI_GMEM_C_PROT_VALUE   (C_M_AXI_GMEM_C_PROT_VALUE),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (C_M_AXI_GMEM_C_RUSER_WIDTH),
    .C_M_AXI_GMEM_C_USER_VALUE   (C_M_AXI_GMEM_C_USER_VALUE),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (C_M_AXI_GMEM_C_WSTRB_WIDTH),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (C_M_AXI_GMEM_C_WUSER_WIDTH),
    .C_M_AXI_WSTRB_WIDTH         (C_M_AXI_WSTRB_WIDTH),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (C_S_AXI_CONTROL_ADDR_WIDTH),
    .C_S_AXI_CONTROL_DATA_WIDTH  (C_S_AXI_CONTROL_DATA_WIDTH),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (C_S_AXI_CONTROL_WSTRB_WIDTH),
    .C_S_AXI_DATA_WIDTH          (C_S_AXI_DATA_WIDTH),
    .C_S_AXI_WSTRB_WIDTH         (C_S_AXI_WSTRB_WIDTH)
) __rs_kernel3_aux_split_aux_45__inst (
    .B_IO_L2_in_boundary_U0_fifo_B_PE_0_171_fifo_cap       (B_IO_L2_in_boundary_U0_fifo_B_PE_0_171_fifo_cap),
    .B_IO_L2_in_boundary_U0_fifo_B_PE_0_171_num_data_valid (B_IO_L2_in_boundary_U0_fifo_B_PE_0_171_num_data_valid),
    .PE_wrapper_0_1_U0_fifo_B_PE_0_171_fifo_cap            (PE_wrapper_0_1_U0_fifo_B_PE_0_171_fifo_cap),
    .PE_wrapper_0_1_U0_fifo_B_PE_0_171_num_data_valid      (PE_wrapper_0_1_U0_fifo_B_PE_0_171_num_data_valid),
    .fifo_B_PE_0_1_U_if_fifo_cap                           (fifo_B_PE_0_1_U_if_fifo_cap),
    .fifo_B_PE_0_1_U_if_num_data_valid                     (fifo_B_PE_0_1_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_46 #(
    .C_M_AXI_DATA_WIDTH          (C_M_AXI_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (C_M_AXI_GMEM_A_ADDR_WIDTH),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (C_M_AXI_GMEM_A_ARUSER_WIDTH),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (C_M_AXI_GMEM_A_AWUSER_WIDTH),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (C_M_AXI_GMEM_A_BUSER_WIDTH),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (C_M_AXI_GMEM_A_CACHE_VALUE),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (C_M_AXI_GMEM_A_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ID_WIDTH     (C_M_AXI_GMEM_A_ID_WIDTH),
    .C_M_AXI_GMEM_A_PROT_VALUE   (C_M_AXI_GMEM_A_PROT_VALUE),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (C_M_AXI_GMEM_A_RUSER_WIDTH),
    .C_M_AXI_GMEM_A_USER_VALUE   (C_M_AXI_GMEM_A_USER_VALUE),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (C_M_AXI_GMEM_A_WSTRB_WIDTH),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (C_M_AXI_GMEM_A_WUSER_WIDTH),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (C_M_AXI_GMEM_B_ADDR_WIDTH),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (C_M_AXI_GMEM_B_ARUSER_WIDTH),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (C_M_AXI_GMEM_B_AWUSER_WIDTH),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (C_M_AXI_GMEM_B_BUSER_WIDTH),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (C_M_AXI_GMEM_B_CACHE_VALUE),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (C_M_AXI_GMEM_B_DATA_WIDTH),
    .C_M_AXI_GMEM_B_ID_WIDTH     (C_M_AXI_GMEM_B_ID_WIDTH),
    .C_M_AXI_GMEM_B_PROT_VALUE   (C_M_AXI_GMEM_B_PROT_VALUE),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (C_M_AXI_GMEM_B_RUSER_WIDTH),
    .C_M_AXI_GMEM_B_USER_VALUE   (C_M_AXI_GMEM_B_USER_VALUE),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (C_M_AXI_GMEM_B_WSTRB_WIDTH),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (C_M_AXI_GMEM_B_WUSER_WIDTH),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (C_M_AXI_GMEM_C_ADDR_WIDTH),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (C_M_AXI_GMEM_C_ARUSER_WIDTH),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (C_M_AXI_GMEM_C_AWUSER_WIDTH),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (C_M_AXI_GMEM_C_BUSER_WIDTH),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (C_M_AXI_GMEM_C_CACHE_VALUE),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (C_M_AXI_GMEM_C_DATA_WIDTH),
    .C_M_AXI_GMEM_C_ID_WIDTH     (C_M_AXI_GMEM_C_ID_WIDTH),
    .C_M_AXI_GMEM_C_PROT_VALUE   (C_M_AXI_GMEM_C_PROT_VALUE),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (C_M_AXI_GMEM_C_RUSER_WIDTH),
    .C_M_AXI_GMEM_C_USER_VALUE   (C_M_AXI_GMEM_C_USER_VALUE),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (C_M_AXI_GMEM_C_WSTRB_WIDTH),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (C_M_AXI_GMEM_C_WUSER_WIDTH),
    .C_M_AXI_WSTRB_WIDTH         (C_M_AXI_WSTRB_WIDTH),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (C_S_AXI_CONTROL_ADDR_WIDTH),
    .C_S_AXI_CONTROL_DATA_WIDTH  (C_S_AXI_CONTROL_DATA_WIDTH),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (C_S_AXI_CONTROL_WSTRB_WIDTH),
    .C_S_AXI_DATA_WIDTH          (C_S_AXI_DATA_WIDTH),
    .C_S_AXI_WSTRB_WIDTH         (C_S_AXI_WSTRB_WIDTH)
) __rs_kernel3_aux_split_aux_46__inst (
    .B_PE_dummy_24_U0_fifo_B_PE_13_184_fifo_cap         (B_PE_dummy_24_U0_fifo_B_PE_13_184_fifo_cap),
    .B_PE_dummy_24_U0_fifo_B_PE_13_184_num_data_valid   (B_PE_dummy_24_U0_fifo_B_PE_13_184_num_data_valid),
    .PE_wrapper_12_1_U0_fifo_B_PE_13_184_fifo_cap       (PE_wrapper_12_1_U0_fifo_B_PE_13_184_fifo_cap),
    .PE_wrapper_12_1_U0_fifo_B_PE_13_184_num_data_valid (PE_wrapper_12_1_U0_fifo_B_PE_13_184_num_data_valid),
    .fifo_B_PE_13_1_U_if_fifo_cap                       (fifo_B_PE_13_1_U_if_fifo_cap),
    .fifo_B_PE_13_1_U_if_num_data_valid                 (fifo_B_PE_13_1_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_47 #(
    .C_M_AXI_DATA_WIDTH          (C_M_AXI_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (C_M_AXI_GMEM_A_ADDR_WIDTH),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (C_M_AXI_GMEM_A_ARUSER_WIDTH),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (C_M_AXI_GMEM_A_AWUSER_WIDTH),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (C_M_AXI_GMEM_A_BUSER_WIDTH),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (C_M_AXI_GMEM_A_CACHE_VALUE),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (C_M_AXI_GMEM_A_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ID_WIDTH     (C_M_AXI_GMEM_A_ID_WIDTH),
    .C_M_AXI_GMEM_A_PROT_VALUE   (C_M_AXI_GMEM_A_PROT_VALUE),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (C_M_AXI_GMEM_A_RUSER_WIDTH),
    .C_M_AXI_GMEM_A_USER_VALUE   (C_M_AXI_GMEM_A_USER_VALUE),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (C_M_AXI_GMEM_A_WSTRB_WIDTH),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (C_M_AXI_GMEM_A_WUSER_WIDTH),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (C_M_AXI_GMEM_B_ADDR_WIDTH),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (C_M_AXI_GMEM_B_ARUSER_WIDTH),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (C_M_AXI_GMEM_B_AWUSER_WIDTH),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (C_M_AXI_GMEM_B_BUSER_WIDTH),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (C_M_AXI_GMEM_B_CACHE_VALUE),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (C_M_AXI_GMEM_B_DATA_WIDTH),
    .C_M_AXI_GMEM_B_ID_WIDTH     (C_M_AXI_GMEM_B_ID_WIDTH),
    .C_M_AXI_GMEM_B_PROT_VALUE   (C_M_AXI_GMEM_B_PROT_VALUE),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (C_M_AXI_GMEM_B_RUSER_WIDTH),
    .C_M_AXI_GMEM_B_USER_VALUE   (C_M_AXI_GMEM_B_USER_VALUE),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (C_M_AXI_GMEM_B_WSTRB_WIDTH),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (C_M_AXI_GMEM_B_WUSER_WIDTH),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (C_M_AXI_GMEM_C_ADDR_WIDTH),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (C_M_AXI_GMEM_C_ARUSER_WIDTH),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (C_M_AXI_GMEM_C_AWUSER_WIDTH),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (C_M_AXI_GMEM_C_BUSER_WIDTH),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (C_M_AXI_GMEM_C_CACHE_VALUE),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (C_M_AXI_GMEM_C_DATA_WIDTH),
    .C_M_AXI_GMEM_C_ID_WIDTH     (C_M_AXI_GMEM_C_ID_WIDTH),
    .C_M_AXI_GMEM_C_PROT_VALUE   (C_M_AXI_GMEM_C_PROT_VALUE),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (C_M_AXI_GMEM_C_RUSER_WIDTH),
    .C_M_AXI_GMEM_C_USER_VALUE   (C_M_AXI_GMEM_C_USER_VALUE),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (C_M_AXI_GMEM_C_WSTRB_WIDTH),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (C_M_AXI_GMEM_C_WUSER_WIDTH),
    .C_M_AXI_WSTRB_WIDTH         (C_M_AXI_WSTRB_WIDTH),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (C_S_AXI_CONTROL_ADDR_WIDTH),
    .C_S_AXI_CONTROL_DATA_WIDTH  (C_S_AXI_CONTROL_DATA_WIDTH),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (C_S_AXI_CONTROL_WSTRB_WIDTH),
    .C_S_AXI_DATA_WIDTH          (C_S_AXI_DATA_WIDTH),
    .C_S_AXI_WSTRB_WIDTH         (C_S_AXI_WSTRB_WIDTH)
) __rs_kernel3_aux_split_aux_47__inst (
    .B_PE_dummy_U0_fifo_B_PE_13_070_fifo_cap            (B_PE_dummy_U0_fifo_B_PE_13_070_fifo_cap),
    .B_PE_dummy_U0_fifo_B_PE_13_070_num_data_valid      (B_PE_dummy_U0_fifo_B_PE_13_070_num_data_valid),
    .PE_wrapper_12_0_U0_fifo_B_PE_13_070_fifo_cap       (PE_wrapper_12_0_U0_fifo_B_PE_13_070_fifo_cap),
    .PE_wrapper_12_0_U0_fifo_B_PE_13_070_num_data_valid (PE_wrapper_12_0_U0_fifo_B_PE_13_070_num_data_valid),
    .fifo_B_PE_13_0_U_if_fifo_cap                       (fifo_B_PE_13_0_U_if_fifo_cap),
    .fifo_B_PE_13_0_U_if_num_data_valid                 (fifo_B_PE_13_0_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_48 #(
    .C_M_AXI_DATA_WIDTH          (C_M_AXI_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (C_M_AXI_GMEM_A_ADDR_WIDTH),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (C_M_AXI_GMEM_A_ARUSER_WIDTH),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (C_M_AXI_GMEM_A_AWUSER_WIDTH),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (C_M_AXI_GMEM_A_BUSER_WIDTH),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (C_M_AXI_GMEM_A_CACHE_VALUE),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (C_M_AXI_GMEM_A_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ID_WIDTH     (C_M_AXI_GMEM_A_ID_WIDTH),
    .C_M_AXI_GMEM_A_PROT_VALUE   (C_M_AXI_GMEM_A_PROT_VALUE),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (C_M_AXI_GMEM_A_RUSER_WIDTH),
    .C_M_AXI_GMEM_A_USER_VALUE   (C_M_AXI_GMEM_A_USER_VALUE),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (C_M_AXI_GMEM_A_WSTRB_WIDTH),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (C_M_AXI_GMEM_A_WUSER_WIDTH),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (C_M_AXI_GMEM_B_ADDR_WIDTH),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (C_M_AXI_GMEM_B_ARUSER_WIDTH),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (C_M_AXI_GMEM_B_AWUSER_WIDTH),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (C_M_AXI_GMEM_B_BUSER_WIDTH),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (C_M_AXI_GMEM_B_CACHE_VALUE),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (C_M_AXI_GMEM_B_DATA_WIDTH),
    .C_M_AXI_GMEM_B_ID_WIDTH     (C_M_AXI_GMEM_B_ID_WIDTH),
    .C_M_AXI_GMEM_B_PROT_VALUE   (C_M_AXI_GMEM_B_PROT_VALUE),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (C_M_AXI_GMEM_B_RUSER_WIDTH),
    .C_M_AXI_GMEM_B_USER_VALUE   (C_M_AXI_GMEM_B_USER_VALUE),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (C_M_AXI_GMEM_B_WSTRB_WIDTH),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (C_M_AXI_GMEM_B_WUSER_WIDTH),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (C_M_AXI_GMEM_C_ADDR_WIDTH),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (C_M_AXI_GMEM_C_ARUSER_WIDTH),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (C_M_AXI_GMEM_C_AWUSER_WIDTH),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (C_M_AXI_GMEM_C_BUSER_WIDTH),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (C_M_AXI_GMEM_C_CACHE_VALUE),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (C_M_AXI_GMEM_C_DATA_WIDTH),
    .C_M_AXI_GMEM_C_ID_WIDTH     (C_M_AXI_GMEM_C_ID_WIDTH),
    .C_M_AXI_GMEM_C_PROT_VALUE   (C_M_AXI_GMEM_C_PROT_VALUE),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (C_M_AXI_GMEM_C_RUSER_WIDTH),
    .C_M_AXI_GMEM_C_USER_VALUE   (C_M_AXI_GMEM_C_USER_VALUE),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (C_M_AXI_GMEM_C_WSTRB_WIDTH),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (C_M_AXI_GMEM_C_WUSER_WIDTH),
    .C_M_AXI_WSTRB_WIDTH         (C_M_AXI_WSTRB_WIDTH),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (C_S_AXI_CONTROL_ADDR_WIDTH),
    .C_S_AXI_CONTROL_DATA_WIDTH  (C_S_AXI_CONTROL_DATA_WIDTH),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (C_S_AXI_CONTROL_WSTRB_WIDTH),
    .C_S_AXI_DATA_WIDTH          (C_S_AXI_DATA_WIDTH),
    .C_S_AXI_WSTRB_WIDTH         (C_S_AXI_WSTRB_WIDTH)
) __rs_kernel3_aux_split_aux_48__inst (
    .C_c_U_if_fifo_cap                     (C_c_U_if_fifo_cap),
    .C_c_U_if_num_data_valid               (C_c_U_if_num_data_valid),
    .C_drain_IO_L3_out_U0_C_fifo_cap       (C_drain_IO_L3_out_U0_C_fifo_cap),
    .C_drain_IO_L3_out_U0_C_num_data_valid (C_drain_IO_L3_out_U0_C_num_data_valid),
    .entry_proc_U0_C_c_fifo_cap            (entry_proc_U0_C_c_fifo_cap),
    .entry_proc_U0_C_c_num_data_valid      (entry_proc_U0_C_c_num_data_valid)
);

__rs_kernel3_aux_split_aux_49 #(
    .C_M_AXI_DATA_WIDTH          (C_M_AXI_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (C_M_AXI_GMEM_A_ADDR_WIDTH),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (C_M_AXI_GMEM_A_ARUSER_WIDTH),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (C_M_AXI_GMEM_A_AWUSER_WIDTH),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (C_M_AXI_GMEM_A_BUSER_WIDTH),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (C_M_AXI_GMEM_A_CACHE_VALUE),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (C_M_AXI_GMEM_A_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ID_WIDTH     (C_M_AXI_GMEM_A_ID_WIDTH),
    .C_M_AXI_GMEM_A_PROT_VALUE   (C_M_AXI_GMEM_A_PROT_VALUE),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (C_M_AXI_GMEM_A_RUSER_WIDTH),
    .C_M_AXI_GMEM_A_USER_VALUE   (C_M_AXI_GMEM_A_USER_VALUE),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (C_M_AXI_GMEM_A_WSTRB_WIDTH),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (C_M_AXI_GMEM_A_WUSER_WIDTH),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (C_M_AXI_GMEM_B_ADDR_WIDTH),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (C_M_AXI_GMEM_B_ARUSER_WIDTH),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (C_M_AXI_GMEM_B_AWUSER_WIDTH),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (C_M_AXI_GMEM_B_BUSER_WIDTH),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (C_M_AXI_GMEM_B_CACHE_VALUE),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (C_M_AXI_GMEM_B_DATA_WIDTH),
    .C_M_AXI_GMEM_B_ID_WIDTH     (C_M_AXI_GMEM_B_ID_WIDTH),
    .C_M_AXI_GMEM_B_PROT_VALUE   (C_M_AXI_GMEM_B_PROT_VALUE),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (C_M_AXI_GMEM_B_RUSER_WIDTH),
    .C_M_AXI_GMEM_B_USER_VALUE   (C_M_AXI_GMEM_B_USER_VALUE),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (C_M_AXI_GMEM_B_WSTRB_WIDTH),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (C_M_AXI_GMEM_B_WUSER_WIDTH),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (C_M_AXI_GMEM_C_ADDR_WIDTH),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (C_M_AXI_GMEM_C_ARUSER_WIDTH),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (C_M_AXI_GMEM_C_AWUSER_WIDTH),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (C_M_AXI_GMEM_C_BUSER_WIDTH),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (C_M_AXI_GMEM_C_CACHE_VALUE),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (C_M_AXI_GMEM_C_DATA_WIDTH),
    .C_M_AXI_GMEM_C_ID_WIDTH     (C_M_AXI_GMEM_C_ID_WIDTH),
    .C_M_AXI_GMEM_C_PROT_VALUE   (C_M_AXI_GMEM_C_PROT_VALUE),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (C_M_AXI_GMEM_C_RUSER_WIDTH),
    .C_M_AXI_GMEM_C_USER_VALUE   (C_M_AXI_GMEM_C_USER_VALUE),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (C_M_AXI_GMEM_C_WSTRB_WIDTH),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (C_M_AXI_GMEM_C_WUSER_WIDTH),
    .C_M_AXI_WSTRB_WIDTH         (C_M_AXI_WSTRB_WIDTH),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (C_S_AXI_CONTROL_ADDR_WIDTH),
    .C_S_AXI_CONTROL_DATA_WIDTH  (C_S_AXI_CONTROL_DATA_WIDTH),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (C_S_AXI_CONTROL_WSTRB_WIDTH),
    .C_S_AXI_DATA_WIDTH          (C_S_AXI_DATA_WIDTH),
    .C_S_AXI_WSTRB_WIDTH         (C_S_AXI_WSTRB_WIDTH)
) __rs_kernel3_aux_split_aux_49__inst (
    .C_drain_IO_L1_out_25_U0_fifo_C_C_IO_L1_0_10121_num_data_valid (C_drain_IO_L1_out_25_U0_fifo_C_C_IO_L1_0_10121_num_data_valid),
    .C_drain_IO_L1_out_25_U0_fifo_C_C_IO_L1_out_0_10121_fifo_cap   (C_drain_IO_L1_out_25_U0_fifo_C_C_IO_L1_out_0_10121_fifo_cap),
    .C_drain_IO_L1_out_26_U0_fifo_C_C_IO_L1_0_10121_num_data_valid (C_drain_IO_L1_out_26_U0_fifo_C_C_IO_L1_0_10121_num_data_valid),
    .C_drain_IO_L1_out_26_U0_fifo_C_C_IO_L1_out_0_10121_fifo_cap   (C_drain_IO_L1_out_26_U0_fifo_C_C_IO_L1_out_0_10121_fifo_cap),
    .fifo_C_drain_C_drain_IO_L1_out_0_10_U_if_fifo_cap             (fifo_C_drain_C_drain_IO_L1_out_0_10_U_if_fifo_cap),
    .fifo_C_drain_C_drain_IO_L1_out_0_10_U_if_num_data_valid       (fifo_C_drain_C_drain_IO_L1_out_0_10_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_4 #(
    .C_M_AXI_DATA_WIDTH          (C_M_AXI_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (C_M_AXI_GMEM_A_ADDR_WIDTH),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (C_M_AXI_GMEM_A_ARUSER_WIDTH),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (C_M_AXI_GMEM_A_AWUSER_WIDTH),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (C_M_AXI_GMEM_A_BUSER_WIDTH),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (C_M_AXI_GMEM_A_CACHE_VALUE),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (C_M_AXI_GMEM_A_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ID_WIDTH     (C_M_AXI_GMEM_A_ID_WIDTH),
    .C_M_AXI_GMEM_A_PROT_VALUE   (C_M_AXI_GMEM_A_PROT_VALUE),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (C_M_AXI_GMEM_A_RUSER_WIDTH),
    .C_M_AXI_GMEM_A_USER_VALUE   (C_M_AXI_GMEM_A_USER_VALUE),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (C_M_AXI_GMEM_A_WSTRB_WIDTH),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (C_M_AXI_GMEM_A_WUSER_WIDTH),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (C_M_AXI_GMEM_B_ADDR_WIDTH),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (C_M_AXI_GMEM_B_ARUSER_WIDTH),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (C_M_AXI_GMEM_B_AWUSER_WIDTH),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (C_M_AXI_GMEM_B_BUSER_WIDTH),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (C_M_AXI_GMEM_B_CACHE_VALUE),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (C_M_AXI_GMEM_B_DATA_WIDTH),
    .C_M_AXI_GMEM_B_ID_WIDTH     (C_M_AXI_GMEM_B_ID_WIDTH),
    .C_M_AXI_GMEM_B_PROT_VALUE   (C_M_AXI_GMEM_B_PROT_VALUE),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (C_M_AXI_GMEM_B_RUSER_WIDTH),
    .C_M_AXI_GMEM_B_USER_VALUE   (C_M_AXI_GMEM_B_USER_VALUE),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (C_M_AXI_GMEM_B_WSTRB_WIDTH),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (C_M_AXI_GMEM_B_WUSER_WIDTH),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (C_M_AXI_GMEM_C_ADDR_WIDTH),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (C_M_AXI_GMEM_C_ARUSER_WIDTH),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (C_M_AXI_GMEM_C_AWUSER_WIDTH),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (C_M_AXI_GMEM_C_BUSER_WIDTH),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (C_M_AXI_GMEM_C_CACHE_VALUE),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (C_M_AXI_GMEM_C_DATA_WIDTH),
    .C_M_AXI_GMEM_C_ID_WIDTH     (C_M_AXI_GMEM_C_ID_WIDTH),
    .C_M_AXI_GMEM_C_PROT_VALUE   (C_M_AXI_GMEM_C_PROT_VALUE),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (C_M_AXI_GMEM_C_RUSER_WIDTH),
    .C_M_AXI_GMEM_C_USER_VALUE   (C_M_AXI_GMEM_C_USER_VALUE),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (C_M_AXI_GMEM_C_WSTRB_WIDTH),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (C_M_AXI_GMEM_C_WUSER_WIDTH),
    .C_M_AXI_WSTRB_WIDTH         (C_M_AXI_WSTRB_WIDTH),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (C_S_AXI_CONTROL_ADDR_WIDTH),
    .C_S_AXI_CONTROL_DATA_WIDTH  (C_S_AXI_CONTROL_DATA_WIDTH),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (C_S_AXI_CONTROL_WSTRB_WIDTH),
    .C_S_AXI_DATA_WIDTH          (C_S_AXI_DATA_WIDTH),
    .C_S_AXI_WSTRB_WIDTH         (C_S_AXI_WSTRB_WIDTH)
) __rs_kernel3_aux_split_aux_4__inst (
    .A_IO_L2_in_10_U0_fifo_A_PE_10_048_fifo_cap         (A_IO_L2_in_10_U0_fifo_A_PE_10_048_fifo_cap),
    .A_IO_L2_in_10_U0_fifo_A_PE_10_048_num_data_valid   (A_IO_L2_in_10_U0_fifo_A_PE_10_048_num_data_valid),
    .PE_wrapper_10_0_U0_fifo_A_PE_10_048_fifo_cap       (PE_wrapper_10_0_U0_fifo_A_PE_10_048_fifo_cap),
    .PE_wrapper_10_0_U0_fifo_A_PE_10_048_num_data_valid (PE_wrapper_10_0_U0_fifo_A_PE_10_048_num_data_valid),
    .fifo_A_PE_10_0_U_if_fifo_cap                       (fifo_A_PE_10_0_U_if_fifo_cap),
    .fifo_A_PE_10_0_U_if_num_data_valid                 (fifo_A_PE_10_0_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_50 #(
    .C_M_AXI_DATA_WIDTH          (C_M_AXI_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (C_M_AXI_GMEM_A_ADDR_WIDTH),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (C_M_AXI_GMEM_A_ARUSER_WIDTH),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (C_M_AXI_GMEM_A_AWUSER_WIDTH),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (C_M_AXI_GMEM_A_BUSER_WIDTH),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (C_M_AXI_GMEM_A_CACHE_VALUE),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (C_M_AXI_GMEM_A_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ID_WIDTH     (C_M_AXI_GMEM_A_ID_WIDTH),
    .C_M_AXI_GMEM_A_PROT_VALUE   (C_M_AXI_GMEM_A_PROT_VALUE),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (C_M_AXI_GMEM_A_RUSER_WIDTH),
    .C_M_AXI_GMEM_A_USER_VALUE   (C_M_AXI_GMEM_A_USER_VALUE),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (C_M_AXI_GMEM_A_WSTRB_WIDTH),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (C_M_AXI_GMEM_A_WUSER_WIDTH),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (C_M_AXI_GMEM_B_ADDR_WIDTH),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (C_M_AXI_GMEM_B_ARUSER_WIDTH),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (C_M_AXI_GMEM_B_AWUSER_WIDTH),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (C_M_AXI_GMEM_B_BUSER_WIDTH),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (C_M_AXI_GMEM_B_CACHE_VALUE),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (C_M_AXI_GMEM_B_DATA_WIDTH),
    .C_M_AXI_GMEM_B_ID_WIDTH     (C_M_AXI_GMEM_B_ID_WIDTH),
    .C_M_AXI_GMEM_B_PROT_VALUE   (C_M_AXI_GMEM_B_PROT_VALUE),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (C_M_AXI_GMEM_B_RUSER_WIDTH),
    .C_M_AXI_GMEM_B_USER_VALUE   (C_M_AXI_GMEM_B_USER_VALUE),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (C_M_AXI_GMEM_B_WSTRB_WIDTH),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (C_M_AXI_GMEM_B_WUSER_WIDTH),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (C_M_AXI_GMEM_C_ADDR_WIDTH),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (C_M_AXI_GMEM_C_ARUSER_WIDTH),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (C_M_AXI_GMEM_C_AWUSER_WIDTH),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (C_M_AXI_GMEM_C_BUSER_WIDTH),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (C_M_AXI_GMEM_C_CACHE_VALUE),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (C_M_AXI_GMEM_C_DATA_WIDTH),
    .C_M_AXI_GMEM_C_ID_WIDTH     (C_M_AXI_GMEM_C_ID_WIDTH),
    .C_M_AXI_GMEM_C_PROT_VALUE   (C_M_AXI_GMEM_C_PROT_VALUE),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (C_M_AXI_GMEM_C_RUSER_WIDTH),
    .C_M_AXI_GMEM_C_USER_VALUE   (C_M_AXI_GMEM_C_USER_VALUE),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (C_M_AXI_GMEM_C_WSTRB_WIDTH),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (C_M_AXI_GMEM_C_WUSER_WIDTH),
    .C_M_AXI_WSTRB_WIDTH         (C_M_AXI_WSTRB_WIDTH),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (C_S_AXI_CONTROL_ADDR_WIDTH),
    .C_S_AXI_CONTROL_DATA_WIDTH  (C_S_AXI_CONTROL_DATA_WIDTH),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (C_S_AXI_CONTROL_WSTRB_WIDTH),
    .C_S_AXI_DATA_WIDTH          (C_S_AXI_DATA_WIDTH),
    .C_S_AXI_WSTRB_WIDTH         (C_S_AXI_WSTRB_WIDTH)
) __rs_kernel3_aux_split_aux_50__inst (
    .C_drain_IO_L1_out_25_U0_fifo_C_C_IO_L1_0_11122_num_data_valid  (C_drain_IO_L1_out_25_U0_fifo_C_C_IO_L1_0_11122_num_data_valid),
    .C_drain_IO_L1_out_25_U0_fifo_C_C_IO_L1_out_0_11122_fifo_cap    (C_drain_IO_L1_out_25_U0_fifo_C_C_IO_L1_out_0_11122_fifo_cap),
    .C_drain_IO_L1_out_U0_fifo_C_C_IO_L1_out_0_11122_num_data_valid (C_drain_IO_L1_out_U0_fifo_C_C_IO_L1_out_0_11122_num_data_valid),
    .C_drain_IO_L1_out_U0_fifo_C_drain_C_IO_L1_out_0_11122_fifo_cap (C_drain_IO_L1_out_U0_fifo_C_drain_C_IO_L1_out_0_11122_fifo_cap),
    .fifo_C_drain_C_drain_IO_L1_out_0_11_U_if_fifo_cap              (fifo_C_drain_C_drain_IO_L1_out_0_11_U_if_fifo_cap),
    .fifo_C_drain_C_drain_IO_L1_out_0_11_U_if_num_data_valid        (fifo_C_drain_C_drain_IO_L1_out_0_11_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_51 #(
    .C_M_AXI_DATA_WIDTH          (C_M_AXI_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (C_M_AXI_GMEM_A_ADDR_WIDTH),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (C_M_AXI_GMEM_A_ARUSER_WIDTH),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (C_M_AXI_GMEM_A_AWUSER_WIDTH),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (C_M_AXI_GMEM_A_BUSER_WIDTH),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (C_M_AXI_GMEM_A_CACHE_VALUE),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (C_M_AXI_GMEM_A_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ID_WIDTH     (C_M_AXI_GMEM_A_ID_WIDTH),
    .C_M_AXI_GMEM_A_PROT_VALUE   (C_M_AXI_GMEM_A_PROT_VALUE),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (C_M_AXI_GMEM_A_RUSER_WIDTH),
    .C_M_AXI_GMEM_A_USER_VALUE   (C_M_AXI_GMEM_A_USER_VALUE),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (C_M_AXI_GMEM_A_WSTRB_WIDTH),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (C_M_AXI_GMEM_A_WUSER_WIDTH),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (C_M_AXI_GMEM_B_ADDR_WIDTH),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (C_M_AXI_GMEM_B_ARUSER_WIDTH),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (C_M_AXI_GMEM_B_AWUSER_WIDTH),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (C_M_AXI_GMEM_B_BUSER_WIDTH),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (C_M_AXI_GMEM_B_CACHE_VALUE),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (C_M_AXI_GMEM_B_DATA_WIDTH),
    .C_M_AXI_GMEM_B_ID_WIDTH     (C_M_AXI_GMEM_B_ID_WIDTH),
    .C_M_AXI_GMEM_B_PROT_VALUE   (C_M_AXI_GMEM_B_PROT_VALUE),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (C_M_AXI_GMEM_B_RUSER_WIDTH),
    .C_M_AXI_GMEM_B_USER_VALUE   (C_M_AXI_GMEM_B_USER_VALUE),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (C_M_AXI_GMEM_B_WSTRB_WIDTH),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (C_M_AXI_GMEM_B_WUSER_WIDTH),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (C_M_AXI_GMEM_C_ADDR_WIDTH),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (C_M_AXI_GMEM_C_ARUSER_WIDTH),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (C_M_AXI_GMEM_C_AWUSER_WIDTH),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (C_M_AXI_GMEM_C_BUSER_WIDTH),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (C_M_AXI_GMEM_C_CACHE_VALUE),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (C_M_AXI_GMEM_C_DATA_WIDTH),
    .C_M_AXI_GMEM_C_ID_WIDTH     (C_M_AXI_GMEM_C_ID_WIDTH),
    .C_M_AXI_GMEM_C_PROT_VALUE   (C_M_AXI_GMEM_C_PROT_VALUE),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (C_M_AXI_GMEM_C_RUSER_WIDTH),
    .C_M_AXI_GMEM_C_USER_VALUE   (C_M_AXI_GMEM_C_USER_VALUE),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (C_M_AXI_GMEM_C_WSTRB_WIDTH),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (C_M_AXI_GMEM_C_WUSER_WIDTH),
    .C_M_AXI_WSTRB_WIDTH         (C_M_AXI_WSTRB_WIDTH),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (C_S_AXI_CONTROL_ADDR_WIDTH),
    .C_S_AXI_CONTROL_DATA_WIDTH  (C_S_AXI_CONTROL_DATA_WIDTH),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (C_S_AXI_CONTROL_WSTRB_WIDTH),
    .C_S_AXI_DATA_WIDTH          (C_S_AXI_DATA_WIDTH),
    .C_S_AXI_WSTRB_WIDTH         (C_S_AXI_WSTRB_WIDTH)
) __rs_kernel3_aux_split_aux_51__inst (
    .C_drain_IO_L1_out_25_U0_fifo_C_drain_PE_10_095_fifo_cap       (C_drain_IO_L1_out_25_U0_fifo_C_drain_PE_10_095_fifo_cap),
    .C_drain_IO_L1_out_25_U0_fifo_C_drain_PE_10_095_num_data_valid (C_drain_IO_L1_out_25_U0_fifo_C_drain_PE_10_095_num_data_valid),
    .PE_wrapper_10_0_U0_fifo_C_drain_PE_10_095_fifo_cap            (PE_wrapper_10_0_U0_fifo_C_drain_PE_10_095_fifo_cap),
    .PE_wrapper_10_0_U0_fifo_C_drain_PE_10_095_num_data_valid      (PE_wrapper_10_0_U0_fifo_C_drain_PE_10_095_num_data_valid),
    .fifo_C_drain_PE_10_0_U_if_fifo_cap                            (fifo_C_drain_PE_10_0_U_if_fifo_cap),
    .fifo_C_drain_PE_10_0_U_if_num_data_valid                      (fifo_C_drain_PE_10_0_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_52 #(
    .C_M_AXI_DATA_WIDTH          (C_M_AXI_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (C_M_AXI_GMEM_A_ADDR_WIDTH),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (C_M_AXI_GMEM_A_ARUSER_WIDTH),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (C_M_AXI_GMEM_A_AWUSER_WIDTH),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (C_M_AXI_GMEM_A_BUSER_WIDTH),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (C_M_AXI_GMEM_A_CACHE_VALUE),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (C_M_AXI_GMEM_A_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ID_WIDTH     (C_M_AXI_GMEM_A_ID_WIDTH),
    .C_M_AXI_GMEM_A_PROT_VALUE   (C_M_AXI_GMEM_A_PROT_VALUE),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (C_M_AXI_GMEM_A_RUSER_WIDTH),
    .C_M_AXI_GMEM_A_USER_VALUE   (C_M_AXI_GMEM_A_USER_VALUE),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (C_M_AXI_GMEM_A_WSTRB_WIDTH),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (C_M_AXI_GMEM_A_WUSER_WIDTH),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (C_M_AXI_GMEM_B_ADDR_WIDTH),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (C_M_AXI_GMEM_B_ARUSER_WIDTH),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (C_M_AXI_GMEM_B_AWUSER_WIDTH),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (C_M_AXI_GMEM_B_BUSER_WIDTH),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (C_M_AXI_GMEM_B_CACHE_VALUE),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (C_M_AXI_GMEM_B_DATA_WIDTH),
    .C_M_AXI_GMEM_B_ID_WIDTH     (C_M_AXI_GMEM_B_ID_WIDTH),
    .C_M_AXI_GMEM_B_PROT_VALUE   (C_M_AXI_GMEM_B_PROT_VALUE),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (C_M_AXI_GMEM_B_RUSER_WIDTH),
    .C_M_AXI_GMEM_B_USER_VALUE   (C_M_AXI_GMEM_B_USER_VALUE),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (C_M_AXI_GMEM_B_WSTRB_WIDTH),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (C_M_AXI_GMEM_B_WUSER_WIDTH),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (C_M_AXI_GMEM_C_ADDR_WIDTH),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (C_M_AXI_GMEM_C_ARUSER_WIDTH),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (C_M_AXI_GMEM_C_AWUSER_WIDTH),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (C_M_AXI_GMEM_C_BUSER_WIDTH),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (C_M_AXI_GMEM_C_CACHE_VALUE),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (C_M_AXI_GMEM_C_DATA_WIDTH),
    .C_M_AXI_GMEM_C_ID_WIDTH     (C_M_AXI_GMEM_C_ID_WIDTH),
    .C_M_AXI_GMEM_C_PROT_VALUE   (C_M_AXI_GMEM_C_PROT_VALUE),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (C_M_AXI_GMEM_C_RUSER_WIDTH),
    .C_M_AXI_GMEM_C_USER_VALUE   (C_M_AXI_GMEM_C_USER_VALUE),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (C_M_AXI_GMEM_C_WSTRB_WIDTH),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (C_M_AXI_GMEM_C_WUSER_WIDTH),
    .C_M_AXI_WSTRB_WIDTH         (C_M_AXI_WSTRB_WIDTH),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (C_S_AXI_CONTROL_ADDR_WIDTH),
    .C_S_AXI_CONTROL_DATA_WIDTH  (C_S_AXI_CONTROL_DATA_WIDTH),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (C_S_AXI_CONTROL_WSTRB_WIDTH),
    .C_S_AXI_DATA_WIDTH          (C_S_AXI_DATA_WIDTH),
    .C_S_AXI_WSTRB_WIDTH         (C_S_AXI_WSTRB_WIDTH)
) __rs_kernel3_aux_split_aux_52__inst (
    .C_drain_IO_L1_out_26_U0_fifo_C_C_IO_L1_out_0_9120_num_data_valid (C_drain_IO_L1_out_26_U0_fifo_C_C_IO_L1_out_0_9120_num_data_valid),
    .C_drain_IO_L1_out_26_U0_fifo_C_drain_C_IO_L1_out_0_9120_fifo_cap (C_drain_IO_L1_out_26_U0_fifo_C_drain_C_IO_L1_out_0_9120_fifo_cap),
    .C_drain_IO_L1_out_27_U0_fifo_C_C_IO_L1_out_0_9120_num_data_valid (C_drain_IO_L1_out_27_U0_fifo_C_C_IO_L1_out_0_9120_num_data_valid),
    .C_drain_IO_L1_out_27_U0_fifo_C_drain_C_IO_L1_out_0_9120_fifo_cap (C_drain_IO_L1_out_27_U0_fifo_C_drain_C_IO_L1_out_0_9120_fifo_cap),
    .fifo_C_drain_C_drain_IO_L1_out_0_9_U_if_fifo_cap                 (fifo_C_drain_C_drain_IO_L1_out_0_9_U_if_fifo_cap),
    .fifo_C_drain_C_drain_IO_L1_out_0_9_U_if_num_data_valid           (fifo_C_drain_C_drain_IO_L1_out_0_9_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_53 #(
    .C_M_AXI_DATA_WIDTH          (C_M_AXI_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (C_M_AXI_GMEM_A_ADDR_WIDTH),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (C_M_AXI_GMEM_A_ARUSER_WIDTH),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (C_M_AXI_GMEM_A_AWUSER_WIDTH),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (C_M_AXI_GMEM_A_BUSER_WIDTH),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (C_M_AXI_GMEM_A_CACHE_VALUE),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (C_M_AXI_GMEM_A_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ID_WIDTH     (C_M_AXI_GMEM_A_ID_WIDTH),
    .C_M_AXI_GMEM_A_PROT_VALUE   (C_M_AXI_GMEM_A_PROT_VALUE),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (C_M_AXI_GMEM_A_RUSER_WIDTH),
    .C_M_AXI_GMEM_A_USER_VALUE   (C_M_AXI_GMEM_A_USER_VALUE),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (C_M_AXI_GMEM_A_WSTRB_WIDTH),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (C_M_AXI_GMEM_A_WUSER_WIDTH),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (C_M_AXI_GMEM_B_ADDR_WIDTH),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (C_M_AXI_GMEM_B_ARUSER_WIDTH),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (C_M_AXI_GMEM_B_AWUSER_WIDTH),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (C_M_AXI_GMEM_B_BUSER_WIDTH),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (C_M_AXI_GMEM_B_CACHE_VALUE),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (C_M_AXI_GMEM_B_DATA_WIDTH),
    .C_M_AXI_GMEM_B_ID_WIDTH     (C_M_AXI_GMEM_B_ID_WIDTH),
    .C_M_AXI_GMEM_B_PROT_VALUE   (C_M_AXI_GMEM_B_PROT_VALUE),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (C_M_AXI_GMEM_B_RUSER_WIDTH),
    .C_M_AXI_GMEM_B_USER_VALUE   (C_M_AXI_GMEM_B_USER_VALUE),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (C_M_AXI_GMEM_B_WSTRB_WIDTH),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (C_M_AXI_GMEM_B_WUSER_WIDTH),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (C_M_AXI_GMEM_C_ADDR_WIDTH),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (C_M_AXI_GMEM_C_ARUSER_WIDTH),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (C_M_AXI_GMEM_C_AWUSER_WIDTH),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (C_M_AXI_GMEM_C_BUSER_WIDTH),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (C_M_AXI_GMEM_C_CACHE_VALUE),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (C_M_AXI_GMEM_C_DATA_WIDTH),
    .C_M_AXI_GMEM_C_ID_WIDTH     (C_M_AXI_GMEM_C_ID_WIDTH),
    .C_M_AXI_GMEM_C_PROT_VALUE   (C_M_AXI_GMEM_C_PROT_VALUE),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (C_M_AXI_GMEM_C_RUSER_WIDTH),
    .C_M_AXI_GMEM_C_USER_VALUE   (C_M_AXI_GMEM_C_USER_VALUE),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (C_M_AXI_GMEM_C_WSTRB_WIDTH),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (C_M_AXI_GMEM_C_WUSER_WIDTH),
    .C_M_AXI_WSTRB_WIDTH         (C_M_AXI_WSTRB_WIDTH),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (C_S_AXI_CONTROL_ADDR_WIDTH),
    .C_S_AXI_CONTROL_DATA_WIDTH  (C_S_AXI_CONTROL_DATA_WIDTH),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (C_S_AXI_CONTROL_WSTRB_WIDTH),
    .C_S_AXI_DATA_WIDTH          (C_S_AXI_DATA_WIDTH),
    .C_S_AXI_WSTRB_WIDTH         (C_S_AXI_WSTRB_WIDTH)
) __rs_kernel3_aux_split_aux_53__inst (
    .C_drain_IO_L1_out_26_U0_fifo_C_drain_PE_9_094_fifo_cap       (C_drain_IO_L1_out_26_U0_fifo_C_drain_PE_9_094_fifo_cap),
    .C_drain_IO_L1_out_26_U0_fifo_C_drain_PE_9_094_num_data_valid (C_drain_IO_L1_out_26_U0_fifo_C_drain_PE_9_094_num_data_valid),
    .PE_wrapper_9_0_U0_fifo_C_drain_PE_9_094_fifo_cap             (PE_wrapper_9_0_U0_fifo_C_drain_PE_9_094_fifo_cap),
    .PE_wrapper_9_0_U0_fifo_C_drain_PE_9_094_num_data_valid       (PE_wrapper_9_0_U0_fifo_C_drain_PE_9_094_num_data_valid),
    .fifo_C_drain_PE_9_0_U_if_fifo_cap                            (fifo_C_drain_PE_9_0_U_if_fifo_cap),
    .fifo_C_drain_PE_9_0_U_if_num_data_valid                      (fifo_C_drain_PE_9_0_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_54 #(
    .C_M_AXI_DATA_WIDTH          (C_M_AXI_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (C_M_AXI_GMEM_A_ADDR_WIDTH),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (C_M_AXI_GMEM_A_ARUSER_WIDTH),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (C_M_AXI_GMEM_A_AWUSER_WIDTH),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (C_M_AXI_GMEM_A_BUSER_WIDTH),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (C_M_AXI_GMEM_A_CACHE_VALUE),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (C_M_AXI_GMEM_A_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ID_WIDTH     (C_M_AXI_GMEM_A_ID_WIDTH),
    .C_M_AXI_GMEM_A_PROT_VALUE   (C_M_AXI_GMEM_A_PROT_VALUE),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (C_M_AXI_GMEM_A_RUSER_WIDTH),
    .C_M_AXI_GMEM_A_USER_VALUE   (C_M_AXI_GMEM_A_USER_VALUE),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (C_M_AXI_GMEM_A_WSTRB_WIDTH),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (C_M_AXI_GMEM_A_WUSER_WIDTH),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (C_M_AXI_GMEM_B_ADDR_WIDTH),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (C_M_AXI_GMEM_B_ARUSER_WIDTH),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (C_M_AXI_GMEM_B_AWUSER_WIDTH),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (C_M_AXI_GMEM_B_BUSER_WIDTH),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (C_M_AXI_GMEM_B_CACHE_VALUE),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (C_M_AXI_GMEM_B_DATA_WIDTH),
    .C_M_AXI_GMEM_B_ID_WIDTH     (C_M_AXI_GMEM_B_ID_WIDTH),
    .C_M_AXI_GMEM_B_PROT_VALUE   (C_M_AXI_GMEM_B_PROT_VALUE),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (C_M_AXI_GMEM_B_RUSER_WIDTH),
    .C_M_AXI_GMEM_B_USER_VALUE   (C_M_AXI_GMEM_B_USER_VALUE),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (C_M_AXI_GMEM_B_WSTRB_WIDTH),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (C_M_AXI_GMEM_B_WUSER_WIDTH),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (C_M_AXI_GMEM_C_ADDR_WIDTH),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (C_M_AXI_GMEM_C_ARUSER_WIDTH),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (C_M_AXI_GMEM_C_AWUSER_WIDTH),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (C_M_AXI_GMEM_C_BUSER_WIDTH),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (C_M_AXI_GMEM_C_CACHE_VALUE),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (C_M_AXI_GMEM_C_DATA_WIDTH),
    .C_M_AXI_GMEM_C_ID_WIDTH     (C_M_AXI_GMEM_C_ID_WIDTH),
    .C_M_AXI_GMEM_C_PROT_VALUE   (C_M_AXI_GMEM_C_PROT_VALUE),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (C_M_AXI_GMEM_C_RUSER_WIDTH),
    .C_M_AXI_GMEM_C_USER_VALUE   (C_M_AXI_GMEM_C_USER_VALUE),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (C_M_AXI_GMEM_C_WSTRB_WIDTH),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (C_M_AXI_GMEM_C_WUSER_WIDTH),
    .C_M_AXI_WSTRB_WIDTH         (C_M_AXI_WSTRB_WIDTH),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (C_S_AXI_CONTROL_ADDR_WIDTH),
    .C_S_AXI_CONTROL_DATA_WIDTH  (C_S_AXI_CONTROL_DATA_WIDTH),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (C_S_AXI_CONTROL_WSTRB_WIDTH),
    .C_S_AXI_DATA_WIDTH          (C_S_AXI_DATA_WIDTH),
    .C_S_AXI_WSTRB_WIDTH         (C_S_AXI_WSTRB_WIDTH)
) __rs_kernel3_aux_split_aux_54__inst (
    .C_drain_IO_L1_out_27_U0_fifo_C_C_IO_L1_out_0_8119_num_data_valid (C_drain_IO_L1_out_27_U0_fifo_C_C_IO_L1_out_0_8119_num_data_valid),
    .C_drain_IO_L1_out_27_U0_fifo_C_drain_C_IO_L1_out_0_8119_fifo_cap (C_drain_IO_L1_out_27_U0_fifo_C_drain_C_IO_L1_out_0_8119_fifo_cap),
    .C_drain_IO_L1_out_28_U0_fifo_C_C_IO_L1_out_0_8119_num_data_valid (C_drain_IO_L1_out_28_U0_fifo_C_C_IO_L1_out_0_8119_num_data_valid),
    .C_drain_IO_L1_out_28_U0_fifo_C_drain_C_IO_L1_out_0_8119_fifo_cap (C_drain_IO_L1_out_28_U0_fifo_C_drain_C_IO_L1_out_0_8119_fifo_cap),
    .fifo_C_drain_C_drain_IO_L1_out_0_8_U_if_fifo_cap                 (fifo_C_drain_C_drain_IO_L1_out_0_8_U_if_fifo_cap),
    .fifo_C_drain_C_drain_IO_L1_out_0_8_U_if_num_data_valid           (fifo_C_drain_C_drain_IO_L1_out_0_8_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_55 #(
    .C_M_AXI_DATA_WIDTH          (C_M_AXI_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (C_M_AXI_GMEM_A_ADDR_WIDTH),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (C_M_AXI_GMEM_A_ARUSER_WIDTH),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (C_M_AXI_GMEM_A_AWUSER_WIDTH),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (C_M_AXI_GMEM_A_BUSER_WIDTH),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (C_M_AXI_GMEM_A_CACHE_VALUE),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (C_M_AXI_GMEM_A_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ID_WIDTH     (C_M_AXI_GMEM_A_ID_WIDTH),
    .C_M_AXI_GMEM_A_PROT_VALUE   (C_M_AXI_GMEM_A_PROT_VALUE),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (C_M_AXI_GMEM_A_RUSER_WIDTH),
    .C_M_AXI_GMEM_A_USER_VALUE   (C_M_AXI_GMEM_A_USER_VALUE),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (C_M_AXI_GMEM_A_WSTRB_WIDTH),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (C_M_AXI_GMEM_A_WUSER_WIDTH),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (C_M_AXI_GMEM_B_ADDR_WIDTH),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (C_M_AXI_GMEM_B_ARUSER_WIDTH),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (C_M_AXI_GMEM_B_AWUSER_WIDTH),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (C_M_AXI_GMEM_B_BUSER_WIDTH),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (C_M_AXI_GMEM_B_CACHE_VALUE),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (C_M_AXI_GMEM_B_DATA_WIDTH),
    .C_M_AXI_GMEM_B_ID_WIDTH     (C_M_AXI_GMEM_B_ID_WIDTH),
    .C_M_AXI_GMEM_B_PROT_VALUE   (C_M_AXI_GMEM_B_PROT_VALUE),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (C_M_AXI_GMEM_B_RUSER_WIDTH),
    .C_M_AXI_GMEM_B_USER_VALUE   (C_M_AXI_GMEM_B_USER_VALUE),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (C_M_AXI_GMEM_B_WSTRB_WIDTH),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (C_M_AXI_GMEM_B_WUSER_WIDTH),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (C_M_AXI_GMEM_C_ADDR_WIDTH),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (C_M_AXI_GMEM_C_ARUSER_WIDTH),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (C_M_AXI_GMEM_C_AWUSER_WIDTH),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (C_M_AXI_GMEM_C_BUSER_WIDTH),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (C_M_AXI_GMEM_C_CACHE_VALUE),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (C_M_AXI_GMEM_C_DATA_WIDTH),
    .C_M_AXI_GMEM_C_ID_WIDTH     (C_M_AXI_GMEM_C_ID_WIDTH),
    .C_M_AXI_GMEM_C_PROT_VALUE   (C_M_AXI_GMEM_C_PROT_VALUE),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (C_M_AXI_GMEM_C_RUSER_WIDTH),
    .C_M_AXI_GMEM_C_USER_VALUE   (C_M_AXI_GMEM_C_USER_VALUE),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (C_M_AXI_GMEM_C_WSTRB_WIDTH),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (C_M_AXI_GMEM_C_WUSER_WIDTH),
    .C_M_AXI_WSTRB_WIDTH         (C_M_AXI_WSTRB_WIDTH),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (C_S_AXI_CONTROL_ADDR_WIDTH),
    .C_S_AXI_CONTROL_DATA_WIDTH  (C_S_AXI_CONTROL_DATA_WIDTH),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (C_S_AXI_CONTROL_WSTRB_WIDTH),
    .C_S_AXI_DATA_WIDTH          (C_S_AXI_DATA_WIDTH),
    .C_S_AXI_WSTRB_WIDTH         (C_S_AXI_WSTRB_WIDTH)
) __rs_kernel3_aux_split_aux_55__inst (
    .C_drain_IO_L1_out_27_U0_fifo_C_drain_PE_8_093_fifo_cap       (C_drain_IO_L1_out_27_U0_fifo_C_drain_PE_8_093_fifo_cap),
    .C_drain_IO_L1_out_27_U0_fifo_C_drain_PE_8_093_num_data_valid (C_drain_IO_L1_out_27_U0_fifo_C_drain_PE_8_093_num_data_valid),
    .PE_wrapper_8_0_U0_fifo_C_drain_PE_8_093_fifo_cap             (PE_wrapper_8_0_U0_fifo_C_drain_PE_8_093_fifo_cap),
    .PE_wrapper_8_0_U0_fifo_C_drain_PE_8_093_num_data_valid       (PE_wrapper_8_0_U0_fifo_C_drain_PE_8_093_num_data_valid),
    .fifo_C_drain_PE_8_0_U_if_fifo_cap                            (fifo_C_drain_PE_8_0_U_if_fifo_cap),
    .fifo_C_drain_PE_8_0_U_if_num_data_valid                      (fifo_C_drain_PE_8_0_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_56 #(
    .C_M_AXI_DATA_WIDTH          (C_M_AXI_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (C_M_AXI_GMEM_A_ADDR_WIDTH),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (C_M_AXI_GMEM_A_ARUSER_WIDTH),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (C_M_AXI_GMEM_A_AWUSER_WIDTH),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (C_M_AXI_GMEM_A_BUSER_WIDTH),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (C_M_AXI_GMEM_A_CACHE_VALUE),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (C_M_AXI_GMEM_A_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ID_WIDTH     (C_M_AXI_GMEM_A_ID_WIDTH),
    .C_M_AXI_GMEM_A_PROT_VALUE   (C_M_AXI_GMEM_A_PROT_VALUE),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (C_M_AXI_GMEM_A_RUSER_WIDTH),
    .C_M_AXI_GMEM_A_USER_VALUE   (C_M_AXI_GMEM_A_USER_VALUE),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (C_M_AXI_GMEM_A_WSTRB_WIDTH),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (C_M_AXI_GMEM_A_WUSER_WIDTH),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (C_M_AXI_GMEM_B_ADDR_WIDTH),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (C_M_AXI_GMEM_B_ARUSER_WIDTH),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (C_M_AXI_GMEM_B_AWUSER_WIDTH),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (C_M_AXI_GMEM_B_BUSER_WIDTH),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (C_M_AXI_GMEM_B_CACHE_VALUE),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (C_M_AXI_GMEM_B_DATA_WIDTH),
    .C_M_AXI_GMEM_B_ID_WIDTH     (C_M_AXI_GMEM_B_ID_WIDTH),
    .C_M_AXI_GMEM_B_PROT_VALUE   (C_M_AXI_GMEM_B_PROT_VALUE),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (C_M_AXI_GMEM_B_RUSER_WIDTH),
    .C_M_AXI_GMEM_B_USER_VALUE   (C_M_AXI_GMEM_B_USER_VALUE),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (C_M_AXI_GMEM_B_WSTRB_WIDTH),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (C_M_AXI_GMEM_B_WUSER_WIDTH),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (C_M_AXI_GMEM_C_ADDR_WIDTH),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (C_M_AXI_GMEM_C_ARUSER_WIDTH),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (C_M_AXI_GMEM_C_AWUSER_WIDTH),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (C_M_AXI_GMEM_C_BUSER_WIDTH),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (C_M_AXI_GMEM_C_CACHE_VALUE),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (C_M_AXI_GMEM_C_DATA_WIDTH),
    .C_M_AXI_GMEM_C_ID_WIDTH     (C_M_AXI_GMEM_C_ID_WIDTH),
    .C_M_AXI_GMEM_C_PROT_VALUE   (C_M_AXI_GMEM_C_PROT_VALUE),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (C_M_AXI_GMEM_C_RUSER_WIDTH),
    .C_M_AXI_GMEM_C_USER_VALUE   (C_M_AXI_GMEM_C_USER_VALUE),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (C_M_AXI_GMEM_C_WSTRB_WIDTH),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (C_M_AXI_GMEM_C_WUSER_WIDTH),
    .C_M_AXI_WSTRB_WIDTH         (C_M_AXI_WSTRB_WIDTH),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (C_S_AXI_CONTROL_ADDR_WIDTH),
    .C_S_AXI_CONTROL_DATA_WIDTH  (C_S_AXI_CONTROL_DATA_WIDTH),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (C_S_AXI_CONTROL_WSTRB_WIDTH),
    .C_S_AXI_DATA_WIDTH          (C_S_AXI_DATA_WIDTH),
    .C_S_AXI_WSTRB_WIDTH         (C_S_AXI_WSTRB_WIDTH)
) __rs_kernel3_aux_split_aux_56__inst (
    .C_drain_IO_L1_out_28_U0_fifo_C_C_IO_L1_out_0_7118_num_data_valid (C_drain_IO_L1_out_28_U0_fifo_C_C_IO_L1_out_0_7118_num_data_valid),
    .C_drain_IO_L1_out_28_U0_fifo_C_drain_C_IO_L1_out_0_7118_fifo_cap (C_drain_IO_L1_out_28_U0_fifo_C_drain_C_IO_L1_out_0_7118_fifo_cap),
    .C_drain_IO_L1_out_29_U0_fifo_C_C_IO_L1_out_0_7118_num_data_valid (C_drain_IO_L1_out_29_U0_fifo_C_C_IO_L1_out_0_7118_num_data_valid),
    .C_drain_IO_L1_out_29_U0_fifo_C_drain_C_IO_L1_out_0_7118_fifo_cap (C_drain_IO_L1_out_29_U0_fifo_C_drain_C_IO_L1_out_0_7118_fifo_cap),
    .fifo_C_drain_C_drain_IO_L1_out_0_7_U_if_fifo_cap                 (fifo_C_drain_C_drain_IO_L1_out_0_7_U_if_fifo_cap),
    .fifo_C_drain_C_drain_IO_L1_out_0_7_U_if_num_data_valid           (fifo_C_drain_C_drain_IO_L1_out_0_7_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_57 #(
    .C_M_AXI_DATA_WIDTH          (C_M_AXI_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (C_M_AXI_GMEM_A_ADDR_WIDTH),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (C_M_AXI_GMEM_A_ARUSER_WIDTH),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (C_M_AXI_GMEM_A_AWUSER_WIDTH),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (C_M_AXI_GMEM_A_BUSER_WIDTH),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (C_M_AXI_GMEM_A_CACHE_VALUE),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (C_M_AXI_GMEM_A_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ID_WIDTH     (C_M_AXI_GMEM_A_ID_WIDTH),
    .C_M_AXI_GMEM_A_PROT_VALUE   (C_M_AXI_GMEM_A_PROT_VALUE),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (C_M_AXI_GMEM_A_RUSER_WIDTH),
    .C_M_AXI_GMEM_A_USER_VALUE   (C_M_AXI_GMEM_A_USER_VALUE),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (C_M_AXI_GMEM_A_WSTRB_WIDTH),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (C_M_AXI_GMEM_A_WUSER_WIDTH),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (C_M_AXI_GMEM_B_ADDR_WIDTH),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (C_M_AXI_GMEM_B_ARUSER_WIDTH),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (C_M_AXI_GMEM_B_AWUSER_WIDTH),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (C_M_AXI_GMEM_B_BUSER_WIDTH),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (C_M_AXI_GMEM_B_CACHE_VALUE),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (C_M_AXI_GMEM_B_DATA_WIDTH),
    .C_M_AXI_GMEM_B_ID_WIDTH     (C_M_AXI_GMEM_B_ID_WIDTH),
    .C_M_AXI_GMEM_B_PROT_VALUE   (C_M_AXI_GMEM_B_PROT_VALUE),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (C_M_AXI_GMEM_B_RUSER_WIDTH),
    .C_M_AXI_GMEM_B_USER_VALUE   (C_M_AXI_GMEM_B_USER_VALUE),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (C_M_AXI_GMEM_B_WSTRB_WIDTH),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (C_M_AXI_GMEM_B_WUSER_WIDTH),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (C_M_AXI_GMEM_C_ADDR_WIDTH),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (C_M_AXI_GMEM_C_ARUSER_WIDTH),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (C_M_AXI_GMEM_C_AWUSER_WIDTH),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (C_M_AXI_GMEM_C_BUSER_WIDTH),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (C_M_AXI_GMEM_C_CACHE_VALUE),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (C_M_AXI_GMEM_C_DATA_WIDTH),
    .C_M_AXI_GMEM_C_ID_WIDTH     (C_M_AXI_GMEM_C_ID_WIDTH),
    .C_M_AXI_GMEM_C_PROT_VALUE   (C_M_AXI_GMEM_C_PROT_VALUE),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (C_M_AXI_GMEM_C_RUSER_WIDTH),
    .C_M_AXI_GMEM_C_USER_VALUE   (C_M_AXI_GMEM_C_USER_VALUE),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (C_M_AXI_GMEM_C_WSTRB_WIDTH),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (C_M_AXI_GMEM_C_WUSER_WIDTH),
    .C_M_AXI_WSTRB_WIDTH         (C_M_AXI_WSTRB_WIDTH),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (C_S_AXI_CONTROL_ADDR_WIDTH),
    .C_S_AXI_CONTROL_DATA_WIDTH  (C_S_AXI_CONTROL_DATA_WIDTH),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (C_S_AXI_CONTROL_WSTRB_WIDTH),
    .C_S_AXI_DATA_WIDTH          (C_S_AXI_DATA_WIDTH),
    .C_S_AXI_WSTRB_WIDTH         (C_S_AXI_WSTRB_WIDTH)
) __rs_kernel3_aux_split_aux_57__inst (
    .C_drain_IO_L1_out_28_U0_fifo_C_drain_PE_7_092_fifo_cap       (C_drain_IO_L1_out_28_U0_fifo_C_drain_PE_7_092_fifo_cap),
    .C_drain_IO_L1_out_28_U0_fifo_C_drain_PE_7_092_num_data_valid (C_drain_IO_L1_out_28_U0_fifo_C_drain_PE_7_092_num_data_valid),
    .PE_wrapper_7_0_U0_fifo_C_drain_PE_7_092_fifo_cap             (PE_wrapper_7_0_U0_fifo_C_drain_PE_7_092_fifo_cap),
    .PE_wrapper_7_0_U0_fifo_C_drain_PE_7_092_num_data_valid       (PE_wrapper_7_0_U0_fifo_C_drain_PE_7_092_num_data_valid),
    .fifo_C_drain_PE_7_0_U_if_fifo_cap                            (fifo_C_drain_PE_7_0_U_if_fifo_cap),
    .fifo_C_drain_PE_7_0_U_if_num_data_valid                      (fifo_C_drain_PE_7_0_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_58 #(
    .C_M_AXI_DATA_WIDTH          (C_M_AXI_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (C_M_AXI_GMEM_A_ADDR_WIDTH),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (C_M_AXI_GMEM_A_ARUSER_WIDTH),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (C_M_AXI_GMEM_A_AWUSER_WIDTH),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (C_M_AXI_GMEM_A_BUSER_WIDTH),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (C_M_AXI_GMEM_A_CACHE_VALUE),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (C_M_AXI_GMEM_A_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ID_WIDTH     (C_M_AXI_GMEM_A_ID_WIDTH),
    .C_M_AXI_GMEM_A_PROT_VALUE   (C_M_AXI_GMEM_A_PROT_VALUE),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (C_M_AXI_GMEM_A_RUSER_WIDTH),
    .C_M_AXI_GMEM_A_USER_VALUE   (C_M_AXI_GMEM_A_USER_VALUE),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (C_M_AXI_GMEM_A_WSTRB_WIDTH),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (C_M_AXI_GMEM_A_WUSER_WIDTH),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (C_M_AXI_GMEM_B_ADDR_WIDTH),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (C_M_AXI_GMEM_B_ARUSER_WIDTH),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (C_M_AXI_GMEM_B_AWUSER_WIDTH),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (C_M_AXI_GMEM_B_BUSER_WIDTH),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (C_M_AXI_GMEM_B_CACHE_VALUE),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (C_M_AXI_GMEM_B_DATA_WIDTH),
    .C_M_AXI_GMEM_B_ID_WIDTH     (C_M_AXI_GMEM_B_ID_WIDTH),
    .C_M_AXI_GMEM_B_PROT_VALUE   (C_M_AXI_GMEM_B_PROT_VALUE),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (C_M_AXI_GMEM_B_RUSER_WIDTH),
    .C_M_AXI_GMEM_B_USER_VALUE   (C_M_AXI_GMEM_B_USER_VALUE),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (C_M_AXI_GMEM_B_WSTRB_WIDTH),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (C_M_AXI_GMEM_B_WUSER_WIDTH),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (C_M_AXI_GMEM_C_ADDR_WIDTH),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (C_M_AXI_GMEM_C_ARUSER_WIDTH),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (C_M_AXI_GMEM_C_AWUSER_WIDTH),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (C_M_AXI_GMEM_C_BUSER_WIDTH),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (C_M_AXI_GMEM_C_CACHE_VALUE),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (C_M_AXI_GMEM_C_DATA_WIDTH),
    .C_M_AXI_GMEM_C_ID_WIDTH     (C_M_AXI_GMEM_C_ID_WIDTH),
    .C_M_AXI_GMEM_C_PROT_VALUE   (C_M_AXI_GMEM_C_PROT_VALUE),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (C_M_AXI_GMEM_C_RUSER_WIDTH),
    .C_M_AXI_GMEM_C_USER_VALUE   (C_M_AXI_GMEM_C_USER_VALUE),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (C_M_AXI_GMEM_C_WSTRB_WIDTH),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (C_M_AXI_GMEM_C_WUSER_WIDTH),
    .C_M_AXI_WSTRB_WIDTH         (C_M_AXI_WSTRB_WIDTH),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (C_S_AXI_CONTROL_ADDR_WIDTH),
    .C_S_AXI_CONTROL_DATA_WIDTH  (C_S_AXI_CONTROL_DATA_WIDTH),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (C_S_AXI_CONTROL_WSTRB_WIDTH),
    .C_S_AXI_DATA_WIDTH          (C_S_AXI_DATA_WIDTH),
    .C_S_AXI_WSTRB_WIDTH         (C_S_AXI_WSTRB_WIDTH)
) __rs_kernel3_aux_split_aux_58__inst (
    .C_drain_IO_L1_out_29_U0_fifo_C_C_IO_L1_out_0_6117_num_data_valid (C_drain_IO_L1_out_29_U0_fifo_C_C_IO_L1_out_0_6117_num_data_valid),
    .C_drain_IO_L1_out_29_U0_fifo_C_drain_C_IO_L1_out_0_6117_fifo_cap (C_drain_IO_L1_out_29_U0_fifo_C_drain_C_IO_L1_out_0_6117_fifo_cap),
    .C_drain_IO_L1_out_30_U0_fifo_C_C_IO_L1_out_0_6117_num_data_valid (C_drain_IO_L1_out_30_U0_fifo_C_C_IO_L1_out_0_6117_num_data_valid),
    .C_drain_IO_L1_out_30_U0_fifo_C_drain_C_IO_L1_out_0_6117_fifo_cap (C_drain_IO_L1_out_30_U0_fifo_C_drain_C_IO_L1_out_0_6117_fifo_cap),
    .fifo_C_drain_C_drain_IO_L1_out_0_6_U_if_fifo_cap                 (fifo_C_drain_C_drain_IO_L1_out_0_6_U_if_fifo_cap),
    .fifo_C_drain_C_drain_IO_L1_out_0_6_U_if_num_data_valid           (fifo_C_drain_C_drain_IO_L1_out_0_6_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_59 #(
    .C_M_AXI_DATA_WIDTH          (C_M_AXI_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (C_M_AXI_GMEM_A_ADDR_WIDTH),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (C_M_AXI_GMEM_A_ARUSER_WIDTH),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (C_M_AXI_GMEM_A_AWUSER_WIDTH),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (C_M_AXI_GMEM_A_BUSER_WIDTH),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (C_M_AXI_GMEM_A_CACHE_VALUE),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (C_M_AXI_GMEM_A_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ID_WIDTH     (C_M_AXI_GMEM_A_ID_WIDTH),
    .C_M_AXI_GMEM_A_PROT_VALUE   (C_M_AXI_GMEM_A_PROT_VALUE),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (C_M_AXI_GMEM_A_RUSER_WIDTH),
    .C_M_AXI_GMEM_A_USER_VALUE   (C_M_AXI_GMEM_A_USER_VALUE),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (C_M_AXI_GMEM_A_WSTRB_WIDTH),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (C_M_AXI_GMEM_A_WUSER_WIDTH),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (C_M_AXI_GMEM_B_ADDR_WIDTH),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (C_M_AXI_GMEM_B_ARUSER_WIDTH),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (C_M_AXI_GMEM_B_AWUSER_WIDTH),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (C_M_AXI_GMEM_B_BUSER_WIDTH),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (C_M_AXI_GMEM_B_CACHE_VALUE),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (C_M_AXI_GMEM_B_DATA_WIDTH),
    .C_M_AXI_GMEM_B_ID_WIDTH     (C_M_AXI_GMEM_B_ID_WIDTH),
    .C_M_AXI_GMEM_B_PROT_VALUE   (C_M_AXI_GMEM_B_PROT_VALUE),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (C_M_AXI_GMEM_B_RUSER_WIDTH),
    .C_M_AXI_GMEM_B_USER_VALUE   (C_M_AXI_GMEM_B_USER_VALUE),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (C_M_AXI_GMEM_B_WSTRB_WIDTH),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (C_M_AXI_GMEM_B_WUSER_WIDTH),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (C_M_AXI_GMEM_C_ADDR_WIDTH),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (C_M_AXI_GMEM_C_ARUSER_WIDTH),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (C_M_AXI_GMEM_C_AWUSER_WIDTH),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (C_M_AXI_GMEM_C_BUSER_WIDTH),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (C_M_AXI_GMEM_C_CACHE_VALUE),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (C_M_AXI_GMEM_C_DATA_WIDTH),
    .C_M_AXI_GMEM_C_ID_WIDTH     (C_M_AXI_GMEM_C_ID_WIDTH),
    .C_M_AXI_GMEM_C_PROT_VALUE   (C_M_AXI_GMEM_C_PROT_VALUE),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (C_M_AXI_GMEM_C_RUSER_WIDTH),
    .C_M_AXI_GMEM_C_USER_VALUE   (C_M_AXI_GMEM_C_USER_VALUE),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (C_M_AXI_GMEM_C_WSTRB_WIDTH),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (C_M_AXI_GMEM_C_WUSER_WIDTH),
    .C_M_AXI_WSTRB_WIDTH         (C_M_AXI_WSTRB_WIDTH),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (C_S_AXI_CONTROL_ADDR_WIDTH),
    .C_S_AXI_CONTROL_DATA_WIDTH  (C_S_AXI_CONTROL_DATA_WIDTH),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (C_S_AXI_CONTROL_WSTRB_WIDTH),
    .C_S_AXI_DATA_WIDTH          (C_S_AXI_DATA_WIDTH),
    .C_S_AXI_WSTRB_WIDTH         (C_S_AXI_WSTRB_WIDTH)
) __rs_kernel3_aux_split_aux_59__inst (
    .C_drain_IO_L1_out_29_U0_fifo_C_drain_PE_6_091_fifo_cap       (C_drain_IO_L1_out_29_U0_fifo_C_drain_PE_6_091_fifo_cap),
    .C_drain_IO_L1_out_29_U0_fifo_C_drain_PE_6_091_num_data_valid (C_drain_IO_L1_out_29_U0_fifo_C_drain_PE_6_091_num_data_valid),
    .PE_wrapper_6_0_U0_fifo_C_drain_PE_6_091_fifo_cap             (PE_wrapper_6_0_U0_fifo_C_drain_PE_6_091_fifo_cap),
    .PE_wrapper_6_0_U0_fifo_C_drain_PE_6_091_num_data_valid       (PE_wrapper_6_0_U0_fifo_C_drain_PE_6_091_num_data_valid),
    .fifo_C_drain_PE_6_0_U_if_fifo_cap                            (fifo_C_drain_PE_6_0_U_if_fifo_cap),
    .fifo_C_drain_PE_6_0_U_if_num_data_valid                      (fifo_C_drain_PE_6_0_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_5 #(
    .C_M_AXI_DATA_WIDTH          (C_M_AXI_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (C_M_AXI_GMEM_A_ADDR_WIDTH),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (C_M_AXI_GMEM_A_ARUSER_WIDTH),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (C_M_AXI_GMEM_A_AWUSER_WIDTH),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (C_M_AXI_GMEM_A_BUSER_WIDTH),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (C_M_AXI_GMEM_A_CACHE_VALUE),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (C_M_AXI_GMEM_A_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ID_WIDTH     (C_M_AXI_GMEM_A_ID_WIDTH),
    .C_M_AXI_GMEM_A_PROT_VALUE   (C_M_AXI_GMEM_A_PROT_VALUE),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (C_M_AXI_GMEM_A_RUSER_WIDTH),
    .C_M_AXI_GMEM_A_USER_VALUE   (C_M_AXI_GMEM_A_USER_VALUE),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (C_M_AXI_GMEM_A_WSTRB_WIDTH),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (C_M_AXI_GMEM_A_WUSER_WIDTH),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (C_M_AXI_GMEM_B_ADDR_WIDTH),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (C_M_AXI_GMEM_B_ARUSER_WIDTH),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (C_M_AXI_GMEM_B_AWUSER_WIDTH),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (C_M_AXI_GMEM_B_BUSER_WIDTH),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (C_M_AXI_GMEM_B_CACHE_VALUE),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (C_M_AXI_GMEM_B_DATA_WIDTH),
    .C_M_AXI_GMEM_B_ID_WIDTH     (C_M_AXI_GMEM_B_ID_WIDTH),
    .C_M_AXI_GMEM_B_PROT_VALUE   (C_M_AXI_GMEM_B_PROT_VALUE),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (C_M_AXI_GMEM_B_RUSER_WIDTH),
    .C_M_AXI_GMEM_B_USER_VALUE   (C_M_AXI_GMEM_B_USER_VALUE),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (C_M_AXI_GMEM_B_WSTRB_WIDTH),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (C_M_AXI_GMEM_B_WUSER_WIDTH),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (C_M_AXI_GMEM_C_ADDR_WIDTH),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (C_M_AXI_GMEM_C_ARUSER_WIDTH),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (C_M_AXI_GMEM_C_AWUSER_WIDTH),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (C_M_AXI_GMEM_C_BUSER_WIDTH),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (C_M_AXI_GMEM_C_CACHE_VALUE),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (C_M_AXI_GMEM_C_DATA_WIDTH),
    .C_M_AXI_GMEM_C_ID_WIDTH     (C_M_AXI_GMEM_C_ID_WIDTH),
    .C_M_AXI_GMEM_C_PROT_VALUE   (C_M_AXI_GMEM_C_PROT_VALUE),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (C_M_AXI_GMEM_C_RUSER_WIDTH),
    .C_M_AXI_GMEM_C_USER_VALUE   (C_M_AXI_GMEM_C_USER_VALUE),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (C_M_AXI_GMEM_C_WSTRB_WIDTH),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (C_M_AXI_GMEM_C_WUSER_WIDTH),
    .C_M_AXI_WSTRB_WIDTH         (C_M_AXI_WSTRB_WIDTH),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (C_S_AXI_CONTROL_ADDR_WIDTH),
    .C_S_AXI_CONTROL_DATA_WIDTH  (C_S_AXI_CONTROL_DATA_WIDTH),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (C_S_AXI_CONTROL_WSTRB_WIDTH),
    .C_S_AXI_DATA_WIDTH          (C_S_AXI_DATA_WIDTH),
    .C_S_AXI_WSTRB_WIDTH         (C_S_AXI_WSTRB_WIDTH)
) __rs_kernel3_aux_split_aux_5__inst (
    .A_IO_L2_in_11_U0_fifo_A_A_IO_L2_in_1215_fifo_cap             (A_IO_L2_in_11_U0_fifo_A_A_IO_L2_in_1215_fifo_cap),
    .A_IO_L2_in_11_U0_fifo_A_A_IO_L2_in_1215_num_data_valid       (A_IO_L2_in_11_U0_fifo_A_A_IO_L2_in_1215_num_data_valid),
    .A_IO_L2_in_boundary_U0_fifo_A_A_IO_L2_in_1215_fifo_cap       (A_IO_L2_in_boundary_U0_fifo_A_A_IO_L2_in_1215_fifo_cap),
    .A_IO_L2_in_boundary_U0_fifo_A_A_IO_L2_in_1215_num_data_valid (A_IO_L2_in_boundary_U0_fifo_A_A_IO_L2_in_1215_num_data_valid),
    .fifo_A_A_IO_L2_in_12_U_if_fifo_cap                           (fifo_A_A_IO_L2_in_12_U_if_fifo_cap),
    .fifo_A_A_IO_L2_in_12_U_if_num_data_valid                     (fifo_A_A_IO_L2_in_12_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_60 #(
    .C_M_AXI_DATA_WIDTH          (C_M_AXI_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (C_M_AXI_GMEM_A_ADDR_WIDTH),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (C_M_AXI_GMEM_A_ARUSER_WIDTH),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (C_M_AXI_GMEM_A_AWUSER_WIDTH),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (C_M_AXI_GMEM_A_BUSER_WIDTH),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (C_M_AXI_GMEM_A_CACHE_VALUE),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (C_M_AXI_GMEM_A_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ID_WIDTH     (C_M_AXI_GMEM_A_ID_WIDTH),
    .C_M_AXI_GMEM_A_PROT_VALUE   (C_M_AXI_GMEM_A_PROT_VALUE),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (C_M_AXI_GMEM_A_RUSER_WIDTH),
    .C_M_AXI_GMEM_A_USER_VALUE   (C_M_AXI_GMEM_A_USER_VALUE),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (C_M_AXI_GMEM_A_WSTRB_WIDTH),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (C_M_AXI_GMEM_A_WUSER_WIDTH),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (C_M_AXI_GMEM_B_ADDR_WIDTH),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (C_M_AXI_GMEM_B_ARUSER_WIDTH),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (C_M_AXI_GMEM_B_AWUSER_WIDTH),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (C_M_AXI_GMEM_B_BUSER_WIDTH),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (C_M_AXI_GMEM_B_CACHE_VALUE),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (C_M_AXI_GMEM_B_DATA_WIDTH),
    .C_M_AXI_GMEM_B_ID_WIDTH     (C_M_AXI_GMEM_B_ID_WIDTH),
    .C_M_AXI_GMEM_B_PROT_VALUE   (C_M_AXI_GMEM_B_PROT_VALUE),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (C_M_AXI_GMEM_B_RUSER_WIDTH),
    .C_M_AXI_GMEM_B_USER_VALUE   (C_M_AXI_GMEM_B_USER_VALUE),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (C_M_AXI_GMEM_B_WSTRB_WIDTH),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (C_M_AXI_GMEM_B_WUSER_WIDTH),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (C_M_AXI_GMEM_C_ADDR_WIDTH),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (C_M_AXI_GMEM_C_ARUSER_WIDTH),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (C_M_AXI_GMEM_C_AWUSER_WIDTH),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (C_M_AXI_GMEM_C_BUSER_WIDTH),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (C_M_AXI_GMEM_C_CACHE_VALUE),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (C_M_AXI_GMEM_C_DATA_WIDTH),
    .C_M_AXI_GMEM_C_ID_WIDTH     (C_M_AXI_GMEM_C_ID_WIDTH),
    .C_M_AXI_GMEM_C_PROT_VALUE   (C_M_AXI_GMEM_C_PROT_VALUE),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (C_M_AXI_GMEM_C_RUSER_WIDTH),
    .C_M_AXI_GMEM_C_USER_VALUE   (C_M_AXI_GMEM_C_USER_VALUE),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (C_M_AXI_GMEM_C_WSTRB_WIDTH),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (C_M_AXI_GMEM_C_WUSER_WIDTH),
    .C_M_AXI_WSTRB_WIDTH         (C_M_AXI_WSTRB_WIDTH),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (C_S_AXI_CONTROL_ADDR_WIDTH),
    .C_S_AXI_CONTROL_DATA_WIDTH  (C_S_AXI_CONTROL_DATA_WIDTH),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (C_S_AXI_CONTROL_WSTRB_WIDTH),
    .C_S_AXI_DATA_WIDTH          (C_S_AXI_DATA_WIDTH),
    .C_S_AXI_WSTRB_WIDTH         (C_S_AXI_WSTRB_WIDTH)
) __rs_kernel3_aux_split_aux_60__inst (
    .C_drain_IO_L1_out_30_U0_fifo_C_C_IO_L1_out_0_5116_num_data_valid (C_drain_IO_L1_out_30_U0_fifo_C_C_IO_L1_out_0_5116_num_data_valid),
    .C_drain_IO_L1_out_30_U0_fifo_C_drain_C_IO_L1_out_0_5116_fifo_cap (C_drain_IO_L1_out_30_U0_fifo_C_drain_C_IO_L1_out_0_5116_fifo_cap),
    .C_drain_IO_L1_out_31_U0_fifo_C_C_IO_L1_out_0_5116_num_data_valid (C_drain_IO_L1_out_31_U0_fifo_C_C_IO_L1_out_0_5116_num_data_valid),
    .C_drain_IO_L1_out_31_U0_fifo_C_drain_C_IO_L1_out_0_5116_fifo_cap (C_drain_IO_L1_out_31_U0_fifo_C_drain_C_IO_L1_out_0_5116_fifo_cap),
    .fifo_C_drain_C_drain_IO_L1_out_0_5_U_if_fifo_cap                 (fifo_C_drain_C_drain_IO_L1_out_0_5_U_if_fifo_cap),
    .fifo_C_drain_C_drain_IO_L1_out_0_5_U_if_num_data_valid           (fifo_C_drain_C_drain_IO_L1_out_0_5_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_61 #(
    .C_M_AXI_DATA_WIDTH          (C_M_AXI_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (C_M_AXI_GMEM_A_ADDR_WIDTH),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (C_M_AXI_GMEM_A_ARUSER_WIDTH),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (C_M_AXI_GMEM_A_AWUSER_WIDTH),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (C_M_AXI_GMEM_A_BUSER_WIDTH),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (C_M_AXI_GMEM_A_CACHE_VALUE),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (C_M_AXI_GMEM_A_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ID_WIDTH     (C_M_AXI_GMEM_A_ID_WIDTH),
    .C_M_AXI_GMEM_A_PROT_VALUE   (C_M_AXI_GMEM_A_PROT_VALUE),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (C_M_AXI_GMEM_A_RUSER_WIDTH),
    .C_M_AXI_GMEM_A_USER_VALUE   (C_M_AXI_GMEM_A_USER_VALUE),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (C_M_AXI_GMEM_A_WSTRB_WIDTH),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (C_M_AXI_GMEM_A_WUSER_WIDTH),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (C_M_AXI_GMEM_B_ADDR_WIDTH),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (C_M_AXI_GMEM_B_ARUSER_WIDTH),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (C_M_AXI_GMEM_B_AWUSER_WIDTH),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (C_M_AXI_GMEM_B_BUSER_WIDTH),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (C_M_AXI_GMEM_B_CACHE_VALUE),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (C_M_AXI_GMEM_B_DATA_WIDTH),
    .C_M_AXI_GMEM_B_ID_WIDTH     (C_M_AXI_GMEM_B_ID_WIDTH),
    .C_M_AXI_GMEM_B_PROT_VALUE   (C_M_AXI_GMEM_B_PROT_VALUE),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (C_M_AXI_GMEM_B_RUSER_WIDTH),
    .C_M_AXI_GMEM_B_USER_VALUE   (C_M_AXI_GMEM_B_USER_VALUE),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (C_M_AXI_GMEM_B_WSTRB_WIDTH),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (C_M_AXI_GMEM_B_WUSER_WIDTH),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (C_M_AXI_GMEM_C_ADDR_WIDTH),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (C_M_AXI_GMEM_C_ARUSER_WIDTH),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (C_M_AXI_GMEM_C_AWUSER_WIDTH),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (C_M_AXI_GMEM_C_BUSER_WIDTH),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (C_M_AXI_GMEM_C_CACHE_VALUE),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (C_M_AXI_GMEM_C_DATA_WIDTH),
    .C_M_AXI_GMEM_C_ID_WIDTH     (C_M_AXI_GMEM_C_ID_WIDTH),
    .C_M_AXI_GMEM_C_PROT_VALUE   (C_M_AXI_GMEM_C_PROT_VALUE),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (C_M_AXI_GMEM_C_RUSER_WIDTH),
    .C_M_AXI_GMEM_C_USER_VALUE   (C_M_AXI_GMEM_C_USER_VALUE),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (C_M_AXI_GMEM_C_WSTRB_WIDTH),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (C_M_AXI_GMEM_C_WUSER_WIDTH),
    .C_M_AXI_WSTRB_WIDTH         (C_M_AXI_WSTRB_WIDTH),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (C_S_AXI_CONTROL_ADDR_WIDTH),
    .C_S_AXI_CONTROL_DATA_WIDTH  (C_S_AXI_CONTROL_DATA_WIDTH),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (C_S_AXI_CONTROL_WSTRB_WIDTH),
    .C_S_AXI_DATA_WIDTH          (C_S_AXI_DATA_WIDTH),
    .C_S_AXI_WSTRB_WIDTH         (C_S_AXI_WSTRB_WIDTH)
) __rs_kernel3_aux_split_aux_61__inst (
    .C_drain_IO_L1_out_30_U0_fifo_C_drain_PE_5_090_fifo_cap       (C_drain_IO_L1_out_30_U0_fifo_C_drain_PE_5_090_fifo_cap),
    .C_drain_IO_L1_out_30_U0_fifo_C_drain_PE_5_090_num_data_valid (C_drain_IO_L1_out_30_U0_fifo_C_drain_PE_5_090_num_data_valid),
    .PE_wrapper_5_0_U0_fifo_C_drain_PE_5_090_fifo_cap             (PE_wrapper_5_0_U0_fifo_C_drain_PE_5_090_fifo_cap),
    .PE_wrapper_5_0_U0_fifo_C_drain_PE_5_090_num_data_valid       (PE_wrapper_5_0_U0_fifo_C_drain_PE_5_090_num_data_valid),
    .fifo_C_drain_PE_5_0_U_if_fifo_cap                            (fifo_C_drain_PE_5_0_U_if_fifo_cap),
    .fifo_C_drain_PE_5_0_U_if_num_data_valid                      (fifo_C_drain_PE_5_0_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_62 #(
    .C_M_AXI_DATA_WIDTH          (C_M_AXI_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (C_M_AXI_GMEM_A_ADDR_WIDTH),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (C_M_AXI_GMEM_A_ARUSER_WIDTH),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (C_M_AXI_GMEM_A_AWUSER_WIDTH),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (C_M_AXI_GMEM_A_BUSER_WIDTH),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (C_M_AXI_GMEM_A_CACHE_VALUE),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (C_M_AXI_GMEM_A_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ID_WIDTH     (C_M_AXI_GMEM_A_ID_WIDTH),
    .C_M_AXI_GMEM_A_PROT_VALUE   (C_M_AXI_GMEM_A_PROT_VALUE),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (C_M_AXI_GMEM_A_RUSER_WIDTH),
    .C_M_AXI_GMEM_A_USER_VALUE   (C_M_AXI_GMEM_A_USER_VALUE),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (C_M_AXI_GMEM_A_WSTRB_WIDTH),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (C_M_AXI_GMEM_A_WUSER_WIDTH),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (C_M_AXI_GMEM_B_ADDR_WIDTH),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (C_M_AXI_GMEM_B_ARUSER_WIDTH),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (C_M_AXI_GMEM_B_AWUSER_WIDTH),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (C_M_AXI_GMEM_B_BUSER_WIDTH),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (C_M_AXI_GMEM_B_CACHE_VALUE),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (C_M_AXI_GMEM_B_DATA_WIDTH),
    .C_M_AXI_GMEM_B_ID_WIDTH     (C_M_AXI_GMEM_B_ID_WIDTH),
    .C_M_AXI_GMEM_B_PROT_VALUE   (C_M_AXI_GMEM_B_PROT_VALUE),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (C_M_AXI_GMEM_B_RUSER_WIDTH),
    .C_M_AXI_GMEM_B_USER_VALUE   (C_M_AXI_GMEM_B_USER_VALUE),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (C_M_AXI_GMEM_B_WSTRB_WIDTH),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (C_M_AXI_GMEM_B_WUSER_WIDTH),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (C_M_AXI_GMEM_C_ADDR_WIDTH),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (C_M_AXI_GMEM_C_ARUSER_WIDTH),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (C_M_AXI_GMEM_C_AWUSER_WIDTH),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (C_M_AXI_GMEM_C_BUSER_WIDTH),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (C_M_AXI_GMEM_C_CACHE_VALUE),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (C_M_AXI_GMEM_C_DATA_WIDTH),
    .C_M_AXI_GMEM_C_ID_WIDTH     (C_M_AXI_GMEM_C_ID_WIDTH),
    .C_M_AXI_GMEM_C_PROT_VALUE   (C_M_AXI_GMEM_C_PROT_VALUE),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (C_M_AXI_GMEM_C_RUSER_WIDTH),
    .C_M_AXI_GMEM_C_USER_VALUE   (C_M_AXI_GMEM_C_USER_VALUE),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (C_M_AXI_GMEM_C_WSTRB_WIDTH),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (C_M_AXI_GMEM_C_WUSER_WIDTH),
    .C_M_AXI_WSTRB_WIDTH         (C_M_AXI_WSTRB_WIDTH),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (C_S_AXI_CONTROL_ADDR_WIDTH),
    .C_S_AXI_CONTROL_DATA_WIDTH  (C_S_AXI_CONTROL_DATA_WIDTH),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (C_S_AXI_CONTROL_WSTRB_WIDTH),
    .C_S_AXI_DATA_WIDTH          (C_S_AXI_DATA_WIDTH),
    .C_S_AXI_WSTRB_WIDTH         (C_S_AXI_WSTRB_WIDTH)
) __rs_kernel3_aux_split_aux_62__inst (
    .C_drain_IO_L1_out_31_U0_fifo_C_C_IO_L1_out_0_4115_num_data_valid (C_drain_IO_L1_out_31_U0_fifo_C_C_IO_L1_out_0_4115_num_data_valid),
    .C_drain_IO_L1_out_31_U0_fifo_C_drain_C_IO_L1_out_0_4115_fifo_cap (C_drain_IO_L1_out_31_U0_fifo_C_drain_C_IO_L1_out_0_4115_fifo_cap),
    .C_drain_IO_L1_out_32_U0_fifo_C_C_IO_L1_out_0_4115_num_data_valid (C_drain_IO_L1_out_32_U0_fifo_C_C_IO_L1_out_0_4115_num_data_valid),
    .C_drain_IO_L1_out_32_U0_fifo_C_drain_C_IO_L1_out_0_4115_fifo_cap (C_drain_IO_L1_out_32_U0_fifo_C_drain_C_IO_L1_out_0_4115_fifo_cap),
    .fifo_C_drain_C_drain_IO_L1_out_0_4_U_if_fifo_cap                 (fifo_C_drain_C_drain_IO_L1_out_0_4_U_if_fifo_cap),
    .fifo_C_drain_C_drain_IO_L1_out_0_4_U_if_num_data_valid           (fifo_C_drain_C_drain_IO_L1_out_0_4_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_63 #(
    .C_M_AXI_DATA_WIDTH          (C_M_AXI_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (C_M_AXI_GMEM_A_ADDR_WIDTH),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (C_M_AXI_GMEM_A_ARUSER_WIDTH),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (C_M_AXI_GMEM_A_AWUSER_WIDTH),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (C_M_AXI_GMEM_A_BUSER_WIDTH),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (C_M_AXI_GMEM_A_CACHE_VALUE),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (C_M_AXI_GMEM_A_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ID_WIDTH     (C_M_AXI_GMEM_A_ID_WIDTH),
    .C_M_AXI_GMEM_A_PROT_VALUE   (C_M_AXI_GMEM_A_PROT_VALUE),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (C_M_AXI_GMEM_A_RUSER_WIDTH),
    .C_M_AXI_GMEM_A_USER_VALUE   (C_M_AXI_GMEM_A_USER_VALUE),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (C_M_AXI_GMEM_A_WSTRB_WIDTH),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (C_M_AXI_GMEM_A_WUSER_WIDTH),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (C_M_AXI_GMEM_B_ADDR_WIDTH),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (C_M_AXI_GMEM_B_ARUSER_WIDTH),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (C_M_AXI_GMEM_B_AWUSER_WIDTH),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (C_M_AXI_GMEM_B_BUSER_WIDTH),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (C_M_AXI_GMEM_B_CACHE_VALUE),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (C_M_AXI_GMEM_B_DATA_WIDTH),
    .C_M_AXI_GMEM_B_ID_WIDTH     (C_M_AXI_GMEM_B_ID_WIDTH),
    .C_M_AXI_GMEM_B_PROT_VALUE   (C_M_AXI_GMEM_B_PROT_VALUE),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (C_M_AXI_GMEM_B_RUSER_WIDTH),
    .C_M_AXI_GMEM_B_USER_VALUE   (C_M_AXI_GMEM_B_USER_VALUE),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (C_M_AXI_GMEM_B_WSTRB_WIDTH),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (C_M_AXI_GMEM_B_WUSER_WIDTH),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (C_M_AXI_GMEM_C_ADDR_WIDTH),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (C_M_AXI_GMEM_C_ARUSER_WIDTH),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (C_M_AXI_GMEM_C_AWUSER_WIDTH),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (C_M_AXI_GMEM_C_BUSER_WIDTH),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (C_M_AXI_GMEM_C_CACHE_VALUE),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (C_M_AXI_GMEM_C_DATA_WIDTH),
    .C_M_AXI_GMEM_C_ID_WIDTH     (C_M_AXI_GMEM_C_ID_WIDTH),
    .C_M_AXI_GMEM_C_PROT_VALUE   (C_M_AXI_GMEM_C_PROT_VALUE),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (C_M_AXI_GMEM_C_RUSER_WIDTH),
    .C_M_AXI_GMEM_C_USER_VALUE   (C_M_AXI_GMEM_C_USER_VALUE),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (C_M_AXI_GMEM_C_WSTRB_WIDTH),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (C_M_AXI_GMEM_C_WUSER_WIDTH),
    .C_M_AXI_WSTRB_WIDTH         (C_M_AXI_WSTRB_WIDTH),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (C_S_AXI_CONTROL_ADDR_WIDTH),
    .C_S_AXI_CONTROL_DATA_WIDTH  (C_S_AXI_CONTROL_DATA_WIDTH),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (C_S_AXI_CONTROL_WSTRB_WIDTH),
    .C_S_AXI_DATA_WIDTH          (C_S_AXI_DATA_WIDTH),
    .C_S_AXI_WSTRB_WIDTH         (C_S_AXI_WSTRB_WIDTH)
) __rs_kernel3_aux_split_aux_63__inst (
    .C_drain_IO_L1_out_31_U0_fifo_C_drain_PE_4_089_fifo_cap       (C_drain_IO_L1_out_31_U0_fifo_C_drain_PE_4_089_fifo_cap),
    .C_drain_IO_L1_out_31_U0_fifo_C_drain_PE_4_089_num_data_valid (C_drain_IO_L1_out_31_U0_fifo_C_drain_PE_4_089_num_data_valid),
    .PE_wrapper_4_0_U0_fifo_C_drain_PE_4_089_fifo_cap             (PE_wrapper_4_0_U0_fifo_C_drain_PE_4_089_fifo_cap),
    .PE_wrapper_4_0_U0_fifo_C_drain_PE_4_089_num_data_valid       (PE_wrapper_4_0_U0_fifo_C_drain_PE_4_089_num_data_valid),
    .fifo_C_drain_PE_4_0_U_if_fifo_cap                            (fifo_C_drain_PE_4_0_U_if_fifo_cap),
    .fifo_C_drain_PE_4_0_U_if_num_data_valid                      (fifo_C_drain_PE_4_0_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_64 #(
    .C_M_AXI_DATA_WIDTH          (C_M_AXI_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (C_M_AXI_GMEM_A_ADDR_WIDTH),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (C_M_AXI_GMEM_A_ARUSER_WIDTH),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (C_M_AXI_GMEM_A_AWUSER_WIDTH),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (C_M_AXI_GMEM_A_BUSER_WIDTH),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (C_M_AXI_GMEM_A_CACHE_VALUE),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (C_M_AXI_GMEM_A_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ID_WIDTH     (C_M_AXI_GMEM_A_ID_WIDTH),
    .C_M_AXI_GMEM_A_PROT_VALUE   (C_M_AXI_GMEM_A_PROT_VALUE),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (C_M_AXI_GMEM_A_RUSER_WIDTH),
    .C_M_AXI_GMEM_A_USER_VALUE   (C_M_AXI_GMEM_A_USER_VALUE),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (C_M_AXI_GMEM_A_WSTRB_WIDTH),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (C_M_AXI_GMEM_A_WUSER_WIDTH),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (C_M_AXI_GMEM_B_ADDR_WIDTH),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (C_M_AXI_GMEM_B_ARUSER_WIDTH),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (C_M_AXI_GMEM_B_AWUSER_WIDTH),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (C_M_AXI_GMEM_B_BUSER_WIDTH),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (C_M_AXI_GMEM_B_CACHE_VALUE),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (C_M_AXI_GMEM_B_DATA_WIDTH),
    .C_M_AXI_GMEM_B_ID_WIDTH     (C_M_AXI_GMEM_B_ID_WIDTH),
    .C_M_AXI_GMEM_B_PROT_VALUE   (C_M_AXI_GMEM_B_PROT_VALUE),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (C_M_AXI_GMEM_B_RUSER_WIDTH),
    .C_M_AXI_GMEM_B_USER_VALUE   (C_M_AXI_GMEM_B_USER_VALUE),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (C_M_AXI_GMEM_B_WSTRB_WIDTH),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (C_M_AXI_GMEM_B_WUSER_WIDTH),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (C_M_AXI_GMEM_C_ADDR_WIDTH),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (C_M_AXI_GMEM_C_ARUSER_WIDTH),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (C_M_AXI_GMEM_C_AWUSER_WIDTH),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (C_M_AXI_GMEM_C_BUSER_WIDTH),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (C_M_AXI_GMEM_C_CACHE_VALUE),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (C_M_AXI_GMEM_C_DATA_WIDTH),
    .C_M_AXI_GMEM_C_ID_WIDTH     (C_M_AXI_GMEM_C_ID_WIDTH),
    .C_M_AXI_GMEM_C_PROT_VALUE   (C_M_AXI_GMEM_C_PROT_VALUE),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (C_M_AXI_GMEM_C_RUSER_WIDTH),
    .C_M_AXI_GMEM_C_USER_VALUE   (C_M_AXI_GMEM_C_USER_VALUE),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (C_M_AXI_GMEM_C_WSTRB_WIDTH),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (C_M_AXI_GMEM_C_WUSER_WIDTH),
    .C_M_AXI_WSTRB_WIDTH         (C_M_AXI_WSTRB_WIDTH),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (C_S_AXI_CONTROL_ADDR_WIDTH),
    .C_S_AXI_CONTROL_DATA_WIDTH  (C_S_AXI_CONTROL_DATA_WIDTH),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (C_S_AXI_CONTROL_WSTRB_WIDTH),
    .C_S_AXI_DATA_WIDTH          (C_S_AXI_DATA_WIDTH),
    .C_S_AXI_WSTRB_WIDTH         (C_S_AXI_WSTRB_WIDTH)
) __rs_kernel3_aux_split_aux_64__inst (
    .C_drain_IO_L1_out_32_U0_fifo_C_C_IO_L1_out_0_3114_num_data_valid (C_drain_IO_L1_out_32_U0_fifo_C_C_IO_L1_out_0_3114_num_data_valid),
    .C_drain_IO_L1_out_32_U0_fifo_C_drain_C_IO_L1_out_0_3114_fifo_cap (C_drain_IO_L1_out_32_U0_fifo_C_drain_C_IO_L1_out_0_3114_fifo_cap),
    .C_drain_IO_L1_out_33_U0_fifo_C_C_IO_L1_out_0_3114_num_data_valid (C_drain_IO_L1_out_33_U0_fifo_C_C_IO_L1_out_0_3114_num_data_valid),
    .C_drain_IO_L1_out_33_U0_fifo_C_drain_C_IO_L1_out_0_3114_fifo_cap (C_drain_IO_L1_out_33_U0_fifo_C_drain_C_IO_L1_out_0_3114_fifo_cap),
    .fifo_C_drain_C_drain_IO_L1_out_0_3_U_if_fifo_cap                 (fifo_C_drain_C_drain_IO_L1_out_0_3_U_if_fifo_cap),
    .fifo_C_drain_C_drain_IO_L1_out_0_3_U_if_num_data_valid           (fifo_C_drain_C_drain_IO_L1_out_0_3_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_65 #(
    .C_M_AXI_DATA_WIDTH          (C_M_AXI_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (C_M_AXI_GMEM_A_ADDR_WIDTH),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (C_M_AXI_GMEM_A_ARUSER_WIDTH),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (C_M_AXI_GMEM_A_AWUSER_WIDTH),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (C_M_AXI_GMEM_A_BUSER_WIDTH),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (C_M_AXI_GMEM_A_CACHE_VALUE),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (C_M_AXI_GMEM_A_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ID_WIDTH     (C_M_AXI_GMEM_A_ID_WIDTH),
    .C_M_AXI_GMEM_A_PROT_VALUE   (C_M_AXI_GMEM_A_PROT_VALUE),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (C_M_AXI_GMEM_A_RUSER_WIDTH),
    .C_M_AXI_GMEM_A_USER_VALUE   (C_M_AXI_GMEM_A_USER_VALUE),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (C_M_AXI_GMEM_A_WSTRB_WIDTH),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (C_M_AXI_GMEM_A_WUSER_WIDTH),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (C_M_AXI_GMEM_B_ADDR_WIDTH),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (C_M_AXI_GMEM_B_ARUSER_WIDTH),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (C_M_AXI_GMEM_B_AWUSER_WIDTH),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (C_M_AXI_GMEM_B_BUSER_WIDTH),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (C_M_AXI_GMEM_B_CACHE_VALUE),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (C_M_AXI_GMEM_B_DATA_WIDTH),
    .C_M_AXI_GMEM_B_ID_WIDTH     (C_M_AXI_GMEM_B_ID_WIDTH),
    .C_M_AXI_GMEM_B_PROT_VALUE   (C_M_AXI_GMEM_B_PROT_VALUE),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (C_M_AXI_GMEM_B_RUSER_WIDTH),
    .C_M_AXI_GMEM_B_USER_VALUE   (C_M_AXI_GMEM_B_USER_VALUE),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (C_M_AXI_GMEM_B_WSTRB_WIDTH),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (C_M_AXI_GMEM_B_WUSER_WIDTH),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (C_M_AXI_GMEM_C_ADDR_WIDTH),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (C_M_AXI_GMEM_C_ARUSER_WIDTH),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (C_M_AXI_GMEM_C_AWUSER_WIDTH),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (C_M_AXI_GMEM_C_BUSER_WIDTH),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (C_M_AXI_GMEM_C_CACHE_VALUE),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (C_M_AXI_GMEM_C_DATA_WIDTH),
    .C_M_AXI_GMEM_C_ID_WIDTH     (C_M_AXI_GMEM_C_ID_WIDTH),
    .C_M_AXI_GMEM_C_PROT_VALUE   (C_M_AXI_GMEM_C_PROT_VALUE),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (C_M_AXI_GMEM_C_RUSER_WIDTH),
    .C_M_AXI_GMEM_C_USER_VALUE   (C_M_AXI_GMEM_C_USER_VALUE),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (C_M_AXI_GMEM_C_WSTRB_WIDTH),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (C_M_AXI_GMEM_C_WUSER_WIDTH),
    .C_M_AXI_WSTRB_WIDTH         (C_M_AXI_WSTRB_WIDTH),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (C_S_AXI_CONTROL_ADDR_WIDTH),
    .C_S_AXI_CONTROL_DATA_WIDTH  (C_S_AXI_CONTROL_DATA_WIDTH),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (C_S_AXI_CONTROL_WSTRB_WIDTH),
    .C_S_AXI_DATA_WIDTH          (C_S_AXI_DATA_WIDTH),
    .C_S_AXI_WSTRB_WIDTH         (C_S_AXI_WSTRB_WIDTH)
) __rs_kernel3_aux_split_aux_65__inst (
    .C_drain_IO_L1_out_32_U0_fifo_C_drain_PE_3_088_fifo_cap       (C_drain_IO_L1_out_32_U0_fifo_C_drain_PE_3_088_fifo_cap),
    .C_drain_IO_L1_out_32_U0_fifo_C_drain_PE_3_088_num_data_valid (C_drain_IO_L1_out_32_U0_fifo_C_drain_PE_3_088_num_data_valid),
    .PE_wrapper_3_0_U0_fifo_C_drain_PE_3_088_fifo_cap             (PE_wrapper_3_0_U0_fifo_C_drain_PE_3_088_fifo_cap),
    .PE_wrapper_3_0_U0_fifo_C_drain_PE_3_088_num_data_valid       (PE_wrapper_3_0_U0_fifo_C_drain_PE_3_088_num_data_valid),
    .fifo_C_drain_PE_3_0_U_if_fifo_cap                            (fifo_C_drain_PE_3_0_U_if_fifo_cap),
    .fifo_C_drain_PE_3_0_U_if_num_data_valid                      (fifo_C_drain_PE_3_0_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_66 #(
    .C_M_AXI_DATA_WIDTH          (C_M_AXI_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (C_M_AXI_GMEM_A_ADDR_WIDTH),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (C_M_AXI_GMEM_A_ARUSER_WIDTH),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (C_M_AXI_GMEM_A_AWUSER_WIDTH),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (C_M_AXI_GMEM_A_BUSER_WIDTH),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (C_M_AXI_GMEM_A_CACHE_VALUE),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (C_M_AXI_GMEM_A_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ID_WIDTH     (C_M_AXI_GMEM_A_ID_WIDTH),
    .C_M_AXI_GMEM_A_PROT_VALUE   (C_M_AXI_GMEM_A_PROT_VALUE),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (C_M_AXI_GMEM_A_RUSER_WIDTH),
    .C_M_AXI_GMEM_A_USER_VALUE   (C_M_AXI_GMEM_A_USER_VALUE),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (C_M_AXI_GMEM_A_WSTRB_WIDTH),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (C_M_AXI_GMEM_A_WUSER_WIDTH),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (C_M_AXI_GMEM_B_ADDR_WIDTH),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (C_M_AXI_GMEM_B_ARUSER_WIDTH),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (C_M_AXI_GMEM_B_AWUSER_WIDTH),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (C_M_AXI_GMEM_B_BUSER_WIDTH),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (C_M_AXI_GMEM_B_CACHE_VALUE),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (C_M_AXI_GMEM_B_DATA_WIDTH),
    .C_M_AXI_GMEM_B_ID_WIDTH     (C_M_AXI_GMEM_B_ID_WIDTH),
    .C_M_AXI_GMEM_B_PROT_VALUE   (C_M_AXI_GMEM_B_PROT_VALUE),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (C_M_AXI_GMEM_B_RUSER_WIDTH),
    .C_M_AXI_GMEM_B_USER_VALUE   (C_M_AXI_GMEM_B_USER_VALUE),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (C_M_AXI_GMEM_B_WSTRB_WIDTH),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (C_M_AXI_GMEM_B_WUSER_WIDTH),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (C_M_AXI_GMEM_C_ADDR_WIDTH),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (C_M_AXI_GMEM_C_ARUSER_WIDTH),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (C_M_AXI_GMEM_C_AWUSER_WIDTH),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (C_M_AXI_GMEM_C_BUSER_WIDTH),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (C_M_AXI_GMEM_C_CACHE_VALUE),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (C_M_AXI_GMEM_C_DATA_WIDTH),
    .C_M_AXI_GMEM_C_ID_WIDTH     (C_M_AXI_GMEM_C_ID_WIDTH),
    .C_M_AXI_GMEM_C_PROT_VALUE   (C_M_AXI_GMEM_C_PROT_VALUE),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (C_M_AXI_GMEM_C_RUSER_WIDTH),
    .C_M_AXI_GMEM_C_USER_VALUE   (C_M_AXI_GMEM_C_USER_VALUE),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (C_M_AXI_GMEM_C_WSTRB_WIDTH),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (C_M_AXI_GMEM_C_WUSER_WIDTH),
    .C_M_AXI_WSTRB_WIDTH         (C_M_AXI_WSTRB_WIDTH),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (C_S_AXI_CONTROL_ADDR_WIDTH),
    .C_S_AXI_CONTROL_DATA_WIDTH  (C_S_AXI_CONTROL_DATA_WIDTH),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (C_S_AXI_CONTROL_WSTRB_WIDTH),
    .C_S_AXI_DATA_WIDTH          (C_S_AXI_DATA_WIDTH),
    .C_S_AXI_WSTRB_WIDTH         (C_S_AXI_WSTRB_WIDTH)
) __rs_kernel3_aux_split_aux_66__inst (
    .C_drain_IO_L1_out_33_U0_fifo_C_C_IO_L1_out_0_2113_num_data_valid (C_drain_IO_L1_out_33_U0_fifo_C_C_IO_L1_out_0_2113_num_data_valid),
    .C_drain_IO_L1_out_33_U0_fifo_C_drain_C_IO_L1_out_0_2113_fifo_cap (C_drain_IO_L1_out_33_U0_fifo_C_drain_C_IO_L1_out_0_2113_fifo_cap),
    .C_drain_IO_L1_out_34_U0_fifo_C_C_IO_L1_out_0_2113_num_data_valid (C_drain_IO_L1_out_34_U0_fifo_C_C_IO_L1_out_0_2113_num_data_valid),
    .C_drain_IO_L1_out_34_U0_fifo_C_drain_C_IO_L1_out_0_2113_fifo_cap (C_drain_IO_L1_out_34_U0_fifo_C_drain_C_IO_L1_out_0_2113_fifo_cap),
    .fifo_C_drain_C_drain_IO_L1_out_0_2_U_if_fifo_cap                 (fifo_C_drain_C_drain_IO_L1_out_0_2_U_if_fifo_cap),
    .fifo_C_drain_C_drain_IO_L1_out_0_2_U_if_num_data_valid           (fifo_C_drain_C_drain_IO_L1_out_0_2_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_67 #(
    .C_M_AXI_DATA_WIDTH          (C_M_AXI_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (C_M_AXI_GMEM_A_ADDR_WIDTH),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (C_M_AXI_GMEM_A_ARUSER_WIDTH),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (C_M_AXI_GMEM_A_AWUSER_WIDTH),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (C_M_AXI_GMEM_A_BUSER_WIDTH),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (C_M_AXI_GMEM_A_CACHE_VALUE),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (C_M_AXI_GMEM_A_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ID_WIDTH     (C_M_AXI_GMEM_A_ID_WIDTH),
    .C_M_AXI_GMEM_A_PROT_VALUE   (C_M_AXI_GMEM_A_PROT_VALUE),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (C_M_AXI_GMEM_A_RUSER_WIDTH),
    .C_M_AXI_GMEM_A_USER_VALUE   (C_M_AXI_GMEM_A_USER_VALUE),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (C_M_AXI_GMEM_A_WSTRB_WIDTH),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (C_M_AXI_GMEM_A_WUSER_WIDTH),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (C_M_AXI_GMEM_B_ADDR_WIDTH),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (C_M_AXI_GMEM_B_ARUSER_WIDTH),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (C_M_AXI_GMEM_B_AWUSER_WIDTH),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (C_M_AXI_GMEM_B_BUSER_WIDTH),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (C_M_AXI_GMEM_B_CACHE_VALUE),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (C_M_AXI_GMEM_B_DATA_WIDTH),
    .C_M_AXI_GMEM_B_ID_WIDTH     (C_M_AXI_GMEM_B_ID_WIDTH),
    .C_M_AXI_GMEM_B_PROT_VALUE   (C_M_AXI_GMEM_B_PROT_VALUE),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (C_M_AXI_GMEM_B_RUSER_WIDTH),
    .C_M_AXI_GMEM_B_USER_VALUE   (C_M_AXI_GMEM_B_USER_VALUE),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (C_M_AXI_GMEM_B_WSTRB_WIDTH),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (C_M_AXI_GMEM_B_WUSER_WIDTH),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (C_M_AXI_GMEM_C_ADDR_WIDTH),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (C_M_AXI_GMEM_C_ARUSER_WIDTH),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (C_M_AXI_GMEM_C_AWUSER_WIDTH),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (C_M_AXI_GMEM_C_BUSER_WIDTH),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (C_M_AXI_GMEM_C_CACHE_VALUE),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (C_M_AXI_GMEM_C_DATA_WIDTH),
    .C_M_AXI_GMEM_C_ID_WIDTH     (C_M_AXI_GMEM_C_ID_WIDTH),
    .C_M_AXI_GMEM_C_PROT_VALUE   (C_M_AXI_GMEM_C_PROT_VALUE),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (C_M_AXI_GMEM_C_RUSER_WIDTH),
    .C_M_AXI_GMEM_C_USER_VALUE   (C_M_AXI_GMEM_C_USER_VALUE),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (C_M_AXI_GMEM_C_WSTRB_WIDTH),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (C_M_AXI_GMEM_C_WUSER_WIDTH),
    .C_M_AXI_WSTRB_WIDTH         (C_M_AXI_WSTRB_WIDTH),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (C_S_AXI_CONTROL_ADDR_WIDTH),
    .C_S_AXI_CONTROL_DATA_WIDTH  (C_S_AXI_CONTROL_DATA_WIDTH),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (C_S_AXI_CONTROL_WSTRB_WIDTH),
    .C_S_AXI_DATA_WIDTH          (C_S_AXI_DATA_WIDTH),
    .C_S_AXI_WSTRB_WIDTH         (C_S_AXI_WSTRB_WIDTH)
) __rs_kernel3_aux_split_aux_67__inst (
    .C_drain_IO_L1_out_33_U0_fifo_C_drain_PE_2_087_fifo_cap       (C_drain_IO_L1_out_33_U0_fifo_C_drain_PE_2_087_fifo_cap),
    .C_drain_IO_L1_out_33_U0_fifo_C_drain_PE_2_087_num_data_valid (C_drain_IO_L1_out_33_U0_fifo_C_drain_PE_2_087_num_data_valid),
    .PE_wrapper_2_0_U0_fifo_C_drain_PE_2_087_fifo_cap             (PE_wrapper_2_0_U0_fifo_C_drain_PE_2_087_fifo_cap),
    .PE_wrapper_2_0_U0_fifo_C_drain_PE_2_087_num_data_valid       (PE_wrapper_2_0_U0_fifo_C_drain_PE_2_087_num_data_valid),
    .fifo_C_drain_PE_2_0_U_if_fifo_cap                            (fifo_C_drain_PE_2_0_U_if_fifo_cap),
    .fifo_C_drain_PE_2_0_U_if_num_data_valid                      (fifo_C_drain_PE_2_0_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_68 #(
    .C_M_AXI_DATA_WIDTH          (C_M_AXI_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (C_M_AXI_GMEM_A_ADDR_WIDTH),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (C_M_AXI_GMEM_A_ARUSER_WIDTH),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (C_M_AXI_GMEM_A_AWUSER_WIDTH),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (C_M_AXI_GMEM_A_BUSER_WIDTH),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (C_M_AXI_GMEM_A_CACHE_VALUE),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (C_M_AXI_GMEM_A_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ID_WIDTH     (C_M_AXI_GMEM_A_ID_WIDTH),
    .C_M_AXI_GMEM_A_PROT_VALUE   (C_M_AXI_GMEM_A_PROT_VALUE),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (C_M_AXI_GMEM_A_RUSER_WIDTH),
    .C_M_AXI_GMEM_A_USER_VALUE   (C_M_AXI_GMEM_A_USER_VALUE),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (C_M_AXI_GMEM_A_WSTRB_WIDTH),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (C_M_AXI_GMEM_A_WUSER_WIDTH),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (C_M_AXI_GMEM_B_ADDR_WIDTH),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (C_M_AXI_GMEM_B_ARUSER_WIDTH),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (C_M_AXI_GMEM_B_AWUSER_WIDTH),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (C_M_AXI_GMEM_B_BUSER_WIDTH),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (C_M_AXI_GMEM_B_CACHE_VALUE),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (C_M_AXI_GMEM_B_DATA_WIDTH),
    .C_M_AXI_GMEM_B_ID_WIDTH     (C_M_AXI_GMEM_B_ID_WIDTH),
    .C_M_AXI_GMEM_B_PROT_VALUE   (C_M_AXI_GMEM_B_PROT_VALUE),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (C_M_AXI_GMEM_B_RUSER_WIDTH),
    .C_M_AXI_GMEM_B_USER_VALUE   (C_M_AXI_GMEM_B_USER_VALUE),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (C_M_AXI_GMEM_B_WSTRB_WIDTH),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (C_M_AXI_GMEM_B_WUSER_WIDTH),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (C_M_AXI_GMEM_C_ADDR_WIDTH),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (C_M_AXI_GMEM_C_ARUSER_WIDTH),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (C_M_AXI_GMEM_C_AWUSER_WIDTH),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (C_M_AXI_GMEM_C_BUSER_WIDTH),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (C_M_AXI_GMEM_C_CACHE_VALUE),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (C_M_AXI_GMEM_C_DATA_WIDTH),
    .C_M_AXI_GMEM_C_ID_WIDTH     (C_M_AXI_GMEM_C_ID_WIDTH),
    .C_M_AXI_GMEM_C_PROT_VALUE   (C_M_AXI_GMEM_C_PROT_VALUE),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (C_M_AXI_GMEM_C_RUSER_WIDTH),
    .C_M_AXI_GMEM_C_USER_VALUE   (C_M_AXI_GMEM_C_USER_VALUE),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (C_M_AXI_GMEM_C_WSTRB_WIDTH),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (C_M_AXI_GMEM_C_WUSER_WIDTH),
    .C_M_AXI_WSTRB_WIDTH         (C_M_AXI_WSTRB_WIDTH),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (C_S_AXI_CONTROL_ADDR_WIDTH),
    .C_S_AXI_CONTROL_DATA_WIDTH  (C_S_AXI_CONTROL_DATA_WIDTH),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (C_S_AXI_CONTROL_WSTRB_WIDTH),
    .C_S_AXI_DATA_WIDTH          (C_S_AXI_DATA_WIDTH),
    .C_S_AXI_WSTRB_WIDTH         (C_S_AXI_WSTRB_WIDTH)
) __rs_kernel3_aux_split_aux_68__inst (
    .C_drain_IO_L1_out_34_U0_fifo_C_C_IO_L1_out_0_1112_num_data_valid (C_drain_IO_L1_out_34_U0_fifo_C_C_IO_L1_out_0_1112_num_data_valid),
    .C_drain_IO_L1_out_34_U0_fifo_C_drain_C_IO_L1_out_0_1112_fifo_cap (C_drain_IO_L1_out_34_U0_fifo_C_drain_C_IO_L1_out_0_1112_fifo_cap),
    .C_drain_IO_L1_out_35_U0_fifo_C_C_IO_L1_out_0_1112_num_data_valid (C_drain_IO_L1_out_35_U0_fifo_C_C_IO_L1_out_0_1112_num_data_valid),
    .C_drain_IO_L1_out_35_U0_fifo_C_drain_C_IO_L1_out_0_1112_fifo_cap (C_drain_IO_L1_out_35_U0_fifo_C_drain_C_IO_L1_out_0_1112_fifo_cap),
    .fifo_C_drain_C_drain_IO_L1_out_0_1_U_if_fifo_cap                 (fifo_C_drain_C_drain_IO_L1_out_0_1_U_if_fifo_cap),
    .fifo_C_drain_C_drain_IO_L1_out_0_1_U_if_num_data_valid           (fifo_C_drain_C_drain_IO_L1_out_0_1_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_69 #(
    .C_M_AXI_DATA_WIDTH          (C_M_AXI_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (C_M_AXI_GMEM_A_ADDR_WIDTH),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (C_M_AXI_GMEM_A_ARUSER_WIDTH),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (C_M_AXI_GMEM_A_AWUSER_WIDTH),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (C_M_AXI_GMEM_A_BUSER_WIDTH),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (C_M_AXI_GMEM_A_CACHE_VALUE),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (C_M_AXI_GMEM_A_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ID_WIDTH     (C_M_AXI_GMEM_A_ID_WIDTH),
    .C_M_AXI_GMEM_A_PROT_VALUE   (C_M_AXI_GMEM_A_PROT_VALUE),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (C_M_AXI_GMEM_A_RUSER_WIDTH),
    .C_M_AXI_GMEM_A_USER_VALUE   (C_M_AXI_GMEM_A_USER_VALUE),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (C_M_AXI_GMEM_A_WSTRB_WIDTH),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (C_M_AXI_GMEM_A_WUSER_WIDTH),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (C_M_AXI_GMEM_B_ADDR_WIDTH),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (C_M_AXI_GMEM_B_ARUSER_WIDTH),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (C_M_AXI_GMEM_B_AWUSER_WIDTH),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (C_M_AXI_GMEM_B_BUSER_WIDTH),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (C_M_AXI_GMEM_B_CACHE_VALUE),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (C_M_AXI_GMEM_B_DATA_WIDTH),
    .C_M_AXI_GMEM_B_ID_WIDTH     (C_M_AXI_GMEM_B_ID_WIDTH),
    .C_M_AXI_GMEM_B_PROT_VALUE   (C_M_AXI_GMEM_B_PROT_VALUE),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (C_M_AXI_GMEM_B_RUSER_WIDTH),
    .C_M_AXI_GMEM_B_USER_VALUE   (C_M_AXI_GMEM_B_USER_VALUE),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (C_M_AXI_GMEM_B_WSTRB_WIDTH),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (C_M_AXI_GMEM_B_WUSER_WIDTH),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (C_M_AXI_GMEM_C_ADDR_WIDTH),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (C_M_AXI_GMEM_C_ARUSER_WIDTH),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (C_M_AXI_GMEM_C_AWUSER_WIDTH),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (C_M_AXI_GMEM_C_BUSER_WIDTH),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (C_M_AXI_GMEM_C_CACHE_VALUE),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (C_M_AXI_GMEM_C_DATA_WIDTH),
    .C_M_AXI_GMEM_C_ID_WIDTH     (C_M_AXI_GMEM_C_ID_WIDTH),
    .C_M_AXI_GMEM_C_PROT_VALUE   (C_M_AXI_GMEM_C_PROT_VALUE),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (C_M_AXI_GMEM_C_RUSER_WIDTH),
    .C_M_AXI_GMEM_C_USER_VALUE   (C_M_AXI_GMEM_C_USER_VALUE),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (C_M_AXI_GMEM_C_WSTRB_WIDTH),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (C_M_AXI_GMEM_C_WUSER_WIDTH),
    .C_M_AXI_WSTRB_WIDTH         (C_M_AXI_WSTRB_WIDTH),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (C_S_AXI_CONTROL_ADDR_WIDTH),
    .C_S_AXI_CONTROL_DATA_WIDTH  (C_S_AXI_CONTROL_DATA_WIDTH),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (C_S_AXI_CONTROL_WSTRB_WIDTH),
    .C_S_AXI_DATA_WIDTH          (C_S_AXI_DATA_WIDTH),
    .C_S_AXI_WSTRB_WIDTH         (C_S_AXI_WSTRB_WIDTH)
) __rs_kernel3_aux_split_aux_69__inst (
    .C_drain_IO_L1_out_34_U0_fifo_C_drain_PE_1_086_fifo_cap       (C_drain_IO_L1_out_34_U0_fifo_C_drain_PE_1_086_fifo_cap),
    .C_drain_IO_L1_out_34_U0_fifo_C_drain_PE_1_086_num_data_valid (C_drain_IO_L1_out_34_U0_fifo_C_drain_PE_1_086_num_data_valid),
    .PE_wrapper_1_0_U0_fifo_C_drain_PE_1_086_fifo_cap             (PE_wrapper_1_0_U0_fifo_C_drain_PE_1_086_fifo_cap),
    .PE_wrapper_1_0_U0_fifo_C_drain_PE_1_086_num_data_valid       (PE_wrapper_1_0_U0_fifo_C_drain_PE_1_086_num_data_valid),
    .fifo_C_drain_PE_1_0_U_if_fifo_cap                            (fifo_C_drain_PE_1_0_U_if_fifo_cap),
    .fifo_C_drain_PE_1_0_U_if_num_data_valid                      (fifo_C_drain_PE_1_0_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_6 #(
    .C_M_AXI_DATA_WIDTH          (C_M_AXI_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (C_M_AXI_GMEM_A_ADDR_WIDTH),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (C_M_AXI_GMEM_A_ARUSER_WIDTH),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (C_M_AXI_GMEM_A_AWUSER_WIDTH),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (C_M_AXI_GMEM_A_BUSER_WIDTH),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (C_M_AXI_GMEM_A_CACHE_VALUE),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (C_M_AXI_GMEM_A_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ID_WIDTH     (C_M_AXI_GMEM_A_ID_WIDTH),
    .C_M_AXI_GMEM_A_PROT_VALUE   (C_M_AXI_GMEM_A_PROT_VALUE),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (C_M_AXI_GMEM_A_RUSER_WIDTH),
    .C_M_AXI_GMEM_A_USER_VALUE   (C_M_AXI_GMEM_A_USER_VALUE),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (C_M_AXI_GMEM_A_WSTRB_WIDTH),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (C_M_AXI_GMEM_A_WUSER_WIDTH),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (C_M_AXI_GMEM_B_ADDR_WIDTH),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (C_M_AXI_GMEM_B_ARUSER_WIDTH),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (C_M_AXI_GMEM_B_AWUSER_WIDTH),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (C_M_AXI_GMEM_B_BUSER_WIDTH),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (C_M_AXI_GMEM_B_CACHE_VALUE),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (C_M_AXI_GMEM_B_DATA_WIDTH),
    .C_M_AXI_GMEM_B_ID_WIDTH     (C_M_AXI_GMEM_B_ID_WIDTH),
    .C_M_AXI_GMEM_B_PROT_VALUE   (C_M_AXI_GMEM_B_PROT_VALUE),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (C_M_AXI_GMEM_B_RUSER_WIDTH),
    .C_M_AXI_GMEM_B_USER_VALUE   (C_M_AXI_GMEM_B_USER_VALUE),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (C_M_AXI_GMEM_B_WSTRB_WIDTH),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (C_M_AXI_GMEM_B_WUSER_WIDTH),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (C_M_AXI_GMEM_C_ADDR_WIDTH),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (C_M_AXI_GMEM_C_ARUSER_WIDTH),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (C_M_AXI_GMEM_C_AWUSER_WIDTH),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (C_M_AXI_GMEM_C_BUSER_WIDTH),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (C_M_AXI_GMEM_C_CACHE_VALUE),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (C_M_AXI_GMEM_C_DATA_WIDTH),
    .C_M_AXI_GMEM_C_ID_WIDTH     (C_M_AXI_GMEM_C_ID_WIDTH),
    .C_M_AXI_GMEM_C_PROT_VALUE   (C_M_AXI_GMEM_C_PROT_VALUE),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (C_M_AXI_GMEM_C_RUSER_WIDTH),
    .C_M_AXI_GMEM_C_USER_VALUE   (C_M_AXI_GMEM_C_USER_VALUE),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (C_M_AXI_GMEM_C_WSTRB_WIDTH),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (C_M_AXI_GMEM_C_WUSER_WIDTH),
    .C_M_AXI_WSTRB_WIDTH         (C_M_AXI_WSTRB_WIDTH),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (C_S_AXI_CONTROL_ADDR_WIDTH),
    .C_S_AXI_CONTROL_DATA_WIDTH  (C_S_AXI_CONTROL_DATA_WIDTH),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (C_S_AXI_CONTROL_WSTRB_WIDTH),
    .C_S_AXI_DATA_WIDTH          (C_S_AXI_DATA_WIDTH),
    .C_S_AXI_WSTRB_WIDTH         (C_S_AXI_WSTRB_WIDTH)
) __rs_kernel3_aux_split_aux_6__inst (
    .A_IO_L2_in_11_U0_fifo_A_PE_11_051_fifo_cap         (A_IO_L2_in_11_U0_fifo_A_PE_11_051_fifo_cap),
    .A_IO_L2_in_11_U0_fifo_A_PE_11_051_num_data_valid   (A_IO_L2_in_11_U0_fifo_A_PE_11_051_num_data_valid),
    .PE_wrapper_11_0_U0_fifo_A_PE_11_051_fifo_cap       (PE_wrapper_11_0_U0_fifo_A_PE_11_051_fifo_cap),
    .PE_wrapper_11_0_U0_fifo_A_PE_11_051_num_data_valid (PE_wrapper_11_0_U0_fifo_A_PE_11_051_num_data_valid),
    .fifo_A_PE_11_0_U_if_fifo_cap                       (fifo_A_PE_11_0_U_if_fifo_cap),
    .fifo_A_PE_11_0_U_if_num_data_valid                 (fifo_A_PE_11_0_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_70 #(
    .C_M_AXI_DATA_WIDTH          (C_M_AXI_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (C_M_AXI_GMEM_A_ADDR_WIDTH),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (C_M_AXI_GMEM_A_ARUSER_WIDTH),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (C_M_AXI_GMEM_A_AWUSER_WIDTH),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (C_M_AXI_GMEM_A_BUSER_WIDTH),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (C_M_AXI_GMEM_A_CACHE_VALUE),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (C_M_AXI_GMEM_A_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ID_WIDTH     (C_M_AXI_GMEM_A_ID_WIDTH),
    .C_M_AXI_GMEM_A_PROT_VALUE   (C_M_AXI_GMEM_A_PROT_VALUE),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (C_M_AXI_GMEM_A_RUSER_WIDTH),
    .C_M_AXI_GMEM_A_USER_VALUE   (C_M_AXI_GMEM_A_USER_VALUE),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (C_M_AXI_GMEM_A_WSTRB_WIDTH),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (C_M_AXI_GMEM_A_WUSER_WIDTH),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (C_M_AXI_GMEM_B_ADDR_WIDTH),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (C_M_AXI_GMEM_B_ARUSER_WIDTH),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (C_M_AXI_GMEM_B_AWUSER_WIDTH),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (C_M_AXI_GMEM_B_BUSER_WIDTH),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (C_M_AXI_GMEM_B_CACHE_VALUE),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (C_M_AXI_GMEM_B_DATA_WIDTH),
    .C_M_AXI_GMEM_B_ID_WIDTH     (C_M_AXI_GMEM_B_ID_WIDTH),
    .C_M_AXI_GMEM_B_PROT_VALUE   (C_M_AXI_GMEM_B_PROT_VALUE),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (C_M_AXI_GMEM_B_RUSER_WIDTH),
    .C_M_AXI_GMEM_B_USER_VALUE   (C_M_AXI_GMEM_B_USER_VALUE),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (C_M_AXI_GMEM_B_WSTRB_WIDTH),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (C_M_AXI_GMEM_B_WUSER_WIDTH),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (C_M_AXI_GMEM_C_ADDR_WIDTH),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (C_M_AXI_GMEM_C_ARUSER_WIDTH),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (C_M_AXI_GMEM_C_AWUSER_WIDTH),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (C_M_AXI_GMEM_C_BUSER_WIDTH),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (C_M_AXI_GMEM_C_CACHE_VALUE),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (C_M_AXI_GMEM_C_DATA_WIDTH),
    .C_M_AXI_GMEM_C_ID_WIDTH     (C_M_AXI_GMEM_C_ID_WIDTH),
    .C_M_AXI_GMEM_C_PROT_VALUE   (C_M_AXI_GMEM_C_PROT_VALUE),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (C_M_AXI_GMEM_C_RUSER_WIDTH),
    .C_M_AXI_GMEM_C_USER_VALUE   (C_M_AXI_GMEM_C_USER_VALUE),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (C_M_AXI_GMEM_C_WSTRB_WIDTH),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (C_M_AXI_GMEM_C_WUSER_WIDTH),
    .C_M_AXI_WSTRB_WIDTH         (C_M_AXI_WSTRB_WIDTH),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (C_S_AXI_CONTROL_ADDR_WIDTH),
    .C_S_AXI_CONTROL_DATA_WIDTH  (C_S_AXI_CONTROL_DATA_WIDTH),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (C_S_AXI_CONTROL_WSTRB_WIDTH),
    .C_S_AXI_DATA_WIDTH          (C_S_AXI_DATA_WIDTH),
    .C_S_AXI_WSTRB_WIDTH         (C_S_AXI_WSTRB_WIDTH)
) __rs_kernel3_aux_split_aux_70__inst (
    .C_drain_IO_L1_out_35_U0_fifo_C_C_IO_L1_out_0_0111_num_data_valid (C_drain_IO_L1_out_35_U0_fifo_C_C_IO_L1_out_0_0111_num_data_valid),
    .C_drain_IO_L1_out_35_U0_fifo_C_drain_C_IO_L1_out_0_0111_fifo_cap (C_drain_IO_L1_out_35_U0_fifo_C_drain_C_IO_L1_out_0_0111_fifo_cap),
    .C_drain_IO_L2_out_U0_fifo_C_C_IO_L1_out_0_0111_num_data_valid    (C_drain_IO_L2_out_U0_fifo_C_C_IO_L1_out_0_0111_num_data_valid),
    .C_drain_IO_L2_out_U0_fifo_C_drain_C_IO_L1_out_0_0111_fifo_cap    (C_drain_IO_L2_out_U0_fifo_C_drain_C_IO_L1_out_0_0111_fifo_cap),
    .fifo_C_drain_C_drain_IO_L1_out_0_0_U_if_fifo_cap                 (fifo_C_drain_C_drain_IO_L1_out_0_0_U_if_fifo_cap),
    .fifo_C_drain_C_drain_IO_L1_out_0_0_U_if_num_data_valid           (fifo_C_drain_C_drain_IO_L1_out_0_0_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_71 #(
    .C_M_AXI_DATA_WIDTH          (C_M_AXI_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (C_M_AXI_GMEM_A_ADDR_WIDTH),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (C_M_AXI_GMEM_A_ARUSER_WIDTH),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (C_M_AXI_GMEM_A_AWUSER_WIDTH),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (C_M_AXI_GMEM_A_BUSER_WIDTH),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (C_M_AXI_GMEM_A_CACHE_VALUE),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (C_M_AXI_GMEM_A_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ID_WIDTH     (C_M_AXI_GMEM_A_ID_WIDTH),
    .C_M_AXI_GMEM_A_PROT_VALUE   (C_M_AXI_GMEM_A_PROT_VALUE),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (C_M_AXI_GMEM_A_RUSER_WIDTH),
    .C_M_AXI_GMEM_A_USER_VALUE   (C_M_AXI_GMEM_A_USER_VALUE),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (C_M_AXI_GMEM_A_WSTRB_WIDTH),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (C_M_AXI_GMEM_A_WUSER_WIDTH),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (C_M_AXI_GMEM_B_ADDR_WIDTH),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (C_M_AXI_GMEM_B_ARUSER_WIDTH),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (C_M_AXI_GMEM_B_AWUSER_WIDTH),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (C_M_AXI_GMEM_B_BUSER_WIDTH),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (C_M_AXI_GMEM_B_CACHE_VALUE),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (C_M_AXI_GMEM_B_DATA_WIDTH),
    .C_M_AXI_GMEM_B_ID_WIDTH     (C_M_AXI_GMEM_B_ID_WIDTH),
    .C_M_AXI_GMEM_B_PROT_VALUE   (C_M_AXI_GMEM_B_PROT_VALUE),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (C_M_AXI_GMEM_B_RUSER_WIDTH),
    .C_M_AXI_GMEM_B_USER_VALUE   (C_M_AXI_GMEM_B_USER_VALUE),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (C_M_AXI_GMEM_B_WSTRB_WIDTH),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (C_M_AXI_GMEM_B_WUSER_WIDTH),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (C_M_AXI_GMEM_C_ADDR_WIDTH),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (C_M_AXI_GMEM_C_ARUSER_WIDTH),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (C_M_AXI_GMEM_C_AWUSER_WIDTH),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (C_M_AXI_GMEM_C_BUSER_WIDTH),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (C_M_AXI_GMEM_C_CACHE_VALUE),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (C_M_AXI_GMEM_C_DATA_WIDTH),
    .C_M_AXI_GMEM_C_ID_WIDTH     (C_M_AXI_GMEM_C_ID_WIDTH),
    .C_M_AXI_GMEM_C_PROT_VALUE   (C_M_AXI_GMEM_C_PROT_VALUE),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (C_M_AXI_GMEM_C_RUSER_WIDTH),
    .C_M_AXI_GMEM_C_USER_VALUE   (C_M_AXI_GMEM_C_USER_VALUE),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (C_M_AXI_GMEM_C_WSTRB_WIDTH),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (C_M_AXI_GMEM_C_WUSER_WIDTH),
    .C_M_AXI_WSTRB_WIDTH         (C_M_AXI_WSTRB_WIDTH),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (C_S_AXI_CONTROL_ADDR_WIDTH),
    .C_S_AXI_CONTROL_DATA_WIDTH  (C_S_AXI_CONTROL_DATA_WIDTH),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (C_S_AXI_CONTROL_WSTRB_WIDTH),
    .C_S_AXI_DATA_WIDTH          (C_S_AXI_DATA_WIDTH),
    .C_S_AXI_WSTRB_WIDTH         (C_S_AXI_WSTRB_WIDTH)
) __rs_kernel3_aux_split_aux_71__inst (
    .C_drain_IO_L1_out_35_U0_fifo_C_drain_PE_0_085_fifo_cap       (C_drain_IO_L1_out_35_U0_fifo_C_drain_PE_0_085_fifo_cap),
    .C_drain_IO_L1_out_35_U0_fifo_C_drain_PE_0_085_num_data_valid (C_drain_IO_L1_out_35_U0_fifo_C_drain_PE_0_085_num_data_valid),
    .PE_wrapper_0_0_U0_fifo_C_drain_PE_0_085_fifo_cap             (PE_wrapper_0_0_U0_fifo_C_drain_PE_0_085_fifo_cap),
    .PE_wrapper_0_0_U0_fifo_C_drain_PE_0_085_num_data_valid       (PE_wrapper_0_0_U0_fifo_C_drain_PE_0_085_num_data_valid),
    .fifo_C_drain_PE_0_0_U_if_fifo_cap                            (fifo_C_drain_PE_0_0_U_if_fifo_cap),
    .fifo_C_drain_PE_0_0_U_if_num_data_valid                      (fifo_C_drain_PE_0_0_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_72 #(
    .C_M_AXI_DATA_WIDTH          (C_M_AXI_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (C_M_AXI_GMEM_A_ADDR_WIDTH),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (C_M_AXI_GMEM_A_ARUSER_WIDTH),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (C_M_AXI_GMEM_A_AWUSER_WIDTH),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (C_M_AXI_GMEM_A_BUSER_WIDTH),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (C_M_AXI_GMEM_A_CACHE_VALUE),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (C_M_AXI_GMEM_A_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ID_WIDTH     (C_M_AXI_GMEM_A_ID_WIDTH),
    .C_M_AXI_GMEM_A_PROT_VALUE   (C_M_AXI_GMEM_A_PROT_VALUE),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (C_M_AXI_GMEM_A_RUSER_WIDTH),
    .C_M_AXI_GMEM_A_USER_VALUE   (C_M_AXI_GMEM_A_USER_VALUE),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (C_M_AXI_GMEM_A_WSTRB_WIDTH),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (C_M_AXI_GMEM_A_WUSER_WIDTH),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (C_M_AXI_GMEM_B_ADDR_WIDTH),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (C_M_AXI_GMEM_B_ARUSER_WIDTH),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (C_M_AXI_GMEM_B_AWUSER_WIDTH),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (C_M_AXI_GMEM_B_BUSER_WIDTH),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (C_M_AXI_GMEM_B_CACHE_VALUE),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (C_M_AXI_GMEM_B_DATA_WIDTH),
    .C_M_AXI_GMEM_B_ID_WIDTH     (C_M_AXI_GMEM_B_ID_WIDTH),
    .C_M_AXI_GMEM_B_PROT_VALUE   (C_M_AXI_GMEM_B_PROT_VALUE),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (C_M_AXI_GMEM_B_RUSER_WIDTH),
    .C_M_AXI_GMEM_B_USER_VALUE   (C_M_AXI_GMEM_B_USER_VALUE),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (C_M_AXI_GMEM_B_WSTRB_WIDTH),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (C_M_AXI_GMEM_B_WUSER_WIDTH),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (C_M_AXI_GMEM_C_ADDR_WIDTH),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (C_M_AXI_GMEM_C_ARUSER_WIDTH),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (C_M_AXI_GMEM_C_AWUSER_WIDTH),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (C_M_AXI_GMEM_C_BUSER_WIDTH),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (C_M_AXI_GMEM_C_CACHE_VALUE),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (C_M_AXI_GMEM_C_DATA_WIDTH),
    .C_M_AXI_GMEM_C_ID_WIDTH     (C_M_AXI_GMEM_C_ID_WIDTH),
    .C_M_AXI_GMEM_C_PROT_VALUE   (C_M_AXI_GMEM_C_PROT_VALUE),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (C_M_AXI_GMEM_C_RUSER_WIDTH),
    .C_M_AXI_GMEM_C_USER_VALUE   (C_M_AXI_GMEM_C_USER_VALUE),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (C_M_AXI_GMEM_C_WSTRB_WIDTH),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (C_M_AXI_GMEM_C_WUSER_WIDTH),
    .C_M_AXI_WSTRB_WIDTH         (C_M_AXI_WSTRB_WIDTH),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (C_S_AXI_CONTROL_ADDR_WIDTH),
    .C_S_AXI_CONTROL_DATA_WIDTH  (C_S_AXI_CONTROL_DATA_WIDTH),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (C_S_AXI_CONTROL_WSTRB_WIDTH),
    .C_S_AXI_DATA_WIDTH          (C_S_AXI_DATA_WIDTH),
    .C_S_AXI_WSTRB_WIDTH         (C_S_AXI_WSTRB_WIDTH)
) __rs_kernel3_aux_split_aux_72__inst (
    .C_drain_IO_L1_out_37_U0_fifo_C_C_IO_L1_1_11135_num_data_valid (C_drain_IO_L1_out_37_U0_fifo_C_C_IO_L1_1_11135_num_data_valid),
    .C_drain_IO_L1_out_37_U0_fifo_C_C_IO_L1_out_1_11135_fifo_cap   (C_drain_IO_L1_out_37_U0_fifo_C_C_IO_L1_out_1_11135_fifo_cap),
    .C_drain_IO_L1_out_38_U0_fifo_C_C_IO_L1_1_11135_num_data_valid (C_drain_IO_L1_out_38_U0_fifo_C_C_IO_L1_1_11135_num_data_valid),
    .C_drain_IO_L1_out_38_U0_fifo_C_C_IO_L1_out_1_11135_fifo_cap   (C_drain_IO_L1_out_38_U0_fifo_C_C_IO_L1_out_1_11135_fifo_cap),
    .fifo_C_drain_C_drain_IO_L1_out_1_11_U_if_fifo_cap             (fifo_C_drain_C_drain_IO_L1_out_1_11_U_if_fifo_cap),
    .fifo_C_drain_C_drain_IO_L1_out_1_11_U_if_num_data_valid       (fifo_C_drain_C_drain_IO_L1_out_1_11_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_73 #(
    .C_M_AXI_DATA_WIDTH          (C_M_AXI_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (C_M_AXI_GMEM_A_ADDR_WIDTH),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (C_M_AXI_GMEM_A_ARUSER_WIDTH),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (C_M_AXI_GMEM_A_AWUSER_WIDTH),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (C_M_AXI_GMEM_A_BUSER_WIDTH),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (C_M_AXI_GMEM_A_CACHE_VALUE),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (C_M_AXI_GMEM_A_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ID_WIDTH     (C_M_AXI_GMEM_A_ID_WIDTH),
    .C_M_AXI_GMEM_A_PROT_VALUE   (C_M_AXI_GMEM_A_PROT_VALUE),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (C_M_AXI_GMEM_A_RUSER_WIDTH),
    .C_M_AXI_GMEM_A_USER_VALUE   (C_M_AXI_GMEM_A_USER_VALUE),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (C_M_AXI_GMEM_A_WSTRB_WIDTH),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (C_M_AXI_GMEM_A_WUSER_WIDTH),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (C_M_AXI_GMEM_B_ADDR_WIDTH),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (C_M_AXI_GMEM_B_ARUSER_WIDTH),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (C_M_AXI_GMEM_B_AWUSER_WIDTH),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (C_M_AXI_GMEM_B_BUSER_WIDTH),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (C_M_AXI_GMEM_B_CACHE_VALUE),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (C_M_AXI_GMEM_B_DATA_WIDTH),
    .C_M_AXI_GMEM_B_ID_WIDTH     (C_M_AXI_GMEM_B_ID_WIDTH),
    .C_M_AXI_GMEM_B_PROT_VALUE   (C_M_AXI_GMEM_B_PROT_VALUE),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (C_M_AXI_GMEM_B_RUSER_WIDTH),
    .C_M_AXI_GMEM_B_USER_VALUE   (C_M_AXI_GMEM_B_USER_VALUE),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (C_M_AXI_GMEM_B_WSTRB_WIDTH),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (C_M_AXI_GMEM_B_WUSER_WIDTH),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (C_M_AXI_GMEM_C_ADDR_WIDTH),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (C_M_AXI_GMEM_C_ARUSER_WIDTH),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (C_M_AXI_GMEM_C_AWUSER_WIDTH),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (C_M_AXI_GMEM_C_BUSER_WIDTH),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (C_M_AXI_GMEM_C_CACHE_VALUE),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (C_M_AXI_GMEM_C_DATA_WIDTH),
    .C_M_AXI_GMEM_C_ID_WIDTH     (C_M_AXI_GMEM_C_ID_WIDTH),
    .C_M_AXI_GMEM_C_PROT_VALUE   (C_M_AXI_GMEM_C_PROT_VALUE),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (C_M_AXI_GMEM_C_RUSER_WIDTH),
    .C_M_AXI_GMEM_C_USER_VALUE   (C_M_AXI_GMEM_C_USER_VALUE),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (C_M_AXI_GMEM_C_WSTRB_WIDTH),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (C_M_AXI_GMEM_C_WUSER_WIDTH),
    .C_M_AXI_WSTRB_WIDTH         (C_M_AXI_WSTRB_WIDTH),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (C_S_AXI_CONTROL_ADDR_WIDTH),
    .C_S_AXI_CONTROL_DATA_WIDTH  (C_S_AXI_CONTROL_DATA_WIDTH),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (C_S_AXI_CONTROL_WSTRB_WIDTH),
    .C_S_AXI_DATA_WIDTH          (C_S_AXI_DATA_WIDTH),
    .C_S_AXI_WSTRB_WIDTH         (C_S_AXI_WSTRB_WIDTH)
) __rs_kernel3_aux_split_aux_73__inst (
    .C_drain_IO_L1_out_37_U0_fifo_C_C_IO_L1_1_12136_num_data_valid    (C_drain_IO_L1_out_37_U0_fifo_C_C_IO_L1_1_12136_num_data_valid),
    .C_drain_IO_L1_out_37_U0_fifo_C_C_IO_L1_out_1_12136_fifo_cap      (C_drain_IO_L1_out_37_U0_fifo_C_C_IO_L1_out_1_12136_fifo_cap),
    .C_drain_IO_L1_out_boundary_36_U0_fifo_C_C_1_12136_num_data_valid (C_drain_IO_L1_out_boundary_36_U0_fifo_C_C_1_12136_num_data_valid),
    .C_drain_IO_L1_out_boundary_36_U0_fifo_C_C_IO_L1_out_1_12136_cap  (C_drain_IO_L1_out_boundary_36_U0_fifo_C_C_IO_L1_out_1_12136_cap),
    .fifo_C_drain_C_drain_IO_L1_out_1_12_U_if_fifo_cap                (fifo_C_drain_C_drain_IO_L1_out_1_12_U_if_fifo_cap),
    .fifo_C_drain_C_drain_IO_L1_out_1_12_U_if_num_data_valid          (fifo_C_drain_C_drain_IO_L1_out_1_12_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_74 #(
    .C_M_AXI_DATA_WIDTH          (C_M_AXI_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (C_M_AXI_GMEM_A_ADDR_WIDTH),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (C_M_AXI_GMEM_A_ARUSER_WIDTH),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (C_M_AXI_GMEM_A_AWUSER_WIDTH),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (C_M_AXI_GMEM_A_BUSER_WIDTH),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (C_M_AXI_GMEM_A_CACHE_VALUE),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (C_M_AXI_GMEM_A_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ID_WIDTH     (C_M_AXI_GMEM_A_ID_WIDTH),
    .C_M_AXI_GMEM_A_PROT_VALUE   (C_M_AXI_GMEM_A_PROT_VALUE),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (C_M_AXI_GMEM_A_RUSER_WIDTH),
    .C_M_AXI_GMEM_A_USER_VALUE   (C_M_AXI_GMEM_A_USER_VALUE),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (C_M_AXI_GMEM_A_WSTRB_WIDTH),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (C_M_AXI_GMEM_A_WUSER_WIDTH),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (C_M_AXI_GMEM_B_ADDR_WIDTH),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (C_M_AXI_GMEM_B_ARUSER_WIDTH),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (C_M_AXI_GMEM_B_AWUSER_WIDTH),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (C_M_AXI_GMEM_B_BUSER_WIDTH),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (C_M_AXI_GMEM_B_CACHE_VALUE),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (C_M_AXI_GMEM_B_DATA_WIDTH),
    .C_M_AXI_GMEM_B_ID_WIDTH     (C_M_AXI_GMEM_B_ID_WIDTH),
    .C_M_AXI_GMEM_B_PROT_VALUE   (C_M_AXI_GMEM_B_PROT_VALUE),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (C_M_AXI_GMEM_B_RUSER_WIDTH),
    .C_M_AXI_GMEM_B_USER_VALUE   (C_M_AXI_GMEM_B_USER_VALUE),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (C_M_AXI_GMEM_B_WSTRB_WIDTH),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (C_M_AXI_GMEM_B_WUSER_WIDTH),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (C_M_AXI_GMEM_C_ADDR_WIDTH),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (C_M_AXI_GMEM_C_ARUSER_WIDTH),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (C_M_AXI_GMEM_C_AWUSER_WIDTH),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (C_M_AXI_GMEM_C_BUSER_WIDTH),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (C_M_AXI_GMEM_C_CACHE_VALUE),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (C_M_AXI_GMEM_C_DATA_WIDTH),
    .C_M_AXI_GMEM_C_ID_WIDTH     (C_M_AXI_GMEM_C_ID_WIDTH),
    .C_M_AXI_GMEM_C_PROT_VALUE   (C_M_AXI_GMEM_C_PROT_VALUE),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (C_M_AXI_GMEM_C_RUSER_WIDTH),
    .C_M_AXI_GMEM_C_USER_VALUE   (C_M_AXI_GMEM_C_USER_VALUE),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (C_M_AXI_GMEM_C_WSTRB_WIDTH),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (C_M_AXI_GMEM_C_WUSER_WIDTH),
    .C_M_AXI_WSTRB_WIDTH         (C_M_AXI_WSTRB_WIDTH),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (C_S_AXI_CONTROL_ADDR_WIDTH),
    .C_S_AXI_CONTROL_DATA_WIDTH  (C_S_AXI_CONTROL_DATA_WIDTH),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (C_S_AXI_CONTROL_WSTRB_WIDTH),
    .C_S_AXI_DATA_WIDTH          (C_S_AXI_DATA_WIDTH),
    .C_S_AXI_WSTRB_WIDTH         (C_S_AXI_WSTRB_WIDTH)
) __rs_kernel3_aux_split_aux_74__inst (
    .C_drain_IO_L1_out_37_U0_fifo_C_drain_PE_11_1109_fifo_cap       (C_drain_IO_L1_out_37_U0_fifo_C_drain_PE_11_1109_fifo_cap),
    .C_drain_IO_L1_out_37_U0_fifo_C_drain_PE_11_1109_num_data_valid (C_drain_IO_L1_out_37_U0_fifo_C_drain_PE_11_1109_num_data_valid),
    .PE_wrapper_11_1_U0_fifo_C_drain_PE_11_1109_fifo_cap            (PE_wrapper_11_1_U0_fifo_C_drain_PE_11_1109_fifo_cap),
    .PE_wrapper_11_1_U0_fifo_C_drain_PE_11_1109_num_data_valid      (PE_wrapper_11_1_U0_fifo_C_drain_PE_11_1109_num_data_valid),
    .fifo_C_drain_PE_11_1_U_if_fifo_cap                             (fifo_C_drain_PE_11_1_U_if_fifo_cap),
    .fifo_C_drain_PE_11_1_U_if_num_data_valid                       (fifo_C_drain_PE_11_1_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_75 #(
    .C_M_AXI_DATA_WIDTH          (C_M_AXI_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (C_M_AXI_GMEM_A_ADDR_WIDTH),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (C_M_AXI_GMEM_A_ARUSER_WIDTH),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (C_M_AXI_GMEM_A_AWUSER_WIDTH),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (C_M_AXI_GMEM_A_BUSER_WIDTH),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (C_M_AXI_GMEM_A_CACHE_VALUE),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (C_M_AXI_GMEM_A_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ID_WIDTH     (C_M_AXI_GMEM_A_ID_WIDTH),
    .C_M_AXI_GMEM_A_PROT_VALUE   (C_M_AXI_GMEM_A_PROT_VALUE),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (C_M_AXI_GMEM_A_RUSER_WIDTH),
    .C_M_AXI_GMEM_A_USER_VALUE   (C_M_AXI_GMEM_A_USER_VALUE),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (C_M_AXI_GMEM_A_WSTRB_WIDTH),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (C_M_AXI_GMEM_A_WUSER_WIDTH),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (C_M_AXI_GMEM_B_ADDR_WIDTH),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (C_M_AXI_GMEM_B_ARUSER_WIDTH),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (C_M_AXI_GMEM_B_AWUSER_WIDTH),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (C_M_AXI_GMEM_B_BUSER_WIDTH),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (C_M_AXI_GMEM_B_CACHE_VALUE),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (C_M_AXI_GMEM_B_DATA_WIDTH),
    .C_M_AXI_GMEM_B_ID_WIDTH     (C_M_AXI_GMEM_B_ID_WIDTH),
    .C_M_AXI_GMEM_B_PROT_VALUE   (C_M_AXI_GMEM_B_PROT_VALUE),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (C_M_AXI_GMEM_B_RUSER_WIDTH),
    .C_M_AXI_GMEM_B_USER_VALUE   (C_M_AXI_GMEM_B_USER_VALUE),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (C_M_AXI_GMEM_B_WSTRB_WIDTH),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (C_M_AXI_GMEM_B_WUSER_WIDTH),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (C_M_AXI_GMEM_C_ADDR_WIDTH),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (C_M_AXI_GMEM_C_ARUSER_WIDTH),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (C_M_AXI_GMEM_C_AWUSER_WIDTH),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (C_M_AXI_GMEM_C_BUSER_WIDTH),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (C_M_AXI_GMEM_C_CACHE_VALUE),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (C_M_AXI_GMEM_C_DATA_WIDTH),
    .C_M_AXI_GMEM_C_ID_WIDTH     (C_M_AXI_GMEM_C_ID_WIDTH),
    .C_M_AXI_GMEM_C_PROT_VALUE   (C_M_AXI_GMEM_C_PROT_VALUE),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (C_M_AXI_GMEM_C_RUSER_WIDTH),
    .C_M_AXI_GMEM_C_USER_VALUE   (C_M_AXI_GMEM_C_USER_VALUE),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (C_M_AXI_GMEM_C_WSTRB_WIDTH),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (C_M_AXI_GMEM_C_WUSER_WIDTH),
    .C_M_AXI_WSTRB_WIDTH         (C_M_AXI_WSTRB_WIDTH),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (C_S_AXI_CONTROL_ADDR_WIDTH),
    .C_S_AXI_CONTROL_DATA_WIDTH  (C_S_AXI_CONTROL_DATA_WIDTH),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (C_S_AXI_CONTROL_WSTRB_WIDTH),
    .C_S_AXI_DATA_WIDTH          (C_S_AXI_DATA_WIDTH),
    .C_S_AXI_WSTRB_WIDTH         (C_S_AXI_WSTRB_WIDTH)
) __rs_kernel3_aux_split_aux_75__inst (
    .C_drain_IO_L1_out_38_U0_fifo_C_C_IO_L1_1_10134_num_data_valid (C_drain_IO_L1_out_38_U0_fifo_C_C_IO_L1_1_10134_num_data_valid),
    .C_drain_IO_L1_out_38_U0_fifo_C_C_IO_L1_out_1_10134_fifo_cap   (C_drain_IO_L1_out_38_U0_fifo_C_C_IO_L1_out_1_10134_fifo_cap),
    .C_drain_IO_L1_out_39_U0_fifo_C_C_IO_L1_1_10134_num_data_valid (C_drain_IO_L1_out_39_U0_fifo_C_C_IO_L1_1_10134_num_data_valid),
    .C_drain_IO_L1_out_39_U0_fifo_C_C_IO_L1_out_1_10134_fifo_cap   (C_drain_IO_L1_out_39_U0_fifo_C_C_IO_L1_out_1_10134_fifo_cap),
    .fifo_C_drain_C_drain_IO_L1_out_1_10_U_if_fifo_cap             (fifo_C_drain_C_drain_IO_L1_out_1_10_U_if_fifo_cap),
    .fifo_C_drain_C_drain_IO_L1_out_1_10_U_if_num_data_valid       (fifo_C_drain_C_drain_IO_L1_out_1_10_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_76 #(
    .C_M_AXI_DATA_WIDTH          (C_M_AXI_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (C_M_AXI_GMEM_A_ADDR_WIDTH),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (C_M_AXI_GMEM_A_ARUSER_WIDTH),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (C_M_AXI_GMEM_A_AWUSER_WIDTH),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (C_M_AXI_GMEM_A_BUSER_WIDTH),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (C_M_AXI_GMEM_A_CACHE_VALUE),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (C_M_AXI_GMEM_A_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ID_WIDTH     (C_M_AXI_GMEM_A_ID_WIDTH),
    .C_M_AXI_GMEM_A_PROT_VALUE   (C_M_AXI_GMEM_A_PROT_VALUE),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (C_M_AXI_GMEM_A_RUSER_WIDTH),
    .C_M_AXI_GMEM_A_USER_VALUE   (C_M_AXI_GMEM_A_USER_VALUE),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (C_M_AXI_GMEM_A_WSTRB_WIDTH),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (C_M_AXI_GMEM_A_WUSER_WIDTH),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (C_M_AXI_GMEM_B_ADDR_WIDTH),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (C_M_AXI_GMEM_B_ARUSER_WIDTH),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (C_M_AXI_GMEM_B_AWUSER_WIDTH),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (C_M_AXI_GMEM_B_BUSER_WIDTH),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (C_M_AXI_GMEM_B_CACHE_VALUE),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (C_M_AXI_GMEM_B_DATA_WIDTH),
    .C_M_AXI_GMEM_B_ID_WIDTH     (C_M_AXI_GMEM_B_ID_WIDTH),
    .C_M_AXI_GMEM_B_PROT_VALUE   (C_M_AXI_GMEM_B_PROT_VALUE),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (C_M_AXI_GMEM_B_RUSER_WIDTH),
    .C_M_AXI_GMEM_B_USER_VALUE   (C_M_AXI_GMEM_B_USER_VALUE),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (C_M_AXI_GMEM_B_WSTRB_WIDTH),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (C_M_AXI_GMEM_B_WUSER_WIDTH),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (C_M_AXI_GMEM_C_ADDR_WIDTH),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (C_M_AXI_GMEM_C_ARUSER_WIDTH),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (C_M_AXI_GMEM_C_AWUSER_WIDTH),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (C_M_AXI_GMEM_C_BUSER_WIDTH),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (C_M_AXI_GMEM_C_CACHE_VALUE),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (C_M_AXI_GMEM_C_DATA_WIDTH),
    .C_M_AXI_GMEM_C_ID_WIDTH     (C_M_AXI_GMEM_C_ID_WIDTH),
    .C_M_AXI_GMEM_C_PROT_VALUE   (C_M_AXI_GMEM_C_PROT_VALUE),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (C_M_AXI_GMEM_C_RUSER_WIDTH),
    .C_M_AXI_GMEM_C_USER_VALUE   (C_M_AXI_GMEM_C_USER_VALUE),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (C_M_AXI_GMEM_C_WSTRB_WIDTH),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (C_M_AXI_GMEM_C_WUSER_WIDTH),
    .C_M_AXI_WSTRB_WIDTH         (C_M_AXI_WSTRB_WIDTH),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (C_S_AXI_CONTROL_ADDR_WIDTH),
    .C_S_AXI_CONTROL_DATA_WIDTH  (C_S_AXI_CONTROL_DATA_WIDTH),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (C_S_AXI_CONTROL_WSTRB_WIDTH),
    .C_S_AXI_DATA_WIDTH          (C_S_AXI_DATA_WIDTH),
    .C_S_AXI_WSTRB_WIDTH         (C_S_AXI_WSTRB_WIDTH)
) __rs_kernel3_aux_split_aux_76__inst (
    .C_drain_IO_L1_out_38_U0_fifo_C_drain_PE_10_1108_fifo_cap       (C_drain_IO_L1_out_38_U0_fifo_C_drain_PE_10_1108_fifo_cap),
    .C_drain_IO_L1_out_38_U0_fifo_C_drain_PE_10_1108_num_data_valid (C_drain_IO_L1_out_38_U0_fifo_C_drain_PE_10_1108_num_data_valid),
    .PE_wrapper_10_1_U0_fifo_C_drain_PE_10_1108_fifo_cap            (PE_wrapper_10_1_U0_fifo_C_drain_PE_10_1108_fifo_cap),
    .PE_wrapper_10_1_U0_fifo_C_drain_PE_10_1108_num_data_valid      (PE_wrapper_10_1_U0_fifo_C_drain_PE_10_1108_num_data_valid),
    .fifo_C_drain_PE_10_1_U_if_fifo_cap                             (fifo_C_drain_PE_10_1_U_if_fifo_cap),
    .fifo_C_drain_PE_10_1_U_if_num_data_valid                       (fifo_C_drain_PE_10_1_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_77 #(
    .C_M_AXI_DATA_WIDTH          (C_M_AXI_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (C_M_AXI_GMEM_A_ADDR_WIDTH),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (C_M_AXI_GMEM_A_ARUSER_WIDTH),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (C_M_AXI_GMEM_A_AWUSER_WIDTH),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (C_M_AXI_GMEM_A_BUSER_WIDTH),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (C_M_AXI_GMEM_A_CACHE_VALUE),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (C_M_AXI_GMEM_A_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ID_WIDTH     (C_M_AXI_GMEM_A_ID_WIDTH),
    .C_M_AXI_GMEM_A_PROT_VALUE   (C_M_AXI_GMEM_A_PROT_VALUE),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (C_M_AXI_GMEM_A_RUSER_WIDTH),
    .C_M_AXI_GMEM_A_USER_VALUE   (C_M_AXI_GMEM_A_USER_VALUE),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (C_M_AXI_GMEM_A_WSTRB_WIDTH),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (C_M_AXI_GMEM_A_WUSER_WIDTH),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (C_M_AXI_GMEM_B_ADDR_WIDTH),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (C_M_AXI_GMEM_B_ARUSER_WIDTH),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (C_M_AXI_GMEM_B_AWUSER_WIDTH),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (C_M_AXI_GMEM_B_BUSER_WIDTH),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (C_M_AXI_GMEM_B_CACHE_VALUE),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (C_M_AXI_GMEM_B_DATA_WIDTH),
    .C_M_AXI_GMEM_B_ID_WIDTH     (C_M_AXI_GMEM_B_ID_WIDTH),
    .C_M_AXI_GMEM_B_PROT_VALUE   (C_M_AXI_GMEM_B_PROT_VALUE),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (C_M_AXI_GMEM_B_RUSER_WIDTH),
    .C_M_AXI_GMEM_B_USER_VALUE   (C_M_AXI_GMEM_B_USER_VALUE),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (C_M_AXI_GMEM_B_WSTRB_WIDTH),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (C_M_AXI_GMEM_B_WUSER_WIDTH),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (C_M_AXI_GMEM_C_ADDR_WIDTH),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (C_M_AXI_GMEM_C_ARUSER_WIDTH),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (C_M_AXI_GMEM_C_AWUSER_WIDTH),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (C_M_AXI_GMEM_C_BUSER_WIDTH),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (C_M_AXI_GMEM_C_CACHE_VALUE),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (C_M_AXI_GMEM_C_DATA_WIDTH),
    .C_M_AXI_GMEM_C_ID_WIDTH     (C_M_AXI_GMEM_C_ID_WIDTH),
    .C_M_AXI_GMEM_C_PROT_VALUE   (C_M_AXI_GMEM_C_PROT_VALUE),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (C_M_AXI_GMEM_C_RUSER_WIDTH),
    .C_M_AXI_GMEM_C_USER_VALUE   (C_M_AXI_GMEM_C_USER_VALUE),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (C_M_AXI_GMEM_C_WSTRB_WIDTH),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (C_M_AXI_GMEM_C_WUSER_WIDTH),
    .C_M_AXI_WSTRB_WIDTH         (C_M_AXI_WSTRB_WIDTH),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (C_S_AXI_CONTROL_ADDR_WIDTH),
    .C_S_AXI_CONTROL_DATA_WIDTH  (C_S_AXI_CONTROL_DATA_WIDTH),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (C_S_AXI_CONTROL_WSTRB_WIDTH),
    .C_S_AXI_DATA_WIDTH          (C_S_AXI_DATA_WIDTH),
    .C_S_AXI_WSTRB_WIDTH         (C_S_AXI_WSTRB_WIDTH)
) __rs_kernel3_aux_split_aux_77__inst (
    .C_drain_IO_L1_out_39_U0_fifo_C_C_IO_L1_out_1_9133_num_data_valid (C_drain_IO_L1_out_39_U0_fifo_C_C_IO_L1_out_1_9133_num_data_valid),
    .C_drain_IO_L1_out_39_U0_fifo_C_drain_C_IO_L1_out_1_9133_fifo_cap (C_drain_IO_L1_out_39_U0_fifo_C_drain_C_IO_L1_out_1_9133_fifo_cap),
    .C_drain_IO_L1_out_40_U0_fifo_C_C_IO_L1_out_1_9133_num_data_valid (C_drain_IO_L1_out_40_U0_fifo_C_C_IO_L1_out_1_9133_num_data_valid),
    .C_drain_IO_L1_out_40_U0_fifo_C_drain_C_IO_L1_out_1_9133_fifo_cap (C_drain_IO_L1_out_40_U0_fifo_C_drain_C_IO_L1_out_1_9133_fifo_cap),
    .fifo_C_drain_C_drain_IO_L1_out_1_9_U_if_fifo_cap                 (fifo_C_drain_C_drain_IO_L1_out_1_9_U_if_fifo_cap),
    .fifo_C_drain_C_drain_IO_L1_out_1_9_U_if_num_data_valid           (fifo_C_drain_C_drain_IO_L1_out_1_9_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_78 #(
    .C_M_AXI_DATA_WIDTH          (C_M_AXI_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (C_M_AXI_GMEM_A_ADDR_WIDTH),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (C_M_AXI_GMEM_A_ARUSER_WIDTH),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (C_M_AXI_GMEM_A_AWUSER_WIDTH),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (C_M_AXI_GMEM_A_BUSER_WIDTH),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (C_M_AXI_GMEM_A_CACHE_VALUE),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (C_M_AXI_GMEM_A_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ID_WIDTH     (C_M_AXI_GMEM_A_ID_WIDTH),
    .C_M_AXI_GMEM_A_PROT_VALUE   (C_M_AXI_GMEM_A_PROT_VALUE),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (C_M_AXI_GMEM_A_RUSER_WIDTH),
    .C_M_AXI_GMEM_A_USER_VALUE   (C_M_AXI_GMEM_A_USER_VALUE),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (C_M_AXI_GMEM_A_WSTRB_WIDTH),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (C_M_AXI_GMEM_A_WUSER_WIDTH),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (C_M_AXI_GMEM_B_ADDR_WIDTH),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (C_M_AXI_GMEM_B_ARUSER_WIDTH),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (C_M_AXI_GMEM_B_AWUSER_WIDTH),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (C_M_AXI_GMEM_B_BUSER_WIDTH),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (C_M_AXI_GMEM_B_CACHE_VALUE),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (C_M_AXI_GMEM_B_DATA_WIDTH),
    .C_M_AXI_GMEM_B_ID_WIDTH     (C_M_AXI_GMEM_B_ID_WIDTH),
    .C_M_AXI_GMEM_B_PROT_VALUE   (C_M_AXI_GMEM_B_PROT_VALUE),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (C_M_AXI_GMEM_B_RUSER_WIDTH),
    .C_M_AXI_GMEM_B_USER_VALUE   (C_M_AXI_GMEM_B_USER_VALUE),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (C_M_AXI_GMEM_B_WSTRB_WIDTH),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (C_M_AXI_GMEM_B_WUSER_WIDTH),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (C_M_AXI_GMEM_C_ADDR_WIDTH),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (C_M_AXI_GMEM_C_ARUSER_WIDTH),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (C_M_AXI_GMEM_C_AWUSER_WIDTH),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (C_M_AXI_GMEM_C_BUSER_WIDTH),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (C_M_AXI_GMEM_C_CACHE_VALUE),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (C_M_AXI_GMEM_C_DATA_WIDTH),
    .C_M_AXI_GMEM_C_ID_WIDTH     (C_M_AXI_GMEM_C_ID_WIDTH),
    .C_M_AXI_GMEM_C_PROT_VALUE   (C_M_AXI_GMEM_C_PROT_VALUE),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (C_M_AXI_GMEM_C_RUSER_WIDTH),
    .C_M_AXI_GMEM_C_USER_VALUE   (C_M_AXI_GMEM_C_USER_VALUE),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (C_M_AXI_GMEM_C_WSTRB_WIDTH),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (C_M_AXI_GMEM_C_WUSER_WIDTH),
    .C_M_AXI_WSTRB_WIDTH         (C_M_AXI_WSTRB_WIDTH),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (C_S_AXI_CONTROL_ADDR_WIDTH),
    .C_S_AXI_CONTROL_DATA_WIDTH  (C_S_AXI_CONTROL_DATA_WIDTH),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (C_S_AXI_CONTROL_WSTRB_WIDTH),
    .C_S_AXI_DATA_WIDTH          (C_S_AXI_DATA_WIDTH),
    .C_S_AXI_WSTRB_WIDTH         (C_S_AXI_WSTRB_WIDTH)
) __rs_kernel3_aux_split_aux_78__inst (
    .C_drain_IO_L1_out_39_U0_fifo_C_drain_PE_9_1107_fifo_cap       (C_drain_IO_L1_out_39_U0_fifo_C_drain_PE_9_1107_fifo_cap),
    .C_drain_IO_L1_out_39_U0_fifo_C_drain_PE_9_1107_num_data_valid (C_drain_IO_L1_out_39_U0_fifo_C_drain_PE_9_1107_num_data_valid),
    .PE_wrapper_9_1_U0_fifo_C_drain_PE_9_1107_fifo_cap             (PE_wrapper_9_1_U0_fifo_C_drain_PE_9_1107_fifo_cap),
    .PE_wrapper_9_1_U0_fifo_C_drain_PE_9_1107_num_data_valid       (PE_wrapper_9_1_U0_fifo_C_drain_PE_9_1107_num_data_valid),
    .fifo_C_drain_PE_9_1_U_if_fifo_cap                             (fifo_C_drain_PE_9_1_U_if_fifo_cap),
    .fifo_C_drain_PE_9_1_U_if_num_data_valid                       (fifo_C_drain_PE_9_1_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_79 #(
    .C_M_AXI_DATA_WIDTH          (C_M_AXI_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (C_M_AXI_GMEM_A_ADDR_WIDTH),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (C_M_AXI_GMEM_A_ARUSER_WIDTH),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (C_M_AXI_GMEM_A_AWUSER_WIDTH),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (C_M_AXI_GMEM_A_BUSER_WIDTH),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (C_M_AXI_GMEM_A_CACHE_VALUE),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (C_M_AXI_GMEM_A_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ID_WIDTH     (C_M_AXI_GMEM_A_ID_WIDTH),
    .C_M_AXI_GMEM_A_PROT_VALUE   (C_M_AXI_GMEM_A_PROT_VALUE),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (C_M_AXI_GMEM_A_RUSER_WIDTH),
    .C_M_AXI_GMEM_A_USER_VALUE   (C_M_AXI_GMEM_A_USER_VALUE),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (C_M_AXI_GMEM_A_WSTRB_WIDTH),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (C_M_AXI_GMEM_A_WUSER_WIDTH),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (C_M_AXI_GMEM_B_ADDR_WIDTH),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (C_M_AXI_GMEM_B_ARUSER_WIDTH),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (C_M_AXI_GMEM_B_AWUSER_WIDTH),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (C_M_AXI_GMEM_B_BUSER_WIDTH),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (C_M_AXI_GMEM_B_CACHE_VALUE),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (C_M_AXI_GMEM_B_DATA_WIDTH),
    .C_M_AXI_GMEM_B_ID_WIDTH     (C_M_AXI_GMEM_B_ID_WIDTH),
    .C_M_AXI_GMEM_B_PROT_VALUE   (C_M_AXI_GMEM_B_PROT_VALUE),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (C_M_AXI_GMEM_B_RUSER_WIDTH),
    .C_M_AXI_GMEM_B_USER_VALUE   (C_M_AXI_GMEM_B_USER_VALUE),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (C_M_AXI_GMEM_B_WSTRB_WIDTH),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (C_M_AXI_GMEM_B_WUSER_WIDTH),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (C_M_AXI_GMEM_C_ADDR_WIDTH),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (C_M_AXI_GMEM_C_ARUSER_WIDTH),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (C_M_AXI_GMEM_C_AWUSER_WIDTH),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (C_M_AXI_GMEM_C_BUSER_WIDTH),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (C_M_AXI_GMEM_C_CACHE_VALUE),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (C_M_AXI_GMEM_C_DATA_WIDTH),
    .C_M_AXI_GMEM_C_ID_WIDTH     (C_M_AXI_GMEM_C_ID_WIDTH),
    .C_M_AXI_GMEM_C_PROT_VALUE   (C_M_AXI_GMEM_C_PROT_VALUE),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (C_M_AXI_GMEM_C_RUSER_WIDTH),
    .C_M_AXI_GMEM_C_USER_VALUE   (C_M_AXI_GMEM_C_USER_VALUE),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (C_M_AXI_GMEM_C_WSTRB_WIDTH),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (C_M_AXI_GMEM_C_WUSER_WIDTH),
    .C_M_AXI_WSTRB_WIDTH         (C_M_AXI_WSTRB_WIDTH),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (C_S_AXI_CONTROL_ADDR_WIDTH),
    .C_S_AXI_CONTROL_DATA_WIDTH  (C_S_AXI_CONTROL_DATA_WIDTH),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (C_S_AXI_CONTROL_WSTRB_WIDTH),
    .C_S_AXI_DATA_WIDTH          (C_S_AXI_DATA_WIDTH),
    .C_S_AXI_WSTRB_WIDTH         (C_S_AXI_WSTRB_WIDTH)
) __rs_kernel3_aux_split_aux_79__inst (
    .C_drain_IO_L1_out_40_U0_fifo_C_C_IO_L1_out_1_8132_num_data_valid (C_drain_IO_L1_out_40_U0_fifo_C_C_IO_L1_out_1_8132_num_data_valid),
    .C_drain_IO_L1_out_40_U0_fifo_C_drain_C_IO_L1_out_1_8132_fifo_cap (C_drain_IO_L1_out_40_U0_fifo_C_drain_C_IO_L1_out_1_8132_fifo_cap),
    .C_drain_IO_L1_out_41_U0_fifo_C_C_IO_L1_out_1_8132_num_data_valid (C_drain_IO_L1_out_41_U0_fifo_C_C_IO_L1_out_1_8132_num_data_valid),
    .C_drain_IO_L1_out_41_U0_fifo_C_drain_C_IO_L1_out_1_8132_fifo_cap (C_drain_IO_L1_out_41_U0_fifo_C_drain_C_IO_L1_out_1_8132_fifo_cap),
    .fifo_C_drain_C_drain_IO_L1_out_1_8_U_if_fifo_cap                 (fifo_C_drain_C_drain_IO_L1_out_1_8_U_if_fifo_cap),
    .fifo_C_drain_C_drain_IO_L1_out_1_8_U_if_num_data_valid           (fifo_C_drain_C_drain_IO_L1_out_1_8_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_7 #(
    .C_M_AXI_DATA_WIDTH          (C_M_AXI_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (C_M_AXI_GMEM_A_ADDR_WIDTH),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (C_M_AXI_GMEM_A_ARUSER_WIDTH),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (C_M_AXI_GMEM_A_AWUSER_WIDTH),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (C_M_AXI_GMEM_A_BUSER_WIDTH),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (C_M_AXI_GMEM_A_CACHE_VALUE),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (C_M_AXI_GMEM_A_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ID_WIDTH     (C_M_AXI_GMEM_A_ID_WIDTH),
    .C_M_AXI_GMEM_A_PROT_VALUE   (C_M_AXI_GMEM_A_PROT_VALUE),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (C_M_AXI_GMEM_A_RUSER_WIDTH),
    .C_M_AXI_GMEM_A_USER_VALUE   (C_M_AXI_GMEM_A_USER_VALUE),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (C_M_AXI_GMEM_A_WSTRB_WIDTH),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (C_M_AXI_GMEM_A_WUSER_WIDTH),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (C_M_AXI_GMEM_B_ADDR_WIDTH),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (C_M_AXI_GMEM_B_ARUSER_WIDTH),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (C_M_AXI_GMEM_B_AWUSER_WIDTH),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (C_M_AXI_GMEM_B_BUSER_WIDTH),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (C_M_AXI_GMEM_B_CACHE_VALUE),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (C_M_AXI_GMEM_B_DATA_WIDTH),
    .C_M_AXI_GMEM_B_ID_WIDTH     (C_M_AXI_GMEM_B_ID_WIDTH),
    .C_M_AXI_GMEM_B_PROT_VALUE   (C_M_AXI_GMEM_B_PROT_VALUE),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (C_M_AXI_GMEM_B_RUSER_WIDTH),
    .C_M_AXI_GMEM_B_USER_VALUE   (C_M_AXI_GMEM_B_USER_VALUE),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (C_M_AXI_GMEM_B_WSTRB_WIDTH),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (C_M_AXI_GMEM_B_WUSER_WIDTH),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (C_M_AXI_GMEM_C_ADDR_WIDTH),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (C_M_AXI_GMEM_C_ARUSER_WIDTH),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (C_M_AXI_GMEM_C_AWUSER_WIDTH),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (C_M_AXI_GMEM_C_BUSER_WIDTH),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (C_M_AXI_GMEM_C_CACHE_VALUE),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (C_M_AXI_GMEM_C_DATA_WIDTH),
    .C_M_AXI_GMEM_C_ID_WIDTH     (C_M_AXI_GMEM_C_ID_WIDTH),
    .C_M_AXI_GMEM_C_PROT_VALUE   (C_M_AXI_GMEM_C_PROT_VALUE),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (C_M_AXI_GMEM_C_RUSER_WIDTH),
    .C_M_AXI_GMEM_C_USER_VALUE   (C_M_AXI_GMEM_C_USER_VALUE),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (C_M_AXI_GMEM_C_WSTRB_WIDTH),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (C_M_AXI_GMEM_C_WUSER_WIDTH),
    .C_M_AXI_WSTRB_WIDTH         (C_M_AXI_WSTRB_WIDTH),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (C_S_AXI_CONTROL_ADDR_WIDTH),
    .C_S_AXI_CONTROL_DATA_WIDTH  (C_S_AXI_CONTROL_DATA_WIDTH),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (C_S_AXI_CONTROL_WSTRB_WIDTH),
    .C_S_AXI_DATA_WIDTH          (C_S_AXI_DATA_WIDTH),
    .C_S_AXI_WSTRB_WIDTH         (C_S_AXI_WSTRB_WIDTH)
) __rs_kernel3_aux_split_aux_7__inst (
    .A_IO_L2_in_1_U0_fifo_A_A_IO_L2_in_14_fifo_cap       (A_IO_L2_in_1_U0_fifo_A_A_IO_L2_in_14_fifo_cap),
    .A_IO_L2_in_1_U0_fifo_A_A_IO_L2_in_14_num_data_valid (A_IO_L2_in_1_U0_fifo_A_A_IO_L2_in_14_num_data_valid),
    .A_IO_L2_in_U0_fifo_A_A_IO_L2_in_14_fifo_cap         (A_IO_L2_in_U0_fifo_A_A_IO_L2_in_14_fifo_cap),
    .A_IO_L2_in_U0_fifo_A_A_IO_L2_in_14_num_data_valid   (A_IO_L2_in_U0_fifo_A_A_IO_L2_in_14_num_data_valid),
    .fifo_A_A_IO_L2_in_1_U_if_fifo_cap                   (fifo_A_A_IO_L2_in_1_U_if_fifo_cap),
    .fifo_A_A_IO_L2_in_1_U_if_num_data_valid             (fifo_A_A_IO_L2_in_1_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_80 #(
    .C_M_AXI_DATA_WIDTH          (C_M_AXI_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (C_M_AXI_GMEM_A_ADDR_WIDTH),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (C_M_AXI_GMEM_A_ARUSER_WIDTH),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (C_M_AXI_GMEM_A_AWUSER_WIDTH),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (C_M_AXI_GMEM_A_BUSER_WIDTH),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (C_M_AXI_GMEM_A_CACHE_VALUE),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (C_M_AXI_GMEM_A_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ID_WIDTH     (C_M_AXI_GMEM_A_ID_WIDTH),
    .C_M_AXI_GMEM_A_PROT_VALUE   (C_M_AXI_GMEM_A_PROT_VALUE),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (C_M_AXI_GMEM_A_RUSER_WIDTH),
    .C_M_AXI_GMEM_A_USER_VALUE   (C_M_AXI_GMEM_A_USER_VALUE),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (C_M_AXI_GMEM_A_WSTRB_WIDTH),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (C_M_AXI_GMEM_A_WUSER_WIDTH),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (C_M_AXI_GMEM_B_ADDR_WIDTH),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (C_M_AXI_GMEM_B_ARUSER_WIDTH),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (C_M_AXI_GMEM_B_AWUSER_WIDTH),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (C_M_AXI_GMEM_B_BUSER_WIDTH),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (C_M_AXI_GMEM_B_CACHE_VALUE),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (C_M_AXI_GMEM_B_DATA_WIDTH),
    .C_M_AXI_GMEM_B_ID_WIDTH     (C_M_AXI_GMEM_B_ID_WIDTH),
    .C_M_AXI_GMEM_B_PROT_VALUE   (C_M_AXI_GMEM_B_PROT_VALUE),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (C_M_AXI_GMEM_B_RUSER_WIDTH),
    .C_M_AXI_GMEM_B_USER_VALUE   (C_M_AXI_GMEM_B_USER_VALUE),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (C_M_AXI_GMEM_B_WSTRB_WIDTH),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (C_M_AXI_GMEM_B_WUSER_WIDTH),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (C_M_AXI_GMEM_C_ADDR_WIDTH),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (C_M_AXI_GMEM_C_ARUSER_WIDTH),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (C_M_AXI_GMEM_C_AWUSER_WIDTH),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (C_M_AXI_GMEM_C_BUSER_WIDTH),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (C_M_AXI_GMEM_C_CACHE_VALUE),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (C_M_AXI_GMEM_C_DATA_WIDTH),
    .C_M_AXI_GMEM_C_ID_WIDTH     (C_M_AXI_GMEM_C_ID_WIDTH),
    .C_M_AXI_GMEM_C_PROT_VALUE   (C_M_AXI_GMEM_C_PROT_VALUE),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (C_M_AXI_GMEM_C_RUSER_WIDTH),
    .C_M_AXI_GMEM_C_USER_VALUE   (C_M_AXI_GMEM_C_USER_VALUE),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (C_M_AXI_GMEM_C_WSTRB_WIDTH),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (C_M_AXI_GMEM_C_WUSER_WIDTH),
    .C_M_AXI_WSTRB_WIDTH         (C_M_AXI_WSTRB_WIDTH),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (C_S_AXI_CONTROL_ADDR_WIDTH),
    .C_S_AXI_CONTROL_DATA_WIDTH  (C_S_AXI_CONTROL_DATA_WIDTH),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (C_S_AXI_CONTROL_WSTRB_WIDTH),
    .C_S_AXI_DATA_WIDTH          (C_S_AXI_DATA_WIDTH),
    .C_S_AXI_WSTRB_WIDTH         (C_S_AXI_WSTRB_WIDTH)
) __rs_kernel3_aux_split_aux_80__inst (
    .C_drain_IO_L1_out_40_U0_fifo_C_drain_PE_8_1106_fifo_cap       (C_drain_IO_L1_out_40_U0_fifo_C_drain_PE_8_1106_fifo_cap),
    .C_drain_IO_L1_out_40_U0_fifo_C_drain_PE_8_1106_num_data_valid (C_drain_IO_L1_out_40_U0_fifo_C_drain_PE_8_1106_num_data_valid),
    .PE_wrapper_8_1_U0_fifo_C_drain_PE_8_1106_fifo_cap             (PE_wrapper_8_1_U0_fifo_C_drain_PE_8_1106_fifo_cap),
    .PE_wrapper_8_1_U0_fifo_C_drain_PE_8_1106_num_data_valid       (PE_wrapper_8_1_U0_fifo_C_drain_PE_8_1106_num_data_valid),
    .fifo_C_drain_PE_8_1_U_if_fifo_cap                             (fifo_C_drain_PE_8_1_U_if_fifo_cap),
    .fifo_C_drain_PE_8_1_U_if_num_data_valid                       (fifo_C_drain_PE_8_1_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_81 #(
    .C_M_AXI_DATA_WIDTH          (C_M_AXI_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (C_M_AXI_GMEM_A_ADDR_WIDTH),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (C_M_AXI_GMEM_A_ARUSER_WIDTH),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (C_M_AXI_GMEM_A_AWUSER_WIDTH),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (C_M_AXI_GMEM_A_BUSER_WIDTH),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (C_M_AXI_GMEM_A_CACHE_VALUE),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (C_M_AXI_GMEM_A_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ID_WIDTH     (C_M_AXI_GMEM_A_ID_WIDTH),
    .C_M_AXI_GMEM_A_PROT_VALUE   (C_M_AXI_GMEM_A_PROT_VALUE),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (C_M_AXI_GMEM_A_RUSER_WIDTH),
    .C_M_AXI_GMEM_A_USER_VALUE   (C_M_AXI_GMEM_A_USER_VALUE),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (C_M_AXI_GMEM_A_WSTRB_WIDTH),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (C_M_AXI_GMEM_A_WUSER_WIDTH),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (C_M_AXI_GMEM_B_ADDR_WIDTH),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (C_M_AXI_GMEM_B_ARUSER_WIDTH),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (C_M_AXI_GMEM_B_AWUSER_WIDTH),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (C_M_AXI_GMEM_B_BUSER_WIDTH),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (C_M_AXI_GMEM_B_CACHE_VALUE),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (C_M_AXI_GMEM_B_DATA_WIDTH),
    .C_M_AXI_GMEM_B_ID_WIDTH     (C_M_AXI_GMEM_B_ID_WIDTH),
    .C_M_AXI_GMEM_B_PROT_VALUE   (C_M_AXI_GMEM_B_PROT_VALUE),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (C_M_AXI_GMEM_B_RUSER_WIDTH),
    .C_M_AXI_GMEM_B_USER_VALUE   (C_M_AXI_GMEM_B_USER_VALUE),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (C_M_AXI_GMEM_B_WSTRB_WIDTH),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (C_M_AXI_GMEM_B_WUSER_WIDTH),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (C_M_AXI_GMEM_C_ADDR_WIDTH),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (C_M_AXI_GMEM_C_ARUSER_WIDTH),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (C_M_AXI_GMEM_C_AWUSER_WIDTH),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (C_M_AXI_GMEM_C_BUSER_WIDTH),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (C_M_AXI_GMEM_C_CACHE_VALUE),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (C_M_AXI_GMEM_C_DATA_WIDTH),
    .C_M_AXI_GMEM_C_ID_WIDTH     (C_M_AXI_GMEM_C_ID_WIDTH),
    .C_M_AXI_GMEM_C_PROT_VALUE   (C_M_AXI_GMEM_C_PROT_VALUE),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (C_M_AXI_GMEM_C_RUSER_WIDTH),
    .C_M_AXI_GMEM_C_USER_VALUE   (C_M_AXI_GMEM_C_USER_VALUE),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (C_M_AXI_GMEM_C_WSTRB_WIDTH),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (C_M_AXI_GMEM_C_WUSER_WIDTH),
    .C_M_AXI_WSTRB_WIDTH         (C_M_AXI_WSTRB_WIDTH),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (C_S_AXI_CONTROL_ADDR_WIDTH),
    .C_S_AXI_CONTROL_DATA_WIDTH  (C_S_AXI_CONTROL_DATA_WIDTH),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (C_S_AXI_CONTROL_WSTRB_WIDTH),
    .C_S_AXI_DATA_WIDTH          (C_S_AXI_DATA_WIDTH),
    .C_S_AXI_WSTRB_WIDTH         (C_S_AXI_WSTRB_WIDTH)
) __rs_kernel3_aux_split_aux_81__inst (
    .C_drain_IO_L1_out_41_U0_fifo_C_C_IO_L1_out_1_7131_num_data_valid (C_drain_IO_L1_out_41_U0_fifo_C_C_IO_L1_out_1_7131_num_data_valid),
    .C_drain_IO_L1_out_41_U0_fifo_C_drain_C_IO_L1_out_1_7131_fifo_cap (C_drain_IO_L1_out_41_U0_fifo_C_drain_C_IO_L1_out_1_7131_fifo_cap),
    .C_drain_IO_L1_out_42_U0_fifo_C_C_IO_L1_out_1_7131_num_data_valid (C_drain_IO_L1_out_42_U0_fifo_C_C_IO_L1_out_1_7131_num_data_valid),
    .C_drain_IO_L1_out_42_U0_fifo_C_drain_C_IO_L1_out_1_7131_fifo_cap (C_drain_IO_L1_out_42_U0_fifo_C_drain_C_IO_L1_out_1_7131_fifo_cap),
    .fifo_C_drain_C_drain_IO_L1_out_1_7_U_if_fifo_cap                 (fifo_C_drain_C_drain_IO_L1_out_1_7_U_if_fifo_cap),
    .fifo_C_drain_C_drain_IO_L1_out_1_7_U_if_num_data_valid           (fifo_C_drain_C_drain_IO_L1_out_1_7_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_82 #(
    .C_M_AXI_DATA_WIDTH          (C_M_AXI_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (C_M_AXI_GMEM_A_ADDR_WIDTH),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (C_M_AXI_GMEM_A_ARUSER_WIDTH),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (C_M_AXI_GMEM_A_AWUSER_WIDTH),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (C_M_AXI_GMEM_A_BUSER_WIDTH),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (C_M_AXI_GMEM_A_CACHE_VALUE),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (C_M_AXI_GMEM_A_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ID_WIDTH     (C_M_AXI_GMEM_A_ID_WIDTH),
    .C_M_AXI_GMEM_A_PROT_VALUE   (C_M_AXI_GMEM_A_PROT_VALUE),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (C_M_AXI_GMEM_A_RUSER_WIDTH),
    .C_M_AXI_GMEM_A_USER_VALUE   (C_M_AXI_GMEM_A_USER_VALUE),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (C_M_AXI_GMEM_A_WSTRB_WIDTH),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (C_M_AXI_GMEM_A_WUSER_WIDTH),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (C_M_AXI_GMEM_B_ADDR_WIDTH),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (C_M_AXI_GMEM_B_ARUSER_WIDTH),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (C_M_AXI_GMEM_B_AWUSER_WIDTH),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (C_M_AXI_GMEM_B_BUSER_WIDTH),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (C_M_AXI_GMEM_B_CACHE_VALUE),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (C_M_AXI_GMEM_B_DATA_WIDTH),
    .C_M_AXI_GMEM_B_ID_WIDTH     (C_M_AXI_GMEM_B_ID_WIDTH),
    .C_M_AXI_GMEM_B_PROT_VALUE   (C_M_AXI_GMEM_B_PROT_VALUE),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (C_M_AXI_GMEM_B_RUSER_WIDTH),
    .C_M_AXI_GMEM_B_USER_VALUE   (C_M_AXI_GMEM_B_USER_VALUE),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (C_M_AXI_GMEM_B_WSTRB_WIDTH),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (C_M_AXI_GMEM_B_WUSER_WIDTH),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (C_M_AXI_GMEM_C_ADDR_WIDTH),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (C_M_AXI_GMEM_C_ARUSER_WIDTH),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (C_M_AXI_GMEM_C_AWUSER_WIDTH),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (C_M_AXI_GMEM_C_BUSER_WIDTH),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (C_M_AXI_GMEM_C_CACHE_VALUE),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (C_M_AXI_GMEM_C_DATA_WIDTH),
    .C_M_AXI_GMEM_C_ID_WIDTH     (C_M_AXI_GMEM_C_ID_WIDTH),
    .C_M_AXI_GMEM_C_PROT_VALUE   (C_M_AXI_GMEM_C_PROT_VALUE),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (C_M_AXI_GMEM_C_RUSER_WIDTH),
    .C_M_AXI_GMEM_C_USER_VALUE   (C_M_AXI_GMEM_C_USER_VALUE),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (C_M_AXI_GMEM_C_WSTRB_WIDTH),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (C_M_AXI_GMEM_C_WUSER_WIDTH),
    .C_M_AXI_WSTRB_WIDTH         (C_M_AXI_WSTRB_WIDTH),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (C_S_AXI_CONTROL_ADDR_WIDTH),
    .C_S_AXI_CONTROL_DATA_WIDTH  (C_S_AXI_CONTROL_DATA_WIDTH),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (C_S_AXI_CONTROL_WSTRB_WIDTH),
    .C_S_AXI_DATA_WIDTH          (C_S_AXI_DATA_WIDTH),
    .C_S_AXI_WSTRB_WIDTH         (C_S_AXI_WSTRB_WIDTH)
) __rs_kernel3_aux_split_aux_82__inst (
    .C_drain_IO_L1_out_41_U0_fifo_C_drain_PE_7_1105_fifo_cap       (C_drain_IO_L1_out_41_U0_fifo_C_drain_PE_7_1105_fifo_cap),
    .C_drain_IO_L1_out_41_U0_fifo_C_drain_PE_7_1105_num_data_valid (C_drain_IO_L1_out_41_U0_fifo_C_drain_PE_7_1105_num_data_valid),
    .PE_wrapper_7_1_U0_fifo_C_drain_PE_7_1105_fifo_cap             (PE_wrapper_7_1_U0_fifo_C_drain_PE_7_1105_fifo_cap),
    .PE_wrapper_7_1_U0_fifo_C_drain_PE_7_1105_num_data_valid       (PE_wrapper_7_1_U0_fifo_C_drain_PE_7_1105_num_data_valid),
    .fifo_C_drain_PE_7_1_U_if_fifo_cap                             (fifo_C_drain_PE_7_1_U_if_fifo_cap),
    .fifo_C_drain_PE_7_1_U_if_num_data_valid                       (fifo_C_drain_PE_7_1_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_83 #(
    .C_M_AXI_DATA_WIDTH          (C_M_AXI_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (C_M_AXI_GMEM_A_ADDR_WIDTH),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (C_M_AXI_GMEM_A_ARUSER_WIDTH),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (C_M_AXI_GMEM_A_AWUSER_WIDTH),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (C_M_AXI_GMEM_A_BUSER_WIDTH),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (C_M_AXI_GMEM_A_CACHE_VALUE),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (C_M_AXI_GMEM_A_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ID_WIDTH     (C_M_AXI_GMEM_A_ID_WIDTH),
    .C_M_AXI_GMEM_A_PROT_VALUE   (C_M_AXI_GMEM_A_PROT_VALUE),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (C_M_AXI_GMEM_A_RUSER_WIDTH),
    .C_M_AXI_GMEM_A_USER_VALUE   (C_M_AXI_GMEM_A_USER_VALUE),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (C_M_AXI_GMEM_A_WSTRB_WIDTH),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (C_M_AXI_GMEM_A_WUSER_WIDTH),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (C_M_AXI_GMEM_B_ADDR_WIDTH),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (C_M_AXI_GMEM_B_ARUSER_WIDTH),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (C_M_AXI_GMEM_B_AWUSER_WIDTH),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (C_M_AXI_GMEM_B_BUSER_WIDTH),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (C_M_AXI_GMEM_B_CACHE_VALUE),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (C_M_AXI_GMEM_B_DATA_WIDTH),
    .C_M_AXI_GMEM_B_ID_WIDTH     (C_M_AXI_GMEM_B_ID_WIDTH),
    .C_M_AXI_GMEM_B_PROT_VALUE   (C_M_AXI_GMEM_B_PROT_VALUE),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (C_M_AXI_GMEM_B_RUSER_WIDTH),
    .C_M_AXI_GMEM_B_USER_VALUE   (C_M_AXI_GMEM_B_USER_VALUE),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (C_M_AXI_GMEM_B_WSTRB_WIDTH),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (C_M_AXI_GMEM_B_WUSER_WIDTH),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (C_M_AXI_GMEM_C_ADDR_WIDTH),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (C_M_AXI_GMEM_C_ARUSER_WIDTH),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (C_M_AXI_GMEM_C_AWUSER_WIDTH),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (C_M_AXI_GMEM_C_BUSER_WIDTH),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (C_M_AXI_GMEM_C_CACHE_VALUE),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (C_M_AXI_GMEM_C_DATA_WIDTH),
    .C_M_AXI_GMEM_C_ID_WIDTH     (C_M_AXI_GMEM_C_ID_WIDTH),
    .C_M_AXI_GMEM_C_PROT_VALUE   (C_M_AXI_GMEM_C_PROT_VALUE),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (C_M_AXI_GMEM_C_RUSER_WIDTH),
    .C_M_AXI_GMEM_C_USER_VALUE   (C_M_AXI_GMEM_C_USER_VALUE),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (C_M_AXI_GMEM_C_WSTRB_WIDTH),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (C_M_AXI_GMEM_C_WUSER_WIDTH),
    .C_M_AXI_WSTRB_WIDTH         (C_M_AXI_WSTRB_WIDTH),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (C_S_AXI_CONTROL_ADDR_WIDTH),
    .C_S_AXI_CONTROL_DATA_WIDTH  (C_S_AXI_CONTROL_DATA_WIDTH),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (C_S_AXI_CONTROL_WSTRB_WIDTH),
    .C_S_AXI_DATA_WIDTH          (C_S_AXI_DATA_WIDTH),
    .C_S_AXI_WSTRB_WIDTH         (C_S_AXI_WSTRB_WIDTH)
) __rs_kernel3_aux_split_aux_83__inst (
    .C_drain_IO_L1_out_42_U0_fifo_C_C_IO_L1_out_1_6130_num_data_valid (C_drain_IO_L1_out_42_U0_fifo_C_C_IO_L1_out_1_6130_num_data_valid),
    .C_drain_IO_L1_out_42_U0_fifo_C_drain_C_IO_L1_out_1_6130_fifo_cap (C_drain_IO_L1_out_42_U0_fifo_C_drain_C_IO_L1_out_1_6130_fifo_cap),
    .C_drain_IO_L1_out_43_U0_fifo_C_C_IO_L1_out_1_6130_num_data_valid (C_drain_IO_L1_out_43_U0_fifo_C_C_IO_L1_out_1_6130_num_data_valid),
    .C_drain_IO_L1_out_43_U0_fifo_C_drain_C_IO_L1_out_1_6130_fifo_cap (C_drain_IO_L1_out_43_U0_fifo_C_drain_C_IO_L1_out_1_6130_fifo_cap),
    .fifo_C_drain_C_drain_IO_L1_out_1_6_U_if_fifo_cap                 (fifo_C_drain_C_drain_IO_L1_out_1_6_U_if_fifo_cap),
    .fifo_C_drain_C_drain_IO_L1_out_1_6_U_if_num_data_valid           (fifo_C_drain_C_drain_IO_L1_out_1_6_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_84 #(
    .C_M_AXI_DATA_WIDTH          (C_M_AXI_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (C_M_AXI_GMEM_A_ADDR_WIDTH),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (C_M_AXI_GMEM_A_ARUSER_WIDTH),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (C_M_AXI_GMEM_A_AWUSER_WIDTH),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (C_M_AXI_GMEM_A_BUSER_WIDTH),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (C_M_AXI_GMEM_A_CACHE_VALUE),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (C_M_AXI_GMEM_A_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ID_WIDTH     (C_M_AXI_GMEM_A_ID_WIDTH),
    .C_M_AXI_GMEM_A_PROT_VALUE   (C_M_AXI_GMEM_A_PROT_VALUE),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (C_M_AXI_GMEM_A_RUSER_WIDTH),
    .C_M_AXI_GMEM_A_USER_VALUE   (C_M_AXI_GMEM_A_USER_VALUE),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (C_M_AXI_GMEM_A_WSTRB_WIDTH),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (C_M_AXI_GMEM_A_WUSER_WIDTH),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (C_M_AXI_GMEM_B_ADDR_WIDTH),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (C_M_AXI_GMEM_B_ARUSER_WIDTH),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (C_M_AXI_GMEM_B_AWUSER_WIDTH),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (C_M_AXI_GMEM_B_BUSER_WIDTH),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (C_M_AXI_GMEM_B_CACHE_VALUE),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (C_M_AXI_GMEM_B_DATA_WIDTH),
    .C_M_AXI_GMEM_B_ID_WIDTH     (C_M_AXI_GMEM_B_ID_WIDTH),
    .C_M_AXI_GMEM_B_PROT_VALUE   (C_M_AXI_GMEM_B_PROT_VALUE),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (C_M_AXI_GMEM_B_RUSER_WIDTH),
    .C_M_AXI_GMEM_B_USER_VALUE   (C_M_AXI_GMEM_B_USER_VALUE),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (C_M_AXI_GMEM_B_WSTRB_WIDTH),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (C_M_AXI_GMEM_B_WUSER_WIDTH),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (C_M_AXI_GMEM_C_ADDR_WIDTH),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (C_M_AXI_GMEM_C_ARUSER_WIDTH),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (C_M_AXI_GMEM_C_AWUSER_WIDTH),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (C_M_AXI_GMEM_C_BUSER_WIDTH),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (C_M_AXI_GMEM_C_CACHE_VALUE),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (C_M_AXI_GMEM_C_DATA_WIDTH),
    .C_M_AXI_GMEM_C_ID_WIDTH     (C_M_AXI_GMEM_C_ID_WIDTH),
    .C_M_AXI_GMEM_C_PROT_VALUE   (C_M_AXI_GMEM_C_PROT_VALUE),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (C_M_AXI_GMEM_C_RUSER_WIDTH),
    .C_M_AXI_GMEM_C_USER_VALUE   (C_M_AXI_GMEM_C_USER_VALUE),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (C_M_AXI_GMEM_C_WSTRB_WIDTH),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (C_M_AXI_GMEM_C_WUSER_WIDTH),
    .C_M_AXI_WSTRB_WIDTH         (C_M_AXI_WSTRB_WIDTH),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (C_S_AXI_CONTROL_ADDR_WIDTH),
    .C_S_AXI_CONTROL_DATA_WIDTH  (C_S_AXI_CONTROL_DATA_WIDTH),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (C_S_AXI_CONTROL_WSTRB_WIDTH),
    .C_S_AXI_DATA_WIDTH          (C_S_AXI_DATA_WIDTH),
    .C_S_AXI_WSTRB_WIDTH         (C_S_AXI_WSTRB_WIDTH)
) __rs_kernel3_aux_split_aux_84__inst (
    .C_drain_IO_L1_out_42_U0_fifo_C_drain_PE_6_1104_fifo_cap       (C_drain_IO_L1_out_42_U0_fifo_C_drain_PE_6_1104_fifo_cap),
    .C_drain_IO_L1_out_42_U0_fifo_C_drain_PE_6_1104_num_data_valid (C_drain_IO_L1_out_42_U0_fifo_C_drain_PE_6_1104_num_data_valid),
    .PE_wrapper_6_1_U0_fifo_C_drain_PE_6_1104_fifo_cap             (PE_wrapper_6_1_U0_fifo_C_drain_PE_6_1104_fifo_cap),
    .PE_wrapper_6_1_U0_fifo_C_drain_PE_6_1104_num_data_valid       (PE_wrapper_6_1_U0_fifo_C_drain_PE_6_1104_num_data_valid),
    .fifo_C_drain_PE_6_1_U_if_fifo_cap                             (fifo_C_drain_PE_6_1_U_if_fifo_cap),
    .fifo_C_drain_PE_6_1_U_if_num_data_valid                       (fifo_C_drain_PE_6_1_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_85 #(
    .C_M_AXI_DATA_WIDTH          (C_M_AXI_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (C_M_AXI_GMEM_A_ADDR_WIDTH),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (C_M_AXI_GMEM_A_ARUSER_WIDTH),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (C_M_AXI_GMEM_A_AWUSER_WIDTH),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (C_M_AXI_GMEM_A_BUSER_WIDTH),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (C_M_AXI_GMEM_A_CACHE_VALUE),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (C_M_AXI_GMEM_A_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ID_WIDTH     (C_M_AXI_GMEM_A_ID_WIDTH),
    .C_M_AXI_GMEM_A_PROT_VALUE   (C_M_AXI_GMEM_A_PROT_VALUE),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (C_M_AXI_GMEM_A_RUSER_WIDTH),
    .C_M_AXI_GMEM_A_USER_VALUE   (C_M_AXI_GMEM_A_USER_VALUE),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (C_M_AXI_GMEM_A_WSTRB_WIDTH),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (C_M_AXI_GMEM_A_WUSER_WIDTH),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (C_M_AXI_GMEM_B_ADDR_WIDTH),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (C_M_AXI_GMEM_B_ARUSER_WIDTH),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (C_M_AXI_GMEM_B_AWUSER_WIDTH),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (C_M_AXI_GMEM_B_BUSER_WIDTH),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (C_M_AXI_GMEM_B_CACHE_VALUE),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (C_M_AXI_GMEM_B_DATA_WIDTH),
    .C_M_AXI_GMEM_B_ID_WIDTH     (C_M_AXI_GMEM_B_ID_WIDTH),
    .C_M_AXI_GMEM_B_PROT_VALUE   (C_M_AXI_GMEM_B_PROT_VALUE),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (C_M_AXI_GMEM_B_RUSER_WIDTH),
    .C_M_AXI_GMEM_B_USER_VALUE   (C_M_AXI_GMEM_B_USER_VALUE),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (C_M_AXI_GMEM_B_WSTRB_WIDTH),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (C_M_AXI_GMEM_B_WUSER_WIDTH),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (C_M_AXI_GMEM_C_ADDR_WIDTH),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (C_M_AXI_GMEM_C_ARUSER_WIDTH),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (C_M_AXI_GMEM_C_AWUSER_WIDTH),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (C_M_AXI_GMEM_C_BUSER_WIDTH),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (C_M_AXI_GMEM_C_CACHE_VALUE),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (C_M_AXI_GMEM_C_DATA_WIDTH),
    .C_M_AXI_GMEM_C_ID_WIDTH     (C_M_AXI_GMEM_C_ID_WIDTH),
    .C_M_AXI_GMEM_C_PROT_VALUE   (C_M_AXI_GMEM_C_PROT_VALUE),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (C_M_AXI_GMEM_C_RUSER_WIDTH),
    .C_M_AXI_GMEM_C_USER_VALUE   (C_M_AXI_GMEM_C_USER_VALUE),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (C_M_AXI_GMEM_C_WSTRB_WIDTH),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (C_M_AXI_GMEM_C_WUSER_WIDTH),
    .C_M_AXI_WSTRB_WIDTH         (C_M_AXI_WSTRB_WIDTH),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (C_S_AXI_CONTROL_ADDR_WIDTH),
    .C_S_AXI_CONTROL_DATA_WIDTH  (C_S_AXI_CONTROL_DATA_WIDTH),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (C_S_AXI_CONTROL_WSTRB_WIDTH),
    .C_S_AXI_DATA_WIDTH          (C_S_AXI_DATA_WIDTH),
    .C_S_AXI_WSTRB_WIDTH         (C_S_AXI_WSTRB_WIDTH)
) __rs_kernel3_aux_split_aux_85__inst (
    .C_drain_IO_L1_out_43_U0_fifo_C_C_IO_L1_out_1_5129_num_data_valid (C_drain_IO_L1_out_43_U0_fifo_C_C_IO_L1_out_1_5129_num_data_valid),
    .C_drain_IO_L1_out_43_U0_fifo_C_drain_C_IO_L1_out_1_5129_fifo_cap (C_drain_IO_L1_out_43_U0_fifo_C_drain_C_IO_L1_out_1_5129_fifo_cap),
    .C_drain_IO_L1_out_44_U0_fifo_C_C_IO_L1_out_1_5129_num_data_valid (C_drain_IO_L1_out_44_U0_fifo_C_C_IO_L1_out_1_5129_num_data_valid),
    .C_drain_IO_L1_out_44_U0_fifo_C_drain_C_IO_L1_out_1_5129_fifo_cap (C_drain_IO_L1_out_44_U0_fifo_C_drain_C_IO_L1_out_1_5129_fifo_cap),
    .fifo_C_drain_C_drain_IO_L1_out_1_5_U_if_fifo_cap                 (fifo_C_drain_C_drain_IO_L1_out_1_5_U_if_fifo_cap),
    .fifo_C_drain_C_drain_IO_L1_out_1_5_U_if_num_data_valid           (fifo_C_drain_C_drain_IO_L1_out_1_5_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_86 #(
    .C_M_AXI_DATA_WIDTH          (C_M_AXI_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (C_M_AXI_GMEM_A_ADDR_WIDTH),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (C_M_AXI_GMEM_A_ARUSER_WIDTH),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (C_M_AXI_GMEM_A_AWUSER_WIDTH),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (C_M_AXI_GMEM_A_BUSER_WIDTH),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (C_M_AXI_GMEM_A_CACHE_VALUE),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (C_M_AXI_GMEM_A_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ID_WIDTH     (C_M_AXI_GMEM_A_ID_WIDTH),
    .C_M_AXI_GMEM_A_PROT_VALUE   (C_M_AXI_GMEM_A_PROT_VALUE),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (C_M_AXI_GMEM_A_RUSER_WIDTH),
    .C_M_AXI_GMEM_A_USER_VALUE   (C_M_AXI_GMEM_A_USER_VALUE),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (C_M_AXI_GMEM_A_WSTRB_WIDTH),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (C_M_AXI_GMEM_A_WUSER_WIDTH),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (C_M_AXI_GMEM_B_ADDR_WIDTH),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (C_M_AXI_GMEM_B_ARUSER_WIDTH),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (C_M_AXI_GMEM_B_AWUSER_WIDTH),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (C_M_AXI_GMEM_B_BUSER_WIDTH),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (C_M_AXI_GMEM_B_CACHE_VALUE),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (C_M_AXI_GMEM_B_DATA_WIDTH),
    .C_M_AXI_GMEM_B_ID_WIDTH     (C_M_AXI_GMEM_B_ID_WIDTH),
    .C_M_AXI_GMEM_B_PROT_VALUE   (C_M_AXI_GMEM_B_PROT_VALUE),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (C_M_AXI_GMEM_B_RUSER_WIDTH),
    .C_M_AXI_GMEM_B_USER_VALUE   (C_M_AXI_GMEM_B_USER_VALUE),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (C_M_AXI_GMEM_B_WSTRB_WIDTH),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (C_M_AXI_GMEM_B_WUSER_WIDTH),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (C_M_AXI_GMEM_C_ADDR_WIDTH),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (C_M_AXI_GMEM_C_ARUSER_WIDTH),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (C_M_AXI_GMEM_C_AWUSER_WIDTH),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (C_M_AXI_GMEM_C_BUSER_WIDTH),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (C_M_AXI_GMEM_C_CACHE_VALUE),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (C_M_AXI_GMEM_C_DATA_WIDTH),
    .C_M_AXI_GMEM_C_ID_WIDTH     (C_M_AXI_GMEM_C_ID_WIDTH),
    .C_M_AXI_GMEM_C_PROT_VALUE   (C_M_AXI_GMEM_C_PROT_VALUE),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (C_M_AXI_GMEM_C_RUSER_WIDTH),
    .C_M_AXI_GMEM_C_USER_VALUE   (C_M_AXI_GMEM_C_USER_VALUE),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (C_M_AXI_GMEM_C_WSTRB_WIDTH),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (C_M_AXI_GMEM_C_WUSER_WIDTH),
    .C_M_AXI_WSTRB_WIDTH         (C_M_AXI_WSTRB_WIDTH),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (C_S_AXI_CONTROL_ADDR_WIDTH),
    .C_S_AXI_CONTROL_DATA_WIDTH  (C_S_AXI_CONTROL_DATA_WIDTH),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (C_S_AXI_CONTROL_WSTRB_WIDTH),
    .C_S_AXI_DATA_WIDTH          (C_S_AXI_DATA_WIDTH),
    .C_S_AXI_WSTRB_WIDTH         (C_S_AXI_WSTRB_WIDTH)
) __rs_kernel3_aux_split_aux_86__inst (
    .C_drain_IO_L1_out_43_U0_fifo_C_drain_PE_5_1103_fifo_cap       (C_drain_IO_L1_out_43_U0_fifo_C_drain_PE_5_1103_fifo_cap),
    .C_drain_IO_L1_out_43_U0_fifo_C_drain_PE_5_1103_num_data_valid (C_drain_IO_L1_out_43_U0_fifo_C_drain_PE_5_1103_num_data_valid),
    .PE_wrapper_5_1_U0_fifo_C_drain_PE_5_1103_fifo_cap             (PE_wrapper_5_1_U0_fifo_C_drain_PE_5_1103_fifo_cap),
    .PE_wrapper_5_1_U0_fifo_C_drain_PE_5_1103_num_data_valid       (PE_wrapper_5_1_U0_fifo_C_drain_PE_5_1103_num_data_valid),
    .fifo_C_drain_PE_5_1_U_if_fifo_cap                             (fifo_C_drain_PE_5_1_U_if_fifo_cap),
    .fifo_C_drain_PE_5_1_U_if_num_data_valid                       (fifo_C_drain_PE_5_1_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_87 #(
    .C_M_AXI_DATA_WIDTH          (C_M_AXI_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (C_M_AXI_GMEM_A_ADDR_WIDTH),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (C_M_AXI_GMEM_A_ARUSER_WIDTH),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (C_M_AXI_GMEM_A_AWUSER_WIDTH),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (C_M_AXI_GMEM_A_BUSER_WIDTH),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (C_M_AXI_GMEM_A_CACHE_VALUE),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (C_M_AXI_GMEM_A_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ID_WIDTH     (C_M_AXI_GMEM_A_ID_WIDTH),
    .C_M_AXI_GMEM_A_PROT_VALUE   (C_M_AXI_GMEM_A_PROT_VALUE),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (C_M_AXI_GMEM_A_RUSER_WIDTH),
    .C_M_AXI_GMEM_A_USER_VALUE   (C_M_AXI_GMEM_A_USER_VALUE),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (C_M_AXI_GMEM_A_WSTRB_WIDTH),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (C_M_AXI_GMEM_A_WUSER_WIDTH),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (C_M_AXI_GMEM_B_ADDR_WIDTH),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (C_M_AXI_GMEM_B_ARUSER_WIDTH),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (C_M_AXI_GMEM_B_AWUSER_WIDTH),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (C_M_AXI_GMEM_B_BUSER_WIDTH),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (C_M_AXI_GMEM_B_CACHE_VALUE),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (C_M_AXI_GMEM_B_DATA_WIDTH),
    .C_M_AXI_GMEM_B_ID_WIDTH     (C_M_AXI_GMEM_B_ID_WIDTH),
    .C_M_AXI_GMEM_B_PROT_VALUE   (C_M_AXI_GMEM_B_PROT_VALUE),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (C_M_AXI_GMEM_B_RUSER_WIDTH),
    .C_M_AXI_GMEM_B_USER_VALUE   (C_M_AXI_GMEM_B_USER_VALUE),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (C_M_AXI_GMEM_B_WSTRB_WIDTH),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (C_M_AXI_GMEM_B_WUSER_WIDTH),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (C_M_AXI_GMEM_C_ADDR_WIDTH),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (C_M_AXI_GMEM_C_ARUSER_WIDTH),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (C_M_AXI_GMEM_C_AWUSER_WIDTH),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (C_M_AXI_GMEM_C_BUSER_WIDTH),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (C_M_AXI_GMEM_C_CACHE_VALUE),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (C_M_AXI_GMEM_C_DATA_WIDTH),
    .C_M_AXI_GMEM_C_ID_WIDTH     (C_M_AXI_GMEM_C_ID_WIDTH),
    .C_M_AXI_GMEM_C_PROT_VALUE   (C_M_AXI_GMEM_C_PROT_VALUE),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (C_M_AXI_GMEM_C_RUSER_WIDTH),
    .C_M_AXI_GMEM_C_USER_VALUE   (C_M_AXI_GMEM_C_USER_VALUE),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (C_M_AXI_GMEM_C_WSTRB_WIDTH),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (C_M_AXI_GMEM_C_WUSER_WIDTH),
    .C_M_AXI_WSTRB_WIDTH         (C_M_AXI_WSTRB_WIDTH),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (C_S_AXI_CONTROL_ADDR_WIDTH),
    .C_S_AXI_CONTROL_DATA_WIDTH  (C_S_AXI_CONTROL_DATA_WIDTH),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (C_S_AXI_CONTROL_WSTRB_WIDTH),
    .C_S_AXI_DATA_WIDTH          (C_S_AXI_DATA_WIDTH),
    .C_S_AXI_WSTRB_WIDTH         (C_S_AXI_WSTRB_WIDTH)
) __rs_kernel3_aux_split_aux_87__inst (
    .C_drain_IO_L1_out_44_U0_fifo_C_C_IO_L1_out_1_4128_num_data_valid (C_drain_IO_L1_out_44_U0_fifo_C_C_IO_L1_out_1_4128_num_data_valid),
    .C_drain_IO_L1_out_44_U0_fifo_C_drain_C_IO_L1_out_1_4128_fifo_cap (C_drain_IO_L1_out_44_U0_fifo_C_drain_C_IO_L1_out_1_4128_fifo_cap),
    .C_drain_IO_L1_out_45_U0_fifo_C_C_IO_L1_out_1_4128_num_data_valid (C_drain_IO_L1_out_45_U0_fifo_C_C_IO_L1_out_1_4128_num_data_valid),
    .C_drain_IO_L1_out_45_U0_fifo_C_drain_C_IO_L1_out_1_4128_fifo_cap (C_drain_IO_L1_out_45_U0_fifo_C_drain_C_IO_L1_out_1_4128_fifo_cap),
    .fifo_C_drain_C_drain_IO_L1_out_1_4_U_if_fifo_cap                 (fifo_C_drain_C_drain_IO_L1_out_1_4_U_if_fifo_cap),
    .fifo_C_drain_C_drain_IO_L1_out_1_4_U_if_num_data_valid           (fifo_C_drain_C_drain_IO_L1_out_1_4_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_88 #(
    .C_M_AXI_DATA_WIDTH          (C_M_AXI_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (C_M_AXI_GMEM_A_ADDR_WIDTH),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (C_M_AXI_GMEM_A_ARUSER_WIDTH),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (C_M_AXI_GMEM_A_AWUSER_WIDTH),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (C_M_AXI_GMEM_A_BUSER_WIDTH),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (C_M_AXI_GMEM_A_CACHE_VALUE),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (C_M_AXI_GMEM_A_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ID_WIDTH     (C_M_AXI_GMEM_A_ID_WIDTH),
    .C_M_AXI_GMEM_A_PROT_VALUE   (C_M_AXI_GMEM_A_PROT_VALUE),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (C_M_AXI_GMEM_A_RUSER_WIDTH),
    .C_M_AXI_GMEM_A_USER_VALUE   (C_M_AXI_GMEM_A_USER_VALUE),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (C_M_AXI_GMEM_A_WSTRB_WIDTH),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (C_M_AXI_GMEM_A_WUSER_WIDTH),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (C_M_AXI_GMEM_B_ADDR_WIDTH),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (C_M_AXI_GMEM_B_ARUSER_WIDTH),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (C_M_AXI_GMEM_B_AWUSER_WIDTH),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (C_M_AXI_GMEM_B_BUSER_WIDTH),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (C_M_AXI_GMEM_B_CACHE_VALUE),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (C_M_AXI_GMEM_B_DATA_WIDTH),
    .C_M_AXI_GMEM_B_ID_WIDTH     (C_M_AXI_GMEM_B_ID_WIDTH),
    .C_M_AXI_GMEM_B_PROT_VALUE   (C_M_AXI_GMEM_B_PROT_VALUE),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (C_M_AXI_GMEM_B_RUSER_WIDTH),
    .C_M_AXI_GMEM_B_USER_VALUE   (C_M_AXI_GMEM_B_USER_VALUE),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (C_M_AXI_GMEM_B_WSTRB_WIDTH),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (C_M_AXI_GMEM_B_WUSER_WIDTH),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (C_M_AXI_GMEM_C_ADDR_WIDTH),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (C_M_AXI_GMEM_C_ARUSER_WIDTH),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (C_M_AXI_GMEM_C_AWUSER_WIDTH),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (C_M_AXI_GMEM_C_BUSER_WIDTH),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (C_M_AXI_GMEM_C_CACHE_VALUE),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (C_M_AXI_GMEM_C_DATA_WIDTH),
    .C_M_AXI_GMEM_C_ID_WIDTH     (C_M_AXI_GMEM_C_ID_WIDTH),
    .C_M_AXI_GMEM_C_PROT_VALUE   (C_M_AXI_GMEM_C_PROT_VALUE),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (C_M_AXI_GMEM_C_RUSER_WIDTH),
    .C_M_AXI_GMEM_C_USER_VALUE   (C_M_AXI_GMEM_C_USER_VALUE),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (C_M_AXI_GMEM_C_WSTRB_WIDTH),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (C_M_AXI_GMEM_C_WUSER_WIDTH),
    .C_M_AXI_WSTRB_WIDTH         (C_M_AXI_WSTRB_WIDTH),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (C_S_AXI_CONTROL_ADDR_WIDTH),
    .C_S_AXI_CONTROL_DATA_WIDTH  (C_S_AXI_CONTROL_DATA_WIDTH),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (C_S_AXI_CONTROL_WSTRB_WIDTH),
    .C_S_AXI_DATA_WIDTH          (C_S_AXI_DATA_WIDTH),
    .C_S_AXI_WSTRB_WIDTH         (C_S_AXI_WSTRB_WIDTH)
) __rs_kernel3_aux_split_aux_88__inst (
    .C_drain_IO_L1_out_44_U0_fifo_C_drain_PE_4_1102_fifo_cap       (C_drain_IO_L1_out_44_U0_fifo_C_drain_PE_4_1102_fifo_cap),
    .C_drain_IO_L1_out_44_U0_fifo_C_drain_PE_4_1102_num_data_valid (C_drain_IO_L1_out_44_U0_fifo_C_drain_PE_4_1102_num_data_valid),
    .PE_wrapper_4_1_U0_fifo_C_drain_PE_4_1102_fifo_cap             (PE_wrapper_4_1_U0_fifo_C_drain_PE_4_1102_fifo_cap),
    .PE_wrapper_4_1_U0_fifo_C_drain_PE_4_1102_num_data_valid       (PE_wrapper_4_1_U0_fifo_C_drain_PE_4_1102_num_data_valid),
    .fifo_C_drain_PE_4_1_U_if_fifo_cap                             (fifo_C_drain_PE_4_1_U_if_fifo_cap),
    .fifo_C_drain_PE_4_1_U_if_num_data_valid                       (fifo_C_drain_PE_4_1_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_89 #(
    .C_M_AXI_DATA_WIDTH          (C_M_AXI_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (C_M_AXI_GMEM_A_ADDR_WIDTH),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (C_M_AXI_GMEM_A_ARUSER_WIDTH),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (C_M_AXI_GMEM_A_AWUSER_WIDTH),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (C_M_AXI_GMEM_A_BUSER_WIDTH),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (C_M_AXI_GMEM_A_CACHE_VALUE),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (C_M_AXI_GMEM_A_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ID_WIDTH     (C_M_AXI_GMEM_A_ID_WIDTH),
    .C_M_AXI_GMEM_A_PROT_VALUE   (C_M_AXI_GMEM_A_PROT_VALUE),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (C_M_AXI_GMEM_A_RUSER_WIDTH),
    .C_M_AXI_GMEM_A_USER_VALUE   (C_M_AXI_GMEM_A_USER_VALUE),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (C_M_AXI_GMEM_A_WSTRB_WIDTH),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (C_M_AXI_GMEM_A_WUSER_WIDTH),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (C_M_AXI_GMEM_B_ADDR_WIDTH),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (C_M_AXI_GMEM_B_ARUSER_WIDTH),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (C_M_AXI_GMEM_B_AWUSER_WIDTH),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (C_M_AXI_GMEM_B_BUSER_WIDTH),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (C_M_AXI_GMEM_B_CACHE_VALUE),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (C_M_AXI_GMEM_B_DATA_WIDTH),
    .C_M_AXI_GMEM_B_ID_WIDTH     (C_M_AXI_GMEM_B_ID_WIDTH),
    .C_M_AXI_GMEM_B_PROT_VALUE   (C_M_AXI_GMEM_B_PROT_VALUE),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (C_M_AXI_GMEM_B_RUSER_WIDTH),
    .C_M_AXI_GMEM_B_USER_VALUE   (C_M_AXI_GMEM_B_USER_VALUE),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (C_M_AXI_GMEM_B_WSTRB_WIDTH),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (C_M_AXI_GMEM_B_WUSER_WIDTH),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (C_M_AXI_GMEM_C_ADDR_WIDTH),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (C_M_AXI_GMEM_C_ARUSER_WIDTH),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (C_M_AXI_GMEM_C_AWUSER_WIDTH),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (C_M_AXI_GMEM_C_BUSER_WIDTH),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (C_M_AXI_GMEM_C_CACHE_VALUE),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (C_M_AXI_GMEM_C_DATA_WIDTH),
    .C_M_AXI_GMEM_C_ID_WIDTH     (C_M_AXI_GMEM_C_ID_WIDTH),
    .C_M_AXI_GMEM_C_PROT_VALUE   (C_M_AXI_GMEM_C_PROT_VALUE),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (C_M_AXI_GMEM_C_RUSER_WIDTH),
    .C_M_AXI_GMEM_C_USER_VALUE   (C_M_AXI_GMEM_C_USER_VALUE),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (C_M_AXI_GMEM_C_WSTRB_WIDTH),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (C_M_AXI_GMEM_C_WUSER_WIDTH),
    .C_M_AXI_WSTRB_WIDTH         (C_M_AXI_WSTRB_WIDTH),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (C_S_AXI_CONTROL_ADDR_WIDTH),
    .C_S_AXI_CONTROL_DATA_WIDTH  (C_S_AXI_CONTROL_DATA_WIDTH),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (C_S_AXI_CONTROL_WSTRB_WIDTH),
    .C_S_AXI_DATA_WIDTH          (C_S_AXI_DATA_WIDTH),
    .C_S_AXI_WSTRB_WIDTH         (C_S_AXI_WSTRB_WIDTH)
) __rs_kernel3_aux_split_aux_89__inst (
    .C_drain_IO_L1_out_45_U0_fifo_C_C_IO_L1_out_1_3127_num_data_valid (C_drain_IO_L1_out_45_U0_fifo_C_C_IO_L1_out_1_3127_num_data_valid),
    .C_drain_IO_L1_out_45_U0_fifo_C_drain_C_IO_L1_out_1_3127_fifo_cap (C_drain_IO_L1_out_45_U0_fifo_C_drain_C_IO_L1_out_1_3127_fifo_cap),
    .C_drain_IO_L1_out_46_U0_fifo_C_C_IO_L1_out_1_3127_num_data_valid (C_drain_IO_L1_out_46_U0_fifo_C_C_IO_L1_out_1_3127_num_data_valid),
    .C_drain_IO_L1_out_46_U0_fifo_C_drain_C_IO_L1_out_1_3127_fifo_cap (C_drain_IO_L1_out_46_U0_fifo_C_drain_C_IO_L1_out_1_3127_fifo_cap),
    .fifo_C_drain_C_drain_IO_L1_out_1_3_U_if_fifo_cap                 (fifo_C_drain_C_drain_IO_L1_out_1_3_U_if_fifo_cap),
    .fifo_C_drain_C_drain_IO_L1_out_1_3_U_if_num_data_valid           (fifo_C_drain_C_drain_IO_L1_out_1_3_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_8 #(
    .C_M_AXI_DATA_WIDTH          (C_M_AXI_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (C_M_AXI_GMEM_A_ADDR_WIDTH),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (C_M_AXI_GMEM_A_ARUSER_WIDTH),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (C_M_AXI_GMEM_A_AWUSER_WIDTH),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (C_M_AXI_GMEM_A_BUSER_WIDTH),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (C_M_AXI_GMEM_A_CACHE_VALUE),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (C_M_AXI_GMEM_A_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ID_WIDTH     (C_M_AXI_GMEM_A_ID_WIDTH),
    .C_M_AXI_GMEM_A_PROT_VALUE   (C_M_AXI_GMEM_A_PROT_VALUE),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (C_M_AXI_GMEM_A_RUSER_WIDTH),
    .C_M_AXI_GMEM_A_USER_VALUE   (C_M_AXI_GMEM_A_USER_VALUE),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (C_M_AXI_GMEM_A_WSTRB_WIDTH),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (C_M_AXI_GMEM_A_WUSER_WIDTH),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (C_M_AXI_GMEM_B_ADDR_WIDTH),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (C_M_AXI_GMEM_B_ARUSER_WIDTH),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (C_M_AXI_GMEM_B_AWUSER_WIDTH),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (C_M_AXI_GMEM_B_BUSER_WIDTH),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (C_M_AXI_GMEM_B_CACHE_VALUE),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (C_M_AXI_GMEM_B_DATA_WIDTH),
    .C_M_AXI_GMEM_B_ID_WIDTH     (C_M_AXI_GMEM_B_ID_WIDTH),
    .C_M_AXI_GMEM_B_PROT_VALUE   (C_M_AXI_GMEM_B_PROT_VALUE),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (C_M_AXI_GMEM_B_RUSER_WIDTH),
    .C_M_AXI_GMEM_B_USER_VALUE   (C_M_AXI_GMEM_B_USER_VALUE),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (C_M_AXI_GMEM_B_WSTRB_WIDTH),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (C_M_AXI_GMEM_B_WUSER_WIDTH),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (C_M_AXI_GMEM_C_ADDR_WIDTH),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (C_M_AXI_GMEM_C_ARUSER_WIDTH),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (C_M_AXI_GMEM_C_AWUSER_WIDTH),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (C_M_AXI_GMEM_C_BUSER_WIDTH),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (C_M_AXI_GMEM_C_CACHE_VALUE),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (C_M_AXI_GMEM_C_DATA_WIDTH),
    .C_M_AXI_GMEM_C_ID_WIDTH     (C_M_AXI_GMEM_C_ID_WIDTH),
    .C_M_AXI_GMEM_C_PROT_VALUE   (C_M_AXI_GMEM_C_PROT_VALUE),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (C_M_AXI_GMEM_C_RUSER_WIDTH),
    .C_M_AXI_GMEM_C_USER_VALUE   (C_M_AXI_GMEM_C_USER_VALUE),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (C_M_AXI_GMEM_C_WSTRB_WIDTH),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (C_M_AXI_GMEM_C_WUSER_WIDTH),
    .C_M_AXI_WSTRB_WIDTH         (C_M_AXI_WSTRB_WIDTH),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (C_S_AXI_CONTROL_ADDR_WIDTH),
    .C_S_AXI_CONTROL_DATA_WIDTH  (C_S_AXI_CONTROL_DATA_WIDTH),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (C_S_AXI_CONTROL_WSTRB_WIDTH),
    .C_S_AXI_DATA_WIDTH          (C_S_AXI_DATA_WIDTH),
    .C_S_AXI_WSTRB_WIDTH         (C_S_AXI_WSTRB_WIDTH)
) __rs_kernel3_aux_split_aux_8__inst (
    .A_IO_L2_in_1_U0_fifo_A_A_IO_L2_in_25_fifo_cap       (A_IO_L2_in_1_U0_fifo_A_A_IO_L2_in_25_fifo_cap),
    .A_IO_L2_in_1_U0_fifo_A_A_IO_L2_in_25_num_data_valid (A_IO_L2_in_1_U0_fifo_A_A_IO_L2_in_25_num_data_valid),
    .A_IO_L2_in_2_U0_fifo_A_A_IO_L2_in_25_fifo_cap       (A_IO_L2_in_2_U0_fifo_A_A_IO_L2_in_25_fifo_cap),
    .A_IO_L2_in_2_U0_fifo_A_A_IO_L2_in_25_num_data_valid (A_IO_L2_in_2_U0_fifo_A_A_IO_L2_in_25_num_data_valid),
    .fifo_A_A_IO_L2_in_2_U_if_fifo_cap                   (fifo_A_A_IO_L2_in_2_U_if_fifo_cap),
    .fifo_A_A_IO_L2_in_2_U_if_num_data_valid             (fifo_A_A_IO_L2_in_2_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_90 #(
    .C_M_AXI_DATA_WIDTH          (C_M_AXI_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (C_M_AXI_GMEM_A_ADDR_WIDTH),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (C_M_AXI_GMEM_A_ARUSER_WIDTH),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (C_M_AXI_GMEM_A_AWUSER_WIDTH),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (C_M_AXI_GMEM_A_BUSER_WIDTH),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (C_M_AXI_GMEM_A_CACHE_VALUE),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (C_M_AXI_GMEM_A_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ID_WIDTH     (C_M_AXI_GMEM_A_ID_WIDTH),
    .C_M_AXI_GMEM_A_PROT_VALUE   (C_M_AXI_GMEM_A_PROT_VALUE),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (C_M_AXI_GMEM_A_RUSER_WIDTH),
    .C_M_AXI_GMEM_A_USER_VALUE   (C_M_AXI_GMEM_A_USER_VALUE),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (C_M_AXI_GMEM_A_WSTRB_WIDTH),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (C_M_AXI_GMEM_A_WUSER_WIDTH),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (C_M_AXI_GMEM_B_ADDR_WIDTH),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (C_M_AXI_GMEM_B_ARUSER_WIDTH),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (C_M_AXI_GMEM_B_AWUSER_WIDTH),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (C_M_AXI_GMEM_B_BUSER_WIDTH),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (C_M_AXI_GMEM_B_CACHE_VALUE),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (C_M_AXI_GMEM_B_DATA_WIDTH),
    .C_M_AXI_GMEM_B_ID_WIDTH     (C_M_AXI_GMEM_B_ID_WIDTH),
    .C_M_AXI_GMEM_B_PROT_VALUE   (C_M_AXI_GMEM_B_PROT_VALUE),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (C_M_AXI_GMEM_B_RUSER_WIDTH),
    .C_M_AXI_GMEM_B_USER_VALUE   (C_M_AXI_GMEM_B_USER_VALUE),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (C_M_AXI_GMEM_B_WSTRB_WIDTH),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (C_M_AXI_GMEM_B_WUSER_WIDTH),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (C_M_AXI_GMEM_C_ADDR_WIDTH),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (C_M_AXI_GMEM_C_ARUSER_WIDTH),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (C_M_AXI_GMEM_C_AWUSER_WIDTH),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (C_M_AXI_GMEM_C_BUSER_WIDTH),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (C_M_AXI_GMEM_C_CACHE_VALUE),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (C_M_AXI_GMEM_C_DATA_WIDTH),
    .C_M_AXI_GMEM_C_ID_WIDTH     (C_M_AXI_GMEM_C_ID_WIDTH),
    .C_M_AXI_GMEM_C_PROT_VALUE   (C_M_AXI_GMEM_C_PROT_VALUE),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (C_M_AXI_GMEM_C_RUSER_WIDTH),
    .C_M_AXI_GMEM_C_USER_VALUE   (C_M_AXI_GMEM_C_USER_VALUE),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (C_M_AXI_GMEM_C_WSTRB_WIDTH),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (C_M_AXI_GMEM_C_WUSER_WIDTH),
    .C_M_AXI_WSTRB_WIDTH         (C_M_AXI_WSTRB_WIDTH),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (C_S_AXI_CONTROL_ADDR_WIDTH),
    .C_S_AXI_CONTROL_DATA_WIDTH  (C_S_AXI_CONTROL_DATA_WIDTH),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (C_S_AXI_CONTROL_WSTRB_WIDTH),
    .C_S_AXI_DATA_WIDTH          (C_S_AXI_DATA_WIDTH),
    .C_S_AXI_WSTRB_WIDTH         (C_S_AXI_WSTRB_WIDTH)
) __rs_kernel3_aux_split_aux_90__inst (
    .C_drain_IO_L1_out_45_U0_fifo_C_drain_PE_3_1101_fifo_cap       (C_drain_IO_L1_out_45_U0_fifo_C_drain_PE_3_1101_fifo_cap),
    .C_drain_IO_L1_out_45_U0_fifo_C_drain_PE_3_1101_num_data_valid (C_drain_IO_L1_out_45_U0_fifo_C_drain_PE_3_1101_num_data_valid),
    .PE_wrapper_3_1_U0_fifo_C_drain_PE_3_1101_fifo_cap             (PE_wrapper_3_1_U0_fifo_C_drain_PE_3_1101_fifo_cap),
    .PE_wrapper_3_1_U0_fifo_C_drain_PE_3_1101_num_data_valid       (PE_wrapper_3_1_U0_fifo_C_drain_PE_3_1101_num_data_valid),
    .fifo_C_drain_PE_3_1_U_if_fifo_cap                             (fifo_C_drain_PE_3_1_U_if_fifo_cap),
    .fifo_C_drain_PE_3_1_U_if_num_data_valid                       (fifo_C_drain_PE_3_1_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_91 #(
    .C_M_AXI_DATA_WIDTH          (C_M_AXI_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (C_M_AXI_GMEM_A_ADDR_WIDTH),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (C_M_AXI_GMEM_A_ARUSER_WIDTH),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (C_M_AXI_GMEM_A_AWUSER_WIDTH),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (C_M_AXI_GMEM_A_BUSER_WIDTH),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (C_M_AXI_GMEM_A_CACHE_VALUE),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (C_M_AXI_GMEM_A_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ID_WIDTH     (C_M_AXI_GMEM_A_ID_WIDTH),
    .C_M_AXI_GMEM_A_PROT_VALUE   (C_M_AXI_GMEM_A_PROT_VALUE),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (C_M_AXI_GMEM_A_RUSER_WIDTH),
    .C_M_AXI_GMEM_A_USER_VALUE   (C_M_AXI_GMEM_A_USER_VALUE),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (C_M_AXI_GMEM_A_WSTRB_WIDTH),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (C_M_AXI_GMEM_A_WUSER_WIDTH),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (C_M_AXI_GMEM_B_ADDR_WIDTH),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (C_M_AXI_GMEM_B_ARUSER_WIDTH),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (C_M_AXI_GMEM_B_AWUSER_WIDTH),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (C_M_AXI_GMEM_B_BUSER_WIDTH),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (C_M_AXI_GMEM_B_CACHE_VALUE),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (C_M_AXI_GMEM_B_DATA_WIDTH),
    .C_M_AXI_GMEM_B_ID_WIDTH     (C_M_AXI_GMEM_B_ID_WIDTH),
    .C_M_AXI_GMEM_B_PROT_VALUE   (C_M_AXI_GMEM_B_PROT_VALUE),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (C_M_AXI_GMEM_B_RUSER_WIDTH),
    .C_M_AXI_GMEM_B_USER_VALUE   (C_M_AXI_GMEM_B_USER_VALUE),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (C_M_AXI_GMEM_B_WSTRB_WIDTH),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (C_M_AXI_GMEM_B_WUSER_WIDTH),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (C_M_AXI_GMEM_C_ADDR_WIDTH),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (C_M_AXI_GMEM_C_ARUSER_WIDTH),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (C_M_AXI_GMEM_C_AWUSER_WIDTH),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (C_M_AXI_GMEM_C_BUSER_WIDTH),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (C_M_AXI_GMEM_C_CACHE_VALUE),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (C_M_AXI_GMEM_C_DATA_WIDTH),
    .C_M_AXI_GMEM_C_ID_WIDTH     (C_M_AXI_GMEM_C_ID_WIDTH),
    .C_M_AXI_GMEM_C_PROT_VALUE   (C_M_AXI_GMEM_C_PROT_VALUE),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (C_M_AXI_GMEM_C_RUSER_WIDTH),
    .C_M_AXI_GMEM_C_USER_VALUE   (C_M_AXI_GMEM_C_USER_VALUE),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (C_M_AXI_GMEM_C_WSTRB_WIDTH),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (C_M_AXI_GMEM_C_WUSER_WIDTH),
    .C_M_AXI_WSTRB_WIDTH         (C_M_AXI_WSTRB_WIDTH),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (C_S_AXI_CONTROL_ADDR_WIDTH),
    .C_S_AXI_CONTROL_DATA_WIDTH  (C_S_AXI_CONTROL_DATA_WIDTH),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (C_S_AXI_CONTROL_WSTRB_WIDTH),
    .C_S_AXI_DATA_WIDTH          (C_S_AXI_DATA_WIDTH),
    .C_S_AXI_WSTRB_WIDTH         (C_S_AXI_WSTRB_WIDTH)
) __rs_kernel3_aux_split_aux_91__inst (
    .C_drain_IO_L1_out_46_U0_fifo_C_C_IO_L1_out_1_2126_num_data_valid (C_drain_IO_L1_out_46_U0_fifo_C_C_IO_L1_out_1_2126_num_data_valid),
    .C_drain_IO_L1_out_46_U0_fifo_C_drain_C_IO_L1_out_1_2126_fifo_cap (C_drain_IO_L1_out_46_U0_fifo_C_drain_C_IO_L1_out_1_2126_fifo_cap),
    .C_drain_IO_L1_out_47_U0_fifo_C_C_IO_L1_out_1_2126_num_data_valid (C_drain_IO_L1_out_47_U0_fifo_C_C_IO_L1_out_1_2126_num_data_valid),
    .C_drain_IO_L1_out_47_U0_fifo_C_drain_C_IO_L1_out_1_2126_fifo_cap (C_drain_IO_L1_out_47_U0_fifo_C_drain_C_IO_L1_out_1_2126_fifo_cap),
    .fifo_C_drain_C_drain_IO_L1_out_1_2_U_if_fifo_cap                 (fifo_C_drain_C_drain_IO_L1_out_1_2_U_if_fifo_cap),
    .fifo_C_drain_C_drain_IO_L1_out_1_2_U_if_num_data_valid           (fifo_C_drain_C_drain_IO_L1_out_1_2_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_92 #(
    .C_M_AXI_DATA_WIDTH          (C_M_AXI_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (C_M_AXI_GMEM_A_ADDR_WIDTH),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (C_M_AXI_GMEM_A_ARUSER_WIDTH),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (C_M_AXI_GMEM_A_AWUSER_WIDTH),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (C_M_AXI_GMEM_A_BUSER_WIDTH),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (C_M_AXI_GMEM_A_CACHE_VALUE),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (C_M_AXI_GMEM_A_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ID_WIDTH     (C_M_AXI_GMEM_A_ID_WIDTH),
    .C_M_AXI_GMEM_A_PROT_VALUE   (C_M_AXI_GMEM_A_PROT_VALUE),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (C_M_AXI_GMEM_A_RUSER_WIDTH),
    .C_M_AXI_GMEM_A_USER_VALUE   (C_M_AXI_GMEM_A_USER_VALUE),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (C_M_AXI_GMEM_A_WSTRB_WIDTH),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (C_M_AXI_GMEM_A_WUSER_WIDTH),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (C_M_AXI_GMEM_B_ADDR_WIDTH),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (C_M_AXI_GMEM_B_ARUSER_WIDTH),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (C_M_AXI_GMEM_B_AWUSER_WIDTH),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (C_M_AXI_GMEM_B_BUSER_WIDTH),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (C_M_AXI_GMEM_B_CACHE_VALUE),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (C_M_AXI_GMEM_B_DATA_WIDTH),
    .C_M_AXI_GMEM_B_ID_WIDTH     (C_M_AXI_GMEM_B_ID_WIDTH),
    .C_M_AXI_GMEM_B_PROT_VALUE   (C_M_AXI_GMEM_B_PROT_VALUE),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (C_M_AXI_GMEM_B_RUSER_WIDTH),
    .C_M_AXI_GMEM_B_USER_VALUE   (C_M_AXI_GMEM_B_USER_VALUE),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (C_M_AXI_GMEM_B_WSTRB_WIDTH),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (C_M_AXI_GMEM_B_WUSER_WIDTH),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (C_M_AXI_GMEM_C_ADDR_WIDTH),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (C_M_AXI_GMEM_C_ARUSER_WIDTH),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (C_M_AXI_GMEM_C_AWUSER_WIDTH),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (C_M_AXI_GMEM_C_BUSER_WIDTH),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (C_M_AXI_GMEM_C_CACHE_VALUE),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (C_M_AXI_GMEM_C_DATA_WIDTH),
    .C_M_AXI_GMEM_C_ID_WIDTH     (C_M_AXI_GMEM_C_ID_WIDTH),
    .C_M_AXI_GMEM_C_PROT_VALUE   (C_M_AXI_GMEM_C_PROT_VALUE),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (C_M_AXI_GMEM_C_RUSER_WIDTH),
    .C_M_AXI_GMEM_C_USER_VALUE   (C_M_AXI_GMEM_C_USER_VALUE),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (C_M_AXI_GMEM_C_WSTRB_WIDTH),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (C_M_AXI_GMEM_C_WUSER_WIDTH),
    .C_M_AXI_WSTRB_WIDTH         (C_M_AXI_WSTRB_WIDTH),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (C_S_AXI_CONTROL_ADDR_WIDTH),
    .C_S_AXI_CONTROL_DATA_WIDTH  (C_S_AXI_CONTROL_DATA_WIDTH),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (C_S_AXI_CONTROL_WSTRB_WIDTH),
    .C_S_AXI_DATA_WIDTH          (C_S_AXI_DATA_WIDTH),
    .C_S_AXI_WSTRB_WIDTH         (C_S_AXI_WSTRB_WIDTH)
) __rs_kernel3_aux_split_aux_92__inst (
    .C_drain_IO_L1_out_46_U0_fifo_C_drain_PE_2_1100_fifo_cap       (C_drain_IO_L1_out_46_U0_fifo_C_drain_PE_2_1100_fifo_cap),
    .C_drain_IO_L1_out_46_U0_fifo_C_drain_PE_2_1100_num_data_valid (C_drain_IO_L1_out_46_U0_fifo_C_drain_PE_2_1100_num_data_valid),
    .PE_wrapper_2_1_U0_fifo_C_drain_PE_2_1100_fifo_cap             (PE_wrapper_2_1_U0_fifo_C_drain_PE_2_1100_fifo_cap),
    .PE_wrapper_2_1_U0_fifo_C_drain_PE_2_1100_num_data_valid       (PE_wrapper_2_1_U0_fifo_C_drain_PE_2_1100_num_data_valid),
    .fifo_C_drain_PE_2_1_U_if_fifo_cap                             (fifo_C_drain_PE_2_1_U_if_fifo_cap),
    .fifo_C_drain_PE_2_1_U_if_num_data_valid                       (fifo_C_drain_PE_2_1_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_93 #(
    .C_M_AXI_DATA_WIDTH          (C_M_AXI_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (C_M_AXI_GMEM_A_ADDR_WIDTH),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (C_M_AXI_GMEM_A_ARUSER_WIDTH),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (C_M_AXI_GMEM_A_AWUSER_WIDTH),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (C_M_AXI_GMEM_A_BUSER_WIDTH),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (C_M_AXI_GMEM_A_CACHE_VALUE),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (C_M_AXI_GMEM_A_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ID_WIDTH     (C_M_AXI_GMEM_A_ID_WIDTH),
    .C_M_AXI_GMEM_A_PROT_VALUE   (C_M_AXI_GMEM_A_PROT_VALUE),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (C_M_AXI_GMEM_A_RUSER_WIDTH),
    .C_M_AXI_GMEM_A_USER_VALUE   (C_M_AXI_GMEM_A_USER_VALUE),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (C_M_AXI_GMEM_A_WSTRB_WIDTH),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (C_M_AXI_GMEM_A_WUSER_WIDTH),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (C_M_AXI_GMEM_B_ADDR_WIDTH),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (C_M_AXI_GMEM_B_ARUSER_WIDTH),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (C_M_AXI_GMEM_B_AWUSER_WIDTH),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (C_M_AXI_GMEM_B_BUSER_WIDTH),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (C_M_AXI_GMEM_B_CACHE_VALUE),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (C_M_AXI_GMEM_B_DATA_WIDTH),
    .C_M_AXI_GMEM_B_ID_WIDTH     (C_M_AXI_GMEM_B_ID_WIDTH),
    .C_M_AXI_GMEM_B_PROT_VALUE   (C_M_AXI_GMEM_B_PROT_VALUE),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (C_M_AXI_GMEM_B_RUSER_WIDTH),
    .C_M_AXI_GMEM_B_USER_VALUE   (C_M_AXI_GMEM_B_USER_VALUE),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (C_M_AXI_GMEM_B_WSTRB_WIDTH),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (C_M_AXI_GMEM_B_WUSER_WIDTH),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (C_M_AXI_GMEM_C_ADDR_WIDTH),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (C_M_AXI_GMEM_C_ARUSER_WIDTH),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (C_M_AXI_GMEM_C_AWUSER_WIDTH),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (C_M_AXI_GMEM_C_BUSER_WIDTH),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (C_M_AXI_GMEM_C_CACHE_VALUE),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (C_M_AXI_GMEM_C_DATA_WIDTH),
    .C_M_AXI_GMEM_C_ID_WIDTH     (C_M_AXI_GMEM_C_ID_WIDTH),
    .C_M_AXI_GMEM_C_PROT_VALUE   (C_M_AXI_GMEM_C_PROT_VALUE),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (C_M_AXI_GMEM_C_RUSER_WIDTH),
    .C_M_AXI_GMEM_C_USER_VALUE   (C_M_AXI_GMEM_C_USER_VALUE),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (C_M_AXI_GMEM_C_WSTRB_WIDTH),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (C_M_AXI_GMEM_C_WUSER_WIDTH),
    .C_M_AXI_WSTRB_WIDTH         (C_M_AXI_WSTRB_WIDTH),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (C_S_AXI_CONTROL_ADDR_WIDTH),
    .C_S_AXI_CONTROL_DATA_WIDTH  (C_S_AXI_CONTROL_DATA_WIDTH),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (C_S_AXI_CONTROL_WSTRB_WIDTH),
    .C_S_AXI_DATA_WIDTH          (C_S_AXI_DATA_WIDTH),
    .C_S_AXI_WSTRB_WIDTH         (C_S_AXI_WSTRB_WIDTH)
) __rs_kernel3_aux_split_aux_93__inst (
    .C_drain_IO_L1_out_47_U0_fifo_C_C_IO_L1_out_1_1125_num_data_valid (C_drain_IO_L1_out_47_U0_fifo_C_C_IO_L1_out_1_1125_num_data_valid),
    .C_drain_IO_L1_out_47_U0_fifo_C_drain_C_IO_L1_out_1_1125_fifo_cap (C_drain_IO_L1_out_47_U0_fifo_C_drain_C_IO_L1_out_1_1125_fifo_cap),
    .C_drain_IO_L1_out_48_U0_fifo_C_C_IO_L1_out_1_1125_num_data_valid (C_drain_IO_L1_out_48_U0_fifo_C_C_IO_L1_out_1_1125_num_data_valid),
    .C_drain_IO_L1_out_48_U0_fifo_C_drain_C_IO_L1_out_1_1125_fifo_cap (C_drain_IO_L1_out_48_U0_fifo_C_drain_C_IO_L1_out_1_1125_fifo_cap),
    .fifo_C_drain_C_drain_IO_L1_out_1_1_U_if_fifo_cap                 (fifo_C_drain_C_drain_IO_L1_out_1_1_U_if_fifo_cap),
    .fifo_C_drain_C_drain_IO_L1_out_1_1_U_if_num_data_valid           (fifo_C_drain_C_drain_IO_L1_out_1_1_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_94 #(
    .C_M_AXI_DATA_WIDTH          (C_M_AXI_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (C_M_AXI_GMEM_A_ADDR_WIDTH),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (C_M_AXI_GMEM_A_ARUSER_WIDTH),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (C_M_AXI_GMEM_A_AWUSER_WIDTH),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (C_M_AXI_GMEM_A_BUSER_WIDTH),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (C_M_AXI_GMEM_A_CACHE_VALUE),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (C_M_AXI_GMEM_A_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ID_WIDTH     (C_M_AXI_GMEM_A_ID_WIDTH),
    .C_M_AXI_GMEM_A_PROT_VALUE   (C_M_AXI_GMEM_A_PROT_VALUE),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (C_M_AXI_GMEM_A_RUSER_WIDTH),
    .C_M_AXI_GMEM_A_USER_VALUE   (C_M_AXI_GMEM_A_USER_VALUE),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (C_M_AXI_GMEM_A_WSTRB_WIDTH),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (C_M_AXI_GMEM_A_WUSER_WIDTH),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (C_M_AXI_GMEM_B_ADDR_WIDTH),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (C_M_AXI_GMEM_B_ARUSER_WIDTH),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (C_M_AXI_GMEM_B_AWUSER_WIDTH),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (C_M_AXI_GMEM_B_BUSER_WIDTH),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (C_M_AXI_GMEM_B_CACHE_VALUE),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (C_M_AXI_GMEM_B_DATA_WIDTH),
    .C_M_AXI_GMEM_B_ID_WIDTH     (C_M_AXI_GMEM_B_ID_WIDTH),
    .C_M_AXI_GMEM_B_PROT_VALUE   (C_M_AXI_GMEM_B_PROT_VALUE),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (C_M_AXI_GMEM_B_RUSER_WIDTH),
    .C_M_AXI_GMEM_B_USER_VALUE   (C_M_AXI_GMEM_B_USER_VALUE),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (C_M_AXI_GMEM_B_WSTRB_WIDTH),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (C_M_AXI_GMEM_B_WUSER_WIDTH),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (C_M_AXI_GMEM_C_ADDR_WIDTH),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (C_M_AXI_GMEM_C_ARUSER_WIDTH),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (C_M_AXI_GMEM_C_AWUSER_WIDTH),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (C_M_AXI_GMEM_C_BUSER_WIDTH),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (C_M_AXI_GMEM_C_CACHE_VALUE),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (C_M_AXI_GMEM_C_DATA_WIDTH),
    .C_M_AXI_GMEM_C_ID_WIDTH     (C_M_AXI_GMEM_C_ID_WIDTH),
    .C_M_AXI_GMEM_C_PROT_VALUE   (C_M_AXI_GMEM_C_PROT_VALUE),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (C_M_AXI_GMEM_C_RUSER_WIDTH),
    .C_M_AXI_GMEM_C_USER_VALUE   (C_M_AXI_GMEM_C_USER_VALUE),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (C_M_AXI_GMEM_C_WSTRB_WIDTH),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (C_M_AXI_GMEM_C_WUSER_WIDTH),
    .C_M_AXI_WSTRB_WIDTH         (C_M_AXI_WSTRB_WIDTH),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (C_S_AXI_CONTROL_ADDR_WIDTH),
    .C_S_AXI_CONTROL_DATA_WIDTH  (C_S_AXI_CONTROL_DATA_WIDTH),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (C_S_AXI_CONTROL_WSTRB_WIDTH),
    .C_S_AXI_DATA_WIDTH          (C_S_AXI_DATA_WIDTH),
    .C_S_AXI_WSTRB_WIDTH         (C_S_AXI_WSTRB_WIDTH)
) __rs_kernel3_aux_split_aux_94__inst (
    .C_drain_IO_L1_out_47_U0_fifo_C_drain_PE_1_199_fifo_cap       (C_drain_IO_L1_out_47_U0_fifo_C_drain_PE_1_199_fifo_cap),
    .C_drain_IO_L1_out_47_U0_fifo_C_drain_PE_1_199_num_data_valid (C_drain_IO_L1_out_47_U0_fifo_C_drain_PE_1_199_num_data_valid),
    .PE_wrapper_1_1_U0_fifo_C_drain_PE_1_199_fifo_cap             (PE_wrapper_1_1_U0_fifo_C_drain_PE_1_199_fifo_cap),
    .PE_wrapper_1_1_U0_fifo_C_drain_PE_1_199_num_data_valid       (PE_wrapper_1_1_U0_fifo_C_drain_PE_1_199_num_data_valid),
    .fifo_C_drain_PE_1_1_U_if_fifo_cap                            (fifo_C_drain_PE_1_1_U_if_fifo_cap),
    .fifo_C_drain_PE_1_1_U_if_num_data_valid                      (fifo_C_drain_PE_1_1_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_95 #(
    .C_M_AXI_DATA_WIDTH          (C_M_AXI_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (C_M_AXI_GMEM_A_ADDR_WIDTH),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (C_M_AXI_GMEM_A_ARUSER_WIDTH),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (C_M_AXI_GMEM_A_AWUSER_WIDTH),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (C_M_AXI_GMEM_A_BUSER_WIDTH),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (C_M_AXI_GMEM_A_CACHE_VALUE),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (C_M_AXI_GMEM_A_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ID_WIDTH     (C_M_AXI_GMEM_A_ID_WIDTH),
    .C_M_AXI_GMEM_A_PROT_VALUE   (C_M_AXI_GMEM_A_PROT_VALUE),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (C_M_AXI_GMEM_A_RUSER_WIDTH),
    .C_M_AXI_GMEM_A_USER_VALUE   (C_M_AXI_GMEM_A_USER_VALUE),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (C_M_AXI_GMEM_A_WSTRB_WIDTH),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (C_M_AXI_GMEM_A_WUSER_WIDTH),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (C_M_AXI_GMEM_B_ADDR_WIDTH),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (C_M_AXI_GMEM_B_ARUSER_WIDTH),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (C_M_AXI_GMEM_B_AWUSER_WIDTH),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (C_M_AXI_GMEM_B_BUSER_WIDTH),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (C_M_AXI_GMEM_B_CACHE_VALUE),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (C_M_AXI_GMEM_B_DATA_WIDTH),
    .C_M_AXI_GMEM_B_ID_WIDTH     (C_M_AXI_GMEM_B_ID_WIDTH),
    .C_M_AXI_GMEM_B_PROT_VALUE   (C_M_AXI_GMEM_B_PROT_VALUE),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (C_M_AXI_GMEM_B_RUSER_WIDTH),
    .C_M_AXI_GMEM_B_USER_VALUE   (C_M_AXI_GMEM_B_USER_VALUE),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (C_M_AXI_GMEM_B_WSTRB_WIDTH),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (C_M_AXI_GMEM_B_WUSER_WIDTH),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (C_M_AXI_GMEM_C_ADDR_WIDTH),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (C_M_AXI_GMEM_C_ARUSER_WIDTH),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (C_M_AXI_GMEM_C_AWUSER_WIDTH),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (C_M_AXI_GMEM_C_BUSER_WIDTH),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (C_M_AXI_GMEM_C_CACHE_VALUE),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (C_M_AXI_GMEM_C_DATA_WIDTH),
    .C_M_AXI_GMEM_C_ID_WIDTH     (C_M_AXI_GMEM_C_ID_WIDTH),
    .C_M_AXI_GMEM_C_PROT_VALUE   (C_M_AXI_GMEM_C_PROT_VALUE),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (C_M_AXI_GMEM_C_RUSER_WIDTH),
    .C_M_AXI_GMEM_C_USER_VALUE   (C_M_AXI_GMEM_C_USER_VALUE),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (C_M_AXI_GMEM_C_WSTRB_WIDTH),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (C_M_AXI_GMEM_C_WUSER_WIDTH),
    .C_M_AXI_WSTRB_WIDTH         (C_M_AXI_WSTRB_WIDTH),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (C_S_AXI_CONTROL_ADDR_WIDTH),
    .C_S_AXI_CONTROL_DATA_WIDTH  (C_S_AXI_CONTROL_DATA_WIDTH),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (C_S_AXI_CONTROL_WSTRB_WIDTH),
    .C_S_AXI_DATA_WIDTH          (C_S_AXI_DATA_WIDTH),
    .C_S_AXI_WSTRB_WIDTH         (C_S_AXI_WSTRB_WIDTH)
) __rs_kernel3_aux_split_aux_95__inst (
    .C_drain_IO_L1_out_48_U0_fifo_C_C_IO_L1_out_1_0124_num_data_valid (C_drain_IO_L1_out_48_U0_fifo_C_C_IO_L1_out_1_0124_num_data_valid),
    .C_drain_IO_L1_out_48_U0_fifo_C_drain_C_IO_L1_out_1_0124_fifo_cap (C_drain_IO_L1_out_48_U0_fifo_C_drain_C_IO_L1_out_1_0124_fifo_cap),
    .C_drain_IO_L2_out_boundary_U0_fifo_C_C_IO_L1_out_1_0124_fifo_cap (C_drain_IO_L2_out_boundary_U0_fifo_C_C_IO_L1_out_1_0124_fifo_cap),
    .C_drain_IO_L2_out_boundary_U0_fifo_C_C_L1_1_0124_num_data_valid  (C_drain_IO_L2_out_boundary_U0_fifo_C_C_L1_1_0124_num_data_valid),
    .fifo_C_drain_C_drain_IO_L1_out_1_0_U_if_fifo_cap                 (fifo_C_drain_C_drain_IO_L1_out_1_0_U_if_fifo_cap),
    .fifo_C_drain_C_drain_IO_L1_out_1_0_U_if_num_data_valid           (fifo_C_drain_C_drain_IO_L1_out_1_0_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_96 #(
    .C_M_AXI_DATA_WIDTH          (C_M_AXI_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (C_M_AXI_GMEM_A_ADDR_WIDTH),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (C_M_AXI_GMEM_A_ARUSER_WIDTH),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (C_M_AXI_GMEM_A_AWUSER_WIDTH),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (C_M_AXI_GMEM_A_BUSER_WIDTH),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (C_M_AXI_GMEM_A_CACHE_VALUE),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (C_M_AXI_GMEM_A_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ID_WIDTH     (C_M_AXI_GMEM_A_ID_WIDTH),
    .C_M_AXI_GMEM_A_PROT_VALUE   (C_M_AXI_GMEM_A_PROT_VALUE),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (C_M_AXI_GMEM_A_RUSER_WIDTH),
    .C_M_AXI_GMEM_A_USER_VALUE   (C_M_AXI_GMEM_A_USER_VALUE),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (C_M_AXI_GMEM_A_WSTRB_WIDTH),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (C_M_AXI_GMEM_A_WUSER_WIDTH),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (C_M_AXI_GMEM_B_ADDR_WIDTH),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (C_M_AXI_GMEM_B_ARUSER_WIDTH),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (C_M_AXI_GMEM_B_AWUSER_WIDTH),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (C_M_AXI_GMEM_B_BUSER_WIDTH),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (C_M_AXI_GMEM_B_CACHE_VALUE),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (C_M_AXI_GMEM_B_DATA_WIDTH),
    .C_M_AXI_GMEM_B_ID_WIDTH     (C_M_AXI_GMEM_B_ID_WIDTH),
    .C_M_AXI_GMEM_B_PROT_VALUE   (C_M_AXI_GMEM_B_PROT_VALUE),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (C_M_AXI_GMEM_B_RUSER_WIDTH),
    .C_M_AXI_GMEM_B_USER_VALUE   (C_M_AXI_GMEM_B_USER_VALUE),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (C_M_AXI_GMEM_B_WSTRB_WIDTH),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (C_M_AXI_GMEM_B_WUSER_WIDTH),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (C_M_AXI_GMEM_C_ADDR_WIDTH),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (C_M_AXI_GMEM_C_ARUSER_WIDTH),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (C_M_AXI_GMEM_C_AWUSER_WIDTH),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (C_M_AXI_GMEM_C_BUSER_WIDTH),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (C_M_AXI_GMEM_C_CACHE_VALUE),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (C_M_AXI_GMEM_C_DATA_WIDTH),
    .C_M_AXI_GMEM_C_ID_WIDTH     (C_M_AXI_GMEM_C_ID_WIDTH),
    .C_M_AXI_GMEM_C_PROT_VALUE   (C_M_AXI_GMEM_C_PROT_VALUE),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (C_M_AXI_GMEM_C_RUSER_WIDTH),
    .C_M_AXI_GMEM_C_USER_VALUE   (C_M_AXI_GMEM_C_USER_VALUE),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (C_M_AXI_GMEM_C_WSTRB_WIDTH),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (C_M_AXI_GMEM_C_WUSER_WIDTH),
    .C_M_AXI_WSTRB_WIDTH         (C_M_AXI_WSTRB_WIDTH),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (C_S_AXI_CONTROL_ADDR_WIDTH),
    .C_S_AXI_CONTROL_DATA_WIDTH  (C_S_AXI_CONTROL_DATA_WIDTH),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (C_S_AXI_CONTROL_WSTRB_WIDTH),
    .C_S_AXI_DATA_WIDTH          (C_S_AXI_DATA_WIDTH),
    .C_S_AXI_WSTRB_WIDTH         (C_S_AXI_WSTRB_WIDTH)
) __rs_kernel3_aux_split_aux_96__inst (
    .C_drain_IO_L1_out_48_U0_fifo_C_drain_PE_0_198_fifo_cap       (C_drain_IO_L1_out_48_U0_fifo_C_drain_PE_0_198_fifo_cap),
    .C_drain_IO_L1_out_48_U0_fifo_C_drain_PE_0_198_num_data_valid (C_drain_IO_L1_out_48_U0_fifo_C_drain_PE_0_198_num_data_valid),
    .PE_wrapper_0_1_U0_fifo_C_drain_PE_0_198_fifo_cap             (PE_wrapper_0_1_U0_fifo_C_drain_PE_0_198_fifo_cap),
    .PE_wrapper_0_1_U0_fifo_C_drain_PE_0_198_num_data_valid       (PE_wrapper_0_1_U0_fifo_C_drain_PE_0_198_num_data_valid),
    .fifo_C_drain_PE_0_1_U_if_fifo_cap                            (fifo_C_drain_PE_0_1_U_if_fifo_cap),
    .fifo_C_drain_PE_0_1_U_if_num_data_valid                      (fifo_C_drain_PE_0_1_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_97 #(
    .C_M_AXI_DATA_WIDTH          (C_M_AXI_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (C_M_AXI_GMEM_A_ADDR_WIDTH),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (C_M_AXI_GMEM_A_ARUSER_WIDTH),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (C_M_AXI_GMEM_A_AWUSER_WIDTH),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (C_M_AXI_GMEM_A_BUSER_WIDTH),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (C_M_AXI_GMEM_A_CACHE_VALUE),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (C_M_AXI_GMEM_A_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ID_WIDTH     (C_M_AXI_GMEM_A_ID_WIDTH),
    .C_M_AXI_GMEM_A_PROT_VALUE   (C_M_AXI_GMEM_A_PROT_VALUE),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (C_M_AXI_GMEM_A_RUSER_WIDTH),
    .C_M_AXI_GMEM_A_USER_VALUE   (C_M_AXI_GMEM_A_USER_VALUE),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (C_M_AXI_GMEM_A_WSTRB_WIDTH),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (C_M_AXI_GMEM_A_WUSER_WIDTH),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (C_M_AXI_GMEM_B_ADDR_WIDTH),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (C_M_AXI_GMEM_B_ARUSER_WIDTH),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (C_M_AXI_GMEM_B_AWUSER_WIDTH),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (C_M_AXI_GMEM_B_BUSER_WIDTH),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (C_M_AXI_GMEM_B_CACHE_VALUE),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (C_M_AXI_GMEM_B_DATA_WIDTH),
    .C_M_AXI_GMEM_B_ID_WIDTH     (C_M_AXI_GMEM_B_ID_WIDTH),
    .C_M_AXI_GMEM_B_PROT_VALUE   (C_M_AXI_GMEM_B_PROT_VALUE),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (C_M_AXI_GMEM_B_RUSER_WIDTH),
    .C_M_AXI_GMEM_B_USER_VALUE   (C_M_AXI_GMEM_B_USER_VALUE),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (C_M_AXI_GMEM_B_WSTRB_WIDTH),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (C_M_AXI_GMEM_B_WUSER_WIDTH),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (C_M_AXI_GMEM_C_ADDR_WIDTH),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (C_M_AXI_GMEM_C_ARUSER_WIDTH),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (C_M_AXI_GMEM_C_AWUSER_WIDTH),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (C_M_AXI_GMEM_C_BUSER_WIDTH),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (C_M_AXI_GMEM_C_CACHE_VALUE),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (C_M_AXI_GMEM_C_DATA_WIDTH),
    .C_M_AXI_GMEM_C_ID_WIDTH     (C_M_AXI_GMEM_C_ID_WIDTH),
    .C_M_AXI_GMEM_C_PROT_VALUE   (C_M_AXI_GMEM_C_PROT_VALUE),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (C_M_AXI_GMEM_C_RUSER_WIDTH),
    .C_M_AXI_GMEM_C_USER_VALUE   (C_M_AXI_GMEM_C_USER_VALUE),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (C_M_AXI_GMEM_C_WSTRB_WIDTH),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (C_M_AXI_GMEM_C_WUSER_WIDTH),
    .C_M_AXI_WSTRB_WIDTH         (C_M_AXI_WSTRB_WIDTH),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (C_S_AXI_CONTROL_ADDR_WIDTH),
    .C_S_AXI_CONTROL_DATA_WIDTH  (C_S_AXI_CONTROL_DATA_WIDTH),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (C_S_AXI_CONTROL_WSTRB_WIDTH),
    .C_S_AXI_DATA_WIDTH          (C_S_AXI_DATA_WIDTH),
    .C_S_AXI_WSTRB_WIDTH         (C_S_AXI_WSTRB_WIDTH)
) __rs_kernel3_aux_split_aux_97__inst (
    .C_drain_IO_L1_out_U0_fifo_C_C_IO_L1_out_0_12123_num_data_valid   (C_drain_IO_L1_out_U0_fifo_C_C_IO_L1_out_0_12123_num_data_valid),
    .C_drain_IO_L1_out_U0_fifo_C_drain_C_IO_L1_out_0_12123_fifo_cap   (C_drain_IO_L1_out_U0_fifo_C_drain_C_IO_L1_out_0_12123_fifo_cap),
    .C_drain_IO_L1_out_boundary_U0_fifo_C_C_IO_L1_out_0_12123_cap     (C_drain_IO_L1_out_boundary_U0_fifo_C_C_IO_L1_out_0_12123_cap),
    .C_drain_IO_L1_out_boundary_U0_fifo_C_C_L1_0_12123_num_data_valid (C_drain_IO_L1_out_boundary_U0_fifo_C_C_L1_0_12123_num_data_valid),
    .fifo_C_drain_C_drain_IO_L1_out_0_12_U_if_fifo_cap                (fifo_C_drain_C_drain_IO_L1_out_0_12_U_if_fifo_cap),
    .fifo_C_drain_C_drain_IO_L1_out_0_12_U_if_num_data_valid          (fifo_C_drain_C_drain_IO_L1_out_0_12_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_98 #(
    .C_M_AXI_DATA_WIDTH          (C_M_AXI_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (C_M_AXI_GMEM_A_ADDR_WIDTH),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (C_M_AXI_GMEM_A_ARUSER_WIDTH),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (C_M_AXI_GMEM_A_AWUSER_WIDTH),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (C_M_AXI_GMEM_A_BUSER_WIDTH),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (C_M_AXI_GMEM_A_CACHE_VALUE),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (C_M_AXI_GMEM_A_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ID_WIDTH     (C_M_AXI_GMEM_A_ID_WIDTH),
    .C_M_AXI_GMEM_A_PROT_VALUE   (C_M_AXI_GMEM_A_PROT_VALUE),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (C_M_AXI_GMEM_A_RUSER_WIDTH),
    .C_M_AXI_GMEM_A_USER_VALUE   (C_M_AXI_GMEM_A_USER_VALUE),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (C_M_AXI_GMEM_A_WSTRB_WIDTH),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (C_M_AXI_GMEM_A_WUSER_WIDTH),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (C_M_AXI_GMEM_B_ADDR_WIDTH),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (C_M_AXI_GMEM_B_ARUSER_WIDTH),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (C_M_AXI_GMEM_B_AWUSER_WIDTH),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (C_M_AXI_GMEM_B_BUSER_WIDTH),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (C_M_AXI_GMEM_B_CACHE_VALUE),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (C_M_AXI_GMEM_B_DATA_WIDTH),
    .C_M_AXI_GMEM_B_ID_WIDTH     (C_M_AXI_GMEM_B_ID_WIDTH),
    .C_M_AXI_GMEM_B_PROT_VALUE   (C_M_AXI_GMEM_B_PROT_VALUE),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (C_M_AXI_GMEM_B_RUSER_WIDTH),
    .C_M_AXI_GMEM_B_USER_VALUE   (C_M_AXI_GMEM_B_USER_VALUE),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (C_M_AXI_GMEM_B_WSTRB_WIDTH),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (C_M_AXI_GMEM_B_WUSER_WIDTH),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (C_M_AXI_GMEM_C_ADDR_WIDTH),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (C_M_AXI_GMEM_C_ARUSER_WIDTH),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (C_M_AXI_GMEM_C_AWUSER_WIDTH),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (C_M_AXI_GMEM_C_BUSER_WIDTH),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (C_M_AXI_GMEM_C_CACHE_VALUE),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (C_M_AXI_GMEM_C_DATA_WIDTH),
    .C_M_AXI_GMEM_C_ID_WIDTH     (C_M_AXI_GMEM_C_ID_WIDTH),
    .C_M_AXI_GMEM_C_PROT_VALUE   (C_M_AXI_GMEM_C_PROT_VALUE),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (C_M_AXI_GMEM_C_RUSER_WIDTH),
    .C_M_AXI_GMEM_C_USER_VALUE   (C_M_AXI_GMEM_C_USER_VALUE),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (C_M_AXI_GMEM_C_WSTRB_WIDTH),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (C_M_AXI_GMEM_C_WUSER_WIDTH),
    .C_M_AXI_WSTRB_WIDTH         (C_M_AXI_WSTRB_WIDTH),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (C_S_AXI_CONTROL_ADDR_WIDTH),
    .C_S_AXI_CONTROL_DATA_WIDTH  (C_S_AXI_CONTROL_DATA_WIDTH),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (C_S_AXI_CONTROL_WSTRB_WIDTH),
    .C_S_AXI_DATA_WIDTH          (C_S_AXI_DATA_WIDTH),
    .C_S_AXI_WSTRB_WIDTH         (C_S_AXI_WSTRB_WIDTH)
) __rs_kernel3_aux_split_aux_98__inst (
    .C_drain_IO_L1_out_U0_fifo_C_drain_PE_11_096_fifo_cap       (C_drain_IO_L1_out_U0_fifo_C_drain_PE_11_096_fifo_cap),
    .C_drain_IO_L1_out_U0_fifo_C_drain_PE_11_096_num_data_valid (C_drain_IO_L1_out_U0_fifo_C_drain_PE_11_096_num_data_valid),
    .PE_wrapper_11_0_U0_fifo_C_drain_PE_11_096_fifo_cap         (PE_wrapper_11_0_U0_fifo_C_drain_PE_11_096_fifo_cap),
    .PE_wrapper_11_0_U0_fifo_C_drain_PE_11_096_num_data_valid   (PE_wrapper_11_0_U0_fifo_C_drain_PE_11_096_num_data_valid),
    .fifo_C_drain_PE_11_0_U_if_fifo_cap                         (fifo_C_drain_PE_11_0_U_if_fifo_cap),
    .fifo_C_drain_PE_11_0_U_if_num_data_valid                   (fifo_C_drain_PE_11_0_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_99 #(
    .C_M_AXI_DATA_WIDTH          (C_M_AXI_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (C_M_AXI_GMEM_A_ADDR_WIDTH),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (C_M_AXI_GMEM_A_ARUSER_WIDTH),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (C_M_AXI_GMEM_A_AWUSER_WIDTH),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (C_M_AXI_GMEM_A_BUSER_WIDTH),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (C_M_AXI_GMEM_A_CACHE_VALUE),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (C_M_AXI_GMEM_A_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ID_WIDTH     (C_M_AXI_GMEM_A_ID_WIDTH),
    .C_M_AXI_GMEM_A_PROT_VALUE   (C_M_AXI_GMEM_A_PROT_VALUE),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (C_M_AXI_GMEM_A_RUSER_WIDTH),
    .C_M_AXI_GMEM_A_USER_VALUE   (C_M_AXI_GMEM_A_USER_VALUE),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (C_M_AXI_GMEM_A_WSTRB_WIDTH),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (C_M_AXI_GMEM_A_WUSER_WIDTH),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (C_M_AXI_GMEM_B_ADDR_WIDTH),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (C_M_AXI_GMEM_B_ARUSER_WIDTH),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (C_M_AXI_GMEM_B_AWUSER_WIDTH),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (C_M_AXI_GMEM_B_BUSER_WIDTH),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (C_M_AXI_GMEM_B_CACHE_VALUE),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (C_M_AXI_GMEM_B_DATA_WIDTH),
    .C_M_AXI_GMEM_B_ID_WIDTH     (C_M_AXI_GMEM_B_ID_WIDTH),
    .C_M_AXI_GMEM_B_PROT_VALUE   (C_M_AXI_GMEM_B_PROT_VALUE),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (C_M_AXI_GMEM_B_RUSER_WIDTH),
    .C_M_AXI_GMEM_B_USER_VALUE   (C_M_AXI_GMEM_B_USER_VALUE),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (C_M_AXI_GMEM_B_WSTRB_WIDTH),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (C_M_AXI_GMEM_B_WUSER_WIDTH),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (C_M_AXI_GMEM_C_ADDR_WIDTH),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (C_M_AXI_GMEM_C_ARUSER_WIDTH),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (C_M_AXI_GMEM_C_AWUSER_WIDTH),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (C_M_AXI_GMEM_C_BUSER_WIDTH),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (C_M_AXI_GMEM_C_CACHE_VALUE),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (C_M_AXI_GMEM_C_DATA_WIDTH),
    .C_M_AXI_GMEM_C_ID_WIDTH     (C_M_AXI_GMEM_C_ID_WIDTH),
    .C_M_AXI_GMEM_C_PROT_VALUE   (C_M_AXI_GMEM_C_PROT_VALUE),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (C_M_AXI_GMEM_C_RUSER_WIDTH),
    .C_M_AXI_GMEM_C_USER_VALUE   (C_M_AXI_GMEM_C_USER_VALUE),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (C_M_AXI_GMEM_C_WSTRB_WIDTH),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (C_M_AXI_GMEM_C_WUSER_WIDTH),
    .C_M_AXI_WSTRB_WIDTH         (C_M_AXI_WSTRB_WIDTH),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (C_S_AXI_CONTROL_ADDR_WIDTH),
    .C_S_AXI_CONTROL_DATA_WIDTH  (C_S_AXI_CONTROL_DATA_WIDTH),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (C_S_AXI_CONTROL_WSTRB_WIDTH),
    .C_S_AXI_DATA_WIDTH          (C_S_AXI_DATA_WIDTH),
    .C_S_AXI_WSTRB_WIDTH         (C_S_AXI_WSTRB_WIDTH)
) __rs_kernel3_aux_split_aux_99__inst (
    .C_drain_IO_L1_out_boundary_36_U0_fifo_C_PE_12_1110_fifo_cap     (C_drain_IO_L1_out_boundary_36_U0_fifo_C_PE_12_1110_fifo_cap),
    .C_drain_IO_L1_out_boundary_36_U0_fifo_PE_12_1110_num_data_valid (C_drain_IO_L1_out_boundary_36_U0_fifo_PE_12_1110_num_data_valid),
    .PE_wrapper_12_1_U0_fifo_C_drain_PE_12_1110_fifo_cap             (PE_wrapper_12_1_U0_fifo_C_drain_PE_12_1110_fifo_cap),
    .PE_wrapper_12_1_U0_fifo_C_drain_PE_12_1110_num_data_valid       (PE_wrapper_12_1_U0_fifo_C_drain_PE_12_1110_num_data_valid),
    .fifo_C_drain_PE_12_1_U_if_fifo_cap                              (fifo_C_drain_PE_12_1_U_if_fifo_cap),
    .fifo_C_drain_PE_12_1_U_if_num_data_valid                        (fifo_C_drain_PE_12_1_U_if_num_data_valid)
);

__rs_kernel3_aux_split_aux_9 #(
    .C_M_AXI_DATA_WIDTH          (C_M_AXI_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ADDR_WIDTH   (C_M_AXI_GMEM_A_ADDR_WIDTH),
    .C_M_AXI_GMEM_A_ARUSER_WIDTH (C_M_AXI_GMEM_A_ARUSER_WIDTH),
    .C_M_AXI_GMEM_A_AWUSER_WIDTH (C_M_AXI_GMEM_A_AWUSER_WIDTH),
    .C_M_AXI_GMEM_A_BUSER_WIDTH  (C_M_AXI_GMEM_A_BUSER_WIDTH),
    .C_M_AXI_GMEM_A_CACHE_VALUE  (C_M_AXI_GMEM_A_CACHE_VALUE),
    .C_M_AXI_GMEM_A_DATA_WIDTH   (C_M_AXI_GMEM_A_DATA_WIDTH),
    .C_M_AXI_GMEM_A_ID_WIDTH     (C_M_AXI_GMEM_A_ID_WIDTH),
    .C_M_AXI_GMEM_A_PROT_VALUE   (C_M_AXI_GMEM_A_PROT_VALUE),
    .C_M_AXI_GMEM_A_RUSER_WIDTH  (C_M_AXI_GMEM_A_RUSER_WIDTH),
    .C_M_AXI_GMEM_A_USER_VALUE   (C_M_AXI_GMEM_A_USER_VALUE),
    .C_M_AXI_GMEM_A_WSTRB_WIDTH  (C_M_AXI_GMEM_A_WSTRB_WIDTH),
    .C_M_AXI_GMEM_A_WUSER_WIDTH  (C_M_AXI_GMEM_A_WUSER_WIDTH),
    .C_M_AXI_GMEM_B_ADDR_WIDTH   (C_M_AXI_GMEM_B_ADDR_WIDTH),
    .C_M_AXI_GMEM_B_ARUSER_WIDTH (C_M_AXI_GMEM_B_ARUSER_WIDTH),
    .C_M_AXI_GMEM_B_AWUSER_WIDTH (C_M_AXI_GMEM_B_AWUSER_WIDTH),
    .C_M_AXI_GMEM_B_BUSER_WIDTH  (C_M_AXI_GMEM_B_BUSER_WIDTH),
    .C_M_AXI_GMEM_B_CACHE_VALUE  (C_M_AXI_GMEM_B_CACHE_VALUE),
    .C_M_AXI_GMEM_B_DATA_WIDTH   (C_M_AXI_GMEM_B_DATA_WIDTH),
    .C_M_AXI_GMEM_B_ID_WIDTH     (C_M_AXI_GMEM_B_ID_WIDTH),
    .C_M_AXI_GMEM_B_PROT_VALUE   (C_M_AXI_GMEM_B_PROT_VALUE),
    .C_M_AXI_GMEM_B_RUSER_WIDTH  (C_M_AXI_GMEM_B_RUSER_WIDTH),
    .C_M_AXI_GMEM_B_USER_VALUE   (C_M_AXI_GMEM_B_USER_VALUE),
    .C_M_AXI_GMEM_B_WSTRB_WIDTH  (C_M_AXI_GMEM_B_WSTRB_WIDTH),
    .C_M_AXI_GMEM_B_WUSER_WIDTH  (C_M_AXI_GMEM_B_WUSER_WIDTH),
    .C_M_AXI_GMEM_C_ADDR_WIDTH   (C_M_AXI_GMEM_C_ADDR_WIDTH),
    .C_M_AXI_GMEM_C_ARUSER_WIDTH (C_M_AXI_GMEM_C_ARUSER_WIDTH),
    .C_M_AXI_GMEM_C_AWUSER_WIDTH (C_M_AXI_GMEM_C_AWUSER_WIDTH),
    .C_M_AXI_GMEM_C_BUSER_WIDTH  (C_M_AXI_GMEM_C_BUSER_WIDTH),
    .C_M_AXI_GMEM_C_CACHE_VALUE  (C_M_AXI_GMEM_C_CACHE_VALUE),
    .C_M_AXI_GMEM_C_DATA_WIDTH   (C_M_AXI_GMEM_C_DATA_WIDTH),
    .C_M_AXI_GMEM_C_ID_WIDTH     (C_M_AXI_GMEM_C_ID_WIDTH),
    .C_M_AXI_GMEM_C_PROT_VALUE   (C_M_AXI_GMEM_C_PROT_VALUE),
    .C_M_AXI_GMEM_C_RUSER_WIDTH  (C_M_AXI_GMEM_C_RUSER_WIDTH),
    .C_M_AXI_GMEM_C_USER_VALUE   (C_M_AXI_GMEM_C_USER_VALUE),
    .C_M_AXI_GMEM_C_WSTRB_WIDTH  (C_M_AXI_GMEM_C_WSTRB_WIDTH),
    .C_M_AXI_GMEM_C_WUSER_WIDTH  (C_M_AXI_GMEM_C_WUSER_WIDTH),
    .C_M_AXI_WSTRB_WIDTH         (C_M_AXI_WSTRB_WIDTH),
    .C_S_AXI_CONTROL_ADDR_WIDTH  (C_S_AXI_CONTROL_ADDR_WIDTH),
    .C_S_AXI_CONTROL_DATA_WIDTH  (C_S_AXI_CONTROL_DATA_WIDTH),
    .C_S_AXI_CONTROL_WSTRB_WIDTH (C_S_AXI_CONTROL_WSTRB_WIDTH),
    .C_S_AXI_DATA_WIDTH          (C_S_AXI_DATA_WIDTH),
    .C_S_AXI_WSTRB_WIDTH         (C_S_AXI_WSTRB_WIDTH)
) __rs_kernel3_aux_split_aux_9__inst (
    .A_IO_L2_in_1_U0_fifo_A_PE_1_021_fifo_cap         (A_IO_L2_in_1_U0_fifo_A_PE_1_021_fifo_cap),
    .A_IO_L2_in_1_U0_fifo_A_PE_1_021_num_data_valid   (A_IO_L2_in_1_U0_fifo_A_PE_1_021_num_data_valid),
    .PE_wrapper_1_0_U0_fifo_A_PE_1_021_fifo_cap       (PE_wrapper_1_0_U0_fifo_A_PE_1_021_fifo_cap),
    .PE_wrapper_1_0_U0_fifo_A_PE_1_021_num_data_valid (PE_wrapper_1_0_U0_fifo_A_PE_1_021_num_data_valid),
    .fifo_A_PE_1_0_U_if_fifo_cap                      (fifo_A_PE_1_0_U_if_fifo_cap),
    .fifo_A_PE_1_0_U_if_num_data_valid                (fifo_A_PE_1_0_U_if_num_data_valid)
);

kernel3_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH (C_S_AXI_CONTROL_ADDR_WIDTH),
    .C_S_AXI_DATA_WIDTH (C_S_AXI_CONTROL_DATA_WIDTH)
) control_s_axi_U (
    .A           (control_s_axi_U_A),
    .ACLK        (ap_clk),
    .ACLK_EN     ( 1'b1),
    .ARADDR      (s_axi_control_ARADDR),
    .ARESET      (control_s_axi_U_ARESET),
    .ARREADY     (s_axi_control_ARREADY),
    .ARVALID     (s_axi_control_ARVALID),
    .AWADDR      (s_axi_control_AWADDR),
    .AWREADY     (s_axi_control_AWREADY),
    .AWVALID     (s_axi_control_AWVALID),
    .B           (control_s_axi_U_B),
    .BREADY      (s_axi_control_BREADY),
    .BRESP       (s_axi_control_BRESP),
    .BVALID      (s_axi_control_BVALID),
    .C           (control_s_axi_U_C),
    .RDATA       (s_axi_control_RDATA),
    .RREADY      (s_axi_control_RREADY),
    .RRESP       (s_axi_control_RRESP),
    .RVALID      (s_axi_control_RVALID),
    .WDATA       (s_axi_control_WDATA),
    .WREADY      (s_axi_control_WREADY),
    .WSTRB       (s_axi_control_WSTRB),
    .WVALID      (s_axi_control_WVALID),
    .ap_continue (control_s_axi_U_ap_continue),
    .ap_done     (control_s_axi_U_ap_done),
    .ap_idle     (control_s_axi_U_ap_idle),
    .ap_ready    (control_s_axi_U_ap_ready),
    .ap_start    (control_s_axi_U_ap_start),
    .interrupt   (interrupt)
);

kernel3_entry_proc entry_proc_U0 (
    .C                  (control_s_axi_U_C),
    .C_c_din            (entry_proc_U0_C_c_din_1),
    .C_c_fifo_cap       (entry_proc_U0_C_c_fifo_cap),
    .C_c_full_n         (C_c_U_if_full_n),
    .C_c_num_data_valid (entry_proc_U0_C_c_num_data_valid),
    .C_c_write          (entry_proc_U0_C_c_write_1),
    .ap_clk             (ap_clk),
    .ap_continue        ( 1'b1),
    .ap_idle            (entry_proc_U0_ap_idle_1),
    .ap_ready           (entry_proc_U0_ap_ready_1),
    .ap_rst             (entry_proc_U0_ap_rst),
    .ap_start           (entry_proc_U0_ap_start_1)
);

kernel3_fifo_w256_d2_S fifo_A_A_IO_L2_in_0_U (
    .clk               (ap_clk),
    .if_din            (A_IO_L3_in_U0_fifo_A_A_IO_L2_in_01_din_1),
    .if_dout           (fifo_A_A_IO_L2_in_0_U_if_dout),
    .if_empty_n        (fifo_A_A_IO_L2_in_0_U_if_empty_n),
    .if_fifo_cap       (fifo_A_A_IO_L2_in_0_U_if_fifo_cap),
    .if_full_n         (fifo_A_A_IO_L2_in_0_U_if_full_n),
    .if_num_data_valid (fifo_A_A_IO_L2_in_0_U_if_num_data_valid),
    .if_read           (A_IO_L2_in_U0_fifo_A_A_IO_L2_in_01_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (A_IO_L3_in_U0_fifo_A_A_IO_L2_in_01_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_A_A_IO_L2_in_0_U_reset)
);

kernel3_fifo_w256_d2_S fifo_A_A_IO_L2_in_10_U (
    .clk               (ap_clk),
    .if_din            (A_IO_L2_in_9_U0_fifo_A_A_IO_L2_in_1013_din_1),
    .if_dout           (fifo_A_A_IO_L2_in_10_U_if_dout),
    .if_empty_n        (fifo_A_A_IO_L2_in_10_U_if_empty_n),
    .if_fifo_cap       (fifo_A_A_IO_L2_in_10_U_if_fifo_cap),
    .if_full_n         (fifo_A_A_IO_L2_in_10_U_if_full_n),
    .if_num_data_valid (fifo_A_A_IO_L2_in_10_U_if_num_data_valid),
    .if_read           (A_IO_L2_in_10_U0_fifo_A_A_IO_L2_in_1013_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (A_IO_L2_in_9_U0_fifo_A_A_IO_L2_in_1013_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_A_A_IO_L2_in_10_U_reset)
);

kernel3_fifo_w256_d2_S fifo_A_A_IO_L2_in_11_U (
    .clk               (ap_clk),
    .if_din            (A_IO_L2_in_10_U0_fifo_A_A_IO_L2_in_1114_din_1),
    .if_dout           (fifo_A_A_IO_L2_in_11_U_if_dout),
    .if_empty_n        (fifo_A_A_IO_L2_in_11_U_if_empty_n),
    .if_fifo_cap       (fifo_A_A_IO_L2_in_11_U_if_fifo_cap),
    .if_full_n         (fifo_A_A_IO_L2_in_11_U_if_full_n),
    .if_num_data_valid (fifo_A_A_IO_L2_in_11_U_if_num_data_valid),
    .if_read           (A_IO_L2_in_11_U0_fifo_A_A_IO_L2_in_1114_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (A_IO_L2_in_10_U0_fifo_A_A_IO_L2_in_1114_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_A_A_IO_L2_in_11_U_reset)
);

kernel3_fifo_w256_d2_S fifo_A_A_IO_L2_in_12_U (
    .clk               (ap_clk),
    .if_din            (A_IO_L2_in_11_U0_fifo_A_A_IO_L2_in_1215_din_1),
    .if_dout           (fifo_A_A_IO_L2_in_12_U_if_dout),
    .if_empty_n        (fifo_A_A_IO_L2_in_12_U_if_empty_n),
    .if_fifo_cap       (fifo_A_A_IO_L2_in_12_U_if_fifo_cap),
    .if_full_n         (fifo_A_A_IO_L2_in_12_U_if_full_n),
    .if_num_data_valid (fifo_A_A_IO_L2_in_12_U_if_num_data_valid),
    .if_read           (A_IO_L2_in_boundary_U0_fifo_A_A_L2_in_1215_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (A_IO_L2_in_11_U0_fifo_A_A_IO_L2_in_1215_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_A_A_IO_L2_in_12_U_reset)
);

kernel3_fifo_w256_d2_S fifo_A_A_IO_L2_in_1_U (
    .clk               (ap_clk),
    .if_din            (A_IO_L2_in_U0_fifo_A_A_IO_L2_in_14_din_1),
    .if_dout           (fifo_A_A_IO_L2_in_1_U_if_dout),
    .if_empty_n        (fifo_A_A_IO_L2_in_1_U_if_empty_n),
    .if_fifo_cap       (fifo_A_A_IO_L2_in_1_U_if_fifo_cap),
    .if_full_n         (fifo_A_A_IO_L2_in_1_U_if_full_n),
    .if_num_data_valid (fifo_A_A_IO_L2_in_1_U_if_num_data_valid),
    .if_read           (A_IO_L2_in_1_U0_fifo_A_A_IO_L2_in_14_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (A_IO_L2_in_U0_fifo_A_A_IO_L2_in_14_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_A_A_IO_L2_in_1_U_reset)
);

kernel3_fifo_w256_d2_S fifo_A_A_IO_L2_in_2_U (
    .clk               (ap_clk),
    .if_din            (A_IO_L2_in_1_U0_fifo_A_A_IO_L2_in_25_din_1),
    .if_dout           (fifo_A_A_IO_L2_in_2_U_if_dout),
    .if_empty_n        (fifo_A_A_IO_L2_in_2_U_if_empty_n),
    .if_fifo_cap       (fifo_A_A_IO_L2_in_2_U_if_fifo_cap),
    .if_full_n         (fifo_A_A_IO_L2_in_2_U_if_full_n),
    .if_num_data_valid (fifo_A_A_IO_L2_in_2_U_if_num_data_valid),
    .if_read           (A_IO_L2_in_2_U0_fifo_A_A_IO_L2_in_25_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (A_IO_L2_in_1_U0_fifo_A_A_IO_L2_in_25_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_A_A_IO_L2_in_2_U_reset)
);

kernel3_fifo_w256_d2_S fifo_A_A_IO_L2_in_3_U (
    .clk               (ap_clk),
    .if_din            (A_IO_L2_in_2_U0_fifo_A_A_IO_L2_in_36_din_1),
    .if_dout           (fifo_A_A_IO_L2_in_3_U_if_dout),
    .if_empty_n        (fifo_A_A_IO_L2_in_3_U_if_empty_n),
    .if_fifo_cap       (fifo_A_A_IO_L2_in_3_U_if_fifo_cap),
    .if_full_n         (fifo_A_A_IO_L2_in_3_U_if_full_n),
    .if_num_data_valid (fifo_A_A_IO_L2_in_3_U_if_num_data_valid),
    .if_read           (A_IO_L2_in_3_U0_fifo_A_A_IO_L2_in_36_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (A_IO_L2_in_2_U0_fifo_A_A_IO_L2_in_36_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_A_A_IO_L2_in_3_U_reset)
);

kernel3_fifo_w256_d2_S fifo_A_A_IO_L2_in_4_U (
    .clk               (ap_clk),
    .if_din            (A_IO_L2_in_3_U0_fifo_A_A_IO_L2_in_47_din_1),
    .if_dout           (fifo_A_A_IO_L2_in_4_U_if_dout),
    .if_empty_n        (fifo_A_A_IO_L2_in_4_U_if_empty_n),
    .if_fifo_cap       (fifo_A_A_IO_L2_in_4_U_if_fifo_cap),
    .if_full_n         (fifo_A_A_IO_L2_in_4_U_if_full_n),
    .if_num_data_valid (fifo_A_A_IO_L2_in_4_U_if_num_data_valid),
    .if_read           (A_IO_L2_in_4_U0_fifo_A_A_IO_L2_in_47_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (A_IO_L2_in_3_U0_fifo_A_A_IO_L2_in_47_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_A_A_IO_L2_in_4_U_reset)
);

kernel3_fifo_w256_d2_S fifo_A_A_IO_L2_in_5_U (
    .clk               (ap_clk),
    .if_din            (A_IO_L2_in_4_U0_fifo_A_A_IO_L2_in_58_din_1),
    .if_dout           (fifo_A_A_IO_L2_in_5_U_if_dout),
    .if_empty_n        (fifo_A_A_IO_L2_in_5_U_if_empty_n),
    .if_fifo_cap       (fifo_A_A_IO_L2_in_5_U_if_fifo_cap),
    .if_full_n         (fifo_A_A_IO_L2_in_5_U_if_full_n),
    .if_num_data_valid (fifo_A_A_IO_L2_in_5_U_if_num_data_valid),
    .if_read           (A_IO_L2_in_5_U0_fifo_A_A_IO_L2_in_58_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (A_IO_L2_in_4_U0_fifo_A_A_IO_L2_in_58_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_A_A_IO_L2_in_5_U_reset)
);

kernel3_fifo_w256_d2_S fifo_A_A_IO_L2_in_6_U (
    .clk               (ap_clk),
    .if_din            (A_IO_L2_in_5_U0_fifo_A_A_IO_L2_in_69_din_1),
    .if_dout           (fifo_A_A_IO_L2_in_6_U_if_dout),
    .if_empty_n        (fifo_A_A_IO_L2_in_6_U_if_empty_n),
    .if_fifo_cap       (fifo_A_A_IO_L2_in_6_U_if_fifo_cap),
    .if_full_n         (fifo_A_A_IO_L2_in_6_U_if_full_n),
    .if_num_data_valid (fifo_A_A_IO_L2_in_6_U_if_num_data_valid),
    .if_read           (A_IO_L2_in_6_U0_fifo_A_A_IO_L2_in_69_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (A_IO_L2_in_5_U0_fifo_A_A_IO_L2_in_69_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_A_A_IO_L2_in_6_U_reset)
);

kernel3_fifo_w256_d2_S fifo_A_A_IO_L2_in_7_U (
    .clk               (ap_clk),
    .if_din            (A_IO_L2_in_6_U0_fifo_A_A_IO_L2_in_710_din_1),
    .if_dout           (fifo_A_A_IO_L2_in_7_U_if_dout),
    .if_empty_n        (fifo_A_A_IO_L2_in_7_U_if_empty_n),
    .if_fifo_cap       (fifo_A_A_IO_L2_in_7_U_if_fifo_cap),
    .if_full_n         (fifo_A_A_IO_L2_in_7_U_if_full_n),
    .if_num_data_valid (fifo_A_A_IO_L2_in_7_U_if_num_data_valid),
    .if_read           (A_IO_L2_in_7_U0_fifo_A_A_IO_L2_in_710_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (A_IO_L2_in_6_U0_fifo_A_A_IO_L2_in_710_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_A_A_IO_L2_in_7_U_reset)
);

kernel3_fifo_w256_d2_S fifo_A_A_IO_L2_in_8_U (
    .clk               (ap_clk),
    .if_din            (A_IO_L2_in_7_U0_fifo_A_A_IO_L2_in_811_din_1),
    .if_dout           (fifo_A_A_IO_L2_in_8_U_if_dout),
    .if_empty_n        (fifo_A_A_IO_L2_in_8_U_if_empty_n),
    .if_fifo_cap       (fifo_A_A_IO_L2_in_8_U_if_fifo_cap),
    .if_full_n         (fifo_A_A_IO_L2_in_8_U_if_full_n),
    .if_num_data_valid (fifo_A_A_IO_L2_in_8_U_if_num_data_valid),
    .if_read           (A_IO_L2_in_8_U0_fifo_A_A_IO_L2_in_811_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (A_IO_L2_in_7_U0_fifo_A_A_IO_L2_in_811_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_A_A_IO_L2_in_8_U_reset)
);

kernel3_fifo_w256_d2_S fifo_A_A_IO_L2_in_9_U (
    .clk               (ap_clk),
    .if_din            (A_IO_L2_in_8_U0_fifo_A_A_IO_L2_in_912_din_1),
    .if_dout           (fifo_A_A_IO_L2_in_9_U_if_dout),
    .if_empty_n        (fifo_A_A_IO_L2_in_9_U_if_empty_n),
    .if_fifo_cap       (fifo_A_A_IO_L2_in_9_U_if_fifo_cap),
    .if_full_n         (fifo_A_A_IO_L2_in_9_U_if_full_n),
    .if_num_data_valid (fifo_A_A_IO_L2_in_9_U_if_num_data_valid),
    .if_read           (A_IO_L2_in_9_U0_fifo_A_A_IO_L2_in_912_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (A_IO_L2_in_8_U0_fifo_A_A_IO_L2_in_912_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_A_A_IO_L2_in_9_U_reset)
);

kernel3_fifo_w256_d2_S fifo_A_PE_0_0_U (
    .clk               (ap_clk),
    .if_din            (A_IO_L2_in_U0_fifo_A_PE_0_018_din_1),
    .if_dout           (fifo_A_PE_0_0_U_if_dout),
    .if_empty_n        (fifo_A_PE_0_0_U_if_empty_n),
    .if_fifo_cap       (fifo_A_PE_0_0_U_if_fifo_cap),
    .if_full_n         (fifo_A_PE_0_0_U_if_full_n),
    .if_num_data_valid (fifo_A_PE_0_0_U_if_num_data_valid),
    .if_read           (PE_wrapper_0_0_U0_fifo_A_PE_0_018_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (A_IO_L2_in_U0_fifo_A_PE_0_018_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_A_PE_0_0_U_reset)
);

kernel3_fifo_w256_d2_S fifo_A_PE_0_1_U (
    .clk               (ap_clk),
    .if_din            (PE_wrapper_0_0_U0_fifo_A_PE_0_119_din_1),
    .if_dout           (fifo_A_PE_0_1_U_if_dout),
    .if_empty_n        (fifo_A_PE_0_1_U_if_empty_n),
    .if_fifo_cap       (fifo_A_PE_0_1_U_if_fifo_cap),
    .if_full_n         (fifo_A_PE_0_1_U_if_full_n),
    .if_num_data_valid (fifo_A_PE_0_1_U_if_num_data_valid),
    .if_read           (PE_wrapper_0_1_U0_fifo_A_PE_0_119_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (PE_wrapper_0_0_U0_fifo_A_PE_0_119_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_A_PE_0_1_U_reset)
);

kernel3_fifo_w256_d2_S fifo_A_PE_0_2_U (
    .clk               (ap_clk),
    .if_din            (PE_wrapper_0_1_U0_fifo_A_PE_0_220_din_1),
    .if_dout           (fifo_A_PE_0_2_U_if_dout),
    .if_empty_n        (fifo_A_PE_0_2_U_if_empty_n),
    .if_fifo_cap       (fifo_A_PE_0_2_U_if_fifo_cap),
    .if_full_n         (fifo_A_PE_0_2_U_if_full_n),
    .if_num_data_valid (fifo_A_PE_0_2_U_if_num_data_valid),
    .if_read           (A_PE_dummy_U0_fifo_A_PE_0_220_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (PE_wrapper_0_1_U0_fifo_A_PE_0_220_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_A_PE_0_2_U_reset)
);

kernel3_fifo_w256_d2_S fifo_A_PE_10_0_U (
    .clk               (ap_clk),
    .if_din            (A_IO_L2_in_10_U0_fifo_A_PE_10_048_din_1),
    .if_dout           (fifo_A_PE_10_0_U_if_dout),
    .if_empty_n        (fifo_A_PE_10_0_U_if_empty_n),
    .if_fifo_cap       (fifo_A_PE_10_0_U_if_fifo_cap),
    .if_full_n         (fifo_A_PE_10_0_U_if_full_n),
    .if_num_data_valid (fifo_A_PE_10_0_U_if_num_data_valid),
    .if_read           (PE_wrapper_10_0_U0_fifo_A_PE_10_048_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (A_IO_L2_in_10_U0_fifo_A_PE_10_048_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_A_PE_10_0_U_reset)
);

kernel3_fifo_w256_d2_S fifo_A_PE_10_1_U (
    .clk               (ap_clk),
    .if_din            (PE_wrapper_10_0_U0_fifo_A_PE_10_149_din_1),
    .if_dout           (fifo_A_PE_10_1_U_if_dout),
    .if_empty_n        (fifo_A_PE_10_1_U_if_empty_n),
    .if_fifo_cap       (fifo_A_PE_10_1_U_if_fifo_cap),
    .if_full_n         (fifo_A_PE_10_1_U_if_full_n),
    .if_num_data_valid (fifo_A_PE_10_1_U_if_num_data_valid),
    .if_read           (PE_wrapper_10_1_U0_fifo_A_PE_10_149_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (PE_wrapper_10_0_U0_fifo_A_PE_10_149_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_A_PE_10_1_U_reset)
);

kernel3_fifo_w256_d2_S fifo_A_PE_10_2_U (
    .clk               (ap_clk),
    .if_din            (PE_wrapper_10_1_U0_fifo_A_PE_10_250_din_1),
    .if_dout           (fifo_A_PE_10_2_U_if_dout),
    .if_empty_n        (fifo_A_PE_10_2_U_if_empty_n),
    .if_fifo_cap       (fifo_A_PE_10_2_U_if_fifo_cap),
    .if_full_n         (fifo_A_PE_10_2_U_if_full_n),
    .if_num_data_valid (fifo_A_PE_10_2_U_if_num_data_valid),
    .if_read           (A_PE_dummy_21_U0_fifo_A_PE_10_250_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (PE_wrapper_10_1_U0_fifo_A_PE_10_250_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_A_PE_10_2_U_reset)
);

kernel3_fifo_w256_d2_S fifo_A_PE_11_0_U (
    .clk               (ap_clk),
    .if_din            (A_IO_L2_in_11_U0_fifo_A_PE_11_051_din_1),
    .if_dout           (fifo_A_PE_11_0_U_if_dout),
    .if_empty_n        (fifo_A_PE_11_0_U_if_empty_n),
    .if_fifo_cap       (fifo_A_PE_11_0_U_if_fifo_cap),
    .if_full_n         (fifo_A_PE_11_0_U_if_full_n),
    .if_num_data_valid (fifo_A_PE_11_0_U_if_num_data_valid),
    .if_read           (PE_wrapper_11_0_U0_fifo_A_PE_11_051_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (A_IO_L2_in_11_U0_fifo_A_PE_11_051_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_A_PE_11_0_U_reset)
);

kernel3_fifo_w256_d2_S fifo_A_PE_11_1_U (
    .clk               (ap_clk),
    .if_din            (PE_wrapper_11_0_U0_fifo_A_PE_11_152_din_1),
    .if_dout           (fifo_A_PE_11_1_U_if_dout),
    .if_empty_n        (fifo_A_PE_11_1_U_if_empty_n),
    .if_fifo_cap       (fifo_A_PE_11_1_U_if_fifo_cap),
    .if_full_n         (fifo_A_PE_11_1_U_if_full_n),
    .if_num_data_valid (fifo_A_PE_11_1_U_if_num_data_valid),
    .if_read           (PE_wrapper_11_1_U0_fifo_A_PE_11_152_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (PE_wrapper_11_0_U0_fifo_A_PE_11_152_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_A_PE_11_1_U_reset)
);

kernel3_fifo_w256_d2_S fifo_A_PE_11_2_U (
    .clk               (ap_clk),
    .if_din            (PE_wrapper_11_1_U0_fifo_A_PE_11_253_din_1),
    .if_dout           (fifo_A_PE_11_2_U_if_dout),
    .if_empty_n        (fifo_A_PE_11_2_U_if_empty_n),
    .if_fifo_cap       (fifo_A_PE_11_2_U_if_fifo_cap),
    .if_full_n         (fifo_A_PE_11_2_U_if_full_n),
    .if_num_data_valid (fifo_A_PE_11_2_U_if_num_data_valid),
    .if_read           (A_PE_dummy_22_U0_fifo_A_PE_11_253_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (PE_wrapper_11_1_U0_fifo_A_PE_11_253_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_A_PE_11_2_U_reset)
);

kernel3_fifo_w256_d2_S fifo_A_PE_12_0_U (
    .clk               (ap_clk),
    .if_din            (A_IO_L2_in_boundary_U0_fifo_A_PE_12_054_din_1),
    .if_dout           (fifo_A_PE_12_0_U_if_dout),
    .if_empty_n        (fifo_A_PE_12_0_U_if_empty_n),
    .if_fifo_cap       (fifo_A_PE_12_0_U_if_fifo_cap),
    .if_full_n         (fifo_A_PE_12_0_U_if_full_n),
    .if_num_data_valid (fifo_A_PE_12_0_U_if_num_data_valid),
    .if_read           (PE_wrapper_12_0_U0_fifo_A_PE_12_054_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (A_IO_L2_in_boundary_U0_fifo_A_PE_12_054_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_A_PE_12_0_U_reset)
);

kernel3_fifo_w256_d2_S fifo_A_PE_12_1_U (
    .clk               (ap_clk),
    .if_din            (PE_wrapper_12_0_U0_fifo_A_PE_12_155_din_1),
    .if_dout           (fifo_A_PE_12_1_U_if_dout),
    .if_empty_n        (fifo_A_PE_12_1_U_if_empty_n),
    .if_fifo_cap       (fifo_A_PE_12_1_U_if_fifo_cap),
    .if_full_n         (fifo_A_PE_12_1_U_if_full_n),
    .if_num_data_valid (fifo_A_PE_12_1_U_if_num_data_valid),
    .if_read           (PE_wrapper_12_1_U0_fifo_A_PE_12_155_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (PE_wrapper_12_0_U0_fifo_A_PE_12_155_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_A_PE_12_1_U_reset)
);

kernel3_fifo_w256_d2_S fifo_A_PE_12_2_U (
    .clk               (ap_clk),
    .if_din            (PE_wrapper_12_1_U0_fifo_A_PE_12_256_din_1),
    .if_dout           (fifo_A_PE_12_2_U_if_dout),
    .if_empty_n        (fifo_A_PE_12_2_U_if_empty_n),
    .if_fifo_cap       (fifo_A_PE_12_2_U_if_fifo_cap),
    .if_full_n         (fifo_A_PE_12_2_U_if_full_n),
    .if_num_data_valid (fifo_A_PE_12_2_U_if_num_data_valid),
    .if_read           (A_PE_dummy_23_U0_fifo_A_PE_12_256_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (PE_wrapper_12_1_U0_fifo_A_PE_12_256_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_A_PE_12_2_U_reset)
);

kernel3_fifo_w256_d2_S fifo_A_PE_1_0_U (
    .clk               (ap_clk),
    .if_din            (A_IO_L2_in_1_U0_fifo_A_PE_1_021_din_1),
    .if_dout           (fifo_A_PE_1_0_U_if_dout),
    .if_empty_n        (fifo_A_PE_1_0_U_if_empty_n),
    .if_fifo_cap       (fifo_A_PE_1_0_U_if_fifo_cap),
    .if_full_n         (fifo_A_PE_1_0_U_if_full_n),
    .if_num_data_valid (fifo_A_PE_1_0_U_if_num_data_valid),
    .if_read           (PE_wrapper_1_0_U0_fifo_A_PE_1_021_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (A_IO_L2_in_1_U0_fifo_A_PE_1_021_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_A_PE_1_0_U_reset)
);

kernel3_fifo_w256_d2_S fifo_A_PE_1_1_U (
    .clk               (ap_clk),
    .if_din            (PE_wrapper_1_0_U0_fifo_A_PE_1_122_din_1),
    .if_dout           (fifo_A_PE_1_1_U_if_dout),
    .if_empty_n        (fifo_A_PE_1_1_U_if_empty_n),
    .if_fifo_cap       (fifo_A_PE_1_1_U_if_fifo_cap),
    .if_full_n         (fifo_A_PE_1_1_U_if_full_n),
    .if_num_data_valid (fifo_A_PE_1_1_U_if_num_data_valid),
    .if_read           (PE_wrapper_1_1_U0_fifo_A_PE_1_122_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (PE_wrapper_1_0_U0_fifo_A_PE_1_122_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_A_PE_1_1_U_reset)
);

kernel3_fifo_w256_d2_S fifo_A_PE_1_2_U (
    .clk               (ap_clk),
    .if_din            (PE_wrapper_1_1_U0_fifo_A_PE_1_223_din_1),
    .if_dout           (fifo_A_PE_1_2_U_if_dout),
    .if_empty_n        (fifo_A_PE_1_2_U_if_empty_n),
    .if_fifo_cap       (fifo_A_PE_1_2_U_if_fifo_cap),
    .if_full_n         (fifo_A_PE_1_2_U_if_full_n),
    .if_num_data_valid (fifo_A_PE_1_2_U_if_num_data_valid),
    .if_read           (A_PE_dummy_12_U0_fifo_A_PE_1_223_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (PE_wrapper_1_1_U0_fifo_A_PE_1_223_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_A_PE_1_2_U_reset)
);

kernel3_fifo_w256_d2_S fifo_A_PE_2_0_U (
    .clk               (ap_clk),
    .if_din            (A_IO_L2_in_2_U0_fifo_A_PE_2_024_din_1),
    .if_dout           (fifo_A_PE_2_0_U_if_dout),
    .if_empty_n        (fifo_A_PE_2_0_U_if_empty_n),
    .if_fifo_cap       (fifo_A_PE_2_0_U_if_fifo_cap),
    .if_full_n         (fifo_A_PE_2_0_U_if_full_n),
    .if_num_data_valid (fifo_A_PE_2_0_U_if_num_data_valid),
    .if_read           (PE_wrapper_2_0_U0_fifo_A_PE_2_024_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (A_IO_L2_in_2_U0_fifo_A_PE_2_024_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_A_PE_2_0_U_reset)
);

kernel3_fifo_w256_d2_S fifo_A_PE_2_1_U (
    .clk               (ap_clk),
    .if_din            (PE_wrapper_2_0_U0_fifo_A_PE_2_125_din_1),
    .if_dout           (fifo_A_PE_2_1_U_if_dout),
    .if_empty_n        (fifo_A_PE_2_1_U_if_empty_n),
    .if_fifo_cap       (fifo_A_PE_2_1_U_if_fifo_cap),
    .if_full_n         (fifo_A_PE_2_1_U_if_full_n),
    .if_num_data_valid (fifo_A_PE_2_1_U_if_num_data_valid),
    .if_read           (PE_wrapper_2_1_U0_fifo_A_PE_2_125_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (PE_wrapper_2_0_U0_fifo_A_PE_2_125_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_A_PE_2_1_U_reset)
);

kernel3_fifo_w256_d2_S fifo_A_PE_2_2_U (
    .clk               (ap_clk),
    .if_din            (PE_wrapper_2_1_U0_fifo_A_PE_2_226_din_1),
    .if_dout           (fifo_A_PE_2_2_U_if_dout),
    .if_empty_n        (fifo_A_PE_2_2_U_if_empty_n),
    .if_fifo_cap       (fifo_A_PE_2_2_U_if_fifo_cap),
    .if_full_n         (fifo_A_PE_2_2_U_if_full_n),
    .if_num_data_valid (fifo_A_PE_2_2_U_if_num_data_valid),
    .if_read           (A_PE_dummy_13_U0_fifo_A_PE_2_226_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (PE_wrapper_2_1_U0_fifo_A_PE_2_226_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_A_PE_2_2_U_reset)
);

kernel3_fifo_w256_d2_S fifo_A_PE_3_0_U (
    .clk               (ap_clk),
    .if_din            (A_IO_L2_in_3_U0_fifo_A_PE_3_027_din_1),
    .if_dout           (fifo_A_PE_3_0_U_if_dout),
    .if_empty_n        (fifo_A_PE_3_0_U_if_empty_n),
    .if_fifo_cap       (fifo_A_PE_3_0_U_if_fifo_cap),
    .if_full_n         (fifo_A_PE_3_0_U_if_full_n),
    .if_num_data_valid (fifo_A_PE_3_0_U_if_num_data_valid),
    .if_read           (PE_wrapper_3_0_U0_fifo_A_PE_3_027_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (A_IO_L2_in_3_U0_fifo_A_PE_3_027_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_A_PE_3_0_U_reset)
);

kernel3_fifo_w256_d2_S fifo_A_PE_3_1_U (
    .clk               (ap_clk),
    .if_din            (PE_wrapper_3_0_U0_fifo_A_PE_3_128_din_1),
    .if_dout           (fifo_A_PE_3_1_U_if_dout),
    .if_empty_n        (fifo_A_PE_3_1_U_if_empty_n),
    .if_fifo_cap       (fifo_A_PE_3_1_U_if_fifo_cap),
    .if_full_n         (fifo_A_PE_3_1_U_if_full_n),
    .if_num_data_valid (fifo_A_PE_3_1_U_if_num_data_valid),
    .if_read           (PE_wrapper_3_1_U0_fifo_A_PE_3_128_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (PE_wrapper_3_0_U0_fifo_A_PE_3_128_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_A_PE_3_1_U_reset)
);

kernel3_fifo_w256_d2_S fifo_A_PE_3_2_U (
    .clk               (ap_clk),
    .if_din            (PE_wrapper_3_1_U0_fifo_A_PE_3_229_din_1),
    .if_dout           (fifo_A_PE_3_2_U_if_dout),
    .if_empty_n        (fifo_A_PE_3_2_U_if_empty_n),
    .if_fifo_cap       (fifo_A_PE_3_2_U_if_fifo_cap),
    .if_full_n         (fifo_A_PE_3_2_U_if_full_n),
    .if_num_data_valid (fifo_A_PE_3_2_U_if_num_data_valid),
    .if_read           (A_PE_dummy_14_U0_fifo_A_PE_3_229_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (PE_wrapper_3_1_U0_fifo_A_PE_3_229_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_A_PE_3_2_U_reset)
);

kernel3_fifo_w256_d2_S fifo_A_PE_4_0_U (
    .clk               (ap_clk),
    .if_din            (A_IO_L2_in_4_U0_fifo_A_PE_4_030_din_1),
    .if_dout           (fifo_A_PE_4_0_U_if_dout),
    .if_empty_n        (fifo_A_PE_4_0_U_if_empty_n),
    .if_fifo_cap       (fifo_A_PE_4_0_U_if_fifo_cap),
    .if_full_n         (fifo_A_PE_4_0_U_if_full_n),
    .if_num_data_valid (fifo_A_PE_4_0_U_if_num_data_valid),
    .if_read           (PE_wrapper_4_0_U0_fifo_A_PE_4_030_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (A_IO_L2_in_4_U0_fifo_A_PE_4_030_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_A_PE_4_0_U_reset)
);

kernel3_fifo_w256_d2_S fifo_A_PE_4_1_U (
    .clk               (ap_clk),
    .if_din            (PE_wrapper_4_0_U0_fifo_A_PE_4_131_din_1),
    .if_dout           (fifo_A_PE_4_1_U_if_dout),
    .if_empty_n        (fifo_A_PE_4_1_U_if_empty_n),
    .if_fifo_cap       (fifo_A_PE_4_1_U_if_fifo_cap),
    .if_full_n         (fifo_A_PE_4_1_U_if_full_n),
    .if_num_data_valid (fifo_A_PE_4_1_U_if_num_data_valid),
    .if_read           (PE_wrapper_4_1_U0_fifo_A_PE_4_131_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (PE_wrapper_4_0_U0_fifo_A_PE_4_131_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_A_PE_4_1_U_reset)
);

kernel3_fifo_w256_d2_S fifo_A_PE_4_2_U (
    .clk               (ap_clk),
    .if_din            (PE_wrapper_4_1_U0_fifo_A_PE_4_232_din_1),
    .if_dout           (fifo_A_PE_4_2_U_if_dout),
    .if_empty_n        (fifo_A_PE_4_2_U_if_empty_n),
    .if_fifo_cap       (fifo_A_PE_4_2_U_if_fifo_cap),
    .if_full_n         (fifo_A_PE_4_2_U_if_full_n),
    .if_num_data_valid (fifo_A_PE_4_2_U_if_num_data_valid),
    .if_read           (A_PE_dummy_15_U0_fifo_A_PE_4_232_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (PE_wrapper_4_1_U0_fifo_A_PE_4_232_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_A_PE_4_2_U_reset)
);

kernel3_fifo_w256_d2_S fifo_A_PE_5_0_U (
    .clk               (ap_clk),
    .if_din            (A_IO_L2_in_5_U0_fifo_A_PE_5_033_din_1),
    .if_dout           (fifo_A_PE_5_0_U_if_dout),
    .if_empty_n        (fifo_A_PE_5_0_U_if_empty_n),
    .if_fifo_cap       (fifo_A_PE_5_0_U_if_fifo_cap),
    .if_full_n         (fifo_A_PE_5_0_U_if_full_n),
    .if_num_data_valid (fifo_A_PE_5_0_U_if_num_data_valid),
    .if_read           (PE_wrapper_5_0_U0_fifo_A_PE_5_033_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (A_IO_L2_in_5_U0_fifo_A_PE_5_033_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_A_PE_5_0_U_reset)
);

kernel3_fifo_w256_d2_S fifo_A_PE_5_1_U (
    .clk               (ap_clk),
    .if_din            (PE_wrapper_5_0_U0_fifo_A_PE_5_134_din_1),
    .if_dout           (fifo_A_PE_5_1_U_if_dout),
    .if_empty_n        (fifo_A_PE_5_1_U_if_empty_n),
    .if_fifo_cap       (fifo_A_PE_5_1_U_if_fifo_cap),
    .if_full_n         (fifo_A_PE_5_1_U_if_full_n),
    .if_num_data_valid (fifo_A_PE_5_1_U_if_num_data_valid),
    .if_read           (PE_wrapper_5_1_U0_fifo_A_PE_5_134_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (PE_wrapper_5_0_U0_fifo_A_PE_5_134_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_A_PE_5_1_U_reset)
);

kernel3_fifo_w256_d2_S fifo_A_PE_5_2_U (
    .clk               (ap_clk),
    .if_din            (PE_wrapper_5_1_U0_fifo_A_PE_5_235_din_1),
    .if_dout           (fifo_A_PE_5_2_U_if_dout),
    .if_empty_n        (fifo_A_PE_5_2_U_if_empty_n),
    .if_fifo_cap       (fifo_A_PE_5_2_U_if_fifo_cap),
    .if_full_n         (fifo_A_PE_5_2_U_if_full_n),
    .if_num_data_valid (fifo_A_PE_5_2_U_if_num_data_valid),
    .if_read           (A_PE_dummy_16_U0_fifo_A_PE_5_235_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (PE_wrapper_5_1_U0_fifo_A_PE_5_235_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_A_PE_5_2_U_reset)
);

kernel3_fifo_w256_d2_S fifo_A_PE_6_0_U (
    .clk               (ap_clk),
    .if_din            (A_IO_L2_in_6_U0_fifo_A_PE_6_036_din_1),
    .if_dout           (fifo_A_PE_6_0_U_if_dout),
    .if_empty_n        (fifo_A_PE_6_0_U_if_empty_n),
    .if_fifo_cap       (fifo_A_PE_6_0_U_if_fifo_cap),
    .if_full_n         (fifo_A_PE_6_0_U_if_full_n),
    .if_num_data_valid (fifo_A_PE_6_0_U_if_num_data_valid),
    .if_read           (PE_wrapper_6_0_U0_fifo_A_PE_6_036_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (A_IO_L2_in_6_U0_fifo_A_PE_6_036_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_A_PE_6_0_U_reset)
);

kernel3_fifo_w256_d2_S fifo_A_PE_6_1_U (
    .clk               (ap_clk),
    .if_din            (PE_wrapper_6_0_U0_fifo_A_PE_6_137_din_1),
    .if_dout           (fifo_A_PE_6_1_U_if_dout),
    .if_empty_n        (fifo_A_PE_6_1_U_if_empty_n),
    .if_fifo_cap       (fifo_A_PE_6_1_U_if_fifo_cap),
    .if_full_n         (fifo_A_PE_6_1_U_if_full_n),
    .if_num_data_valid (fifo_A_PE_6_1_U_if_num_data_valid),
    .if_read           (PE_wrapper_6_1_U0_fifo_A_PE_6_137_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (PE_wrapper_6_0_U0_fifo_A_PE_6_137_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_A_PE_6_1_U_reset)
);

kernel3_fifo_w256_d2_S fifo_A_PE_6_2_U (
    .clk               (ap_clk),
    .if_din            (PE_wrapper_6_1_U0_fifo_A_PE_6_238_din_1),
    .if_dout           (fifo_A_PE_6_2_U_if_dout),
    .if_empty_n        (fifo_A_PE_6_2_U_if_empty_n),
    .if_fifo_cap       (fifo_A_PE_6_2_U_if_fifo_cap),
    .if_full_n         (fifo_A_PE_6_2_U_if_full_n),
    .if_num_data_valid (fifo_A_PE_6_2_U_if_num_data_valid),
    .if_read           (A_PE_dummy_17_U0_fifo_A_PE_6_238_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (PE_wrapper_6_1_U0_fifo_A_PE_6_238_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_A_PE_6_2_U_reset)
);

kernel3_fifo_w256_d2_S fifo_A_PE_7_0_U (
    .clk               (ap_clk),
    .if_din            (A_IO_L2_in_7_U0_fifo_A_PE_7_039_din_1),
    .if_dout           (fifo_A_PE_7_0_U_if_dout),
    .if_empty_n        (fifo_A_PE_7_0_U_if_empty_n),
    .if_fifo_cap       (fifo_A_PE_7_0_U_if_fifo_cap),
    .if_full_n         (fifo_A_PE_7_0_U_if_full_n),
    .if_num_data_valid (fifo_A_PE_7_0_U_if_num_data_valid),
    .if_read           (PE_wrapper_7_0_U0_fifo_A_PE_7_039_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (A_IO_L2_in_7_U0_fifo_A_PE_7_039_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_A_PE_7_0_U_reset)
);

kernel3_fifo_w256_d2_S fifo_A_PE_7_1_U (
    .clk               (ap_clk),
    .if_din            (PE_wrapper_7_0_U0_fifo_A_PE_7_140_din_1),
    .if_dout           (fifo_A_PE_7_1_U_if_dout),
    .if_empty_n        (fifo_A_PE_7_1_U_if_empty_n),
    .if_fifo_cap       (fifo_A_PE_7_1_U_if_fifo_cap),
    .if_full_n         (fifo_A_PE_7_1_U_if_full_n),
    .if_num_data_valid (fifo_A_PE_7_1_U_if_num_data_valid),
    .if_read           (PE_wrapper_7_1_U0_fifo_A_PE_7_140_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (PE_wrapper_7_0_U0_fifo_A_PE_7_140_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_A_PE_7_1_U_reset)
);

kernel3_fifo_w256_d2_S fifo_A_PE_7_2_U (
    .clk               (ap_clk),
    .if_din            (PE_wrapper_7_1_U0_fifo_A_PE_7_241_din_1),
    .if_dout           (fifo_A_PE_7_2_U_if_dout),
    .if_empty_n        (fifo_A_PE_7_2_U_if_empty_n),
    .if_fifo_cap       (fifo_A_PE_7_2_U_if_fifo_cap),
    .if_full_n         (fifo_A_PE_7_2_U_if_full_n),
    .if_num_data_valid (fifo_A_PE_7_2_U_if_num_data_valid),
    .if_read           (A_PE_dummy_18_U0_fifo_A_PE_7_241_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (PE_wrapper_7_1_U0_fifo_A_PE_7_241_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_A_PE_7_2_U_reset)
);

kernel3_fifo_w256_d2_S fifo_A_PE_8_0_U (
    .clk               (ap_clk),
    .if_din            (A_IO_L2_in_8_U0_fifo_A_PE_8_042_din_1),
    .if_dout           (fifo_A_PE_8_0_U_if_dout),
    .if_empty_n        (fifo_A_PE_8_0_U_if_empty_n),
    .if_fifo_cap       (fifo_A_PE_8_0_U_if_fifo_cap),
    .if_full_n         (fifo_A_PE_8_0_U_if_full_n),
    .if_num_data_valid (fifo_A_PE_8_0_U_if_num_data_valid),
    .if_read           (PE_wrapper_8_0_U0_fifo_A_PE_8_042_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (A_IO_L2_in_8_U0_fifo_A_PE_8_042_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_A_PE_8_0_U_reset)
);

kernel3_fifo_w256_d2_S fifo_A_PE_8_1_U (
    .clk               (ap_clk),
    .if_din            (PE_wrapper_8_0_U0_fifo_A_PE_8_143_din_1),
    .if_dout           (fifo_A_PE_8_1_U_if_dout),
    .if_empty_n        (fifo_A_PE_8_1_U_if_empty_n),
    .if_fifo_cap       (fifo_A_PE_8_1_U_if_fifo_cap),
    .if_full_n         (fifo_A_PE_8_1_U_if_full_n),
    .if_num_data_valid (fifo_A_PE_8_1_U_if_num_data_valid),
    .if_read           (PE_wrapper_8_1_U0_fifo_A_PE_8_143_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (PE_wrapper_8_0_U0_fifo_A_PE_8_143_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_A_PE_8_1_U_reset)
);

kernel3_fifo_w256_d2_S fifo_A_PE_8_2_U (
    .clk               (ap_clk),
    .if_din            (PE_wrapper_8_1_U0_fifo_A_PE_8_244_din_1),
    .if_dout           (fifo_A_PE_8_2_U_if_dout),
    .if_empty_n        (fifo_A_PE_8_2_U_if_empty_n),
    .if_fifo_cap       (fifo_A_PE_8_2_U_if_fifo_cap),
    .if_full_n         (fifo_A_PE_8_2_U_if_full_n),
    .if_num_data_valid (fifo_A_PE_8_2_U_if_num_data_valid),
    .if_read           (A_PE_dummy_19_U0_fifo_A_PE_8_244_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (PE_wrapper_8_1_U0_fifo_A_PE_8_244_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_A_PE_8_2_U_reset)
);

kernel3_fifo_w256_d2_S fifo_A_PE_9_0_U (
    .clk               (ap_clk),
    .if_din            (A_IO_L2_in_9_U0_fifo_A_PE_9_045_din_1),
    .if_dout           (fifo_A_PE_9_0_U_if_dout),
    .if_empty_n        (fifo_A_PE_9_0_U_if_empty_n),
    .if_fifo_cap       (fifo_A_PE_9_0_U_if_fifo_cap),
    .if_full_n         (fifo_A_PE_9_0_U_if_full_n),
    .if_num_data_valid (fifo_A_PE_9_0_U_if_num_data_valid),
    .if_read           (PE_wrapper_9_0_U0_fifo_A_PE_9_045_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (A_IO_L2_in_9_U0_fifo_A_PE_9_045_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_A_PE_9_0_U_reset)
);

kernel3_fifo_w256_d2_S fifo_A_PE_9_1_U (
    .clk               (ap_clk),
    .if_din            (PE_wrapper_9_0_U0_fifo_A_PE_9_146_din_1),
    .if_dout           (fifo_A_PE_9_1_U_if_dout),
    .if_empty_n        (fifo_A_PE_9_1_U_if_empty_n),
    .if_fifo_cap       (fifo_A_PE_9_1_U_if_fifo_cap),
    .if_full_n         (fifo_A_PE_9_1_U_if_full_n),
    .if_num_data_valid (fifo_A_PE_9_1_U_if_num_data_valid),
    .if_read           (PE_wrapper_9_1_U0_fifo_A_PE_9_146_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (PE_wrapper_9_0_U0_fifo_A_PE_9_146_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_A_PE_9_1_U_reset)
);

kernel3_fifo_w256_d2_S fifo_A_PE_9_2_U (
    .clk               (ap_clk),
    .if_din            (PE_wrapper_9_1_U0_fifo_A_PE_9_247_din_1),
    .if_dout           (fifo_A_PE_9_2_U_if_dout),
    .if_empty_n        (fifo_A_PE_9_2_U_if_empty_n),
    .if_fifo_cap       (fifo_A_PE_9_2_U_if_fifo_cap),
    .if_full_n         (fifo_A_PE_9_2_U_if_full_n),
    .if_num_data_valid (fifo_A_PE_9_2_U_if_num_data_valid),
    .if_read           (A_PE_dummy_20_U0_fifo_A_PE_9_247_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (PE_wrapper_9_1_U0_fifo_A_PE_9_247_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_A_PE_9_2_U_reset)
);

kernel3_fifo_w256_d2_S fifo_B_B_IO_L2_in_0_U (
    .clk               (ap_clk),
    .if_din            (B_IO_L3_in_U0_fifo_B_B_IO_L2_in_016_din_1),
    .if_dout           (fifo_B_B_IO_L2_in_0_U_if_dout),
    .if_empty_n        (fifo_B_B_IO_L2_in_0_U_if_empty_n),
    .if_fifo_cap       (fifo_B_B_IO_L2_in_0_U_if_fifo_cap),
    .if_full_n         (fifo_B_B_IO_L2_in_0_U_if_full_n),
    .if_num_data_valid (fifo_B_B_IO_L2_in_0_U_if_num_data_valid),
    .if_read           (B_IO_L2_in_U0_fifo_B_B_IO_L2_in_016_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (B_IO_L3_in_U0_fifo_B_B_IO_L2_in_016_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_B_B_IO_L2_in_0_U_reset)
);

kernel3_fifo_w256_d2_S fifo_B_B_IO_L2_in_1_U (
    .clk               (ap_clk),
    .if_din            (B_IO_L2_in_U0_fifo_B_B_IO_L2_in_117_din_1),
    .if_dout           (fifo_B_B_IO_L2_in_1_U_if_dout),
    .if_empty_n        (fifo_B_B_IO_L2_in_1_U_if_empty_n),
    .if_fifo_cap       (fifo_B_B_IO_L2_in_1_U_if_fifo_cap),
    .if_full_n         (fifo_B_B_IO_L2_in_1_U_if_full_n),
    .if_num_data_valid (fifo_B_B_IO_L2_in_1_U_if_num_data_valid),
    .if_read           (B_IO_L2_in_boundary_U0_fifo_B_B_L2_in_117_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (B_IO_L2_in_U0_fifo_B_B_IO_L2_in_117_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_B_B_IO_L2_in_1_U_reset)
);

kernel3_fifo_w256_d2_S fifo_B_PE_0_0_U (
    .clk               (ap_clk),
    .if_din            (B_IO_L2_in_U0_fifo_B_PE_0_057_din_1),
    .if_dout           (fifo_B_PE_0_0_U_if_dout),
    .if_empty_n        (fifo_B_PE_0_0_U_if_empty_n),
    .if_fifo_cap       (fifo_B_PE_0_0_U_if_fifo_cap),
    .if_full_n         (fifo_B_PE_0_0_U_if_full_n),
    .if_num_data_valid (fifo_B_PE_0_0_U_if_num_data_valid),
    .if_read           (PE_wrapper_0_0_U0_fifo_B_PE_0_057_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (B_IO_L2_in_U0_fifo_B_PE_0_057_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_B_PE_0_0_U_reset)
);

kernel3_fifo_w256_d2_S fifo_B_PE_0_1_U (
    .clk               (ap_clk),
    .if_din            (B_IO_L2_in_boundary_U0_fifo_B_PE_0_171_din_1),
    .if_dout           (fifo_B_PE_0_1_U_if_dout),
    .if_empty_n        (fifo_B_PE_0_1_U_if_empty_n),
    .if_fifo_cap       (fifo_B_PE_0_1_U_if_fifo_cap),
    .if_full_n         (fifo_B_PE_0_1_U_if_full_n),
    .if_num_data_valid (fifo_B_PE_0_1_U_if_num_data_valid),
    .if_read           (PE_wrapper_0_1_U0_fifo_B_PE_0_171_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (B_IO_L2_in_boundary_U0_fifo_B_PE_0_171_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_B_PE_0_1_U_reset)
);

kernel3_fifo_w256_d2_S fifo_B_PE_10_0_U (
    .clk               (ap_clk),
    .if_din            (PE_wrapper_9_0_U0_fifo_B_PE_10_067_din_1),
    .if_dout           (fifo_B_PE_10_0_U_if_dout),
    .if_empty_n        (fifo_B_PE_10_0_U_if_empty_n),
    .if_fifo_cap       (fifo_B_PE_10_0_U_if_fifo_cap),
    .if_full_n         (fifo_B_PE_10_0_U_if_full_n),
    .if_num_data_valid (fifo_B_PE_10_0_U_if_num_data_valid),
    .if_read           (PE_wrapper_10_0_U0_fifo_B_PE_10_067_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (PE_wrapper_9_0_U0_fifo_B_PE_10_067_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_B_PE_10_0_U_reset)
);

kernel3_fifo_w256_d2_S fifo_B_PE_10_1_U (
    .clk               (ap_clk),
    .if_din            (PE_wrapper_9_1_U0_fifo_B_PE_10_181_din_1),
    .if_dout           (fifo_B_PE_10_1_U_if_dout),
    .if_empty_n        (fifo_B_PE_10_1_U_if_empty_n),
    .if_fifo_cap       (fifo_B_PE_10_1_U_if_fifo_cap),
    .if_full_n         (fifo_B_PE_10_1_U_if_full_n),
    .if_num_data_valid (fifo_B_PE_10_1_U_if_num_data_valid),
    .if_read           (PE_wrapper_10_1_U0_fifo_B_PE_10_181_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (PE_wrapper_9_1_U0_fifo_B_PE_10_181_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_B_PE_10_1_U_reset)
);

kernel3_fifo_w256_d2_S fifo_B_PE_11_0_U (
    .clk               (ap_clk),
    .if_din            (PE_wrapper_10_0_U0_fifo_B_PE_11_068_din_1),
    .if_dout           (fifo_B_PE_11_0_U_if_dout),
    .if_empty_n        (fifo_B_PE_11_0_U_if_empty_n),
    .if_fifo_cap       (fifo_B_PE_11_0_U_if_fifo_cap),
    .if_full_n         (fifo_B_PE_11_0_U_if_full_n),
    .if_num_data_valid (fifo_B_PE_11_0_U_if_num_data_valid),
    .if_read           (PE_wrapper_11_0_U0_fifo_B_PE_11_068_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (PE_wrapper_10_0_U0_fifo_B_PE_11_068_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_B_PE_11_0_U_reset)
);

kernel3_fifo_w256_d2_S fifo_B_PE_11_1_U (
    .clk               (ap_clk),
    .if_din            (PE_wrapper_10_1_U0_fifo_B_PE_11_182_din_1),
    .if_dout           (fifo_B_PE_11_1_U_if_dout),
    .if_empty_n        (fifo_B_PE_11_1_U_if_empty_n),
    .if_fifo_cap       (fifo_B_PE_11_1_U_if_fifo_cap),
    .if_full_n         (fifo_B_PE_11_1_U_if_full_n),
    .if_num_data_valid (fifo_B_PE_11_1_U_if_num_data_valid),
    .if_read           (PE_wrapper_11_1_U0_fifo_B_PE_11_182_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (PE_wrapper_10_1_U0_fifo_B_PE_11_182_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_B_PE_11_1_U_reset)
);

kernel3_fifo_w256_d2_S fifo_B_PE_12_0_U (
    .clk               (ap_clk),
    .if_din            (PE_wrapper_11_0_U0_fifo_B_PE_12_069_din_1),
    .if_dout           (fifo_B_PE_12_0_U_if_dout),
    .if_empty_n        (fifo_B_PE_12_0_U_if_empty_n),
    .if_fifo_cap       (fifo_B_PE_12_0_U_if_fifo_cap),
    .if_full_n         (fifo_B_PE_12_0_U_if_full_n),
    .if_num_data_valid (fifo_B_PE_12_0_U_if_num_data_valid),
    .if_read           (PE_wrapper_12_0_U0_fifo_B_PE_12_069_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (PE_wrapper_11_0_U0_fifo_B_PE_12_069_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_B_PE_12_0_U_reset)
);

kernel3_fifo_w256_d2_S fifo_B_PE_12_1_U (
    .clk               (ap_clk),
    .if_din            (PE_wrapper_11_1_U0_fifo_B_PE_12_183_din_1),
    .if_dout           (fifo_B_PE_12_1_U_if_dout),
    .if_empty_n        (fifo_B_PE_12_1_U_if_empty_n),
    .if_fifo_cap       (fifo_B_PE_12_1_U_if_fifo_cap),
    .if_full_n         (fifo_B_PE_12_1_U_if_full_n),
    .if_num_data_valid (fifo_B_PE_12_1_U_if_num_data_valid),
    .if_read           (PE_wrapper_12_1_U0_fifo_B_PE_12_183_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (PE_wrapper_11_1_U0_fifo_B_PE_12_183_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_B_PE_12_1_U_reset)
);

kernel3_fifo_w256_d2_S fifo_B_PE_13_0_U (
    .clk               (ap_clk),
    .if_din            (PE_wrapper_12_0_U0_fifo_B_PE_13_070_din_1),
    .if_dout           (fifo_B_PE_13_0_U_if_dout),
    .if_empty_n        (fifo_B_PE_13_0_U_if_empty_n),
    .if_fifo_cap       (fifo_B_PE_13_0_U_if_fifo_cap),
    .if_full_n         (fifo_B_PE_13_0_U_if_full_n),
    .if_num_data_valid (fifo_B_PE_13_0_U_if_num_data_valid),
    .if_read           (B_PE_dummy_U0_fifo_B_PE_13_070_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (PE_wrapper_12_0_U0_fifo_B_PE_13_070_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_B_PE_13_0_U_reset)
);

kernel3_fifo_w256_d2_S fifo_B_PE_13_1_U (
    .clk               (ap_clk),
    .if_din            (PE_wrapper_12_1_U0_fifo_B_PE_13_184_din_1),
    .if_dout           (fifo_B_PE_13_1_U_if_dout),
    .if_empty_n        (fifo_B_PE_13_1_U_if_empty_n),
    .if_fifo_cap       (fifo_B_PE_13_1_U_if_fifo_cap),
    .if_full_n         (fifo_B_PE_13_1_U_if_full_n),
    .if_num_data_valid (fifo_B_PE_13_1_U_if_num_data_valid),
    .if_read           (B_PE_dummy_24_U0_fifo_B_PE_13_184_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (PE_wrapper_12_1_U0_fifo_B_PE_13_184_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_B_PE_13_1_U_reset)
);

kernel3_fifo_w256_d2_S fifo_B_PE_1_0_U (
    .clk               (ap_clk),
    .if_din            (PE_wrapper_0_0_U0_fifo_B_PE_1_058_din_1),
    .if_dout           (fifo_B_PE_1_0_U_if_dout),
    .if_empty_n        (fifo_B_PE_1_0_U_if_empty_n),
    .if_fifo_cap       (fifo_B_PE_1_0_U_if_fifo_cap),
    .if_full_n         (fifo_B_PE_1_0_U_if_full_n),
    .if_num_data_valid (fifo_B_PE_1_0_U_if_num_data_valid),
    .if_read           (PE_wrapper_1_0_U0_fifo_B_PE_1_058_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (PE_wrapper_0_0_U0_fifo_B_PE_1_058_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_B_PE_1_0_U_reset)
);

kernel3_fifo_w256_d2_S fifo_B_PE_1_1_U (
    .clk               (ap_clk),
    .if_din            (PE_wrapper_0_1_U0_fifo_B_PE_1_172_din_1),
    .if_dout           (fifo_B_PE_1_1_U_if_dout),
    .if_empty_n        (fifo_B_PE_1_1_U_if_empty_n),
    .if_fifo_cap       (fifo_B_PE_1_1_U_if_fifo_cap),
    .if_full_n         (fifo_B_PE_1_1_U_if_full_n),
    .if_num_data_valid (fifo_B_PE_1_1_U_if_num_data_valid),
    .if_read           (PE_wrapper_1_1_U0_fifo_B_PE_1_172_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (PE_wrapper_0_1_U0_fifo_B_PE_1_172_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_B_PE_1_1_U_reset)
);

kernel3_fifo_w256_d2_S fifo_B_PE_2_0_U (
    .clk               (ap_clk),
    .if_din            (PE_wrapper_1_0_U0_fifo_B_PE_2_059_din_1),
    .if_dout           (fifo_B_PE_2_0_U_if_dout),
    .if_empty_n        (fifo_B_PE_2_0_U_if_empty_n),
    .if_fifo_cap       (fifo_B_PE_2_0_U_if_fifo_cap),
    .if_full_n         (fifo_B_PE_2_0_U_if_full_n),
    .if_num_data_valid (fifo_B_PE_2_0_U_if_num_data_valid),
    .if_read           (PE_wrapper_2_0_U0_fifo_B_PE_2_059_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (PE_wrapper_1_0_U0_fifo_B_PE_2_059_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_B_PE_2_0_U_reset)
);

kernel3_fifo_w256_d2_S fifo_B_PE_2_1_U (
    .clk               (ap_clk),
    .if_din            (PE_wrapper_1_1_U0_fifo_B_PE_2_173_din_1),
    .if_dout           (fifo_B_PE_2_1_U_if_dout),
    .if_empty_n        (fifo_B_PE_2_1_U_if_empty_n),
    .if_fifo_cap       (fifo_B_PE_2_1_U_if_fifo_cap),
    .if_full_n         (fifo_B_PE_2_1_U_if_full_n),
    .if_num_data_valid (fifo_B_PE_2_1_U_if_num_data_valid),
    .if_read           (PE_wrapper_2_1_U0_fifo_B_PE_2_173_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (PE_wrapper_1_1_U0_fifo_B_PE_2_173_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_B_PE_2_1_U_reset)
);

kernel3_fifo_w256_d2_S fifo_B_PE_3_0_U (
    .clk               (ap_clk),
    .if_din            (PE_wrapper_2_0_U0_fifo_B_PE_3_060_din_1),
    .if_dout           (fifo_B_PE_3_0_U_if_dout),
    .if_empty_n        (fifo_B_PE_3_0_U_if_empty_n),
    .if_fifo_cap       (fifo_B_PE_3_0_U_if_fifo_cap),
    .if_full_n         (fifo_B_PE_3_0_U_if_full_n),
    .if_num_data_valid (fifo_B_PE_3_0_U_if_num_data_valid),
    .if_read           (PE_wrapper_3_0_U0_fifo_B_PE_3_060_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (PE_wrapper_2_0_U0_fifo_B_PE_3_060_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_B_PE_3_0_U_reset)
);

kernel3_fifo_w256_d2_S fifo_B_PE_3_1_U (
    .clk               (ap_clk),
    .if_din            (PE_wrapper_2_1_U0_fifo_B_PE_3_174_din_1),
    .if_dout           (fifo_B_PE_3_1_U_if_dout),
    .if_empty_n        (fifo_B_PE_3_1_U_if_empty_n),
    .if_fifo_cap       (fifo_B_PE_3_1_U_if_fifo_cap),
    .if_full_n         (fifo_B_PE_3_1_U_if_full_n),
    .if_num_data_valid (fifo_B_PE_3_1_U_if_num_data_valid),
    .if_read           (PE_wrapper_3_1_U0_fifo_B_PE_3_174_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (PE_wrapper_2_1_U0_fifo_B_PE_3_174_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_B_PE_3_1_U_reset)
);

kernel3_fifo_w256_d2_S fifo_B_PE_4_0_U (
    .clk               (ap_clk),
    .if_din            (PE_wrapper_3_0_U0_fifo_B_PE_4_061_din_1),
    .if_dout           (fifo_B_PE_4_0_U_if_dout),
    .if_empty_n        (fifo_B_PE_4_0_U_if_empty_n),
    .if_fifo_cap       (fifo_B_PE_4_0_U_if_fifo_cap),
    .if_full_n         (fifo_B_PE_4_0_U_if_full_n),
    .if_num_data_valid (fifo_B_PE_4_0_U_if_num_data_valid),
    .if_read           (PE_wrapper_4_0_U0_fifo_B_PE_4_061_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (PE_wrapper_3_0_U0_fifo_B_PE_4_061_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_B_PE_4_0_U_reset)
);

kernel3_fifo_w256_d2_S fifo_B_PE_4_1_U (
    .clk               (ap_clk),
    .if_din            (PE_wrapper_3_1_U0_fifo_B_PE_4_175_din_1),
    .if_dout           (fifo_B_PE_4_1_U_if_dout),
    .if_empty_n        (fifo_B_PE_4_1_U_if_empty_n),
    .if_fifo_cap       (fifo_B_PE_4_1_U_if_fifo_cap),
    .if_full_n         (fifo_B_PE_4_1_U_if_full_n),
    .if_num_data_valid (fifo_B_PE_4_1_U_if_num_data_valid),
    .if_read           (PE_wrapper_4_1_U0_fifo_B_PE_4_175_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (PE_wrapper_3_1_U0_fifo_B_PE_4_175_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_B_PE_4_1_U_reset)
);

kernel3_fifo_w256_d2_S fifo_B_PE_5_0_U (
    .clk               (ap_clk),
    .if_din            (PE_wrapper_4_0_U0_fifo_B_PE_5_062_din_1),
    .if_dout           (fifo_B_PE_5_0_U_if_dout),
    .if_empty_n        (fifo_B_PE_5_0_U_if_empty_n),
    .if_fifo_cap       (fifo_B_PE_5_0_U_if_fifo_cap),
    .if_full_n         (fifo_B_PE_5_0_U_if_full_n),
    .if_num_data_valid (fifo_B_PE_5_0_U_if_num_data_valid),
    .if_read           (PE_wrapper_5_0_U0_fifo_B_PE_5_062_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (PE_wrapper_4_0_U0_fifo_B_PE_5_062_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_B_PE_5_0_U_reset)
);

kernel3_fifo_w256_d2_S fifo_B_PE_5_1_U (
    .clk               (ap_clk),
    .if_din            (PE_wrapper_4_1_U0_fifo_B_PE_5_176_din_1),
    .if_dout           (fifo_B_PE_5_1_U_if_dout),
    .if_empty_n        (fifo_B_PE_5_1_U_if_empty_n),
    .if_fifo_cap       (fifo_B_PE_5_1_U_if_fifo_cap),
    .if_full_n         (fifo_B_PE_5_1_U_if_full_n),
    .if_num_data_valid (fifo_B_PE_5_1_U_if_num_data_valid),
    .if_read           (PE_wrapper_5_1_U0_fifo_B_PE_5_176_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (PE_wrapper_4_1_U0_fifo_B_PE_5_176_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_B_PE_5_1_U_reset)
);

kernel3_fifo_w256_d2_S fifo_B_PE_6_0_U (
    .clk               (ap_clk),
    .if_din            (PE_wrapper_5_0_U0_fifo_B_PE_6_063_din_1),
    .if_dout           (fifo_B_PE_6_0_U_if_dout),
    .if_empty_n        (fifo_B_PE_6_0_U_if_empty_n),
    .if_fifo_cap       (fifo_B_PE_6_0_U_if_fifo_cap),
    .if_full_n         (fifo_B_PE_6_0_U_if_full_n),
    .if_num_data_valid (fifo_B_PE_6_0_U_if_num_data_valid),
    .if_read           (PE_wrapper_6_0_U0_fifo_B_PE_6_063_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (PE_wrapper_5_0_U0_fifo_B_PE_6_063_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_B_PE_6_0_U_reset)
);

kernel3_fifo_w256_d2_S fifo_B_PE_6_1_U (
    .clk               (ap_clk),
    .if_din            (PE_wrapper_5_1_U0_fifo_B_PE_6_177_din_1),
    .if_dout           (fifo_B_PE_6_1_U_if_dout),
    .if_empty_n        (fifo_B_PE_6_1_U_if_empty_n),
    .if_fifo_cap       (fifo_B_PE_6_1_U_if_fifo_cap),
    .if_full_n         (fifo_B_PE_6_1_U_if_full_n),
    .if_num_data_valid (fifo_B_PE_6_1_U_if_num_data_valid),
    .if_read           (PE_wrapper_6_1_U0_fifo_B_PE_6_177_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (PE_wrapper_5_1_U0_fifo_B_PE_6_177_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_B_PE_6_1_U_reset)
);

kernel3_fifo_w256_d2_S fifo_B_PE_7_0_U (
    .clk               (ap_clk),
    .if_din            (PE_wrapper_6_0_U0_fifo_B_PE_7_064_din_1),
    .if_dout           (fifo_B_PE_7_0_U_if_dout),
    .if_empty_n        (fifo_B_PE_7_0_U_if_empty_n),
    .if_fifo_cap       (fifo_B_PE_7_0_U_if_fifo_cap),
    .if_full_n         (fifo_B_PE_7_0_U_if_full_n),
    .if_num_data_valid (fifo_B_PE_7_0_U_if_num_data_valid),
    .if_read           (PE_wrapper_7_0_U0_fifo_B_PE_7_064_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (PE_wrapper_6_0_U0_fifo_B_PE_7_064_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_B_PE_7_0_U_reset)
);

kernel3_fifo_w256_d2_S fifo_B_PE_7_1_U (
    .clk               (ap_clk),
    .if_din            (PE_wrapper_6_1_U0_fifo_B_PE_7_178_din_1),
    .if_dout           (fifo_B_PE_7_1_U_if_dout),
    .if_empty_n        (fifo_B_PE_7_1_U_if_empty_n),
    .if_fifo_cap       (fifo_B_PE_7_1_U_if_fifo_cap),
    .if_full_n         (fifo_B_PE_7_1_U_if_full_n),
    .if_num_data_valid (fifo_B_PE_7_1_U_if_num_data_valid),
    .if_read           (PE_wrapper_7_1_U0_fifo_B_PE_7_178_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (PE_wrapper_6_1_U0_fifo_B_PE_7_178_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_B_PE_7_1_U_reset)
);

kernel3_fifo_w256_d2_S fifo_B_PE_8_0_U (
    .clk               (ap_clk),
    .if_din            (PE_wrapper_7_0_U0_fifo_B_PE_8_065_din_1),
    .if_dout           (fifo_B_PE_8_0_U_if_dout),
    .if_empty_n        (fifo_B_PE_8_0_U_if_empty_n),
    .if_fifo_cap       (fifo_B_PE_8_0_U_if_fifo_cap),
    .if_full_n         (fifo_B_PE_8_0_U_if_full_n),
    .if_num_data_valid (fifo_B_PE_8_0_U_if_num_data_valid),
    .if_read           (PE_wrapper_8_0_U0_fifo_B_PE_8_065_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (PE_wrapper_7_0_U0_fifo_B_PE_8_065_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_B_PE_8_0_U_reset)
);

kernel3_fifo_w256_d2_S fifo_B_PE_8_1_U (
    .clk               (ap_clk),
    .if_din            (PE_wrapper_7_1_U0_fifo_B_PE_8_179_din_1),
    .if_dout           (fifo_B_PE_8_1_U_if_dout),
    .if_empty_n        (fifo_B_PE_8_1_U_if_empty_n),
    .if_fifo_cap       (fifo_B_PE_8_1_U_if_fifo_cap),
    .if_full_n         (fifo_B_PE_8_1_U_if_full_n),
    .if_num_data_valid (fifo_B_PE_8_1_U_if_num_data_valid),
    .if_read           (PE_wrapper_8_1_U0_fifo_B_PE_8_179_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (PE_wrapper_7_1_U0_fifo_B_PE_8_179_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_B_PE_8_1_U_reset)
);

kernel3_fifo_w256_d2_S fifo_B_PE_9_0_U (
    .clk               (ap_clk),
    .if_din            (PE_wrapper_8_0_U0_fifo_B_PE_9_066_din_1),
    .if_dout           (fifo_B_PE_9_0_U_if_dout),
    .if_empty_n        (fifo_B_PE_9_0_U_if_empty_n),
    .if_fifo_cap       (fifo_B_PE_9_0_U_if_fifo_cap),
    .if_full_n         (fifo_B_PE_9_0_U_if_full_n),
    .if_num_data_valid (fifo_B_PE_9_0_U_if_num_data_valid),
    .if_read           (PE_wrapper_9_0_U0_fifo_B_PE_9_066_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (PE_wrapper_8_0_U0_fifo_B_PE_9_066_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_B_PE_9_0_U_reset)
);

kernel3_fifo_w256_d2_S fifo_B_PE_9_1_U (
    .clk               (ap_clk),
    .if_din            (PE_wrapper_8_1_U0_fifo_B_PE_9_180_din_1),
    .if_dout           (fifo_B_PE_9_1_U_if_dout),
    .if_empty_n        (fifo_B_PE_9_1_U_if_empty_n),
    .if_fifo_cap       (fifo_B_PE_9_1_U_if_fifo_cap),
    .if_full_n         (fifo_B_PE_9_1_U_if_full_n),
    .if_num_data_valid (fifo_B_PE_9_1_U_if_num_data_valid),
    .if_read           (PE_wrapper_9_1_U0_fifo_B_PE_9_180_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (PE_wrapper_8_1_U0_fifo_B_PE_9_180_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_B_PE_9_1_U_reset)
);

kernel3_fifo_w64_d2_S fifo_C_drain_C_drain_IO_L1_out_0_0_U (
    .clk               (ap_clk),
    .if_din            (C_drain_IO_L1_out_35_U0_fifo_C_drain_C_IO_L1_out_0_0111_din),
    .if_dout           (fifo_C_drain_C_drain_IO_L1_out_0_0_U_if_dout),
    .if_empty_n        (fifo_C_drain_C_drain_IO_L1_out_0_0_U_if_empty_n),
    .if_fifo_cap       (fifo_C_drain_C_drain_IO_L1_out_0_0_U_if_fifo_cap),
    .if_full_n         (fifo_C_drain_C_drain_IO_L1_out_0_0_U_if_full_n),
    .if_num_data_valid (fifo_C_drain_C_drain_IO_L1_out_0_0_U_if_num_data_valid),
    .if_read           (C_drain_IO_L2_out_U0_fifo_C_C_IO_L1_0_0111_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (C_drain_IO_L1_out_35_U0_fifo_C_drain_C_IO_L1_out_0_0111_write),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_C_drain_C_drain_IO_L1_out_0_0_U_reset)
);

kernel3_fifo_w64_d2_S fifo_C_drain_C_drain_IO_L1_out_0_10_U (
    .clk               (ap_clk),
    .if_din            (C_drain_IO_L1_out_25_U0_fifo_C_drain_C_IO_L1_out_0_10121_din),
    .if_dout           (fifo_C_drain_C_drain_IO_L1_out_0_10_U_if_dout),
    .if_empty_n        (fifo_C_drain_C_drain_IO_L1_out_0_10_U_if_empty_n),
    .if_fifo_cap       (fifo_C_drain_C_drain_IO_L1_out_0_10_U_if_fifo_cap),
    .if_full_n         (fifo_C_drain_C_drain_IO_L1_out_0_10_U_if_full_n),
    .if_num_data_valid (fifo_C_drain_C_drain_IO_L1_out_0_10_U_if_num_data_valid),
    .if_read           (C_drain_IO_L1_out_26_U0_fifo_C_drain_C_IO_L1_out_0_10121_read),
    .if_read_ce        ( 1'b1),
    .if_write          (C_drain_IO_L1_out_25_U0_fifo_C_drain_C_IO_L1_out_0_10121_write),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_C_drain_C_drain_IO_L1_out_0_10_U_reset)
);

kernel3_fifo_w64_d2_S fifo_C_drain_C_drain_IO_L1_out_0_11_U (
    .clk               (ap_clk),
    .if_din            (C_drain_IO_L1_out_U0_fifo_C_C_IO_L1_0_11122_din_1),
    .if_dout           (fifo_C_drain_C_drain_IO_L1_out_0_11_U_if_dout),
    .if_empty_n        (fifo_C_drain_C_drain_IO_L1_out_0_11_U_if_empty_n),
    .if_fifo_cap       (fifo_C_drain_C_drain_IO_L1_out_0_11_U_if_fifo_cap),
    .if_full_n         (fifo_C_drain_C_drain_IO_L1_out_0_11_U_if_full_n),
    .if_num_data_valid (fifo_C_drain_C_drain_IO_L1_out_0_11_U_if_num_data_valid),
    .if_read           (C_drain_IO_L1_out_25_U0_fifo_C_drain_C_IO_L1_out_0_11122_read),
    .if_read_ce        ( 1'b1),
    .if_write          (C_drain_IO_L1_out_U0_fifo_C_drain_C_IO_L1_out_0_11122_write),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_C_drain_C_drain_IO_L1_out_0_11_U_reset)
);

kernel3_fifo_w64_d2_S fifo_C_drain_C_drain_IO_L1_out_0_12_U (
    .clk               (ap_clk),
    .if_din            (C_drain_IO_L1_out_boundary_U0_fifo_C_C_IO_L1_out_0_12123_din),
    .if_dout           (fifo_C_drain_C_drain_IO_L1_out_0_12_U_if_dout),
    .if_empty_n        (fifo_C_drain_C_drain_IO_L1_out_0_12_U_if_empty_n),
    .if_fifo_cap       (fifo_C_drain_C_drain_IO_L1_out_0_12_U_if_fifo_cap),
    .if_full_n         (fifo_C_drain_C_drain_IO_L1_out_0_12_U_if_full_n),
    .if_num_data_valid (fifo_C_drain_C_drain_IO_L1_out_0_12_U_if_num_data_valid),
    .if_read           (C_drain_IO_L1_out_U0_fifo_C_C_IO_L1_0_12123_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (C_drain_IO_L1_out_boundary_U0_fifo_C_C_IO_L1_out_0_12123_write),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_C_drain_C_drain_IO_L1_out_0_12_U_reset)
);

kernel3_fifo_w64_d2_S fifo_C_drain_C_drain_IO_L1_out_0_1_U (
    .clk               (ap_clk),
    .if_din            (C_drain_IO_L1_out_34_U0_fifo_C_drain_C_IO_L1_out_0_1112_din),
    .if_dout           (fifo_C_drain_C_drain_IO_L1_out_0_1_U_if_dout),
    .if_empty_n        (fifo_C_drain_C_drain_IO_L1_out_0_1_U_if_empty_n),
    .if_fifo_cap       (fifo_C_drain_C_drain_IO_L1_out_0_1_U_if_fifo_cap),
    .if_full_n         (fifo_C_drain_C_drain_IO_L1_out_0_1_U_if_full_n),
    .if_num_data_valid (fifo_C_drain_C_drain_IO_L1_out_0_1_U_if_num_data_valid),
    .if_read           (C_drain_IO_L1_out_35_U0_fifo_C_drain_C_IO_L1_out_0_1112_read),
    .if_read_ce        ( 1'b1),
    .if_write          (C_drain_IO_L1_out_34_U0_fifo_C_drain_C_IO_L1_out_0_1112_write),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_C_drain_C_drain_IO_L1_out_0_1_U_reset)
);

kernel3_fifo_w64_d2_S fifo_C_drain_C_drain_IO_L1_out_0_2_U (
    .clk               (ap_clk),
    .if_din            (C_drain_IO_L1_out_33_U0_fifo_C_drain_C_IO_L1_out_0_2113_din),
    .if_dout           (fifo_C_drain_C_drain_IO_L1_out_0_2_U_if_dout),
    .if_empty_n        (fifo_C_drain_C_drain_IO_L1_out_0_2_U_if_empty_n),
    .if_fifo_cap       (fifo_C_drain_C_drain_IO_L1_out_0_2_U_if_fifo_cap),
    .if_full_n         (fifo_C_drain_C_drain_IO_L1_out_0_2_U_if_full_n),
    .if_num_data_valid (fifo_C_drain_C_drain_IO_L1_out_0_2_U_if_num_data_valid),
    .if_read           (C_drain_IO_L1_out_34_U0_fifo_C_drain_C_IO_L1_out_0_2113_read),
    .if_read_ce        ( 1'b1),
    .if_write          (C_drain_IO_L1_out_33_U0_fifo_C_drain_C_IO_L1_out_0_2113_write),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_C_drain_C_drain_IO_L1_out_0_2_U_reset)
);

kernel3_fifo_w64_d2_S fifo_C_drain_C_drain_IO_L1_out_0_3_U (
    .clk               (ap_clk),
    .if_din            (C_drain_IO_L1_out_32_U0_fifo_C_drain_C_IO_L1_out_0_3114_din),
    .if_dout           (fifo_C_drain_C_drain_IO_L1_out_0_3_U_if_dout),
    .if_empty_n        (fifo_C_drain_C_drain_IO_L1_out_0_3_U_if_empty_n),
    .if_fifo_cap       (fifo_C_drain_C_drain_IO_L1_out_0_3_U_if_fifo_cap),
    .if_full_n         (fifo_C_drain_C_drain_IO_L1_out_0_3_U_if_full_n),
    .if_num_data_valid (fifo_C_drain_C_drain_IO_L1_out_0_3_U_if_num_data_valid),
    .if_read           (C_drain_IO_L1_out_33_U0_fifo_C_drain_C_IO_L1_out_0_3114_read),
    .if_read_ce        ( 1'b1),
    .if_write          (C_drain_IO_L1_out_32_U0_fifo_C_drain_C_IO_L1_out_0_3114_write),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_C_drain_C_drain_IO_L1_out_0_3_U_reset)
);

kernel3_fifo_w64_d2_S fifo_C_drain_C_drain_IO_L1_out_0_4_U (
    .clk               (ap_clk),
    .if_din            (C_drain_IO_L1_out_31_U0_fifo_C_drain_C_IO_L1_out_0_4115_din),
    .if_dout           (fifo_C_drain_C_drain_IO_L1_out_0_4_U_if_dout),
    .if_empty_n        (fifo_C_drain_C_drain_IO_L1_out_0_4_U_if_empty_n),
    .if_fifo_cap       (fifo_C_drain_C_drain_IO_L1_out_0_4_U_if_fifo_cap),
    .if_full_n         (fifo_C_drain_C_drain_IO_L1_out_0_4_U_if_full_n),
    .if_num_data_valid (fifo_C_drain_C_drain_IO_L1_out_0_4_U_if_num_data_valid),
    .if_read           (C_drain_IO_L1_out_32_U0_fifo_C_drain_C_IO_L1_out_0_4115_read),
    .if_read_ce        ( 1'b1),
    .if_write          (C_drain_IO_L1_out_31_U0_fifo_C_drain_C_IO_L1_out_0_4115_write),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_C_drain_C_drain_IO_L1_out_0_4_U_reset)
);

kernel3_fifo_w64_d2_S fifo_C_drain_C_drain_IO_L1_out_0_5_U (
    .clk               (ap_clk),
    .if_din            (C_drain_IO_L1_out_30_U0_fifo_C_drain_C_IO_L1_out_0_5116_din),
    .if_dout           (fifo_C_drain_C_drain_IO_L1_out_0_5_U_if_dout),
    .if_empty_n        (fifo_C_drain_C_drain_IO_L1_out_0_5_U_if_empty_n),
    .if_fifo_cap       (fifo_C_drain_C_drain_IO_L1_out_0_5_U_if_fifo_cap),
    .if_full_n         (fifo_C_drain_C_drain_IO_L1_out_0_5_U_if_full_n),
    .if_num_data_valid (fifo_C_drain_C_drain_IO_L1_out_0_5_U_if_num_data_valid),
    .if_read           (C_drain_IO_L1_out_31_U0_fifo_C_drain_C_IO_L1_out_0_5116_read),
    .if_read_ce        ( 1'b1),
    .if_write          (C_drain_IO_L1_out_30_U0_fifo_C_drain_C_IO_L1_out_0_5116_write),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_C_drain_C_drain_IO_L1_out_0_5_U_reset)
);

kernel3_fifo_w64_d2_S fifo_C_drain_C_drain_IO_L1_out_0_6_U (
    .clk               (ap_clk),
    .if_din            (C_drain_IO_L1_out_29_U0_fifo_C_drain_C_IO_L1_out_0_6117_din),
    .if_dout           (fifo_C_drain_C_drain_IO_L1_out_0_6_U_if_dout),
    .if_empty_n        (fifo_C_drain_C_drain_IO_L1_out_0_6_U_if_empty_n),
    .if_fifo_cap       (fifo_C_drain_C_drain_IO_L1_out_0_6_U_if_fifo_cap),
    .if_full_n         (fifo_C_drain_C_drain_IO_L1_out_0_6_U_if_full_n),
    .if_num_data_valid (fifo_C_drain_C_drain_IO_L1_out_0_6_U_if_num_data_valid),
    .if_read           (C_drain_IO_L1_out_30_U0_fifo_C_drain_C_IO_L1_out_0_6117_read),
    .if_read_ce        ( 1'b1),
    .if_write          (C_drain_IO_L1_out_29_U0_fifo_C_drain_C_IO_L1_out_0_6117_write),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_C_drain_C_drain_IO_L1_out_0_6_U_reset)
);

kernel3_fifo_w64_d2_S fifo_C_drain_C_drain_IO_L1_out_0_7_U (
    .clk               (ap_clk),
    .if_din            (C_drain_IO_L1_out_28_U0_fifo_C_drain_C_IO_L1_out_0_7118_din),
    .if_dout           (fifo_C_drain_C_drain_IO_L1_out_0_7_U_if_dout),
    .if_empty_n        (fifo_C_drain_C_drain_IO_L1_out_0_7_U_if_empty_n),
    .if_fifo_cap       (fifo_C_drain_C_drain_IO_L1_out_0_7_U_if_fifo_cap),
    .if_full_n         (fifo_C_drain_C_drain_IO_L1_out_0_7_U_if_full_n),
    .if_num_data_valid (fifo_C_drain_C_drain_IO_L1_out_0_7_U_if_num_data_valid),
    .if_read           (C_drain_IO_L1_out_29_U0_fifo_C_drain_C_IO_L1_out_0_7118_read),
    .if_read_ce        ( 1'b1),
    .if_write          (C_drain_IO_L1_out_28_U0_fifo_C_drain_C_IO_L1_out_0_7118_write),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_C_drain_C_drain_IO_L1_out_0_7_U_reset)
);

kernel3_fifo_w64_d2_S fifo_C_drain_C_drain_IO_L1_out_0_8_U (
    .clk               (ap_clk),
    .if_din            (C_drain_IO_L1_out_27_U0_fifo_C_drain_C_IO_L1_out_0_8119_din),
    .if_dout           (fifo_C_drain_C_drain_IO_L1_out_0_8_U_if_dout),
    .if_empty_n        (fifo_C_drain_C_drain_IO_L1_out_0_8_U_if_empty_n),
    .if_fifo_cap       (fifo_C_drain_C_drain_IO_L1_out_0_8_U_if_fifo_cap),
    .if_full_n         (fifo_C_drain_C_drain_IO_L1_out_0_8_U_if_full_n),
    .if_num_data_valid (fifo_C_drain_C_drain_IO_L1_out_0_8_U_if_num_data_valid),
    .if_read           (C_drain_IO_L1_out_28_U0_fifo_C_drain_C_IO_L1_out_0_8119_read),
    .if_read_ce        ( 1'b1),
    .if_write          (C_drain_IO_L1_out_27_U0_fifo_C_drain_C_IO_L1_out_0_8119_write),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_C_drain_C_drain_IO_L1_out_0_8_U_reset)
);

kernel3_fifo_w64_d2_S fifo_C_drain_C_drain_IO_L1_out_0_9_U (
    .clk               (ap_clk),
    .if_din            (C_drain_IO_L1_out_26_U0_fifo_C_drain_C_IO_L1_out_0_9120_din),
    .if_dout           (fifo_C_drain_C_drain_IO_L1_out_0_9_U_if_dout),
    .if_empty_n        (fifo_C_drain_C_drain_IO_L1_out_0_9_U_if_empty_n),
    .if_fifo_cap       (fifo_C_drain_C_drain_IO_L1_out_0_9_U_if_fifo_cap),
    .if_full_n         (fifo_C_drain_C_drain_IO_L1_out_0_9_U_if_full_n),
    .if_num_data_valid (fifo_C_drain_C_drain_IO_L1_out_0_9_U_if_num_data_valid),
    .if_read           (C_drain_IO_L1_out_27_U0_fifo_C_drain_C_IO_L1_out_0_9120_read),
    .if_read_ce        ( 1'b1),
    .if_write          (C_drain_IO_L1_out_26_U0_fifo_C_drain_C_IO_L1_out_0_9120_write),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_C_drain_C_drain_IO_L1_out_0_9_U_reset)
);

kernel3_fifo_w64_d2_S fifo_C_drain_C_drain_IO_L1_out_1_0_U (
    .clk               (ap_clk),
    .if_din            (C_drain_IO_L1_out_48_U0_fifo_C_drain_C_IO_L1_out_1_0124_din),
    .if_dout           (fifo_C_drain_C_drain_IO_L1_out_1_0_U_if_dout),
    .if_empty_n        (fifo_C_drain_C_drain_IO_L1_out_1_0_U_if_empty_n),
    .if_fifo_cap       (fifo_C_drain_C_drain_IO_L1_out_1_0_U_if_fifo_cap),
    .if_full_n         (fifo_C_drain_C_drain_IO_L1_out_1_0_U_if_full_n),
    .if_num_data_valid (fifo_C_drain_C_drain_IO_L1_out_1_0_U_if_num_data_valid),
    .if_read           (C_drain_IO_L2_out_boundary_U0_fifo_C_C_IO_L1_out_1_0124_read),
    .if_read_ce        ( 1'b1),
    .if_write          (C_drain_IO_L1_out_48_U0_fifo_C_drain_C_IO_L1_out_1_0124_write),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_C_drain_C_drain_IO_L1_out_1_0_U_reset)
);

kernel3_fifo_w64_d2_S fifo_C_drain_C_drain_IO_L1_out_1_10_U (
    .clk               (ap_clk),
    .if_din            (C_drain_IO_L1_out_38_U0_fifo_C_drain_C_IO_L1_out_1_10134_din),
    .if_dout           (fifo_C_drain_C_drain_IO_L1_out_1_10_U_if_dout),
    .if_empty_n        (fifo_C_drain_C_drain_IO_L1_out_1_10_U_if_empty_n),
    .if_fifo_cap       (fifo_C_drain_C_drain_IO_L1_out_1_10_U_if_fifo_cap),
    .if_full_n         (fifo_C_drain_C_drain_IO_L1_out_1_10_U_if_full_n),
    .if_num_data_valid (fifo_C_drain_C_drain_IO_L1_out_1_10_U_if_num_data_valid),
    .if_read           (C_drain_IO_L1_out_39_U0_fifo_C_drain_C_IO_L1_out_1_10134_read),
    .if_read_ce        ( 1'b1),
    .if_write          (C_drain_IO_L1_out_38_U0_fifo_C_drain_C_IO_L1_out_1_10134_write),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_C_drain_C_drain_IO_L1_out_1_10_U_reset)
);

kernel3_fifo_w64_d2_S fifo_C_drain_C_drain_IO_L1_out_1_11_U (
    .clk               (ap_clk),
    .if_din            (C_drain_IO_L1_out_37_U0_fifo_C_drain_C_IO_L1_out_1_11135_din),
    .if_dout           (fifo_C_drain_C_drain_IO_L1_out_1_11_U_if_dout),
    .if_empty_n        (fifo_C_drain_C_drain_IO_L1_out_1_11_U_if_empty_n),
    .if_fifo_cap       (fifo_C_drain_C_drain_IO_L1_out_1_11_U_if_fifo_cap),
    .if_full_n         (fifo_C_drain_C_drain_IO_L1_out_1_11_U_if_full_n),
    .if_num_data_valid (fifo_C_drain_C_drain_IO_L1_out_1_11_U_if_num_data_valid),
    .if_read           (C_drain_IO_L1_out_38_U0_fifo_C_drain_C_IO_L1_out_1_11135_read),
    .if_read_ce        ( 1'b1),
    .if_write          (C_drain_IO_L1_out_37_U0_fifo_C_drain_C_IO_L1_out_1_11135_write),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_C_drain_C_drain_IO_L1_out_1_11_U_reset)
);

kernel3_fifo_w64_d2_S fifo_C_drain_C_drain_IO_L1_out_1_12_U (
    .clk               (ap_clk),
    .if_din            (C_drain_IO_L1_out_boundary_36_U0_fifo_C_C_IO_L1_out_1_12136_din),
    .if_dout           (fifo_C_drain_C_drain_IO_L1_out_1_12_U_if_dout),
    .if_empty_n        (fifo_C_drain_C_drain_IO_L1_out_1_12_U_if_empty_n),
    .if_fifo_cap       (fifo_C_drain_C_drain_IO_L1_out_1_12_U_if_fifo_cap),
    .if_full_n         (fifo_C_drain_C_drain_IO_L1_out_1_12_U_if_full_n),
    .if_num_data_valid (fifo_C_drain_C_drain_IO_L1_out_1_12_U_if_num_data_valid),
    .if_read           (C_drain_IO_L1_out_37_U0_fifo_C_drain_C_IO_L1_out_1_12136_read),
    .if_read_ce        ( 1'b1),
    .if_write          (C_drain_IO_L1_out_boundary_36_U0_fifo_C_C_IO_L1_1_12136_write),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_C_drain_C_drain_IO_L1_out_1_12_U_reset)
);

kernel3_fifo_w64_d2_S fifo_C_drain_C_drain_IO_L1_out_1_1_U (
    .clk               (ap_clk),
    .if_din            (C_drain_IO_L1_out_47_U0_fifo_C_drain_C_IO_L1_out_1_1125_din),
    .if_dout           (fifo_C_drain_C_drain_IO_L1_out_1_1_U_if_dout),
    .if_empty_n        (fifo_C_drain_C_drain_IO_L1_out_1_1_U_if_empty_n),
    .if_fifo_cap       (fifo_C_drain_C_drain_IO_L1_out_1_1_U_if_fifo_cap),
    .if_full_n         (fifo_C_drain_C_drain_IO_L1_out_1_1_U_if_full_n),
    .if_num_data_valid (fifo_C_drain_C_drain_IO_L1_out_1_1_U_if_num_data_valid),
    .if_read           (C_drain_IO_L1_out_48_U0_fifo_C_drain_C_IO_L1_out_1_1125_read),
    .if_read_ce        ( 1'b1),
    .if_write          (C_drain_IO_L1_out_47_U0_fifo_C_drain_C_IO_L1_out_1_1125_write),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_C_drain_C_drain_IO_L1_out_1_1_U_reset)
);

kernel3_fifo_w64_d2_S fifo_C_drain_C_drain_IO_L1_out_1_2_U (
    .clk               (ap_clk),
    .if_din            (C_drain_IO_L1_out_46_U0_fifo_C_drain_C_IO_L1_out_1_2126_din),
    .if_dout           (fifo_C_drain_C_drain_IO_L1_out_1_2_U_if_dout),
    .if_empty_n        (fifo_C_drain_C_drain_IO_L1_out_1_2_U_if_empty_n),
    .if_fifo_cap       (fifo_C_drain_C_drain_IO_L1_out_1_2_U_if_fifo_cap),
    .if_full_n         (fifo_C_drain_C_drain_IO_L1_out_1_2_U_if_full_n),
    .if_num_data_valid (fifo_C_drain_C_drain_IO_L1_out_1_2_U_if_num_data_valid),
    .if_read           (C_drain_IO_L1_out_47_U0_fifo_C_drain_C_IO_L1_out_1_2126_read),
    .if_read_ce        ( 1'b1),
    .if_write          (C_drain_IO_L1_out_46_U0_fifo_C_drain_C_IO_L1_out_1_2126_write),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_C_drain_C_drain_IO_L1_out_1_2_U_reset)
);

kernel3_fifo_w64_d2_S fifo_C_drain_C_drain_IO_L1_out_1_3_U (
    .clk               (ap_clk),
    .if_din            (C_drain_IO_L1_out_45_U0_fifo_C_drain_C_IO_L1_out_1_3127_din),
    .if_dout           (fifo_C_drain_C_drain_IO_L1_out_1_3_U_if_dout),
    .if_empty_n        (fifo_C_drain_C_drain_IO_L1_out_1_3_U_if_empty_n),
    .if_fifo_cap       (fifo_C_drain_C_drain_IO_L1_out_1_3_U_if_fifo_cap),
    .if_full_n         (fifo_C_drain_C_drain_IO_L1_out_1_3_U_if_full_n),
    .if_num_data_valid (fifo_C_drain_C_drain_IO_L1_out_1_3_U_if_num_data_valid),
    .if_read           (C_drain_IO_L1_out_46_U0_fifo_C_drain_C_IO_L1_out_1_3127_read),
    .if_read_ce        ( 1'b1),
    .if_write          (C_drain_IO_L1_out_45_U0_fifo_C_drain_C_IO_L1_out_1_3127_write),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_C_drain_C_drain_IO_L1_out_1_3_U_reset)
);

kernel3_fifo_w64_d2_S fifo_C_drain_C_drain_IO_L1_out_1_4_U (
    .clk               (ap_clk),
    .if_din            (C_drain_IO_L1_out_44_U0_fifo_C_drain_C_IO_L1_out_1_4128_din),
    .if_dout           (fifo_C_drain_C_drain_IO_L1_out_1_4_U_if_dout),
    .if_empty_n        (fifo_C_drain_C_drain_IO_L1_out_1_4_U_if_empty_n),
    .if_fifo_cap       (fifo_C_drain_C_drain_IO_L1_out_1_4_U_if_fifo_cap),
    .if_full_n         (fifo_C_drain_C_drain_IO_L1_out_1_4_U_if_full_n),
    .if_num_data_valid (fifo_C_drain_C_drain_IO_L1_out_1_4_U_if_num_data_valid),
    .if_read           (C_drain_IO_L1_out_45_U0_fifo_C_drain_C_IO_L1_out_1_4128_read),
    .if_read_ce        ( 1'b1),
    .if_write          (C_drain_IO_L1_out_44_U0_fifo_C_drain_C_IO_L1_out_1_4128_write),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_C_drain_C_drain_IO_L1_out_1_4_U_reset)
);

kernel3_fifo_w64_d2_S fifo_C_drain_C_drain_IO_L1_out_1_5_U (
    .clk               (ap_clk),
    .if_din            (C_drain_IO_L1_out_43_U0_fifo_C_drain_C_IO_L1_out_1_5129_din),
    .if_dout           (fifo_C_drain_C_drain_IO_L1_out_1_5_U_if_dout),
    .if_empty_n        (fifo_C_drain_C_drain_IO_L1_out_1_5_U_if_empty_n),
    .if_fifo_cap       (fifo_C_drain_C_drain_IO_L1_out_1_5_U_if_fifo_cap),
    .if_full_n         (fifo_C_drain_C_drain_IO_L1_out_1_5_U_if_full_n),
    .if_num_data_valid (fifo_C_drain_C_drain_IO_L1_out_1_5_U_if_num_data_valid),
    .if_read           (C_drain_IO_L1_out_44_U0_fifo_C_drain_C_IO_L1_out_1_5129_read),
    .if_read_ce        ( 1'b1),
    .if_write          (C_drain_IO_L1_out_43_U0_fifo_C_drain_C_IO_L1_out_1_5129_write),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_C_drain_C_drain_IO_L1_out_1_5_U_reset)
);

kernel3_fifo_w64_d2_S fifo_C_drain_C_drain_IO_L1_out_1_6_U (
    .clk               (ap_clk),
    .if_din            (C_drain_IO_L1_out_42_U0_fifo_C_drain_C_IO_L1_out_1_6130_din),
    .if_dout           (fifo_C_drain_C_drain_IO_L1_out_1_6_U_if_dout),
    .if_empty_n        (fifo_C_drain_C_drain_IO_L1_out_1_6_U_if_empty_n),
    .if_fifo_cap       (fifo_C_drain_C_drain_IO_L1_out_1_6_U_if_fifo_cap),
    .if_full_n         (fifo_C_drain_C_drain_IO_L1_out_1_6_U_if_full_n),
    .if_num_data_valid (fifo_C_drain_C_drain_IO_L1_out_1_6_U_if_num_data_valid),
    .if_read           (C_drain_IO_L1_out_43_U0_fifo_C_drain_C_IO_L1_out_1_6130_read),
    .if_read_ce        ( 1'b1),
    .if_write          (C_drain_IO_L1_out_42_U0_fifo_C_drain_C_IO_L1_out_1_6130_write),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_C_drain_C_drain_IO_L1_out_1_6_U_reset)
);

kernel3_fifo_w64_d2_S fifo_C_drain_C_drain_IO_L1_out_1_7_U (
    .clk               (ap_clk),
    .if_din            (C_drain_IO_L1_out_41_U0_fifo_C_drain_C_IO_L1_out_1_7131_din),
    .if_dout           (fifo_C_drain_C_drain_IO_L1_out_1_7_U_if_dout),
    .if_empty_n        (fifo_C_drain_C_drain_IO_L1_out_1_7_U_if_empty_n),
    .if_fifo_cap       (fifo_C_drain_C_drain_IO_L1_out_1_7_U_if_fifo_cap),
    .if_full_n         (fifo_C_drain_C_drain_IO_L1_out_1_7_U_if_full_n),
    .if_num_data_valid (fifo_C_drain_C_drain_IO_L1_out_1_7_U_if_num_data_valid),
    .if_read           (C_drain_IO_L1_out_42_U0_fifo_C_drain_C_IO_L1_out_1_7131_read),
    .if_read_ce        ( 1'b1),
    .if_write          (C_drain_IO_L1_out_41_U0_fifo_C_drain_C_IO_L1_out_1_7131_write),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_C_drain_C_drain_IO_L1_out_1_7_U_reset)
);

kernel3_fifo_w64_d2_S fifo_C_drain_C_drain_IO_L1_out_1_8_U (
    .clk               (ap_clk),
    .if_din            (C_drain_IO_L1_out_40_U0_fifo_C_drain_C_IO_L1_out_1_8132_din),
    .if_dout           (fifo_C_drain_C_drain_IO_L1_out_1_8_U_if_dout),
    .if_empty_n        (fifo_C_drain_C_drain_IO_L1_out_1_8_U_if_empty_n),
    .if_fifo_cap       (fifo_C_drain_C_drain_IO_L1_out_1_8_U_if_fifo_cap),
    .if_full_n         (fifo_C_drain_C_drain_IO_L1_out_1_8_U_if_full_n),
    .if_num_data_valid (fifo_C_drain_C_drain_IO_L1_out_1_8_U_if_num_data_valid),
    .if_read           (C_drain_IO_L1_out_41_U0_fifo_C_drain_C_IO_L1_out_1_8132_read),
    .if_read_ce        ( 1'b1),
    .if_write          (C_drain_IO_L1_out_40_U0_fifo_C_drain_C_IO_L1_out_1_8132_write),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_C_drain_C_drain_IO_L1_out_1_8_U_reset)
);

kernel3_fifo_w64_d2_S fifo_C_drain_C_drain_IO_L1_out_1_9_U (
    .clk               (ap_clk),
    .if_din            (C_drain_IO_L1_out_39_U0_fifo_C_drain_C_IO_L1_out_1_9133_din),
    .if_dout           (fifo_C_drain_C_drain_IO_L1_out_1_9_U_if_dout),
    .if_empty_n        (fifo_C_drain_C_drain_IO_L1_out_1_9_U_if_empty_n),
    .if_fifo_cap       (fifo_C_drain_C_drain_IO_L1_out_1_9_U_if_fifo_cap),
    .if_full_n         (fifo_C_drain_C_drain_IO_L1_out_1_9_U_if_full_n),
    .if_num_data_valid (fifo_C_drain_C_drain_IO_L1_out_1_9_U_if_num_data_valid),
    .if_read           (C_drain_IO_L1_out_40_U0_fifo_C_drain_C_IO_L1_out_1_9133_read),
    .if_read_ce        ( 1'b1),
    .if_write          (C_drain_IO_L1_out_39_U0_fifo_C_drain_C_IO_L1_out_1_9133_write),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_C_drain_C_drain_IO_L1_out_1_9_U_reset)
);

kernel3_fifo_w64_d2_S fifo_C_drain_C_drain_IO_L2_out_0_U (
    .clk               (ap_clk),
    .if_din            (C_drain_IO_L2_out_U0_fifo_C_C_IO_L2_out_0137_din_1),
    .if_dout           (fifo_C_drain_C_drain_IO_L2_out_0_U_if_dout),
    .if_empty_n        (fifo_C_drain_C_drain_IO_L2_out_0_U_if_empty_n),
    .if_fifo_cap       (fifo_C_drain_C_drain_IO_L2_out_0_U_if_fifo_cap),
    .if_full_n         (fifo_C_drain_C_drain_IO_L2_out_0_U_if_full_n),
    .if_num_data_valid (fifo_C_drain_C_drain_IO_L2_out_0_U_if_num_data_valid),
    .if_read           (C_drain_IO_L3_out_U0_fifo_C_C_IO_L2_0137_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (C_drain_IO_L2_out_U0_fifo_C_C_IO_L2_0137_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_C_drain_C_drain_IO_L2_out_0_U_reset)
);

kernel3_fifo_w64_d2_S fifo_C_drain_C_drain_IO_L2_out_1_U (
    .clk               (ap_clk),
    .if_din            (C_drain_IO_L2_out_boundary_U0_fifo_C_drain_C_IO_L2_out_1138_din),
    .if_dout           (fifo_C_drain_C_drain_IO_L2_out_1_U_if_dout),
    .if_empty_n        (fifo_C_drain_C_drain_IO_L2_out_1_U_if_empty_n),
    .if_fifo_cap       (fifo_C_drain_C_drain_IO_L2_out_1_U_if_fifo_cap),
    .if_full_n         (fifo_C_drain_C_drain_IO_L2_out_1_U_if_full_n),
    .if_num_data_valid (fifo_C_drain_C_drain_IO_L2_out_1_U_if_num_data_valid),
    .if_read           (C_drain_IO_L2_out_U0_fifo_C_C_IO_L2_1138_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (C_drain_IO_L2_out_boundary_U0_fifo_C_C_IO_L2_out_1138_write),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_C_drain_C_drain_IO_L2_out_1_U_reset)
);

kernel3_fifo_w32_d2_S fifo_C_drain_PE_0_0_U (
    .clk               (ap_clk),
    .if_din            (PE_wrapper_0_0_U0_fifo_C_drain_PE_0_085_din_1),
    .if_dout           (fifo_C_drain_PE_0_0_U_if_dout),
    .if_empty_n        (fifo_C_drain_PE_0_0_U_if_empty_n),
    .if_fifo_cap       (fifo_C_drain_PE_0_0_U_if_fifo_cap),
    .if_full_n         (fifo_C_drain_PE_0_0_U_if_full_n),
    .if_num_data_valid (fifo_C_drain_PE_0_0_U_if_num_data_valid),
    .if_read           (C_drain_IO_L1_out_35_U0_fifo_C_PE_0_085_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (PE_wrapper_0_0_U0_fifo_C_drain_PE_0_085_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_C_drain_PE_0_0_U_reset)
);

kernel3_fifo_w32_d2_S fifo_C_drain_PE_0_1_U (
    .clk               (ap_clk),
    .if_din            (PE_wrapper_0_1_U0_fifo_C_drain_PE_0_198_din_1),
    .if_dout           (fifo_C_drain_PE_0_1_U_if_dout),
    .if_empty_n        (fifo_C_drain_PE_0_1_U_if_empty_n),
    .if_fifo_cap       (fifo_C_drain_PE_0_1_U_if_fifo_cap),
    .if_full_n         (fifo_C_drain_PE_0_1_U_if_full_n),
    .if_num_data_valid (fifo_C_drain_PE_0_1_U_if_num_data_valid),
    .if_read           (C_drain_IO_L1_out_48_U0_fifo_C_PE_0_198_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (PE_wrapper_0_1_U0_fifo_C_drain_PE_0_198_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_C_drain_PE_0_1_U_reset)
);

kernel3_fifo_w32_d2_S fifo_C_drain_PE_10_0_U (
    .clk               (ap_clk),
    .if_din            (PE_wrapper_10_0_U0_fifo_C_drain_PE_10_095_din_1),
    .if_dout           (fifo_C_drain_PE_10_0_U_if_dout),
    .if_empty_n        (fifo_C_drain_PE_10_0_U_if_empty_n),
    .if_fifo_cap       (fifo_C_drain_PE_10_0_U_if_fifo_cap),
    .if_full_n         (fifo_C_drain_PE_10_0_U_if_full_n),
    .if_num_data_valid (fifo_C_drain_PE_10_0_U_if_num_data_valid),
    .if_read           (C_drain_IO_L1_out_25_U0_fifo_C_PE_10_095_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (PE_wrapper_10_0_U0_fifo_C_drain_PE_10_095_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_C_drain_PE_10_0_U_reset)
);

kernel3_fifo_w32_d2_S fifo_C_drain_PE_10_1_U (
    .clk               (ap_clk),
    .if_din            (PE_wrapper_10_1_U0_fifo_C_drain_PE_10_1108_din_1),
    .if_dout           (fifo_C_drain_PE_10_1_U_if_dout),
    .if_empty_n        (fifo_C_drain_PE_10_1_U_if_empty_n),
    .if_fifo_cap       (fifo_C_drain_PE_10_1_U_if_fifo_cap),
    .if_full_n         (fifo_C_drain_PE_10_1_U_if_full_n),
    .if_num_data_valid (fifo_C_drain_PE_10_1_U_if_num_data_valid),
    .if_read           (C_drain_IO_L1_out_38_U0_fifo_C_PE_10_1108_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (PE_wrapper_10_1_U0_fifo_C_drain_PE_10_1108_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_C_drain_PE_10_1_U_reset)
);

kernel3_fifo_w32_d2_S fifo_C_drain_PE_11_0_U (
    .clk               (ap_clk),
    .if_din            (PE_wrapper_11_0_U0_fifo_C_drain_PE_11_096_din_1),
    .if_dout           (fifo_C_drain_PE_11_0_U_if_dout),
    .if_empty_n        (fifo_C_drain_PE_11_0_U_if_empty_n),
    .if_fifo_cap       (fifo_C_drain_PE_11_0_U_if_fifo_cap),
    .if_full_n         (fifo_C_drain_PE_11_0_U_if_full_n),
    .if_num_data_valid (fifo_C_drain_PE_11_0_U_if_num_data_valid),
    .if_read           (C_drain_IO_L1_out_U0_fifo_C_drain_PE_11_096_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (PE_wrapper_11_0_U0_fifo_C_drain_PE_11_096_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_C_drain_PE_11_0_U_reset)
);

kernel3_fifo_w32_d2_S fifo_C_drain_PE_11_1_U (
    .clk               (ap_clk),
    .if_din            (PE_wrapper_11_1_U0_fifo_C_drain_PE_11_1109_din_1),
    .if_dout           (fifo_C_drain_PE_11_1_U_if_dout),
    .if_empty_n        (fifo_C_drain_PE_11_1_U_if_empty_n),
    .if_fifo_cap       (fifo_C_drain_PE_11_1_U_if_fifo_cap),
    .if_full_n         (fifo_C_drain_PE_11_1_U_if_full_n),
    .if_num_data_valid (fifo_C_drain_PE_11_1_U_if_num_data_valid),
    .if_read           (C_drain_IO_L1_out_37_U0_fifo_C_PE_11_1109_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (PE_wrapper_11_1_U0_fifo_C_drain_PE_11_1109_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_C_drain_PE_11_1_U_reset)
);

kernel3_fifo_w32_d2_S fifo_C_drain_PE_12_0_U (
    .clk               (ap_clk),
    .if_din            (PE_wrapper_12_0_U0_fifo_C_drain_PE_12_097_din_1),
    .if_dout           (fifo_C_drain_PE_12_0_U_if_dout),
    .if_empty_n        (fifo_C_drain_PE_12_0_U_if_empty_n),
    .if_fifo_cap       (fifo_C_drain_PE_12_0_U_if_fifo_cap),
    .if_full_n         (fifo_C_drain_PE_12_0_U_if_full_n),
    .if_num_data_valid (fifo_C_drain_PE_12_0_U_if_num_data_valid),
    .if_read           (C_drain_IO_L1_out_U0_fifo_PE_12_097_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (PE_wrapper_12_0_U0_fifo_C_drain_PE_12_097_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_C_drain_PE_12_0_U_reset)
);

kernel3_fifo_w32_d2_S fifo_C_drain_PE_12_1_U (
    .clk               (ap_clk),
    .if_din            (PE_wrapper_12_1_U0_fifo_C_drain_PE_12_1110_din_1),
    .if_dout           (fifo_C_drain_PE_12_1_U_if_dout),
    .if_empty_n        (fifo_C_drain_PE_12_1_U_if_empty_n),
    .if_fifo_cap       (fifo_C_drain_PE_12_1_U_if_fifo_cap),
    .if_full_n         (fifo_C_drain_PE_12_1_U_if_full_n),
    .if_num_data_valid (fifo_C_drain_PE_12_1_U_if_num_data_valid),
    .if_read           (C_drain_IO_L1_out_36_U0_fifo_PE_12_1110_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (PE_wrapper_12_1_U0_fifo_C_drain_PE_12_1110_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_C_drain_PE_12_1_U_reset)
);

kernel3_fifo_w32_d2_S fifo_C_drain_PE_1_0_U (
    .clk               (ap_clk),
    .if_din            (PE_wrapper_1_0_U0_fifo_C_drain_PE_1_086_din_1),
    .if_dout           (fifo_C_drain_PE_1_0_U_if_dout),
    .if_empty_n        (fifo_C_drain_PE_1_0_U_if_empty_n),
    .if_fifo_cap       (fifo_C_drain_PE_1_0_U_if_fifo_cap),
    .if_full_n         (fifo_C_drain_PE_1_0_U_if_full_n),
    .if_num_data_valid (fifo_C_drain_PE_1_0_U_if_num_data_valid),
    .if_read           (C_drain_IO_L1_out_34_U0_fifo_C_PE_1_086_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (PE_wrapper_1_0_U0_fifo_C_drain_PE_1_086_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_C_drain_PE_1_0_U_reset)
);

kernel3_fifo_w32_d2_S fifo_C_drain_PE_1_1_U (
    .clk               (ap_clk),
    .if_din            (PE_wrapper_1_1_U0_fifo_C_drain_PE_1_199_din_1),
    .if_dout           (fifo_C_drain_PE_1_1_U_if_dout),
    .if_empty_n        (fifo_C_drain_PE_1_1_U_if_empty_n),
    .if_fifo_cap       (fifo_C_drain_PE_1_1_U_if_fifo_cap),
    .if_full_n         (fifo_C_drain_PE_1_1_U_if_full_n),
    .if_num_data_valid (fifo_C_drain_PE_1_1_U_if_num_data_valid),
    .if_read           (C_drain_IO_L1_out_47_U0_fifo_C_PE_1_199_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (PE_wrapper_1_1_U0_fifo_C_drain_PE_1_199_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_C_drain_PE_1_1_U_reset)
);

kernel3_fifo_w32_d2_S fifo_C_drain_PE_2_0_U (
    .clk               (ap_clk),
    .if_din            (PE_wrapper_2_0_U0_fifo_C_drain_PE_2_087_din_1),
    .if_dout           (fifo_C_drain_PE_2_0_U_if_dout),
    .if_empty_n        (fifo_C_drain_PE_2_0_U_if_empty_n),
    .if_fifo_cap       (fifo_C_drain_PE_2_0_U_if_fifo_cap),
    .if_full_n         (fifo_C_drain_PE_2_0_U_if_full_n),
    .if_num_data_valid (fifo_C_drain_PE_2_0_U_if_num_data_valid),
    .if_read           (C_drain_IO_L1_out_33_U0_fifo_C_PE_2_087_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (PE_wrapper_2_0_U0_fifo_C_drain_PE_2_087_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_C_drain_PE_2_0_U_reset)
);

kernel3_fifo_w32_d2_S fifo_C_drain_PE_2_1_U (
    .clk               (ap_clk),
    .if_din            (PE_wrapper_2_1_U0_fifo_C_drain_PE_2_1100_din_1),
    .if_dout           (fifo_C_drain_PE_2_1_U_if_dout),
    .if_empty_n        (fifo_C_drain_PE_2_1_U_if_empty_n),
    .if_fifo_cap       (fifo_C_drain_PE_2_1_U_if_fifo_cap),
    .if_full_n         (fifo_C_drain_PE_2_1_U_if_full_n),
    .if_num_data_valid (fifo_C_drain_PE_2_1_U_if_num_data_valid),
    .if_read           (C_drain_IO_L1_out_46_U0_fifo_C_PE_2_1100_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (PE_wrapper_2_1_U0_fifo_C_drain_PE_2_1100_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_C_drain_PE_2_1_U_reset)
);

kernel3_fifo_w32_d2_S fifo_C_drain_PE_3_0_U (
    .clk               (ap_clk),
    .if_din            (PE_wrapper_3_0_U0_fifo_C_drain_PE_3_088_din_1),
    .if_dout           (fifo_C_drain_PE_3_0_U_if_dout),
    .if_empty_n        (fifo_C_drain_PE_3_0_U_if_empty_n),
    .if_fifo_cap       (fifo_C_drain_PE_3_0_U_if_fifo_cap),
    .if_full_n         (fifo_C_drain_PE_3_0_U_if_full_n),
    .if_num_data_valid (fifo_C_drain_PE_3_0_U_if_num_data_valid),
    .if_read           (C_drain_IO_L1_out_32_U0_fifo_C_PE_3_088_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (PE_wrapper_3_0_U0_fifo_C_drain_PE_3_088_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_C_drain_PE_3_0_U_reset)
);

kernel3_fifo_w32_d2_S fifo_C_drain_PE_3_1_U (
    .clk               (ap_clk),
    .if_din            (PE_wrapper_3_1_U0_fifo_C_drain_PE_3_1101_din_1),
    .if_dout           (fifo_C_drain_PE_3_1_U_if_dout),
    .if_empty_n        (fifo_C_drain_PE_3_1_U_if_empty_n),
    .if_fifo_cap       (fifo_C_drain_PE_3_1_U_if_fifo_cap),
    .if_full_n         (fifo_C_drain_PE_3_1_U_if_full_n),
    .if_num_data_valid (fifo_C_drain_PE_3_1_U_if_num_data_valid),
    .if_read           (C_drain_IO_L1_out_45_U0_fifo_C_PE_3_1101_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (PE_wrapper_3_1_U0_fifo_C_drain_PE_3_1101_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_C_drain_PE_3_1_U_reset)
);

kernel3_fifo_w32_d2_S fifo_C_drain_PE_4_0_U (
    .clk               (ap_clk),
    .if_din            (PE_wrapper_4_0_U0_fifo_C_drain_PE_4_089_din_1),
    .if_dout           (fifo_C_drain_PE_4_0_U_if_dout),
    .if_empty_n        (fifo_C_drain_PE_4_0_U_if_empty_n),
    .if_fifo_cap       (fifo_C_drain_PE_4_0_U_if_fifo_cap),
    .if_full_n         (fifo_C_drain_PE_4_0_U_if_full_n),
    .if_num_data_valid (fifo_C_drain_PE_4_0_U_if_num_data_valid),
    .if_read           (C_drain_IO_L1_out_31_U0_fifo_C_PE_4_089_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (PE_wrapper_4_0_U0_fifo_C_drain_PE_4_089_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_C_drain_PE_4_0_U_reset)
);

kernel3_fifo_w32_d2_S fifo_C_drain_PE_4_1_U (
    .clk               (ap_clk),
    .if_din            (PE_wrapper_4_1_U0_fifo_C_drain_PE_4_1102_din_1),
    .if_dout           (fifo_C_drain_PE_4_1_U_if_dout),
    .if_empty_n        (fifo_C_drain_PE_4_1_U_if_empty_n),
    .if_fifo_cap       (fifo_C_drain_PE_4_1_U_if_fifo_cap),
    .if_full_n         (fifo_C_drain_PE_4_1_U_if_full_n),
    .if_num_data_valid (fifo_C_drain_PE_4_1_U_if_num_data_valid),
    .if_read           (C_drain_IO_L1_out_44_U0_fifo_C_PE_4_1102_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (PE_wrapper_4_1_U0_fifo_C_drain_PE_4_1102_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_C_drain_PE_4_1_U_reset)
);

kernel3_fifo_w32_d2_S fifo_C_drain_PE_5_0_U (
    .clk               (ap_clk),
    .if_din            (PE_wrapper_5_0_U0_fifo_C_drain_PE_5_090_din_1),
    .if_dout           (fifo_C_drain_PE_5_0_U_if_dout),
    .if_empty_n        (fifo_C_drain_PE_5_0_U_if_empty_n),
    .if_fifo_cap       (fifo_C_drain_PE_5_0_U_if_fifo_cap),
    .if_full_n         (fifo_C_drain_PE_5_0_U_if_full_n),
    .if_num_data_valid (fifo_C_drain_PE_5_0_U_if_num_data_valid),
    .if_read           (C_drain_IO_L1_out_30_U0_fifo_C_PE_5_090_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (PE_wrapper_5_0_U0_fifo_C_drain_PE_5_090_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_C_drain_PE_5_0_U_reset)
);

kernel3_fifo_w32_d2_S fifo_C_drain_PE_5_1_U (
    .clk               (ap_clk),
    .if_din            (PE_wrapper_5_1_U0_fifo_C_drain_PE_5_1103_din_1),
    .if_dout           (fifo_C_drain_PE_5_1_U_if_dout),
    .if_empty_n        (fifo_C_drain_PE_5_1_U_if_empty_n),
    .if_fifo_cap       (fifo_C_drain_PE_5_1_U_if_fifo_cap),
    .if_full_n         (fifo_C_drain_PE_5_1_U_if_full_n),
    .if_num_data_valid (fifo_C_drain_PE_5_1_U_if_num_data_valid),
    .if_read           (C_drain_IO_L1_out_43_U0_fifo_C_PE_5_1103_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (PE_wrapper_5_1_U0_fifo_C_drain_PE_5_1103_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_C_drain_PE_5_1_U_reset)
);

kernel3_fifo_w32_d2_S fifo_C_drain_PE_6_0_U (
    .clk               (ap_clk),
    .if_din            (PE_wrapper_6_0_U0_fifo_C_drain_PE_6_091_din_1),
    .if_dout           (fifo_C_drain_PE_6_0_U_if_dout),
    .if_empty_n        (fifo_C_drain_PE_6_0_U_if_empty_n),
    .if_fifo_cap       (fifo_C_drain_PE_6_0_U_if_fifo_cap),
    .if_full_n         (fifo_C_drain_PE_6_0_U_if_full_n),
    .if_num_data_valid (fifo_C_drain_PE_6_0_U_if_num_data_valid),
    .if_read           (C_drain_IO_L1_out_29_U0_fifo_C_PE_6_091_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (PE_wrapper_6_0_U0_fifo_C_drain_PE_6_091_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_C_drain_PE_6_0_U_reset)
);

kernel3_fifo_w32_d2_S fifo_C_drain_PE_6_1_U (
    .clk               (ap_clk),
    .if_din            (PE_wrapper_6_1_U0_fifo_C_drain_PE_6_1104_din_1),
    .if_dout           (fifo_C_drain_PE_6_1_U_if_dout),
    .if_empty_n        (fifo_C_drain_PE_6_1_U_if_empty_n),
    .if_fifo_cap       (fifo_C_drain_PE_6_1_U_if_fifo_cap),
    .if_full_n         (fifo_C_drain_PE_6_1_U_if_full_n),
    .if_num_data_valid (fifo_C_drain_PE_6_1_U_if_num_data_valid),
    .if_read           (C_drain_IO_L1_out_42_U0_fifo_C_PE_6_1104_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (PE_wrapper_6_1_U0_fifo_C_drain_PE_6_1104_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_C_drain_PE_6_1_U_reset)
);

kernel3_fifo_w32_d2_S fifo_C_drain_PE_7_0_U (
    .clk               (ap_clk),
    .if_din            (PE_wrapper_7_0_U0_fifo_C_drain_PE_7_092_din_1),
    .if_dout           (fifo_C_drain_PE_7_0_U_if_dout),
    .if_empty_n        (fifo_C_drain_PE_7_0_U_if_empty_n),
    .if_fifo_cap       (fifo_C_drain_PE_7_0_U_if_fifo_cap),
    .if_full_n         (fifo_C_drain_PE_7_0_U_if_full_n),
    .if_num_data_valid (fifo_C_drain_PE_7_0_U_if_num_data_valid),
    .if_read           (C_drain_IO_L1_out_28_U0_fifo_C_PE_7_092_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (PE_wrapper_7_0_U0_fifo_C_drain_PE_7_092_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_C_drain_PE_7_0_U_reset)
);

kernel3_fifo_w32_d2_S fifo_C_drain_PE_7_1_U (
    .clk               (ap_clk),
    .if_din            (PE_wrapper_7_1_U0_fifo_C_drain_PE_7_1105_din_1),
    .if_dout           (fifo_C_drain_PE_7_1_U_if_dout),
    .if_empty_n        (fifo_C_drain_PE_7_1_U_if_empty_n),
    .if_fifo_cap       (fifo_C_drain_PE_7_1_U_if_fifo_cap),
    .if_full_n         (fifo_C_drain_PE_7_1_U_if_full_n),
    .if_num_data_valid (fifo_C_drain_PE_7_1_U_if_num_data_valid),
    .if_read           (C_drain_IO_L1_out_41_U0_fifo_C_PE_7_1105_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (PE_wrapper_7_1_U0_fifo_C_drain_PE_7_1105_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_C_drain_PE_7_1_U_reset)
);

kernel3_fifo_w32_d2_S fifo_C_drain_PE_8_0_U (
    .clk               (ap_clk),
    .if_din            (PE_wrapper_8_0_U0_fifo_C_drain_PE_8_093_din_1),
    .if_dout           (fifo_C_drain_PE_8_0_U_if_dout),
    .if_empty_n        (fifo_C_drain_PE_8_0_U_if_empty_n),
    .if_fifo_cap       (fifo_C_drain_PE_8_0_U_if_fifo_cap),
    .if_full_n         (fifo_C_drain_PE_8_0_U_if_full_n),
    .if_num_data_valid (fifo_C_drain_PE_8_0_U_if_num_data_valid),
    .if_read           (C_drain_IO_L1_out_27_U0_fifo_C_PE_8_093_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (PE_wrapper_8_0_U0_fifo_C_drain_PE_8_093_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_C_drain_PE_8_0_U_reset)
);

kernel3_fifo_w32_d2_S fifo_C_drain_PE_8_1_U (
    .clk               (ap_clk),
    .if_din            (PE_wrapper_8_1_U0_fifo_C_drain_PE_8_1106_din_1),
    .if_dout           (fifo_C_drain_PE_8_1_U_if_dout),
    .if_empty_n        (fifo_C_drain_PE_8_1_U_if_empty_n),
    .if_fifo_cap       (fifo_C_drain_PE_8_1_U_if_fifo_cap),
    .if_full_n         (fifo_C_drain_PE_8_1_U_if_full_n),
    .if_num_data_valid (fifo_C_drain_PE_8_1_U_if_num_data_valid),
    .if_read           (C_drain_IO_L1_out_40_U0_fifo_C_PE_8_1106_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (PE_wrapper_8_1_U0_fifo_C_drain_PE_8_1106_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_C_drain_PE_8_1_U_reset)
);

kernel3_fifo_w32_d2_S fifo_C_drain_PE_9_0_U (
    .clk               (ap_clk),
    .if_din            (PE_wrapper_9_0_U0_fifo_C_drain_PE_9_094_din_1),
    .if_dout           (fifo_C_drain_PE_9_0_U_if_dout),
    .if_empty_n        (fifo_C_drain_PE_9_0_U_if_empty_n),
    .if_fifo_cap       (fifo_C_drain_PE_9_0_U_if_fifo_cap),
    .if_full_n         (fifo_C_drain_PE_9_0_U_if_full_n),
    .if_num_data_valid (fifo_C_drain_PE_9_0_U_if_num_data_valid),
    .if_read           (C_drain_IO_L1_out_26_U0_fifo_C_PE_9_094_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (PE_wrapper_9_0_U0_fifo_C_drain_PE_9_094_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_C_drain_PE_9_0_U_reset)
);

kernel3_fifo_w32_d2_S fifo_C_drain_PE_9_1_U (
    .clk               (ap_clk),
    .if_din            (PE_wrapper_9_1_U0_fifo_C_drain_PE_9_1107_din_1),
    .if_dout           (fifo_C_drain_PE_9_1_U_if_dout),
    .if_empty_n        (fifo_C_drain_PE_9_1_U_if_empty_n),
    .if_fifo_cap       (fifo_C_drain_PE_9_1_U_if_fifo_cap),
    .if_full_n         (fifo_C_drain_PE_9_1_U_if_full_n),
    .if_num_data_valid (fifo_C_drain_PE_9_1_U_if_num_data_valid),
    .if_read           (C_drain_IO_L1_out_39_U0_fifo_C_PE_9_1107_read_1),
    .if_read_ce        ( 1'b1),
    .if_write          (PE_wrapper_9_1_U0_fifo_C_drain_PE_9_1107_write_1),
    .if_write_ce       ( 1'b1),
    .reset             (fifo_C_drain_PE_9_1_U_reset)
);

kernel3_gmem_A_m_axi #(
    .CONSERVATIVE           (1),
    .C_CACHE_VALUE          (C_M_AXI_GMEM_A_CACHE_VALUE),
    .C_M_AXI_ADDR_WIDTH     (C_M_AXI_GMEM_A_ADDR_WIDTH),
    .C_M_AXI_ARUSER_WIDTH   (C_M_AXI_GMEM_A_ARUSER_WIDTH),
    .C_M_AXI_AWUSER_WIDTH   (C_M_AXI_GMEM_A_AWUSER_WIDTH),
    .C_M_AXI_BUSER_WIDTH    (C_M_AXI_GMEM_A_BUSER_WIDTH),
    .C_M_AXI_DATA_WIDTH     (C_M_AXI_GMEM_A_DATA_WIDTH),
    .C_M_AXI_ID_WIDTH       (C_M_AXI_GMEM_A_ID_WIDTH),
    .C_M_AXI_RUSER_WIDTH    (C_M_AXI_GMEM_A_RUSER_WIDTH),
    .C_M_AXI_WUSER_WIDTH    (C_M_AXI_GMEM_A_WUSER_WIDTH),
    .C_PROT_VALUE           (C_M_AXI_GMEM_A_PROT_VALUE),
    .C_USER_VALUE           (C_M_AXI_GMEM_A_USER_VALUE),
    .MAX_READ_BURST_LENGTH  (16),
    .MAX_WRITE_BURST_LENGTH (16),
    .NUM_READ_OUTSTANDING   (16),
    .NUM_WRITE_OUTSTANDING  (16),
    .USER_AW                (64),
    .USER_DW                (512),
    .USER_MAXREQS           (69),
    .USER_RFIFONUM_WIDTH    (9)
) gmem_A_m_axi_U (
    .ACLK       (ap_clk),
    .ACLK_EN    ( 1'b1),
    .ARADDR     (m_axi_gmem_A_ARADDR),
    .ARBURST    (m_axi_gmem_A_ARBURST),
    .ARCACHE    (m_axi_gmem_A_ARCACHE),
    .ARESET     (gmem_A_m_axi_U_ARESET),
    .ARID       (m_axi_gmem_A_ARID),
    .ARLEN      (m_axi_gmem_A_ARLEN),
    .ARLOCK     (m_axi_gmem_A_ARLOCK),
    .ARPROT     (m_axi_gmem_A_ARPROT),
    .ARQOS      (m_axi_gmem_A_ARQOS),
    .ARREADY    (m_axi_gmem_A_ARREADY),
    .ARREGION   (m_axi_gmem_A_ARREGION),
    .ARSIZE     (m_axi_gmem_A_ARSIZE),
    .ARUSER     (m_axi_gmem_A_ARUSER),
    .ARVALID    (m_axi_gmem_A_ARVALID),
    .AWADDR     (m_axi_gmem_A_AWADDR),
    .AWBURST    (m_axi_gmem_A_AWBURST),
    .AWCACHE    (m_axi_gmem_A_AWCACHE),
    .AWID       (m_axi_gmem_A_AWID),
    .AWLEN      (m_axi_gmem_A_AWLEN),
    .AWLOCK     (m_axi_gmem_A_AWLOCK),
    .AWPROT     (m_axi_gmem_A_AWPROT),
    .AWQOS      (m_axi_gmem_A_AWQOS),
    .AWREADY    (m_axi_gmem_A_AWREADY),
    .AWREGION   (m_axi_gmem_A_AWREGION),
    .AWSIZE     (m_axi_gmem_A_AWSIZE),
    .AWUSER     (m_axi_gmem_A_AWUSER),
    .AWVALID    (m_axi_gmem_A_AWVALID),
    .BID        (m_axi_gmem_A_BID),
    .BREADY     (m_axi_gmem_A_BREADY),
    .BRESP      (m_axi_gmem_A_BRESP),
    .BUSER      (m_axi_gmem_A_BUSER),
    .BVALID     (m_axi_gmem_A_BVALID),
    .I_ARADDR   (A_IO_L3_in_U0_m_axi_gmem_A_ARADDR_1),
    .I_ARLEN    (A_IO_L3_in_U0_m_axi_gmem_A_ARLEN_1),
    .I_ARREADY  (gmem_A_m_axi_U_I_ARREADY),
    .I_ARVALID  (A_IO_L3_in_U0_m_axi_gmem_A_ARVALID_1),
    .I_AWADDR   (64'b0),
    .I_AWLEN    (32'b0),
    .I_AWVALID  (1'b0),
    .I_BREADY   (1'b0),
    .I_RDATA    (gmem_A_m_axi_U_I_RDATA),
    .I_RFIFONUM (gmem_A_m_axi_U_I_RFIFONUM),
    .I_RREADY   (A_IO_L3_in_U0_m_axi_gmem_A_RREADY_1),
    .I_RVALID   (gmem_A_m_axi_U_I_RVALID),
    .I_WDATA    (512'b0),
    .I_WSTRB    (64'b0),
    .I_WVALID   (1'b0),
    .RDATA      (m_axi_gmem_A_RDATA),
    .RID        (m_axi_gmem_A_RID),
    .RLAST      (m_axi_gmem_A_RLAST),
    .RREADY     (m_axi_gmem_A_RREADY),
    .RRESP      (m_axi_gmem_A_RRESP),
    .RUSER      (m_axi_gmem_A_RUSER),
    .RVALID     (m_axi_gmem_A_RVALID),
    .WDATA      (m_axi_gmem_A_WDATA),
    .WID        (m_axi_gmem_A_WID),
    .WLAST      (m_axi_gmem_A_WLAST),
    .WREADY     (m_axi_gmem_A_WREADY),
    .WSTRB      (m_axi_gmem_A_WSTRB),
    .WUSER      (m_axi_gmem_A_WUSER),
    .WVALID     (m_axi_gmem_A_WVALID)
);

kernel3_gmem_B_m_axi #(
    .CONSERVATIVE           (1),
    .C_CACHE_VALUE          (C_M_AXI_GMEM_B_CACHE_VALUE),
    .C_M_AXI_ADDR_WIDTH     (C_M_AXI_GMEM_B_ADDR_WIDTH),
    .C_M_AXI_ARUSER_WIDTH   (C_M_AXI_GMEM_B_ARUSER_WIDTH),
    .C_M_AXI_AWUSER_WIDTH   (C_M_AXI_GMEM_B_AWUSER_WIDTH),
    .C_M_AXI_BUSER_WIDTH    (C_M_AXI_GMEM_B_BUSER_WIDTH),
    .C_M_AXI_DATA_WIDTH     (C_M_AXI_GMEM_B_DATA_WIDTH),
    .C_M_AXI_ID_WIDTH       (C_M_AXI_GMEM_B_ID_WIDTH),
    .C_M_AXI_RUSER_WIDTH    (C_M_AXI_GMEM_B_RUSER_WIDTH),
    .C_M_AXI_WUSER_WIDTH    (C_M_AXI_GMEM_B_WUSER_WIDTH),
    .C_PROT_VALUE           (C_M_AXI_GMEM_B_PROT_VALUE),
    .C_USER_VALUE           (C_M_AXI_GMEM_B_USER_VALUE),
    .MAX_READ_BURST_LENGTH  (16),
    .MAX_WRITE_BURST_LENGTH (16),
    .NUM_READ_OUTSTANDING   (16),
    .NUM_WRITE_OUTSTANDING  (16),
    .USER_AW                (64),
    .USER_DW                (512),
    .USER_MAXREQS           (69),
    .USER_RFIFONUM_WIDTH    (9)
) gmem_B_m_axi_U (
    .ACLK       (ap_clk),
    .ACLK_EN    ( 1'b1),
    .ARADDR     (m_axi_gmem_B_ARADDR),
    .ARBURST    (m_axi_gmem_B_ARBURST),
    .ARCACHE    (m_axi_gmem_B_ARCACHE),
    .ARESET     (gmem_B_m_axi_U_ARESET),
    .ARID       (m_axi_gmem_B_ARID),
    .ARLEN      (m_axi_gmem_B_ARLEN),
    .ARLOCK     (m_axi_gmem_B_ARLOCK),
    .ARPROT     (m_axi_gmem_B_ARPROT),
    .ARQOS      (m_axi_gmem_B_ARQOS),
    .ARREADY    (m_axi_gmem_B_ARREADY),
    .ARREGION   (m_axi_gmem_B_ARREGION),
    .ARSIZE     (m_axi_gmem_B_ARSIZE),
    .ARUSER     (m_axi_gmem_B_ARUSER),
    .ARVALID    (m_axi_gmem_B_ARVALID),
    .AWADDR     (m_axi_gmem_B_AWADDR),
    .AWBURST    (m_axi_gmem_B_AWBURST),
    .AWCACHE    (m_axi_gmem_B_AWCACHE),
    .AWID       (m_axi_gmem_B_AWID),
    .AWLEN      (m_axi_gmem_B_AWLEN),
    .AWLOCK     (m_axi_gmem_B_AWLOCK),
    .AWPROT     (m_axi_gmem_B_AWPROT),
    .AWQOS      (m_axi_gmem_B_AWQOS),
    .AWREADY    (m_axi_gmem_B_AWREADY),
    .AWREGION   (m_axi_gmem_B_AWREGION),
    .AWSIZE     (m_axi_gmem_B_AWSIZE),
    .AWUSER     (m_axi_gmem_B_AWUSER),
    .AWVALID    (m_axi_gmem_B_AWVALID),
    .BID        (m_axi_gmem_B_BID),
    .BREADY     (m_axi_gmem_B_BREADY),
    .BRESP      (m_axi_gmem_B_BRESP),
    .BUSER      (m_axi_gmem_B_BUSER),
    .BVALID     (m_axi_gmem_B_BVALID),
    .I_ARADDR   (B_IO_L3_in_U0_m_axi_gmem_B_ARADDR_1),
    .I_ARLEN    (B_IO_L3_in_U0_m_axi_gmem_B_ARLEN_1),
    .I_ARREADY  (gmem_B_m_axi_U_I_ARREADY),
    .I_ARVALID  (B_IO_L3_in_U0_m_axi_gmem_B_ARVALID_1),
    .I_AWADDR   (64'b0),
    .I_AWLEN    (32'b0),
    .I_AWVALID  (1'b0),
    .I_BREADY   (1'b0),
    .I_RDATA    (gmem_B_m_axi_U_I_RDATA),
    .I_RFIFONUM (gmem_B_m_axi_U_I_RFIFONUM),
    .I_RREADY   (B_IO_L3_in_U0_m_axi_gmem_B_RREADY_1),
    .I_RVALID   (gmem_B_m_axi_U_I_RVALID),
    .I_WDATA    (512'b0),
    .I_WSTRB    (64'b0),
    .I_WVALID   (1'b0),
    .RDATA      (m_axi_gmem_B_RDATA),
    .RID        (m_axi_gmem_B_RID),
    .RLAST      (m_axi_gmem_B_RLAST),
    .RREADY     (m_axi_gmem_B_RREADY),
    .RRESP      (m_axi_gmem_B_RRESP),
    .RUSER      (m_axi_gmem_B_RUSER),
    .RVALID     (m_axi_gmem_B_RVALID),
    .WDATA      (m_axi_gmem_B_WDATA),
    .WID        (m_axi_gmem_B_WID),
    .WLAST      (m_axi_gmem_B_WLAST),
    .WREADY     (m_axi_gmem_B_WREADY),
    .WSTRB      (m_axi_gmem_B_WSTRB),
    .WUSER      (m_axi_gmem_B_WUSER),
    .WVALID     (m_axi_gmem_B_WVALID)
);

kernel3_gmem_C_m_axi #(
    .CONSERVATIVE           (1),
    .C_CACHE_VALUE          (C_M_AXI_GMEM_C_CACHE_VALUE),
    .C_M_AXI_ADDR_WIDTH     (C_M_AXI_GMEM_C_ADDR_WIDTH),
    .C_M_AXI_ARUSER_WIDTH   (C_M_AXI_GMEM_C_ARUSER_WIDTH),
    .C_M_AXI_AWUSER_WIDTH   (C_M_AXI_GMEM_C_AWUSER_WIDTH),
    .C_M_AXI_BUSER_WIDTH    (C_M_AXI_GMEM_C_BUSER_WIDTH),
    .C_M_AXI_DATA_WIDTH     (C_M_AXI_GMEM_C_DATA_WIDTH),
    .C_M_AXI_ID_WIDTH       (C_M_AXI_GMEM_C_ID_WIDTH),
    .C_M_AXI_RUSER_WIDTH    (C_M_AXI_GMEM_C_RUSER_WIDTH),
    .C_M_AXI_WUSER_WIDTH    (C_M_AXI_GMEM_C_WUSER_WIDTH),
    .C_PROT_VALUE           (C_M_AXI_GMEM_C_PROT_VALUE),
    .C_USER_VALUE           (C_M_AXI_GMEM_C_USER_VALUE),
    .MAX_READ_BURST_LENGTH  (16),
    .MAX_WRITE_BURST_LENGTH (16),
    .NUM_READ_OUTSTANDING   (16),
    .NUM_WRITE_OUTSTANDING  (16),
    .USER_AW                (64),
    .USER_DW                (512),
    .USER_MAXREQS           (69),
    .USER_RFIFONUM_WIDTH    (9)
) gmem_C_m_axi_U (
    .ACLK      (ap_clk),
    .ACLK_EN   ( 1'b1),
    .ARADDR    (m_axi_gmem_C_ARADDR),
    .ARBURST   (m_axi_gmem_C_ARBURST),
    .ARCACHE   (m_axi_gmem_C_ARCACHE),
    .ARESET    (gmem_C_m_axi_U_ARESET),
    .ARID      (m_axi_gmem_C_ARID),
    .ARLEN     (m_axi_gmem_C_ARLEN),
    .ARLOCK    (m_axi_gmem_C_ARLOCK),
    .ARPROT    (m_axi_gmem_C_ARPROT),
    .ARQOS     (m_axi_gmem_C_ARQOS),
    .ARREADY   (m_axi_gmem_C_ARREADY),
    .ARREGION  (m_axi_gmem_C_ARREGION),
    .ARSIZE    (m_axi_gmem_C_ARSIZE),
    .ARUSER    (m_axi_gmem_C_ARUSER),
    .ARVALID   (m_axi_gmem_C_ARVALID),
    .AWADDR    (m_axi_gmem_C_AWADDR),
    .AWBURST   (m_axi_gmem_C_AWBURST),
    .AWCACHE   (m_axi_gmem_C_AWCACHE),
    .AWID      (m_axi_gmem_C_AWID),
    .AWLEN     (m_axi_gmem_C_AWLEN),
    .AWLOCK    (m_axi_gmem_C_AWLOCK),
    .AWPROT    (m_axi_gmem_C_AWPROT),
    .AWQOS     (m_axi_gmem_C_AWQOS),
    .AWREADY   (m_axi_gmem_C_AWREADY),
    .AWREGION  (m_axi_gmem_C_AWREGION),
    .AWSIZE    (m_axi_gmem_C_AWSIZE),
    .AWUSER    (m_axi_gmem_C_AWUSER),
    .AWVALID   (m_axi_gmem_C_AWVALID),
    .BID       (m_axi_gmem_C_BID),
    .BREADY    (m_axi_gmem_C_BREADY),
    .BRESP     (m_axi_gmem_C_BRESP),
    .BUSER     (m_axi_gmem_C_BUSER),
    .BVALID    (m_axi_gmem_C_BVALID),
    .I_ARADDR  (64'b0),
    .I_ARLEN   (32'b0),
    .I_ARVALID (1'b0),
    .I_AWADDR  (C_drain_IO_L3_out_U0_m_axi_gmem_C_AWADDR_1),
    .I_AWLEN   (C_drain_IO_L3_out_U0_m_axi_gmem_C_AWLEN_1),
    .I_AWREADY (gmem_C_m_axi_U_I_AWREADY),
    .I_AWVALID (C_drain_IO_L3_out_U0_m_axi_gmem_C_AWVALID_1),
    .I_BREADY  (C_drain_IO_L3_out_U0_m_axi_gmem_C_BREADY_1),
    .I_BVALID  (gmem_C_m_axi_U_I_BVALID),
    .I_RREADY  (1'b0),
    .I_WDATA   (C_drain_IO_L3_out_U0_m_axi_gmem_C_WDATA_1),
    .I_WREADY  (gmem_C_m_axi_U_I_WREADY),
    .I_WSTRB   (C_drain_IO_L3_out_U0_m_axi_gmem_C_WSTRB_1),
    .I_WVALID  (C_drain_IO_L3_out_U0_m_axi_gmem_C_WVALID_1),
    .RDATA     (m_axi_gmem_C_RDATA),
    .RID       (m_axi_gmem_C_RID),
    .RLAST     (m_axi_gmem_C_RLAST),
    .RREADY    (m_axi_gmem_C_RREADY),
    .RRESP     (m_axi_gmem_C_RRESP),
    .RUSER     (m_axi_gmem_C_RUSER),
    .RVALID    (m_axi_gmem_C_RVALID),
    .WDATA     (m_axi_gmem_C_WDATA),
    .WID       (m_axi_gmem_C_WID),
    .WLAST     (m_axi_gmem_C_WLAST),
    .WREADY    (m_axi_gmem_C_WREADY),
    .WSTRB     (m_axi_gmem_C_WSTRB),
    .WUSER     (m_axi_gmem_C_WUSER),
    .WVALID    (m_axi_gmem_C_WVALID)
);

endmodule  // kernel3
