<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › sh › drivers › pci › pci-sh7780.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>pci-sh7780.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> *	Low-Level PCI Support for SH7780 targets</span>
<span class="cm"> *</span>
<span class="cm"> *  Dustin McIntire (dustin@sensoria.com) (c) 2001</span>
<span class="cm"> *  Paul Mundt (lethal@linux-sh.org) (c) 2003</span>
<span class="cm"> *</span>
<span class="cm"> *  May be copied or modified under the terms of the GNU General Public</span>
<span class="cm"> *  License.  See linux/COPYING for more information.</span>
<span class="cm"> *</span>
<span class="cm"> */</span>

<span class="cp">#ifndef _PCI_SH7780_H_</span>
<span class="cp">#define _PCI_SH7780_H_</span>

<span class="cm">/* SH7780 Control Registers */</span>
<span class="cp">#define	PCIECR			0xFE000008</span>
<span class="cp">#define PCIECR_ENBL		0x01</span>

<span class="cm">/* SH7780 Specific Values */</span>
<span class="cp">#define SH7780_PCI_CONFIG_BASE	0xFD000000	</span><span class="cm">/* Config space base addr */</span><span class="cp"></span>
<span class="cp">#define SH7780_PCI_CONFIG_SIZE	0x01000000	</span><span class="cm">/* Config space size */</span><span class="cp"></span>

<span class="cp">#define SH7780_PCIREG_BASE	0xFE040000	</span><span class="cm">/* PCI regs base address */</span><span class="cp"></span>

<span class="cm">/* SH7780 PCI Config Registers */</span>
<span class="cp">#define SH7780_PCIIR		0x114		</span><span class="cm">/* PCI Interrupt Register */</span><span class="cp"></span>
<span class="cp">#define SH7780_PCIIMR		0x118		</span><span class="cm">/* PCI Interrupt Mask Register */</span><span class="cp"></span>
<span class="cp">#define SH7780_PCIAIR		0x11C		</span><span class="cm">/* Error Address Register */</span><span class="cp"></span>
<span class="cp">#define SH7780_PCICIR		0x120		</span><span class="cm">/* Error Command/Data Register */</span><span class="cp"></span>
<span class="cp">#define SH7780_PCIAINT		0x130		</span><span class="cm">/* Arbiter Interrupt Register */</span><span class="cp"></span>
<span class="cp">#define SH7780_PCIAINTM		0x134		</span><span class="cm">/* Arbiter Int. Mask Register */</span><span class="cp"></span>
<span class="cp">#define SH7780_PCIBMIR		0x138		</span><span class="cm">/* Error Bus Master Register */</span><span class="cp"></span>
<span class="cp">#define SH7780_PCIPAR		0x1C0		</span><span class="cm">/* PIO Address Register */</span><span class="cp"></span>
<span class="cp">#define SH7780_PCIPINT		0x1CC		</span><span class="cm">/* Power Mgmnt Int. Register */</span><span class="cp"></span>
<span class="cp">#define SH7780_PCIPINTM		0x1D0		</span><span class="cm">/* Power Mgmnt Mask Register */</span><span class="cp"></span>

<span class="cp">#define SH7780_PCIMBR(x)	(0x1E0 + ((x) * 8))</span>
<span class="cp">#define SH7780_PCIMBMR(x)	(0x1E4 + ((x) * 8))</span>
<span class="cp">#define SH7780_PCIIOBR		0x1F8</span>
<span class="cp">#define SH7780_PCIIOBMR		0x1FC</span>
<span class="cp">#define SH7780_PCICSCR0		0x210		</span><span class="cm">/* Cache Snoop1 Cnt. Register */</span><span class="cp"></span>
<span class="cp">#define SH7780_PCICSCR1		0x214		</span><span class="cm">/* Cache Snoop2 Cnt. Register */</span><span class="cp"></span>
<span class="cp">#define SH7780_PCICSAR0		0x218	</span><span class="cm">/* Cache Snoop1 Addr. Register */</span><span class="cp"></span>
<span class="cp">#define SH7780_PCICSAR1		0x21C	</span><span class="cm">/* Cache Snoop2 Addr. Register */</span><span class="cp"></span>

<span class="cp">#endif </span><span class="cm">/* _PCI_SH7780_H_ */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
><span class="p">,</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="mh">0xc0000000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="mh">0xc0000000</span> <span class="o">+</span> <span class="n">SZ_512M</span> <span class="o">-</span> <span class="mi">1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_MEM</span> <span class="o">|</span> <span class="n">IORESOURCE_MEM_32BIT</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">pci_channel</span> <span class="n">sh7780_pci_controller</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">pci_ops</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">sh4_pci_ops</span><span class="p">,</span>
	<span class="p">.</span><span class="n">resources</span>	<span class="o">=</span> <span class="n">sh7785_pci_resources</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nr_resources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">sh7785_pci_resources</span><span class="p">),</span>
	<span class="p">.</span><span class="n">io_offset</span>	<span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">.</span><span class="n">mem_offset</span>	<span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">.</span><span class="n">io_map_base</span>	<span class="o">=</span> <span class="mh">0xfe200000</span><span class="p">,</span>
	<span class="p">.</span><span class="n">serr_irq</span>	<span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0xa00</span><span class="p">),</span>
	<span class="p">.</span><span class="n">err_irq</span>	<span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0xaa0</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">pci_errors</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>	<span class="n">mask</span><span class="p">;</span>
	<span class="k">const</span> <span class="kt">char</span>	<span class="o">*</span><span class="n">str</span><span class="p">;</span>
<span class="p">}</span> <span class="n">pci_arbiter_errors</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="n">SH4_PCIAINT_MBKN</span><span class="p">,</span>	<span class="s">&quot;master broken&quot;</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">SH4_PCIAINT_TBTO</span><span class="p">,</span>	<span class="s">&quot;target bus time out&quot;</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">SH4_PCIAINT_MBTO</span><span class="p">,</span>	<span class="s">&quot;master bus time out&quot;</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">SH4_PCIAINT_TABT</span><span class="p">,</span>	<span class="s">&quot;target abort&quot;</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">SH4_PCIAINT_MABT</span><span class="p">,</span>	<span class="s">&quot;master abort&quot;</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">SH4_PCIAINT_RDPE</span><span class="p">,</span>	<span class="s">&quot;read data parity error&quot;</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">SH4_PCIAINT_WDPE</span><span class="p">,</span>	<span class="s">&quot;write data parity error&quot;</span> <span class="p">},</span>
<span class="p">},</span> <span class="n">pci_interrupt_errors</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="n">SH4_PCIINT_MLCK</span><span class="p">,</span>	<span class="s">&quot;master lock error&quot;</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">SH4_PCIINT_TABT</span><span class="p">,</span>	<span class="s">&quot;target-target abort&quot;</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">SH4_PCIINT_TRET</span><span class="p">,</span>	<span class="s">&quot;target retry time out&quot;</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">SH4_PCIINT_MFDE</span><span class="p">,</span>	<span class="s">&quot;master function disable error&quot;</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">SH4_PCIINT_PRTY</span><span class="p">,</span>	<span class="s">&quot;address parity error&quot;</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">SH4_PCIINT_SERR</span><span class="p">,</span>	<span class="s">&quot;SERR&quot;</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">SH4_PCIINT_TWDP</span><span class="p">,</span>	<span class="s">&quot;data parity error for target write&quot;</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">SH4_PCIINT_TRDP</span><span class="p">,</span>	<span class="s">&quot;PERR detected for target read&quot;</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">SH4_PCIINT_MTABT</span><span class="p">,</span>	<span class="s">&quot;target abort for master&quot;</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">SH4_PCIINT_MMABT</span><span class="p">,</span>	<span class="s">&quot;master abort for master&quot;</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">SH4_PCIINT_MWPD</span><span class="p">,</span>	<span class="s">&quot;master write data parity error&quot;</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">SH4_PCIINT_MRPD</span><span class="p">,</span>	<span class="s">&quot;master read data parity error&quot;</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="n">irqreturn_t</span> <span class="nf">sh7780_pci_err_irq</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">dev_id</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pci_channel</span> <span class="o">*</span><span class="n">hose</span> <span class="o">=</span> <span class="n">dev_id</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">addr</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">status</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cmd</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">addr</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">hose</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">SH4_PCIALR</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Handle status errors.</span>
<span class="cm">	 */</span>
	<span class="n">status</span> <span class="o">=</span> <span class="n">__raw_readw</span><span class="p">(</span><span class="n">hose</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">PCI_STATUS</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">status</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">PCI_STATUS_PARITY</span> <span class="o">|</span>
		      <span class="n">PCI_STATUS_DETECTED_PARITY</span> <span class="o">|</span>
		      <span class="n">PCI_STATUS_SIG_TARGET_ABORT</span> <span class="o">|</span>
		      <span class="n">PCI_STATUS_REC_TARGET_ABORT</span> <span class="o">|</span>
		      <span class="n">PCI_STATUS_REC_MASTER_ABORT</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">cmd</span> <span class="o">=</span> <span class="n">pcibios_handle_status_errors</span><span class="p">(</span><span class="n">addr</span><span class="p">,</span> <span class="n">status</span><span class="p">,</span> <span class="n">hose</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">likely</span><span class="p">(</span><span class="n">cmd</span><span class="p">))</span>
			<span class="n">__raw_writew</span><span class="p">(</span><span class="n">cmd</span><span class="p">,</span> <span class="n">hose</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">PCI_STATUS</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * Handle arbiter errors.</span>
<span class="cm">	 */</span>
	<span class="n">status</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">hose</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">SH4_PCIAINT</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="n">cmd</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">pci_arbiter_errors</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">status</span> <span class="o">&amp;</span> <span class="n">pci_arbiter_errors</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">mask</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">printk</span><span class="p">(</span><span class="n">KERN_DEBUG</span> <span class="s">&quot;PCI: %s, addr=%08lx</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			       <span class="n">pci_arbiter_errors</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">str</span><span class="p">,</span> <span class="n">addr</span><span class="p">);</span>
			<span class="n">cmd</span> <span class="o">|=</span> <span class="n">pci_arbiter_errors</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">mask</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">cmd</span><span class="p">,</span> <span class="n">hose</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">SH4_PCIAINT</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Handle the remaining PCI errors.</span>
<span class="cm">	 */</span>
	<span class="n">status</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">hose</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">SH4_PCIINT</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="n">cmd</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">pci_interrupt_errors</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">status</span> <span class="o">&amp;</span> <span class="n">pci_interrupt_errors</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">mask</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">printk</span><span class="p">(</span><span class="n">KERN_DEBUG</span> <span class="s">&quot;PCI: %s, addr=%08lx</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			       <span class="n">pci_interrupt_errors</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">str</span><span class="p">,</span> <span class="n">addr</span><span class="p">);</span>
			<span class="n">cmd</span> <span class="o">|=</span> <span class="n">pci_interrupt_errors</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">mask</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">cmd</span><span class="p">,</span> <span class="n">hose</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">SH4_PCIINT</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">IRQ_HANDLED</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">irqreturn_t</span> <span class="nf">sh7780_pci_serr_irq</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">dev_id</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pci_channel</span> <span class="o">*</span><span class="n">hose</span> <span class="o">=</span> <span class="n">dev_id</span><span class="p">;</span>

	<span class="n">printk</span><span class="p">(</span><span class="n">KERN_DEBUG</span> <span class="s">&quot;PCI: system error received: &quot;</span><span class="p">);</span>
	<span class="n">pcibios_report_status</span><span class="p">(</span><span class="n">PCI_STATUS_SIG_SYSTEM_ERROR</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">printk</span><span class="p">(</span><span class="s">&quot;</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="cm">/* Deassert SERR */</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">SH4_PCIINTM_SDIM</span><span class="p">,</span> <span class="n">hose</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">SH4_PCIINTM</span><span class="p">);</span>

	<span class="cm">/* Back off the IRQ for awhile */</span>
	<span class="n">disable_irq_nosync</span><span class="p">(</span><span class="n">irq</span><span class="p">);</span>
	<span class="n">hose</span><span class="o">-&gt;</span><span class="n">serr_timer</span><span class="p">.</span><span class="n">expires</span> <span class="o">=</span> <span class="n">jiffies</span> <span class="o">+</span> <span class="n">HZ</span><span class="p">;</span>
	<span class="n">add_timer</span><span class="p">(</span><span class="o">&amp;</span><span class="n">hose</span><span class="o">-&gt;</span><span class="n">serr_timer</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">IRQ_HANDLED</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">sh7780_pci_setup_irqs</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_channel</span> <span class="o">*</span><span class="n">hose</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="cm">/* Clear out PCI arbiter IRQs */</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">hose</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">SH4_PCIAINT</span><span class="p">);</span>

	<span class="cm">/* Clear all error conditions */</span>
	<span class="n">__raw_writew</span><span class="p">(</span><span class="n">PCI_STATUS_DETECTED_PARITY</span>  <span class="o">|</span> \
		     <span class="n">PCI_STATUS_SIG_SYSTEM_ERROR</span> <span class="o">|</span> \
		     <span class="n">PCI_STATUS_REC_MASTER_ABORT</span> <span class="o">|</span> \
		     <span class="n">PCI_STATUS_REC_TARGET_ABORT</span> <span class="o">|</span> \
		     <span class="n">PCI_STATUS_SIG_TARGET_ABORT</span> <span class="o">|</span> \
		     <span class="n">PCI_STATUS_PARITY</span><span class="p">,</span> <span class="n">hose</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">PCI_STATUS</span><span class="p">);</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">request_irq</span><span class="p">(</span><span class="n">hose</span><span class="o">-&gt;</span><span class="n">serr_irq</span><span class="p">,</span> <span class="n">sh7780_pci_serr_irq</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			  <span class="s">&quot;PCI SERR interrupt&quot;</span><span class="p">,</span> <span class="n">hose</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">ret</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;PCI: Failed hooking SERR IRQ</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * The PCI ERR IRQ needs to be IRQF_SHARED since all of the power</span>
<span class="cm">	 * down IRQ vectors are routed through the ERR IRQ vector. We</span>
<span class="cm">	 * only request_irq() once as there is only a single masking</span>
<span class="cm">	 * source for multiple events.</span>
<span class="cm">	 */</span>
	<span class="n">ret</span> <span class="o">=</span> <span class="n">request_irq</span><span class="p">(</span><span class="n">hose</span><span class="o">-&gt;</span><span class="n">err_irq</span><span class="p">,</span> <span class="n">sh7780_pci_err_irq</span><span class="p">,</span> <span class="n">IRQF_SHARED</span><span class="p">,</span>
			  <span class="s">&quot;PCI ERR interrupt&quot;</span><span class="p">,</span> <span class="n">hose</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">ret</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">free_irq</span><span class="p">(</span><span class="n">hose</span><span class="o">-&gt;</span><span class="n">serr_irq</span><span class="p">,</span> <span class="n">hose</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Unmask all of the arbiter IRQs. */</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">SH4_PCIAINT_MBKN</span> <span class="o">|</span> <span class="n">SH4_PCIAINT_TBTO</span> <span class="o">|</span> <span class="n">SH4_PCIAINT_MBTO</span> <span class="o">|</span> \
		     <span class="n">SH4_PCIAINT_TABT</span> <span class="o">|</span> <span class="n">SH4_PCIAINT_MABT</span> <span class="o">|</span> <span class="n">SH4_PCIAINT_RDPE</span> <span class="o">|</span> \
		     <span class="n">SH4_PCIAINT_WDPE</span><span class="p">,</span> <span class="n">hose</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">SH4_PCIAINTM</span><span class="p">);</span>

	<span class="cm">/* Unmask all of the PCI IRQs */</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">SH4_PCIINTM_TTADIM</span>  <span class="o">|</span> <span class="n">SH4_PCIINTM_TMTOIM</span>  <span class="o">|</span> \
		     <span class="n">SH4_PCIINTM_MDEIM</span>   <span class="o">|</span> <span class="n">SH4_PCIINTM_APEDIM</span>  <span class="o">|</span> \
		     <span class="n">SH4_PCIINTM_SDIM</span>    <span class="o">|</span> <span class="n">SH4_PCIINTM_DPEITWM</span> <span class="o">|</span> \
		     <span class="n">SH4_PCIINTM_PEDITRM</span> <span class="o">|</span> <span class="n">SH4_PCIINTM_TADIMM</span>  <span class="o">|</span> \
		     <span class="n">SH4_PCIINTM_MADIMM</span>  <span class="o">|</span> <span class="n">SH4_PCIINTM_MWPDIM</span>  <span class="o">|</span> \
		     <span class="n">SH4_PCIINTM_MRDPEIM</span><span class="p">,</span> <span class="n">hose</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">SH4_PCIINTM</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">sh7780_pci_teardown_irqs</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_channel</span> <span class="o">*</span><span class="n">hose</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">free_irq</span><span class="p">(</span><span class="n">hose</span><span class="o">-&gt;</span><span class="n">err_irq</span><span class="p">,</span> <span class="n">hose</span><span class="p">);</span>
	<span class="n">free_irq</span><span class="p">(</span><span class="n">hose</span><span class="o">-&gt;</span><span class="n">serr_irq</span><span class="p">,</span> <span class="n">hose</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">sh7780_pci66_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_channel</span> <span class="o">*</span><span class="n">hose</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">tmp</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">pci_is_66mhz_capable</span><span class="p">(</span><span class="n">hose</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">))</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="cm">/* Enable register access */</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">hose</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">SH4_PCICR</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">|=</span> <span class="n">SH4_PCICR_PREFIX</span><span class="p">;</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">tmp</span><span class="p">,</span> <span class="n">hose</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">SH4_PCICR</span><span class="p">);</span>

	<span class="cm">/* Enable 66MHz operation */</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">__raw_readw</span><span class="p">(</span><span class="n">hose</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">PCI_STATUS</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">|=</span> <span class="n">PCI_STATUS_66MHZ</span><span class="p">;</span>
	<span class="n">__raw_writew</span><span class="p">(</span><span class="n">tmp</span><span class="p">,</span> <span class="n">hose</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">PCI_STATUS</span><span class="p">);</span>

	<span class="cm">/* Done */</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">hose</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">SH4_PCICR</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">|=</span> <span class="n">SH4_PCICR_PREFIX</span> <span class="o">|</span> <span class="n">SH4_PCICR_CFIN</span><span class="p">;</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">tmp</span><span class="p">,</span> <span class="n">hose</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">SH4_PCICR</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">sh7780_pci_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pci_channel</span> <span class="o">*</span><span class="n">chan</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">sh7780_pci_controller</span><span class="p">;</span>
	<span class="n">phys_addr_t</span> <span class="n">memphys</span><span class="p">;</span>
	<span class="kt">size_t</span> <span class="n">memsize</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">id</span><span class="p">;</span>
	<span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">type</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">,</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">printk</span><span class="p">(</span><span class="n">KERN_NOTICE</span> <span class="s">&quot;PCI: Starting initialization.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="n">chan</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">=</span> <span class="mh">0xfe040000</span><span class="p">;</span>

	<span class="cm">/* Enable CPU access to the PCIC registers. */</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">PCIECR_ENBL</span><span class="p">,</span> <span class="n">PCIECR</span><span class="p">);</span>

	<span class="cm">/* Reset */</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">SH4_PCICR_PREFIX</span> <span class="o">|</span> <span class="n">SH4_PCICR_PRST</span> <span class="o">|</span> <span class="n">PCICR_ENDIANNESS</span><span class="p">,</span>
		     <span class="n">chan</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">SH4_PCICR</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Wait for it to come back up. The spec says to allow for up to</span>
<span class="cm">	 * 1 second after toggling the reset pin, but in practice 100ms</span>
<span class="cm">	 * is more than enough.</span>
<span class="cm">	 */</span>
	<span class="n">mdelay</span><span class="p">(</span><span class="mi">100</span><span class="p">);</span>

	<span class="n">id</span> <span class="o">=</span> <span class="n">__raw_readw</span><span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">PCI_VENDOR_ID</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">id</span> <span class="o">!=</span> <span class="n">PCI_VENDOR_ID_RENESAS</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;PCI: Unknown vendor ID 0x%04x.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">id</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">id</span> <span class="o">=</span> <span class="n">__raw_readw</span><span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">PCI_DEVICE_ID</span><span class="p">);</span>
	<span class="n">type</span> <span class="o">=</span> <span class="p">(</span><span class="n">id</span> <span class="o">==</span> <span class="n">PCI_DEVICE_ID_RENESAS_SH7763</span><span class="p">)</span> <span class="o">?</span> <span class="s">&quot;SH7763&quot;</span> <span class="o">:</span>
	       <span class="p">(</span><span class="n">id</span> <span class="o">==</span> <span class="n">PCI_DEVICE_ID_RENESAS_SH7780</span><span class="p">)</span> <span class="o">?</span> <span class="s">&quot;SH7780&quot;</span> <span class="o">:</span>
	       <span class="p">(</span><span class="n">id</span> <span class="o">==</span> <span class="n">PCI_DEVICE_ID_RENESAS_SH7781</span><span class="p">)</span> <span class="o">?</span> <span class="s">&quot;SH7781&quot;</span> <span class="o">:</span>
	       <span class="p">(</span><span class="n">id</span> <span class="o">==</span> <span class="n">PCI_DEVICE_ID_RENESAS_SH7785</span><span class="p">)</span> <span class="o">?</span> <span class="s">&quot;SH7785&quot;</span> <span class="o">:</span>
					  <span class="nb">NULL</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="o">!</span><span class="n">type</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;PCI: Found an unsupported Renesas host &quot;</span>
		       <span class="s">&quot;controller, device id 0x%04x.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">id</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">printk</span><span class="p">(</span><span class="n">KERN_NOTICE</span> <span class="s">&quot;PCI: Found a Renesas %s host &quot;</span>
	       <span class="s">&quot;controller, revision %d.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">type</span><span class="p">,</span>
	       <span class="n">__raw_readb</span><span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">PCI_REVISION_ID</span><span class="p">));</span>

	<span class="cm">/*</span>
<span class="cm">	 * Now throw it in to register initialization mode and</span>
<span class="cm">	 * start the real work.</span>
<span class="cm">	 */</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">SH4_PCICR_PREFIX</span> <span class="o">|</span> <span class="n">PCICR_ENDIANNESS</span><span class="p">,</span>
		     <span class="n">chan</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">SH4_PCICR</span><span class="p">);</span>

	<span class="n">memphys</span> <span class="o">=</span> <span class="n">__pa</span><span class="p">(</span><span class="n">memory_start</span><span class="p">);</span>
	<span class="n">memsize</span> <span class="o">=</span> <span class="n">roundup_pow_of_two</span><span class="p">(</span><span class="n">memory_end</span> <span class="o">-</span> <span class="n">memory_start</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * If there&#39;s more than 512MB of memory, we need to roll over to</span>
<span class="cm">	 * LAR1/LSR1.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">memsize</span> <span class="o">&gt;</span> <span class="n">SZ_512M</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">__raw_writel</span><span class="p">(</span><span class="n">memphys</span> <span class="o">+</span> <span class="n">SZ_512M</span><span class="p">,</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">SH4_PCILAR1</span><span class="p">);</span>
		<span class="n">__raw_writel</span><span class="p">((((</span><span class="n">memsize</span> <span class="o">-</span> <span class="n">SZ_512M</span><span class="p">)</span> <span class="o">-</span> <span class="n">SZ_1M</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x1ff00000</span><span class="p">)</span> <span class="o">|</span> <span class="mi">1</span><span class="p">,</span>
			     <span class="n">chan</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">SH4_PCILSR1</span><span class="p">);</span>
		<span class="n">memsize</span> <span class="o">=</span> <span class="n">SZ_512M</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="cm">/*</span>
<span class="cm">		 * Otherwise just zero it out and disable it.</span>
<span class="cm">		 */</span>
		<span class="n">__raw_writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">SH4_PCILAR1</span><span class="p">);</span>
		<span class="n">__raw_writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">SH4_PCILSR1</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * LAR0/LSR0 covers up to the first 512MB, which is enough to</span>
<span class="cm">	 * cover all of lowmem on most platforms.</span>
<span class="cm">	 */</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">memphys</span><span class="p">,</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">SH4_PCILAR0</span><span class="p">);</span>
	<span class="n">__raw_writel</span><span class="p">(((</span><span class="n">memsize</span> <span class="o">-</span> <span class="n">SZ_1M</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x1ff00000</span><span class="p">)</span> <span class="o">|</span> <span class="mi">1</span><span class="p">,</span>
		     <span class="n">chan</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">SH4_PCILSR0</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Hook up the ERR and SERR IRQs.</span>
<span class="cm">	 */</span>
	<span class="n">ret</span> <span class="o">=</span> <span class="n">sh7780_pci_setup_irqs</span><span class="p">(</span><span class="n">chan</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">ret</span><span class="p">))</span>
		<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Disable the cache snoop controller for non-coherent DMA.</span>
<span class="cm">	 */</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">SH7780_PCICSCR0</span><span class="p">);</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">SH7780_PCICSAR0</span><span class="p">);</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">SH7780_PCICSCR1</span><span class="p">);</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">SH7780_PCICSAR1</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Setup the memory BARs</span>
<span class="cm">	 */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">nr_resources</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">resource</span> <span class="o">*</span><span class="n">res</span> <span class="o">=</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">resources</span> <span class="o">+</span> <span class="n">i</span><span class="p">;</span>
		<span class="n">resource_size_t</span> <span class="n">size</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">res</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">IORESOURCE_IO</span><span class="p">))</span>
			<span class="k">continue</span><span class="p">;</span>

		<span class="cm">/*</span>
<span class="cm">		 * Make sure we&#39;re in the right physical addressing mode</span>
<span class="cm">		 * for dealing with the resource.</span>
<span class="cm">		 */</span>
		<span class="k">if</span> <span class="p">((</span><span class="n">res</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">IORESOURCE_MEM_32BIT</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="n">__in_29bit_mode</span><span class="p">())</span> <span class="p">{</span>
			<span class="n">chan</span><span class="o">-&gt;</span><span class="n">nr_resources</span><span class="o">--</span><span class="p">;</span>
			<span class="k">continue</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="n">size</span> <span class="o">=</span> <span class="n">resource_size</span><span class="p">(</span><span class="n">res</span><span class="p">);</span>

		<span class="cm">/*</span>
<span class="cm">		 * The MBMR mask is calculated in units of 256kB, which</span>
<span class="cm">		 * keeps things pretty simple.</span>
<span class="cm">		 */</span>
		<span class="n">__raw_writel</span><span class="p">(((</span><span class="n">roundup_pow_of_two</span><span class="p">(</span><span class="n">size</span><span class="p">)</span> <span class="o">/</span> <span class="n">SZ_256K</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">18</span><span class="p">,</span>
			     <span class="n">chan</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">SH7780_PCIMBMR</span><span class="p">(</span><span class="n">i</span> <span class="o">-</span> <span class="mi">1</span><span class="p">));</span>
		<span class="n">__raw_writel</span><span class="p">(</span><span class="n">res</span><span class="o">-&gt;</span><span class="n">start</span><span class="p">,</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">SH7780_PCIMBR</span><span class="p">(</span><span class="n">i</span> <span class="o">-</span> <span class="mi">1</span><span class="p">));</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * And I/O.</span>
<span class="cm">	 */</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">PCI_BASE_ADDRESS_0</span><span class="p">);</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">SH7780_PCIIOBR</span><span class="p">);</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">SH7780_PCIIOBMR</span><span class="p">);</span>

	<span class="n">__raw_writew</span><span class="p">(</span><span class="n">PCI_COMMAND_SERR</span>   <span class="o">|</span> <span class="n">PCI_COMMAND_WAIT</span>   <span class="o">|</span> \
		     <span class="n">PCI_COMMAND_PARITY</span> <span class="o">|</span> <span class="n">PCI_COMMAND_MASTER</span> <span class="o">|</span> \
		     <span class="n">PCI_COMMAND_MEMORY</span><span class="p">,</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">PCI_COMMAND</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Initialization mode complete, release the control register and</span>
<span class="cm">	 * enable round robin mode to stop device overruns/starvation.</span>
<span class="cm">	 */</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">SH4_PCICR_PREFIX</span> <span class="o">|</span> <span class="n">SH4_PCICR_CFIN</span> <span class="o">|</span> <span class="n">SH4_PCICR_FTO</span> <span class="o">|</span>
		     <span class="n">PCICR_ENDIANNESS</span><span class="p">,</span>
		     <span class="n">chan</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">SH4_PCICR</span><span class="p">);</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">register_pci_controller</span><span class="p">(</span><span class="n">chan</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">ret</span><span class="p">))</span>
		<span class="k">goto</span> <span class="n">err</span><span class="p">;</span>

	<span class="n">sh7780_pci66_init</span><span class="p">(</span><span class="n">chan</span><span class="p">);</span>

	<span class="n">printk</span><span class="p">(</span><span class="n">KERN_NOTICE</span> <span class="s">&quot;PCI: Running at %dMHz.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
	       <span class="p">(</span><span class="n">__raw_readw</span><span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">PCI_STATUS</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">PCI_STATUS_66MHZ</span><span class="p">)</span> <span class="o">?</span>
	       <span class="mi">66</span> <span class="o">:</span> <span class="mi">33</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

<span class="nl">err:</span>
	<span class="n">sh7780_pci_teardown_irqs</span><span class="p">(</span><span class="n">chan</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>
<span class="n">arch_initcall</span><span class="p">(</span><span class="n">sh7780_pci_init</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
