Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,2131
design__instance__area,26134.6
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,1
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0006811567582190037
power__switching__total,0.0006632069125771523
power__leakage__total,4.23552364736679E-7
power__total,0.0013447871897369623
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.26577199526734113
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.2659389173038144
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.10607043321680802
timing__setup__ws__corner:nom_fast_1p32V_m40C,15.109689926912907
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.106070
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,18.262884
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,1
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.2849262850748607
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.28605782441356076
timing__hold__ws__corner:nom_slow_1p08V_125C,0.5930255343531324
timing__setup__ws__corner:nom_slow_1p08V_125C,11.72222174729347
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.593026
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,11.722221
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,1
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.27298580835174174
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.27367298091226805
timing__hold__ws__corner:nom_typ_1p20V_25C,0.2837406501177558
timing__setup__ws__corner:nom_typ_1p20V_25C,14.683711551171458
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.283741
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,14.683712
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,1
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.26577199526734113
clock__skew__worst_setup,0.2659389173038144
timing__hold__ws,0.10607043321680802
timing__setup__ws,11.72222174729347
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.106070
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,11.722221
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,2131
design__instance__area__stdcell,26134.6
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.903015
design__instance__utilization__stdcell,0.903015
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:buffer,2
design__instance__area__class:buffer,14.5152
design__instance__count__class:inverter,68
design__instance__area__class:inverter,384.653
design__instance__count__class:sequential_cell,103
design__instance__area__class:sequential_cell,4858.96
design__instance__count__class:multi_input_combinational_cell,1572
design__instance__area__class:multi_input_combinational_cell,15908.7
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,360
design__instance__area__class:timing_repair_buffer,4764.61
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,64669.6
design__violations,0
design__instance__count__class:clock_buffer,17
design__instance__area__class:clock_buffer,154.224
design__instance__count__class:clock_inverter,9
design__instance__area__class:clock_inverter,48.9888
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,144
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,2244
route__net__special,2
route__drc_errors__iter:0,2780
route__wirelength__iter:0,76550
route__drc_errors__iter:1,1680
route__wirelength__iter:1,75953
route__drc_errors__iter:2,1564
route__wirelength__iter:2,75700
route__drc_errors__iter:3,378
route__wirelength__iter:3,74978
route__drc_errors__iter:4,156
route__wirelength__iter:4,74870
route__drc_errors__iter:5,18
route__wirelength__iter:5,74853
route__drc_errors__iter:6,9
route__wirelength__iter:6,74828
route__drc_errors__iter:7,0
route__wirelength__iter:7,74823
route__drc_errors,0
route__wirelength,74823
route__vias,16826
route__vias__singlecut,16826
route__vias__multicut,0
design__disconnected_pin__count,11
design__critical_disconnected_pin__count,0
route__wirelength__max,419.68
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,107
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,107
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,107
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,107
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19997
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19998
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000349916
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000309007
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.0000176986
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000309007
design_powergrid__voltage__worst,0.0000309007
design_powergrid__voltage__worst__net:VPWR,1.19997
design_powergrid__drop__worst,0.0000349916
design_powergrid__drop__worst__net:VPWR,0.0000349916
design_powergrid__voltage__worst__net:VGND,0.0000309007
design_powergrid__drop__worst__net:VGND,0.0000309007
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.0000176000000000000008976326626441988310034503228962421417236328125
ir__drop__worst,0.000034999999999999996933876256210993460626923479139804840087890625
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
