// Seed: 1252509236
module module_0 (
    output supply1 id_0,
    output supply0 id_1,
    input  uwire   id_2,
    output supply1 id_3
);
  assign id_1 = 1'd0;
  assign id_0 = id_2;
endmodule
module module_1 (
    input wor id_0,
    input supply0 id_1,
    output supply0 id_2,
    input tri1 id_3
);
  parameter id_5 = -1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_3,
      id_2
  );
  assign modCall_1.id_3 = 0;
endmodule
module module_2 (
    output uwire id_0,
    input supply1 id_1,
    input supply0 id_2,
    inout wire id_3,
    output tri0 id_4,
    output supply1 id_5,
    output wor id_6
);
  specify
    (id_8 => id_9) = 1;
  endspecify
  module_0 modCall_1 (
      id_3,
      id_3,
      id_1,
      id_0
  );
  assign modCall_1.id_2 = 0;
endmodule
