From 42dd0835feffb1b8e6bf44904218771b3f50e2fc Mon Sep 17 00:00:00 2001
From: Duy Bao Dang <duy.dang.yb@renesas.com>
Date: Fri, 16 Oct 2020 15:33:12 +0700
Subject: [PATCH 270/441] dt-bindings: arm: renesas: Document Renesas R-Car
 Fine Display Processor

Add Renesas R-Car Fine Display Processor (FDP1) driver device tree
bindings documentation.

Signed-off-by: Duy Bao Dang <duy.dang.yb@renesas.com>
---
 .../devicetree/bindings/media/renesas,fdp1.txt     | 37 ++++++++++++++++++++++
 1 file changed, 37 insertions(+)
 create mode 100644 Documentation/devicetree/bindings/media/renesas,fdp1.txt

diff --git a/Documentation/devicetree/bindings/media/renesas,fdp1.txt b/Documentation/devicetree/bindings/media/renesas,fdp1.txt
new file mode 100644
index 0000000..ba44c4a
--- /dev/null
+++ b/Documentation/devicetree/bindings/media/renesas,fdp1.txt
@@ -0,0 +1,37 @@
+Renesas R-Car Fine Display Processor (FDP1)
+-------------------------------------------
+
+The FDP1 is a de-interlacing module which converts interlaced video to
+progressive video. It is capable of performing pixel format conversion between
+YCbCr/YUV formats and RGB formats. Only YCbCr/YUV formats are supported as
+an input to the module.
+
+Required properties:
+
+ - compatible: must be "renesas,fdp1"
+ - reg: the register base and size for the device registers
+ - interrupts : interrupt specifier for the FDP1 instance
+ - clocks: reference to the functional clock
+
+Optional properties:
+
+ - power-domains: reference to the power domain that the FDP1 belongs to, if
+                  any.
+ - renesas,fcp: a phandle referencing the FCP that handles memory accesses
+                for the FDP1. Not needed on Gen2, mandatory on Gen3.
+
+Please refer to the binding documentation for the clock and/or power domain
+providers for more details.
+
+
+Device node example
+-------------------
+
+        fdp1@fe940000 {
+                compatible = "renesas,fdp1";
+                reg = <0 0xfe940000 0 0x2400>;
+                interrupts = <GIC_SPI 262 IRQ_TYPE_LEVEL_HIGH>;
+                clocks = <&cpg CPG_MOD 119>;
+                power-domains = <&sysc R8A7795_PD_A3VP>;
+                renesas,fcp = <&fcpf0>;
+        };
-- 
2.7.4

