Report for group default
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: state_reg[2]/Q
    (Clocked by sysclk R)
Endpoint: state_reg[0]/D
    (Clocked by sysclk R)
Path Group: default
Data required time: 1460.6
    (Clock shift: 1500.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 39.4)
Data arrival time: 346.3
Slack: 1114.3
Logic depth: 6
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
Clk                      {create_clock}           r      0.0      0.0      0.0                        0.0      0.0      3    73,   36                       
state_reg[2]/CK->Q       DFF_X1*                 rr    164.2    164.2    164.2      0.0      0.0      6.4     78.9     10    36,   36  /PD_TOP        (1.10)
i_0_0_31/A2->ZN          NAND2_X4                rf    187.8     23.6     23.4      0.2     15.3      2.7     18.9      4    36,   36  /PD_TOP        (1.10)
i_0_0_30/A2->ZN          NAND2_X4                fr    208.7     20.9     20.9      0.0     12.9      1.3      7.7      2    36,   36  /PD_TOP        (1.10)
i_0_0_29/A2->ZN          AND2_X4                 rr    241.8     33.1     33.1      0.0     11.3      1.4      9.1      2    36,   36  /PD_TOP        (1.10)
i_0_0_7/A->ZN            AOI21_X4                rf    254.0     12.2     12.2      0.0     10.4      0.8      3.1      1    36,   36  /PD_TOP        (1.10)
i_0_0_4/A->ZN            AOI211_X2               fr    329.3     75.3     75.3      0.0      7.3      0.8      4.8      1    36,   36  /PD_TOP        (1.10)
i_0_0_3/B1->ZN           AOI21_X2                rf    346.3     17.0     17.0      0.0     45.3      0.7      1.9      1    36,   36  /PD_TOP        (1.10)
state_reg[0]/D           DFF_X1                   f    346.3      0.0               0.0      6.5                             36,   36  /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2R
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: ST[2]
    (Clocked by rtDefaultClock R)
Endpoint: state_reg[1]/D
    (Clocked by sysclk R)
Path Group: I2R
Data required time: 1460.6
    (Clock shift: 1500.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 39.4)
Data arrival time: 938.9
Slack: 521.7
Logic depth: 6
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
ST[2]                    {set_input_delay}        f    700.0    700.0    700.0                        5.4     11.5      2     0,   36                       
i_0_0_41/A2->ZN          OR3_X4                  ff    801.5    101.5    101.1      0.4    100.0      0.7      4.8      1    36,   36  /PD_TOP        (1.10)
i_0_0_39/B1->ZN          AOI21_X4                fr    837.2     35.7     35.7      0.0     12.0      2.2     10.8      3    36,   36  /PD_TOP        (1.10)
i_0_0_38/A2->ZN          OR2_X4                  rr    869.4     32.2     32.2      0.0     29.3      1.4      9.5      2    36,   36  /PD_TOP        (1.10)
i_0_0_19/B1->ZN          AOI21_X4                rf    883.4     14.0     14.0      0.0      9.5      0.8      4.9      1    36,   36  /PD_TOP        (1.10)
i_0_0_15/B1->ZN          OAI22_X4                fr    922.2     38.8     38.8      0.0      8.0      0.8      5.0      1    36,   36  /PD_TOP        (1.10)
i_0_0_14/B2->ZN          AOI21_X2                rf    938.9     16.7     16.7      0.0     31.0      0.7      1.9      1    36,   36  /PD_TOP        (1.10)
state_reg[1]/D           DFF_X1                   f    938.9      0.0               0.0      6.5                             36,   36  /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2O
Report for group R2O
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: state_reg[1]/Q
    (Clocked by sysclk R)
Endpoint: rdoor
    (Clocked by vsysclk R)
Path Group: R2O
Data required time: 1050.0
    (Clock shift: 1500.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Out delay: 450.0)
Data arrival time: 228.0
Slack: 822.0
Logic depth: 2
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
Clk                      {create_clock}           r      0.0      0.0      0.0                        0.0      0.0      3    73,   36                       
state_reg[1]/CK->Q       DFF_X1*                 rr    163.8    163.8    163.8      0.0      0.0      6.4     77.3     10    36,   36  /PD_TOP        (1.10)
i_0_0_47/A->ZN           INV_X8                  rf    173.9     10.1      9.9      0.2     15.3      1.9     14.0      3    36,   36  /PD_TOP        (1.10)
i_0_0_0/A1->ZN           NOR3_X4                 fr    227.6     53.7     53.7      0.0      4.6      4.8     14.8      1    36,   36  /PD_TOP        (1.10)
rdoor                                             r    228.0      0.4               0.4     46.4                             35,    0                       
------------------------------------------------------------------------------------------------------------------------------------------------------------
