{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1609890242810 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1609890242810 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 05 17:44:02 2021 " "Processing started: Tue Jan 05 17:44:02 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1609890242810 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609890242810 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ejercicio5 -c ejercicio5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ejercicio5 -c ejercicio5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609890242810 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1609890243121 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1609890243121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "genmhz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file genmhz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 genMhz-arqgenMhz " "Found design unit 1: genMhz-arqgenMhz" {  } { { "genMhz.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/genMhz.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609890249255 ""} { "Info" "ISGN_ENTITY_NAME" "1 genMhz " "Found entity 1: genMhz" {  } { { "genMhz.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/genMhz.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609890249255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609890249255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_image_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hw_image_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hw_image_generator-behavior " "Found design unit 1: hw_image_generator-behavior" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609890249257 ""} { "Info" "ISGN_ENTITY_NAME" "1 hw_image_generator " "Found entity 1: hw_image_generator" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609890249257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609890249257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_controller-behavior " "Found design unit 1: vga_controller-behavior" {  } { { "vga_controller.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/vga_controller.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609890249258 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/vga_controller.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609890249258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609890249258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TOP-arqTOP " "Found design unit 1: TOP-arqTOP" {  } { { "TOP.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/TOP.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609890249259 ""} { "Info" "ISGN_ENTITY_NAME" "1 TOP " "Found entity 1: TOP" {  } { { "TOP.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/TOP.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609890249259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609890249259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "relojlento.vhd 2 1 " "Found 2 design units, including 1 entities, in source file relojlento.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 relojlento-arqrelojlento " "Found design unit 1: relojlento-arqrelojlento" {  } { { "relojlento.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/relojlento.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609890249260 ""} { "Info" "ISGN_ENTITY_NAME" "1 relojlento " "Found entity 1: relojlento" {  } { { "relojlento.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/relojlento.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609890249260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609890249260 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TOP " "Elaborating entity \"TOP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1609890249343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "relojlento relojlento:relojLento A:arqrelojlento " "Elaborating entity \"relojlento\" using architecture \"A:arqrelojlento\" for hierarchy \"relojlento:relojLento\"" {  } { { "TOP.vhd" "relojLento" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/TOP.vhd" 32 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609890249344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "genMhz genMhz:divFrec A:arqgenmhz " "Elaborating entity \"genMhz\" using architecture \"A:arqgenmhz\" for hierarchy \"genMhz:divFrec\"" {  } { { "TOP.vhd" "divFrec" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/TOP.vhd" 33 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609890249345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "vga_controller vga_controller:vgaControl A:behavior " "Elaborating entity \"vga_controller\" using architecture \"A:behavior\" for hierarchy \"vga_controller:vgaControl\"" {  } { { "TOP.vhd" "vgaControl" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/TOP.vhd" 35 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609890249347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "hw_image_generator hw_image_generator:gameLogic A:behavior " "Elaborating entity \"hw_image_generator\" using architecture \"A:behavior\" for hierarchy \"hw_image_generator:gameLogic\"" {  } { { "TOP.vhd" "gameLogic" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/TOP.vhd" 45 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609890249348 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "y2 hw_image_generator.vhd(70) " "VHDL Signal Declaration warning at hw_image_generator.vhd(70): used explicit default value for signal \"y2\" because signal was never assigned a value" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 70 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1609890249351 "|TOP|hw_image_generator:gameLogic"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "y3 hw_image_generator.vhd(77) " "VHDL Signal Declaration warning at hw_image_generator.vhd(77): used explicit default value for signal \"y3\" because signal was never assigned a value" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 77 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1609890249352 "|TOP|hw_image_generator:gameLogic"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "y4 hw_image_generator.vhd(84) " "VHDL Signal Declaration warning at hw_image_generator.vhd(84): used explicit default value for signal \"y4\" because signal was never assigned a value" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 84 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1609890249352 "|TOP|hw_image_generator:gameLogic"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mem_sp hw_image_generator.vhd(104) " "VHDL Signal Declaration warning at hw_image_generator.vhd(104): used implicit default value for signal \"mem_sp\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 104 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1609890249352 "|TOP|hw_image_generator:gameLogic"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mem_sp2 hw_image_generator.vhd(109) " "VHDL Signal Declaration warning at hw_image_generator.vhd(109): used implicit default value for signal \"mem_sp2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 109 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1609890249354 "|TOP|hw_image_generator:gameLogic"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mem_n hw_image_generator.vhd(114) " "VHDL Signal Declaration warning at hw_image_generator.vhd(114): used implicit default value for signal \"mem_n\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 114 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1609890249356 "|TOP|hw_image_generator:gameLogic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x hw_image_generator.vhd(296) " "VHDL Process Statement warning at hw_image_generator.vhd(296): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 296 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609890249359 "|TOP|hw_image_generator:gameLogic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y hw_image_generator.vhd(296) " "VHDL Process Statement warning at hw_image_generator.vhd(296): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 296 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609890249359 "|TOP|hw_image_generator:gameLogic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lives hw_image_generator.vhd(296) " "VHDL Process Statement warning at hw_image_generator.vhd(296): signal \"lives\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 296 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609890249359 "|TOP|hw_image_generator:gameLogic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x hw_image_generator.vhd(297) " "VHDL Process Statement warning at hw_image_generator.vhd(297): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 297 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609890249359 "|TOP|hw_image_generator:gameLogic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y hw_image_generator.vhd(297) " "VHDL Process Statement warning at hw_image_generator.vhd(297): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 297 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609890249360 "|TOP|hw_image_generator:gameLogic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem_n hw_image_generator.vhd(298) " "VHDL Process Statement warning at hw_image_generator.vhd(298): signal \"mem_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 298 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609890249360 "|TOP|hw_image_generator:gameLogic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "direccion hw_image_generator.vhd(298) " "VHDL Process Statement warning at hw_image_generator.vhd(298): signal \"direccion\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 298 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609890249360 "|TOP|hw_image_generator:gameLogic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel3 hw_image_generator.vhd(300) " "VHDL Process Statement warning at hw_image_generator.vhd(300): signal \"pixel3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 300 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609890249360 "|TOP|hw_image_generator:gameLogic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel3 hw_image_generator.vhd(301) " "VHDL Process Statement warning at hw_image_generator.vhd(301): signal \"pixel3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 301 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609890249360 "|TOP|hw_image_generator:gameLogic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel3 hw_image_generator.vhd(302) " "VHDL Process Statement warning at hw_image_generator.vhd(302): signal \"pixel3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 302 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609890249360 "|TOP|hw_image_generator:gameLogic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dx hw_image_generator.vhd(306) " "VHDL Process Statement warning at hw_image_generator.vhd(306): signal \"dx\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 306 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609890249360 "|TOP|hw_image_generator:gameLogic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dy hw_image_generator.vhd(306) " "VHDL Process Statement warning at hw_image_generator.vhd(306): signal \"dy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 306 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609890249360 "|TOP|hw_image_generator:gameLogic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "recharge hw_image_generator.vhd(306) " "VHDL Process Statement warning at hw_image_generator.vhd(306): signal \"recharge\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 306 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609890249360 "|TOP|hw_image_generator:gameLogic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dx1 hw_image_generator.vhd(314) " "VHDL Process Statement warning at hw_image_generator.vhd(314): signal \"dx1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 314 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609890249360 "|TOP|hw_image_generator:gameLogic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dy1 hw_image_generator.vhd(314) " "VHDL Process Statement warning at hw_image_generator.vhd(314): signal \"dy1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 314 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609890249360 "|TOP|hw_image_generator:gameLogic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "recharge1 hw_image_generator.vhd(314) " "VHDL Process Statement warning at hw_image_generator.vhd(314): signal \"recharge1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 314 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609890249360 "|TOP|hw_image_generator:gameLogic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "islive1 hw_image_generator.vhd(314) " "VHDL Process Statement warning at hw_image_generator.vhd(314): signal \"islive1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 314 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609890249360 "|TOP|hw_image_generator:gameLogic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dx1 hw_image_generator.vhd(315) " "VHDL Process Statement warning at hw_image_generator.vhd(315): signal \"dx1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 315 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609890249360 "|TOP|hw_image_generator:gameLogic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dy1 hw_image_generator.vhd(315) " "VHDL Process Statement warning at hw_image_generator.vhd(315): signal \"dy1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 315 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609890249360 "|TOP|hw_image_generator:gameLogic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem_sp hw_image_generator.vhd(316) " "VHDL Process Statement warning at hw_image_generator.vhd(316): signal \"mem_sp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 316 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609890249361 "|TOP|hw_image_generator:gameLogic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "direccion hw_image_generator.vhd(316) " "VHDL Process Statement warning at hw_image_generator.vhd(316): signal \"direccion\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 316 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609890249361 "|TOP|hw_image_generator:gameLogic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel hw_image_generator.vhd(317) " "VHDL Process Statement warning at hw_image_generator.vhd(317): signal \"pixel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 317 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609890249361 "|TOP|hw_image_generator:gameLogic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel hw_image_generator.vhd(318) " "VHDL Process Statement warning at hw_image_generator.vhd(318): signal \"pixel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 318 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609890249361 "|TOP|hw_image_generator:gameLogic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel hw_image_generator.vhd(319) " "VHDL Process Statement warning at hw_image_generator.vhd(319): signal \"pixel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 319 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609890249361 "|TOP|hw_image_generator:gameLogic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dx2 hw_image_generator.vhd(322) " "VHDL Process Statement warning at hw_image_generator.vhd(322): signal \"dx2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 322 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609890249361 "|TOP|hw_image_generator:gameLogic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dy2 hw_image_generator.vhd(322) " "VHDL Process Statement warning at hw_image_generator.vhd(322): signal \"dy2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 322 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609890249361 "|TOP|hw_image_generator:gameLogic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "recharge2 hw_image_generator.vhd(322) " "VHDL Process Statement warning at hw_image_generator.vhd(322): signal \"recharge2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 322 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609890249361 "|TOP|hw_image_generator:gameLogic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "islive2 hw_image_generator.vhd(322) " "VHDL Process Statement warning at hw_image_generator.vhd(322): signal \"islive2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 322 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609890249361 "|TOP|hw_image_generator:gameLogic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dx2 hw_image_generator.vhd(323) " "VHDL Process Statement warning at hw_image_generator.vhd(323): signal \"dx2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 323 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609890249361 "|TOP|hw_image_generator:gameLogic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dy2 hw_image_generator.vhd(323) " "VHDL Process Statement warning at hw_image_generator.vhd(323): signal \"dy2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 323 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609890249361 "|TOP|hw_image_generator:gameLogic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem_sp2 hw_image_generator.vhd(324) " "VHDL Process Statement warning at hw_image_generator.vhd(324): signal \"mem_sp2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 324 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609890249361 "|TOP|hw_image_generator:gameLogic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "direccion hw_image_generator.vhd(324) " "VHDL Process Statement warning at hw_image_generator.vhd(324): signal \"direccion\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 324 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609890249361 "|TOP|hw_image_generator:gameLogic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel hw_image_generator.vhd(325) " "VHDL Process Statement warning at hw_image_generator.vhd(325): signal \"pixel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 325 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609890249361 "|TOP|hw_image_generator:gameLogic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel hw_image_generator.vhd(326) " "VHDL Process Statement warning at hw_image_generator.vhd(326): signal \"pixel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 326 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609890249361 "|TOP|hw_image_generator:gameLogic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel hw_image_generator.vhd(327) " "VHDL Process Statement warning at hw_image_generator.vhd(327): signal \"pixel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 327 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609890249361 "|TOP|hw_image_generator:gameLogic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dx3 hw_image_generator.vhd(330) " "VHDL Process Statement warning at hw_image_generator.vhd(330): signal \"dx3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 330 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609890249361 "|TOP|hw_image_generator:gameLogic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dy3 hw_image_generator.vhd(330) " "VHDL Process Statement warning at hw_image_generator.vhd(330): signal \"dy3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 330 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609890249362 "|TOP|hw_image_generator:gameLogic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "recharge3 hw_image_generator.vhd(330) " "VHDL Process Statement warning at hw_image_generator.vhd(330): signal \"recharge3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 330 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609890249362 "|TOP|hw_image_generator:gameLogic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "islive3 hw_image_generator.vhd(330) " "VHDL Process Statement warning at hw_image_generator.vhd(330): signal \"islive3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 330 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609890249362 "|TOP|hw_image_generator:gameLogic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dx3 hw_image_generator.vhd(331) " "VHDL Process Statement warning at hw_image_generator.vhd(331): signal \"dx3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 331 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609890249362 "|TOP|hw_image_generator:gameLogic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dy3 hw_image_generator.vhd(331) " "VHDL Process Statement warning at hw_image_generator.vhd(331): signal \"dy3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 331 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609890249362 "|TOP|hw_image_generator:gameLogic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem_sp hw_image_generator.vhd(332) " "VHDL Process Statement warning at hw_image_generator.vhd(332): signal \"mem_sp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 332 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609890249362 "|TOP|hw_image_generator:gameLogic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "direccion hw_image_generator.vhd(332) " "VHDL Process Statement warning at hw_image_generator.vhd(332): signal \"direccion\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 332 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609890249362 "|TOP|hw_image_generator:gameLogic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel hw_image_generator.vhd(333) " "VHDL Process Statement warning at hw_image_generator.vhd(333): signal \"pixel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 333 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609890249362 "|TOP|hw_image_generator:gameLogic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel hw_image_generator.vhd(334) " "VHDL Process Statement warning at hw_image_generator.vhd(334): signal \"pixel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 334 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609890249362 "|TOP|hw_image_generator:gameLogic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel hw_image_generator.vhd(335) " "VHDL Process Statement warning at hw_image_generator.vhd(335): signal \"pixel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 335 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609890249362 "|TOP|hw_image_generator:gameLogic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dx4 hw_image_generator.vhd(338) " "VHDL Process Statement warning at hw_image_generator.vhd(338): signal \"dx4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 338 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609890249362 "|TOP|hw_image_generator:gameLogic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dy4 hw_image_generator.vhd(338) " "VHDL Process Statement warning at hw_image_generator.vhd(338): signal \"dy4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 338 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609890249362 "|TOP|hw_image_generator:gameLogic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "recharge4 hw_image_generator.vhd(338) " "VHDL Process Statement warning at hw_image_generator.vhd(338): signal \"recharge4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 338 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609890249362 "|TOP|hw_image_generator:gameLogic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "islive4 hw_image_generator.vhd(338) " "VHDL Process Statement warning at hw_image_generator.vhd(338): signal \"islive4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 338 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609890249362 "|TOP|hw_image_generator:gameLogic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dx4 hw_image_generator.vhd(339) " "VHDL Process Statement warning at hw_image_generator.vhd(339): signal \"dx4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 339 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609890249362 "|TOP|hw_image_generator:gameLogic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dy4 hw_image_generator.vhd(339) " "VHDL Process Statement warning at hw_image_generator.vhd(339): signal \"dy4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 339 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609890249362 "|TOP|hw_image_generator:gameLogic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem_sp2 hw_image_generator.vhd(340) " "VHDL Process Statement warning at hw_image_generator.vhd(340): signal \"mem_sp2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 340 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609890249362 "|TOP|hw_image_generator:gameLogic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "direccion hw_image_generator.vhd(340) " "VHDL Process Statement warning at hw_image_generator.vhd(340): signal \"direccion\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 340 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609890249363 "|TOP|hw_image_generator:gameLogic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel hw_image_generator.vhd(341) " "VHDL Process Statement warning at hw_image_generator.vhd(341): signal \"pixel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 341 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609890249363 "|TOP|hw_image_generator:gameLogic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel hw_image_generator.vhd(342) " "VHDL Process Statement warning at hw_image_generator.vhd(342): signal \"pixel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 342 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609890249363 "|TOP|hw_image_generator:gameLogic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel hw_image_generator.vhd(343) " "VHDL Process Statement warning at hw_image_generator.vhd(343): signal \"pixel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 343 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609890249363 "|TOP|hw_image_generator:gameLogic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enemies hw_image_generator.vhd(350) " "VHDL Process Statement warning at hw_image_generator.vhd(350): signal \"enemies\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 350 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609890249363 "|TOP|hw_image_generator:gameLogic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enemies hw_image_generator.vhd(355) " "VHDL Process Statement warning at hw_image_generator.vhd(355): signal \"enemies\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 355 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609890249363 "|TOP|hw_image_generator:gameLogic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enemies hw_image_generator.vhd(359) " "VHDL Process Statement warning at hw_image_generator.vhd(359): signal \"enemies\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 359 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609890249363 "|TOP|hw_image_generator:gameLogic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enemies hw_image_generator.vhd(363) " "VHDL Process Statement warning at hw_image_generator.vhd(363): signal \"enemies\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 363 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609890249363 "|TOP|hw_image_generator:gameLogic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enemies hw_image_generator.vhd(368) " "VHDL Process Statement warning at hw_image_generator.vhd(368): signal \"enemies\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 368 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609890249363 "|TOP|hw_image_generator:gameLogic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enemies hw_image_generator.vhd(373) " "VHDL Process Statement warning at hw_image_generator.vhd(373): signal \"enemies\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 373 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609890249363 "|TOP|hw_image_generator:gameLogic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enemies hw_image_generator.vhd(379) " "VHDL Process Statement warning at hw_image_generator.vhd(379): signal \"enemies\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 379 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609890249363 "|TOP|hw_image_generator:gameLogic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enemies hw_image_generator.vhd(384) " "VHDL Process Statement warning at hw_image_generator.vhd(384): signal \"enemies\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 384 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609890249363 "|TOP|hw_image_generator:gameLogic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enemies hw_image_generator.vhd(389) " "VHDL Process Statement warning at hw_image_generator.vhd(389): signal \"enemies\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 389 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609890249363 "|TOP|hw_image_generator:gameLogic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enemies hw_image_generator.vhd(394) " "VHDL Process Statement warning at hw_image_generator.vhd(394): signal \"enemies\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 394 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609890249364 "|TOP|hw_image_generator:gameLogic"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enemies hw_image_generator.vhd(399) " "VHDL Process Statement warning at hw_image_generator.vhd(399): signal \"enemies\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 399 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1609890249364 "|TOP|hw_image_generator:gameLogic"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "direccion hw_image_generator.vhd(289) " "VHDL Process Statement warning at hw_image_generator.vhd(289): inferring latch(es) for signal or variable \"direccion\", which holds its previous value in one or more paths through the process" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 289 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1609890249365 "|TOP|hw_image_generator:gameLogic"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pixel3 hw_image_generator.vhd(289) " "VHDL Process Statement warning at hw_image_generator.vhd(289): inferring latch(es) for signal or variable \"pixel3\", which holds its previous value in one or more paths through the process" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 289 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1609890249365 "|TOP|hw_image_generator:gameLogic"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "red hw_image_generator.vhd(289) " "VHDL Process Statement warning at hw_image_generator.vhd(289): inferring latch(es) for signal or variable \"red\", which holds its previous value in one or more paths through the process" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 289 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1609890249365 "|TOP|hw_image_generator:gameLogic"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "green hw_image_generator.vhd(289) " "VHDL Process Statement warning at hw_image_generator.vhd(289): inferring latch(es) for signal or variable \"green\", which holds its previous value in one or more paths through the process" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 289 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1609890249365 "|TOP|hw_image_generator:gameLogic"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "blue hw_image_generator.vhd(289) " "VHDL Process Statement warning at hw_image_generator.vhd(289): inferring latch(es) for signal or variable \"blue\", which holds its previous value in one or more paths through the process" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 289 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1609890249365 "|TOP|hw_image_generator:gameLogic"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pixel hw_image_generator.vhd(289) " "VHDL Process Statement warning at hw_image_generator.vhd(289): inferring latch(es) for signal or variable \"pixel\", which holds its previous value in one or more paths through the process" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 289 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1609890249366 "|TOP|hw_image_generator:gameLogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel\[0\] hw_image_generator.vhd(289) " "Inferred latch for \"pixel\[0\]\" at hw_image_generator.vhd(289)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 289 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609890249375 "|TOP|hw_image_generator:gameLogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel\[1\] hw_image_generator.vhd(289) " "Inferred latch for \"pixel\[1\]\" at hw_image_generator.vhd(289)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 289 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609890249375 "|TOP|hw_image_generator:gameLogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel\[2\] hw_image_generator.vhd(289) " "Inferred latch for \"pixel\[2\]\" at hw_image_generator.vhd(289)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 289 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609890249375 "|TOP|hw_image_generator:gameLogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel\[3\] hw_image_generator.vhd(289) " "Inferred latch for \"pixel\[3\]\" at hw_image_generator.vhd(289)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 289 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609890249375 "|TOP|hw_image_generator:gameLogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[0\] hw_image_generator.vhd(289) " "Inferred latch for \"blue\[0\]\" at hw_image_generator.vhd(289)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 289 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609890249375 "|TOP|hw_image_generator:gameLogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[1\] hw_image_generator.vhd(289) " "Inferred latch for \"blue\[1\]\" at hw_image_generator.vhd(289)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 289 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609890249375 "|TOP|hw_image_generator:gameLogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[2\] hw_image_generator.vhd(289) " "Inferred latch for \"blue\[2\]\" at hw_image_generator.vhd(289)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 289 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609890249375 "|TOP|hw_image_generator:gameLogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[3\] hw_image_generator.vhd(289) " "Inferred latch for \"blue\[3\]\" at hw_image_generator.vhd(289)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 289 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609890249375 "|TOP|hw_image_generator:gameLogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[0\] hw_image_generator.vhd(289) " "Inferred latch for \"green\[0\]\" at hw_image_generator.vhd(289)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 289 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609890249375 "|TOP|hw_image_generator:gameLogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[1\] hw_image_generator.vhd(289) " "Inferred latch for \"green\[1\]\" at hw_image_generator.vhd(289)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 289 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609890249375 "|TOP|hw_image_generator:gameLogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[2\] hw_image_generator.vhd(289) " "Inferred latch for \"green\[2\]\" at hw_image_generator.vhd(289)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 289 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609890249375 "|TOP|hw_image_generator:gameLogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[3\] hw_image_generator.vhd(289) " "Inferred latch for \"green\[3\]\" at hw_image_generator.vhd(289)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 289 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609890249375 "|TOP|hw_image_generator:gameLogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[0\] hw_image_generator.vhd(289) " "Inferred latch for \"red\[0\]\" at hw_image_generator.vhd(289)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 289 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609890249375 "|TOP|hw_image_generator:gameLogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[1\] hw_image_generator.vhd(289) " "Inferred latch for \"red\[1\]\" at hw_image_generator.vhd(289)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 289 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609890249375 "|TOP|hw_image_generator:gameLogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[2\] hw_image_generator.vhd(289) " "Inferred latch for \"red\[2\]\" at hw_image_generator.vhd(289)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 289 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609890249376 "|TOP|hw_image_generator:gameLogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[3\] hw_image_generator.vhd(289) " "Inferred latch for \"red\[3\]\" at hw_image_generator.vhd(289)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 289 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609890249376 "|TOP|hw_image_generator:gameLogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel3\[0\] hw_image_generator.vhd(289) " "Inferred latch for \"pixel3\[0\]\" at hw_image_generator.vhd(289)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 289 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609890249376 "|TOP|hw_image_generator:gameLogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel3\[1\] hw_image_generator.vhd(289) " "Inferred latch for \"pixel3\[1\]\" at hw_image_generator.vhd(289)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 289 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609890249376 "|TOP|hw_image_generator:gameLogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel3\[2\] hw_image_generator.vhd(289) " "Inferred latch for \"pixel3\[2\]\" at hw_image_generator.vhd(289)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 289 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609890249376 "|TOP|hw_image_generator:gameLogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel3\[3\] hw_image_generator.vhd(289) " "Inferred latch for \"pixel3\[3\]\" at hw_image_generator.vhd(289)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 289 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609890249376 "|TOP|hw_image_generator:gameLogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "direccion\[0\] hw_image_generator.vhd(289) " "Inferred latch for \"direccion\[0\]\" at hw_image_generator.vhd(289)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 289 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609890249376 "|TOP|hw_image_generator:gameLogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "direccion\[1\] hw_image_generator.vhd(289) " "Inferred latch for \"direccion\[1\]\" at hw_image_generator.vhd(289)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 289 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609890249376 "|TOP|hw_image_generator:gameLogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "direccion\[2\] hw_image_generator.vhd(289) " "Inferred latch for \"direccion\[2\]\" at hw_image_generator.vhd(289)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 289 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609890249376 "|TOP|hw_image_generator:gameLogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "direccion\[3\] hw_image_generator.vhd(289) " "Inferred latch for \"direccion\[3\]\" at hw_image_generator.vhd(289)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 289 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609890249376 "|TOP|hw_image_generator:gameLogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "direccion\[4\] hw_image_generator.vhd(289) " "Inferred latch for \"direccion\[4\]\" at hw_image_generator.vhd(289)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 289 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609890249376 "|TOP|hw_image_generator:gameLogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "direccion\[5\] hw_image_generator.vhd(289) " "Inferred latch for \"direccion\[5\]\" at hw_image_generator.vhd(289)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 289 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609890249376 "|TOP|hw_image_generator:gameLogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "direccion\[6\] hw_image_generator.vhd(289) " "Inferred latch for \"direccion\[6\]\" at hw_image_generator.vhd(289)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 289 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609890249376 "|TOP|hw_image_generator:gameLogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "direccion\[7\] hw_image_generator.vhd(289) " "Inferred latch for \"direccion\[7\]\" at hw_image_generator.vhd(289)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 289 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609890249376 "|TOP|hw_image_generator:gameLogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "direccion\[8\] hw_image_generator.vhd(289) " "Inferred latch for \"direccion\[8\]\" at hw_image_generator.vhd(289)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 289 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609890249376 "|TOP|hw_image_generator:gameLogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "direccion\[9\] hw_image_generator.vhd(289) " "Inferred latch for \"direccion\[9\]\" at hw_image_generator.vhd(289)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 289 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609890249376 "|TOP|hw_image_generator:gameLogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "direccion\[10\] hw_image_generator.vhd(289) " "Inferred latch for \"direccion\[10\]\" at hw_image_generator.vhd(289)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 289 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609890249377 "|TOP|hw_image_generator:gameLogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "direccion\[11\] hw_image_generator.vhd(289) " "Inferred latch for \"direccion\[11\]\" at hw_image_generator.vhd(289)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 289 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609890249377 "|TOP|hw_image_generator:gameLogic"}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "4096 2500 C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/mif_files/astsal.mif " "Memory depth (4096) in the design file differs from memory depth (2500) in the Memory Initialization File \"C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/mif_files/astsal.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1609890249745 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "4096 2500 C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/mif_files/ast2sal.mif " "Memory depth (4096) in the design file differs from memory depth (2500) in the Memory Initialization File \"C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/mif_files/ast2sal.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1609890249758 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "4096 2500 C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/mif_files/navemsal.mif " "Memory depth (4096) in the design file differs from memory depth (2500) in the Memory Initialization File \"C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/mif_files/navemsal.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1609890249770 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "hw_image_generator:gameLogic\|mem_sp2 " "RAM logic \"hw_image_generator:gameLogic\|mem_sp2\" is uninferred because MIF is not supported for the selected family" {  } { { "hw_image_generator.vhd" "mem_sp2" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 109 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1609890249785 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "hw_image_generator:gameLogic\|mem_sp " "RAM logic \"hw_image_generator:gameLogic\|mem_sp\" is uninferred because MIF is not supported for the selected family" {  } { { "hw_image_generator.vhd" "mem_sp" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 104 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1609890249785 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "hw_image_generator:gameLogic\|mem_n " "RAM logic \"hw_image_generator:gameLogic\|mem_n\" is uninferred because MIF is not supported for the selected family" {  } { { "hw_image_generator.vhd" "mem_n" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 114 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1609890249785 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1609890249785 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "5 " "Inferred 5 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "hw_image_generator:gameLogic\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"hw_image_generator:gameLogic\|Mult4\"" {  } { { "hw_image_generator.vhd" "Mult4" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 339 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1609890250917 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "hw_image_generator:gameLogic\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"hw_image_generator:gameLogic\|Mult1\"" {  } { { "hw_image_generator.vhd" "Mult1" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 315 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1609890250917 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "hw_image_generator:gameLogic\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"hw_image_generator:gameLogic\|Mult2\"" {  } { { "hw_image_generator.vhd" "Mult2" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 323 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1609890250917 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "hw_image_generator:gameLogic\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"hw_image_generator:gameLogic\|Mult3\"" {  } { { "hw_image_generator.vhd" "Mult3" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 331 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1609890250917 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "hw_image_generator:gameLogic\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"hw_image_generator:gameLogic\|Mult0\"" {  } { { "hw_image_generator.vhd" "Mult0" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 297 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1609890250917 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1609890250917 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hw_image_generator:gameLogic\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"hw_image_generator:gameLogic\|lpm_mult:Mult4\"" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 339 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609890250950 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hw_image_generator:gameLogic\|lpm_mult:Mult4 " "Instantiated megafunction \"hw_image_generator:gameLogic\|lpm_mult:Mult4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609890250951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609890250951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 19 " "Parameter \"LPM_WIDTHP\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609890250951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 19 " "Parameter \"LPM_WIDTHR\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609890250951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609890250951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609890250951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609890250951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609890250951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609890250951 ""}  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 339 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1609890250951 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "hw_image_generator:gameLogic\|lpm_mult:Mult4\|multcore:mult_core hw_image_generator:gameLogic\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"hw_image_generator:gameLogic\|lpm_mult:Mult4\|multcore:mult_core\", which is child of megafunction instantiation \"hw_image_generator:gameLogic\|lpm_mult:Mult4\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 339 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609890250977 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "hw_image_generator:gameLogic\|lpm_mult:Mult4\|multcore:mult_core\|mpar_add:padder hw_image_generator:gameLogic\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"hw_image_generator:gameLogic\|lpm_mult:Mult4\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"hw_image_generator:gameLogic\|lpm_mult:Mult4\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 339 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609890250992 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "hw_image_generator:gameLogic\|lpm_mult:Mult4\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] hw_image_generator:gameLogic\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"hw_image_generator:gameLogic\|lpm_mult:Mult4\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"hw_image_generator:gameLogic\|lpm_mult:Mult4\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 339 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609890251014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7kg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7kg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7kg " "Found entity 1: add_sub_7kg" {  } { { "db/add_sub_7kg.tdf" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/db/add_sub_7kg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609890251047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609890251047 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "hw_image_generator:gameLogic\|lpm_mult:Mult4\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add hw_image_generator:gameLogic\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"hw_image_generator:gameLogic\|lpm_mult:Mult4\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"hw_image_generator:gameLogic\|lpm_mult:Mult4\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 339 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609890251049 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "hw_image_generator:gameLogic\|lpm_mult:Mult4\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] hw_image_generator:gameLogic\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"hw_image_generator:gameLogic\|lpm_mult:Mult4\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"hw_image_generator:gameLogic\|lpm_mult:Mult4\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 339 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609890251052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_5vg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_5vg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_5vg " "Found entity 1: add_sub_5vg" {  } { { "db/add_sub_5vg.tdf" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/db/add_sub_5vg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609890251084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609890251084 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "hw_image_generator:gameLogic\|lpm_mult:Mult4\|altshift:external_latency_ffs hw_image_generator:gameLogic\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"hw_image_generator:gameLogic\|lpm_mult:Mult4\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"hw_image_generator:gameLogic\|lpm_mult:Mult4\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 339 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609890251097 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hw_image_generator:gameLogic\|green\[0\] hw_image_generator:gameLogic\|red\[0\] " "Duplicate LATCH primitive \"hw_image_generator:gameLogic\|green\[0\]\" merged with LATCH primitive \"hw_image_generator:gameLogic\|red\[0\]\"" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 289 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1609890251458 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hw_image_generator:gameLogic\|blue\[0\] hw_image_generator:gameLogic\|red\[0\] " "Duplicate LATCH primitive \"hw_image_generator:gameLogic\|blue\[0\]\" merged with LATCH primitive \"hw_image_generator:gameLogic\|red\[0\]\"" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 289 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1609890251458 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hw_image_generator:gameLogic\|green\[1\] hw_image_generator:gameLogic\|red\[1\] " "Duplicate LATCH primitive \"hw_image_generator:gameLogic\|green\[1\]\" merged with LATCH primitive \"hw_image_generator:gameLogic\|red\[1\]\"" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 289 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1609890251458 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hw_image_generator:gameLogic\|blue\[1\] hw_image_generator:gameLogic\|red\[1\] " "Duplicate LATCH primitive \"hw_image_generator:gameLogic\|blue\[1\]\" merged with LATCH primitive \"hw_image_generator:gameLogic\|red\[1\]\"" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 289 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1609890251458 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hw_image_generator:gameLogic\|green\[2\] hw_image_generator:gameLogic\|red\[2\] " "Duplicate LATCH primitive \"hw_image_generator:gameLogic\|green\[2\]\" merged with LATCH primitive \"hw_image_generator:gameLogic\|red\[2\]\"" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 289 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1609890251458 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hw_image_generator:gameLogic\|blue\[2\] hw_image_generator:gameLogic\|red\[2\] " "Duplicate LATCH primitive \"hw_image_generator:gameLogic\|blue\[2\]\" merged with LATCH primitive \"hw_image_generator:gameLogic\|red\[2\]\"" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 289 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1609890251458 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hw_image_generator:gameLogic\|green\[3\] hw_image_generator:gameLogic\|red\[3\] " "Duplicate LATCH primitive \"hw_image_generator:gameLogic\|green\[3\]\" merged with LATCH primitive \"hw_image_generator:gameLogic\|red\[3\]\"" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 289 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1609890251458 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hw_image_generator:gameLogic\|blue\[3\] hw_image_generator:gameLogic\|red\[3\] " "Duplicate LATCH primitive \"hw_image_generator:gameLogic\|blue\[3\]\" merged with LATCH primitive \"hw_image_generator:gameLogic\|red\[3\]\"" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 289 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1609890251458 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1609890251458 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:gameLogic\|pixel\[0\] " "Latch hw_image_generator:gameLogic\|pixel\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_controller:vgaControl\|column\[31\] " "Ports D and ENA on the latch are fed by the same signal vga_controller:vgaControl\|column\[31\]" {  } { { "vga_controller.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/vga_controller.vhd" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1609890251460 ""}  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 289 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1609890251460 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:gameLogic\|pixel\[1\] " "Latch hw_image_generator:gameLogic\|pixel\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_controller:vgaControl\|column\[31\] " "Ports D and ENA on the latch are fed by the same signal vga_controller:vgaControl\|column\[31\]" {  } { { "vga_controller.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/vga_controller.vhd" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1609890251460 ""}  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 289 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1609890251460 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:gameLogic\|pixel\[2\] " "Latch hw_image_generator:gameLogic\|pixel\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_controller:vgaControl\|column\[31\] " "Ports D and ENA on the latch are fed by the same signal vga_controller:vgaControl\|column\[31\]" {  } { { "vga_controller.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/vga_controller.vhd" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1609890251461 ""}  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 289 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1609890251461 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:gameLogic\|pixel\[3\] " "Latch hw_image_generator:gameLogic\|pixel\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_controller:vgaControl\|column\[31\] " "Ports D and ENA on the latch are fed by the same signal vga_controller:vgaControl\|column\[31\]" {  } { { "vga_controller.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/vga_controller.vhd" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1609890251461 ""}  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 289 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1609890251461 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:gameLogic\|direccion\[0\] " "Latch hw_image_generator:gameLogic\|direccion\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_controller:vgaControl\|column\[31\] " "Ports D and ENA on the latch are fed by the same signal vga_controller:vgaControl\|column\[31\]" {  } { { "vga_controller.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/vga_controller.vhd" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1609890251461 ""}  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 289 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1609890251461 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:gameLogic\|direccion\[4\] " "Latch hw_image_generator:gameLogic\|direccion\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_controller:vgaControl\|column\[31\] " "Ports D and ENA on the latch are fed by the same signal vga_controller:vgaControl\|column\[31\]" {  } { { "vga_controller.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/vga_controller.vhd" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1609890251461 ""}  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 289 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1609890251461 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:gameLogic\|direccion\[7\] " "Latch hw_image_generator:gameLogic\|direccion\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_controller:vgaControl\|column\[31\] " "Ports D and ENA on the latch are fed by the same signal vga_controller:vgaControl\|column\[31\]" {  } { { "vga_controller.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/vga_controller.vhd" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1609890251461 ""}  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 289 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1609890251461 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:gameLogic\|direccion\[3\] " "Latch hw_image_generator:gameLogic\|direccion\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_controller:vgaControl\|column\[31\] " "Ports D and ENA on the latch are fed by the same signal vga_controller:vgaControl\|column\[31\]" {  } { { "vga_controller.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/vga_controller.vhd" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1609890251461 ""}  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 289 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1609890251461 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:gameLogic\|direccion\[2\] " "Latch hw_image_generator:gameLogic\|direccion\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_controller:vgaControl\|column\[31\] " "Ports D and ENA on the latch are fed by the same signal vga_controller:vgaControl\|column\[31\]" {  } { { "vga_controller.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/vga_controller.vhd" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1609890251461 ""}  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 289 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1609890251461 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:gameLogic\|direccion\[1\] " "Latch hw_image_generator:gameLogic\|direccion\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_controller:vgaControl\|column\[31\] " "Ports D and ENA on the latch are fed by the same signal vga_controller:vgaControl\|column\[31\]" {  } { { "vga_controller.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/vga_controller.vhd" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1609890251461 ""}  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 289 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1609890251461 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:gameLogic\|direccion\[8\] " "Latch hw_image_generator:gameLogic\|direccion\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_controller:vgaControl\|column\[31\] " "Ports D and ENA on the latch are fed by the same signal vga_controller:vgaControl\|column\[31\]" {  } { { "vga_controller.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/vga_controller.vhd" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1609890251461 ""}  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 289 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1609890251461 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:gameLogic\|direccion\[6\] " "Latch hw_image_generator:gameLogic\|direccion\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_controller:vgaControl\|column\[31\] " "Ports D and ENA on the latch are fed by the same signal vga_controller:vgaControl\|column\[31\]" {  } { { "vga_controller.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/vga_controller.vhd" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1609890251461 ""}  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 289 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1609890251461 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:gameLogic\|direccion\[9\] " "Latch hw_image_generator:gameLogic\|direccion\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_controller:vgaControl\|column\[31\] " "Ports D and ENA on the latch are fed by the same signal vga_controller:vgaControl\|column\[31\]" {  } { { "vga_controller.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/vga_controller.vhd" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1609890251461 ""}  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 289 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1609890251461 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:gameLogic\|direccion\[5\] " "Latch hw_image_generator:gameLogic\|direccion\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_controller:vgaControl\|column\[31\] " "Ports D and ENA on the latch are fed by the same signal vga_controller:vgaControl\|column\[31\]" {  } { { "vga_controller.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/vga_controller.vhd" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1609890251461 ""}  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 289 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1609890251461 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:gameLogic\|direccion\[10\] " "Latch hw_image_generator:gameLogic\|direccion\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_controller:vgaControl\|column\[31\] " "Ports D and ENA on the latch are fed by the same signal vga_controller:vgaControl\|column\[31\]" {  } { { "vga_controller.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/vga_controller.vhd" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1609890251462 ""}  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 289 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1609890251462 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw_image_generator:gameLogic\|direccion\[11\] " "Latch hw_image_generator:gameLogic\|direccion\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_controller:vgaControl\|column\[31\] " "Ports D and ENA on the latch are fed by the same signal vga_controller:vgaControl\|column\[31\]" {  } { { "vga_controller.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/vga_controller.vhd" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1609890251462 ""}  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 289 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1609890251462 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1609890252511 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1609890265065 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609890265065 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2969 " "Implemented 2969 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1609890265210 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1609890265210 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2950 " "Implemented 2950 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1609890265210 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1609890265210 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 116 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 116 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4847 " "Peak virtual memory: 4847 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1609890265276 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 05 17:44:25 2021 " "Processing ended: Tue Jan 05 17:44:25 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1609890265276 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1609890265276 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1609890265276 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1609890265276 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1609890266346 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1609890266346 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 05 17:44:26 2021 " "Processing started: Tue Jan 05 17:44:26 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1609890266346 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1609890266346 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ejercicio5 -c ejercicio5 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ejercicio5 -c ejercicio5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1609890266346 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1609890266420 ""}
{ "Info" "0" "" "Project  = ejercicio5" {  } {  } 0 0 "Project  = ejercicio5" 0 0 "Fitter" 0 0 1609890266420 ""}
{ "Info" "0" "" "Revision = ejercicio5" {  } {  } 0 0 "Revision = ejercicio5" 0 0 "Fitter" 0 0 1609890266420 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1609890266521 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1609890266522 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ejercicio5 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"ejercicio5\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1609890266538 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1609890266568 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1609890266568 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1609890266739 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1609890266745 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1609890266867 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1609890266867 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1609890266867 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1609890266867 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1609890266867 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1609890266867 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1609890266867 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1609890266867 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1609890266867 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1609890266867 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1609890266867 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1609890266867 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1609890266867 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1609890266867 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/" { { 0 { 0 ""} 0 4026 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1609890266872 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/" { { 0 { 0 ""} 0 4028 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1609890266872 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/" { { 0 { 0 ""} 0 4030 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1609890266872 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/" { { 0 { 0 ""} 0 4032 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1609890266872 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/" { { 0 { 0 ""} 0 4034 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1609890266872 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/" { { 0 { 0 ""} 0 4036 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1609890266872 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/" { { 0 { 0 ""} 0 4038 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1609890266872 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/" { { 0 { 0 ""} 0 4040 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1609890266872 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1609890266872 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1609890266873 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1609890266873 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1609890266873 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1609890266873 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1609890266874 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 19 " "No exact pin location assignment(s) for 1 pins of 19 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1609890267216 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "24 " "The Timing Analyzer is analyzing 24 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1609890267755 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ejercicio5.sdc " "Synopsys Design Constraints File file not found: 'ejercicio5.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1609890267757 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1609890267757 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1609890267774 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1609890267774 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1609890267775 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "input_clk~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node input_clk~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1609890267909 ""}  } { { "TOP.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/TOP.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/" { { 0 { 0 ""} 0 4017 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1609890267909 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "genMhz:divFrec\|clk25mhz  " "Automatically promoted node genMhz:divFrec\|clk25mhz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1609890267909 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_controller:vgaControl\|column\[9\] " "Destination node vga_controller:vgaControl\|column\[9\]" {  } { { "vga_controller.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/vga_controller.vhd" 64 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/" { { 0 { 0 ""} 0 346 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1609890267909 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_controller:vgaControl\|column\[8\] " "Destination node vga_controller:vgaControl\|column\[8\]" {  } { { "vga_controller.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/vga_controller.vhd" 64 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/" { { 0 { 0 ""} 0 347 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1609890267909 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_controller:vgaControl\|column\[7\] " "Destination node vga_controller:vgaControl\|column\[7\]" {  } { { "vga_controller.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/vga_controller.vhd" 64 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/" { { 0 { 0 ""} 0 348 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1609890267909 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_controller:vgaControl\|column\[6\] " "Destination node vga_controller:vgaControl\|column\[6\]" {  } { { "vga_controller.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/vga_controller.vhd" 64 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/" { { 0 { 0 ""} 0 349 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1609890267909 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_controller:vgaControl\|column\[5\] " "Destination node vga_controller:vgaControl\|column\[5\]" {  } { { "vga_controller.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/vga_controller.vhd" 64 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/" { { 0 { 0 ""} 0 350 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1609890267909 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_controller:vgaControl\|column\[4\] " "Destination node vga_controller:vgaControl\|column\[4\]" {  } { { "vga_controller.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/vga_controller.vhd" 64 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/" { { 0 { 0 ""} 0 351 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1609890267909 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_controller:vgaControl\|column\[3\] " "Destination node vga_controller:vgaControl\|column\[3\]" {  } { { "vga_controller.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/vga_controller.vhd" 64 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/" { { 0 { 0 ""} 0 352 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1609890267909 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_controller:vgaControl\|column\[2\] " "Destination node vga_controller:vgaControl\|column\[2\]" {  } { { "vga_controller.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/vga_controller.vhd" 64 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/" { { 0 { 0 ""} 0 353 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1609890267909 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_controller:vgaControl\|column\[1\] " "Destination node vga_controller:vgaControl\|column\[1\]" {  } { { "vga_controller.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/vga_controller.vhd" 64 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/" { { 0 { 0 ""} 0 354 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1609890267909 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_controller:vgaControl\|column\[0\] " "Destination node vga_controller:vgaControl\|column\[0\]" {  } { { "vga_controller.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/vga_controller.vhd" 64 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/" { { 0 { 0 ""} 0 355 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1609890267909 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1609890267909 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1609890267909 ""}  } { { "genMhz.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/genMhz.vhd" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/" { { 0 { 0 ""} 0 376 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1609890267909 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "hw_image_generator:gameLogic\|direccion\[7\]~5  " "Automatically promoted node hw_image_generator:gameLogic\|direccion\[7\]~5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1609890267910 ""}  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 289 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/" { { 0 { 0 ""} 0 3564 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1609890267910 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "relojlento:relojLento\|led  " "Automatically promoted node relojlento:relojLento\|led " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1609890267910 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hw_image_generator:gameLogic\|recharge4 " "Destination node hw_image_generator:gameLogic\|recharge4" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 45 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/" { { 0 { 0 ""} 0 272 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1609890267910 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hw_image_generator:gameLogic\|dy4\[1\] " "Destination node hw_image_generator:gameLogic\|dy4\[1\]" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 209 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/" { { 0 { 0 ""} 0 122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1609890267910 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hw_image_generator:gameLogic\|dy4\[2\] " "Destination node hw_image_generator:gameLogic\|dy4\[2\]" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 209 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/" { { 0 { 0 ""} 0 123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1609890267910 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hw_image_generator:gameLogic\|dy4\[3\] " "Destination node hw_image_generator:gameLogic\|dy4\[3\]" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 209 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/" { { 0 { 0 ""} 0 124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1609890267910 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hw_image_generator:gameLogic\|dy4\[4\] " "Destination node hw_image_generator:gameLogic\|dy4\[4\]" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 209 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/" { { 0 { 0 ""} 0 125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1609890267910 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hw_image_generator:gameLogic\|dy4\[5\] " "Destination node hw_image_generator:gameLogic\|dy4\[5\]" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 209 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/" { { 0 { 0 ""} 0 126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1609890267910 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hw_image_generator:gameLogic\|dy4\[6\] " "Destination node hw_image_generator:gameLogic\|dy4\[6\]" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 209 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/" { { 0 { 0 ""} 0 127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1609890267910 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hw_image_generator:gameLogic\|dy4\[7\] " "Destination node hw_image_generator:gameLogic\|dy4\[7\]" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 209 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/" { { 0 { 0 ""} 0 128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1609890267910 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hw_image_generator:gameLogic\|dy4\[8\] " "Destination node hw_image_generator:gameLogic\|dy4\[8\]" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 209 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/" { { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1609890267910 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hw_image_generator:gameLogic\|dy4\[9\] " "Destination node hw_image_generator:gameLogic\|dy4\[9\]" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 209 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/" { { 0 { 0 ""} 0 130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1609890267910 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1609890267910 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1609890267910 ""}  } { { "relojlento.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/relojlento.vhd" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/" { { 0 { 0 ""} 0 399 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1609890267910 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "hw_image_generator:gameLogic\|pixel3\[3\]~0  " "Automatically promoted node hw_image_generator:gameLogic\|pixel3\[3\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1609890267911 ""}  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 289 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/" { { 0 { 0 ""} 0 1207 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1609890267911 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "hw_image_generator:gameLogic\|pixel\[3\]~0  " "Automatically promoted node hw_image_generator:gameLogic\|pixel\[3\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1609890267911 ""}  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 289 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/" { { 0 { 0 ""} 0 1607 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1609890267911 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vga_controller:vgaControl\|disp_ena  " "Automatically promoted node vga_controller:vgaControl\|disp_ena " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1609890267911 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hw_image_generator:gameLogic\|pixel3\[3\]~0 " "Destination node hw_image_generator:gameLogic\|pixel3\[3\]~0" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 289 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/" { { 0 { 0 ""} 0 1207 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1609890267911 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hw_image_generator:gameLogic\|pixel\[3\]~0 " "Destination node hw_image_generator:gameLogic\|pixel\[3\]~0" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 289 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/" { { 0 { 0 ""} 0 1607 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1609890267911 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hw_image_generator:gameLogic\|direccion\[7\]~5 " "Destination node hw_image_generator:gameLogic\|direccion\[7\]~5" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/hw_image_generator.vhd" 289 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/" { { 0 { 0 ""} 0 3564 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1609890267911 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1609890267911 ""}  } { { "vga_controller.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/vga_controller.vhd" 44 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/" { { 0 { 0 ""} 0 375 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1609890267911 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1609890268347 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1609890268347 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1609890268348 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1609890268349 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1609890268350 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1609890268351 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1609890268351 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1609890268351 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1609890268431 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1609890268432 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1609890268432 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 2.5V 0 1 0 " "Number of I/O pins in group: 1 (unused VREF, 2.5V VCCIO, 0 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1609890268438 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1609890268438 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1609890268438 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1609890268439 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 20 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1609890268439 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 2.5V 11 25 " "I/O bank number 2 does not use VREF pins and has 2.5V VCCIO pins. 11 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1609890268439 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 4 44 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 4 total pin(s) used --  44 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1609890268439 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 48 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1609890268439 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 40 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1609890268439 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 60 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  60 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1609890268439 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 3 49 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  49 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1609890268439 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1609890268439 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1609890268439 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1609890268439 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1609890268603 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1609890268612 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1609890269721 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1609890270094 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1609890270120 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1609890275159 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1609890275159 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1609890275798 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "23 X33_Y22 X44_Y32 " "Router estimated peak interconnect usage is 23% of the available device resources in the region that extends from location X33_Y22 to location X44_Y32" {  } { { "loc" "" { Generic "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/" { { 1 { 0 "Router estimated peak interconnect usage is 23% of the available device resources in the region that extends from location X33_Y22 to location X44_Y32"} { { 12 { 0 ""} 33 22 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1609890280415 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1609890280415 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1609890295715 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1609890295715 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:19 " "Fitter routing operations ending: elapsed time is 00:00:19" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1609890295718 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 3.22 " "Total time spent on timing analysis during the Fitter is 3.22 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1609890295912 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1609890295926 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1609890296771 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1609890296772 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1609890297823 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1609890298419 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/output_files/ejercicio5.fit.smsg " "Generated suppressed messages file C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/output_files/ejercicio5.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1609890298897 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5827 " "Peak virtual memory: 5827 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1609890299689 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 05 17:44:59 2021 " "Processing ended: Tue Jan 05 17:44:59 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1609890299689 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1609890299689 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:54 " "Total CPU time (on all processors): 00:00:54" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1609890299689 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1609890299689 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1609890300636 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1609890300636 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 05 17:45:00 2021 " "Processing started: Tue Jan 05 17:45:00 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1609890300636 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1609890300636 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ejercicio5 -c ejercicio5 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ejercicio5 -c ejercicio5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1609890300636 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1609890300897 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1609890302292 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1609890302394 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4693 " "Peak virtual memory: 4693 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1609890303163 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 05 17:45:03 2021 " "Processing ended: Tue Jan 05 17:45:03 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1609890303163 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1609890303163 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1609890303163 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1609890303163 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1609890303787 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1609890304253 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1609890304253 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 05 17:45:04 2021 " "Processing started: Tue Jan 05 17:45:04 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1609890304253 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1609890304253 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ejercicio5 -c ejercicio5 " "Command: quartus_sta ejercicio5 -c ejercicio5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1609890304253 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1609890304332 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1609890304511 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1609890304511 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1609890304540 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1609890304540 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "24 " "The Timing Analyzer is analyzing 24 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1609890304791 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ejercicio5.sdc " "Synopsys Design Constraints File file not found: 'ejercicio5.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1609890304870 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1609890304871 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name relojlento:relojLento\|led relojlento:relojLento\|led " "create_clock -period 1.000 -name relojlento:relojLento\|led relojlento:relojLento\|led" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1609890304876 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name input_clk input_clk " "create_clock -period 1.000 -name input_clk input_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1609890304876 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name genMhz:divFrec\|clk25mhz genMhz:divFrec\|clk25mhz " "create_clock -period 1.000 -name genMhz:divFrec\|clk25mhz genMhz:divFrec\|clk25mhz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1609890304876 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name hw_image_generator:gameLogic\|lives\[0\] hw_image_generator:gameLogic\|lives\[0\] " "create_clock -period 1.000 -name hw_image_generator:gameLogic\|lives\[0\] hw_image_generator:gameLogic\|lives\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1609890304876 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name vga_controller:vgaControl\|disp_ena vga_controller:vgaControl\|disp_ena " "create_clock -period 1.000 -name vga_controller:vgaControl\|disp_ena vga_controller:vgaControl\|disp_ena" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1609890304876 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1609890304876 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1609890304885 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1609890304886 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1609890304886 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1609890304912 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1609890304952 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1609890304976 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.384 " "Worst-case setup slack is -12.384" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609890304980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609890304980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.384            -277.706 vga_controller:vgaControl\|disp_ena  " "  -12.384            -277.706 vga_controller:vgaControl\|disp_ena " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609890304980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.274            -171.012 hw_image_generator:gameLogic\|lives\[0\]  " "   -9.274            -171.012 hw_image_generator:gameLogic\|lives\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609890304980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.289            -213.074 genMhz:divFrec\|clk25mhz  " "   -7.289            -213.074 genMhz:divFrec\|clk25mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609890304980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.717            -539.273 relojlento:relojLento\|led  " "   -5.717            -539.273 relojlento:relojLento\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609890304980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.635             -36.597 input_clk  " "   -3.635             -36.597 input_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609890304980 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1609890304980 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.341 " "Worst-case hold slack is 0.341" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609890305009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609890305009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.341               0.000 relojlento:relojLento\|led  " "    0.341               0.000 relojlento:relojLento\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609890305009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.342               0.000 genMhz:divFrec\|clk25mhz  " "    0.342               0.000 genMhz:divFrec\|clk25mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609890305009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.632               0.000 input_clk  " "    0.632               0.000 input_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609890305009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.702               0.000 hw_image_generator:gameLogic\|lives\[0\]  " "    0.702               0.000 hw_image_generator:gameLogic\|lives\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609890305009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.922               0.000 vga_controller:vgaControl\|disp_ena  " "    1.922               0.000 vga_controller:vgaControl\|disp_ena " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609890305009 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1609890305009 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1609890305015 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1609890305020 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609890305024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609890305024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -33.866 input_clk  " "   -3.000             -33.866 input_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609890305024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403            -159.942 relojlento:relojLento\|led  " "   -1.403            -159.942 relojlento:relojLento\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609890305024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -61.732 genMhz:divFrec\|clk25mhz  " "   -1.403             -61.732 genMhz:divFrec\|clk25mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609890305024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.289               0.000 hw_image_generator:gameLogic\|lives\[0\]  " "    0.289               0.000 hw_image_generator:gameLogic\|lives\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609890305024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.318               0.000 vga_controller:vgaControl\|disp_ena  " "    0.318               0.000 vga_controller:vgaControl\|disp_ena " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609890305024 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1609890305024 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1609890305055 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1609890305081 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1609890306191 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1609890306405 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1609890306456 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.631 " "Worst-case setup slack is -11.631" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609890306460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609890306460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.631            -258.165 vga_controller:vgaControl\|disp_ena  " "  -11.631            -258.165 vga_controller:vgaControl\|disp_ena " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609890306460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.564            -159.419 hw_image_generator:gameLogic\|lives\[0\]  " "   -8.564            -159.419 hw_image_generator:gameLogic\|lives\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609890306460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.658            -192.639 genMhz:divFrec\|clk25mhz  " "   -6.658            -192.639 genMhz:divFrec\|clk25mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609890306460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.155            -490.425 relojlento:relojLento\|led  " "   -5.155            -490.425 relojlento:relojLento\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609890306460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.311             -31.513 input_clk  " "   -3.311             -31.513 input_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609890306460 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1609890306460 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.306 " "Worst-case hold slack is 0.306" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609890306489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609890306489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.306               0.000 genMhz:divFrec\|clk25mhz  " "    0.306               0.000 genMhz:divFrec\|clk25mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609890306489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.308               0.000 relojlento:relojLento\|led  " "    0.308               0.000 relojlento:relojLento\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609890306489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.583               0.000 input_clk  " "    0.583               0.000 input_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609890306489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.680               0.000 hw_image_generator:gameLogic\|lives\[0\]  " "    0.680               0.000 hw_image_generator:gameLogic\|lives\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609890306489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.729               0.000 vga_controller:vgaControl\|disp_ena  " "    1.729               0.000 vga_controller:vgaControl\|disp_ena " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609890306489 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1609890306489 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1609890306495 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1609890306502 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609890306507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609890306507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -33.866 input_clk  " "   -3.000             -33.866 input_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609890306507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403            -159.942 relojlento:relojLento\|led  " "   -1.403            -159.942 relojlento:relojLento\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609890306507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -61.732 genMhz:divFrec\|clk25mhz  " "   -1.403             -61.732 genMhz:divFrec\|clk25mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609890306507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.086               0.000 hw_image_generator:gameLogic\|lives\[0\]  " "    0.086               0.000 hw_image_generator:gameLogic\|lives\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609890306507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 vga_controller:vgaControl\|disp_ena  " "    0.402               0.000 vga_controller:vgaControl\|disp_ena " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609890306507 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1609890306507 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1609890306547 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1609890306748 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1609890306771 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.121 " "Worst-case setup slack is -5.121" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609890306776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609890306776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.121            -111.963 vga_controller:vgaControl\|disp_ena  " "   -5.121            -111.963 vga_controller:vgaControl\|disp_ena " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609890306776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.897             -63.331 hw_image_generator:gameLogic\|lives\[0\]  " "   -3.897             -63.331 hw_image_generator:gameLogic\|lives\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609890306776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.785             -69.661 genMhz:divFrec\|clk25mhz  " "   -2.785             -69.661 genMhz:divFrec\|clk25mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609890306776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.827            -166.001 relojlento:relojLento\|led  " "   -1.827            -166.001 relojlento:relojLento\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609890306776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.075              -4.075 input_clk  " "   -1.075              -4.075 input_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609890306776 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1609890306776 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.112 " "Worst-case hold slack is 0.112" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609890306805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609890306805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.112               0.000 hw_image_generator:gameLogic\|lives\[0\]  " "    0.112               0.000 hw_image_generator:gameLogic\|lives\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609890306805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148               0.000 genMhz:divFrec\|clk25mhz  " "    0.148               0.000 genMhz:divFrec\|clk25mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609890306805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148               0.000 relojlento:relojLento\|led  " "    0.148               0.000 relojlento:relojLento\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609890306805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.244               0.000 input_clk  " "    0.244               0.000 input_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609890306805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.779               0.000 vga_controller:vgaControl\|disp_ena  " "    0.779               0.000 vga_controller:vgaControl\|disp_ena " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609890306805 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1609890306805 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1609890306811 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1609890306816 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609890306821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609890306821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -25.769 input_clk  " "   -3.000             -25.769 input_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609890306821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -114.000 relojlento:relojLento\|led  " "   -1.000            -114.000 relojlento:relojLento\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609890306821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -44.000 genMhz:divFrec\|clk25mhz  " "   -1.000             -44.000 genMhz:divFrec\|clk25mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609890306821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.237               0.000 hw_image_generator:gameLogic\|lives\[0\]  " "    0.237               0.000 hw_image_generator:gameLogic\|lives\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609890306821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.288               0.000 vga_controller:vgaControl\|disp_ena  " "    0.288               0.000 vga_controller:vgaControl\|disp_ena " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609890306821 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1609890306821 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1609890307538 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1609890307539 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4891 " "Peak virtual memory: 4891 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1609890307655 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 05 17:45:07 2021 " "Processing ended: Tue Jan 05 17:45:07 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1609890307655 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1609890307655 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1609890307655 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1609890307655 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1609890308625 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1609890308625 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 05 17:45:08 2021 " "Processing started: Tue Jan 05 17:45:08 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1609890308625 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1609890308625 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off ejercicio5 -c ejercicio5 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off ejercicio5 -c ejercicio5" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1609890308625 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1609890309018 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ejercicio5.vo C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/simulation/modelsim/ simulation " "Generated file ejercicio5.vo in folder \"C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/9-10_final/asteroids/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1609890309532 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4652 " "Peak virtual memory: 4652 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1609890309602 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 05 17:45:09 2021 " "Processing ended: Tue Jan 05 17:45:09 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1609890309602 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1609890309602 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1609890309602 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1609890309602 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 130 s " "Quartus Prime Full Compilation was successful. 0 errors, 130 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1609890310256 ""}
