
Ring_buff_uart.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000e00  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000028  08000f0c  08000f0c  00010f0c  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08000f34  08000f34  00010f34  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08000f38  08000f38  00010f38  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         0000000c  20000000  08000f3c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          000000e4  2000000c  08000f48  0002000c  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  200000f0  08000f48  000200f0  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
  9 .debug_info   000068e4  00000000  00000000  00020035  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00001619  00000000  00000000  00026919  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00002204  00000000  00000000  00027f32  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 000004e8  00000000  00000000  0002a138  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 000006a0  00000000  00000000  0002a620  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00002a11  00000000  00000000  0002acc0  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00001f96  00000000  00000000  0002d6d1  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  0002f667  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00000bf0  00000000  00000000  0002f6e4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000000c 	.word	0x2000000c
 8000128:	00000000 	.word	0x00000000
 800012c:	08000ef4 	.word	0x08000ef4

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000010 	.word	0x20000010
 8000148:	08000ef4 	.word	0x08000ef4

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800015c:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800015e:	4b0e      	ldr	r3, [pc, #56]	; (8000198 <HAL_InitTick+0x3c>)
{
 8000160:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000162:	7818      	ldrb	r0, [r3, #0]
 8000164:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000168:	fbb3 f3f0 	udiv	r3, r3, r0
 800016c:	4a0b      	ldr	r2, [pc, #44]	; (800019c <HAL_InitTick+0x40>)
 800016e:	6810      	ldr	r0, [r2, #0]
 8000170:	fbb0 f0f3 	udiv	r0, r0, r3
 8000174:	f000 f88e 	bl	8000294 <HAL_SYSTICK_Config>
 8000178:	4604      	mov	r4, r0
 800017a:	b958      	cbnz	r0, 8000194 <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800017c:	2d0f      	cmp	r5, #15
 800017e:	d809      	bhi.n	8000194 <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000180:	4602      	mov	r2, r0
 8000182:	4629      	mov	r1, r5
 8000184:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000188:	f000 f842 	bl	8000210 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800018c:	4b04      	ldr	r3, [pc, #16]	; (80001a0 <HAL_InitTick+0x44>)
 800018e:	4620      	mov	r0, r4
 8000190:	601d      	str	r5, [r3, #0]
 8000192:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8000194:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8000196:	bd38      	pop	{r3, r4, r5, pc}
 8000198:	20000000 	.word	0x20000000
 800019c:	20000008 	.word	0x20000008
 80001a0:	20000004 	.word	0x20000004

080001a4 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80001a4:	4a07      	ldr	r2, [pc, #28]	; (80001c4 <HAL_Init+0x20>)
{
 80001a6:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80001a8:	6813      	ldr	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80001aa:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80001ac:	f043 0310 	orr.w	r3, r3, #16
 80001b0:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80001b2:	f000 f81b 	bl	80001ec <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 80001b6:	2000      	movs	r0, #0
 80001b8:	f7ff ffd0 	bl	800015c <HAL_InitTick>
  HAL_MspInit();
 80001bc:	f000 fd6c 	bl	8000c98 <HAL_MspInit>
}
 80001c0:	2000      	movs	r0, #0
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	40022000 	.word	0x40022000

080001c8 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 80001c8:	4a03      	ldr	r2, [pc, #12]	; (80001d8 <HAL_IncTick+0x10>)
 80001ca:	4b04      	ldr	r3, [pc, #16]	; (80001dc <HAL_IncTick+0x14>)
 80001cc:	6811      	ldr	r1, [r2, #0]
 80001ce:	781b      	ldrb	r3, [r3, #0]
 80001d0:	440b      	add	r3, r1
 80001d2:	6013      	str	r3, [r2, #0]
 80001d4:	4770      	bx	lr
 80001d6:	bf00      	nop
 80001d8:	200000ac 	.word	0x200000ac
 80001dc:	20000000 	.word	0x20000000

080001e0 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80001e0:	4b01      	ldr	r3, [pc, #4]	; (80001e8 <HAL_GetTick+0x8>)
 80001e2:	6818      	ldr	r0, [r3, #0]
}
 80001e4:	4770      	bx	lr
 80001e6:	bf00      	nop
 80001e8:	200000ac 	.word	0x200000ac

080001ec <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80001ec:	4a07      	ldr	r2, [pc, #28]	; (800020c <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80001ee:	0200      	lsls	r0, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80001f0:	68d3      	ldr	r3, [r2, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80001f2:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80001f6:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80001fa:	041b      	lsls	r3, r3, #16
 80001fc:	0c1b      	lsrs	r3, r3, #16
 80001fe:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000202:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  reg_value  =  (reg_value                                   |
 8000206:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8000208:	60d3      	str	r3, [r2, #12]
 800020a:	4770      	bx	lr
 800020c:	e000ed00 	.word	0xe000ed00

08000210 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000210:	4b17      	ldr	r3, [pc, #92]	; (8000270 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000212:	b530      	push	{r4, r5, lr}
 8000214:	68dc      	ldr	r4, [r3, #12]
 8000216:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800021a:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800021e:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000220:	2b04      	cmp	r3, #4
 8000222:	bf28      	it	cs
 8000224:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000226:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000228:	f04f 0501 	mov.w	r5, #1
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800022c:	bf98      	it	ls
 800022e:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000230:	fa05 f303 	lsl.w	r3, r5, r3
 8000234:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000238:	bf88      	it	hi
 800023a:	3c03      	subhi	r4, #3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800023c:	4019      	ands	r1, r3
 800023e:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000240:	fa05 f404 	lsl.w	r4, r5, r4
 8000244:	3c01      	subs	r4, #1
 8000246:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) >= 0)
 8000248:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800024a:	ea42 0201 	orr.w	r2, r2, r1
 800024e:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000252:	bfa9      	itett	ge
 8000254:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000258:	4b06      	ldrlt	r3, [pc, #24]	; (8000274 <HAL_NVIC_SetPriority+0x64>)
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800025a:	b2d2      	uxtbge	r2, r2
 800025c:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000260:	bfbb      	ittet	lt
 8000262:	f000 000f 	andlt.w	r0, r0, #15
 8000266:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000268:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800026c:	541a      	strblt	r2, [r3, r0]
 800026e:	bd30      	pop	{r4, r5, pc}
 8000270:	e000ed00 	.word	0xe000ed00
 8000274:	e000ed14 	.word	0xe000ed14

08000278 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8000278:	2800      	cmp	r0, #0
 800027a:	db08      	blt.n	800028e <HAL_NVIC_EnableIRQ+0x16>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800027c:	2301      	movs	r3, #1
 800027e:	0942      	lsrs	r2, r0, #5
 8000280:	f000 001f 	and.w	r0, r0, #31
 8000284:	fa03 f000 	lsl.w	r0, r3, r0
 8000288:	4b01      	ldr	r3, [pc, #4]	; (8000290 <HAL_NVIC_EnableIRQ+0x18>)
 800028a:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 800028e:	4770      	bx	lr
 8000290:	e000e100 	.word	0xe000e100

08000294 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000294:	3801      	subs	r0, #1
 8000296:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 800029a:	d20a      	bcs.n	80002b2 <HAL_SYSTICK_Config+0x1e>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800029c:	21f0      	movs	r1, #240	; 0xf0
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800029e:	4b06      	ldr	r3, [pc, #24]	; (80002b8 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80002a0:	4a06      	ldr	r2, [pc, #24]	; (80002bc <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80002a2:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80002a4:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80002a8:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80002aa:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80002ac:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80002ae:	601a      	str	r2, [r3, #0]
 80002b0:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 80002b2:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 80002b4:	4770      	bx	lr
 80002b6:	bf00      	nop
 80002b8:	e000e010 	.word	0xe000e010
 80002bc:	e000ed00 	.word	0xe000ed00

080002c0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80002c0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t position = 0x00u;
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80002c4:	2400      	movs	r4, #0
  uint32_t position = 0x00u;
 80002c6:	4626      	mov	r6, r4
 80002c8:	4b66      	ldr	r3, [pc, #408]	; (8000464 <HAL_GPIO_Init+0x1a4>)
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80002ca:	f8df e1a8 	ldr.w	lr, [pc, #424]	; 8000474 <HAL_GPIO_Init+0x1b4>
 80002ce:	f8df c1a8 	ldr.w	ip, [pc, #424]	; 8000478 <HAL_GPIO_Init+0x1b8>
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80002d2:	680a      	ldr	r2, [r1, #0]
 80002d4:	fa32 f506 	lsrs.w	r5, r2, r6
 80002d8:	d102      	bne.n	80002e0 <HAL_GPIO_Init+0x20>
      }
    }

	position++;
  }
}
 80002da:	b003      	add	sp, #12
 80002dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    ioposition = (0x01uL << position);
 80002e0:	f04f 0801 	mov.w	r8, #1
 80002e4:	fa08 f806 	lsl.w	r8, r8, r6
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80002e8:	ea02 0208 	and.w	r2, r2, r8
    if (iocurrent == ioposition)
 80002ec:	4590      	cmp	r8, r2
 80002ee:	d17f      	bne.n	80003f0 <HAL_GPIO_Init+0x130>
      switch (GPIO_Init->Mode)
 80002f0:	684d      	ldr	r5, [r1, #4]
 80002f2:	2d12      	cmp	r5, #18
 80002f4:	f000 80aa 	beq.w	800044c <HAL_GPIO_Init+0x18c>
 80002f8:	f200 8083 	bhi.w	8000402 <HAL_GPIO_Init+0x142>
 80002fc:	2d02      	cmp	r5, #2
 80002fe:	f000 80a2 	beq.w	8000446 <HAL_GPIO_Init+0x186>
 8000302:	d877      	bhi.n	80003f4 <HAL_GPIO_Init+0x134>
 8000304:	2d00      	cmp	r5, #0
 8000306:	f000 8089 	beq.w	800041c <HAL_GPIO_Init+0x15c>
 800030a:	2d01      	cmp	r5, #1
 800030c:	f000 8099 	beq.w	8000442 <HAL_GPIO_Init+0x182>
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000310:	f04f 090f 	mov.w	r9, #15
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000314:	2aff      	cmp	r2, #255	; 0xff
 8000316:	bf93      	iteet	ls
 8000318:	4682      	movls	sl, r0
 800031a:	f106 4580 	addhi.w	r5, r6, #1073741824	; 0x40000000
 800031e:	3d08      	subhi	r5, #8
 8000320:	f8d0 b000 	ldrls.w	fp, [r0]
 8000324:	bf92      	itee	ls
 8000326:	00b5      	lslls	r5, r6, #2
 8000328:	f8d0 b004 	ldrhi.w	fp, [r0, #4]
 800032c:	00ad      	lslhi	r5, r5, #2
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800032e:	fa09 f805 	lsl.w	r8, r9, r5
 8000332:	ea2b 0808 	bic.w	r8, fp, r8
 8000336:	fa04 f505 	lsl.w	r5, r4, r5
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800033a:	bf88      	it	hi
 800033c:	f100 0a04 	addhi.w	sl, r0, #4
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000340:	ea48 0505 	orr.w	r5, r8, r5
 8000344:	f8ca 5000 	str.w	r5, [sl]
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000348:	f8d1 a004 	ldr.w	sl, [r1, #4]
 800034c:	f01a 5f80 	tst.w	sl, #268435456	; 0x10000000
 8000350:	d04e      	beq.n	80003f0 <HAL_GPIO_Init+0x130>
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000352:	4d45      	ldr	r5, [pc, #276]	; (8000468 <HAL_GPIO_Init+0x1a8>)
 8000354:	4f44      	ldr	r7, [pc, #272]	; (8000468 <HAL_GPIO_Init+0x1a8>)
 8000356:	69ad      	ldr	r5, [r5, #24]
 8000358:	f026 0803 	bic.w	r8, r6, #3
 800035c:	f045 0501 	orr.w	r5, r5, #1
 8000360:	61bd      	str	r5, [r7, #24]
 8000362:	69bd      	ldr	r5, [r7, #24]
 8000364:	f108 4880 	add.w	r8, r8, #1073741824	; 0x40000000
 8000368:	f005 0501 	and.w	r5, r5, #1
 800036c:	9501      	str	r5, [sp, #4]
 800036e:	f508 3880 	add.w	r8, r8, #65536	; 0x10000
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000372:	f006 0b03 	and.w	fp, r6, #3
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000376:	9d01      	ldr	r5, [sp, #4]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000378:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
        temp = AFIO->EXTICR[position >> 2u];
 800037c:	f8d8 5008 	ldr.w	r5, [r8, #8]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000380:	fa09 f90b 	lsl.w	r9, r9, fp
 8000384:	ea25 0909 	bic.w	r9, r5, r9
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000388:	4d38      	ldr	r5, [pc, #224]	; (800046c <HAL_GPIO_Init+0x1ac>)
 800038a:	42a8      	cmp	r0, r5
 800038c:	d063      	beq.n	8000456 <HAL_GPIO_Init+0x196>
 800038e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000392:	42a8      	cmp	r0, r5
 8000394:	d061      	beq.n	800045a <HAL_GPIO_Init+0x19a>
 8000396:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800039a:	42a8      	cmp	r0, r5
 800039c:	d05f      	beq.n	800045e <HAL_GPIO_Init+0x19e>
 800039e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80003a2:	42a8      	cmp	r0, r5
 80003a4:	bf0c      	ite	eq
 80003a6:	2503      	moveq	r5, #3
 80003a8:	2504      	movne	r5, #4
 80003aa:	fa05 f50b 	lsl.w	r5, r5, fp
 80003ae:	ea45 0509 	orr.w	r5, r5, r9
        AFIO->EXTICR[position >> 2u] = temp;
 80003b2:	f8c8 5008 	str.w	r5, [r8, #8]
          SET_BIT(EXTI->IMR, iocurrent);
 80003b6:	681d      	ldr	r5, [r3, #0]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80003b8:	f41a 3f80 	tst.w	sl, #65536	; 0x10000
          SET_BIT(EXTI->IMR, iocurrent);
 80003bc:	bf14      	ite	ne
 80003be:	4315      	orrne	r5, r2
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80003c0:	4395      	biceq	r5, r2
 80003c2:	601d      	str	r5, [r3, #0]
          SET_BIT(EXTI->EMR, iocurrent);
 80003c4:	685d      	ldr	r5, [r3, #4]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80003c6:	f41a 3f00 	tst.w	sl, #131072	; 0x20000
          SET_BIT(EXTI->EMR, iocurrent);
 80003ca:	bf14      	ite	ne
 80003cc:	4315      	orrne	r5, r2
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80003ce:	4395      	biceq	r5, r2
 80003d0:	605d      	str	r5, [r3, #4]
          SET_BIT(EXTI->RTSR, iocurrent);
 80003d2:	689d      	ldr	r5, [r3, #8]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80003d4:	f41a 1f80 	tst.w	sl, #1048576	; 0x100000
          SET_BIT(EXTI->RTSR, iocurrent);
 80003d8:	bf14      	ite	ne
 80003da:	4315      	orrne	r5, r2
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80003dc:	4395      	biceq	r5, r2
 80003de:	609d      	str	r5, [r3, #8]
          SET_BIT(EXTI->FTSR, iocurrent);
 80003e0:	68dd      	ldr	r5, [r3, #12]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80003e2:	f41a 1f00 	tst.w	sl, #2097152	; 0x200000
          SET_BIT(EXTI->FTSR, iocurrent);
 80003e6:	bf14      	ite	ne
 80003e8:	432a      	orrne	r2, r5
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80003ea:	ea25 0202 	biceq.w	r2, r5, r2
 80003ee:	60da      	str	r2, [r3, #12]
	position++;
 80003f0:	3601      	adds	r6, #1
 80003f2:	e76e      	b.n	80002d2 <HAL_GPIO_Init+0x12>
      switch (GPIO_Init->Mode)
 80003f4:	2d03      	cmp	r5, #3
 80003f6:	d022      	beq.n	800043e <HAL_GPIO_Init+0x17e>
 80003f8:	2d11      	cmp	r5, #17
 80003fa:	d189      	bne.n	8000310 <HAL_GPIO_Init+0x50>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80003fc:	68cc      	ldr	r4, [r1, #12]
 80003fe:	3404      	adds	r4, #4
          break;
 8000400:	e786      	b.n	8000310 <HAL_GPIO_Init+0x50>
      switch (GPIO_Init->Mode)
 8000402:	4f1b      	ldr	r7, [pc, #108]	; (8000470 <HAL_GPIO_Init+0x1b0>)
 8000404:	42bd      	cmp	r5, r7
 8000406:	d009      	beq.n	800041c <HAL_GPIO_Init+0x15c>
 8000408:	d812      	bhi.n	8000430 <HAL_GPIO_Init+0x170>
 800040a:	f8df 9070 	ldr.w	r9, [pc, #112]	; 800047c <HAL_GPIO_Init+0x1bc>
 800040e:	454d      	cmp	r5, r9
 8000410:	d004      	beq.n	800041c <HAL_GPIO_Init+0x15c>
 8000412:	f509 3980 	add.w	r9, r9, #65536	; 0x10000
 8000416:	454d      	cmp	r5, r9
 8000418:	f47f af7a 	bne.w	8000310 <HAL_GPIO_Init+0x50>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800041c:	688c      	ldr	r4, [r1, #8]
 800041e:	b1c4      	cbz	r4, 8000452 <HAL_GPIO_Init+0x192>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000420:	2c01      	cmp	r4, #1
            GPIOx->BSRR = ioposition;
 8000422:	bf0c      	ite	eq
 8000424:	f8c0 8010 	streq.w	r8, [r0, #16]
            GPIOx->BRR = ioposition;
 8000428:	f8c0 8014 	strne.w	r8, [r0, #20]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800042c:	2408      	movs	r4, #8
 800042e:	e76f      	b.n	8000310 <HAL_GPIO_Init+0x50>
      switch (GPIO_Init->Mode)
 8000430:	4575      	cmp	r5, lr
 8000432:	d0f3      	beq.n	800041c <HAL_GPIO_Init+0x15c>
 8000434:	4565      	cmp	r5, ip
 8000436:	d0f1      	beq.n	800041c <HAL_GPIO_Init+0x15c>
 8000438:	f8df 9044 	ldr.w	r9, [pc, #68]	; 8000480 <HAL_GPIO_Init+0x1c0>
 800043c:	e7eb      	b.n	8000416 <HAL_GPIO_Init+0x156>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800043e:	2400      	movs	r4, #0
 8000440:	e766      	b.n	8000310 <HAL_GPIO_Init+0x50>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000442:	68cc      	ldr	r4, [r1, #12]
          break;
 8000444:	e764      	b.n	8000310 <HAL_GPIO_Init+0x50>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000446:	68cc      	ldr	r4, [r1, #12]
 8000448:	3408      	adds	r4, #8
          break;
 800044a:	e761      	b.n	8000310 <HAL_GPIO_Init+0x50>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800044c:	68cc      	ldr	r4, [r1, #12]
 800044e:	340c      	adds	r4, #12
          break;
 8000450:	e75e      	b.n	8000310 <HAL_GPIO_Init+0x50>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000452:	2404      	movs	r4, #4
 8000454:	e75c      	b.n	8000310 <HAL_GPIO_Init+0x50>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000456:	2500      	movs	r5, #0
 8000458:	e7a7      	b.n	80003aa <HAL_GPIO_Init+0xea>
 800045a:	2501      	movs	r5, #1
 800045c:	e7a5      	b.n	80003aa <HAL_GPIO_Init+0xea>
 800045e:	2502      	movs	r5, #2
 8000460:	e7a3      	b.n	80003aa <HAL_GPIO_Init+0xea>
 8000462:	bf00      	nop
 8000464:	40010400 	.word	0x40010400
 8000468:	40021000 	.word	0x40021000
 800046c:	40010800 	.word	0x40010800
 8000470:	10210000 	.word	0x10210000
 8000474:	10310000 	.word	0x10310000
 8000478:	10320000 	.word	0x10320000
 800047c:	10110000 	.word	0x10110000
 8000480:	10220000 	.word	0x10220000

08000484 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000484:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000488:	4605      	mov	r5, r0
 800048a:	b908      	cbnz	r0, 8000490 <HAL_RCC_OscConfig+0xc>
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
      {
        return HAL_ERROR;
 800048c:	2001      	movs	r0, #1
 800048e:	e03c      	b.n	800050a <HAL_RCC_OscConfig+0x86>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000490:	6803      	ldr	r3, [r0, #0]
 8000492:	07db      	lsls	r3, r3, #31
 8000494:	d410      	bmi.n	80004b8 <HAL_RCC_OscConfig+0x34>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000496:	682b      	ldr	r3, [r5, #0]
 8000498:	079f      	lsls	r7, r3, #30
 800049a:	d45d      	bmi.n	8000558 <HAL_RCC_OscConfig+0xd4>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800049c:	682b      	ldr	r3, [r5, #0]
 800049e:	0719      	lsls	r1, r3, #28
 80004a0:	f100 8094 	bmi.w	80005cc <HAL_RCC_OscConfig+0x148>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80004a4:	682b      	ldr	r3, [r5, #0]
 80004a6:	075a      	lsls	r2, r3, #29
 80004a8:	f100 80be 	bmi.w	8000628 <HAL_RCC_OscConfig+0x1a4>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80004ac:	69e8      	ldr	r0, [r5, #28]
 80004ae:	2800      	cmp	r0, #0
 80004b0:	f040 812c 	bne.w	800070c <HAL_RCC_OscConfig+0x288>
        }
      }
    }
  }

  return HAL_OK;
 80004b4:	2000      	movs	r0, #0
 80004b6:	e028      	b.n	800050a <HAL_RCC_OscConfig+0x86>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80004b8:	4c8f      	ldr	r4, [pc, #572]	; (80006f8 <HAL_RCC_OscConfig+0x274>)
 80004ba:	6863      	ldr	r3, [r4, #4]
 80004bc:	f003 030c 	and.w	r3, r3, #12
 80004c0:	2b04      	cmp	r3, #4
 80004c2:	d007      	beq.n	80004d4 <HAL_RCC_OscConfig+0x50>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80004c4:	6863      	ldr	r3, [r4, #4]
 80004c6:	f003 030c 	and.w	r3, r3, #12
 80004ca:	2b08      	cmp	r3, #8
 80004cc:	d109      	bne.n	80004e2 <HAL_RCC_OscConfig+0x5e>
 80004ce:	6863      	ldr	r3, [r4, #4]
 80004d0:	03de      	lsls	r6, r3, #15
 80004d2:	d506      	bpl.n	80004e2 <HAL_RCC_OscConfig+0x5e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80004d4:	6823      	ldr	r3, [r4, #0]
 80004d6:	039c      	lsls	r4, r3, #14
 80004d8:	d5dd      	bpl.n	8000496 <HAL_RCC_OscConfig+0x12>
 80004da:	686b      	ldr	r3, [r5, #4]
 80004dc:	2b00      	cmp	r3, #0
 80004de:	d1da      	bne.n	8000496 <HAL_RCC_OscConfig+0x12>
 80004e0:	e7d4      	b.n	800048c <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80004e2:	686b      	ldr	r3, [r5, #4]
 80004e4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80004e8:	d112      	bne.n	8000510 <HAL_RCC_OscConfig+0x8c>
 80004ea:	6823      	ldr	r3, [r4, #0]
 80004ec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80004f0:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80004f2:	f7ff fe75 	bl	80001e0 <HAL_GetTick>
 80004f6:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80004f8:	6823      	ldr	r3, [r4, #0]
 80004fa:	0398      	lsls	r0, r3, #14
 80004fc:	d4cb      	bmi.n	8000496 <HAL_RCC_OscConfig+0x12>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80004fe:	f7ff fe6f 	bl	80001e0 <HAL_GetTick>
 8000502:	1b80      	subs	r0, r0, r6
 8000504:	2864      	cmp	r0, #100	; 0x64
 8000506:	d9f7      	bls.n	80004f8 <HAL_RCC_OscConfig+0x74>
            return HAL_TIMEOUT;
 8000508:	2003      	movs	r0, #3
}
 800050a:	b002      	add	sp, #8
 800050c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000510:	b99b      	cbnz	r3, 800053a <HAL_RCC_OscConfig+0xb6>
 8000512:	6823      	ldr	r3, [r4, #0]
 8000514:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000518:	6023      	str	r3, [r4, #0]
 800051a:	6823      	ldr	r3, [r4, #0]
 800051c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000520:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000522:	f7ff fe5d 	bl	80001e0 <HAL_GetTick>
 8000526:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000528:	6823      	ldr	r3, [r4, #0]
 800052a:	0399      	lsls	r1, r3, #14
 800052c:	d5b3      	bpl.n	8000496 <HAL_RCC_OscConfig+0x12>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800052e:	f7ff fe57 	bl	80001e0 <HAL_GetTick>
 8000532:	1b80      	subs	r0, r0, r6
 8000534:	2864      	cmp	r0, #100	; 0x64
 8000536:	d9f7      	bls.n	8000528 <HAL_RCC_OscConfig+0xa4>
 8000538:	e7e6      	b.n	8000508 <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800053a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800053e:	6823      	ldr	r3, [r4, #0]
 8000540:	d103      	bne.n	800054a <HAL_RCC_OscConfig+0xc6>
 8000542:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000546:	6023      	str	r3, [r4, #0]
 8000548:	e7cf      	b.n	80004ea <HAL_RCC_OscConfig+0x66>
 800054a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800054e:	6023      	str	r3, [r4, #0]
 8000550:	6823      	ldr	r3, [r4, #0]
 8000552:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000556:	e7cb      	b.n	80004f0 <HAL_RCC_OscConfig+0x6c>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000558:	4c67      	ldr	r4, [pc, #412]	; (80006f8 <HAL_RCC_OscConfig+0x274>)
 800055a:	6863      	ldr	r3, [r4, #4]
 800055c:	f013 0f0c 	tst.w	r3, #12
 8000560:	d007      	beq.n	8000572 <HAL_RCC_OscConfig+0xee>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000562:	6863      	ldr	r3, [r4, #4]
 8000564:	f003 030c 	and.w	r3, r3, #12
 8000568:	2b08      	cmp	r3, #8
 800056a:	d110      	bne.n	800058e <HAL_RCC_OscConfig+0x10a>
 800056c:	6863      	ldr	r3, [r4, #4]
 800056e:	03da      	lsls	r2, r3, #15
 8000570:	d40d      	bmi.n	800058e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000572:	6823      	ldr	r3, [r4, #0]
 8000574:	079b      	lsls	r3, r3, #30
 8000576:	d502      	bpl.n	800057e <HAL_RCC_OscConfig+0xfa>
 8000578:	692b      	ldr	r3, [r5, #16]
 800057a:	2b01      	cmp	r3, #1
 800057c:	d186      	bne.n	800048c <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800057e:	6823      	ldr	r3, [r4, #0]
 8000580:	696a      	ldr	r2, [r5, #20]
 8000582:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8000586:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 800058a:	6023      	str	r3, [r4, #0]
 800058c:	e786      	b.n	800049c <HAL_RCC_OscConfig+0x18>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800058e:	692a      	ldr	r2, [r5, #16]
 8000590:	4b5a      	ldr	r3, [pc, #360]	; (80006fc <HAL_RCC_OscConfig+0x278>)
 8000592:	b16a      	cbz	r2, 80005b0 <HAL_RCC_OscConfig+0x12c>
        __HAL_RCC_HSI_ENABLE();
 8000594:	2201      	movs	r2, #1
 8000596:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000598:	f7ff fe22 	bl	80001e0 <HAL_GetTick>
 800059c:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800059e:	6823      	ldr	r3, [r4, #0]
 80005a0:	079f      	lsls	r7, r3, #30
 80005a2:	d4ec      	bmi.n	800057e <HAL_RCC_OscConfig+0xfa>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80005a4:	f7ff fe1c 	bl	80001e0 <HAL_GetTick>
 80005a8:	1b80      	subs	r0, r0, r6
 80005aa:	2802      	cmp	r0, #2
 80005ac:	d9f7      	bls.n	800059e <HAL_RCC_OscConfig+0x11a>
 80005ae:	e7ab      	b.n	8000508 <HAL_RCC_OscConfig+0x84>
        __HAL_RCC_HSI_DISABLE();
 80005b0:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80005b2:	f7ff fe15 	bl	80001e0 <HAL_GetTick>
 80005b6:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80005b8:	6823      	ldr	r3, [r4, #0]
 80005ba:	0798      	lsls	r0, r3, #30
 80005bc:	f57f af6e 	bpl.w	800049c <HAL_RCC_OscConfig+0x18>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80005c0:	f7ff fe0e 	bl	80001e0 <HAL_GetTick>
 80005c4:	1b80      	subs	r0, r0, r6
 80005c6:	2802      	cmp	r0, #2
 80005c8:	d9f6      	bls.n	80005b8 <HAL_RCC_OscConfig+0x134>
 80005ca:	e79d      	b.n	8000508 <HAL_RCC_OscConfig+0x84>
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80005cc:	69aa      	ldr	r2, [r5, #24]
 80005ce:	4c4a      	ldr	r4, [pc, #296]	; (80006f8 <HAL_RCC_OscConfig+0x274>)
 80005d0:	4b4b      	ldr	r3, [pc, #300]	; (8000700 <HAL_RCC_OscConfig+0x27c>)
 80005d2:	b1da      	cbz	r2, 800060c <HAL_RCC_OscConfig+0x188>
      __HAL_RCC_LSI_ENABLE();
 80005d4:	2201      	movs	r2, #1
 80005d6:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 80005d8:	f7ff fe02 	bl	80001e0 <HAL_GetTick>
 80005dc:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80005de:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80005e0:	079b      	lsls	r3, r3, #30
 80005e2:	d50d      	bpl.n	8000600 <HAL_RCC_OscConfig+0x17c>
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80005e4:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 80005e8:	4b46      	ldr	r3, [pc, #280]	; (8000704 <HAL_RCC_OscConfig+0x280>)
 80005ea:	681b      	ldr	r3, [r3, #0]
 80005ec:	fbb3 f3f2 	udiv	r3, r3, r2
 80005f0:	9301      	str	r3, [sp, #4]
  do
  {
    __NOP();
 80005f2:	bf00      	nop
  }
  while (Delay --);
 80005f4:	9b01      	ldr	r3, [sp, #4]
 80005f6:	1e5a      	subs	r2, r3, #1
 80005f8:	9201      	str	r2, [sp, #4]
 80005fa:	2b00      	cmp	r3, #0
 80005fc:	d1f9      	bne.n	80005f2 <HAL_RCC_OscConfig+0x16e>
 80005fe:	e751      	b.n	80004a4 <HAL_RCC_OscConfig+0x20>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000600:	f7ff fdee 	bl	80001e0 <HAL_GetTick>
 8000604:	1b80      	subs	r0, r0, r6
 8000606:	2802      	cmp	r0, #2
 8000608:	d9e9      	bls.n	80005de <HAL_RCC_OscConfig+0x15a>
 800060a:	e77d      	b.n	8000508 <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_LSI_DISABLE();
 800060c:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 800060e:	f7ff fde7 	bl	80001e0 <HAL_GetTick>
 8000612:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000614:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8000616:	079f      	lsls	r7, r3, #30
 8000618:	f57f af44 	bpl.w	80004a4 <HAL_RCC_OscConfig+0x20>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800061c:	f7ff fde0 	bl	80001e0 <HAL_GetTick>
 8000620:	1b80      	subs	r0, r0, r6
 8000622:	2802      	cmp	r0, #2
 8000624:	d9f6      	bls.n	8000614 <HAL_RCC_OscConfig+0x190>
 8000626:	e76f      	b.n	8000508 <HAL_RCC_OscConfig+0x84>
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000628:	4c33      	ldr	r4, [pc, #204]	; (80006f8 <HAL_RCC_OscConfig+0x274>)
 800062a:	69e3      	ldr	r3, [r4, #28]
 800062c:	00d8      	lsls	r0, r3, #3
 800062e:	d424      	bmi.n	800067a <HAL_RCC_OscConfig+0x1f6>
      pwrclkchanged = SET;
 8000630:	2701      	movs	r7, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 8000632:	69e3      	ldr	r3, [r4, #28]
 8000634:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000638:	61e3      	str	r3, [r4, #28]
 800063a:	69e3      	ldr	r3, [r4, #28]
 800063c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000640:	9300      	str	r3, [sp, #0]
 8000642:	9b00      	ldr	r3, [sp, #0]
    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000644:	4e30      	ldr	r6, [pc, #192]	; (8000708 <HAL_RCC_OscConfig+0x284>)
 8000646:	6833      	ldr	r3, [r6, #0]
 8000648:	05d9      	lsls	r1, r3, #23
 800064a:	d518      	bpl.n	800067e <HAL_RCC_OscConfig+0x1fa>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800064c:	68eb      	ldr	r3, [r5, #12]
 800064e:	2b01      	cmp	r3, #1
 8000650:	d126      	bne.n	80006a0 <HAL_RCC_OscConfig+0x21c>
 8000652:	6a23      	ldr	r3, [r4, #32]
 8000654:	f043 0301 	orr.w	r3, r3, #1
 8000658:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 800065a:	f7ff fdc1 	bl	80001e0 <HAL_GetTick>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800065e:	f241 3688 	movw	r6, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8000662:	4680      	mov	r8, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000664:	6a23      	ldr	r3, [r4, #32]
 8000666:	079b      	lsls	r3, r3, #30
 8000668:	d53f      	bpl.n	80006ea <HAL_RCC_OscConfig+0x266>
    if (pwrclkchanged == SET)
 800066a:	2f00      	cmp	r7, #0
 800066c:	f43f af1e 	beq.w	80004ac <HAL_RCC_OscConfig+0x28>
      __HAL_RCC_PWR_CLK_DISABLE();
 8000670:	69e3      	ldr	r3, [r4, #28]
 8000672:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000676:	61e3      	str	r3, [r4, #28]
 8000678:	e718      	b.n	80004ac <HAL_RCC_OscConfig+0x28>
    FlagStatus       pwrclkchanged = RESET;
 800067a:	2700      	movs	r7, #0
 800067c:	e7e2      	b.n	8000644 <HAL_RCC_OscConfig+0x1c0>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800067e:	6833      	ldr	r3, [r6, #0]
 8000680:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000684:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8000686:	f7ff fdab 	bl	80001e0 <HAL_GetTick>
 800068a:	4680      	mov	r8, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800068c:	6833      	ldr	r3, [r6, #0]
 800068e:	05da      	lsls	r2, r3, #23
 8000690:	d4dc      	bmi.n	800064c <HAL_RCC_OscConfig+0x1c8>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000692:	f7ff fda5 	bl	80001e0 <HAL_GetTick>
 8000696:	eba0 0008 	sub.w	r0, r0, r8
 800069a:	2864      	cmp	r0, #100	; 0x64
 800069c:	d9f6      	bls.n	800068c <HAL_RCC_OscConfig+0x208>
 800069e:	e733      	b.n	8000508 <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80006a0:	b9ab      	cbnz	r3, 80006ce <HAL_RCC_OscConfig+0x24a>
 80006a2:	6a23      	ldr	r3, [r4, #32]
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80006a4:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80006a8:	f023 0301 	bic.w	r3, r3, #1
 80006ac:	6223      	str	r3, [r4, #32]
 80006ae:	6a23      	ldr	r3, [r4, #32]
 80006b0:	f023 0304 	bic.w	r3, r3, #4
 80006b4:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 80006b6:	f7ff fd93 	bl	80001e0 <HAL_GetTick>
 80006ba:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80006bc:	6a23      	ldr	r3, [r4, #32]
 80006be:	0798      	lsls	r0, r3, #30
 80006c0:	d5d3      	bpl.n	800066a <HAL_RCC_OscConfig+0x1e6>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80006c2:	f7ff fd8d 	bl	80001e0 <HAL_GetTick>
 80006c6:	1b80      	subs	r0, r0, r6
 80006c8:	4540      	cmp	r0, r8
 80006ca:	d9f7      	bls.n	80006bc <HAL_RCC_OscConfig+0x238>
 80006cc:	e71c      	b.n	8000508 <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80006ce:	2b05      	cmp	r3, #5
 80006d0:	6a23      	ldr	r3, [r4, #32]
 80006d2:	d103      	bne.n	80006dc <HAL_RCC_OscConfig+0x258>
 80006d4:	f043 0304 	orr.w	r3, r3, #4
 80006d8:	6223      	str	r3, [r4, #32]
 80006da:	e7ba      	b.n	8000652 <HAL_RCC_OscConfig+0x1ce>
 80006dc:	f023 0301 	bic.w	r3, r3, #1
 80006e0:	6223      	str	r3, [r4, #32]
 80006e2:	6a23      	ldr	r3, [r4, #32]
 80006e4:	f023 0304 	bic.w	r3, r3, #4
 80006e8:	e7b6      	b.n	8000658 <HAL_RCC_OscConfig+0x1d4>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80006ea:	f7ff fd79 	bl	80001e0 <HAL_GetTick>
 80006ee:	eba0 0008 	sub.w	r0, r0, r8
 80006f2:	42b0      	cmp	r0, r6
 80006f4:	d9b6      	bls.n	8000664 <HAL_RCC_OscConfig+0x1e0>
 80006f6:	e707      	b.n	8000508 <HAL_RCC_OscConfig+0x84>
 80006f8:	40021000 	.word	0x40021000
 80006fc:	42420000 	.word	0x42420000
 8000700:	42420480 	.word	0x42420480
 8000704:	20000008 	.word	0x20000008
 8000708:	40007000 	.word	0x40007000
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800070c:	4b2a      	ldr	r3, [pc, #168]	; (80007b8 <HAL_RCC_OscConfig+0x334>)
 800070e:	685a      	ldr	r2, [r3, #4]
 8000710:	461c      	mov	r4, r3
 8000712:	f002 020c 	and.w	r2, r2, #12
 8000716:	2a08      	cmp	r2, #8
 8000718:	d03d      	beq.n	8000796 <HAL_RCC_OscConfig+0x312>
 800071a:	2300      	movs	r3, #0
 800071c:	4e27      	ldr	r6, [pc, #156]	; (80007bc <HAL_RCC_OscConfig+0x338>)
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800071e:	2802      	cmp	r0, #2
        __HAL_RCC_PLL_DISABLE();
 8000720:	6033      	str	r3, [r6, #0]
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000722:	d12b      	bne.n	800077c <HAL_RCC_OscConfig+0x2f8>
        tickstart = HAL_GetTick();
 8000724:	f7ff fd5c 	bl	80001e0 <HAL_GetTick>
 8000728:	4607      	mov	r7, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800072a:	6823      	ldr	r3, [r4, #0]
 800072c:	0199      	lsls	r1, r3, #6
 800072e:	d41f      	bmi.n	8000770 <HAL_RCC_OscConfig+0x2ec>
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8000730:	6a2b      	ldr	r3, [r5, #32]
 8000732:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000736:	d105      	bne.n	8000744 <HAL_RCC_OscConfig+0x2c0>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000738:	6862      	ldr	r2, [r4, #4]
 800073a:	68a9      	ldr	r1, [r5, #8]
 800073c:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8000740:	430a      	orrs	r2, r1
 8000742:	6062      	str	r2, [r4, #4]
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000744:	6a69      	ldr	r1, [r5, #36]	; 0x24
 8000746:	6862      	ldr	r2, [r4, #4]
 8000748:	430b      	orrs	r3, r1
 800074a:	f422 1274 	bic.w	r2, r2, #3997696	; 0x3d0000
 800074e:	4313      	orrs	r3, r2
 8000750:	6063      	str	r3, [r4, #4]
        __HAL_RCC_PLL_ENABLE();
 8000752:	2301      	movs	r3, #1
 8000754:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8000756:	f7ff fd43 	bl	80001e0 <HAL_GetTick>
 800075a:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800075c:	6823      	ldr	r3, [r4, #0]
 800075e:	019a      	lsls	r2, r3, #6
 8000760:	f53f aea8 	bmi.w	80004b4 <HAL_RCC_OscConfig+0x30>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000764:	f7ff fd3c 	bl	80001e0 <HAL_GetTick>
 8000768:	1b40      	subs	r0, r0, r5
 800076a:	2802      	cmp	r0, #2
 800076c:	d9f6      	bls.n	800075c <HAL_RCC_OscConfig+0x2d8>
 800076e:	e6cb      	b.n	8000508 <HAL_RCC_OscConfig+0x84>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000770:	f7ff fd36 	bl	80001e0 <HAL_GetTick>
 8000774:	1bc0      	subs	r0, r0, r7
 8000776:	2802      	cmp	r0, #2
 8000778:	d9d7      	bls.n	800072a <HAL_RCC_OscConfig+0x2a6>
 800077a:	e6c5      	b.n	8000508 <HAL_RCC_OscConfig+0x84>
        tickstart = HAL_GetTick();
 800077c:	f7ff fd30 	bl	80001e0 <HAL_GetTick>
 8000780:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000782:	6823      	ldr	r3, [r4, #0]
 8000784:	019b      	lsls	r3, r3, #6
 8000786:	f57f ae95 	bpl.w	80004b4 <HAL_RCC_OscConfig+0x30>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800078a:	f7ff fd29 	bl	80001e0 <HAL_GetTick>
 800078e:	1b40      	subs	r0, r0, r5
 8000790:	2802      	cmp	r0, #2
 8000792:	d9f6      	bls.n	8000782 <HAL_RCC_OscConfig+0x2fe>
 8000794:	e6b8      	b.n	8000508 <HAL_RCC_OscConfig+0x84>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8000796:	2801      	cmp	r0, #1
 8000798:	f43f aeb7 	beq.w	800050a <HAL_RCC_OscConfig+0x86>
        pll_config = RCC->CFGR;
 800079c:	6858      	ldr	r0, [r3, #4]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800079e:	6a2b      	ldr	r3, [r5, #32]
 80007a0:	f400 3280 	and.w	r2, r0, #65536	; 0x10000
 80007a4:	429a      	cmp	r2, r3
 80007a6:	f47f ae71 	bne.w	800048c <HAL_RCC_OscConfig+0x8>
 80007aa:	6a6b      	ldr	r3, [r5, #36]	; 0x24
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80007ac:	f400 1070 	and.w	r0, r0, #3932160	; 0x3c0000
    return HAL_ERROR;
 80007b0:	1ac0      	subs	r0, r0, r3
 80007b2:	bf18      	it	ne
 80007b4:	2001      	movne	r0, #1
 80007b6:	e6a8      	b.n	800050a <HAL_RCC_OscConfig+0x86>
 80007b8:	40021000 	.word	0x40021000
 80007bc:	42420060 	.word	0x42420060

080007c0 <HAL_RCC_GetSysClockFreq>:
{
 80007c0:	b530      	push	{r4, r5, lr}
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80007c2:	4b19      	ldr	r3, [pc, #100]	; (8000828 <HAL_RCC_GetSysClockFreq+0x68>)
{
 80007c4:	b087      	sub	sp, #28
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80007c6:	ac02      	add	r4, sp, #8
 80007c8:	f103 0510 	add.w	r5, r3, #16
 80007cc:	4622      	mov	r2, r4
 80007ce:	6818      	ldr	r0, [r3, #0]
 80007d0:	6859      	ldr	r1, [r3, #4]
 80007d2:	3308      	adds	r3, #8
 80007d4:	c203      	stmia	r2!, {r0, r1}
 80007d6:	42ab      	cmp	r3, r5
 80007d8:	4614      	mov	r4, r2
 80007da:	d1f7      	bne.n	80007cc <HAL_RCC_GetSysClockFreq+0xc>
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80007dc:	2301      	movs	r3, #1
 80007de:	f88d 3004 	strb.w	r3, [sp, #4]
 80007e2:	2302      	movs	r3, #2
  tmpreg = RCC->CFGR;
 80007e4:	4911      	ldr	r1, [pc, #68]	; (800082c <HAL_RCC_GetSysClockFreq+0x6c>)
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80007e6:	f88d 3005 	strb.w	r3, [sp, #5]
  tmpreg = RCC->CFGR;
 80007ea:	684b      	ldr	r3, [r1, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 80007ec:	f003 020c 	and.w	r2, r3, #12
 80007f0:	2a08      	cmp	r2, #8
 80007f2:	d117      	bne.n	8000824 <HAL_RCC_GetSysClockFreq+0x64>
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80007f4:	f3c3 4283 	ubfx	r2, r3, #18, #4
 80007f8:	a806      	add	r0, sp, #24
 80007fa:	4402      	add	r2, r0
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80007fc:	03db      	lsls	r3, r3, #15
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80007fe:	f812 2c10 	ldrb.w	r2, [r2, #-16]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8000802:	d50c      	bpl.n	800081e <HAL_RCC_GetSysClockFreq+0x5e>
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8000804:	684b      	ldr	r3, [r1, #4]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8000806:	480a      	ldr	r0, [pc, #40]	; (8000830 <HAL_RCC_GetSysClockFreq+0x70>)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8000808:	f3c3 4340 	ubfx	r3, r3, #17, #1
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800080c:	4350      	muls	r0, r2
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800080e:	aa06      	add	r2, sp, #24
 8000810:	4413      	add	r3, r2
 8000812:	f813 3c14 	ldrb.w	r3, [r3, #-20]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8000816:	fbb0 f0f3 	udiv	r0, r0, r3
}
 800081a:	b007      	add	sp, #28
 800081c:	bd30      	pop	{r4, r5, pc}
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800081e:	4805      	ldr	r0, [pc, #20]	; (8000834 <HAL_RCC_GetSysClockFreq+0x74>)
 8000820:	4350      	muls	r0, r2
 8000822:	e7fa      	b.n	800081a <HAL_RCC_GetSysClockFreq+0x5a>
      sysclockfreq = HSE_VALUE;
 8000824:	4802      	ldr	r0, [pc, #8]	; (8000830 <HAL_RCC_GetSysClockFreq+0x70>)
  return sysclockfreq;
 8000826:	e7f8      	b.n	800081a <HAL_RCC_GetSysClockFreq+0x5a>
 8000828:	08000f0c 	.word	0x08000f0c
 800082c:	40021000 	.word	0x40021000
 8000830:	007a1200 	.word	0x007a1200
 8000834:	003d0900 	.word	0x003d0900

08000838 <HAL_RCC_ClockConfig>:
{
 8000838:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800083c:	460d      	mov	r5, r1
  if (RCC_ClkInitStruct == NULL)
 800083e:	4604      	mov	r4, r0
 8000840:	b910      	cbnz	r0, 8000848 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 8000842:	2001      	movs	r0, #1
 8000844:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8000848:	4a45      	ldr	r2, [pc, #276]	; (8000960 <HAL_RCC_ClockConfig+0x128>)
 800084a:	6813      	ldr	r3, [r2, #0]
 800084c:	f003 0307 	and.w	r3, r3, #7
 8000850:	428b      	cmp	r3, r1
 8000852:	d329      	bcc.n	80008a8 <HAL_RCC_ClockConfig+0x70>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000854:	6821      	ldr	r1, [r4, #0]
 8000856:	078e      	lsls	r6, r1, #30
 8000858:	d431      	bmi.n	80008be <HAL_RCC_ClockConfig+0x86>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800085a:	07ca      	lsls	r2, r1, #31
 800085c:	d444      	bmi.n	80008e8 <HAL_RCC_ClockConfig+0xb0>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800085e:	4a40      	ldr	r2, [pc, #256]	; (8000960 <HAL_RCC_ClockConfig+0x128>)
 8000860:	6813      	ldr	r3, [r2, #0]
 8000862:	f003 0307 	and.w	r3, r3, #7
 8000866:	429d      	cmp	r5, r3
 8000868:	d367      	bcc.n	800093a <HAL_RCC_ClockConfig+0x102>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800086a:	6822      	ldr	r2, [r4, #0]
 800086c:	4d3d      	ldr	r5, [pc, #244]	; (8000964 <HAL_RCC_ClockConfig+0x12c>)
 800086e:	f012 0f04 	tst.w	r2, #4
 8000872:	d16e      	bne.n	8000952 <HAL_RCC_ClockConfig+0x11a>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000874:	0713      	lsls	r3, r2, #28
 8000876:	d506      	bpl.n	8000886 <HAL_RCC_ClockConfig+0x4e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8000878:	686b      	ldr	r3, [r5, #4]
 800087a:	6922      	ldr	r2, [r4, #16]
 800087c:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8000880:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8000884:	606b      	str	r3, [r5, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8000886:	f7ff ff9b 	bl	80007c0 <HAL_RCC_GetSysClockFreq>
 800088a:	686b      	ldr	r3, [r5, #4]
 800088c:	4a36      	ldr	r2, [pc, #216]	; (8000968 <HAL_RCC_ClockConfig+0x130>)
 800088e:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8000892:	5cd3      	ldrb	r3, [r2, r3]
 8000894:	40d8      	lsrs	r0, r3
 8000896:	4b35      	ldr	r3, [pc, #212]	; (800096c <HAL_RCC_ClockConfig+0x134>)
 8000898:	6018      	str	r0, [r3, #0]
  HAL_InitTick(uwTickPrio);
 800089a:	4b35      	ldr	r3, [pc, #212]	; (8000970 <HAL_RCC_ClockConfig+0x138>)
 800089c:	6818      	ldr	r0, [r3, #0]
 800089e:	f7ff fc5d 	bl	800015c <HAL_InitTick>
  return HAL_OK;
 80008a2:	2000      	movs	r0, #0
 80008a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 80008a8:	6813      	ldr	r3, [r2, #0]
 80008aa:	f023 0307 	bic.w	r3, r3, #7
 80008ae:	430b      	orrs	r3, r1
 80008b0:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80008b2:	6813      	ldr	r3, [r2, #0]
 80008b4:	f003 0307 	and.w	r3, r3, #7
 80008b8:	4299      	cmp	r1, r3
 80008ba:	d1c2      	bne.n	8000842 <HAL_RCC_ClockConfig+0xa>
 80008bc:	e7ca      	b.n	8000854 <HAL_RCC_ClockConfig+0x1c>
 80008be:	4b29      	ldr	r3, [pc, #164]	; (8000964 <HAL_RCC_ClockConfig+0x12c>)
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80008c0:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80008c4:	bf1e      	ittt	ne
 80008c6:	685a      	ldrne	r2, [r3, #4]
 80008c8:	f442 62e0 	orrne.w	r2, r2, #1792	; 0x700
 80008cc:	605a      	strne	r2, [r3, #4]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80008ce:	0708      	lsls	r0, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80008d0:	bf42      	ittt	mi
 80008d2:	685a      	ldrmi	r2, [r3, #4]
 80008d4:	f442 5260 	orrmi.w	r2, r2, #14336	; 0x3800
 80008d8:	605a      	strmi	r2, [r3, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80008da:	685a      	ldr	r2, [r3, #4]
 80008dc:	68a0      	ldr	r0, [r4, #8]
 80008de:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 80008e2:	4302      	orrs	r2, r0
 80008e4:	605a      	str	r2, [r3, #4]
 80008e6:	e7b8      	b.n	800085a <HAL_RCC_ClockConfig+0x22>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80008e8:	6862      	ldr	r2, [r4, #4]
 80008ea:	4e1e      	ldr	r6, [pc, #120]	; (8000964 <HAL_RCC_ClockConfig+0x12c>)
 80008ec:	2a01      	cmp	r2, #1
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80008ee:	6833      	ldr	r3, [r6, #0]
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80008f0:	d11b      	bne.n	800092a <HAL_RCC_ClockConfig+0xf2>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80008f2:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80008f6:	d0a4      	beq.n	8000842 <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80008f8:	6873      	ldr	r3, [r6, #4]
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80008fa:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80008fe:	f023 0303 	bic.w	r3, r3, #3
 8000902:	4313      	orrs	r3, r2
 8000904:	6073      	str	r3, [r6, #4]
    tickstart = HAL_GetTick();
 8000906:	f7ff fc6b 	bl	80001e0 <HAL_GetTick>
 800090a:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800090c:	6873      	ldr	r3, [r6, #4]
 800090e:	6862      	ldr	r2, [r4, #4]
 8000910:	f003 030c 	and.w	r3, r3, #12
 8000914:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8000918:	d0a1      	beq.n	800085e <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800091a:	f7ff fc61 	bl	80001e0 <HAL_GetTick>
 800091e:	1bc0      	subs	r0, r0, r7
 8000920:	4540      	cmp	r0, r8
 8000922:	d9f3      	bls.n	800090c <HAL_RCC_ClockConfig+0xd4>
        return HAL_TIMEOUT;
 8000924:	2003      	movs	r0, #3
}
 8000926:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800092a:	2a02      	cmp	r2, #2
 800092c:	d102      	bne.n	8000934 <HAL_RCC_ClockConfig+0xfc>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800092e:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8000932:	e7e0      	b.n	80008f6 <HAL_RCC_ClockConfig+0xbe>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000934:	f013 0f02 	tst.w	r3, #2
 8000938:	e7dd      	b.n	80008f6 <HAL_RCC_ClockConfig+0xbe>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800093a:	6813      	ldr	r3, [r2, #0]
 800093c:	f023 0307 	bic.w	r3, r3, #7
 8000940:	432b      	orrs	r3, r5
 8000942:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8000944:	6813      	ldr	r3, [r2, #0]
 8000946:	f003 0307 	and.w	r3, r3, #7
 800094a:	429d      	cmp	r5, r3
 800094c:	f47f af79 	bne.w	8000842 <HAL_RCC_ClockConfig+0xa>
 8000950:	e78b      	b.n	800086a <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8000952:	686b      	ldr	r3, [r5, #4]
 8000954:	68e1      	ldr	r1, [r4, #12]
 8000956:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800095a:	430b      	orrs	r3, r1
 800095c:	606b      	str	r3, [r5, #4]
 800095e:	e789      	b.n	8000874 <HAL_RCC_ClockConfig+0x3c>
 8000960:	40022000 	.word	0x40022000
 8000964:	40021000 	.word	0x40021000
 8000968:	08000f1c 	.word	0x08000f1c
 800096c:	20000008 	.word	0x20000008
 8000970:	20000004 	.word	0x20000004

08000974 <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8000974:	4b04      	ldr	r3, [pc, #16]	; (8000988 <HAL_RCC_GetPCLK1Freq+0x14>)
 8000976:	4a05      	ldr	r2, [pc, #20]	; (800098c <HAL_RCC_GetPCLK1Freq+0x18>)
 8000978:	685b      	ldr	r3, [r3, #4]
 800097a:	f3c3 2302 	ubfx	r3, r3, #8, #3
 800097e:	5cd3      	ldrb	r3, [r2, r3]
 8000980:	4a03      	ldr	r2, [pc, #12]	; (8000990 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8000982:	6810      	ldr	r0, [r2, #0]
}
 8000984:	40d8      	lsrs	r0, r3
 8000986:	4770      	bx	lr
 8000988:	40021000 	.word	0x40021000
 800098c:	08000f2c 	.word	0x08000f2c
 8000990:	20000008 	.word	0x20000008

08000994 <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8000994:	4b04      	ldr	r3, [pc, #16]	; (80009a8 <HAL_RCC_GetPCLK2Freq+0x14>)
 8000996:	4a05      	ldr	r2, [pc, #20]	; (80009ac <HAL_RCC_GetPCLK2Freq+0x18>)
 8000998:	685b      	ldr	r3, [r3, #4]
 800099a:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 800099e:	5cd3      	ldrb	r3, [r2, r3]
 80009a0:	4a03      	ldr	r2, [pc, #12]	; (80009b0 <HAL_RCC_GetPCLK2Freq+0x1c>)
 80009a2:	6810      	ldr	r0, [r2, #0]
}
 80009a4:	40d8      	lsrs	r0, r3
 80009a6:	4770      	bx	lr
 80009a8:	40021000 	.word	0x40021000
 80009ac:	08000f2c 	.word	0x08000f2c
 80009b0:	20000008 	.word	0x20000008

080009b4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80009b4:	b538      	push	{r3, r4, r5, lr}
 80009b6:	4605      	mov	r5, r0
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80009b8:	6803      	ldr	r3, [r0, #0]
 80009ba:	68c1      	ldr	r1, [r0, #12]
 80009bc:	691a      	ldr	r2, [r3, #16]
 80009be:	2419      	movs	r4, #25
 80009c0:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 80009c4:	430a      	orrs	r2, r1
 80009c6:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80009c8:	6882      	ldr	r2, [r0, #8]
 80009ca:	6900      	ldr	r0, [r0, #16]
  MODIFY_REG(huart->Instance->CR1,
 80009cc:	68d9      	ldr	r1, [r3, #12]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80009ce:	4302      	orrs	r2, r0
 80009d0:	6968      	ldr	r0, [r5, #20]
  MODIFY_REG(huart->Instance->CR1,
 80009d2:	f421 51b0 	bic.w	r1, r1, #5632	; 0x1600
 80009d6:	f021 010c 	bic.w	r1, r1, #12
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80009da:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1,
 80009dc:	430a      	orrs	r2, r1
 80009de:	60da      	str	r2, [r3, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80009e0:	695a      	ldr	r2, [r3, #20]
 80009e2:	69a9      	ldr	r1, [r5, #24]
 80009e4:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80009e8:	430a      	orrs	r2, r1
 80009ea:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 80009ec:	4a0d      	ldr	r2, [pc, #52]	; (8000a24 <UART_SetConfig+0x70>)
 80009ee:	4293      	cmp	r3, r2
 80009f0:	d114      	bne.n	8000a1c <UART_SetConfig+0x68>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80009f2:	f7ff ffcf 	bl	8000994 <HAL_RCC_GetPCLK2Freq>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80009f6:	4360      	muls	r0, r4
 80009f8:	686c      	ldr	r4, [r5, #4]
 80009fa:	2264      	movs	r2, #100	; 0x64
 80009fc:	00a4      	lsls	r4, r4, #2
 80009fe:	fbb0 f0f4 	udiv	r0, r0, r4
 8000a02:	fbb0 f4f2 	udiv	r4, r0, r2
 8000a06:	fb02 0314 	mls	r3, r2, r4, r0
 8000a0a:	011b      	lsls	r3, r3, #4
 8000a0c:	3332      	adds	r3, #50	; 0x32
 8000a0e:	fbb3 f3f2 	udiv	r3, r3, r2
 8000a12:	6829      	ldr	r1, [r5, #0]
 8000a14:	eb03 1304 	add.w	r3, r3, r4, lsl #4
 8000a18:	608b      	str	r3, [r1, #8]
 8000a1a:	bd38      	pop	{r3, r4, r5, pc}
    pclk = HAL_RCC_GetPCLK1Freq();
 8000a1c:	f7ff ffaa 	bl	8000974 <HAL_RCC_GetPCLK1Freq>
 8000a20:	e7e9      	b.n	80009f6 <UART_SetConfig+0x42>
 8000a22:	bf00      	nop
 8000a24:	40013800 	.word	0x40013800

08000a28 <UART_WaitOnFlagUntilTimeout.constprop.3>:
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
 8000a28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000a2a:	4604      	mov	r4, r0
 8000a2c:	460e      	mov	r6, r1
 8000a2e:	4617      	mov	r7, r2
 8000a30:	461d      	mov	r5, r3
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8000a32:	6821      	ldr	r1, [r4, #0]
 8000a34:	680b      	ldr	r3, [r1, #0]
 8000a36:	ea36 0303 	bics.w	r3, r6, r3
 8000a3a:	d101      	bne.n	8000a40 <UART_WaitOnFlagUntilTimeout.constprop.3+0x18>
  return HAL_OK;
 8000a3c:	2000      	movs	r0, #0
}
 8000a3e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if (Timeout != HAL_MAX_DELAY)
 8000a40:	1c6b      	adds	r3, r5, #1
 8000a42:	d0f7      	beq.n	8000a34 <UART_WaitOnFlagUntilTimeout.constprop.3+0xc>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8000a44:	b995      	cbnz	r5, 8000a6c <UART_WaitOnFlagUntilTimeout.constprop.3+0x44>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8000a46:	6823      	ldr	r3, [r4, #0]
        __HAL_UNLOCK(huart);
 8000a48:	2003      	movs	r0, #3
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8000a4a:	68da      	ldr	r2, [r3, #12]
 8000a4c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8000a50:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8000a52:	695a      	ldr	r2, [r3, #20]
 8000a54:	f022 0201 	bic.w	r2, r2, #1
 8000a58:	615a      	str	r2, [r3, #20]
        huart->gState  = HAL_UART_STATE_READY;
 8000a5a:	2320      	movs	r3, #32
 8000a5c:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8000a60:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
        __HAL_UNLOCK(huart);
 8000a64:	2300      	movs	r3, #0
 8000a66:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
 8000a6a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8000a6c:	f7ff fbb8 	bl	80001e0 <HAL_GetTick>
 8000a70:	1bc0      	subs	r0, r0, r7
 8000a72:	4285      	cmp	r5, r0
 8000a74:	d2dd      	bcs.n	8000a32 <UART_WaitOnFlagUntilTimeout.constprop.3+0xa>
 8000a76:	e7e6      	b.n	8000a46 <UART_WaitOnFlagUntilTimeout.constprop.3+0x1e>

08000a78 <HAL_UART_Init>:
{
 8000a78:	b510      	push	{r4, lr}
  if (huart == NULL)
 8000a7a:	4604      	mov	r4, r0
 8000a7c:	b340      	cbz	r0, 8000ad0 <HAL_UART_Init+0x58>
  if (huart->gState == HAL_UART_STATE_RESET)
 8000a7e:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8000a82:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8000a86:	b91b      	cbnz	r3, 8000a90 <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 8000a88:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 8000a8c:	f000 f926 	bl	8000cdc <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 8000a90:	2324      	movs	r3, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 8000a92:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8000a94:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 8000a98:	68d3      	ldr	r3, [r2, #12]
  UART_SetConfig(huart);
 8000a9a:	4620      	mov	r0, r4
  __HAL_UART_DISABLE(huart);
 8000a9c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8000aa0:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 8000aa2:	f7ff ff87 	bl	80009b4 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8000aa6:	6823      	ldr	r3, [r4, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8000aa8:	2000      	movs	r0, #0
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8000aaa:	691a      	ldr	r2, [r3, #16]
 8000aac:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8000ab0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8000ab2:	695a      	ldr	r2, [r3, #20]
 8000ab4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8000ab8:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 8000aba:	68da      	ldr	r2, [r3, #12]
 8000abc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8000ac0:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 8000ac2:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8000ac4:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8000ac6:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8000aca:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
  return HAL_OK;
 8000ace:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8000ad0:	2001      	movs	r0, #1
}
 8000ad2:	bd10      	pop	{r4, pc}

08000ad4 <HAL_UART_Transmit>:
{
 8000ad4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000ad8:	461f      	mov	r7, r3
  if (huart->gState == HAL_UART_STATE_READY)
 8000ada:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
{
 8000ade:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_READY)
 8000ae0:	2b20      	cmp	r3, #32
{
 8000ae2:	460d      	mov	r5, r1
 8000ae4:	4690      	mov	r8, r2
  if (huart->gState == HAL_UART_STATE_READY)
 8000ae6:	d14e      	bne.n	8000b86 <HAL_UART_Transmit+0xb2>
    if ((pData == NULL) || (Size == 0U))
 8000ae8:	2900      	cmp	r1, #0
 8000aea:	d049      	beq.n	8000b80 <HAL_UART_Transmit+0xac>
 8000aec:	2a00      	cmp	r2, #0
 8000aee:	d047      	beq.n	8000b80 <HAL_UART_Transmit+0xac>
    __HAL_LOCK(huart);
 8000af0:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8000af4:	2b01      	cmp	r3, #1
 8000af6:	d046      	beq.n	8000b86 <HAL_UART_Transmit+0xb2>
 8000af8:	2301      	movs	r3, #1
 8000afa:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8000afe:	2300      	movs	r3, #0
 8000b00:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8000b02:	2321      	movs	r3, #33	; 0x21
 8000b04:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
    tickstart = HAL_GetTick();
 8000b08:	f7ff fb6a 	bl	80001e0 <HAL_GetTick>
 8000b0c:	4606      	mov	r6, r0
    huart->TxXferSize = Size;
 8000b0e:	f8a4 8024 	strh.w	r8, [r4, #36]	; 0x24
    huart->TxXferCount = Size;
 8000b12:	f8a4 8026 	strh.w	r8, [r4, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8000b16:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 8000b18:	b29b      	uxth	r3, r3
 8000b1a:	b96b      	cbnz	r3, 8000b38 <HAL_UART_Transmit+0x64>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8000b1c:	463b      	mov	r3, r7
 8000b1e:	4632      	mov	r2, r6
 8000b20:	2140      	movs	r1, #64	; 0x40
 8000b22:	4620      	mov	r0, r4
 8000b24:	f7ff ff80 	bl	8000a28 <UART_WaitOnFlagUntilTimeout.constprop.3>
 8000b28:	b9a8      	cbnz	r0, 8000b56 <HAL_UART_Transmit+0x82>
    huart->gState = HAL_UART_STATE_READY;
 8000b2a:	2320      	movs	r3, #32
    __HAL_UNLOCK(huart);
 8000b2c:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
    huart->gState = HAL_UART_STATE_READY;
 8000b30:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
    return HAL_OK;
 8000b34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      huart->TxXferCount--;
 8000b38:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8000b3a:	4632      	mov	r2, r6
      huart->TxXferCount--;
 8000b3c:	3b01      	subs	r3, #1
 8000b3e:	b29b      	uxth	r3, r3
 8000b40:	84e3      	strh	r3, [r4, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8000b42:	68a3      	ldr	r3, [r4, #8]
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8000b44:	2180      	movs	r1, #128	; 0x80
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8000b46:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8000b4a:	4620      	mov	r0, r4
 8000b4c:	463b      	mov	r3, r7
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8000b4e:	d10e      	bne.n	8000b6e <HAL_UART_Transmit+0x9a>
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8000b50:	f7ff ff6a 	bl	8000a28 <UART_WaitOnFlagUntilTimeout.constprop.3>
 8000b54:	b110      	cbz	r0, 8000b5c <HAL_UART_Transmit+0x88>
          return HAL_TIMEOUT;
 8000b56:	2003      	movs	r0, #3
 8000b58:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8000b5c:	882b      	ldrh	r3, [r5, #0]
 8000b5e:	6822      	ldr	r2, [r4, #0]
 8000b60:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8000b64:	6053      	str	r3, [r2, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8000b66:	6923      	ldr	r3, [r4, #16]
 8000b68:	b943      	cbnz	r3, 8000b7c <HAL_UART_Transmit+0xa8>
          pData += 2U;
 8000b6a:	3502      	adds	r5, #2
 8000b6c:	e7d3      	b.n	8000b16 <HAL_UART_Transmit+0x42>
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8000b6e:	f7ff ff5b 	bl	8000a28 <UART_WaitOnFlagUntilTimeout.constprop.3>
 8000b72:	2800      	cmp	r0, #0
 8000b74:	d1ef      	bne.n	8000b56 <HAL_UART_Transmit+0x82>
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8000b76:	6823      	ldr	r3, [r4, #0]
 8000b78:	782a      	ldrb	r2, [r5, #0]
 8000b7a:	605a      	str	r2, [r3, #4]
 8000b7c:	3501      	adds	r5, #1
 8000b7e:	e7ca      	b.n	8000b16 <HAL_UART_Transmit+0x42>
      return  HAL_ERROR;
 8000b80:	2001      	movs	r0, #1
 8000b82:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_BUSY;
 8000b86:	2002      	movs	r0, #2
}
 8000b88:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08000b8c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000b8c:	b510      	push	{r4, lr}
 8000b8e:	b090      	sub	sp, #64	; 0x40
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000b90:	2228      	movs	r2, #40	; 0x28
 8000b92:	2100      	movs	r1, #0
 8000b94:	a806      	add	r0, sp, #24
 8000b96:	f000 f9a5 	bl	8000ee4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000b9a:	2100      	movs	r1, #0
 8000b9c:	2214      	movs	r2, #20
 8000b9e:	a801      	add	r0, sp, #4
 8000ba0:	f000 f9a0 	bl	8000ee4 <memset>

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000ba4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000ba8:	2201      	movs	r2, #1
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000baa:	2402      	movs	r4, #2
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000bac:	9307      	str	r3, [sp, #28]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000bae:	930e      	str	r3, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000bb0:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000bb4:	a806      	add	r0, sp, #24
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000bb6:	9206      	str	r2, [sp, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000bb8:	920a      	str	r2, [sp, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000bba:	930f      	str	r3, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000bbc:	940d      	str	r4, [sp, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000bbe:	f7ff fc61 	bl	8000484 <HAL_RCC_OscConfig>
  {
    Error_Handler();
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000bc2:	230f      	movs	r3, #15
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000bc4:	f44f 6280 	mov.w	r2, #1024	; 0x400
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000bc8:	9301      	str	r3, [sp, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000bca:	2300      	movs	r3, #0
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000bcc:	4621      	mov	r1, r4
 8000bce:	a801      	add	r0, sp, #4
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000bd0:	9402      	str	r4, [sp, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000bd2:	9303      	str	r3, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000bd4:	9204      	str	r2, [sp, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000bd6:	9305      	str	r3, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000bd8:	f7ff fe2e 	bl	8000838 <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
}
 8000bdc:	b010      	add	sp, #64	; 0x40
 8000bde:	bd10      	pop	{r4, pc}

08000be0 <main>:
{
 8000be0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000be4:	b08a      	sub	sp, #40	; 0x28
  HAL_Init();
 8000be6:	f7ff fadd 	bl	80001a4 <HAL_Init>
  SystemClock_Config();
 8000bea:	f7ff ffcf 	bl	8000b8c <SystemClock_Config>
  */
static void MX_GPIO_Init(void)
{

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000bee:	4b27      	ldr	r3, [pc, #156]	; (8000c8c <main+0xac>)
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000bf0:	2500      	movs	r5, #0
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000bf2:	699a      	ldr	r2, [r3, #24]
  huart1.Instance = USART1;
 8000bf4:	4c26      	ldr	r4, [pc, #152]	; (8000c90 <main+0xb0>)
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000bf6:	f042 0220 	orr.w	r2, r2, #32
 8000bfa:	619a      	str	r2, [r3, #24]
 8000bfc:	699a      	ldr	r2, [r3, #24]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000bfe:	4620      	mov	r0, r4
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000c00:	f002 0220 	and.w	r2, r2, #32
 8000c04:	9200      	str	r2, [sp, #0]
 8000c06:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c08:	699a      	ldr	r2, [r3, #24]
		  char str[SIZE_BF] = {0,};
 8000c0a:	af02      	add	r7, sp, #8
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c0c:	f042 0204 	orr.w	r2, r2, #4
 8000c10:	619a      	str	r2, [r3, #24]
 8000c12:	699b      	ldr	r3, [r3, #24]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000c14:	4a1f      	ldr	r2, [pc, #124]	; (8000c94 <main+0xb4>)
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c16:	f003 0304 	and.w	r3, r3, #4
 8000c1a:	9301      	str	r3, [sp, #4]
 8000c1c:	9b01      	ldr	r3, [sp, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000c1e:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8000c22:	e884 002c 	stmia.w	r4, {r2, r3, r5}
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000c26:	230c      	movs	r3, #12
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000c28:	60e5      	str	r5, [r4, #12]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000c2a:	6163      	str	r3, [r4, #20]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000c2c:	6125      	str	r5, [r4, #16]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000c2e:	61a5      	str	r5, [r4, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000c30:	61e5      	str	r5, [r4, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000c32:	f7ff ff21 	bl	8000a78 <HAL_UART_Init>
  __HAL_UART_ENABLE_IT(&MYUART, UART_IT_RXNE); //   usart'a
 8000c36:	6822      	ldr	r2, [r4, #0]
 8000c38:	68d3      	ldr	r3, [r2, #12]
 8000c3a:	f043 0320 	orr.w	r3, r3, #32
 8000c3e:	60d3      	str	r3, [r2, #12]
	  if(uart_available()) //   -   ,  
 8000c40:	f000 f8e0 	bl	8000e04 <uart_available>
 8000c44:	2800      	cmp	r0, #0
 8000c46:	d0fb      	beq.n	8000c40 <main+0x60>
		  char str[SIZE_BF] = {0,};
 8000c48:	2220      	movs	r2, #32
 8000c4a:	2100      	movs	r1, #0
 8000c4c:	4638      	mov	r0, r7
 8000c4e:	f000 f949 	bl	8000ee4 <memset>
		  while(uart_available())
 8000c52:	2600      	movs	r6, #0
 8000c54:	fa5f f886 	uxtb.w	r8, r6
 8000c58:	f000 f8d4 	bl	8000e04 <uart_available>
 8000c5c:	b140      	cbz	r0, 8000c70 <main+0x90>
			  str[i++] = uart_read(); //  
 8000c5e:	f000 f8dd 	bl	8000e1c <uart_read>
 8000c62:	55b8      	strb	r0, [r7, r6]
 8000c64:	3601      	adds	r6, #1
			  if(i == SIZE_BF - 1)
 8000c66:	2e1f      	cmp	r6, #31
 8000c68:	d1f4      	bne.n	8000c54 <main+0x74>
			  str[i++] = uart_read(); //  
 8000c6a:	46b0      	mov	r8, r6
				  str[i] = '\0';
 8000c6c:	f88d 5027 	strb.w	r5, [sp, #39]	; 0x27
		  str[i] = '\0';
 8000c70:	ab0a      	add	r3, sp, #40	; 0x28
 8000c72:	4498      	add	r8, r3
		  HAL_UART_Transmit(&MYUART, (uint8_t*)str, strlen(str), 100); //    
 8000c74:	4638      	mov	r0, r7
		  str[i] = '\0';
 8000c76:	f808 5c20 	strb.w	r5, [r8, #-32]
		  HAL_UART_Transmit(&MYUART, (uint8_t*)str, strlen(str), 100); //    
 8000c7a:	f7ff fa67 	bl	800014c <strlen>
 8000c7e:	2364      	movs	r3, #100	; 0x64
 8000c80:	b282      	uxth	r2, r0
 8000c82:	4639      	mov	r1, r7
 8000c84:	4620      	mov	r0, r4
 8000c86:	f7ff ff25 	bl	8000ad4 <HAL_UART_Transmit>
 8000c8a:	e7d9      	b.n	8000c40 <main+0x60>
 8000c8c:	40021000 	.word	0x40021000
 8000c90:	200000b0 	.word	0x200000b0
 8000c94:	40013800 	.word	0x40013800

08000c98 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000c98:	4b0e      	ldr	r3, [pc, #56]	; (8000cd4 <HAL_MspInit+0x3c>)
{
 8000c9a:	b082      	sub	sp, #8
  __HAL_RCC_AFIO_CLK_ENABLE();
 8000c9c:	699a      	ldr	r2, [r3, #24]
 8000c9e:	f042 0201 	orr.w	r2, r2, #1
 8000ca2:	619a      	str	r2, [r3, #24]
 8000ca4:	699a      	ldr	r2, [r3, #24]
 8000ca6:	f002 0201 	and.w	r2, r2, #1
 8000caa:	9200      	str	r2, [sp, #0]
 8000cac:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000cae:	69da      	ldr	r2, [r3, #28]
 8000cb0:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8000cb4:	61da      	str	r2, [r3, #28]
 8000cb6:	69db      	ldr	r3, [r3, #28]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000cb8:	4a07      	ldr	r2, [pc, #28]	; (8000cd8 <HAL_MspInit+0x40>)
  __HAL_RCC_PWR_CLK_ENABLE();
 8000cba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000cbe:	9301      	str	r3, [sp, #4]
 8000cc0:	9b01      	ldr	r3, [sp, #4]
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000cc2:	6853      	ldr	r3, [r2, #4]
 8000cc4:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000cc8:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000ccc:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000cce:	b002      	add	sp, #8
 8000cd0:	4770      	bx	lr
 8000cd2:	bf00      	nop
 8000cd4:	40021000 	.word	0x40021000
 8000cd8:	40010000 	.word	0x40010000

08000cdc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000cdc:	b510      	push	{r4, lr}
 8000cde:	4604      	mov	r4, r0
 8000ce0:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ce2:	2210      	movs	r2, #16
 8000ce4:	2100      	movs	r1, #0
 8000ce6:	a802      	add	r0, sp, #8
 8000ce8:	f000 f8fc 	bl	8000ee4 <memset>
  if(huart->Instance==USART1)
 8000cec:	6822      	ldr	r2, [r4, #0]
 8000cee:	4b1b      	ldr	r3, [pc, #108]	; (8000d5c <HAL_UART_MspInit+0x80>)
 8000cf0:	429a      	cmp	r2, r3
 8000cf2:	d130      	bne.n	8000d56 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000cf4:	f503 4358 	add.w	r3, r3, #55296	; 0xd800
 8000cf8:	699a      	ldr	r2, [r3, #24]
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cfa:	a902      	add	r1, sp, #8
    __HAL_RCC_USART1_CLK_ENABLE();
 8000cfc:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8000d00:	619a      	str	r2, [r3, #24]
 8000d02:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d04:	4816      	ldr	r0, [pc, #88]	; (8000d60 <HAL_UART_MspInit+0x84>)
    __HAL_RCC_USART1_CLK_ENABLE();
 8000d06:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8000d0a:	9200      	str	r2, [sp, #0]
 8000d0c:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d0e:	699a      	ldr	r2, [r3, #24]

    GPIO_InitStruct.Pin = GPIO_PIN_10;
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d10:	2400      	movs	r4, #0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d12:	f042 0204 	orr.w	r2, r2, #4
 8000d16:	619a      	str	r2, [r3, #24]
 8000d18:	699b      	ldr	r3, [r3, #24]
 8000d1a:	f003 0304 	and.w	r3, r3, #4
 8000d1e:	9301      	str	r3, [sp, #4]
 8000d20:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000d22:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000d26:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d28:	2302      	movs	r3, #2
 8000d2a:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000d2c:	2303      	movs	r3, #3
 8000d2e:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d30:	f7ff fac6 	bl	80002c0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000d34:	f44f 6380 	mov.w	r3, #1024	; 0x400
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d38:	a902      	add	r1, sp, #8
 8000d3a:	4809      	ldr	r0, [pc, #36]	; (8000d60 <HAL_UART_MspInit+0x84>)
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000d3c:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d3e:	9403      	str	r4, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d40:	9404      	str	r4, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d42:	f7ff fabd 	bl	80002c0 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 1, 0);
 8000d46:	2025      	movs	r0, #37	; 0x25
 8000d48:	4622      	mov	r2, r4
 8000d4a:	2101      	movs	r1, #1
 8000d4c:	f7ff fa60 	bl	8000210 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000d50:	2025      	movs	r0, #37	; 0x25
 8000d52:	f7ff fa91 	bl	8000278 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8000d56:	b006      	add	sp, #24
 8000d58:	bd10      	pop	{r4, pc}
 8000d5a:	bf00      	nop
 8000d5c:	40013800 	.word	0x40013800
 8000d60:	40010800 	.word	0x40010800

08000d64 <NMI_Handler>:
 8000d64:	4770      	bx	lr

08000d66 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d66:	e7fe      	b.n	8000d66 <HardFault_Handler>

08000d68 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000d68:	e7fe      	b.n	8000d68 <MemManage_Handler>

08000d6a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000d6a:	e7fe      	b.n	8000d6a <BusFault_Handler>

08000d6c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000d6c:	e7fe      	b.n	8000d6c <UsageFault_Handler>

08000d6e <SVC_Handler>:
 8000d6e:	4770      	bx	lr

08000d70 <DebugMon_Handler>:
 8000d70:	4770      	bx	lr

08000d72 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000d72:	4770      	bx	lr

08000d74 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000d74:	f7ff ba28 	b.w	80001c8 <HAL_IncTick>

08000d78 <USART1_IRQHandler>:
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
  /* USER CODE BEGIN USART1_IRQn 0 */
	if((MYUART.Instance->SR & USART_SR_RXNE) != RESET)
 8000d78:	4b0b      	ldr	r3, [pc, #44]	; (8000da8 <USART1_IRQHandler+0x30>)
{
 8000d7a:	b510      	push	{r4, lr}
	if((MYUART.Instance->SR & USART_SR_RXNE) != RESET)
 8000d7c:	681b      	ldr	r3, [r3, #0]
 8000d7e:	681a      	ldr	r2, [r3, #0]
 8000d80:	0692      	lsls	r2, r2, #26
 8000d82:	d510      	bpl.n	8000da6 <USART1_IRQHandler+0x2e>
	{
		uint8_t rbyte = (uint8_t)(MYUART.Instance->DR & (uint8_t)0x00FF); //    
		uint16_t i = (uint16_t)(rx_buffer_head + 1) % UART_RX_BUFFER_SIZE;
 8000d84:	4a09      	ldr	r2, [pc, #36]	; (8000dac <USART1_IRQHandler+0x34>)

		if(i != rx_buffer_tail)
 8000d86:	490a      	ldr	r1, [pc, #40]	; (8000db0 <USART1_IRQHandler+0x38>)
		uint8_t rbyte = (uint8_t)(MYUART.Instance->DR & (uint8_t)0x00FF); //    
 8000d88:	6858      	ldr	r0, [r3, #4]
		uint16_t i = (uint16_t)(rx_buffer_head + 1) % UART_RX_BUFFER_SIZE;
 8000d8a:	8813      	ldrh	r3, [r2, #0]
		if(i != rx_buffer_tail)
 8000d8c:	8809      	ldrh	r1, [r1, #0]
		uint16_t i = (uint16_t)(rx_buffer_head + 1) % UART_RX_BUFFER_SIZE;
 8000d8e:	3301      	adds	r3, #1
 8000d90:	f003 037f 	and.w	r3, r3, #127	; 0x7f
		if(i != rx_buffer_tail)
 8000d94:	b289      	uxth	r1, r1
 8000d96:	428b      	cmp	r3, r1
		uint8_t rbyte = (uint8_t)(MYUART.Instance->DR & (uint8_t)0x00FF); //    
 8000d98:	b2c0      	uxtb	r0, r0
		if(i != rx_buffer_tail)
 8000d9a:	d004      	beq.n	8000da6 <USART1_IRQHandler+0x2e>
		{
			rx_buffer[rx_buffer_head] = rbyte;
 8000d9c:	8811      	ldrh	r1, [r2, #0]
 8000d9e:	4c05      	ldr	r4, [pc, #20]	; (8000db4 <USART1_IRQHandler+0x3c>)
 8000da0:	b289      	uxth	r1, r1
 8000da2:	5460      	strb	r0, [r4, r1]
			rx_buffer_head = i;
 8000da4:	8013      	strh	r3, [r2, #0]
 8000da6:	bd10      	pop	{r4, pc}
 8000da8:	200000b0 	.word	0x200000b0
 8000dac:	200000a8 	.word	0x200000a8
 8000db0:	200000aa 	.word	0x200000aa
 8000db4:	20000028 	.word	0x20000028

08000db8 <SystemInit>:
  */
void SystemInit (void)
{
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8000db8:	4b0f      	ldr	r3, [pc, #60]	; (8000df8 <SystemInit+0x40>)
 8000dba:	681a      	ldr	r2, [r3, #0]
 8000dbc:	f042 0201 	orr.w	r2, r2, #1
 8000dc0:	601a      	str	r2, [r3, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8000dc2:	6859      	ldr	r1, [r3, #4]
 8000dc4:	4a0d      	ldr	r2, [pc, #52]	; (8000dfc <SystemInit+0x44>)
 8000dc6:	400a      	ands	r2, r1
 8000dc8:	605a      	str	r2, [r3, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8000dca:	681a      	ldr	r2, [r3, #0]
 8000dcc:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8000dd0:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8000dd4:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000dd6:	681a      	ldr	r2, [r3, #0]
 8000dd8:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8000ddc:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8000dde:	685a      	ldr	r2, [r3, #4]
 8000de0:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 8000de4:	605a      	str	r2, [r3, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8000de6:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8000dea:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8000dec:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000df0:	4b03      	ldr	r3, [pc, #12]	; (8000e00 <SystemInit+0x48>)
 8000df2:	609a      	str	r2, [r3, #8]
 8000df4:	4770      	bx	lr
 8000df6:	bf00      	nop
 8000df8:	40021000 	.word	0x40021000
 8000dfc:	f8ff0000 	.word	0xf8ff0000
 8000e00:	e000ed00 	.word	0xe000ed00

08000e04 <uart_available>:
	__HAL_UART_ENABLE_IT(&MYUART, UART_IT_RXNE);
}

uint16_t uart_available(void)
{
	return ((uint16_t)(UART_RX_BUFFER_SIZE + rx_buffer_head - rx_buffer_tail)) % UART_RX_BUFFER_SIZE;
 8000e04:	4b03      	ldr	r3, [pc, #12]	; (8000e14 <uart_available+0x10>)
 8000e06:	8818      	ldrh	r0, [r3, #0]
 8000e08:	4b03      	ldr	r3, [pc, #12]	; (8000e18 <uart_available+0x14>)
 8000e0a:	881b      	ldrh	r3, [r3, #0]
 8000e0c:	1ac0      	subs	r0, r0, r3
}
 8000e0e:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 8000e12:	4770      	bx	lr
 8000e14:	200000a8 	.word	0x200000a8
 8000e18:	200000aa 	.word	0x200000aa

08000e1c <uart_read>:

uint8_t uart_read(void)
{
	if(rx_buffer_head == rx_buffer_tail)
 8000e1c:	4b09      	ldr	r3, [pc, #36]	; (8000e44 <uart_read+0x28>)
 8000e1e:	4a0a      	ldr	r2, [pc, #40]	; (8000e48 <uart_read+0x2c>)
 8000e20:	8819      	ldrh	r1, [r3, #0]
 8000e22:	8813      	ldrh	r3, [r2, #0]
 8000e24:	b289      	uxth	r1, r1
 8000e26:	b29b      	uxth	r3, r3
 8000e28:	4299      	cmp	r1, r3
 8000e2a:	d009      	beq.n	8000e40 <uart_read+0x24>
	{
		return 0;
	}
	else
	{
		uint8_t c = rx_buffer[rx_buffer_tail];
 8000e2c:	8813      	ldrh	r3, [r2, #0]
 8000e2e:	4907      	ldr	r1, [pc, #28]	; (8000e4c <uart_read+0x30>)
 8000e30:	b29b      	uxth	r3, r3
 8000e32:	5cc8      	ldrb	r0, [r1, r3]
		rx_buffer_tail = (uint16_t)(rx_buffer_tail + 1) % UART_RX_BUFFER_SIZE;
 8000e34:	8813      	ldrh	r3, [r2, #0]
 8000e36:	3301      	adds	r3, #1
 8000e38:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8000e3c:	8013      	strh	r3, [r2, #0]
		return c;
 8000e3e:	4770      	bx	lr
		return 0;
 8000e40:	2000      	movs	r0, #0
	}
}
 8000e42:	4770      	bx	lr
 8000e44:	200000a8 	.word	0x200000a8
 8000e48:	200000aa 	.word	0x200000aa
 8000e4c:	20000028 	.word	0x20000028

08000e50 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8000e50:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8000e52:	e003      	b.n	8000e5c <LoopCopyDataInit>

08000e54 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8000e54:	4b0b      	ldr	r3, [pc, #44]	; (8000e84 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8000e56:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8000e58:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8000e5a:	3104      	adds	r1, #4

08000e5c <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8000e5c:	480a      	ldr	r0, [pc, #40]	; (8000e88 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8000e5e:	4b0b      	ldr	r3, [pc, #44]	; (8000e8c <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8000e60:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8000e62:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8000e64:	d3f6      	bcc.n	8000e54 <CopyDataInit>
  ldr r2, =_sbss
 8000e66:	4a0a      	ldr	r2, [pc, #40]	; (8000e90 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8000e68:	e002      	b.n	8000e70 <LoopFillZerobss>

08000e6a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8000e6a:	2300      	movs	r3, #0
  str r3, [r2], #4
 8000e6c:	f842 3b04 	str.w	r3, [r2], #4

08000e70 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8000e70:	4b08      	ldr	r3, [pc, #32]	; (8000e94 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8000e72:	429a      	cmp	r2, r3
  bcc FillZerobss
 8000e74:	d3f9      	bcc.n	8000e6a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000e76:	f7ff ff9f 	bl	8000db8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000e7a:	f000 f80f 	bl	8000e9c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000e7e:	f7ff feaf 	bl	8000be0 <main>
  bx lr
 8000e82:	4770      	bx	lr
  ldr r3, =_sidata
 8000e84:	08000f3c 	.word	0x08000f3c
  ldr r0, =_sdata
 8000e88:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8000e8c:	2000000c 	.word	0x2000000c
  ldr r2, =_sbss
 8000e90:	2000000c 	.word	0x2000000c
  ldr r3, = _ebss
 8000e94:	200000f0 	.word	0x200000f0

08000e98 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000e98:	e7fe      	b.n	8000e98 <ADC1_2_IRQHandler>
	...

08000e9c <__libc_init_array>:
 8000e9c:	b570      	push	{r4, r5, r6, lr}
 8000e9e:	2500      	movs	r5, #0
 8000ea0:	4e0c      	ldr	r6, [pc, #48]	; (8000ed4 <__libc_init_array+0x38>)
 8000ea2:	4c0d      	ldr	r4, [pc, #52]	; (8000ed8 <__libc_init_array+0x3c>)
 8000ea4:	1ba4      	subs	r4, r4, r6
 8000ea6:	10a4      	asrs	r4, r4, #2
 8000ea8:	42a5      	cmp	r5, r4
 8000eaa:	d109      	bne.n	8000ec0 <__libc_init_array+0x24>
 8000eac:	f000 f822 	bl	8000ef4 <_init>
 8000eb0:	2500      	movs	r5, #0
 8000eb2:	4e0a      	ldr	r6, [pc, #40]	; (8000edc <__libc_init_array+0x40>)
 8000eb4:	4c0a      	ldr	r4, [pc, #40]	; (8000ee0 <__libc_init_array+0x44>)
 8000eb6:	1ba4      	subs	r4, r4, r6
 8000eb8:	10a4      	asrs	r4, r4, #2
 8000eba:	42a5      	cmp	r5, r4
 8000ebc:	d105      	bne.n	8000eca <__libc_init_array+0x2e>
 8000ebe:	bd70      	pop	{r4, r5, r6, pc}
 8000ec0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000ec4:	4798      	blx	r3
 8000ec6:	3501      	adds	r5, #1
 8000ec8:	e7ee      	b.n	8000ea8 <__libc_init_array+0xc>
 8000eca:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000ece:	4798      	blx	r3
 8000ed0:	3501      	adds	r5, #1
 8000ed2:	e7f2      	b.n	8000eba <__libc_init_array+0x1e>
 8000ed4:	08000f34 	.word	0x08000f34
 8000ed8:	08000f34 	.word	0x08000f34
 8000edc:	08000f34 	.word	0x08000f34
 8000ee0:	08000f38 	.word	0x08000f38

08000ee4 <memset>:
 8000ee4:	4603      	mov	r3, r0
 8000ee6:	4402      	add	r2, r0
 8000ee8:	4293      	cmp	r3, r2
 8000eea:	d100      	bne.n	8000eee <memset+0xa>
 8000eec:	4770      	bx	lr
 8000eee:	f803 1b01 	strb.w	r1, [r3], #1
 8000ef2:	e7f9      	b.n	8000ee8 <memset+0x4>

08000ef4 <_init>:
 8000ef4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000ef6:	bf00      	nop
 8000ef8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000efa:	bc08      	pop	{r3}
 8000efc:	469e      	mov	lr, r3
 8000efe:	4770      	bx	lr

08000f00 <_fini>:
 8000f00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000f02:	bf00      	nop
 8000f04:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000f06:	bc08      	pop	{r3}
 8000f08:	469e      	mov	lr, r3
 8000f0a:	4770      	bx	lr
