#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1f1a130 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1f65d00 .scope module, "tb" "tb" 3 211;
 .timescale -12 -12;
L_0x1f18460 .functor NOT 1, L_0x1f90300, C4<0>, C4<0>, C4<0>;
L_0x1f319b0 .functor XOR 8, L_0x1f8fe90, L_0x1f90050, C4<00000000>, C4<00000000>;
L_0x1f67120 .functor XOR 8, L_0x1f319b0, L_0x1f90190, C4<00000000>, C4<00000000>;
v0x1f8daa0_0 .net *"_ivl_10", 7 0, L_0x1f90190;  1 drivers
v0x1f8dba0_0 .net *"_ivl_12", 7 0, L_0x1f67120;  1 drivers
v0x1f8dc80_0 .net *"_ivl_2", 7 0, L_0x1f8fdf0;  1 drivers
v0x1f8dd40_0 .net *"_ivl_4", 7 0, L_0x1f8fe90;  1 drivers
v0x1f8de20_0 .net *"_ivl_6", 7 0, L_0x1f90050;  1 drivers
v0x1f8df50_0 .net *"_ivl_8", 7 0, L_0x1f319b0;  1 drivers
v0x1f8e030_0 .net "areset", 0 0, L_0x1f18870;  1 drivers
v0x1f8e0d0_0 .var "clk", 0 0;
v0x1f8e170_0 .net "predict_history_dut", 6 0, v0x1f8ce80_0;  1 drivers
v0x1f8e2c0_0 .net "predict_history_ref", 6 0, L_0x1f8fc60;  1 drivers
v0x1f8e360_0 .net "predict_pc", 6 0, L_0x1f8eef0;  1 drivers
v0x1f8e400_0 .net "predict_taken_dut", 0 0, v0x1f8d070_0;  1 drivers
v0x1f8e4a0_0 .net "predict_taken_ref", 0 0, L_0x1f8faa0;  1 drivers
v0x1f8e540_0 .net "predict_valid", 0 0, v0x1f8a100_0;  1 drivers
v0x1f8e5e0_0 .var/2u "stats1", 223 0;
v0x1f8e680_0 .var/2u "strobe", 0 0;
v0x1f8e740_0 .net "tb_match", 0 0, L_0x1f90300;  1 drivers
v0x1f8e8f0_0 .net "tb_mismatch", 0 0, L_0x1f18460;  1 drivers
v0x1f8e990_0 .net "train_history", 6 0, L_0x1f8f4a0;  1 drivers
v0x1f8ea50_0 .net "train_mispredicted", 0 0, L_0x1f8f340;  1 drivers
v0x1f8eaf0_0 .net "train_pc", 6 0, L_0x1f8f630;  1 drivers
v0x1f8ebb0_0 .net "train_taken", 0 0, L_0x1f8f120;  1 drivers
v0x1f8ec50_0 .net "train_valid", 0 0, v0x1f8aa80_0;  1 drivers
v0x1f8ecf0_0 .net "wavedrom_enable", 0 0, v0x1f8ab50_0;  1 drivers
v0x1f8ed90_0 .net/2s "wavedrom_hide_after_time", 31 0, v0x1f8abf0_0;  1 drivers
v0x1f8ee30_0 .net "wavedrom_title", 511 0, v0x1f8acd0_0;  1 drivers
L_0x1f8fdf0 .concat [ 7 1 0 0], L_0x1f8fc60, L_0x1f8faa0;
L_0x1f8fe90 .concat [ 7 1 0 0], L_0x1f8fc60, L_0x1f8faa0;
L_0x1f90050 .concat [ 7 1 0 0], v0x1f8ce80_0, v0x1f8d070_0;
L_0x1f90190 .concat [ 7 1 0 0], L_0x1f8fc60, L_0x1f8faa0;
L_0x1f90300 .cmp/eeq 8, L_0x1f8fdf0, L_0x1f67120;
S_0x1f177e0 .scope module, "good1" "reference_module" 3 268, 3 4 0, S_0x1f65d00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
P_0x1f1c1a0 .param/l "LNT" 0 3 22, C4<01>;
P_0x1f1c1e0 .param/l "LT" 0 3 22, C4<10>;
P_0x1f1c220 .param/l "SNT" 0 3 22, C4<00>;
P_0x1f1c260 .param/l "ST" 0 3 22, C4<11>;
P_0x1f1c2a0 .param/l "n" 0 3 19, +C4<00000000000000000000000000000111>;
L_0x1f18d50 .functor XOR 7, v0x1f882a0_0, L_0x1f8eef0, C4<0000000>, C4<0000000>;
L_0x1f42c40 .functor XOR 7, L_0x1f8f4a0, L_0x1f8f630, C4<0000000>, C4<0000000>;
v0x1f55770_0 .net *"_ivl_11", 0 0, L_0x1f8f9b0;  1 drivers
L_0x7f5ec9d291c8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1f55a40_0 .net *"_ivl_12", 0 0, L_0x7f5ec9d291c8;  1 drivers
L_0x7f5ec9d29210 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x1f184d0_0 .net *"_ivl_16", 6 0, L_0x7f5ec9d29210;  1 drivers
v0x1f18710_0 .net *"_ivl_4", 1 0, L_0x1f8f7c0;  1 drivers
v0x1f188e0_0 .net *"_ivl_6", 8 0, L_0x1f8f8c0;  1 drivers
L_0x7f5ec9d29180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1f18e40_0 .net *"_ivl_9", 1 0, L_0x7f5ec9d29180;  1 drivers
v0x1f87f80_0 .net "areset", 0 0, L_0x1f18870;  alias, 1 drivers
v0x1f88040_0 .net "clk", 0 0, v0x1f8e0d0_0;  1 drivers
v0x1f88100 .array "pht", 0 127, 1 0;
v0x1f881c0_0 .net "predict_history", 6 0, L_0x1f8fc60;  alias, 1 drivers
v0x1f882a0_0 .var "predict_history_r", 6 0;
v0x1f88380_0 .net "predict_index", 6 0, L_0x1f18d50;  1 drivers
v0x1f88460_0 .net "predict_pc", 6 0, L_0x1f8eef0;  alias, 1 drivers
v0x1f88540_0 .net "predict_taken", 0 0, L_0x1f8faa0;  alias, 1 drivers
v0x1f88600_0 .net "predict_valid", 0 0, v0x1f8a100_0;  alias, 1 drivers
v0x1f886c0_0 .net "train_history", 6 0, L_0x1f8f4a0;  alias, 1 drivers
v0x1f887a0_0 .net "train_index", 6 0, L_0x1f42c40;  1 drivers
v0x1f88880_0 .net "train_mispredicted", 0 0, L_0x1f8f340;  alias, 1 drivers
v0x1f88940_0 .net "train_pc", 6 0, L_0x1f8f630;  alias, 1 drivers
v0x1f88a20_0 .net "train_taken", 0 0, L_0x1f8f120;  alias, 1 drivers
v0x1f88ae0_0 .net "train_valid", 0 0, v0x1f8aa80_0;  alias, 1 drivers
E_0x1f28630 .event posedge, v0x1f87f80_0, v0x1f88040_0;
L_0x1f8f7c0 .array/port v0x1f88100, L_0x1f8f8c0;
L_0x1f8f8c0 .concat [ 7 2 0 0], L_0x1f18d50, L_0x7f5ec9d29180;
L_0x1f8f9b0 .part L_0x1f8f7c0, 1, 1;
L_0x1f8faa0 .functor MUXZ 1, L_0x7f5ec9d291c8, L_0x1f8f9b0, v0x1f8a100_0, C4<>;
L_0x1f8fc60 .functor MUXZ 7, L_0x7f5ec9d29210, v0x1f882a0_0, v0x1f8a100_0, C4<>;
S_0x1f41f70 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 30, 3 30 0, S_0x1f177e0;
 .timescale -12 -12;
v0x1f55350_0 .var/i "i", 31 0;
S_0x1f88d00 .scope module, "stim1" "stimulus_gen" 3 257, 3 51 0, S_0x1f65d00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "areset";
    .port_info 2 /OUTPUT 1 "predict_valid";
    .port_info 3 /OUTPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "train_valid";
    .port_info 5 /OUTPUT 1 "train_taken";
    .port_info 6 /OUTPUT 1 "train_mispredicted";
    .port_info 7 /OUTPUT 7 "train_history";
    .port_info 8 /OUTPUT 7 "train_pc";
    .port_info 9 /INPUT 1 "tb_match";
    .port_info 10 /OUTPUT 512 "wavedrom_title";
    .port_info 11 /OUTPUT 1 "wavedrom_enable";
    .port_info 12 /OUTPUT 32 "wavedrom_hide_after_time";
P_0x1f88eb0 .param/l "N" 0 3 52, +C4<00000000000000000000000000000111>;
L_0x1f18870 .functor BUFZ 1, v0x1f8a1d0_0, C4<0>, C4<0>, C4<0>;
L_0x7f5ec9d290a8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1f89990_0 .net *"_ivl_10", 0 0, L_0x7f5ec9d290a8;  1 drivers
L_0x7f5ec9d290f0 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x1f89a70_0 .net *"_ivl_14", 6 0, L_0x7f5ec9d290f0;  1 drivers
L_0x7f5ec9d29138 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x1f89b50_0 .net *"_ivl_18", 6 0, L_0x7f5ec9d29138;  1 drivers
L_0x7f5ec9d29018 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x1f89c10_0 .net *"_ivl_2", 6 0, L_0x7f5ec9d29018;  1 drivers
L_0x7f5ec9d29060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1f89cf0_0 .net *"_ivl_6", 0 0, L_0x7f5ec9d29060;  1 drivers
v0x1f89e20_0 .net "areset", 0 0, L_0x1f18870;  alias, 1 drivers
v0x1f89ec0_0 .net "clk", 0 0, v0x1f8e0d0_0;  alias, 1 drivers
v0x1f89f90_0 .net "predict_pc", 6 0, L_0x1f8eef0;  alias, 1 drivers
v0x1f8a060_0 .var "predict_pc_r", 6 0;
v0x1f8a100_0 .var "predict_valid", 0 0;
v0x1f8a1d0_0 .var "reset", 0 0;
v0x1f8a270_0 .net "tb_match", 0 0, L_0x1f90300;  alias, 1 drivers
v0x1f8a330_0 .net "train_history", 6 0, L_0x1f8f4a0;  alias, 1 drivers
v0x1f8a420_0 .var "train_history_r", 6 0;
v0x1f8a4e0_0 .net "train_mispredicted", 0 0, L_0x1f8f340;  alias, 1 drivers
v0x1f8a5b0_0 .var "train_mispredicted_r", 0 0;
v0x1f8a650_0 .net "train_pc", 6 0, L_0x1f8f630;  alias, 1 drivers
v0x1f8a850_0 .var "train_pc_r", 6 0;
v0x1f8a910_0 .net "train_taken", 0 0, L_0x1f8f120;  alias, 1 drivers
v0x1f8a9e0_0 .var "train_taken_r", 0 0;
v0x1f8aa80_0 .var "train_valid", 0 0;
v0x1f8ab50_0 .var "wavedrom_enable", 0 0;
v0x1f8abf0_0 .var/2s "wavedrom_hide_after_time", 31 0;
v0x1f8acd0_0 .var "wavedrom_title", 511 0;
E_0x1f27ad0/0 .event negedge, v0x1f88040_0;
E_0x1f27ad0/1 .event posedge, v0x1f88040_0;
E_0x1f27ad0 .event/or E_0x1f27ad0/0, E_0x1f27ad0/1;
L_0x1f8eef0 .functor MUXZ 7, L_0x7f5ec9d29018, v0x1f8a060_0, v0x1f8a100_0, C4<>;
L_0x1f8f120 .functor MUXZ 1, L_0x7f5ec9d29060, v0x1f8a9e0_0, v0x1f8aa80_0, C4<>;
L_0x1f8f340 .functor MUXZ 1, L_0x7f5ec9d290a8, v0x1f8a5b0_0, v0x1f8aa80_0, C4<>;
L_0x1f8f4a0 .functor MUXZ 7, L_0x7f5ec9d290f0, v0x1f8a420_0, v0x1f8aa80_0, C4<>;
L_0x1f8f630 .functor MUXZ 7, L_0x7f5ec9d29138, v0x1f8a850_0, v0x1f8aa80_0, C4<>;
S_0x1f88f70 .scope task, "reset_test" "reset_test" 3 86, 3 86 0, S_0x1f88d00;
 .timescale -12 -12;
v0x1f891d0_0 .var/2u "arfail", 0 0;
v0x1f892b0_0 .var "async", 0 0;
v0x1f89370_0 .var/2u "datafail", 0 0;
v0x1f89410_0 .var/2u "srfail", 0 0;
E_0x1f27880 .event posedge, v0x1f88040_0;
E_0x1f0a9f0 .event negedge, v0x1f88040_0;
TD_tb.stim1.reset_test ;
    %wait E_0x1f27880;
    %wait E_0x1f27880;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f8a1d0_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1f27880;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0x1f0a9f0;
    %load/vec4 v0x1f8a270_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x1f89370_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f8a1d0_0, 0;
    %wait E_0x1f27880;
    %load/vec4 v0x1f8a270_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x1f891d0_0, 0, 1;
    %wait E_0x1f27880;
    %load/vec4 v0x1f8a270_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x1f89410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f8a1d0_0, 0;
    %load/vec4 v0x1f89410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 100 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x1f891d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x1f892b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0x1f89370_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x1f892b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 102 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0x1f894d0 .scope task, "wavedrom_start" "wavedrom_start" 3 77, 3 77 0, S_0x1f88d00;
 .timescale -12 -12;
v0x1f896d0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1f897b0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 80, 3 80 0, S_0x1f88d00;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1f8af50 .scope module, "top_module1" "top_module" 3 281, 4 1 0, S_0x1f65d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
v0x1f8b9a0_0 .var "GHR", 6 0;
v0x1f8baa0 .array "PHT", 0 127, 1 0;
v0x1f8cb60_0 .net "areset", 0 0, L_0x1f18870;  alias, 1 drivers
v0x1f8cc80_0 .net "clk", 0 0, v0x1f8e0d0_0;  alias, 1 drivers
v0x1f8cd70_0 .var/i "i", 31 0;
v0x1f8ce80_0 .var "predict_history", 6 0;
v0x1f8cf60_0 .net "predict_pc", 6 0, L_0x1f8eef0;  alias, 1 drivers
v0x1f8d070_0 .var "predict_taken", 0 0;
v0x1f8d130_0 .net "predict_valid", 0 0, v0x1f8a100_0;  alias, 1 drivers
v0x1f8d1d0_0 .net "train_history", 6 0, L_0x1f8f4a0;  alias, 1 drivers
v0x1f8d2e0_0 .net "train_mispredicted", 0 0, L_0x1f8f340;  alias, 1 drivers
v0x1f8d3d0_0 .net "train_pc", 6 0, L_0x1f8f630;  alias, 1 drivers
v0x1f8d4e0_0 .net "train_taken", 0 0, L_0x1f8f120;  alias, 1 drivers
v0x1f8d5d0_0 .net "train_valid", 0 0, v0x1f8aa80_0;  alias, 1 drivers
v0x1f8baa0_0 .array/port v0x1f8baa0, 0;
v0x1f8baa0_1 .array/port v0x1f8baa0, 1;
E_0x1f6db80/0 .event anyedge, v0x1f8b9a0_0, v0x1f88460_0, v0x1f8baa0_0, v0x1f8baa0_1;
v0x1f8baa0_2 .array/port v0x1f8baa0, 2;
v0x1f8baa0_3 .array/port v0x1f8baa0, 3;
v0x1f8baa0_4 .array/port v0x1f8baa0, 4;
v0x1f8baa0_5 .array/port v0x1f8baa0, 5;
E_0x1f6db80/1 .event anyedge, v0x1f8baa0_2, v0x1f8baa0_3, v0x1f8baa0_4, v0x1f8baa0_5;
v0x1f8baa0_6 .array/port v0x1f8baa0, 6;
v0x1f8baa0_7 .array/port v0x1f8baa0, 7;
v0x1f8baa0_8 .array/port v0x1f8baa0, 8;
v0x1f8baa0_9 .array/port v0x1f8baa0, 9;
E_0x1f6db80/2 .event anyedge, v0x1f8baa0_6, v0x1f8baa0_7, v0x1f8baa0_8, v0x1f8baa0_9;
v0x1f8baa0_10 .array/port v0x1f8baa0, 10;
v0x1f8baa0_11 .array/port v0x1f8baa0, 11;
v0x1f8baa0_12 .array/port v0x1f8baa0, 12;
v0x1f8baa0_13 .array/port v0x1f8baa0, 13;
E_0x1f6db80/3 .event anyedge, v0x1f8baa0_10, v0x1f8baa0_11, v0x1f8baa0_12, v0x1f8baa0_13;
v0x1f8baa0_14 .array/port v0x1f8baa0, 14;
v0x1f8baa0_15 .array/port v0x1f8baa0, 15;
v0x1f8baa0_16 .array/port v0x1f8baa0, 16;
v0x1f8baa0_17 .array/port v0x1f8baa0, 17;
E_0x1f6db80/4 .event anyedge, v0x1f8baa0_14, v0x1f8baa0_15, v0x1f8baa0_16, v0x1f8baa0_17;
v0x1f8baa0_18 .array/port v0x1f8baa0, 18;
v0x1f8baa0_19 .array/port v0x1f8baa0, 19;
v0x1f8baa0_20 .array/port v0x1f8baa0, 20;
v0x1f8baa0_21 .array/port v0x1f8baa0, 21;
E_0x1f6db80/5 .event anyedge, v0x1f8baa0_18, v0x1f8baa0_19, v0x1f8baa0_20, v0x1f8baa0_21;
v0x1f8baa0_22 .array/port v0x1f8baa0, 22;
v0x1f8baa0_23 .array/port v0x1f8baa0, 23;
v0x1f8baa0_24 .array/port v0x1f8baa0, 24;
v0x1f8baa0_25 .array/port v0x1f8baa0, 25;
E_0x1f6db80/6 .event anyedge, v0x1f8baa0_22, v0x1f8baa0_23, v0x1f8baa0_24, v0x1f8baa0_25;
v0x1f8baa0_26 .array/port v0x1f8baa0, 26;
v0x1f8baa0_27 .array/port v0x1f8baa0, 27;
v0x1f8baa0_28 .array/port v0x1f8baa0, 28;
v0x1f8baa0_29 .array/port v0x1f8baa0, 29;
E_0x1f6db80/7 .event anyedge, v0x1f8baa0_26, v0x1f8baa0_27, v0x1f8baa0_28, v0x1f8baa0_29;
v0x1f8baa0_30 .array/port v0x1f8baa0, 30;
v0x1f8baa0_31 .array/port v0x1f8baa0, 31;
v0x1f8baa0_32 .array/port v0x1f8baa0, 32;
v0x1f8baa0_33 .array/port v0x1f8baa0, 33;
E_0x1f6db80/8 .event anyedge, v0x1f8baa0_30, v0x1f8baa0_31, v0x1f8baa0_32, v0x1f8baa0_33;
v0x1f8baa0_34 .array/port v0x1f8baa0, 34;
v0x1f8baa0_35 .array/port v0x1f8baa0, 35;
v0x1f8baa0_36 .array/port v0x1f8baa0, 36;
v0x1f8baa0_37 .array/port v0x1f8baa0, 37;
E_0x1f6db80/9 .event anyedge, v0x1f8baa0_34, v0x1f8baa0_35, v0x1f8baa0_36, v0x1f8baa0_37;
v0x1f8baa0_38 .array/port v0x1f8baa0, 38;
v0x1f8baa0_39 .array/port v0x1f8baa0, 39;
v0x1f8baa0_40 .array/port v0x1f8baa0, 40;
v0x1f8baa0_41 .array/port v0x1f8baa0, 41;
E_0x1f6db80/10 .event anyedge, v0x1f8baa0_38, v0x1f8baa0_39, v0x1f8baa0_40, v0x1f8baa0_41;
v0x1f8baa0_42 .array/port v0x1f8baa0, 42;
v0x1f8baa0_43 .array/port v0x1f8baa0, 43;
v0x1f8baa0_44 .array/port v0x1f8baa0, 44;
v0x1f8baa0_45 .array/port v0x1f8baa0, 45;
E_0x1f6db80/11 .event anyedge, v0x1f8baa0_42, v0x1f8baa0_43, v0x1f8baa0_44, v0x1f8baa0_45;
v0x1f8baa0_46 .array/port v0x1f8baa0, 46;
v0x1f8baa0_47 .array/port v0x1f8baa0, 47;
v0x1f8baa0_48 .array/port v0x1f8baa0, 48;
v0x1f8baa0_49 .array/port v0x1f8baa0, 49;
E_0x1f6db80/12 .event anyedge, v0x1f8baa0_46, v0x1f8baa0_47, v0x1f8baa0_48, v0x1f8baa0_49;
v0x1f8baa0_50 .array/port v0x1f8baa0, 50;
v0x1f8baa0_51 .array/port v0x1f8baa0, 51;
v0x1f8baa0_52 .array/port v0x1f8baa0, 52;
v0x1f8baa0_53 .array/port v0x1f8baa0, 53;
E_0x1f6db80/13 .event anyedge, v0x1f8baa0_50, v0x1f8baa0_51, v0x1f8baa0_52, v0x1f8baa0_53;
v0x1f8baa0_54 .array/port v0x1f8baa0, 54;
v0x1f8baa0_55 .array/port v0x1f8baa0, 55;
v0x1f8baa0_56 .array/port v0x1f8baa0, 56;
v0x1f8baa0_57 .array/port v0x1f8baa0, 57;
E_0x1f6db80/14 .event anyedge, v0x1f8baa0_54, v0x1f8baa0_55, v0x1f8baa0_56, v0x1f8baa0_57;
v0x1f8baa0_58 .array/port v0x1f8baa0, 58;
v0x1f8baa0_59 .array/port v0x1f8baa0, 59;
v0x1f8baa0_60 .array/port v0x1f8baa0, 60;
v0x1f8baa0_61 .array/port v0x1f8baa0, 61;
E_0x1f6db80/15 .event anyedge, v0x1f8baa0_58, v0x1f8baa0_59, v0x1f8baa0_60, v0x1f8baa0_61;
v0x1f8baa0_62 .array/port v0x1f8baa0, 62;
v0x1f8baa0_63 .array/port v0x1f8baa0, 63;
v0x1f8baa0_64 .array/port v0x1f8baa0, 64;
v0x1f8baa0_65 .array/port v0x1f8baa0, 65;
E_0x1f6db80/16 .event anyedge, v0x1f8baa0_62, v0x1f8baa0_63, v0x1f8baa0_64, v0x1f8baa0_65;
v0x1f8baa0_66 .array/port v0x1f8baa0, 66;
v0x1f8baa0_67 .array/port v0x1f8baa0, 67;
v0x1f8baa0_68 .array/port v0x1f8baa0, 68;
v0x1f8baa0_69 .array/port v0x1f8baa0, 69;
E_0x1f6db80/17 .event anyedge, v0x1f8baa0_66, v0x1f8baa0_67, v0x1f8baa0_68, v0x1f8baa0_69;
v0x1f8baa0_70 .array/port v0x1f8baa0, 70;
v0x1f8baa0_71 .array/port v0x1f8baa0, 71;
v0x1f8baa0_72 .array/port v0x1f8baa0, 72;
v0x1f8baa0_73 .array/port v0x1f8baa0, 73;
E_0x1f6db80/18 .event anyedge, v0x1f8baa0_70, v0x1f8baa0_71, v0x1f8baa0_72, v0x1f8baa0_73;
v0x1f8baa0_74 .array/port v0x1f8baa0, 74;
v0x1f8baa0_75 .array/port v0x1f8baa0, 75;
v0x1f8baa0_76 .array/port v0x1f8baa0, 76;
v0x1f8baa0_77 .array/port v0x1f8baa0, 77;
E_0x1f6db80/19 .event anyedge, v0x1f8baa0_74, v0x1f8baa0_75, v0x1f8baa0_76, v0x1f8baa0_77;
v0x1f8baa0_78 .array/port v0x1f8baa0, 78;
v0x1f8baa0_79 .array/port v0x1f8baa0, 79;
v0x1f8baa0_80 .array/port v0x1f8baa0, 80;
v0x1f8baa0_81 .array/port v0x1f8baa0, 81;
E_0x1f6db80/20 .event anyedge, v0x1f8baa0_78, v0x1f8baa0_79, v0x1f8baa0_80, v0x1f8baa0_81;
v0x1f8baa0_82 .array/port v0x1f8baa0, 82;
v0x1f8baa0_83 .array/port v0x1f8baa0, 83;
v0x1f8baa0_84 .array/port v0x1f8baa0, 84;
v0x1f8baa0_85 .array/port v0x1f8baa0, 85;
E_0x1f6db80/21 .event anyedge, v0x1f8baa0_82, v0x1f8baa0_83, v0x1f8baa0_84, v0x1f8baa0_85;
v0x1f8baa0_86 .array/port v0x1f8baa0, 86;
v0x1f8baa0_87 .array/port v0x1f8baa0, 87;
v0x1f8baa0_88 .array/port v0x1f8baa0, 88;
v0x1f8baa0_89 .array/port v0x1f8baa0, 89;
E_0x1f6db80/22 .event anyedge, v0x1f8baa0_86, v0x1f8baa0_87, v0x1f8baa0_88, v0x1f8baa0_89;
v0x1f8baa0_90 .array/port v0x1f8baa0, 90;
v0x1f8baa0_91 .array/port v0x1f8baa0, 91;
v0x1f8baa0_92 .array/port v0x1f8baa0, 92;
v0x1f8baa0_93 .array/port v0x1f8baa0, 93;
E_0x1f6db80/23 .event anyedge, v0x1f8baa0_90, v0x1f8baa0_91, v0x1f8baa0_92, v0x1f8baa0_93;
v0x1f8baa0_94 .array/port v0x1f8baa0, 94;
v0x1f8baa0_95 .array/port v0x1f8baa0, 95;
v0x1f8baa0_96 .array/port v0x1f8baa0, 96;
v0x1f8baa0_97 .array/port v0x1f8baa0, 97;
E_0x1f6db80/24 .event anyedge, v0x1f8baa0_94, v0x1f8baa0_95, v0x1f8baa0_96, v0x1f8baa0_97;
v0x1f8baa0_98 .array/port v0x1f8baa0, 98;
v0x1f8baa0_99 .array/port v0x1f8baa0, 99;
v0x1f8baa0_100 .array/port v0x1f8baa0, 100;
v0x1f8baa0_101 .array/port v0x1f8baa0, 101;
E_0x1f6db80/25 .event anyedge, v0x1f8baa0_98, v0x1f8baa0_99, v0x1f8baa0_100, v0x1f8baa0_101;
v0x1f8baa0_102 .array/port v0x1f8baa0, 102;
v0x1f8baa0_103 .array/port v0x1f8baa0, 103;
v0x1f8baa0_104 .array/port v0x1f8baa0, 104;
v0x1f8baa0_105 .array/port v0x1f8baa0, 105;
E_0x1f6db80/26 .event anyedge, v0x1f8baa0_102, v0x1f8baa0_103, v0x1f8baa0_104, v0x1f8baa0_105;
v0x1f8baa0_106 .array/port v0x1f8baa0, 106;
v0x1f8baa0_107 .array/port v0x1f8baa0, 107;
v0x1f8baa0_108 .array/port v0x1f8baa0, 108;
v0x1f8baa0_109 .array/port v0x1f8baa0, 109;
E_0x1f6db80/27 .event anyedge, v0x1f8baa0_106, v0x1f8baa0_107, v0x1f8baa0_108, v0x1f8baa0_109;
v0x1f8baa0_110 .array/port v0x1f8baa0, 110;
v0x1f8baa0_111 .array/port v0x1f8baa0, 111;
v0x1f8baa0_112 .array/port v0x1f8baa0, 112;
v0x1f8baa0_113 .array/port v0x1f8baa0, 113;
E_0x1f6db80/28 .event anyedge, v0x1f8baa0_110, v0x1f8baa0_111, v0x1f8baa0_112, v0x1f8baa0_113;
v0x1f8baa0_114 .array/port v0x1f8baa0, 114;
v0x1f8baa0_115 .array/port v0x1f8baa0, 115;
v0x1f8baa0_116 .array/port v0x1f8baa0, 116;
v0x1f8baa0_117 .array/port v0x1f8baa0, 117;
E_0x1f6db80/29 .event anyedge, v0x1f8baa0_114, v0x1f8baa0_115, v0x1f8baa0_116, v0x1f8baa0_117;
v0x1f8baa0_118 .array/port v0x1f8baa0, 118;
v0x1f8baa0_119 .array/port v0x1f8baa0, 119;
v0x1f8baa0_120 .array/port v0x1f8baa0, 120;
v0x1f8baa0_121 .array/port v0x1f8baa0, 121;
E_0x1f6db80/30 .event anyedge, v0x1f8baa0_118, v0x1f8baa0_119, v0x1f8baa0_120, v0x1f8baa0_121;
v0x1f8baa0_122 .array/port v0x1f8baa0, 122;
v0x1f8baa0_123 .array/port v0x1f8baa0, 123;
v0x1f8baa0_124 .array/port v0x1f8baa0, 124;
v0x1f8baa0_125 .array/port v0x1f8baa0, 125;
E_0x1f6db80/31 .event anyedge, v0x1f8baa0_122, v0x1f8baa0_123, v0x1f8baa0_124, v0x1f8baa0_125;
v0x1f8baa0_126 .array/port v0x1f8baa0, 126;
v0x1f8baa0_127 .array/port v0x1f8baa0, 127;
E_0x1f6db80/32 .event anyedge, v0x1f8baa0_126, v0x1f8baa0_127;
E_0x1f6db80 .event/or E_0x1f6db80/0, E_0x1f6db80/1, E_0x1f6db80/2, E_0x1f6db80/3, E_0x1f6db80/4, E_0x1f6db80/5, E_0x1f6db80/6, E_0x1f6db80/7, E_0x1f6db80/8, E_0x1f6db80/9, E_0x1f6db80/10, E_0x1f6db80/11, E_0x1f6db80/12, E_0x1f6db80/13, E_0x1f6db80/14, E_0x1f6db80/15, E_0x1f6db80/16, E_0x1f6db80/17, E_0x1f6db80/18, E_0x1f6db80/19, E_0x1f6db80/20, E_0x1f6db80/21, E_0x1f6db80/22, E_0x1f6db80/23, E_0x1f6db80/24, E_0x1f6db80/25, E_0x1f6db80/26, E_0x1f6db80/27, E_0x1f6db80/28, E_0x1f6db80/29, E_0x1f6db80/30, E_0x1f6db80/31, E_0x1f6db80/32;
S_0x1f8b6a0 .scope begin, "$unm_blk_5" "$unm_blk_5" 4 37, 4 37 0, S_0x1f8af50;
 .timescale 0 0;
v0x1f8b8a0_0 .var/i "index", 31 0;
S_0x1f8d880 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 296, 3 296 0, S_0x1f65d00;
 .timescale -12 -12;
E_0x1f6de70 .event anyedge, v0x1f8e680_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1f8e680_0;
    %nor/r;
    %assign/vec4 v0x1f8e680_0, 0;
    %wait E_0x1f6de70;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1f88d00;
T_4 ;
    %wait E_0x1f27880;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f8a1d0_0, 0;
    %wait E_0x1f27880;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f8a1d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f8a100_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f8a5b0_0, 0;
    %pushi/vec4 127, 0, 7;
    %assign/vec4 v0x1f8a420_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x1f8a850_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f8a9e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f8aa80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f8a100_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x1f8a060_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1f892b0_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0x1f88f70;
    %join;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1f897b0;
    %join;
    %wait E_0x1f27880;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f8a1d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f8a100_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x1f8a060_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f8a100_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x1f8a420_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x1f8a850_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f8a9e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f8aa80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f8a5b0_0, 0;
    %wait E_0x1f0a9f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f8a1d0_0, 0;
    %wait E_0x1f27880;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f8aa80_0, 0;
    %wait E_0x1f27880;
    %pushi/vec4 2, 0, 7;
    %assign/vec4 v0x1f8a420_0, 0;
    %wait E_0x1f27880;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f8aa80_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1f27880;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x1f8a420_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f8a9e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f8aa80_0, 0;
    %wait E_0x1f27880;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f8aa80_0, 0;
    %pushi/vec4 8, 0, 32;
T_4.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.3, 5;
    %jmp/1 T_4.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1f27880;
    %jmp T_4.2;
T_4.3 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1f897b0;
    %join;
    %wait E_0x1f27880;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f8a1d0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x1f8a060_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f8a100_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x1f8a420_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x1f8a850_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f8a9e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f8aa80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f8a5b0_0, 0;
    %wait E_0x1f0a9f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f8a1d0_0, 0;
    %wait E_0x1f27880;
    %wait E_0x1f27880;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f8aa80_0, 0;
    %wait E_0x1f27880;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f8aa80_0, 0;
    %wait E_0x1f27880;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f8aa80_0, 0;
    %pushi/vec4 16, 0, 7;
    %assign/vec4 v0x1f8a420_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f8a9e0_0, 0;
    %wait E_0x1f27880;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f8aa80_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.5, 5;
    %jmp/1 T_4.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1f27880;
    %jmp T_4.4;
T_4.5 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x1f8a420_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f8a9e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f8aa80_0, 0;
    %wait E_0x1f27880;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f8aa80_0, 0;
    %wait E_0x1f27880;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f8aa80_0, 0;
    %pushi/vec4 32, 0, 7;
    %assign/vec4 v0x1f8a420_0, 0;
    %wait E_0x1f27880;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f8aa80_0, 0;
    %pushi/vec4 3, 0, 32;
T_4.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.7, 5;
    %jmp/1 T_4.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1f27880;
    %jmp T_4.6;
T_4.7 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1f897b0;
    %join;
    %pushi/vec4 1000, 0, 32;
T_4.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.9, 5;
    %jmp/1 T_4.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1f27ad0;
    %vpi_func 3 201 "$urandom" 32 {0 0 0};
    %pad/u 17;
    %split/vec4 1;
    %assign/vec4 v0x1f8aa80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f8a9e0_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x1f8a850_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x1f8a060_0, 0;
    %assign/vec4 v0x1f8a100_0, 0;
    %vpi_func 3 202 "$urandom" 32 {0 0 0};
    %pad/u 7;
    %assign/vec4 v0x1f8a420_0, 0;
    %vpi_func 3 203 "$urandom_range" 32, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000011111 {0 0 0};
    %nor/r;
    %assign/vec4 v0x1f8a5b0_0, 0;
    %jmp T_4.8;
T_4.9 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 206 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x1f177e0;
T_5 ;
    %wait E_0x1f28630;
    %load/vec4 v0x1f87f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %fork t_1, S_0x1f41f70;
    %jmp t_0;
    .scope S_0x1f41f70;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1f55350_0, 0, 32;
T_5.2 ; Top of for-loop 
    %load/vec4 v0x1f55350_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 4, v0x1f55350_0;
    %store/vec4a v0x1f88100, 4, 0;
T_5.4 ; for-loop step statement
    %load/vec4 v0x1f55350_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1f55350_0, 0, 32;
    %jmp T_5.2;
T_5.3 ; for-loop exit label
    %end;
    .scope S_0x1f177e0;
t_0 %join;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x1f882a0_0, 0, 7;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x1f88600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %load/vec4 v0x1f882a0_0;
    %load/vec4 v0x1f88540_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x1f882a0_0, 0;
T_5.5 ;
    %load/vec4 v0x1f88ae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %load/vec4 v0x1f887a0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1f88100, 4;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_5.11, 5;
    %load/vec4 v0x1f88a20_0;
    %and;
T_5.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.9, 8;
    %load/vec4 v0x1f887a0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1f88100, 4;
    %addi 1, 0, 2;
    %load/vec4 v0x1f887a0_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1f88100, 0, 4;
    %jmp T_5.10;
T_5.9 ;
    %load/vec4 v0x1f887a0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1f88100, 4;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_5.14, 5;
    %load/vec4 v0x1f88a20_0;
    %nor/r;
    %and;
T_5.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %load/vec4 v0x1f887a0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1f88100, 4;
    %subi 1, 0, 2;
    %load/vec4 v0x1f887a0_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1f88100, 0, 4;
T_5.12 ;
T_5.10 ;
    %load/vec4 v0x1f88880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.15, 8;
    %load/vec4 v0x1f886c0_0;
    %load/vec4 v0x1f88a20_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x1f882a0_0, 0;
T_5.15 ;
T_5.7 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x1f8af50;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1f8cd70_0, 0, 32;
T_6.0 ; Top of for-loop 
    %load/vec4 v0x1f8cd70_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_6.1, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 4, v0x1f8cd70_0;
    %store/vec4a v0x1f8baa0, 4, 0;
T_6.2 ; for-loop step statement
    %load/vec4 v0x1f8cd70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1f8cd70_0, 0, 32;
    %jmp T_6.0;
T_6.1 ; for-loop exit label
    %end;
    .thread T_6;
    .scope S_0x1f8af50;
T_7 ;
    %wait E_0x1f28630;
    %load/vec4 v0x1f8cb60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x1f8b9a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1f8cd70_0, 0, 32;
T_7.2 ; Top of for-loop 
    %load/vec4 v0x1f8cd70_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 3, v0x1f8cd70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1f8baa0, 0, 4;
T_7.4 ; for-loop step statement
    %load/vec4 v0x1f8cd70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1f8cd70_0, 0, 32;
    %jmp T_7.2;
T_7.3 ; for-loop exit label
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x1f8d5d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.5, 8;
    %fork t_3, S_0x1f8b6a0;
    %jmp t_2;
    .scope S_0x1f8b6a0;
t_3 ;
    %load/vec4 v0x1f8d3d0_0;
    %pad/u 32;
    %load/vec4 v0x1f8d1d0_0;
    %pad/u 32;
    %xor;
    %store/vec4 v0x1f8b8a0_0, 0, 32;
    %load/vec4 v0x1f8d4e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.7, 8;
    %ix/getv/s 4, v0x1f8b8a0_0;
    %load/vec4a v0x1f8baa0, 4;
    %cmpi/u 3, 0, 2;
    %jmp/0xz  T_7.9, 5;
    %ix/getv/s 4, v0x1f8b8a0_0;
    %load/vec4a v0x1f8baa0, 4;
    %addi 1, 0, 2;
    %ix/getv/s 3, v0x1f8b8a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1f8baa0, 0, 4;
T_7.9 ;
    %jmp T_7.8;
T_7.7 ;
    %ix/getv/s 4, v0x1f8b8a0_0;
    %load/vec4a v0x1f8baa0, 4;
    %cmpi/u 0, 0, 2;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_7.11, 5;
    %ix/getv/s 4, v0x1f8b8a0_0;
    %load/vec4a v0x1f8baa0, 4;
    %subi 1, 0, 2;
    %ix/getv/s 3, v0x1f8b8a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1f8baa0, 0, 4;
T_7.11 ;
T_7.8 ;
    %load/vec4 v0x1f8d2e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.13, 8;
    %load/vec4 v0x1f8d1d0_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x1f8d4e0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x1f8b9a0_0, 0;
    %jmp T_7.14;
T_7.13 ;
    %load/vec4 v0x1f8b9a0_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x1f8d4e0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x1f8b9a0_0, 0;
T_7.14 ;
    %end;
    .scope S_0x1f8af50;
t_2 %join;
    %jmp T_7.6;
T_7.5 ;
    %load/vec4 v0x1f8d130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.15, 8;
    %load/vec4 v0x1f8b9a0_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x1f8d070_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x1f8b9a0_0, 0;
T_7.15 ;
T_7.6 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x1f8af50;
T_8 ;
    %wait E_0x1f6db80;
    %load/vec4 v0x1f8b9a0_0;
    %store/vec4 v0x1f8ce80_0, 0, 7;
    %load/vec4 v0x1f8cf60_0;
    %load/vec4 v0x1f8b9a0_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1f8baa0, 4;
    %cmpi/u 2, 0, 2;
    %flag_inv 5; GE is !LT
    %flag_mov 8, 5;
    %jmp/0 T_8.0, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_8.1, 8;
T_8.0 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_8.1, 8;
 ; End of false expr.
    %blend;
T_8.1;
    %store/vec4 v0x1f8d070_0, 0, 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x1f65d00;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f8e0d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f8e680_0, 0, 1;
    %end;
    .thread T_9, $init;
    .scope S_0x1f65d00;
T_10 ;
T_10.0 ;
    %delay 5, 0;
    %load/vec4 v0x1f8e0d0_0;
    %inv;
    %store/vec4 v0x1f8e0d0_0, 0, 1;
    %jmp T_10.0;
T_10.1 ;
    %end;
    .thread T_10;
    .scope S_0x1f65d00;
T_11 ;
    %vpi_call/w 3 249 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 250 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1f89ec0_0, v0x1f8e8f0_0, v0x1f8e0d0_0, v0x1f8e030_0, v0x1f8e540_0, v0x1f8e360_0, v0x1f8ec50_0, v0x1f8ebb0_0, v0x1f8ea50_0, v0x1f8e990_0, v0x1f8eaf0_0, v0x1f8e4a0_0, v0x1f8e400_0, v0x1f8e2c0_0, v0x1f8e170_0 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x1f65d00;
T_12 ;
    %load/vec4 v0x1f8e5e0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0x1f8e5e0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1f8e5e0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 305 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_taken", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_12.1;
T_12.0 ;
    %vpi_call/w 3 306 "$display", "Hint: Output '%s' has no mismatches.", "predict_taken" {0 0 0};
T_12.1 ;
    %load/vec4 v0x1f8e5e0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %load/vec4 v0x1f8e5e0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1f8e5e0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 307 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_history", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_12.3;
T_12.2 ;
    %vpi_call/w 3 308 "$display", "Hint: Output '%s' has no mismatches.", "predict_history" {0 0 0};
T_12.3 ;
    %load/vec4 v0x1f8e5e0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1f8e5e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 310 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 311 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1f8e5e0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1f8e5e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 312 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_12, $final;
    .scope S_0x1f65d00;
T_13 ;
    %wait E_0x1f27ad0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1f8e5e0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f8e5e0_0, 4, 32;
    %load/vec4 v0x1f8e740_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x1f8e5e0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.2, 4;
    %vpi_func 3 323 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f8e5e0_0, 4, 32;
T_13.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1f8e5e0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f8e5e0_0, 4, 32;
T_13.0 ;
    %load/vec4 v0x1f8e4a0_0;
    %load/vec4 v0x1f8e4a0_0;
    %load/vec4 v0x1f8e400_0;
    %xor;
    %load/vec4 v0x1f8e4a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_13.4, 6;
    %load/vec4 v0x1f8e5e0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.6, 4;
    %vpi_func 3 327 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f8e5e0_0, 4, 32;
T_13.6 ;
    %load/vec4 v0x1f8e5e0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f8e5e0_0, 4, 32;
T_13.4 ;
    %load/vec4 v0x1f8e2c0_0;
    %load/vec4 v0x1f8e2c0_0;
    %load/vec4 v0x1f8e170_0;
    %xor;
    %load/vec4 v0x1f8e2c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_13.8, 6;
    %load/vec4 v0x1f8e5e0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.10, 4;
    %vpi_func 3 330 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f8e5e0_0, 4, 32;
T_13.10 ;
    %load/vec4 v0x1f8e5e0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f8e5e0_0, 4, 32;
T_13.8 ;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/gshare/gshare_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can5_depth5/human/gshare/iter1/response3/top_module.sv";
