
---------- Begin Simulation Statistics ----------
final_tick                               2000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1784629                       # Simulator instruction rate (inst/s)
host_mem_usage                              201498604                       # Number of bytes of host memory used
host_op_rate                                  1988069                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1635.35                       # Real time elapsed on the host
host_tick_rate                              654821357                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2918488819                       # Number of instructions simulated
sim_ops                                    3251183821                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.070861                       # Number of seconds simulated
sim_ticks                                1070860736513                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                    42                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       304280                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        608543                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.Branches                 137209438                       # Number of branches fetched
system.switch_cpus.committedInsts           918488818                       # Number of instructions committed
system.switch_cpus.committedOps            1023237346                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles               2568011357                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles         2568011357                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads    264227184                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes    258688280                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts    117123763                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls            11125303                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses     875454476                       # Number of integer alu accesses
system.switch_cpus.num_int_insts            875454476                       # number of integer instructions
system.switch_cpus.num_int_register_reads   1388125943                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes    809053975                       # number of times the integer registers were written
system.switch_cpus.num_load_insts           217022774                       # Number of load instructions
system.switch_cpus.num_mem_refs             304628031                       # number of memory refs
system.switch_cpus.num_store_insts           87605257                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses      91688052                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts             91688052                       # number of vector instructions
system.switch_cpus.num_vec_register_reads    119882313                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes     72591242                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0      0.00%      0.00% # Class of executed instruction
system.switch_cpus.op_class::IntAlu         622125193     60.80%     60.80% # Class of executed instruction
system.switch_cpus.op_class::IntMult         36008526      3.52%     64.32% # Class of executed instruction
system.switch_cpus.op_class::IntDiv            692322      0.07%     64.39% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd        11509848      1.12%     65.51% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp         7615923      0.74%     66.26% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt         3133572      0.31%     66.56% # Class of executed instruction
system.switch_cpus.op_class::FloatMult       10385247      1.01%     67.58% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc     12496304      1.22%     68.80% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv         1748092      0.17%     68.97% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc       12202010      1.19%     70.16% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     70.16% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     70.16% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     70.16% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu           692320      0.07%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0      0.00%     70.23% # Class of executed instruction
system.switch_cpus.op_class::MemRead        217022774     21.21%     91.44% # Class of executed instruction
system.switch_cpus.op_class::MemWrite        87605257      8.56%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total         1023237388                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests           27                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            3                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2660841                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           43                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5321682                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             46                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             294227                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       110457                       # Transaction distribution
system.membus.trans_dist::CleanEvict           193808                       # Transaction distribution
system.membus.trans_dist::ReadExReq             10051                       # Transaction distribution
system.membus.trans_dist::ReadExResp            10051                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        294227                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port       456602                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port       456219                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       912821                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 912821                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port     26545664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port     26540416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     53086080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                53086080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            304278                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  304278    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              304278                       # Request fanout histogram
system.membus.reqLayer0.occupancy           891986437                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           892177869                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2866600151                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2614174                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1207078                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1758060                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            46667                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           46667                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2614174                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      7982523                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               7982523                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    480955136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              480955136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          304297                       # Total snoops (count)
system.tol2bus.snoopTraffic                  14138496                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2965138                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000026                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.005259                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2965065    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     70      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      3      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2965138                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4048305222                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        5547853485                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.data     19480832                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total          19480832                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks      7064832                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total        7064832                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.data       152194                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             152194                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks        55194                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total             55194                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.data     18191751                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total             18191751                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks       6597340                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total             6597340                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks       6597340                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data     18191751                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total            24789091                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples    110388.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples    304265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.003269513838                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds         6159                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds         6159                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState             786258                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState            104294                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                     152194                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                     55194                       # Number of write requests accepted
system.mem_ctrls0.readBursts                   304388                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                  110388                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                   123                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0            18641                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1            18547                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2            19236                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3            18888                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4            19149                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5            19678                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6            19745                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7            21103                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8            18598                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9            18589                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10           19815                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11           19167                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12           18821                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13           18940                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14           17594                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15           17754                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0             6758                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1             6290                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2             7226                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3             6784                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4             6498                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5             6861                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6             7284                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7             8620                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8             7276                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9             6876                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10            7082                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11            7356                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12            6676                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13            6664                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14            5804                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15            6312                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.02                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                  5043669584                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat                1521325000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat            10748638334                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    16576.57                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               35326.57                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                  203546                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                  50775                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                66.90                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               46.00                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6               304388                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6              110388                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                 152138                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                 152127                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                  5905                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                  5909                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                  6162                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                  6163                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                  6162                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                  6160                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                  6159                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                  6159                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                  6159                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                  6159                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                  6159                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                  6159                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                  6159                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                  6159                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                  6159                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                  6159                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                  6159                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                  6159                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     4                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples       160311                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   165.531049                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   141.274298                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   133.696404                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        11679      7.29%      7.29% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255       129443     80.74%     88.03% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383         5568      3.47%     91.50% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511         3650      2.28%     93.78% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639         3432      2.14%     95.92% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767         3217      2.01%     97.93% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895         3318      2.07%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023            3      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total       160311                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples         6159                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     49.398441                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    46.949759                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    15.746130                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::8-15             6      0.10%      0.10% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-23          105      1.70%      1.80% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-31          516      8.38%     10.18% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-39         1040     16.89%     27.07% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-47         1372     22.28%     49.34% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-55         1147     18.62%     67.97% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-63          811     13.17%     81.13% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-71          575      9.34%     90.47% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-79          307      4.98%     95.45% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-87          159      2.58%     98.04% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::88-95           68      1.10%     99.14% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::96-103           33      0.54%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::104-111           11      0.18%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::112-119            4      0.06%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::120-127            4      0.06%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::128-135            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total         6159                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples         6159                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.919630                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.914820                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.401203                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16             252      4.09%      4.09% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17               3      0.05%      4.14% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18            5896     95.73%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19               4      0.06%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20               4      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total         6159                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM              19472960                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                   7872                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                7063488                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys               19480832                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys             7064832                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                       18.18                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        6.60                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                    18.19                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     6.60                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.19                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.14                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1070838111534                       # Total gap between requests
system.mem_ctrls0.avgGap                   5163452.62                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.data     19472960                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks      7063488                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.data 18184400.021434161812                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 6596084.587992782705                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data       304388                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks       110388                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data  10748638334                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 24659743204522                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     35312.29                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks 223391520.86                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   61.33                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy           550893840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy           292807020                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy         1065844920                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy         282120120                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy     98779780200                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    328026266880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      513530381460                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       479.549174                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 851739874326                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 183362542187                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy           593726700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy           315573225                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy         1106607180                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy         293995620                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    105352763130                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    322489416480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      514684750815                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       480.627157                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 837274988983                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 197827427530                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.data     19466752                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total          19466752                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks      7073664                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total        7073664                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.data       152084                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total             152084                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks        55263                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total             55263                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.data     18178603                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total             18178603                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks       6605587                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total             6605587                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks       6605587                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data     18178603                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total            24784190                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples    110526.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples    304033.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.002794572178                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds         6163                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds         6163                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState             786018                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState            104413                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                     152084                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                     55263                       # Number of write requests accepted
system.mem_ctrls1.readBursts                   304168                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                  110526                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                   135                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0            18688                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1            18445                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2            19506                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3            18912                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4            19020                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5            19571                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6            19608                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7            21085                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8            18686                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9            18560                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10           19766                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11           19162                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12           18946                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13           18834                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14           17478                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15           17766                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0             6850                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1             6376                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2             7214                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3             6896                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4             6433                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5             6790                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6             7246                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7             8650                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8             7292                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9             6824                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10            7234                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11            7142                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12            6842                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13            6682                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14            5694                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15            6344                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.00                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                  5040616668                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                1520165000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat            10741235418                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    16579.18                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               35329.18                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                  203416                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                  50877                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                66.91                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               46.03                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6               304168                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6              110526                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                 152019                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                 152014                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                  5946                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                  5951                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                  6163                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                  6163                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                  6163                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                  6163                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                  6163                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                  6163                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                  6163                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                  6163                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                  6163                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                  6163                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                  6163                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                  6163                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                  6163                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                  6163                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                  6163                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                  6163                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     6                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples       160249                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   165.559149                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   141.292969                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   133.750626                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        11592      7.23%      7.23% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255       129591     80.87%     88.10% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383         5396      3.37%     91.47% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511         3629      2.26%     93.73% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639         3491      2.18%     95.91% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767         3268      2.04%     97.95% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895         3276      2.04%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023            5      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total       160249                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples         6163                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     49.330683                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    46.971504                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    15.313579                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::8-11             1      0.02%      0.02% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::12-15            4      0.06%      0.08% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-19           32      0.52%      0.60% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::20-23           87      1.41%      2.01% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-27          161      2.61%      4.62% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::28-31          321      5.21%      9.83% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-35          454      7.37%     17.20% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::36-39          610      9.90%     27.10% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-43          628     10.19%     37.29% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::44-47          651     10.56%     47.85% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-51          642     10.42%     58.27% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::52-55          562      9.12%     67.39% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-59          505      8.19%     75.58% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::60-63          414      6.72%     82.30% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-67          294      4.77%     87.07% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::68-71          266      4.32%     91.38% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-75          151      2.45%     93.83% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::76-79          134      2.17%     96.01% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-83           88      1.43%     97.44% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::84-87           48      0.78%     98.22% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::88-91           37      0.60%     98.82% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::92-95           24      0.39%     99.20% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::96-99           21      0.34%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::100-103           13      0.21%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::104-107            8      0.13%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::108-111            4      0.06%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::112-115            2      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::120-123            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total         6163                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples         6163                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.931040                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.926988                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.367826                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16             213      3.46%      3.46% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17               5      0.08%      3.54% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18            5939     96.37%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19               6      0.10%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total         6163                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM              19458112                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                   8640                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                7072576                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys               19466752                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys             7073664                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                       18.17                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        6.60                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                    18.18                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     6.61                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.19                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.14                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1070809680057                       # Total gap between requests
system.mem_ctrls1.avgGap                   5164336.50                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.data     19458112                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks      7072576                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.data 18170534.539683144540                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 6604571.219064525329                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data       304168                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks       110526                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data  10741235418                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 24658949166154                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     35313.50                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks 223105415.61                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   61.34                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy           550615380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy           292659015                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy         1065273720                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy         282161880                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy     99180111150                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    327687439200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      513590928825                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       479.605715                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 850859987989                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 184242428524                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy           593562480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy           315485940                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy         1105521900                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy         294695100                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    105267098400                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    322561555200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      514670587500                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       480.613930                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 837464770284                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 197637646229                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data      2356563                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2356563                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data      2356563                       # number of overall hits
system.l2.overall_hits::total                 2356563                       # number of overall hits
system.l2.demand_misses::.switch_cpus.data       304278                       # number of demand (read+write) misses
system.l2.demand_misses::total                 304278                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.data       304278                       # number of overall misses
system.l2.overall_misses::total                304278                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.data  26188386462                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      26188386462                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  26188386462                       # number of overall miss cycles
system.l2.overall_miss_latency::total     26188386462                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.data      2660841                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2660841                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      2660841                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2660841                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.114354                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.114354                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.114354                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.114354                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.data 86067.301816                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86067.301816                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 86067.301816                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86067.301816                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              110457                       # number of writebacks
system.l2.writebacks::total                    110457                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.data       304278                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            304278                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       304278                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           304278                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.data  23584482600                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  23584482600                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  23584482600                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  23584482600                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.114354                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.114354                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.114354                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.114354                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 77509.654329                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77509.654329                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 77509.654329                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77509.654329                       # average overall mshr miss latency
system.l2.replacements                         304297                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1096621                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1096621                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1096621                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1096621                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           14                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            14                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        36616                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 36616                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        10051                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               10051                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    904450482                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     904450482                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        46667                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             46667                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.215377                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.215377                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 89986.118993                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 89986.118993                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        10051                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          10051                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    818284825                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    818284825                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.215377                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.215377                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 81413.274799                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 81413.274799                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      2319947                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2319947                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       294227                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          294227                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  25283935980                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  25283935980                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      2614174                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2614174                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.112551                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.112551                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 85933.432282                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85933.432282                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       294227                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       294227                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  22766197775                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  22766197775                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.112551                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.112551                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 77376.303925                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77376.303925                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l2.tags.total_refs                    14516742                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    337065                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     43.068079                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       3.603295                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      5996.853309                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data 26767.543396                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000110                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.183009                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.816881                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          320                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2532                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        29907                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  85450777                       # Number of tag accesses
system.l2.tags.data_accesses                 85450777                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    929139263487                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   1070860736513                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2000204366                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    918488861                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2918693227                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2000204366                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    918488861                       # number of overall hits
system.cpu.icache.overall_hits::total      2918693227                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          872                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            872                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          872                       # number of overall misses
system.cpu.icache.overall_misses::total           872                       # number of overall misses
system.cpu.icache.demand_accesses::.cpu.inst   2000205238                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    918488861                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2918694099                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2000205238                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    918488861                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2918694099                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          248                       # number of writebacks
system.cpu.icache.writebacks::total               248                       # number of writebacks
system.cpu.icache.replacements                    248                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2000204366                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    918488861                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2918693227                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          872                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           872                       # number of ReadReq misses
system.cpu.icache.ReadReq_accesses::.cpu.inst   2000205238                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    918488861                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2918694099                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.935379                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2918694099                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               872                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          3347126.260321                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   623.935379                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999896                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999896                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses      113829070733                       # Number of tag accesses
system.cpu.icache.tags.data_accesses     113829070733                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    633437558                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    291009786                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        924447344                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    633437558                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    291009786                       # number of overall hits
system.cpu.dcache.overall_hits::total       924447344                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      6104164                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      2660806                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        8764970                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      6104164                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      2660806                       # number of overall misses
system.cpu.dcache.overall_misses::total       8764970                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  52372455723                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  52372455723                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  52372455723                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  52372455723                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    639541722                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    293670592                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    933212314                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    639541722                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    293670592                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    933212314                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.009545                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.009061                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.009392                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.009545                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.009061                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.009392                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 19682.929053                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  5975.200796                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 19682.929053                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  5975.200796                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      3912628                       # number of writebacks
system.cpu.dcache.writebacks::total           3912628                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      2660806                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2660806                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      2660806                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2660806                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  50153343519                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  50153343519                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  50153343519                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  50153343519                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.009061                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002851                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.009061                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002851                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 18848.929053                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 18848.929053                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 18848.929053                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 18848.929053                       # average overall mshr miss latency
system.cpu.dcache.replacements                8764826                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    453548561                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    209642353                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       663190914                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      5768968                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      2614139                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       8383107                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  51050014866                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  51050014866                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    459317529                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    212256492                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    671574021                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.012560                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.012316                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.012483                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 19528.424030                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  6089.629402                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      2614139                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2614139                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  48869822940                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  48869822940                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.012316                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003893                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 18694.424030                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18694.424030                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    179888997                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data     81367433                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      261256430                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       335196                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        46667                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       381863                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   1322440857                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1322440857                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    180224193                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     81414100                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    261638293                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001860                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000573                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001460                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 28337.815951                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  3463.129072                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        46667                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        46667                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   1283520579                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1283520579                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000573                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000178                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 27503.815951                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 27503.815951                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     13495614                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data      6231143                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     19726757                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data           77                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data           35                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          112                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data       383223                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       383223                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     13495691                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data      6231178                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     19726869                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000006                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000006                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000006                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 10949.228571                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total  3421.633929                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data           35                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           35                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data       354033                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       354033                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000006                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 10115.228571                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10115.228571                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     13495691                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data      6231178                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     19726869                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     13495691                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data      6231178                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     19726869                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999299                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           972666052                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           8765082                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            110.970559                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   136.485304                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   119.513996                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.533146                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.466852                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          147                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           41                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           43                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       31134078746                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      31134078746                       # Number of data accesses

---------- End Simulation Statistics   ----------
