hdls:
  - spi_funnel_tb.vhdl
  - +/makestuff/sim-utils/vhdl
  - +/makestuff/spi-master/vhdl

signals:
  - dispClk
  - reset
  - uut.sstate
  - uut.rstate
  - uut.byteWide
  - ---
  - uut.cpuByteWide_in
  - uut.cpuWrData_in
  - uut.cpuWrValid_in
  - uut.cpuRdData_out
  - ---
  - spi_master.state
  - ---
  - uut.sendData_out
  - uut.sendValid_out
  - uut.sendReady_in
  - ---
  - uut.recvData_in
  - uut.recvValid_in
  - uut.recvReady_out
  - ---
  - spiClk
  - spiDataOut
  - spiDataIn
