/// Auto-generated register definitions for FPU
/// Device: STM32F407
/// Vendor: STMicro
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>

namespace alloy::hal::st::stm32f4::stm32f407::fpu {

// ============================================================================
// FPU - Floting point unit
// Base Address: 0xE000EF34
// ============================================================================

/// FPU Register Structure
struct FPU_Registers {

    /// Floating-point context control
          register
    /// Offset: 0x0000
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t FPCCR;

    /// Floating-point context address
          register
    /// Offset: 0x0004
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t FPCAR;

    /// Floating-point status control
          register
    /// Offset: 0x0008
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t FPSCR;
};

static_assert(sizeof(FPU_Registers) >= 12, "FPU_Registers size mismatch");

/// FPU peripheral instance
constexpr FPU_Registers* FPU = 
    reinterpret_cast<FPU_Registers*>(0xE000EF34);

}  // namespace alloy::hal::st::stm32f4::stm32f407::fpu
