// Seed: 721641259
module module_0;
  tri1 id_1;
  ;
  tri1 id_2;
  assign id_2 = -1;
  assign module_1.id_0 = 0;
  assign id_1#(
      .id_2(1 & 1),
      .id_1(-1),
      .id_2(1)
  ) = 1;
  assign module_2.id_1 = 0;
endmodule
module module_1 (
    output logic id_0,
    input wor id_1,
    input supply0 id_2,
    input tri0 id_3,
    output tri id_4,
    input supply1 id_5
);
  always_comb id_0 <= id_5;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_11;
  inout wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  inout logic [7:0] id_2;
  inout tri1 id_1;
  wire id_12;
  module_0 modCall_1 ();
  assign id_1 = 1;
  logic id_13;
  assign id_7 = id_3;
  tri0 id_14 = 1'd0;
  assign id_3 = id_2[1+1];
endmodule
