
*** Running vivado
    with args -log audioHintOutput.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source audioHintOutput.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source audioHintOutput.tcl -notrace
Command: synth_design -top audioHintOutput -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1044 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 347.176 ; gain = 101.500
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'audioHintOutput' [C:/Reaction_Timer/reaction_timer_kai.srcs/sources_1/new/audioHintOutput.v:25]
	Parameter PLAYING_CLOCK_THRESHOLD bound to: 1000 - type: integer 
	Parameter STATE_IDLE bound to: 1'b0 
	Parameter STATE_PLAYING bound to: 1'b1 
	Parameter SINE_WAVE_SAMPLE bound to: 8'b10000000 
INFO: [Synth 8-638] synthesizing module 'edgeDetector' [C:/Reaction_Timer/reaction_timer_kai.srcs/sources_1/new/edgeDetector.v:26]
INFO: [Synth 8-256] done synthesizing module 'edgeDetector' (1#1) [C:/Reaction_Timer/reaction_timer_kai.srcs/sources_1/new/edgeDetector.v:26]
WARNING: [Synth 8-350] instance 'startPlayingDetector' of module 'edgeDetector' requires 6 connections, but only 5 given [C:/Reaction_Timer/reaction_timer_kai.srcs/sources_1/new/audioHintOutput.v:56]
WARNING: [Synth 8-350] instance 'stopPlayingDetector' of module 'edgeDetector' requires 6 connections, but only 5 given [C:/Reaction_Timer/reaction_timer_kai.srcs/sources_1/new/audioHintOutput.v:64]
INFO: [Synth 8-638] synthesizing module 'audioPwmModem' [C:/Reaction_Timer/reaction_timer_kai.srcs/sources_1/new/audioPwmModem.v:23]
	Parameter PLAYING_CLOCK_THRESHOLD bound to: 232 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'audioPwmModem' (2#1) [C:/Reaction_Timer/reaction_timer_kai.srcs/sources_1/new/audioPwmModem.v:23]
WARNING: [Synth 8-3848] Net in_100MHzClock in module/entity audioHintOutput does not have driver. [C:/Reaction_Timer/reaction_timer_kai.srcs/sources_1/new/audioHintOutput.v:58]
INFO: [Synth 8-256] done synthesizing module 'audioHintOutput' (3#1) [C:/Reaction_Timer/reaction_timer_kai.srcs/sources_1/new/audioHintOutput.v:25]
WARNING: [Synth 8-3917] design audioHintOutput has port out_audioSd driven by constant 1
WARNING: [Synth 8-3331] design audioHintOutput has unconnected port in_clock
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 399.602 ; gain = 153.926
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin startPlayingDetector:in_clock to constant 0 [C:/Reaction_Timer/reaction_timer_kai.srcs/sources_1/new/audioHintOutput.v:56]
WARNING: [Synth 8-3295] tying undriven pin stopPlayingDetector:in_clock to constant 0 [C:/Reaction_Timer/reaction_timer_kai.srcs/sources_1/new/audioHintOutput.v:64]
WARNING: [Synth 8-3295] tying undriven pin audioHintPwmModem:in_clock to constant 0 [C:/Reaction_Timer/reaction_timer_kai.srcs/sources_1/new/audioHintOutput.v:78]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 399.602 ; gain = 153.926
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Reaction_Timer/reaction_timer_kai.srcs/constrs_1/new/reactionTimer_Nexys4DDR_constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'in_100MHzClock'. [C:/Reaction_Timer/reaction_timer_kai.srcs/constrs_1/new/reactionTimer_Nexys4DDR_constraints.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Reaction_Timer/reaction_timer_kai.srcs/constrs_1/new/reactionTimer_Nexys4DDR_constraints.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'in_100MHzClock'. [C:/Reaction_Timer/reaction_timer_kai.srcs/constrs_1/new/reactionTimer_Nexys4DDR_constraints.xdc:3]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports in_100MHzClock]'. [C:/Reaction_Timer/reaction_timer_kai.srcs/constrs_1/new/reactionTimer_Nexys4DDR_constraints.xdc:3]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [C:/Reaction_Timer/reaction_timer_kai.srcs/constrs_1/new/reactionTimer_Nexys4DDR_constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Reaction_Timer/reaction_timer_kai.srcs/constrs_1/new/reactionTimer_Nexys4DDR_constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/audioHintOutput_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/audioHintOutput_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 737.344 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 737.344 ; gain = 491.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 737.344 ; gain = 491.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 737.344 ; gain = 491.668
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "accumulator" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lastAudioSample" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 737.344 ; gain = 491.668
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module audioHintOutput 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module edgeDetector 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module audioPwmModem 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "audioHintPwmModem/accumulator" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "audioHintPwmModem/lastAudioSample" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design audioHintOutput has port out_audioSd driven by constant 1
WARNING: [Synth 8-3331] design audioHintOutput has unconnected port in_clock
INFO: [Synth 8-3886] merging instance 'audioHintPwmModem/lastAudioSample_reg[0]' (FDRE) to 'audioHintPwmModem/lastAudioSample_reg[6]'
INFO: [Synth 8-3886] merging instance 'audioHintPwmModem/lastAudioSample_reg[1]' (FDRE) to 'audioHintPwmModem/lastAudioSample_reg[6]'
INFO: [Synth 8-3886] merging instance 'audioHintPwmModem/lastAudioSample_reg[2]' (FDRE) to 'audioHintPwmModem/lastAudioSample_reg[6]'
INFO: [Synth 8-3886] merging instance 'audioHintPwmModem/lastAudioSample_reg[3]' (FDRE) to 'audioHintPwmModem/lastAudioSample_reg[6]'
INFO: [Synth 8-3886] merging instance 'audioHintPwmModem/lastAudioSample_reg[4]' (FDRE) to 'audioHintPwmModem/lastAudioSample_reg[6]'
INFO: [Synth 8-3886] merging instance 'audioHintPwmModem/lastAudioSample_reg[5]' (FDRE) to 'audioHintPwmModem/lastAudioSample_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\audioHintPwmModem/lastAudioSample_reg[6] )
WARNING: [Synth 8-3332] Sequential element (audioHintPwmModem/lastAudioSample_reg[6]) is unused and will be removed from module audioHintOutput.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 737.344 ; gain = 491.668
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 741.047 ; gain = 495.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 741.047 ; gain = 495.371
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (audioHintPwmModem/slowerCounter_reg[7]) is unused and will be removed from module audioHintOutput.
WARNING: [Synth 8-3332] Sequential element (audioHintPwmModem/slowerCounter_reg[6]) is unused and will be removed from module audioHintOutput.
WARNING: [Synth 8-3332] Sequential element (audioHintPwmModem/slowerCounter_reg[5]) is unused and will be removed from module audioHintOutput.
WARNING: [Synth 8-3332] Sequential element (audioHintPwmModem/slowerCounter_reg[4]) is unused and will be removed from module audioHintOutput.
WARNING: [Synth 8-3332] Sequential element (audioHintPwmModem/slowerCounter_reg[3]) is unused and will be removed from module audioHintOutput.
WARNING: [Synth 8-3332] Sequential element (audioHintPwmModem/slowerCounter_reg[2]) is unused and will be removed from module audioHintOutput.
WARNING: [Synth 8-3332] Sequential element (audioHintPwmModem/slowerCounter_reg[1]) is unused and will be removed from module audioHintOutput.
WARNING: [Synth 8-3332] Sequential element (audioHintPwmModem/slowerCounter_reg[0]) is unused and will be removed from module audioHintOutput.
WARNING: [Synth 8-3332] Sequential element (audioHintPwmModem/accumulator_reg[7]) is unused and will be removed from module audioHintOutput.
WARNING: [Synth 8-3332] Sequential element (audioHintPwmModem/accumulator_reg[6]) is unused and will be removed from module audioHintOutput.
WARNING: [Synth 8-3332] Sequential element (audioHintPwmModem/accumulator_reg[5]) is unused and will be removed from module audioHintOutput.
WARNING: [Synth 8-3332] Sequential element (audioHintPwmModem/accumulator_reg[4]) is unused and will be removed from module audioHintOutput.
WARNING: [Synth 8-3332] Sequential element (audioHintPwmModem/accumulator_reg[3]) is unused and will be removed from module audioHintOutput.
WARNING: [Synth 8-3332] Sequential element (audioHintPwmModem/accumulator_reg[2]) is unused and will be removed from module audioHintOutput.
WARNING: [Synth 8-3332] Sequential element (audioHintPwmModem/accumulator_reg[1]) is unused and will be removed from module audioHintOutput.
WARNING: [Synth 8-3332] Sequential element (audioHintPwmModem/accumulator_reg[0]) is unused and will be removed from module audioHintOutput.
WARNING: [Synth 8-3332] Sequential element (audioHintPwmModem/lastAudioSample_reg[7]) is unused and will be removed from module audioHintOutput.
WARNING: [Synth 8-3332] Sequential element (audioHintPwmModem/out_audioPwmWave_reg) is unused and will be removed from module audioHintOutput.
WARNING: [Synth 8-3332] Sequential element (state_reg) is unused and will be removed from module audioHintOutput.
WARNING: [Synth 8-3332] Sequential element (pwmModemEnable_reg) is unused and will be removed from module audioHintOutput.
WARNING: [Synth 8-3332] Sequential element (startPlayingDetector/pipeline_reg[1]) is unused and will be removed from module audioHintOutput.
WARNING: [Synth 8-3332] Sequential element (startPlayingDetector/pipeline_reg[0]) is unused and will be removed from module audioHintOutput.
WARNING: [Synth 8-3332] Sequential element (stopPlayingDetector/pipeline_reg[1]) is unused and will be removed from module audioHintOutput.
WARNING: [Synth 8-3332] Sequential element (stopPlayingDetector/pipeline_reg[0]) is unused and will be removed from module audioHintOutput.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 760.109 ; gain = 514.434
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 760.109 ; gain = 514.434
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 760.109 ; gain = 514.434
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 760.109 ; gain = 514.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 760.109 ; gain = 514.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 760.109 ; gain = 514.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 760.109 ; gain = 514.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |OBUF |     2|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     2|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 760.109 ; gain = 514.434
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 27 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 760.109 ; gain = 176.691
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 760.109 ; gain = 514.434
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 37 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 762.770 ; gain = 530.027
INFO: [Common 17-1381] The checkpoint 'C:/Reaction_Timer/reaction_timer_kai.runs/synth_1/audioHintOutput.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file audioHintOutput_utilization_synth.rpt -pb audioHintOutput_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 762.770 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Mar 28 16:30:15 2018...
