Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate "C:\Users\Justin\Documents\EEC 181 - Senior Design\lab4181\lab4 p1 linux\QSYS_lab4.qsys" --block-symbol-file --output-directory="C:\Users\Justin\Documents\EEC 181 - Senior Design\lab4181\lab4 p1 linux\QSYS_lab4" --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading lab4 p1 linux/QSYS_lab4.qsys
Progress: Reading input file
Progress: Adding alt_vip_itc_0 [alt_vip_itc 14.0]
Progress: Parameterizing module alt_vip_itc_0
Progress: Adding alt_vip_vfr_0 [alt_vip_vfr 14.0]
Progress: Parameterizing module alt_vip_vfr_0
Progress: Adding clk_0 [clock_source 15.0]
Progress: Parameterizing module clk_0
Progress: Adding hps_0 [altera_hps 15.0]
Progress: Parameterizing module hps_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 15.0]
Progress: Parameterizing module jtag_uart_0
Progress: Adding leds [altera_avalon_pio 15.0]
Progress: Parameterizing module leds
Progress: Adding pll_0 [altera_pll 15.0]
Progress: Parameterizing module pll_0
Progress: Adding pll_1 [altera_pll 15.0]
Progress: Parameterizing module pll_1
Progress: Adding switches [altera_avalon_pio 15.0]
Progress: Parameterizing module switches
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 15.0]
Progress: Parameterizing module sysid_qsys_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: QSYS_lab4.alt_vip_vfr_0: The module properties SIMULATION_MODEL_IN_VERILOG and SIMULATION_MODEL_IN_VHDL can not both be set when using the SIMULATION file property: src_hdl/alt_vipvfr131_vfr.v, src_hdl/alt_vipvfr131_vfr_controller.v, src_hdl/alt_vipvfr131_vfr_control_packet_encoder.v, src_hdl/alt_vipvfr131_prc.v, src_hdl/alt_vipvfr131_prc_core.v, src_hdl/alt_vipvfr131_prc_read_master.v, C:/altera/15.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_package.vhd, C:/altera/15.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd, C:/altera/15.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_master.v, C:/altera/15.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_unpack_data.v, C:/altera/15.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_slave.v, C:/altera/15.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_stream_output.v, C:/altera/15.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_pulling_width_adapter.vhd, C:/altera/15.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_general_fifo.vhd, C:/altera/15.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_fifo_usedw_calculator.vhd, C:/altera/15.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_gray_clock_crosser.vhd, C:/altera/15.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_std_logic_vector_delay.vhd, C:/altera/15.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_one_bit_delay.vhd, C:/altera/15.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_logic_fifo.vhd, C:/altera/15.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_ram_fifo.vhd
Info: QSYS_lab4.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: QSYS_lab4.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: QSYS_lab4.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: QSYS_lab4.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: QSYS_lab4.hps_0: Ensure that valid Cortex A9 boot code is available to the HPS system when enabling boot from FPGA and h2f_axi_master interface is connecting to slave component start at address 0x0.
Info: QSYS_lab4.pll_0: The legal reference clock frequency is 50.0 MHz..800.0 MHz
Info: QSYS_lab4.pll_0: Able to implement PLL with user settings
Info: QSYS_lab4.pll_1: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Info: QSYS_lab4.pll_1: Able to implement PLL with user settings
Info: QSYS_lab4.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: QSYS_lab4.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Warning: QSYS_lab4.hps_0: hps_0.f2h_boot_from_fpga must be exported, or connected to a matching conduit.
Warning: QSYS_lab4.pll_0: pll_0.locked must be exported, or connected to a matching conduit.
Warning: QSYS_lab4.pll_1: pll_1.locked must be exported, or connected to a matching conduit.
Warning: QSYS_lab4.alt_vip_vfr_0: Interrupt sender alt_vip_vfr_0.interrupt_sender is not connected to an interrupt receiver
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate "C:\Users\Justin\Documents\EEC 181 - Senior Design\lab4181\lab4 p1 linux\QSYS_lab4.qsys" --synthesis=VERILOG --output-directory="C:\Users\Justin\Documents\EEC 181 - Senior Design\lab4181\lab4 p1 linux\QSYS_lab4\synthesis" --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading lab4 p1 linux/QSYS_lab4.qsys
Progress: Reading input file
Progress: Adding alt_vip_itc_0 [alt_vip_itc 14.0]
Progress: Parameterizing module alt_vip_itc_0
Progress: Adding alt_vip_vfr_0 [alt_vip_vfr 14.0]
Progress: Parameterizing module alt_vip_vfr_0
Progress: Adding clk_0 [clock_source 15.0]
Progress: Parameterizing module clk_0
Progress: Adding hps_0 [altera_hps 15.0]
Progress: Parameterizing module hps_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 15.0]
Progress: Parameterizing module jtag_uart_0
Progress: Adding leds [altera_avalon_pio 15.0]
Progress: Parameterizing module leds
Progress: Adding pll_0 [altera_pll 15.0]
Progress: Parameterizing module pll_0
Progress: Adding pll_1 [altera_pll 15.0]
Progress: Parameterizing module pll_1
Progress: Adding switches [altera_avalon_pio 15.0]
Progress: Parameterizing module switches
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 15.0]
Progress: Parameterizing module sysid_qsys_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: QSYS_lab4.alt_vip_vfr_0: The module properties SIMULATION_MODEL_IN_VERILOG and SIMULATION_MODEL_IN_VHDL can not both be set when using the SIMULATION file property: src_hdl/alt_vipvfr131_vfr.v, src_hdl/alt_vipvfr131_vfr_controller.v, src_hdl/alt_vipvfr131_vfr_control_packet_encoder.v, src_hdl/alt_vipvfr131_prc.v, src_hdl/alt_vipvfr131_prc_core.v, src_hdl/alt_vipvfr131_prc_read_master.v, C:/altera/15.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_package.vhd, C:/altera/15.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd, C:/altera/15.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_master.v, C:/altera/15.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_unpack_data.v, C:/altera/15.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_slave.v, C:/altera/15.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_stream_output.v, C:/altera/15.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_pulling_width_adapter.vhd, C:/altera/15.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_general_fifo.vhd, C:/altera/15.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_fifo_usedw_calculator.vhd, C:/altera/15.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_gray_clock_crosser.vhd, C:/altera/15.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_std_logic_vector_delay.vhd, C:/altera/15.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_one_bit_delay.vhd, C:/altera/15.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_logic_fifo.vhd, C:/altera/15.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_ram_fifo.vhd
Info: QSYS_lab4.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: QSYS_lab4.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: QSYS_lab4.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: QSYS_lab4.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: QSYS_lab4.hps_0: Ensure that valid Cortex A9 boot code is available to the HPS system when enabling boot from FPGA and h2f_axi_master interface is connecting to slave component start at address 0x0.
Info: QSYS_lab4.pll_0: The legal reference clock frequency is 50.0 MHz..800.0 MHz
Info: QSYS_lab4.pll_0: Able to implement PLL with user settings
Info: QSYS_lab4.pll_1: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Info: QSYS_lab4.pll_1: Able to implement PLL with user settings
Info: QSYS_lab4.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: QSYS_lab4.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Warning: QSYS_lab4.hps_0: hps_0.f2h_boot_from_fpga must be exported, or connected to a matching conduit.
Warning: QSYS_lab4.pll_0: pll_0.locked must be exported, or connected to a matching conduit.
Warning: QSYS_lab4.pll_1: pll_1.locked must be exported, or connected to a matching conduit.
Warning: QSYS_lab4.alt_vip_vfr_0: Interrupt sender alt_vip_vfr_0.interrupt_sender is not connected to an interrupt receiver
Info: QSYS_lab4: Generating QSYS_lab4 "QSYS_lab4" for QUARTUS_SYNTH
Info: Interconnect is inserted between master alt_vip_vfr_0.avalon_master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi.
Info: Inserting clock-crossing logic between cmd_demux.src1 and cmd_mux_001.sink0
Info: Inserting clock-crossing logic between cmd_demux_001.src1 and cmd_mux_001.sink1
Info: Inserting clock-crossing logic between rsp_demux_001.src0 and rsp_mux.sink1
Info: Inserting clock-crossing logic between rsp_demux_001.src1 and rsp_mux_001.sink1
Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender
Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender
Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender
Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender
Info: alt_vip_itc_0: "QSYS_lab4" instantiated alt_vip_itc "alt_vip_itc_0"
Info: alt_vip_vfr_0: "QSYS_lab4" instantiated alt_vip_vfr "alt_vip_vfr_0"
Info: hps_0: "Running  for module: hps_0"
Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: hps_0: Ensure that valid Cortex A9 boot code is available to the HPS system when enabling boot from FPGA and h2f_axi_master interface is connecting to slave component start at address 0x0.
Info: hps_0: "QSYS_lab4" instantiated altera_hps "hps_0"
Info: jtag_uart_0: Starting RTL generation for module 'QSYS_lab4_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=QSYS_lab4_jtag_uart_0 --dir=C:/Users/Justin/AppData/Local/Temp/alt6859_2375233409637326485.dir/0005_jtag_uart_0_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/Justin/AppData/Local/Temp/alt6859_2375233409637326485.dir/0005_jtag_uart_0_gen//QSYS_lab4_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'QSYS_lab4_jtag_uart_0'
Info: jtag_uart_0: "QSYS_lab4" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: leds: Starting RTL generation for module 'QSYS_lab4_leds'
Info: leds:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=QSYS_lab4_leds --dir=C:/Users/Justin/AppData/Local/Temp/alt6859_2375233409637326485.dir/0006_leds_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/Justin/AppData/Local/Temp/alt6859_2375233409637326485.dir/0006_leds_gen//QSYS_lab4_leds_component_configuration.pl  --do_build_sim=0  ]
Info: leds: Done RTL generation for module 'QSYS_lab4_leds'
Info: leds: "QSYS_lab4" instantiated altera_avalon_pio "leds"
Info: pll_0: "QSYS_lab4" instantiated altera_pll "pll_0"
Info: pll_1: "QSYS_lab4" instantiated altera_pll "pll_1"
Info: switches: Starting RTL generation for module 'QSYS_lab4_switches'
Info: switches:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=QSYS_lab4_switches --dir=C:/Users/Justin/AppData/Local/Temp/alt6859_2375233409637326485.dir/0009_switches_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/Justin/AppData/Local/Temp/alt6859_2375233409637326485.dir/0009_switches_gen//QSYS_lab4_switches_component_configuration.pl  --do_build_sim=0  ]
Info: switches: Done RTL generation for module 'QSYS_lab4_switches'
Info: switches: "QSYS_lab4" instantiated altera_avalon_pio "switches"
Info: sysid_qsys_0: "QSYS_lab4" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info: mm_interconnect_0: "QSYS_lab4" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_1: "QSYS_lab4" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: irq_mapper: "QSYS_lab4" instantiated altera_irq_mapper "irq_mapper"
Info: irq_mapper_001: "QSYS_lab4" instantiated altera_irq_mapper "irq_mapper_001"
Info: rst_controller: "QSYS_lab4" instantiated altera_reset_controller "rst_controller"
Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: alt_vip_vfr_0_avalon_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "alt_vip_vfr_0_avalon_master_translator"
Info: alt_vip_vfr_0_avalon_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "alt_vip_vfr_0_avalon_master_agent"
Info: hps_0_f2h_axi_slave_agent: "mm_interconnect_0" instantiated altera_merlin_axi_slave_ni "hps_0_f2h_axi_slave_agent"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: alt_vip_vfr_0_avalon_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "alt_vip_vfr_0_avalon_master_limiter"
Info: Reusing file C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/altera_avalon_sc_fifo.v
Info: hps_0_f2h_axi_slave_wr_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "hps_0_f2h_axi_slave_wr_burst_adapter"
Info: Reusing file C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/altera_merlin_arbitrator.sv
Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_1" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: hps_0_h2f_lw_axi_master_agent: "mm_interconnect_1" instantiated altera_merlin_axi_master_ni "hps_0_h2f_lw_axi_master_agent"
Info: Reusing file C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/altera_merlin_address_alignment.sv
Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_1" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: Reusing file C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_1" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: Reusing file C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/altera_avalon_sc_fifo.v
Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_1" instantiated altera_merlin_router "router_002"
Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/altera_merlin_arbitrator.sv
Info: crosser: "mm_interconnect_1" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: Reusing file C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/QSYS_lab4/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: avalon_st_adapter: "mm_interconnect_1" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: QSYS_lab4: Done "QSYS_lab4" with 43 modules, 138 files
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
