# Loading project DDS_project
# Compile of interpolator.v was successful.
vsim work.dds_top_tb -L gowin
# vsim work.dds_top_tb -L gowin 
# Start time: 10:12:10 on Jun 29,2024
# Loading sv_std.std
# Loading work.dds_top_tb
# Loading work.dds_top
# Loading work.ResetGen_Module
# Loading work.pll_module
# Loading gowin.rPLL
# Loading work.clk_divider
# Loading work.button
# Loading work.sampling_control
# Loading work.rotary
# Loading work.lookup_table
# Loading work.coef_prom
# Loading gowin.pROM
# Loading work.oscillator
# Loading work.interpolator
do 02_script/dds.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:12:24 on Jun 29,2024
# vlog -reportprogress 300 -file ./00_filelist/src_dds.f -file ./00_filelist/tb_dds.f "+define+TEST_MODE" 
# -- Compiling module lookup_table
# -- Compiling module dds_top
# -- Compiling module ResetGen_Module
# -- Compiling module rotary
# -- Compiling module pll_module
# -- Compiling module interpolator
# -- Compiling module sampling_control
# -- Compiling module clk_divider
# -- Compiling module coef_prom
# -- Compiling module button
# -- Compiling module oscillator
# -- Compiling module fillter_mode4
# -- Compiling module dds_top_tb
# 
# Top level modules:
# 	fillter_mode4
# 	dds_top_tb
# End time: 10:12:24 on Jun 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:12:24 on Jun 29,2024, Elapsed time: 0:00:14
# Errors: 0, Warnings: 2
# vsim -L gowin work.dds_top_tb 
# Start time: 10:12:24 on Jun 29,2024
# Loading sv_std.std
# Loading work.dds_top_tb
# Loading work.dds_top
# Loading work.ResetGen_Module
# Loading work.pll_module
# Loading gowin.rPLL
# Loading work.clk_divider
# Loading work.button
# Loading work.sampling_control
# Loading work.rotary
# Loading work.lookup_table
# Loading work.coef_prom
# Loading gowin.pROM
# Loading work.oscillator
# Loading work.interpolator
# Starting test
# ** Note: $stop    : 01_testbench/dds_top_tb.sv(100)
#    Time: 189383586 ps  Iteration: 1  Instance: /dds_top_tb
# Break in Module dds_top_tb at 01_testbench/dds_top_tb.sv line 100
# 0 ps
# 198852765 ps
add wave -position insertpoint sim:/dds_top_tb/dut/INTERPOLATOR_module/osc_out
add wave -position insertpoint sim:/dds_top_tb/dut/INTERPOLATOR_module/interpOut
do 02_script/rerun.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:16:38 on Jun 29,2024
# vlog -reportprogress 300 -file ./00_filelist/src.f -file ./00_filelist/tb.f 
# -- Compiling module pll_module
# -- Compiling module clk_divider
# -- Compiling module sampling_control
# -- Compiling module rotary
# -- Compiling module pll_module_tb
# -- Compiling module clk_divider_tb
# -- Compiling module sampling_control_tb
# -- Compiling module oscillator_tb
# -- Compiling module rotary_tb
# 
# Top level modules:
# 	pll_module_tb
# 	clk_divider_tb
# 	sampling_control_tb
# 	oscillator_tb
# 	rotary_tb
# End time: 10:16:39 on Jun 29,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Closing VCD file "dds_top_tb.vcd"
# Loading work.pll_module
# Loading work.clk_divider
# Loading work.sampling_control
# Loading work.rotary
# Starting test
# ** Note: $stop    : 01_testbench/dds_top_tb.sv(100)
#    Time: 189383586 ps  Iteration: 1  Instance: /dds_top_tb
# Break in Module dds_top_tb at 01_testbench/dds_top_tb.sv line 100
# 0 ps
# 198852765 ps
add wave -position insertpoint sim:/dds_top_tb/dut/INTERPOLATOR_module/interpOut_buffer
do 02_script/rerun.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:25:41 on Jun 29,2024
# vlog -reportprogress 300 -file ./00_filelist/src.f -file ./00_filelist/tb.f 
# -- Compiling module pll_module
# -- Compiling module clk_divider
# -- Compiling module sampling_control
# -- Compiling module rotary
# -- Compiling module pll_module_tb
# -- Compiling module clk_divider_tb
# -- Compiling module sampling_control_tb
# -- Compiling module oscillator_tb
# -- Compiling module rotary_tb
# 
# Top level modules:
# 	pll_module_tb
# 	clk_divider_tb
# 	sampling_control_tb
# 	oscillator_tb
# 	rotary_tb
# End time: 17:25:41 on Jun 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Closing VCD file "dds_top_tb.vcd"
# Loading work.pll_module
# Loading work.clk_divider
# Loading work.sampling_control
# Loading work.rotary
# Starting test
# ** Note: $stop    : 01_testbench/dds_top_tb.sv(100)
#    Time: 189383586 ps  Iteration: 1  Instance: /dds_top_tb
# Break in Module dds_top_tb at 01_testbench/dds_top_tb.sv line 100
# 0 ps
# 198852765 ps
# Compile of interpolator.v was successful with warnings.
do 02_script/rerun.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:51:04 on Jun 29,2024
# vlog -reportprogress 300 -file ./00_filelist/src.f -file ./00_filelist/tb.f 
# -- Compiling module pll_module
# -- Compiling module clk_divider
# -- Compiling module sampling_control
# -- Compiling module rotary
# -- Compiling module pll_module_tb
# -- Compiling module clk_divider_tb
# -- Compiling module sampling_control_tb
# -- Compiling module oscillator_tb
# -- Compiling module rotary_tb
# 
# Top level modules:
# 	pll_module_tb
# 	clk_divider_tb
# 	sampling_control_tb
# 	oscillator_tb
# 	rotary_tb
# End time: 17:51:04 on Jun 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Closing VCD file "dds_top_tb.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.pll_module
# Loading work.clk_divider
# Loading work.sampling_control
# Loading work.rotary
# Loading work.interpolator
# Starting test
# ** Note: $stop    : 01_testbench/dds_top_tb.sv(100)
#    Time: 189383586 ps  Iteration: 1  Instance: /dds_top_tb
# Break in Module dds_top_tb at 01_testbench/dds_top_tb.sv line 100
# 0 ps
# 198852765 ps
do 02_script/dds.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:52:21 on Jun 29,2024
# vlog -reportprogress 300 -file ./00_filelist/src_dds.f -file ./00_filelist/tb_dds.f "+define+TEST_MODE" 
# -- Compiling module lookup_table
# -- Compiling module dds_top
# -- Compiling module ResetGen_Module
# -- Compiling module rotary
# -- Compiling module pll_module
# -- Compiling module interpolator
# ** Warning: ../00_source/interpolator.v(17): (vlog-2697) MSB 29 of part-select into 'interpOut' is out of bounds.
# ** Warning: ../00_source/interpolator.v(17): (vlog-2697) LSB 18 of part-select into 'interpOut' is out of bounds.
# -- Compiling module sampling_control
# -- Compiling module clk_divider
# -- Compiling module coef_prom
# -- Compiling module button
# -- Compiling module oscillator
# -- Compiling module fillter_mode4
# -- Compiling module dds_top_tb
# 
# Top level modules:
# 	fillter_mode4
# 	dds_top_tb
# End time: 17:52:21 on Jun 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# End time: 17:52:23 on Jun 29,2024, Elapsed time: 7:39:59
# Errors: 0, Warnings: 1
# vsim -L gowin work.dds_top_tb 
# Start time: 17:52:23 on Jun 29,2024
# Loading sv_std.std
# Loading work.dds_top_tb
# Loading work.dds_top
# Loading work.ResetGen_Module
# Loading work.pll_module
# Loading gowin.rPLL
# Loading work.clk_divider
# Loading work.button
# Loading work.sampling_control
# Loading work.rotary
# Loading work.lookup_table
# Loading work.coef_prom
# Loading gowin.pROM
# Loading work.oscillator
# Loading work.interpolator
# Starting test
# ** Note: $stop    : 01_testbench/dds_top_tb.sv(100)
#    Time: 189383586 ps  Iteration: 1  Instance: /dds_top_tb
# Break in Module dds_top_tb at 01_testbench/dds_top_tb.sv line 100
# 0 ps
# 198852765 ps
add wave -position insertpoint sim:/dds_top_tb/dut/INTERPOLATOR_module/interpOut
add wave -position insertpoint sim:/dds_top_tb/dut/INTERPOLATOR_module/osc_out
add wave -position insertpoint sim:/dds_top_tb/dut/INTERPOLATOR_module/interpOut
do 02_script/rerun.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:52:47 on Jun 29,2024
# vlog -reportprogress 300 -file ./00_filelist/src.f -file ./00_filelist/tb.f 
# -- Compiling module pll_module
# -- Compiling module clk_divider
# -- Compiling module sampling_control
# -- Compiling module rotary
# -- Compiling module pll_module_tb
# -- Compiling module clk_divider_tb
# -- Compiling module sampling_control_tb
# -- Compiling module oscillator_tb
# -- Compiling module rotary_tb
# 
# Top level modules:
# 	pll_module_tb
# 	clk_divider_tb
# 	sampling_control_tb
# 	oscillator_tb
# 	rotary_tb
# End time: 17:52:48 on Jun 29,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Closing VCD file "dds_top_tb.vcd"
# Loading work.pll_module
# Loading work.clk_divider
# Loading work.sampling_control
# Loading work.rotary
# Starting test
# ** Note: $stop    : 01_testbench/dds_top_tb.sv(100)
#    Time: 189383586 ps  Iteration: 1  Instance: /dds_top_tb
# Break in Module dds_top_tb at 01_testbench/dds_top_tb.sv line 100
# 0 ps
# 198852765 ps
add wave -position insertpoint sim:/dds_top_tb/dut/INTERPOLATOR_module/interpOut_buffer
do 02_script/rerun.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:54:22 on Jun 29,2024
# vlog -reportprogress 300 -file ./00_filelist/src.f -file ./00_filelist/tb.f 
# -- Compiling module pll_module
# -- Compiling module clk_divider
# -- Compiling module sampling_control
# -- Compiling module rotary
# -- Compiling module pll_module_tb
# -- Compiling module clk_divider_tb
# -- Compiling module sampling_control_tb
# -- Compiling module oscillator_tb
# -- Compiling module rotary_tb
# 
# Top level modules:
# 	pll_module_tb
# 	clk_divider_tb
# 	sampling_control_tb
# 	oscillator_tb
# 	rotary_tb
# End time: 17:54:22 on Jun 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Closing VCD file "dds_top_tb.vcd"
# Loading work.pll_module
# Loading work.clk_divider
# Loading work.sampling_control
# Loading work.rotary
# Starting test
# ** Note: $stop    : 01_testbench/dds_top_tb.sv(100)
#    Time: 189383586 ps  Iteration: 1  Instance: /dds_top_tb
# Break in Module dds_top_tb at 01_testbench/dds_top_tb.sv line 100
# 0 ps
# 198852765 ps
# Compile of interpolator.v was successful.
do 02_script/dds.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:55:23 on Jun 29,2024
# vlog -reportprogress 300 -file ./00_filelist/src_dds.f -file ./00_filelist/tb_dds.f "+define+TEST_MODE" 
# -- Compiling module lookup_table
# -- Compiling module dds_top
# -- Compiling module ResetGen_Module
# -- Compiling module rotary
# -- Compiling module pll_module
# -- Compiling module interpolator
# -- Compiling module sampling_control
# -- Compiling module clk_divider
# -- Compiling module coef_prom
# -- Compiling module button
# -- Compiling module oscillator
# -- Compiling module fillter_mode4
# -- Compiling module dds_top_tb
# 
# Top level modules:
# 	fillter_mode4
# 	dds_top_tb
# End time: 17:55:23 on Jun 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:55:27 on Jun 29,2024, Elapsed time: 0:03:04
# Errors: 0, Warnings: 2
# vsim -L gowin work.dds_top_tb 
# Start time: 17:55:27 on Jun 29,2024
# Loading sv_std.std
# Loading work.dds_top_tb
# Loading work.dds_top
# Loading work.ResetGen_Module
# Loading work.pll_module
# Loading gowin.rPLL
# Loading work.clk_divider
# Loading work.button
# Loading work.sampling_control
# Loading work.rotary
# Loading work.lookup_table
# Loading work.coef_prom
# Loading gowin.pROM
# Loading work.oscillator
# Loading work.interpolator
# Starting test
# ** Note: $stop    : 01_testbench/dds_top_tb.sv(100)
#    Time: 189383586 ps  Iteration: 1  Instance: /dds_top_tb
# Break in Module dds_top_tb at 01_testbench/dds_top_tb.sv line 100
# 0 ps
# 198852765 ps
add wave -position insertpoint sim:/dds_top_tb/dut/INTERPOLATOR_module/interpOut_buffer
add wave -position insertpoint sim:/dds_top_tb/dut/INTERPOLATOR_module/interpOut
do 02_script/rerun.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:56:25 on Jun 29,2024
# vlog -reportprogress 300 -file ./00_filelist/src.f -file ./00_filelist/tb.f 
# -- Compiling module pll_module
# -- Compiling module clk_divider
# -- Compiling module sampling_control
# -- Compiling module rotary
# -- Compiling module pll_module_tb
# -- Compiling module clk_divider_tb
# -- Compiling module sampling_control_tb
# -- Compiling module oscillator_tb
# -- Compiling module rotary_tb
# 
# Top level modules:
# 	pll_module_tb
# 	clk_divider_tb
# 	sampling_control_tb
# 	oscillator_tb
# 	rotary_tb
# End time: 17:56:26 on Jun 29,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Closing VCD file "dds_top_tb.vcd"
# Loading work.pll_module
# Loading work.clk_divider
# Loading work.sampling_control
# Loading work.rotary
# Starting test
# ** Note: $stop    : 01_testbench/dds_top_tb.sv(100)
#    Time: 189383586 ps  Iteration: 1  Instance: /dds_top_tb
# Break in Module dds_top_tb at 01_testbench/dds_top_tb.sv line 100
# 0 ps
# 198852765 ps
# Compile of interpolator.v failed with 1 errors.
# Compile of interpolator.v failed with 1 errors.
# Compile of interpolator.v failed with 1 errors.
# Compile of interpolator.v was successful.
# Compile of pll_module.v was successful.
# Compile of pll_module_tb.v was successful.
# Compile of clk_divider.v was successful.
# Compile of clk_divider_tb.v was successful.
# Compile of pll_module_tb.sv was successful.
# Compile of button_tb.sv was successful.
# Compile of button.v was successful.
# Compile of sampling_control_tb.v was successful.
# Compile of sampling_control.v was successful.
# Compile of oscillator.v was successful.
# Compile of oscillator_tb.v was successful.
# Compile of interpolator.v was successful.
# Compile of interpolator_tb.v was successful.
# Compile of rotary.v was successful.
# Compile of rotary_tb.v was successful.
# Compile of coef_prom.v was successful.
# Compile of lookup_table.v was successful.
# Compile of lookup_table_tb.v was successful.
# Compile of coef_prom_tb.v was successful.
# Compile of fillter_mode4_tb.v was successful.
# Compile of fillter_mode4.v was successful.
# Compile of dds_top.v was successful.
# Compile of dds_top_tb.sv was successful.
# Compile of ResetGen_Module_tb.v was successful.
# Compile of romcoefv2.v was successful.
# 25 compiles, 0 failed with no errors.
do 02_script/dds.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:56:34 on Jun 29,2024
# vlog -reportprogress 300 -file ./00_filelist/src_dds.f -file ./00_filelist/tb_dds.f "+define+TEST_MODE" 
# -- Compiling module lookup_table
# -- Compiling module dds_top
# -- Compiling module romcoefv2
# -- Compiling module ResetGen_Module
# -- Compiling module rotary
# -- Compiling module pll_module
# -- Compiling module interpolator
# -- Compiling module sampling_control
# -- Compiling module clk_divider
# -- Compiling module coef_prom
# -- Compiling module button
# -- Compiling module oscillator
# -- Compiling module fillter_mode4
# -- Compiling module dds_top_tb
# 
# Top level modules:
# 	coef_prom
# 	fillter_mode4
# 	dds_top_tb
# End time: 18:56:35 on Jun 29,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 18:56:37 on Jun 29,2024, Elapsed time: 1:01:10
# Errors: 0, Warnings: 7
# vsim -L gowin work.dds_top_tb 
# Start time: 18:56:37 on Jun 29,2024
# Loading sv_std.std
# Loading work.dds_top_tb
# Loading work.dds_top
# Loading work.ResetGen_Module
# Loading work.pll_module
# Loading gowin.rPLL
# Loading work.clk_divider
# Loading work.button
# Loading work.sampling_control
# Loading work.rotary
# Loading work.lookup_table
# Loading work.romcoefv2
# Loading gowin.pROM
# Loading work.oscillator
# Loading work.interpolator
# Starting test
# ** Note: $stop    : 01_testbench/dds_top_tb.sv(100)
#    Time: 189383586 ps  Iteration: 1  Instance: /dds_top_tb
# Break in Module dds_top_tb at 01_testbench/dds_top_tb.sv line 100
# 0 ps
# 198852765 ps
# Compile of interpolator.v was successful.
do 02_script/dds.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:59:51 on Jun 29,2024
# vlog -reportprogress 300 -file ./00_filelist/src_dds.f -file ./00_filelist/tb_dds.f "+define+TEST_MODE" 
# -- Compiling module lookup_table
# -- Compiling module dds_top
# -- Compiling module romcoefv2
# -- Compiling module ResetGen_Module
# -- Compiling module rotary
# -- Compiling module pll_module
# -- Compiling module interpolator
# -- Compiling module sampling_control
# -- Compiling module clk_divider
# -- Compiling module coef_prom
# -- Compiling module button
# -- Compiling module oscillator
# -- Compiling module fillter_mode4
# -- Compiling module dds_top_tb
# 
# Top level modules:
# 	coef_prom
# 	fillter_mode4
# 	dds_top_tb
# End time: 18:59:51 on Jun 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:59:53 on Jun 29,2024, Elapsed time: 0:03:16
# Errors: 0, Warnings: 2
# vsim -L gowin work.dds_top_tb 
# Start time: 18:59:53 on Jun 29,2024
# Loading sv_std.std
# Loading work.dds_top_tb
# Loading work.dds_top
# Loading work.ResetGen_Module
# Loading work.pll_module
# Loading gowin.rPLL
# Loading work.clk_divider
# Loading work.button
# Loading work.sampling_control
# Loading work.rotary
# Loading work.lookup_table
# Loading work.romcoefv2
# Loading gowin.pROM
# Loading work.oscillator
# Loading work.interpolator
# Starting test
# ** Note: $stop    : 01_testbench/dds_top_tb.sv(100)
#    Time: 189383586 ps  Iteration: 1  Instance: /dds_top_tb
# Break in Module dds_top_tb at 01_testbench/dds_top_tb.sv line 100
# 0 ps
# 198852765 ps
do 02_script/rerun.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:06:41 on Jun 29,2024
# vlog -reportprogress 300 -file ./00_filelist/src.f -file ./00_filelist/tb.f 
# -- Compiling module pll_module
# -- Compiling module clk_divider
# -- Compiling module sampling_control
# -- Compiling module rotary
# -- Compiling module pll_module_tb
# -- Compiling module clk_divider_tb
# -- Compiling module sampling_control_tb
# -- Compiling module oscillator_tb
# -- Compiling module rotary_tb
# 
# Top level modules:
# 	pll_module_tb
# 	clk_divider_tb
# 	sampling_control_tb
# 	oscillator_tb
# 	rotary_tb
# End time: 19:06:41 on Jun 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Closing VCD file "dds_top_tb.vcd"
# Loading work.pll_module
# Loading work.clk_divider
# Loading work.sampling_control
# Loading work.rotary
# Starting test
# ** Note: $stop    : 01_testbench/dds_top_tb.sv(100)
#    Time: 189383586 ps  Iteration: 1  Instance: /dds_top_tb
# Break in Module dds_top_tb at 01_testbench/dds_top_tb.sv line 100
# 0 ps
# 198852765 ps
do 02_script/rerun.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:09:40 on Jun 29,2024
# vlog -reportprogress 300 -file ./00_filelist/src.f -file ./00_filelist/tb.f 
# -- Compiling module pll_module
# -- Compiling module clk_divider
# -- Compiling module sampling_control
# -- Compiling module rotary
# -- Compiling module pll_module_tb
# -- Compiling module clk_divider_tb
# -- Compiling module sampling_control_tb
# -- Compiling module oscillator_tb
# -- Compiling module rotary_tb
# 
# Top level modules:
# 	pll_module_tb
# 	clk_divider_tb
# 	sampling_control_tb
# 	oscillator_tb
# 	rotary_tb
# End time: 19:09:41 on Jun 29,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Closing VCD file "dds_top_tb.vcd"
# Loading work.pll_module
# Loading work.clk_divider
# Loading work.sampling_control
# Loading work.rotary
# Starting test
# ** Note: $stop    : 01_testbench/dds_top_tb.sv(100)
#    Time: 189383586 ps  Iteration: 1  Instance: /dds_top_tb
# Break in Module dds_top_tb at 01_testbench/dds_top_tb.sv line 100
# 0 ps
# 198852765 ps
do 02_script/dds.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:11:36 on Jun 29,2024
# vlog -reportprogress 300 -file ./00_filelist/src_dds.f -file ./00_filelist/tb_dds.f "+define+TEST_MODE" 
# -- Compiling module lookup_table
# -- Compiling module dds_top
# -- Compiling module romcoefv2
# -- Compiling module ResetGen_Module
# -- Compiling module rotary
# -- Compiling module pll_module
# -- Compiling module interpolator
# -- Compiling module sampling_control
# -- Compiling module clk_divider
# -- Compiling module coef_prom
# -- Compiling module button
# -- Compiling module oscillator
# -- Compiling module fillter_mode4
# -- Compiling module dds_top_tb
# 
# Top level modules:
# 	coef_prom
# 	fillter_mode4
# 	dds_top_tb
# End time: 19:11:36 on Jun 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:11:38 on Jun 29,2024, Elapsed time: 0:11:45
# Errors: 0, Warnings: 1
# vsim -L gowin work.dds_top_tb 
# Start time: 19:11:38 on Jun 29,2024
# Loading sv_std.std
# Loading work.dds_top_tb
# Loading work.dds_top
# Loading work.ResetGen_Module
# Loading work.pll_module
# Loading gowin.rPLL
# Loading work.clk_divider
# Loading work.button
# Loading work.sampling_control
# Loading work.rotary
# Loading work.lookup_table
# Loading work.romcoefv2
# Loading gowin.pROM
# Loading work.oscillator
# Loading work.interpolator
# Starting test
# ** Note: $stop    : 01_testbench/dds_top_tb.sv(101)
#    Time: 263455586 ps  Iteration: 1  Instance: /dds_top_tb
# Break in Module dds_top_tb at 01_testbench/dds_top_tb.sv line 101
# 0 ps
# 276628365 ps
do 02_script/rerun.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:14:11 on Jun 29,2024
# vlog -reportprogress 300 -file ./00_filelist/src.f -file ./00_filelist/tb.f 
# -- Compiling module pll_module
# -- Compiling module clk_divider
# -- Compiling module sampling_control
# -- Compiling module rotary
# -- Compiling module pll_module_tb
# -- Compiling module clk_divider_tb
# -- Compiling module sampling_control_tb
# -- Compiling module oscillator_tb
# -- Compiling module rotary_tb
# 
# Top level modules:
# 	pll_module_tb
# 	clk_divider_tb
# 	sampling_control_tb
# 	oscillator_tb
# 	rotary_tb
# End time: 19:14:11 on Jun 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Closing VCD file "dds_top_tb.vcd"
# Loading work.pll_module
# Loading work.clk_divider
# Loading work.sampling_control
# Loading work.rotary
# Starting test
# ** Note: $stop    : 01_testbench/dds_top_tb.sv(101)
#    Time: 263455586 ps  Iteration: 1  Instance: /dds_top_tb
# Break in Module dds_top_tb at 01_testbench/dds_top_tb.sv line 101
# 0 ps
# 276628365 ps
# Compile of interpolator.v was successful.
# Compile of dds_top_tb.sv was successful.
# 2 compiles, 0 failed with no errors.
do 02_script/rerun.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:14:27 on Jun 29,2024
# vlog -reportprogress 300 -file ./00_filelist/src.f -file ./00_filelist/tb.f 
# -- Compiling module pll_module
# -- Compiling module clk_divider
# -- Compiling module sampling_control
# -- Compiling module rotary
# -- Compiling module pll_module_tb
# -- Compiling module clk_divider_tb
# -- Compiling module sampling_control_tb
# -- Compiling module oscillator_tb
# -- Compiling module rotary_tb
# 
# Top level modules:
# 	pll_module_tb
# 	clk_divider_tb
# 	sampling_control_tb
# 	oscillator_tb
# 	rotary_tb
# End time: 19:14:28 on Jun 29,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Closing VCD file "dds_top_tb.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.dds_top_tb
# Loading work.pll_module
# Loading work.clk_divider
# Loading work.sampling_control
# Loading work.rotary
# Loading work.interpolator
# Starting test
# ** Note: $stop    : /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv(106)
#    Time: 304787762 ps  Iteration: 1  Instance: /dds_top_tb
# Break in Module dds_top_tb at /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv line 106
# 0 ps
# 320027150 ps
add wave -position insertpoint sim:/dds_top_tb/dut/ROTARY_module/count
do 02_script/rerun.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:17:57 on Jun 29,2024
# vlog -reportprogress 300 -file ./00_filelist/src.f -file ./00_filelist/tb.f 
# -- Compiling module pll_module
# -- Compiling module clk_divider
# -- Compiling module sampling_control
# -- Compiling module rotary
# -- Compiling module pll_module_tb
# -- Compiling module clk_divider_tb
# -- Compiling module sampling_control_tb
# -- Compiling module oscillator_tb
# -- Compiling module rotary_tb
# 
# Top level modules:
# 	pll_module_tb
# 	clk_divider_tb
# 	sampling_control_tb
# 	oscillator_tb
# 	rotary_tb
# End time: 19:17:57 on Jun 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Closing VCD file "dds_top_tb.vcd"
# Loading work.pll_module
# Loading work.clk_divider
# Loading work.sampling_control
# Loading work.rotary
# Starting test
# ** Note: $stop    : /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv(106)
#    Time: 304787762 ps  Iteration: 1  Instance: /dds_top_tb
# Break in Module dds_top_tb at /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv line 106
# 0 ps
# 320027150 ps
# Compile of dds_top_tb.sv was successful.
do 02_script/rerun.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:19:46 on Jun 29,2024
# vlog -reportprogress 300 -file ./00_filelist/src.f -file ./00_filelist/tb.f 
# -- Compiling module pll_module
# -- Compiling module clk_divider
# -- Compiling module sampling_control
# -- Compiling module rotary
# -- Compiling module pll_module_tb
# -- Compiling module clk_divider_tb
# -- Compiling module sampling_control_tb
# -- Compiling module oscillator_tb
# -- Compiling module rotary_tb
# 
# Top level modules:
# 	pll_module_tb
# 	clk_divider_tb
# 	sampling_control_tb
# 	oscillator_tb
# 	rotary_tb
# End time: 19:19:46 on Jun 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Closing VCD file "dds_top_tb.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.dds_top_tb
# Loading work.pll_module
# Loading work.clk_divider
# Loading work.sampling_control
# Loading work.rotary
# Starting test
# ** Note: $stop    : /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv(108)
#    Time: 306121058 ps  Iteration: 1  Instance: /dds_top_tb
# Break in Module dds_top_tb at /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv line 108
# 0 ps
# 321427111 ps
# Compile of dds_top_tb.sv was successful.
do 02_script/rerun.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:21:26 on Jun 29,2024
# vlog -reportprogress 300 -file ./00_filelist/src.f -file ./00_filelist/tb.f 
# -- Compiling module pll_module
# -- Compiling module clk_divider
# -- Compiling module sampling_control
# -- Compiling module rotary
# -- Compiling module pll_module_tb
# -- Compiling module clk_divider_tb
# -- Compiling module sampling_control_tb
# -- Compiling module oscillator_tb
# -- Compiling module rotary_tb
# 
# Top level modules:
# 	pll_module_tb
# 	clk_divider_tb
# 	sampling_control_tb
# 	oscillator_tb
# 	rotary_tb
# End time: 19:21:26 on Jun 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Closing VCD file "dds_top_tb.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.dds_top_tb
# Loading work.pll_module
# Loading work.clk_divider
# Loading work.sampling_control
# Loading work.rotary
# Starting test
# ** Note: $stop    : /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv(107)
#    Time: 2300435586 ps  Iteration: 1  Instance: /dds_top_tb
# Break in Module dds_top_tb at /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv line 107
# 0 ps
# 2415457365 ps
# Compile of dds_top_tb.sv was successful.
do 02_script/rerun.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:31:25 on Jun 29,2024
# vlog -reportprogress 300 -file ./00_filelist/src.f -file ./00_filelist/tb.f 
# -- Compiling module pll_module
# -- Compiling module clk_divider
# -- Compiling module sampling_control
# -- Compiling module rotary
# -- Compiling module pll_module_tb
# -- Compiling module clk_divider_tb
# -- Compiling module sampling_control_tb
# -- Compiling module oscillator_tb
# -- Compiling module rotary_tb
# 
# Top level modules:
# 	pll_module_tb
# 	clk_divider_tb
# 	sampling_control_tb
# 	oscillator_tb
# 	rotary_tb
# End time: 19:31:25 on Jun 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Closing VCD file "dds_top_tb.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.dds_top_tb
# Loading work.pll_module
# Loading work.clk_divider
# Loading work.sampling_control
# Loading work.rotary
# Starting test
# ** Note: $stop    : /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv(110)
#    Time: 2486911846 ps  Iteration: 1  Instance: /dds_top_tb
# Break in Module dds_top_tb at /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv line 110
# 0 ps
# 2611257438 ps
do 02_script/dds.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:32:15 on Jun 29,2024
# vlog -reportprogress 300 -file ./00_filelist/src_dds.f -file ./00_filelist/tb_dds.f "+define+TEST_MODE" 
# -- Compiling module lookup_table
# -- Compiling module dds_top
# -- Compiling module romcoefv2
# -- Compiling module ResetGen_Module
# -- Compiling module rotary
# -- Compiling module pll_module
# -- Compiling module interpolator
# -- Compiling module sampling_control
# -- Compiling module clk_divider
# -- Compiling module coef_prom
# -- Compiling module button
# -- Compiling module oscillator
# -- Compiling module fillter_mode4
# -- Compiling module dds_top_tb
# 
# Top level modules:
# 	coef_prom
# 	fillter_mode4
# 	dds_top_tb
# End time: 19:32:15 on Jun 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:32:16 on Jun 29,2024, Elapsed time: 0:20:38
# Errors: 0, Warnings: 1
# vsim -L gowin work.dds_top_tb 
# Start time: 19:32:16 on Jun 29,2024
# Loading sv_std.std
# Loading work.dds_top_tb
# Loading work.dds_top
# Loading work.ResetGen_Module
# Loading work.pll_module
# Loading gowin.rPLL
# Loading work.clk_divider
# Loading work.button
# Loading work.sampling_control
# Loading work.rotary
# Loading work.lookup_table
# Loading work.romcoefv2
# Loading gowin.pROM
# Loading work.oscillator
# Loading work.interpolator
# Starting test
# ** Note: $stop    : 01_testbench/dds_top_tb.sv(110)
#    Time: 2486911846 ps  Iteration: 1  Instance: /dds_top_tb
# Break in Module dds_top_tb at 01_testbench/dds_top_tb.sv line 110
# 0 ps
# 2611257438 ps
# Compile of dds_top_tb.sv was successful.
do 02_script/dds.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:34:05 on Jun 29,2024
# vlog -reportprogress 300 -file ./00_filelist/src_dds.f -file ./00_filelist/tb_dds.f "+define+TEST_MODE" 
# -- Compiling module lookup_table
# -- Compiling module dds_top
# -- Compiling module romcoefv2
# -- Compiling module ResetGen_Module
# -- Compiling module rotary
# -- Compiling module pll_module
# -- Compiling module interpolator
# -- Compiling module sampling_control
# -- Compiling module clk_divider
# -- Compiling module coef_prom
# -- Compiling module button
# -- Compiling module oscillator
# -- Compiling module fillter_mode4
# -- Compiling module dds_top_tb
# 
# Top level modules:
# 	coef_prom
# 	fillter_mode4
# 	dds_top_tb
# End time: 19:34:05 on Jun 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:34:07 on Jun 29,2024, Elapsed time: 0:01:51
# Errors: 0, Warnings: 2
# vsim -L gowin work.dds_top_tb 
# Start time: 19:34:07 on Jun 29,2024
# Loading sv_std.std
# Loading work.dds_top_tb
# Loading work.dds_top
# Loading work.ResetGen_Module
# Loading work.pll_module
# Loading gowin.rPLL
# Loading work.clk_divider
# Loading work.button
# Loading work.sampling_control
# Loading work.rotary
# Loading work.lookup_table
# Loading work.romcoefv2
# Loading gowin.pROM
# Loading work.oscillator
# Loading work.interpolator
# Starting test
# ** Note: $stop    : 01_testbench/dds_top_tb.sv(110)
#    Time: 1375831846 ps  Iteration: 1  Instance: /dds_top_tb
# Break in Module dds_top_tb at 01_testbench/dds_top_tb.sv line 110
# 0 ps
# 1444623438 ps
add wave -position insertpoint sim:/dds_top_tb/dut/OSC_module/Mode
do 02_script/rerun.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:36:32 on Jun 29,2024
# vlog -reportprogress 300 -file ./00_filelist/src.f -file ./00_filelist/tb.f 
# -- Compiling module pll_module
# -- Compiling module clk_divider
# -- Compiling module sampling_control
# -- Compiling module rotary
# -- Compiling module pll_module_tb
# -- Compiling module clk_divider_tb
# -- Compiling module sampling_control_tb
# -- Compiling module oscillator_tb
# -- Compiling module rotary_tb
# 
# Top level modules:
# 	pll_module_tb
# 	clk_divider_tb
# 	sampling_control_tb
# 	oscillator_tb
# 	rotary_tb
# End time: 19:36:32 on Jun 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Closing VCD file "dds_top_tb.vcd"
# Loading work.pll_module
# Loading work.clk_divider
# Loading work.sampling_control
# Loading work.rotary
# Starting test
# ** Note: $stop    : 01_testbench/dds_top_tb.sv(110)
#    Time: 1375831846 ps  Iteration: 1  Instance: /dds_top_tb
# Break in Module dds_top_tb at 01_testbench/dds_top_tb.sv line 110
# 0 ps
# 1444623438 ps
# Compile of dds_top_tb.sv was successful.
do 02_script/rerun.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:38:03 on Jun 29,2024
# vlog -reportprogress 300 -file ./00_filelist/src.f -file ./00_filelist/tb.f 
# -- Compiling module pll_module
# -- Compiling module clk_divider
# -- Compiling module sampling_control
# -- Compiling module rotary
# -- Compiling module pll_module_tb
# -- Compiling module clk_divider_tb
# -- Compiling module sampling_control_tb
# -- Compiling module oscillator_tb
# -- Compiling module rotary_tb
# 
# Top level modules:
# 	pll_module_tb
# 	clk_divider_tb
# 	sampling_control_tb
# 	oscillator_tb
# 	rotary_tb
# End time: 19:38:04 on Jun 29,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Closing VCD file "dds_top_tb.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.dds_top_tb
# Loading work.pll_module
# Loading work.clk_divider
# Loading work.sampling_control
# Loading work.rotary
# Starting test
# ** Note: $stop    : /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv(119)
#    Time: 416969806 ps  Iteration: 1  Instance: /dds_top_tb
# Break in Module dds_top_tb at /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv line 119
# 0 ps
# 437818296 ps
# Compile of dds_top_tb.sv was successful.
do 02_script/rerun.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:39:30 on Jun 29,2024
# vlog -reportprogress 300 -file ./00_filelist/src.f -file ./00_filelist/tb.f 
# -- Compiling module pll_module
# -- Compiling module clk_divider
# -- Compiling module sampling_control
# -- Compiling module rotary
# -- Compiling module pll_module_tb
# -- Compiling module clk_divider_tb
# -- Compiling module sampling_control_tb
# -- Compiling module oscillator_tb
# -- Compiling module rotary_tb
# 
# Top level modules:
# 	pll_module_tb
# 	clk_divider_tb
# 	sampling_control_tb
# 	oscillator_tb
# 	rotary_tb
# End time: 19:39:30 on Jun 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Closing VCD file "dds_top_tb.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.dds_top_tb
# Loading work.pll_module
# Loading work.clk_divider
# Loading work.sampling_control
# Loading work.rotary
# Starting test
# ** Note: $stop    : /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv(121)
#    Time: 472412698 ps  Iteration: 1  Instance: /dds_top_tb
# Break in Module dds_top_tb at /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv line 121
# 0 ps
# 496033333 ps
# Compile of dds_top_tb.sv was successful.
do 02_script/rerun.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:40:19 on Jun 29,2024
# vlog -reportprogress 300 -file ./00_filelist/src.f -file ./00_filelist/tb.f 
# -- Compiling module pll_module
# -- Compiling module clk_divider
# -- Compiling module sampling_control
# -- Compiling module rotary
# -- Compiling module pll_module_tb
# -- Compiling module clk_divider_tb
# -- Compiling module sampling_control_tb
# -- Compiling module oscillator_tb
# -- Compiling module rotary_tb
# 
# Top level modules:
# 	pll_module_tb
# 	clk_divider_tb
# 	sampling_control_tb
# 	oscillator_tb
# 	rotary_tb
# End time: 19:40:19 on Jun 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Closing VCD file "dds_top_tb.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.dds_top_tb
# Loading work.pll_module
# Loading work.clk_divider
# Loading work.sampling_control
# Loading work.rotary
# Starting test
# ** Note: $stop    : /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv(121)
#    Time: 639074698 ps  Iteration: 1  Instance: /dds_top_tb
# Break in Module dds_top_tb at /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv line 121
# 0 ps
# 671028433 ps
# Compile of dds_top_tb.sv was successful.
# Compile of dds_top_tb.sv was successful.
do 02_script/rerun.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:41:05 on Jun 29,2024
# vlog -reportprogress 300 -file ./00_filelist/src.f -file ./00_filelist/tb.f 
# -- Compiling module pll_module
# -- Compiling module clk_divider
# -- Compiling module sampling_control
# -- Compiling module rotary
# -- Compiling module pll_module_tb
# -- Compiling module clk_divider_tb
# -- Compiling module sampling_control_tb
# -- Compiling module oscillator_tb
# -- Compiling module rotary_tb
# 
# Top level modules:
# 	pll_module_tb
# 	clk_divider_tb
# 	sampling_control_tb
# 	oscillator_tb
# 	rotary_tb
# End time: 19:41:05 on Jun 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Closing VCD file "dds_top_tb.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.dds_top_tb
# Loading work.pll_module
# Loading work.clk_divider
# Loading work.sampling_control
# Loading work.rotary
# Starting test
# ** Note: $stop    : /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv(121)
#    Time: 820551098 ps  Iteration: 1  Instance: /dds_top_tb
# Break in Module dds_top_tb at /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv line 121
# 0 ps
# 861578653 ps
# Compile of dds_top_tb.sv was successful.
do 02_script/rerun.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:42:07 on Jun 29,2024
# vlog -reportprogress 300 -file ./00_filelist/src.f -file ./00_filelist/tb.f 
# -- Compiling module pll_module
# -- Compiling module clk_divider
# -- Compiling module sampling_control
# -- Compiling module rotary
# -- Compiling module pll_module_tb
# -- Compiling module clk_divider_tb
# -- Compiling module sampling_control_tb
# -- Compiling module oscillator_tb
# -- Compiling module rotary_tb
# 
# Top level modules:
# 	pll_module_tb
# 	clk_divider_tb
# 	sampling_control_tb
# 	oscillator_tb
# 	rotary_tb
# End time: 19:42:07 on Jun 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Closing VCD file "dds_top_tb.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.dds_top_tb
# Loading work.pll_module
# Loading work.clk_divider
# Loading work.sampling_control
# Loading work.rotary
# Starting test
# ** Note: $stop    : /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv(121)
#    Time: 20968135098 ps  Iteration: 1  Instance: /dds_top_tb
# Break in Module dds_top_tb at /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv line 121
# 0 ps
# 22016541853 ps
# Compile of dds_top_tb.sv was successful.
do 02_script/rerun.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:47:26 on Jun 29,2024
# vlog -reportprogress 300 -file ./00_filelist/src.f -file ./00_filelist/tb.f 
# -- Compiling module pll_module
# -- Compiling module clk_divider
# -- Compiling module sampling_control
# -- Compiling module rotary
# -- Compiling module pll_module_tb
# -- Compiling module clk_divider_tb
# -- Compiling module sampling_control_tb
# -- Compiling module oscillator_tb
# -- Compiling module rotary_tb
# 
# Top level modules:
# 	pll_module_tb
# 	clk_divider_tb
# 	sampling_control_tb
# 	oscillator_tb
# 	rotary_tb
# End time: 19:47:26 on Jun 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Closing VCD file "dds_top_tb.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.dds_top_tb
# Loading work.pll_module
# Loading work.clk_divider
# Loading work.sampling_control
# Loading work.rotary
# Starting test
# ** Note: $stop    : /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv(121)
#    Time: 30190099098 ns  Iteration: 1  Instance: /dds_top_tb
# Break in Module dds_top_tb at /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv line 121
# 0 ps
# 31699604052900 ps
# Compile of dds_top_tb.sv failed with 2 errors.
# Compile of dds_top_tb.sv was successful.
do 02_script/rerun.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:53:34 on Jun 29,2024
# vlog -reportprogress 300 -file ./00_filelist/src.f -file ./00_filelist/tb.f 
# -- Compiling module pll_module
# -- Compiling module clk_divider
# -- Compiling module sampling_control
# -- Compiling module rotary
# -- Compiling module pll_module_tb
# -- Compiling module clk_divider_tb
# -- Compiling module sampling_control_tb
# -- Compiling module oscillator_tb
# -- Compiling module rotary_tb
# 
# Top level modules:
# 	pll_module_tb
# 	clk_divider_tb
# 	sampling_control_tb
# 	oscillator_tb
# 	rotary_tb
# End time: 19:53:34 on Jun 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Closing VCD file "dds_top_tb.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.dds_top_tb
# Loading work.pll_module
# Loading work.clk_divider
# Loading work.sampling_control
# Loading work.rotary
# Starting test
# ** Note: $stop    : /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv(121)
#    Time: 30190099098 ns  Iteration: 1  Instance: /dds_top_tb
# Break in Module dds_top_tb at /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv line 121
# 0 ps
# 31699604052900 ps
# Compile of dds_top_tb.sv was successful.
do 02_script/rerun.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:58:14 on Jun 29,2024
# vlog -reportprogress 300 -file ./00_filelist/src.f -file ./00_filelist/tb.f 
# -- Compiling module pll_module
# -- Compiling module clk_divider
# -- Compiling module sampling_control
# -- Compiling module rotary
# -- Compiling module pll_module_tb
# -- Compiling module clk_divider_tb
# -- Compiling module sampling_control_tb
# -- Compiling module oscillator_tb
# -- Compiling module rotary_tb
# 
# Top level modules:
# 	pll_module_tb
# 	clk_divider_tb
# 	sampling_control_tb
# 	oscillator_tb
# 	rotary_tb
# End time: 19:58:14 on Jun 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Closing VCD file "dds_top_tb.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.dds_top_tb
# Loading work.pll_module
# Loading work.clk_divider
# Loading work.sampling_control
# Loading work.rotary
# Starting test
# ** Note: $stop    : /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv(121)
#    Time: 48708099098 ns  Iteration: 1  Instance: /dds_top_tb
# Break in Module dds_top_tb at /home/pol/Documents/KMITL/year3/project1/DDS_project/01_vsim/01_testbench/dds_top_tb.sv line 121
# 0 ps
# 51143504052900 ps
# Compile of dds_top_tb.sv was successful.
do 02_script/rerun.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:02:20 on Jun 29,2024
# vlog -reportprogress 300 -file ./00_filelist/src.f -file ./00_filelist/tb.f 
# -- Compiling module pll_module
# -- Compiling module clk_divider
# -- Compiling module sampling_control
# -- Compiling module rotary
# -- Compiling module pll_module_tb
# -- Compiling module clk_divider_tb
# -- Compiling module sampling_control_tb
# -- Compiling module oscillator_tb
# -- Compiling module rotary_tb
# 
# Top level modules:
# 	pll_module_tb
# 	clk_divider_tb
# 	sampling_control_tb
# 	oscillator_tb
# 	rotary_tb
# End time: 20:02:20 on Jun 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Closing VCD file "dds_top_tb.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.dds_top_tb
# Loading work.pll_module
# Loading work.clk_divider
# Loading work.sampling_control
# Loading work.rotary
# Starting test
# 0 ps
# 155252872242300 ps
# Compile of dds_top_tb.sv was successful.
do 02_script/rerun.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:09:49 on Jun 29,2024
# vlog -reportprogress 300 -file ./00_filelist/src.f -file ./00_filelist/tb.f 
# -- Compiling module pll_module
# -- Compiling module clk_divider
# -- Compiling module sampling_control
# -- Compiling module rotary
# -- Compiling module pll_module_tb
# -- Compiling module clk_divider_tb
# -- Compiling module sampling_control_tb
# -- Compiling module oscillator_tb
# -- Compiling module rotary_tb
# 
# Top level modules:
# 	pll_module_tb
# 	clk_divider_tb
# 	sampling_control_tb
# 	oscillator_tb
# 	rotary_tb
# End time: 20:09:49 on Jun 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Closing VCD file "dds_top_tb.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.dds_top_tb
# Loading work.pll_module
# Loading work.clk_divider
# Loading work.sampling_control
# Loading work.rotary
# Starting test
# 0 ps
# 18442867265813 ps
restart
# Closing VCD file "dds_top_tb.vcd"
do 02_script/rerun.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:10:46 on Jun 29,2024
# vlog -reportprogress 300 -file ./00_filelist/src.f -file ./00_filelist/tb.f 
# -- Compiling module pll_module
# -- Compiling module clk_divider
# -- Compiling module sampling_control
# -- Compiling module rotary
# -- Compiling module pll_module_tb
# -- Compiling module clk_divider_tb
# -- Compiling module sampling_control_tb
# -- Compiling module oscillator_tb
# -- Compiling module rotary_tb
# 
# Top level modules:
# 	pll_module_tb
# 	clk_divider_tb
# 	sampling_control_tb
# 	oscillator_tb
# 	rotary_tb
# End time: 20:10:46 on Jun 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Loading work.pll_module
# Loading work.clk_divider
# Loading work.sampling_control
# Loading work.rotary
# Starting test
# 0 ps
# 4943475467700 ps
# Compile of dds_top.v was successful.
do 02_script/rerun.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:11:06 on Jun 29,2024
# vlog -reportprogress 300 -file ./00_filelist/src.f -file ./00_filelist/tb.f 
# -- Compiling module pll_module
# -- Compiling module clk_divider
# -- Compiling module sampling_control
# -- Compiling module rotary
# -- Compiling module pll_module_tb
# -- Compiling module clk_divider_tb
# -- Compiling module sampling_control_tb
# -- Compiling module oscillator_tb
# -- Compiling module rotary_tb
# 
# Top level modules:
# 	pll_module_tb
# 	clk_divider_tb
# 	sampling_control_tb
# 	oscillator_tb
# 	rotary_tb
# End time: 20:11:06 on Jun 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Closing VCD file "dds_top_tb.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.dds_top
# Loading work.pll_module
# Loading work.clk_divider
# Loading work.sampling_control
# Loading work.rotary
# Starting test
# Compile of dds_top_tb.sv was successful.
# 0 ps
# 16751178696919 ps
do 02_script/rerun.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:11:52 on Jun 29,2024
# vlog -reportprogress 300 -file ./00_filelist/src.f -file ./00_filelist/tb.f 
# -- Compiling module pll_module
# -- Compiling module clk_divider
# -- Compiling module sampling_control
# -- Compiling module rotary
# -- Compiling module pll_module_tb
# -- Compiling module clk_divider_tb
# -- Compiling module sampling_control_tb
# -- Compiling module oscillator_tb
# -- Compiling module rotary_tb
# 
# Top level modules:
# 	pll_module_tb
# 	clk_divider_tb
# 	sampling_control_tb
# 	oscillator_tb
# 	rotary_tb
# End time: 20:11:52 on Jun 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Closing VCD file "dds_top_tb.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.dds_top_tb
# Loading work.pll_module
# Loading work.clk_divider
# Loading work.sampling_control
# Loading work.rotary
# Starting test
# 0 ps
# 1098107620181 ps
do 02_script/dds.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:12:03 on Jun 29,2024
# vlog -reportprogress 300 -file ./00_filelist/src_dds.f -file ./00_filelist/tb_dds.f "+define+TEST_MODE" 
# -- Compiling module lookup_table
# -- Compiling module dds_top
# -- Compiling module romcoefv2
# -- Compiling module ResetGen_Module
# -- Compiling module rotary
# -- Compiling module pll_module
# -- Compiling module interpolator
# -- Compiling module sampling_control
# -- Compiling module clk_divider
# -- Compiling module coef_prom
# -- Compiling module button
# -- Compiling module oscillator
# -- Compiling module fillter_mode4
# -- Compiling module dds_top_tb
# 
# Top level modules:
# 	coef_prom
# 	fillter_mode4
# 	dds_top_tb
# End time: 20:12:03 on Jun 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:12:05 on Jun 29,2024, Elapsed time: 0:37:58
# Errors: 0, Warnings: 1
# vsim -L gowin work.dds_top_tb 
# Start time: 20:12:05 on Jun 29,2024
# Loading sv_std.std
# Loading work.dds_top_tb
# Loading work.dds_top
# Loading work.ResetGen_Module
# Loading work.pll_module
# Loading gowin.rPLL
# Loading work.clk_divider
# Loading work.button
# Loading work.sampling_control
# Loading work.rotary
# Loading work.lookup_table
# Loading work.romcoefv2
# Loading gowin.pROM
# Loading work.oscillator
# Loading work.interpolator
# Starting test
# ** Note: $stop    : 01_testbench/dds_top_tb.sv(131)
#    Time: 2117588854 ns  Iteration: 1  Instance: /dds_top_tb
# Break in Module dds_top_tb at 01_testbench/dds_top_tb.sv line 131
# 0 ps
# 2223468296700 ps
add wave -position insertpoint sim:/dds_top_tb/dut/OSC_module/Mode
do 02_script/rerun.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:12:58 on Jun 29,2024
# vlog -reportprogress 300 -file ./00_filelist/src.f -file ./00_filelist/tb.f 
# -- Compiling module pll_module
# -- Compiling module clk_divider
# -- Compiling module sampling_control
# -- Compiling module rotary
# -- Compiling module pll_module_tb
# -- Compiling module clk_divider_tb
# -- Compiling module sampling_control_tb
# -- Compiling module oscillator_tb
# -- Compiling module rotary_tb
# 
# Top level modules:
# 	pll_module_tb
# 	clk_divider_tb
# 	sampling_control_tb
# 	oscillator_tb
# 	rotary_tb
# End time: 20:12:59 on Jun 29,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Closing VCD file "dds_top_tb.vcd"
# Loading work.pll_module
# Loading work.clk_divider
# Loading work.sampling_control
# Loading work.rotary
# Starting test
# ** Note: $stop    : 01_testbench/dds_top_tb.sv(131)
#    Time: 2117588854 ns  Iteration: 1  Instance: /dds_top_tb
# Break in Module dds_top_tb at 01_testbench/dds_top_tb.sv line 131
# 0 ps
# 2223468296700 ps
add wave -position insertpoint sim:/dds_top_tb/dut/SAMP_module/reg_pulse
do 02_script/rerun.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:16:44 on Jun 29,2024
# vlog -reportprogress 300 -file ./00_filelist/src.f -file ./00_filelist/tb.f 
# -- Compiling module pll_module
# -- Compiling module clk_divider
# -- Compiling module sampling_control
# -- Compiling module rotary
# -- Compiling module pll_module_tb
# -- Compiling module clk_divider_tb
# -- Compiling module sampling_control_tb
# -- Compiling module oscillator_tb
# -- Compiling module rotary_tb
# 
# Top level modules:
# 	pll_module_tb
# 	clk_divider_tb
# 	sampling_control_tb
# 	oscillator_tb
# 	rotary_tb
# End time: 20:16:44 on Jun 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Closing VCD file "dds_top_tb.vcd"
# Loading work.pll_module
# Loading work.clk_divider
# Loading work.sampling_control
# Loading work.rotary
# Starting test
# ** Note: $stop    : 01_testbench/dds_top_tb.sv(131)
#    Time: 2117588854 ns  Iteration: 1  Instance: /dds_top_tb
# Break in Module dds_top_tb at 01_testbench/dds_top_tb.sv line 131
# 0 ps
# 2223468296700 ps
add wave -position insertpoint sim:/dds_top_tb/dut/SAMP_module/Enable
do 02_script/rerun.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:17:42 on Jun 29,2024
# vlog -reportprogress 300 -file ./00_filelist/src.f -file ./00_filelist/tb.f 
# -- Compiling module pll_module
# -- Compiling module clk_divider
# -- Compiling module sampling_control
# -- Compiling module rotary
# -- Compiling module pll_module_tb
# -- Compiling module clk_divider_tb
# -- Compiling module sampling_control_tb
# -- Compiling module oscillator_tb
# -- Compiling module rotary_tb
# 
# Top level modules:
# 	pll_module_tb
# 	clk_divider_tb
# 	sampling_control_tb
# 	oscillator_tb
# 	rotary_tb
# End time: 20:17:43 on Jun 29,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Closing VCD file "dds_top_tb.vcd"
# Loading work.pll_module
# Loading work.clk_divider
# Loading work.sampling_control
# Loading work.rotary
# Starting test
# ** Note: $stop    : 01_testbench/dds_top_tb.sv(131)
#    Time: 2117588854 ns  Iteration: 1  Instance: /dds_top_tb
# Break in Module dds_top_tb at 01_testbench/dds_top_tb.sv line 131
# 0 ps
# 2223468296700 ps
# End time: 20:18:34 on Jun 29,2024, Elapsed time: 0:06:29
# Errors: 0, Warnings: 1
