--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml VmodCAM_Ref.twx VmodCAM_Ref.ncd -o VmodCAM_Ref.twr
VmodCAM_Ref.pcf -ucf atlys.ucf -ucf timing.ucf -ucf atlys_vmodcam.ucf

Design file:              VmodCAM_Ref.ncd
Physical constraint file: VmodCAM_Ref.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_I = PERIOD TIMEGRP "CLK_I" 99.99 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 360 paths analyzed, 147 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.930ns.
--------------------------------------------------------------------------------

Paths for end point Inst_SysCon/prevRes_0 (SLICE_X30Y71.CE), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.071ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst (OTHER)
  Destination:          Inst_SysCon/prevRes_0 (FF)
  Requirement:          10.001ns
  Data Path Delay:      5.373ns (Levels of Logic = 1)
  Clock Path Skew:      -2.522ns (0.278 - 2.800)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst to Inst_SysCon/prevRes_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DCM_X0Y6.PSDONE      Tdmcko_PSDONE         1.500   Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst
                                                       Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst
    SLICE_X31Y80.A1      net (fanout=3)        2.469   Inst_SysCon/DcmProgDone
    SLICE_X31Y80.AMUX    Tilo                  0.313   Inst_SysCon/state_FSM_FFd4
                                                       Inst_SysCon/_n0155_inv1
    SLICE_X30Y71.CE      net (fanout=1)        0.760   Inst_SysCon/_n0155_inv
    SLICE_X30Y71.CLK     Tceck                 0.331   Inst_SysCon/prevRes<2>
                                                       Inst_SysCon/prevRes_0
    -------------------------------------------------  ---------------------------
    Total                                      5.373ns (2.144ns logic, 3.229ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.496ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/SRL16_inst/SRL16E (FF)
  Destination:          Inst_SysCon/prevRes_0 (FF)
  Requirement:          10.001ns
  Data Path Delay:      4.279ns (Levels of Logic = 2)
  Clock Path Skew:      -0.191ns (0.462 - 0.653)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/SRL16_inst/SRL16E to Inst_SysCon/prevRes_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y70.B       Treg                  1.079   Inst_SysCon/Start_Up_Rst
                                                       Inst_SysCon/SRL16_inst/SRL16E
    SLICE_X30Y71.B4      net (fanout=1)        0.538   Inst_SysCon/Start_Up_Rst
    SLICE_X30Y71.B       Tilo                  0.203   Inst_SysCon/prevRes<2>
                                                       Inst_SysCon/DcmRst1
    SLICE_X31Y80.A3      net (fanout=9)        1.055   Inst_SysCon/DcmRst
    SLICE_X31Y80.AMUX    Tilo                  0.313   Inst_SysCon/state_FSM_FFd4
                                                       Inst_SysCon/_n0155_inv1
    SLICE_X30Y71.CE      net (fanout=1)        0.760   Inst_SysCon/_n0155_inv
    SLICE_X30Y71.CLK     Tceck                 0.331   Inst_SysCon/prevRes<2>
                                                       Inst_SysCon/prevRes_0
    -------------------------------------------------  ---------------------------
    Total                                      4.279ns (1.926ns logic, 2.353ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.447ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstQ_98 (FF)
  Destination:          Inst_SysCon/prevRes_0 (FF)
  Requirement:          10.001ns
  Data Path Delay:      3.673ns (Levels of Logic = 2)
  Clock Path Skew:      0.154ns (0.462 - 0.308)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstQ_98 to Inst_SysCon/prevRes_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y69.DQ      Tcko                  0.447   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_98
    SLICE_X30Y71.B3      net (fanout=2)        0.564   Inst_SysCon/RstQ<98>
    SLICE_X30Y71.B       Tilo                  0.203   Inst_SysCon/prevRes<2>
                                                       Inst_SysCon/DcmRst1
    SLICE_X31Y80.A3      net (fanout=9)        1.055   Inst_SysCon/DcmRst
    SLICE_X31Y80.AMUX    Tilo                  0.313   Inst_SysCon/state_FSM_FFd4
                                                       Inst_SysCon/_n0155_inv1
    SLICE_X30Y71.CE      net (fanout=1)        0.760   Inst_SysCon/_n0155_inv
    SLICE_X30Y71.CLK     Tceck                 0.331   Inst_SysCon/prevRes<2>
                                                       Inst_SysCon/prevRes_0
    -------------------------------------------------  ---------------------------
    Total                                      3.673ns (1.294ns logic, 2.379ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------

Paths for end point Inst_SysCon/prevRes_2 (SLICE_X30Y71.CE), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.126ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst (OTHER)
  Destination:          Inst_SysCon/prevRes_2 (FF)
  Requirement:          10.001ns
  Data Path Delay:      5.318ns (Levels of Logic = 1)
  Clock Path Skew:      -2.522ns (0.278 - 2.800)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst to Inst_SysCon/prevRes_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DCM_X0Y6.PSDONE      Tdmcko_PSDONE         1.500   Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst
                                                       Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst
    SLICE_X31Y80.A1      net (fanout=3)        2.469   Inst_SysCon/DcmProgDone
    SLICE_X31Y80.AMUX    Tilo                  0.313   Inst_SysCon/state_FSM_FFd4
                                                       Inst_SysCon/_n0155_inv1
    SLICE_X30Y71.CE      net (fanout=1)        0.760   Inst_SysCon/_n0155_inv
    SLICE_X30Y71.CLK     Tceck                 0.276   Inst_SysCon/prevRes<2>
                                                       Inst_SysCon/prevRes_2
    -------------------------------------------------  ---------------------------
    Total                                      5.318ns (2.089ns logic, 3.229ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.551ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/SRL16_inst/SRL16E (FF)
  Destination:          Inst_SysCon/prevRes_2 (FF)
  Requirement:          10.001ns
  Data Path Delay:      4.224ns (Levels of Logic = 2)
  Clock Path Skew:      -0.191ns (0.462 - 0.653)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/SRL16_inst/SRL16E to Inst_SysCon/prevRes_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y70.B       Treg                  1.079   Inst_SysCon/Start_Up_Rst
                                                       Inst_SysCon/SRL16_inst/SRL16E
    SLICE_X30Y71.B4      net (fanout=1)        0.538   Inst_SysCon/Start_Up_Rst
    SLICE_X30Y71.B       Tilo                  0.203   Inst_SysCon/prevRes<2>
                                                       Inst_SysCon/DcmRst1
    SLICE_X31Y80.A3      net (fanout=9)        1.055   Inst_SysCon/DcmRst
    SLICE_X31Y80.AMUX    Tilo                  0.313   Inst_SysCon/state_FSM_FFd4
                                                       Inst_SysCon/_n0155_inv1
    SLICE_X30Y71.CE      net (fanout=1)        0.760   Inst_SysCon/_n0155_inv
    SLICE_X30Y71.CLK     Tceck                 0.276   Inst_SysCon/prevRes<2>
                                                       Inst_SysCon/prevRes_2
    -------------------------------------------------  ---------------------------
    Total                                      4.224ns (1.871ns logic, 2.353ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.502ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstQ_98 (FF)
  Destination:          Inst_SysCon/prevRes_2 (FF)
  Requirement:          10.001ns
  Data Path Delay:      3.618ns (Levels of Logic = 2)
  Clock Path Skew:      0.154ns (0.462 - 0.308)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstQ_98 to Inst_SysCon/prevRes_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y69.DQ      Tcko                  0.447   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_98
    SLICE_X30Y71.B3      net (fanout=2)        0.564   Inst_SysCon/RstQ<98>
    SLICE_X30Y71.B       Tilo                  0.203   Inst_SysCon/prevRes<2>
                                                       Inst_SysCon/DcmRst1
    SLICE_X31Y80.A3      net (fanout=9)        1.055   Inst_SysCon/DcmRst
    SLICE_X31Y80.AMUX    Tilo                  0.313   Inst_SysCon/state_FSM_FFd4
                                                       Inst_SysCon/_n0155_inv1
    SLICE_X30Y71.CE      net (fanout=1)        0.760   Inst_SysCon/_n0155_inv
    SLICE_X30Y71.CLK     Tceck                 0.276   Inst_SysCon/prevRes<2>
                                                       Inst_SysCon/prevRes_2
    -------------------------------------------------  ---------------------------
    Total                                      3.618ns (1.239ns logic, 2.379ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------

Paths for end point Inst_SysCon/bitCount_1 (SLICE_X32Y81.SR), 9 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.512ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst (OTHER)
  Destination:          Inst_SysCon/bitCount_1 (FF)
  Requirement:          10.001ns
  Data Path Delay:      5.756ns (Levels of Logic = 2)
  Clock Path Skew:      -1.698ns (0.483 - 2.181)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst to Inst_SysCon/bitCount_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DCM_X0Y6.PSDONE      Tdmcko_PSDONE         1.500   Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst
                                                       Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst
    SLICE_X31Y81.C4      net (fanout=3)        2.315   Inst_SysCon/DcmProgDone
    SLICE_X31Y81.C       Tilo                  0.259   Inst_SysCon/DcmProgReg<4>
                                                       Inst_SysCon/state__n0159_inv11
    SLICE_X33Y81.A3      net (fanout=5)        0.499   Inst_SysCon/state__n0159_inv1
    SLICE_X33Y81.A       Tilo                  0.259   Inst_SysCon/DcmProgReg<1>
                                                       Inst_SysCon/state_loadRegEn1
    SLICE_X32Y81.SR      net (fanout=2)        0.469   Inst_SysCon/loadRegEn
    SLICE_X32Y81.CLK     Tsrck                 0.455   Inst_SysCon/bitCount<2>
                                                       Inst_SysCon/bitCount_1
    -------------------------------------------------  ---------------------------
    Total                                      5.756ns (2.473ns logic, 3.283ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.591ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/state_FSM_FFd7 (FF)
  Destination:          Inst_SysCon/bitCount_1 (FF)
  Requirement:          10.001ns
  Data Path Delay:      3.196ns (Levels of Logic = 2)
  Clock Path Skew:      -0.179ns (0.483 - 0.662)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/state_FSM_FFd7 to Inst_SysCon/bitCount_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y81.BQ      Tcko                  0.447   Inst_SysCon/state_FSM_FFd7
                                                       Inst_SysCon/state_FSM_FFd7
    SLICE_X31Y81.C1      net (fanout=2)        0.808   Inst_SysCon/state_FSM_FFd7
    SLICE_X31Y81.C       Tilo                  0.259   Inst_SysCon/DcmProgReg<4>
                                                       Inst_SysCon/state__n0159_inv11
    SLICE_X33Y81.A3      net (fanout=5)        0.499   Inst_SysCon/state__n0159_inv1
    SLICE_X33Y81.A       Tilo                  0.259   Inst_SysCon/DcmProgReg<1>
                                                       Inst_SysCon/state_loadRegEn1
    SLICE_X32Y81.SR      net (fanout=2)        0.469   Inst_SysCon/loadRegEn
    SLICE_X32Y81.CLK     Tsrck                 0.455   Inst_SysCon/bitCount<2>
                                                       Inst_SysCon/bitCount_1
    -------------------------------------------------  ---------------------------
    Total                                      3.196ns (1.420ns logic, 1.776ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.288ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/prevRes_2 (FF)
  Destination:          Inst_SysCon/bitCount_1 (FF)
  Requirement:          10.001ns
  Data Path Delay:      3.451ns (Levels of Logic = 2)
  Clock Path Skew:      0.773ns (1.067 - 0.294)
  Source Clock:         Inst_SysCon/SysConCLK rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/prevRes_2 to Inst_SysCon/bitCount_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y71.BQ      Tcko                  0.447   Inst_SysCon/prevRes<2>
                                                       Inst_SysCon/prevRes_2
    SLICE_X31Y81.C2      net (fanout=2)        1.063   Inst_SysCon/prevRes<2>
    SLICE_X31Y81.C       Tilo                  0.259   Inst_SysCon/DcmProgReg<4>
                                                       Inst_SysCon/state__n0159_inv11
    SLICE_X33Y81.A3      net (fanout=5)        0.499   Inst_SysCon/state__n0159_inv1
    SLICE_X33Y81.A       Tilo                  0.259   Inst_SysCon/DcmProgReg<1>
                                                       Inst_SysCon/state_loadRegEn1
    SLICE_X32Y81.SR      net (fanout=2)        0.469   Inst_SysCon/loadRegEn
    SLICE_X32Y81.CLK     Tsrck                 0.455   Inst_SysCon/bitCount<2>
                                                       Inst_SysCon/bitCount_1
    -------------------------------------------------  ---------------------------
    Total                                      3.451ns (1.420ns logic, 2.031ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_I = PERIOD TIMEGRP "CLK_I" 99.99 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_SysCon/state_FSM_FFd7 (SLICE_X30Y81.B2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.359ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_SysCon/prevRes_0 (FF)
  Destination:          Inst_SysCon/state_FSM_FFd7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.032ns (Levels of Logic = 1)
  Clock Path Skew:      0.673ns (0.782 - 0.109)
  Source Clock:         Inst_SysCon/SysConCLK rising at 10.001ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_SysCon/prevRes_0 to Inst_SysCon/state_FSM_FFd7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y71.AQ      Tcko                  0.234   Inst_SysCon/prevRes<2>
                                                       Inst_SysCon/prevRes_0
    SLICE_X30Y81.B2      net (fanout=2)        0.601   Inst_SysCon/prevRes<0>
    SLICE_X30Y81.CLK     Tah         (-Th)    -0.197   Inst_SysCon/state_FSM_FFd7
                                                       Inst_SysCon/state_FSM_FFd7-In1
                                                       Inst_SysCon/state_FSM_FFd7
    -------------------------------------------------  ---------------------------
    Total                                      1.032ns (0.431ns logic, 0.601ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------

Paths for end point Inst_SysCon/state_FSM_FFd6 (SLICE_X30Y81.SR), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.389ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_SysCon/RstQ_96 (FF)
  Destination:          Inst_SysCon/state_FSM_FFd6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.174ns (Levels of Logic = 1)
  Clock Path Skew:      0.785ns (0.908 - 0.123)
  Source Clock:         Inst_SysCon/SysConCLK rising at 10.001ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_SysCon/RstQ_96 to Inst_SysCon/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y69.AQ      Tcko                  0.234   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_96
    SLICE_X30Y71.B6      net (fanout=2)        0.136   Inst_SysCon/RstQ<96>
    SLICE_X30Y71.B       Tilo                  0.156   Inst_SysCon/prevRes<2>
                                                       Inst_SysCon/DcmRst1
    SLICE_X30Y81.SR      net (fanout=9)        0.630   Inst_SysCon/DcmRst
    SLICE_X30Y81.CLK     Tcksr       (-Th)    -0.018   Inst_SysCon/state_FSM_FFd7
                                                       Inst_SysCon/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      1.174ns (0.408ns logic, 0.766ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.433ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_SysCon/RstQ_97 (FF)
  Destination:          Inst_SysCon/state_FSM_FFd6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.218ns (Levels of Logic = 1)
  Clock Path Skew:      0.785ns (0.908 - 0.123)
  Source Clock:         Inst_SysCon/SysConCLK rising at 10.001ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_SysCon/RstQ_97 to Inst_SysCon/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y69.BQ      Tcko                  0.234   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_97
    SLICE_X30Y71.B5      net (fanout=2)        0.180   Inst_SysCon/RstQ<97>
    SLICE_X30Y71.B       Tilo                  0.156   Inst_SysCon/prevRes<2>
                                                       Inst_SysCon/DcmRst1
    SLICE_X30Y81.SR      net (fanout=9)        0.630   Inst_SysCon/DcmRst
    SLICE_X30Y81.CLK     Tcksr       (-Th)    -0.018   Inst_SysCon/state_FSM_FFd7
                                                       Inst_SysCon/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      1.218ns (0.408ns logic, 0.810ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.545ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_SysCon/RstQ_98 (FF)
  Destination:          Inst_SysCon/state_FSM_FFd6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.330ns (Levels of Logic = 1)
  Clock Path Skew:      0.785ns (0.908 - 0.123)
  Source Clock:         Inst_SysCon/SysConCLK rising at 10.001ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_SysCon/RstQ_98 to Inst_SysCon/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y69.DQ      Tcko                  0.234   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_98
    SLICE_X30Y71.B3      net (fanout=2)        0.292   Inst_SysCon/RstQ<98>
    SLICE_X30Y71.B       Tilo                  0.156   Inst_SysCon/prevRes<2>
                                                       Inst_SysCon/DcmRst1
    SLICE_X30Y81.SR      net (fanout=9)        0.630   Inst_SysCon/DcmRst
    SLICE_X30Y81.CLK     Tcksr       (-Th)    -0.018   Inst_SysCon/state_FSM_FFd7
                                                       Inst_SysCon/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      1.330ns (0.408ns logic, 0.922ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------

Paths for end point Inst_SysCon/RstDbncQ_4 (SLICE_X49Y37.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.393ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_SysCon/RstDbncQ_3 (FF)
  Destination:          Inst_SysCon/RstDbncQ_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.393ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_SysCon/SysConCLK rising at 10.001ns
  Destination Clock:    Inst_SysCon/SysConCLK rising at 10.001ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_SysCon/RstDbncQ_3 to Inst_SysCon/RstDbncQ_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y37.CQ      Tcko                  0.198   Inst_SysCon/RstDbncQ_4
                                                       Inst_SysCon/RstDbncQ_3
    SLICE_X49Y37.DX      net (fanout=2)        0.136   Inst_SysCon/RstDbncQ_3
    SLICE_X49Y37.CLK     Tckdi       (-Th)    -0.059   Inst_SysCon/RstDbncQ_4
                                                       Inst_SysCon/RstDbncQ_4
    -------------------------------------------------  ---------------------------
    Total                                      0.393ns (0.257ns logic, 0.136ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_I = PERIOD TIMEGRP "CLK_I" 99.99 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.575ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKOUT0
  Logical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y2.CLKOUT0
  Clock network: Inst_SysCon/ddr2clk_2x
--------------------------------------------------------------------------------
Slack: 0.575ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKOUT1
  Logical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKOUT1
  Location pin: PLL_ADV_X0Y2.CLKOUT1
  Clock network: Inst_SysCon/ddr2clk_2x_180
--------------------------------------------------------------------------------
Slack: 4.011ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 5.990ns (166.945MHz) (Tdcmper_PSCLK)
  Physical resource: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst/PROGCLK
  Logical resource: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst/PROGCLK
  Location pin: DCM_X0Y6.PSCLK
  Clock network: Inst_SysCon/SysConCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CAMA_PCLK_I = PERIOD TIMEGRP "CAMA_PCLK_I" 80 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2993 paths analyzed, 570 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.487ns.
--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/pa_wr_addr_21 (SLICE_X2Y81.SR), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.013ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          Inst_FBCtl/pa_wr_addr_21 (FF)
  Requirement:          12.500ns
  Data Path Delay:      7.399ns (Levels of Logic = 2)
  Clock Path Skew:      -0.053ns (0.573 - 0.626)
  Source Clock:         CamAPClk rising at 0.000ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 to Inst_FBCtl/pa_wr_addr_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.P1WREMPTY   Tmcbcko_WREMPTY       2.270   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    SLICE_X3Y72.C1       net (fanout=3)        2.130   Inst_FBCtl/p1_wr_empty
    SLICE_X3Y72.C        Tilo                  0.259   Inst_FBCtl/Mcount_pa_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable541
    SLICE_X3Y72.A2       net (fanout=1)        0.437   Inst_FBCtl/Reset_OR_DriverANDClockEnable541
    SLICE_X3Y72.A        Tilo                  0.259   Inst_FBCtl/Mcount_pa_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable546
    SLICE_X2Y81.SR       net (fanout=6)        1.602   Inst_FBCtl/Reset_OR_DriverANDClockEnable54
    SLICE_X2Y81.CLK      Tsrck                 0.442   Inst_FBCtl/pa_wr_addr<22>
                                                       Inst_FBCtl/pa_wr_addr_21
    -------------------------------------------------  ---------------------------
    Total                                      7.399ns (3.230ns logic, 4.169ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.239ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/pa_wr_addr_0 (FF)
  Destination:          Inst_FBCtl/pa_wr_addr_21 (FF)
  Requirement:          12.500ns
  Data Path Delay:      5.178ns (Levels of Logic = 2)
  Clock Path Skew:      -0.048ns (0.481 - 0.529)
  Source Clock:         CamAPClk rising at 0.000ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/pa_wr_addr_0 to Inst_FBCtl/pa_wr_addr_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y76.AQ       Tcko                  0.447   Inst_FBCtl/pa_wr_addr<3>
                                                       Inst_FBCtl/pa_wr_addr_0
    SLICE_X3Y66.D3       net (fanout=3)        1.208   Inst_FBCtl/pa_wr_addr<0>
    SLICE_X3Y66.D        Tilo                  0.259   Inst_FBCtl/stateWrA_FSM_FFd1
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable543
    SLICE_X3Y72.A6       net (fanout=1)        0.961   Inst_FBCtl/Reset_OR_DriverANDClockEnable543
    SLICE_X3Y72.A        Tilo                  0.259   Inst_FBCtl/Mcount_pa_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable546
    SLICE_X2Y81.SR       net (fanout=6)        1.602   Inst_FBCtl/Reset_OR_DriverANDClockEnable54
    SLICE_X2Y81.CLK      Tsrck                 0.442   Inst_FBCtl/pa_wr_addr<22>
                                                       Inst_FBCtl/pa_wr_addr_21
    -------------------------------------------------  ---------------------------
    Total                                      5.178ns (1.407ns logic, 3.771ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.307ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/stateWrA_FSM_FFd2 (FF)
  Destination:          Inst_FBCtl/pa_wr_addr_21 (FF)
  Requirement:          12.500ns
  Data Path Delay:      5.110ns (Levels of Logic = 2)
  Clock Path Skew:      -0.048ns (0.481 - 0.529)
  Source Clock:         CamAPClk rising at 0.000ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/stateWrA_FSM_FFd2 to Inst_FBCtl/pa_wr_addr_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y66.DQ      Tcko                  0.408   Inst_FBCtl/stateWrA_FSM_FFd2
                                                       Inst_FBCtl/stateWrA_FSM_FFd2
    SLICE_X3Y66.D4       net (fanout=38)       1.179   Inst_FBCtl/stateWrA_FSM_FFd2
    SLICE_X3Y66.D        Tilo                  0.259   Inst_FBCtl/stateWrA_FSM_FFd1
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable543
    SLICE_X3Y72.A6       net (fanout=1)        0.961   Inst_FBCtl/Reset_OR_DriverANDClockEnable543
    SLICE_X3Y72.A        Tilo                  0.259   Inst_FBCtl/Mcount_pa_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable546
    SLICE_X2Y81.SR       net (fanout=6)        1.602   Inst_FBCtl/Reset_OR_DriverANDClockEnable54
    SLICE_X2Y81.CLK      Tsrck                 0.442   Inst_FBCtl/pa_wr_addr<22>
                                                       Inst_FBCtl/pa_wr_addr_21
    -------------------------------------------------  ---------------------------
    Total                                      5.110ns (1.368ns logic, 3.742ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/pa_wr_addr_22 (SLICE_X2Y81.SR), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.024ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          Inst_FBCtl/pa_wr_addr_22 (FF)
  Requirement:          12.500ns
  Data Path Delay:      7.388ns (Levels of Logic = 2)
  Clock Path Skew:      -0.053ns (0.573 - 0.626)
  Source Clock:         CamAPClk rising at 0.000ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 to Inst_FBCtl/pa_wr_addr_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.P1WREMPTY   Tmcbcko_WREMPTY       2.270   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    SLICE_X3Y72.C1       net (fanout=3)        2.130   Inst_FBCtl/p1_wr_empty
    SLICE_X3Y72.C        Tilo                  0.259   Inst_FBCtl/Mcount_pa_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable541
    SLICE_X3Y72.A2       net (fanout=1)        0.437   Inst_FBCtl/Reset_OR_DriverANDClockEnable541
    SLICE_X3Y72.A        Tilo                  0.259   Inst_FBCtl/Mcount_pa_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable546
    SLICE_X2Y81.SR       net (fanout=6)        1.602   Inst_FBCtl/Reset_OR_DriverANDClockEnable54
    SLICE_X2Y81.CLK      Tsrck                 0.431   Inst_FBCtl/pa_wr_addr<22>
                                                       Inst_FBCtl/pa_wr_addr_22
    -------------------------------------------------  ---------------------------
    Total                                      7.388ns (3.219ns logic, 4.169ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.250ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/pa_wr_addr_0 (FF)
  Destination:          Inst_FBCtl/pa_wr_addr_22 (FF)
  Requirement:          12.500ns
  Data Path Delay:      5.167ns (Levels of Logic = 2)
  Clock Path Skew:      -0.048ns (0.481 - 0.529)
  Source Clock:         CamAPClk rising at 0.000ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/pa_wr_addr_0 to Inst_FBCtl/pa_wr_addr_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y76.AQ       Tcko                  0.447   Inst_FBCtl/pa_wr_addr<3>
                                                       Inst_FBCtl/pa_wr_addr_0
    SLICE_X3Y66.D3       net (fanout=3)        1.208   Inst_FBCtl/pa_wr_addr<0>
    SLICE_X3Y66.D        Tilo                  0.259   Inst_FBCtl/stateWrA_FSM_FFd1
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable543
    SLICE_X3Y72.A6       net (fanout=1)        0.961   Inst_FBCtl/Reset_OR_DriverANDClockEnable543
    SLICE_X3Y72.A        Tilo                  0.259   Inst_FBCtl/Mcount_pa_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable546
    SLICE_X2Y81.SR       net (fanout=6)        1.602   Inst_FBCtl/Reset_OR_DriverANDClockEnable54
    SLICE_X2Y81.CLK      Tsrck                 0.431   Inst_FBCtl/pa_wr_addr<22>
                                                       Inst_FBCtl/pa_wr_addr_22
    -------------------------------------------------  ---------------------------
    Total                                      5.167ns (1.396ns logic, 3.771ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.318ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/stateWrA_FSM_FFd2 (FF)
  Destination:          Inst_FBCtl/pa_wr_addr_22 (FF)
  Requirement:          12.500ns
  Data Path Delay:      5.099ns (Levels of Logic = 2)
  Clock Path Skew:      -0.048ns (0.481 - 0.529)
  Source Clock:         CamAPClk rising at 0.000ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/stateWrA_FSM_FFd2 to Inst_FBCtl/pa_wr_addr_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y66.DQ      Tcko                  0.408   Inst_FBCtl/stateWrA_FSM_FFd2
                                                       Inst_FBCtl/stateWrA_FSM_FFd2
    SLICE_X3Y66.D4       net (fanout=38)       1.179   Inst_FBCtl/stateWrA_FSM_FFd2
    SLICE_X3Y66.D        Tilo                  0.259   Inst_FBCtl/stateWrA_FSM_FFd1
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable543
    SLICE_X3Y72.A6       net (fanout=1)        0.961   Inst_FBCtl/Reset_OR_DriverANDClockEnable543
    SLICE_X3Y72.A        Tilo                  0.259   Inst_FBCtl/Mcount_pa_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable546
    SLICE_X2Y81.SR       net (fanout=6)        1.602   Inst_FBCtl/Reset_OR_DriverANDClockEnable54
    SLICE_X2Y81.CLK      Tsrck                 0.431   Inst_FBCtl/pa_wr_addr<22>
                                                       Inst_FBCtl/pa_wr_addr_22
    -------------------------------------------------  ---------------------------
    Total                                      5.099ns (1.357ns logic, 3.742ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/pa_wr_addr_20 (SLICE_X2Y81.SR), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.030ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          Inst_FBCtl/pa_wr_addr_20 (FF)
  Requirement:          12.500ns
  Data Path Delay:      7.382ns (Levels of Logic = 2)
  Clock Path Skew:      -0.053ns (0.573 - 0.626)
  Source Clock:         CamAPClk rising at 0.000ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 to Inst_FBCtl/pa_wr_addr_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.P1WREMPTY   Tmcbcko_WREMPTY       2.270   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    SLICE_X3Y72.C1       net (fanout=3)        2.130   Inst_FBCtl/p1_wr_empty
    SLICE_X3Y72.C        Tilo                  0.259   Inst_FBCtl/Mcount_pa_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable541
    SLICE_X3Y72.A2       net (fanout=1)        0.437   Inst_FBCtl/Reset_OR_DriverANDClockEnable541
    SLICE_X3Y72.A        Tilo                  0.259   Inst_FBCtl/Mcount_pa_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable546
    SLICE_X2Y81.SR       net (fanout=6)        1.602   Inst_FBCtl/Reset_OR_DriverANDClockEnable54
    SLICE_X2Y81.CLK      Tsrck                 0.425   Inst_FBCtl/pa_wr_addr<22>
                                                       Inst_FBCtl/pa_wr_addr_20
    -------------------------------------------------  ---------------------------
    Total                                      7.382ns (3.213ns logic, 4.169ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.256ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/pa_wr_addr_0 (FF)
  Destination:          Inst_FBCtl/pa_wr_addr_20 (FF)
  Requirement:          12.500ns
  Data Path Delay:      5.161ns (Levels of Logic = 2)
  Clock Path Skew:      -0.048ns (0.481 - 0.529)
  Source Clock:         CamAPClk rising at 0.000ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/pa_wr_addr_0 to Inst_FBCtl/pa_wr_addr_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y76.AQ       Tcko                  0.447   Inst_FBCtl/pa_wr_addr<3>
                                                       Inst_FBCtl/pa_wr_addr_0
    SLICE_X3Y66.D3       net (fanout=3)        1.208   Inst_FBCtl/pa_wr_addr<0>
    SLICE_X3Y66.D        Tilo                  0.259   Inst_FBCtl/stateWrA_FSM_FFd1
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable543
    SLICE_X3Y72.A6       net (fanout=1)        0.961   Inst_FBCtl/Reset_OR_DriverANDClockEnable543
    SLICE_X3Y72.A        Tilo                  0.259   Inst_FBCtl/Mcount_pa_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable546
    SLICE_X2Y81.SR       net (fanout=6)        1.602   Inst_FBCtl/Reset_OR_DriverANDClockEnable54
    SLICE_X2Y81.CLK      Tsrck                 0.425   Inst_FBCtl/pa_wr_addr<22>
                                                       Inst_FBCtl/pa_wr_addr_20
    -------------------------------------------------  ---------------------------
    Total                                      5.161ns (1.390ns logic, 3.771ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.324ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/stateWrA_FSM_FFd2 (FF)
  Destination:          Inst_FBCtl/pa_wr_addr_20 (FF)
  Requirement:          12.500ns
  Data Path Delay:      5.093ns (Levels of Logic = 2)
  Clock Path Skew:      -0.048ns (0.481 - 0.529)
  Source Clock:         CamAPClk rising at 0.000ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/stateWrA_FSM_FFd2 to Inst_FBCtl/pa_wr_addr_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y66.DQ      Tcko                  0.408   Inst_FBCtl/stateWrA_FSM_FFd2
                                                       Inst_FBCtl/stateWrA_FSM_FFd2
    SLICE_X3Y66.D4       net (fanout=38)       1.179   Inst_FBCtl/stateWrA_FSM_FFd2
    SLICE_X3Y66.D        Tilo                  0.259   Inst_FBCtl/stateWrA_FSM_FFd1
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable543
    SLICE_X3Y72.A6       net (fanout=1)        0.961   Inst_FBCtl/Reset_OR_DriverANDClockEnable543
    SLICE_X3Y72.A        Tilo                  0.259   Inst_FBCtl/Mcount_pa_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable546
    SLICE_X2Y81.SR       net (fanout=6)        1.602   Inst_FBCtl/Reset_OR_DriverANDClockEnable54
    SLICE_X2Y81.CLK      Tsrck                 0.425   Inst_FBCtl/pa_wr_addr<22>
                                                       Inst_FBCtl/pa_wr_addr_20
    -------------------------------------------------  ---------------------------
    Total                                      5.093ns (1.351ns logic, 3.742ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CAMA_PCLK_I = PERIOD TIMEGRP "CAMA_PCLK_I" 80 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/Inst_LocalRstA1/RstQ_4 (SLICE_X8Y54.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.379ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/Inst_LocalRstA1/RstQ_3 (FF)
  Destination:          Inst_FBCtl/Inst_LocalRstA1/RstQ_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.379ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CamAPClk rising at 12.500ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/Inst_LocalRstA1/RstQ_3 to Inst_FBCtl/Inst_LocalRstA1/RstQ_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y54.CQ       Tcko                  0.200   Inst_FBCtl/Inst_LocalRstA1/RstQ_4
                                                       Inst_FBCtl/Inst_LocalRstA1/RstQ_3
    SLICE_X8Y54.DX       net (fanout=1)        0.131   Inst_FBCtl/Inst_LocalRstA1/RstQ_3
    SLICE_X8Y54.CLK      Tckdi       (-Th)    -0.048   Inst_FBCtl/Inst_LocalRstA1/RstQ_4
                                                       Inst_FBCtl/Inst_LocalRstA1/RstQ_4
    -------------------------------------------------  ---------------------------
    Total                                      0.379ns (0.248ns logic, 0.131ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P1WRDATA4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.400ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/p1_wr_data_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.402ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.075 - 0.073)
  Source Clock:         CamAPClk rising at 12.500ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/p1_wr_data_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y50.AQ       Tcko                  0.200   Inst_FBCtl/p1_wr_data_7
                                                       Inst_FBCtl/p1_wr_data_4
    MCB_X0Y1.P1WRDATA4   net (fanout=1)        0.157   Inst_FBCtl/p1_wr_data_4
    MCB_X0Y1.P1WRCLK     Tmcbckd_WRDATA(-Th)    -0.045   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      0.402ns (0.245ns logic, 0.157ns route)
                                                       (60.9% logic, 39.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P1WRDATA5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.400ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/p1_wr_data_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.402ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.075 - 0.073)
  Source Clock:         CamAPClk rising at 12.500ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/p1_wr_data_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y50.BQ       Tcko                  0.200   Inst_FBCtl/p1_wr_data_7
                                                       Inst_FBCtl/p1_wr_data_5
    MCB_X0Y1.P1WRDATA5   net (fanout=1)        0.157   Inst_FBCtl/p1_wr_data_5
    MCB_X0Y1.P1WRCLK     Tmcbckd_WRDATA(-Th)    -0.045   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      0.402ns (0.245ns logic, 0.157ns route)
                                                       (60.9% logic, 39.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CAMA_PCLK_I = PERIOD TIMEGRP "CAMA_PCLK_I" 80 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 10.770ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: Inst_camctlA/BUFG_inst/I0
  Logical resource: Inst_camctlA/BUFG_inst/I0
  Location pin: BUFGMUX_X2Y9.I0
  Clock network: int_CAMA_PCLK_I
--------------------------------------------------------------------------------
Slack: 11.000ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.500ns (666.667MHz) (Tmcbcper_P1CMDCLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P1CMDCLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P1CMDCLK
  Location pin: MCB_X0Y1.P1CMDCLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tmcbcper_P1WRCLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P1WRCLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P1WRCLK
  Location pin: MCB_X0Y1.P1WRCLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CAMB_PCLK_I = PERIOD TIMEGRP "CAMB_PCLK_I" 80 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2999 paths analyzed, 570 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.041ns.
--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/pb_wr_addr_13 (SLICE_X4Y72.SR), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.459ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          Inst_FBCtl/pb_wr_addr_13 (FF)
  Requirement:          12.500ns
  Data Path Delay:      6.963ns (Levels of Logic = 2)
  Clock Path Skew:      -0.043ns (0.586 - 0.629)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 to Inst_FBCtl/pb_wr_addr_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.P2EMPTY     Tmcbcko_EMPTY         2.270   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    SLICE_X4Y68.C1       net (fanout=3)        2.456   Inst_FBCtl/p2_wr_empty
    SLICE_X4Y68.C        Tilo                  0.205   Inst_FBCtl/Mcount_pb_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable311
    SLICE_X4Y68.A1       net (fanout=1)        0.451   Inst_FBCtl/Reset_OR_DriverANDClockEnable311
    SLICE_X4Y68.A        Tilo                  0.205   Inst_FBCtl/Mcount_pb_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable316
    SLICE_X4Y72.SR       net (fanout=6)        0.921   Inst_FBCtl/Reset_OR_DriverANDClockEnable31
    SLICE_X4Y72.CLK      Tsrck                 0.455   Inst_FBCtl/pb_wr_addr<15>
                                                       Inst_FBCtl/pb_wr_addr_13
    -------------------------------------------------  ---------------------------
    Total                                      6.963ns (3.135ns logic, 3.828ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.187ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/pb_wr_addr_10 (FF)
  Destination:          Inst_FBCtl/pb_wr_addr_13 (FF)
  Requirement:          12.500ns
  Data Path Delay:      4.264ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.231 - 0.245)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/pb_wr_addr_10 to Inst_FBCtl/pb_wr_addr_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y71.CQ       Tcko                  0.408   Inst_FBCtl/pb_wr_addr<11>
                                                       Inst_FBCtl/pb_wr_addr_10
    SLICE_X5Y72.A1       net (fanout=3)        0.965   Inst_FBCtl/pb_wr_addr<10>
    SLICE_X5Y72.A        Tilo                  0.259   Inst_FBCtl/Reset_OR_DriverANDClockEnable314
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable314
    SLICE_X4Y68.A2       net (fanout=1)        1.051   Inst_FBCtl/Reset_OR_DriverANDClockEnable314
    SLICE_X4Y68.A        Tilo                  0.205   Inst_FBCtl/Mcount_pb_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable316
    SLICE_X4Y72.SR       net (fanout=6)        0.921   Inst_FBCtl/Reset_OR_DriverANDClockEnable31
    SLICE_X4Y72.CLK      Tsrck                 0.455   Inst_FBCtl/pb_wr_addr<15>
                                                       Inst_FBCtl/pb_wr_addr_13
    -------------------------------------------------  ---------------------------
    Total                                      4.264ns (1.327ns logic, 2.937ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.218ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/pb_wr_addr_1 (FF)
  Destination:          Inst_FBCtl/pb_wr_addr_13 (FF)
  Requirement:          12.500ns
  Data Path Delay:      4.228ns (Levels of Logic = 2)
  Clock Path Skew:      -0.019ns (0.231 - 0.250)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/pb_wr_addr_1 to Inst_FBCtl/pb_wr_addr_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y69.BQ       Tcko                  0.408   Inst_FBCtl/pb_wr_addr<3>
                                                       Inst_FBCtl/pb_wr_addr_1
    SLICE_X5Y60.D2       net (fanout=3)        1.088   Inst_FBCtl/pb_wr_addr<1>
    SLICE_X5Y60.D        Tilo                  0.259   Inst_FBCtl/stateWrB_FSM_FFd1
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable313
    SLICE_X4Y68.A6       net (fanout=1)        0.892   Inst_FBCtl/Reset_OR_DriverANDClockEnable313
    SLICE_X4Y68.A        Tilo                  0.205   Inst_FBCtl/Mcount_pb_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable316
    SLICE_X4Y72.SR       net (fanout=6)        0.921   Inst_FBCtl/Reset_OR_DriverANDClockEnable31
    SLICE_X4Y72.CLK      Tsrck                 0.455   Inst_FBCtl/pb_wr_addr<15>
                                                       Inst_FBCtl/pb_wr_addr_13
    -------------------------------------------------  ---------------------------
    Total                                      4.228ns (1.327ns logic, 2.901ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/pb_wr_addr_12 (SLICE_X4Y72.SR), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.470ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          Inst_FBCtl/pb_wr_addr_12 (FF)
  Requirement:          12.500ns
  Data Path Delay:      6.952ns (Levels of Logic = 2)
  Clock Path Skew:      -0.043ns (0.586 - 0.629)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 to Inst_FBCtl/pb_wr_addr_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.P2EMPTY     Tmcbcko_EMPTY         2.270   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    SLICE_X4Y68.C1       net (fanout=3)        2.456   Inst_FBCtl/p2_wr_empty
    SLICE_X4Y68.C        Tilo                  0.205   Inst_FBCtl/Mcount_pb_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable311
    SLICE_X4Y68.A1       net (fanout=1)        0.451   Inst_FBCtl/Reset_OR_DriverANDClockEnable311
    SLICE_X4Y68.A        Tilo                  0.205   Inst_FBCtl/Mcount_pb_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable316
    SLICE_X4Y72.SR       net (fanout=6)        0.921   Inst_FBCtl/Reset_OR_DriverANDClockEnable31
    SLICE_X4Y72.CLK      Tsrck                 0.444   Inst_FBCtl/pb_wr_addr<15>
                                                       Inst_FBCtl/pb_wr_addr_12
    -------------------------------------------------  ---------------------------
    Total                                      6.952ns (3.124ns logic, 3.828ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.198ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/pb_wr_addr_10 (FF)
  Destination:          Inst_FBCtl/pb_wr_addr_12 (FF)
  Requirement:          12.500ns
  Data Path Delay:      4.253ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.231 - 0.245)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/pb_wr_addr_10 to Inst_FBCtl/pb_wr_addr_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y71.CQ       Tcko                  0.408   Inst_FBCtl/pb_wr_addr<11>
                                                       Inst_FBCtl/pb_wr_addr_10
    SLICE_X5Y72.A1       net (fanout=3)        0.965   Inst_FBCtl/pb_wr_addr<10>
    SLICE_X5Y72.A        Tilo                  0.259   Inst_FBCtl/Reset_OR_DriverANDClockEnable314
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable314
    SLICE_X4Y68.A2       net (fanout=1)        1.051   Inst_FBCtl/Reset_OR_DriverANDClockEnable314
    SLICE_X4Y68.A        Tilo                  0.205   Inst_FBCtl/Mcount_pb_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable316
    SLICE_X4Y72.SR       net (fanout=6)        0.921   Inst_FBCtl/Reset_OR_DriverANDClockEnable31
    SLICE_X4Y72.CLK      Tsrck                 0.444   Inst_FBCtl/pb_wr_addr<15>
                                                       Inst_FBCtl/pb_wr_addr_12
    -------------------------------------------------  ---------------------------
    Total                                      4.253ns (1.316ns logic, 2.937ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.229ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/pb_wr_addr_1 (FF)
  Destination:          Inst_FBCtl/pb_wr_addr_12 (FF)
  Requirement:          12.500ns
  Data Path Delay:      4.217ns (Levels of Logic = 2)
  Clock Path Skew:      -0.019ns (0.231 - 0.250)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/pb_wr_addr_1 to Inst_FBCtl/pb_wr_addr_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y69.BQ       Tcko                  0.408   Inst_FBCtl/pb_wr_addr<3>
                                                       Inst_FBCtl/pb_wr_addr_1
    SLICE_X5Y60.D2       net (fanout=3)        1.088   Inst_FBCtl/pb_wr_addr<1>
    SLICE_X5Y60.D        Tilo                  0.259   Inst_FBCtl/stateWrB_FSM_FFd1
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable313
    SLICE_X4Y68.A6       net (fanout=1)        0.892   Inst_FBCtl/Reset_OR_DriverANDClockEnable313
    SLICE_X4Y68.A        Tilo                  0.205   Inst_FBCtl/Mcount_pb_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable316
    SLICE_X4Y72.SR       net (fanout=6)        0.921   Inst_FBCtl/Reset_OR_DriverANDClockEnable31
    SLICE_X4Y72.CLK      Tsrck                 0.444   Inst_FBCtl/pb_wr_addr<15>
                                                       Inst_FBCtl/pb_wr_addr_12
    -------------------------------------------------  ---------------------------
    Total                                      4.217ns (1.316ns logic, 2.901ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/pb_wr_addr_14 (SLICE_X4Y72.SR), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.493ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          Inst_FBCtl/pb_wr_addr_14 (FF)
  Requirement:          12.500ns
  Data Path Delay:      6.929ns (Levels of Logic = 2)
  Clock Path Skew:      -0.043ns (0.586 - 0.629)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 to Inst_FBCtl/pb_wr_addr_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.P2EMPTY     Tmcbcko_EMPTY         2.270   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    SLICE_X4Y68.C1       net (fanout=3)        2.456   Inst_FBCtl/p2_wr_empty
    SLICE_X4Y68.C        Tilo                  0.205   Inst_FBCtl/Mcount_pb_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable311
    SLICE_X4Y68.A1       net (fanout=1)        0.451   Inst_FBCtl/Reset_OR_DriverANDClockEnable311
    SLICE_X4Y68.A        Tilo                  0.205   Inst_FBCtl/Mcount_pb_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable316
    SLICE_X4Y72.SR       net (fanout=6)        0.921   Inst_FBCtl/Reset_OR_DriverANDClockEnable31
    SLICE_X4Y72.CLK      Tsrck                 0.421   Inst_FBCtl/pb_wr_addr<15>
                                                       Inst_FBCtl/pb_wr_addr_14
    -------------------------------------------------  ---------------------------
    Total                                      6.929ns (3.101ns logic, 3.828ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.221ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/pb_wr_addr_10 (FF)
  Destination:          Inst_FBCtl/pb_wr_addr_14 (FF)
  Requirement:          12.500ns
  Data Path Delay:      4.230ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.231 - 0.245)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/pb_wr_addr_10 to Inst_FBCtl/pb_wr_addr_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y71.CQ       Tcko                  0.408   Inst_FBCtl/pb_wr_addr<11>
                                                       Inst_FBCtl/pb_wr_addr_10
    SLICE_X5Y72.A1       net (fanout=3)        0.965   Inst_FBCtl/pb_wr_addr<10>
    SLICE_X5Y72.A        Tilo                  0.259   Inst_FBCtl/Reset_OR_DriverANDClockEnable314
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable314
    SLICE_X4Y68.A2       net (fanout=1)        1.051   Inst_FBCtl/Reset_OR_DriverANDClockEnable314
    SLICE_X4Y68.A        Tilo                  0.205   Inst_FBCtl/Mcount_pb_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable316
    SLICE_X4Y72.SR       net (fanout=6)        0.921   Inst_FBCtl/Reset_OR_DriverANDClockEnable31
    SLICE_X4Y72.CLK      Tsrck                 0.421   Inst_FBCtl/pb_wr_addr<15>
                                                       Inst_FBCtl/pb_wr_addr_14
    -------------------------------------------------  ---------------------------
    Total                                      4.230ns (1.293ns logic, 2.937ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.252ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/pb_wr_addr_1 (FF)
  Destination:          Inst_FBCtl/pb_wr_addr_14 (FF)
  Requirement:          12.500ns
  Data Path Delay:      4.194ns (Levels of Logic = 2)
  Clock Path Skew:      -0.019ns (0.231 - 0.250)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/pb_wr_addr_1 to Inst_FBCtl/pb_wr_addr_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y69.BQ       Tcko                  0.408   Inst_FBCtl/pb_wr_addr<3>
                                                       Inst_FBCtl/pb_wr_addr_1
    SLICE_X5Y60.D2       net (fanout=3)        1.088   Inst_FBCtl/pb_wr_addr<1>
    SLICE_X5Y60.D        Tilo                  0.259   Inst_FBCtl/stateWrB_FSM_FFd1
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable313
    SLICE_X4Y68.A6       net (fanout=1)        0.892   Inst_FBCtl/Reset_OR_DriverANDClockEnable313
    SLICE_X4Y68.A        Tilo                  0.205   Inst_FBCtl/Mcount_pb_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable316
    SLICE_X4Y72.SR       net (fanout=6)        0.921   Inst_FBCtl/Reset_OR_DriverANDClockEnable31
    SLICE_X4Y72.CLK      Tsrck                 0.421   Inst_FBCtl/pb_wr_addr<15>
                                                       Inst_FBCtl/pb_wr_addr_14
    -------------------------------------------------  ---------------------------
    Total                                      4.194ns (1.293ns logic, 2.901ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CAMB_PCLK_I = PERIOD TIMEGRP "CAMB_PCLK_I" 80 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P2WRDATA15), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.331ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/p2_wr_data_15 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.366ns (Levels of Logic = 0)
  Clock Path Skew:      0.035ns (0.243 - 0.208)
  Source Clock:         CamBPClk rising at 12.500ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/p2_wr_data_15 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y47.DQ       Tcko                  0.198   Inst_FBCtl/p2_wr_data_15
                                                       Inst_FBCtl/p2_wr_data_15
    MCB_X0Y1.P2WRDATA15  net (fanout=1)        0.123   Inst_FBCtl/p2_wr_data_15
    MCB_X0Y1.P2CLK       Tmcbckd_WRDATA(-Th)    -0.045   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      0.366ns (0.243ns logic, 0.123ns route)
                                                       (66.4% logic, 33.6% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P2WRDATA14), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.365ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/p2_wr_data_14 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.400ns (Levels of Logic = 0)
  Clock Path Skew:      0.035ns (0.243 - 0.208)
  Source Clock:         CamBPClk rising at 12.500ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/p2_wr_data_14 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y47.CQ       Tcko                  0.198   Inst_FBCtl/p2_wr_data_15
                                                       Inst_FBCtl/p2_wr_data_14
    MCB_X0Y1.P2WRDATA14  net (fanout=1)        0.157   Inst_FBCtl/p2_wr_data_14
    MCB_X0Y1.P2CLK       Tmcbckd_WRDATA(-Th)    -0.045   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      0.400ns (0.243ns logic, 0.157ns route)
                                                       (60.8% logic, 39.2% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P2WRDATA7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.372ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/p2_wr_data_7 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.407ns (Levels of Logic = 0)
  Clock Path Skew:      0.035ns (0.243 - 0.208)
  Source Clock:         CamBPClk rising at 12.500ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/p2_wr_data_7 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y47.DMUX     Tshcko                0.244   Inst_FBCtl/p2_wr_data_15
                                                       Inst_FBCtl/p2_wr_data_7
    MCB_X0Y1.P2WRDATA7   net (fanout=1)        0.118   Inst_FBCtl/p2_wr_data_7
    MCB_X0Y1.P2CLK       Tmcbckd_WRDATA(-Th)    -0.045   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      0.407ns (0.289ns logic, 0.118ns route)
                                                       (71.0% logic, 29.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CAMB_PCLK_I = PERIOD TIMEGRP "CAMB_PCLK_I" 80 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 10.770ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: Inst_camctlB/BUFG_inst/I0
  Logical resource: Inst_camctlB/BUFG_inst/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: int_CAMB_PCLK_I
--------------------------------------------------------------------------------
Slack: 11.000ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.500ns (666.667MHz) (Tmcbcper_P2CMDCLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P2CMDCLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P2CMDCLK
  Location pin: MCB_X0Y1.P2CMDCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tmcbcper_P2CLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P2CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P2CLK
  Location pin: MCB_X0Y1.P2CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_Inst_dcm_recfg_clkfx = PERIOD TIMEGRP         
"Inst_SysCon_Inst_dcm_recfg_clkfx" TS_CLK_I * 1.08 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.334ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_SysCon_Inst_dcm_recfg_clkfx = PERIOD TIMEGRP
        "Inst_SysCon_Inst_dcm_recfg_clkfx" TS_CLK_I * 1.08 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.001ns (period - min period limit)
  Period: 0.926ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKOUT0
  Logical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y1.CLKOUT0
  Clock network: Inst_SysCon/pllout_xs
--------------------------------------------------------------------------------
Slack: 2.131ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 2.499ns (400.160MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKOUT3
  Logical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKOUT3
  Location pin: PLL_ADV_X0Y1.CLKOUT3
  Clock network: Inst_SysCon/pllout_x2
--------------------------------------------------------------------------------
Slack: 5.926ns (period - (min low pulse limit / (low pulse / period)))
  Period: 9.260ns
  Low pulse: 4.630ns
  Low pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKIN1
  Logical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN2
  Clock network: Inst_SysCon/Pclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_Inst_dcm_fixed_clkfx = PERIOD TIMEGRP         
"Inst_SysCon_Inst_dcm_fixed_clkfx" TS_CLK_I * 0.24 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 6237 paths analyzed, 1481 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.460ns.
--------------------------------------------------------------------------------

Paths for end point Inst_camctlA/Inst_TWICtl/state_FSM_FFd2 (SLICE_X50Y27.B6), 32 paths
--------------------------------------------------------------------------------
Slack (setup path):     35.210ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/Inst_TWICtl/dSda (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      5.854ns (Levels of Logic = 4)
  Clock Path Skew:      -0.054ns (0.457 - 0.511)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/Inst_TWICtl/dSda to Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y4.AQ       Tcko                  0.391   Inst_camctlA/Inst_TWICtl/dSda
                                                       Inst_camctlA/Inst_TWICtl/dSda
    SLICE_X47Y22.B1      net (fanout=11)       2.045   Inst_camctlA/Inst_TWICtl/dSda
    SLICE_X47Y22.B       Tilo                  0.259   Inst_camctlA/Inst_TWICtl/busFreeCnt<5>
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In11
    SLICE_X52Y28.A4      net (fanout=4)        1.320   Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In1
    SLICE_X52Y28.A       Tilo                  0.203   Inst_camctlA/Inst_TWICtl/shiftBit_GND_1161_o_AND_146_o
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In1
    SLICE_X50Y27.C1      net (fanout=1)        0.871   Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In2
    SLICE_X50Y27.C       Tilo                  0.205   Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In2
    SLICE_X50Y27.B6      net (fanout=1)        0.219   Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In4
    SLICE_X50Y27.CLK     Tas                   0.341   Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In7
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      5.854ns (1.399ns logic, 4.455ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.518ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/Inst_TWICtl/dScl (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      5.544ns (Levels of Logic = 4)
  Clock Path Skew:      -0.056ns (0.457 - 0.513)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/Inst_TWICtl/dScl to Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y12.AQ      Tcko                  0.391   Inst_camctlA/Inst_TWICtl/dScl
                                                       Inst_camctlA/Inst_TWICtl/dScl
    SLICE_X47Y22.B2      net (fanout=7)        1.735   Inst_camctlA/Inst_TWICtl/dScl
    SLICE_X47Y22.B       Tilo                  0.259   Inst_camctlA/Inst_TWICtl/busFreeCnt<5>
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In11
    SLICE_X52Y28.A4      net (fanout=4)        1.320   Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In1
    SLICE_X52Y28.A       Tilo                  0.203   Inst_camctlA/Inst_TWICtl/shiftBit_GND_1161_o_AND_146_o
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In1
    SLICE_X50Y27.C1      net (fanout=1)        0.871   Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In2
    SLICE_X50Y27.C       Tilo                  0.205   Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In2
    SLICE_X50Y27.B6      net (fanout=1)        0.219   Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In4
    SLICE_X50Y27.CLK     Tas                   0.341   Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In7
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      5.544ns (1.399ns logic, 4.145ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.489ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/Inst_TWICtl/rSda (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      4.613ns (Levels of Logic = 4)
  Clock Path Skew:      -0.016ns (0.238 - 0.254)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/Inst_TWICtl/rSda to Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y28.CQ      Tcko                  0.408   Inst_camctlA/Inst_TWICtl/rSda
                                                       Inst_camctlA/Inst_TWICtl/rSda
    SLICE_X47Y22.B4      net (fanout=5)        0.787   Inst_camctlA/Inst_TWICtl/rSda
    SLICE_X47Y22.B       Tilo                  0.259   Inst_camctlA/Inst_TWICtl/busFreeCnt<5>
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In11
    SLICE_X52Y28.A4      net (fanout=4)        1.320   Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In1
    SLICE_X52Y28.A       Tilo                  0.203   Inst_camctlA/Inst_TWICtl/shiftBit_GND_1161_o_AND_146_o
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In1
    SLICE_X50Y27.C1      net (fanout=1)        0.871   Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In2
    SLICE_X50Y27.C       Tilo                  0.205   Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In2
    SLICE_X50Y27.B6      net (fanout=1)        0.219   Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In4
    SLICE_X50Y27.CLK     Tas                   0.341   Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In7
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      4.613ns (1.416ns logic, 3.197ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlB/RST_O (SLICE_X39Y20.A5), 44 paths
--------------------------------------------------------------------------------
Slack (setup path):     35.674ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/rstCnt_20 (FF)
  Destination:          Inst_camctlB/RST_O (FF)
  Requirement:          41.670ns
  Data Path Delay:      5.432ns (Levels of Logic = 7)
  Clock Path Skew:      -0.012ns (0.239 - 0.251)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/rstCnt_20 to Inst_camctlB/RST_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y26.AQ      Tcko                  0.408   Inst_camctlB/rstCnt<21>
                                                       Inst_camctlB/rstCnt_20
    SLICE_X39Y21.C2      net (fanout=3)        1.097   Inst_camctlB/rstCnt<20>
    SLICE_X39Y21.C       Tilo                  0.259   N4
                                                       Inst_camctlB/_n01511_SW0
    SLICE_X39Y21.B4      net (fanout=1)        0.327   N4
    SLICE_X39Y21.B       Tilo                  0.259   N4
                                                       Inst_camctlB/_n01511
    SLICE_X39Y21.A5      net (fanout=2)        0.192   Inst_camctlB/_n01511
    SLICE_X39Y21.A       Tilo                  0.259   N4
                                                       Inst_camctlB/_n01381_SW0
    SLICE_X39Y20.C1      net (fanout=1)        0.686   N64
    SLICE_X39Y20.C       Tilo                  0.259   Inst_camctlB/RST_O
                                                       Inst_camctlB/_n01381
    SLICE_X39Y20.D5      net (fanout=2)        0.215   Inst_camctlB/_n01381
    SLICE_X39Y20.D       Tilo                  0.259   Inst_camctlB/RST_O
                                                       Inst_camctlB/PWR_155_o_rstCnt[21]_equal_2_o<21>1
    SLICE_X39Y20.B2      net (fanout=2)        0.444   Inst_camctlB/PWR_155_o_rstCnt[21]_equal_2_o
    SLICE_X39Y20.B       Tilo                  0.259   Inst_camctlB/RST_O
                                                       Inst_camctlB/_n0151
    SLICE_X39Y20.A5      net (fanout=1)        0.187   Inst_camctlB/_n0151
    SLICE_X39Y20.CLK     Tas                   0.322   Inst_camctlB/RST_O
                                                       Inst_camctlB/RST_O_rstpot
                                                       Inst_camctlB/RST_O
    -------------------------------------------------  ---------------------------
    Total                                      5.432ns (2.284ns logic, 3.148ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.828ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/rstCnt_16 (FF)
  Destination:          Inst_camctlB/RST_O (FF)
  Requirement:          41.670ns
  Data Path Delay:      5.281ns (Levels of Logic = 7)
  Clock Path Skew:      -0.009ns (0.239 - 0.248)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/rstCnt_16 to Inst_camctlB/RST_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y25.AQ      Tcko                  0.408   Inst_camctlB/rstCnt<19>
                                                       Inst_camctlB/rstCnt_16
    SLICE_X39Y21.C1      net (fanout=3)        0.946   Inst_camctlB/rstCnt<16>
    SLICE_X39Y21.C       Tilo                  0.259   N4
                                                       Inst_camctlB/_n01511_SW0
    SLICE_X39Y21.B4      net (fanout=1)        0.327   N4
    SLICE_X39Y21.B       Tilo                  0.259   N4
                                                       Inst_camctlB/_n01511
    SLICE_X39Y21.A5      net (fanout=2)        0.192   Inst_camctlB/_n01511
    SLICE_X39Y21.A       Tilo                  0.259   N4
                                                       Inst_camctlB/_n01381_SW0
    SLICE_X39Y20.C1      net (fanout=1)        0.686   N64
    SLICE_X39Y20.C       Tilo                  0.259   Inst_camctlB/RST_O
                                                       Inst_camctlB/_n01381
    SLICE_X39Y20.D5      net (fanout=2)        0.215   Inst_camctlB/_n01381
    SLICE_X39Y20.D       Tilo                  0.259   Inst_camctlB/RST_O
                                                       Inst_camctlB/PWR_155_o_rstCnt[21]_equal_2_o<21>1
    SLICE_X39Y20.B2      net (fanout=2)        0.444   Inst_camctlB/PWR_155_o_rstCnt[21]_equal_2_o
    SLICE_X39Y20.B       Tilo                  0.259   Inst_camctlB/RST_O
                                                       Inst_camctlB/_n0151
    SLICE_X39Y20.A5      net (fanout=1)        0.187   Inst_camctlB/_n0151
    SLICE_X39Y20.CLK     Tas                   0.322   Inst_camctlB/RST_O
                                                       Inst_camctlB/RST_O_rstpot
                                                       Inst_camctlB/RST_O
    -------------------------------------------------  ---------------------------
    Total                                      5.281ns (2.284ns logic, 2.997ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.053ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/rstCnt_12 (FF)
  Destination:          Inst_camctlB/RST_O (FF)
  Requirement:          41.670ns
  Data Path Delay:      5.058ns (Levels of Logic = 7)
  Clock Path Skew:      -0.007ns (0.239 - 0.246)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/rstCnt_12 to Inst_camctlB/RST_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y24.AQ      Tcko                  0.408   Inst_camctlB/rstCnt<15>
                                                       Inst_camctlB/rstCnt_12
    SLICE_X39Y21.C3      net (fanout=3)        0.723   Inst_camctlB/rstCnt<12>
    SLICE_X39Y21.C       Tilo                  0.259   N4
                                                       Inst_camctlB/_n01511_SW0
    SLICE_X39Y21.B4      net (fanout=1)        0.327   N4
    SLICE_X39Y21.B       Tilo                  0.259   N4
                                                       Inst_camctlB/_n01511
    SLICE_X39Y21.A5      net (fanout=2)        0.192   Inst_camctlB/_n01511
    SLICE_X39Y21.A       Tilo                  0.259   N4
                                                       Inst_camctlB/_n01381_SW0
    SLICE_X39Y20.C1      net (fanout=1)        0.686   N64
    SLICE_X39Y20.C       Tilo                  0.259   Inst_camctlB/RST_O
                                                       Inst_camctlB/_n01381
    SLICE_X39Y20.D5      net (fanout=2)        0.215   Inst_camctlB/_n01381
    SLICE_X39Y20.D       Tilo                  0.259   Inst_camctlB/RST_O
                                                       Inst_camctlB/PWR_155_o_rstCnt[21]_equal_2_o<21>1
    SLICE_X39Y20.B2      net (fanout=2)        0.444   Inst_camctlB/PWR_155_o_rstCnt[21]_equal_2_o
    SLICE_X39Y20.B       Tilo                  0.259   Inst_camctlB/RST_O
                                                       Inst_camctlB/_n0151
    SLICE_X39Y20.A5      net (fanout=1)        0.187   Inst_camctlB/_n0151
    SLICE_X39Y20.CLK     Tas                   0.322   Inst_camctlB/RST_O
                                                       Inst_camctlB/RST_O_rstpot
                                                       Inst_camctlB/RST_O
    -------------------------------------------------  ---------------------------
    Total                                      5.058ns (2.284ns logic, 2.774ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlB/Inst_TWICtl/state_FSM_FFd2 (SLICE_X14Y21.B4), 32 paths
--------------------------------------------------------------------------------
Slack (setup path):     35.791ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/dSda (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      5.269ns (Levels of Logic = 4)
  Clock Path Skew:      -0.058ns (0.476 - 0.534)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/dSda to Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y3.AQ       Tcko                  0.408   Inst_camctlB/Inst_TWICtl/dSda
                                                       Inst_camctlB/Inst_TWICtl/dSda
    SLICE_X15Y18.B4      net (fanout=10)       1.842   Inst_camctlB/Inst_TWICtl/dSda
    SLICE_X15Y18.B       Tilo                  0.259   Inst_camctlB/Inst_TWICtl/busFreeCnt<5>
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In11
    SLICE_X10Y21.A1      net (fanout=4)        1.112   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In1
    SLICE_X10Y21.A       Tilo                  0.203   Inst_camctlB/Inst_TWICtl/state_FSM_FFd3-In1
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In1
    SLICE_X14Y21.C1      net (fanout=1)        0.683   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In2
    SLICE_X14Y21.C       Tilo                  0.204   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In2
    SLICE_X14Y21.B4      net (fanout=1)        0.269   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In4
    SLICE_X14Y21.CLK     Tas                   0.289   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In7
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      5.269ns (1.363ns logic, 3.906ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.701ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/dScl (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      4.360ns (Levels of Logic = 4)
  Clock Path Skew:      -0.057ns (0.476 - 0.533)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/dScl to Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y12.AQ      Tcko                  0.391   Inst_camctlB/Inst_TWICtl/dScl
                                                       Inst_camctlB/Inst_TWICtl/dScl
    SLICE_X15Y18.B3      net (fanout=7)        0.950   Inst_camctlB/Inst_TWICtl/dScl
    SLICE_X15Y18.B       Tilo                  0.259   Inst_camctlB/Inst_TWICtl/busFreeCnt<5>
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In11
    SLICE_X10Y21.A1      net (fanout=4)        1.112   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In1
    SLICE_X10Y21.A       Tilo                  0.203   Inst_camctlB/Inst_TWICtl/state_FSM_FFd3-In1
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In1
    SLICE_X14Y21.C1      net (fanout=1)        0.683   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In2
    SLICE_X14Y21.C       Tilo                  0.204   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In2
    SLICE_X14Y21.B4      net (fanout=1)        0.269   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In4
    SLICE_X14Y21.CLK     Tas                   0.289   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In7
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      4.360ns (1.346ns logic, 3.014ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.853ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/Inst_TWICtl/rSda (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      4.252ns (Levels of Logic = 4)
  Clock Path Skew:      -0.013ns (0.236 - 0.249)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/Inst_TWICtl/rSda to Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y21.AQ      Tcko                  0.391   Inst_camctlB/Inst_TWICtl/rSda
                                                       Inst_camctlB/Inst_TWICtl/rSda
    SLICE_X15Y18.B1      net (fanout=5)        0.842   Inst_camctlB/Inst_TWICtl/rSda
    SLICE_X15Y18.B       Tilo                  0.259   Inst_camctlB/Inst_TWICtl/busFreeCnt<5>
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In11
    SLICE_X10Y21.A1      net (fanout=4)        1.112   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In1
    SLICE_X10Y21.A       Tilo                  0.203   Inst_camctlB/Inst_TWICtl/state_FSM_FFd3-In1
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In1
    SLICE_X14Y21.C1      net (fanout=1)        0.683   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In2
    SLICE_X14Y21.C       Tilo                  0.204   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In2
    SLICE_X14Y21.B4      net (fanout=1)        0.269   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In4
    SLICE_X14Y21.CLK     Tas                   0.289   Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In7
                                                       Inst_camctlB/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      4.252ns (1.346ns logic, 2.906ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Inst_SysCon_Inst_dcm_fixed_clkfx = PERIOD TIMEGRP
        "Inst_SysCon_Inst_dcm_fixed_clkfx" TS_CLK_I * 0.24 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_camctlA/Mram_CamInitRAM11 (SLICE_X48Y32.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.300ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_camctlA/regData1_2 (FF)
  Destination:          Inst_camctlA/Mram_CamInitRAM11 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.305ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.195 - 0.190)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_camctlA/regData1_2 to Inst_camctlA/Mram_CamInitRAM11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y31.CQ      Tcko                  0.198   Inst_camctlA/initFb<11>
                                                       Inst_camctlA/regData1_2
    SLICE_X48Y32.BX      net (fanout=1)        0.218   Inst_camctlA/initFb<10>
    SLICE_X48Y32.CLK     Tdh         (-Th)     0.111   Inst_camctlA/_n0130<20>
                                                       Inst_camctlA/Mram_CamInitRAM11
    -------------------------------------------------  ---------------------------
    Total                                      0.305ns (0.087ns logic, 0.218ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlA/Mram_CamInitRAM10 (SLICE_X48Y32.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.302ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_camctlA/regData1_1 (FF)
  Destination:          Inst_camctlA/Mram_CamInitRAM10 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.307ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.195 - 0.190)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_camctlA/regData1_1 to Inst_camctlA/Mram_CamInitRAM10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y31.BQ      Tcko                  0.198   Inst_camctlA/initFb<11>
                                                       Inst_camctlA/regData1_1
    SLICE_X48Y32.AI      net (fanout=1)        0.113   Inst_camctlA/initFb<9>
    SLICE_X48Y32.CLK     Tdh         (-Th)     0.004   Inst_camctlA/_n0130<20>
                                                       Inst_camctlA/Mram_CamInitRAM10
    -------------------------------------------------  ---------------------------
    Total                                      0.307ns (0.194ns logic, 0.113ns route)
                                                       (63.2% logic, 36.8% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlB/Mram_CamInitRAM4 (SLICE_X10Y25.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.308ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_camctlB/Inst_TWICtl/dataByte_3 (FF)
  Destination:          Inst_camctlB/Mram_CamInitRAM4 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.312ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.067 - 0.063)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_camctlB/Inst_TWICtl/dataByte_3 to Inst_camctlB/Mram_CamInitRAM4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y25.AQ      Tcko                  0.200   Inst_camctlB/initFb<6>
                                                       Inst_camctlB/Inst_TWICtl/dataByte_3
    SLICE_X10Y25.AX      net (fanout=3)        0.232   Inst_camctlB/initFb<3>
    SLICE_X10Y25.CLK     Tdh         (-Th)     0.120   Inst_camctlB/_n0130<8>
                                                       Inst_camctlB/Mram_CamInitRAM4
    -------------------------------------------------  ---------------------------
    Total                                      0.312ns (0.080ns logic, 0.232ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_SysCon_Inst_dcm_fixed_clkfx = PERIOD TIMEGRP
        "Inst_SysCon_Inst_dcm_fixed_clkfx" TS_CLK_I * 0.24 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 39.940ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: Inst_SysCon/Inst_dcm_fixed/clkout1_buf/I0
  Logical resource: Inst_SysCon/Inst_dcm_fixed/clkout1_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: Inst_SysCon/Inst_dcm_fixed/clkfx
--------------------------------------------------------------------------------
Slack: 40.031ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: CAMA_MCLK_O_OBUF/CLK0
  Logical resource: Inst_camctlA/Inst_ODDR2_MCLK_FORWARD/CK0
  Location pin: OLOGIC_X19Y0.CLK0
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.031ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: CAMB_MCLK_O_OBUF/CLK0
  Logical resource: Inst_camctlB/Inst_ODDR2_MCLK_FORWARD/CK0
  Location pin: OLOGIC_X12Y2.CLK0
  Clock network: CamClk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_Inst_dcm_fixed_clkfx180 = PERIOD TIMEGRP      
   "Inst_SysCon_Inst_dcm_fixed_clkfx180" TS_CLK_I * 0.24 PHASE 20.8354169       
  ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.730ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_SysCon_Inst_dcm_fixed_clkfx180 = PERIOD TIMEGRP
        "Inst_SysCon_Inst_dcm_fixed_clkfx180" TS_CLK_I * 0.24 PHASE 20.8354169
        ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 39.940ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: Inst_SysCon/Inst_dcm_fixed/clkout2_buf/I0
  Logical resource: Inst_SysCon/Inst_dcm_fixed/clkout2_buf/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: Inst_SysCon/Inst_dcm_fixed/clkfx180
--------------------------------------------------------------------------------
Slack: 40.267ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.403ns (712.758MHz) (Tockper)
  Physical resource: CAMA_MCLK_O_OBUF/CLK1
  Logical resource: Inst_camctlA/Inst_ODDR2_MCLK_FORWARD/CK1
  Location pin: OLOGIC_X19Y0.CLK1
  Clock network: CamClk_180
--------------------------------------------------------------------------------
Slack: 40.267ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.403ns (712.758MHz) (Tockper)
  Physical resource: CAMB_MCLK_O_OBUF/CLK1
  Logical resource: Inst_camctlB/Inst_ODDR2_MCLK_FORWARD/CK1
  Location pin: OLOGIC_X12Y2.CLK1
  Clock network: CamClk_180
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_ddr2clk_2x_180 = PERIOD TIMEGRP 
"Inst_SysCon_ddr2clk_2x_180"         TS_CLK_I * 6.66666667 PHASE 0.750075008 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.249ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_SysCon_ddr2clk_2x_180 = PERIOD TIMEGRP "Inst_SysCon_ddr2clk_2x_180"
        TS_CLK_I * 6.66666667 PHASE 0.750075008 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.251ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.249ns (800.641MHz) (Tmcbcper_PLLCLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Location pin: MCB_X0Y1.PLLCLK1
  Clock network: ddr2clk_2x_180
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_ddr2clk_2x = PERIOD TIMEGRP 
"Inst_SysCon_ddr2clk_2x" TS_CLK_I *         6.66666667 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.249ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_SysCon_ddr2clk_2x = PERIOD TIMEGRP "Inst_SysCon_ddr2clk_2x" TS_CLK_I *
        6.66666667 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.251ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.249ns (800.641MHz) (Tmcbcper_PLLCLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Location pin: MCB_X0Y1.PLLCLK0
  Clock network: ddr2clk_2x
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_mcb_drp_clk_bfg = PERIOD TIMEGRP 
"Inst_SysCon_mcb_drp_clk_bfg"         TS_CLK_I * 0.416666667 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 11964 paths analyzed, 1314 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.895ns.
--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 (SLICE_X28Y79.A1), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.107ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 (FF)
  Requirement:          24.002ns
  Data Path Delay:      6.775ns (Levels of Logic = 4)
  Clock Path Skew:      0.026ns (0.508 - 0.482)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 24.002ns
  Clock Uncertainty:    0.146ns

  Clock Uncertainty:          0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.282ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y83.CQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1
    SLICE_X42Y83.D1      net (fanout=11)       1.353   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<1>
    SLICE_X42Y83.DMUX    Tilo                  0.251   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0429_Madd_cy<0>4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_N_Term[6]_GND_251_o_add_74_OUT_cy<2>1
    SLICE_X23Y82.B5      net (fanout=5)        2.161   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_N_Term[6]_GND_251_o_add_74_OUT_cy<2>
    SLICE_X23Y82.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6-In1311
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/ZIO_IN_N_Term[6]_OR_104_o1
    SLICE_X23Y77.C4      net (fanout=3)        0.702   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/ZIO_IN_N_Term[6]_OR_104_o
    SLICE_X23Y77.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o1
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5-In14
    SLICE_X28Y79.A1      net (fanout=1)        1.041   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5-In15
    SLICE_X28Y79.CLK     Tas                   0.341   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5-In15
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                      6.775ns (1.518ns logic, 5.257ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.451ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 (FF)
  Requirement:          24.002ns
  Data Path Delay:      6.431ns (Levels of Logic = 4)
  Clock Path Skew:      0.026ns (0.508 - 0.482)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 24.002ns
  Clock Uncertainty:    0.146ns

  Clock Uncertainty:          0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.282ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y83.CMUX    Tshcko                0.455   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0
    SLICE_X42Y83.D3      net (fanout=11)       0.962   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<0>
    SLICE_X42Y83.DMUX    Tilo                  0.251   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0429_Madd_cy<0>4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_N_Term[6]_GND_251_o_add_74_OUT_cy<2>1
    SLICE_X23Y82.B5      net (fanout=5)        2.161   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_N_Term[6]_GND_251_o_add_74_OUT_cy<2>
    SLICE_X23Y82.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6-In1311
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/ZIO_IN_N_Term[6]_OR_104_o1
    SLICE_X23Y77.C4      net (fanout=3)        0.702   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/ZIO_IN_N_Term[6]_OR_104_o
    SLICE_X23Y77.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o1
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5-In14
    SLICE_X28Y79.A1      net (fanout=1)        1.041   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5-In15
    SLICE_X28Y79.CLK     Tas                   0.341   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5-In15
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                      6.431ns (1.565ns logic, 4.866ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.834ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5 (FF)
  Requirement:          24.002ns
  Data Path Delay:      6.051ns (Levels of Logic = 4)
  Clock Path Skew:      0.029ns (0.508 - 0.479)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 24.002ns
  Clock Uncertainty:    0.146ns

  Clock Uncertainty:          0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.282ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y84.BQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_2
    SLICE_X42Y83.D2      net (fanout=13)       0.629   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term<2>
    SLICE_X42Y83.DMUX    Tilo                  0.251   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_n0429_Madd_cy<0>4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_N_Term[6]_GND_251_o_add_74_OUT_cy<2>1
    SLICE_X23Y82.B5      net (fanout=5)        2.161   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Madd_N_Term[6]_GND_251_o_add_74_OUT_cy<2>
    SLICE_X23Y82.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6-In1311
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/ZIO_IN_N_Term[6]_OR_104_o1
    SLICE_X23Y77.C4      net (fanout=3)        0.702   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/ZIO_IN_N_Term[6]_OR_104_o
    SLICE_X23Y77.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o1
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5-In14
    SLICE_X28Y79.A1      net (fanout=1)        1.041   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5-In15
    SLICE_X28Y79.CLK     Tas                   0.341   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5-In15
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                      6.051ns (1.518ns logic, 4.533ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 (SLICE_X28Y79.C5), 75 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.248ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 (FF)
  Requirement:          24.002ns
  Data Path Delay:      6.599ns (Levels of Logic = 4)
  Clock Path Skew:      -0.009ns (0.245 - 0.254)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 24.002ns
  Clock Uncertainty:    0.146ns

  Clock Uncertainty:          0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.282ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y75.DQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    SLICE_X13Y81.A1      net (fanout=7)        1.831   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
    SLICE_X13Y81.A       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag21
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag21
    SLICE_X13Y82.A3      net (fanout=1)        0.977   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag2
    SLICE_X13Y82.A       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1510_inv
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag26
    SLICE_X17Y83.C1      net (fanout=8)        1.117   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag
    SLICE_X17Y83.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6-In15
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6-In16
    SLICE_X28Y79.C5      net (fanout=1)        1.165   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6-In17
    SLICE_X28Y79.CLK     Tas                   0.341   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6-In19
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      6.599ns (1.509ns logic, 5.090ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.874ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd10 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 (FF)
  Requirement:          24.002ns
  Data Path Delay:      5.992ns (Levels of Logic = 4)
  Clock Path Skew:      0.010ns (0.508 - 0.498)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 24.002ns
  Clock Uncertainty:    0.146ns

  Clock Uncertainty:          0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.282ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd10 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y85.CQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/AddressPhase
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd10
    SLICE_X23Y82.D2      net (fanout=37)       1.957   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd10
    SLICE_X23Y82.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6-In1311
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6-In13111
    SLICE_X17Y83.D1      net (fanout=1)        1.226   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6-In1311
    SLICE_X17Y83.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6-In15
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6-In14
    SLICE_X17Y83.C6      net (fanout=1)        0.118   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6-In15
    SLICE_X17Y83.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6-In15
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6-In16
    SLICE_X28Y79.C5      net (fanout=1)        1.165   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6-In17
    SLICE_X28Y79.CLK     Tas                   0.341   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6-In19
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      5.992ns (1.526ns logic, 4.466ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.087ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 (FF)
  Requirement:          24.002ns
  Data Path Delay:      5.761ns (Levels of Logic = 4)
  Clock Path Skew:      -0.008ns (0.245 - 0.253)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 24.002ns
  Clock Uncertainty:    0.146ns

  Clock Uncertainty:          0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.282ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y75.CQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
    SLICE_X13Y81.A4      net (fanout=9)        0.976   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
    SLICE_X13Y81.A       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag21
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag21
    SLICE_X13Y82.A3      net (fanout=1)        0.977   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag2
    SLICE_X13Y82.A       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1510_inv
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag26
    SLICE_X17Y83.C1      net (fanout=8)        1.117   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag
    SLICE_X17Y83.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6-In15
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6-In16
    SLICE_X28Y79.C5      net (fanout=1)        1.165   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6-In17
    SLICE_X28Y79.CLK     Tas                   0.341   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6-In19
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      5.761ns (1.526ns logic, 4.235ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1 (SLICE_X16Y84.B2), 50 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.365ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1 (FF)
  Requirement:          24.002ns
  Data Path Delay:      6.439ns (Levels of Logic = 4)
  Clock Path Skew:      -0.052ns (0.476 - 0.528)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 24.002ns
  Clock Uncertainty:    0.146ns

  Clock Uncertainty:          0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.282ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y75.DQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    SLICE_X13Y81.A1      net (fanout=7)        1.831   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
    SLICE_X13Y81.A       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag21
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag21
    SLICE_X13Y82.A3      net (fanout=1)        0.977   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag2
    SLICE_X13Y82.A       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1510_inv
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag26
    SLICE_X8Y84.C4       net (fanout=8)        0.824   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag
    SLICE_X8Y84.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1394_inv_SW0
    SLICE_X16Y84.B2      net (fanout=7)        1.352   N119
    SLICE_X16Y84.CLK     Tas                   0.341   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1_dpot
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1
    -------------------------------------------------  ---------------------------
    Total                                      6.439ns (1.455ns logic, 4.984ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.427ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1 (FF)
  Requirement:          24.002ns
  Data Path Delay:      6.377ns (Levels of Logic = 4)
  Clock Path Skew:      -0.052ns (0.476 - 0.528)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 24.002ns
  Clock Uncertainty:    0.146ns

  Clock Uncertainty:          0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.282ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y75.DQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    SLICE_X12Y82.C2      net (fanout=7)        1.894   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
    SLICE_X12Y82.C       Tilo                  0.205   N139
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1_SW0
    SLICE_X13Y83.C2      net (fanout=3)        0.599   N139
    SLICE_X13Y83.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag21
    SLICE_X8Y84.C2       net (fanout=5)        1.131   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag
    SLICE_X8Y84.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1394_inv_SW0
    SLICE_X16Y84.B2      net (fanout=7)        1.352   N119
    SLICE_X16Y84.CLK     Tas                   0.341   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1_dpot
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1
    -------------------------------------------------  ---------------------------
    Total                                      6.377ns (1.401ns logic, 4.976ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.830ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1 (FF)
  Requirement:          24.002ns
  Data Path Delay:      5.975ns (Levels of Logic = 4)
  Clock Path Skew:      -0.051ns (0.476 - 0.527)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 24.002ns
  Clock Uncertainty:    0.146ns

  Clock Uncertainty:          0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.282ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y75.AQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_5
    SLICE_X12Y83.D3      net (fanout=7)        1.173   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<5>
    SLICE_X12Y83.DMUX    Tilo                  0.251   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1_SW3
    SLICE_X13Y83.C3      net (fanout=2)        0.855   N276
    SLICE_X13Y83.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag21
    SLICE_X8Y84.C2       net (fanout=5)        1.131   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag
    SLICE_X8Y84.C        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1394_inv_SW0
    SLICE_X16Y84.B2      net (fanout=7)        1.352   N119
    SLICE_X16Y84.CLK     Tas                   0.341   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1_dpot
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1
    -------------------------------------------------  ---------------------------
    Total                                      5.975ns (1.464ns logic, 4.511ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Inst_SysCon_mcb_drp_clk_bfg = PERIOD TIMEGRP "Inst_SysCon_mcb_drp_clk_bfg"
        TS_CLK_I * 0.416666667 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/DRP_BKST (SLICE_X10Y83.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.372ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd10 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/DRP_BKST (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.381ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.075 - 0.066)
  Source Clock:         mcb_drp_clk rising at 24.002ns
  Destination Clock:    mcb_drp_clk rising at 24.002ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd10 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/DRP_BKST
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y85.CQ      Tcko                  0.200   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/AddressPhase
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd10
    SLICE_X10Y83.CE      net (fanout=37)       0.273   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd10
    SLICE_X10Y83.CLK     Tckce       (-Th)     0.092   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/DRP_BKST
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/DRP_BKST
    -------------------------------------------------  ---------------------------
    Total                                      0.381ns (0.108ns logic, 0.273ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg_3 (SLICE_X18Y81.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.391ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.080 - 0.075)
  Source Clock:         mcb_drp_clk rising at 24.002ns
  Destination Clock:    mcb_drp_clk rising at 24.002ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y80.BQ      Tcko                  0.198   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8
    SLICE_X18Y81.CE      net (fanout=28)       0.306   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8
    SLICE_X18Y81.CLK     Tckce       (-Th)     0.108   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.090ns logic, 0.306ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg_2 (SLICE_X18Y81.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.395ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.400ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.080 - 0.075)
  Source Clock:         mcb_drp_clk rising at 24.002ns
  Destination Clock:    mcb_drp_clk rising at 24.002ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y80.BQ      Tcko                  0.198   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8
    SLICE_X18Y81.CE      net (fanout=28)       0.306   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8
    SLICE_X18Y81.CLK     Tckce       (-Th)     0.104   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      0.400ns (0.094ns logic, 0.306ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_SysCon_mcb_drp_clk_bfg = PERIOD TIMEGRP "Inst_SysCon_mcb_drp_clk_bfg"
        TS_CLK_I * 0.416666667 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 22.272ns (period - min period limit)
  Period: 24.002ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: Inst_SysCon/BUFG_inst3/I0
  Logical resource: Inst_SysCon/BUFG_inst3/I0
  Location pin: BUFGMUX_X2Y4.I0
  Clock network: Inst_SysCon/mcb_drp_clk_bfg
--------------------------------------------------------------------------------
Slack: 23.002ns (period - min period limit)
  Period: 24.002ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R3/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mshreg_SELFREFRESH_MCB_MODE_R2/CLK
  Location pin: SLICE_X6Y74.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 23.002ns (period - min period limit)
  Period: 24.002ns
  Min period limit: 1.000ns (1000.000MHz) (Tmcbcper_UICLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/UICLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/UICLK
  Location pin: MCB_X0Y1.UICLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_pllout_x2 = PERIOD TIMEGRP 
"Inst_SysCon_pllout_x2"         TS_Inst_SysCon_Inst_dcm_recfg_clkfx * 2 HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 83 paths analyzed, 83 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.309ns.
--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_m (OLOGIC_X12Y119.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.321ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_4 (FF)
  Destination:          Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_m (FF)
  Requirement:          4.630ns
  Data Path Delay:      4.234ns (Levels of Logic = 0)
  Clock Path Skew:      0.007ns (0.496 - 0.489)
  Source Clock:         PClkX2 rising at 0.000ns
  Destination Clock:    PClkX2 rising at 4.630ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.148ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_4 to Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_m
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y99.DMUX    Tshcko                0.461   Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn<4>
                                                       Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_4
    OLOGIC_X12Y119.D1    net (fanout=1)        3.797   Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn<4>
    OLOGIC_X12Y119.CLKDIVTosdck_D             -0.024   Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_m
                                                       Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_m
    -------------------------------------------------  ---------------------------
    Total                                      4.234ns (0.437ns logic, 3.797ns route)
                                                       (10.3% logic, 89.7% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_3 (SLICE_X23Y107.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.728ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_clk_serializer_10_1/gear (FF)
  Destination:          Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_3 (FF)
  Requirement:          4.630ns
  Data Path Delay:      3.570ns (Levels of Logic = 1)
  Clock Path Skew:      -0.120ns (1.759 - 1.879)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClkX2 rising at 4.630ns
  Clock Uncertainty:    0.212ns

  Clock Uncertainty:          0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_clk_serializer_10_1/gear to Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y98.AQ      Tcko                  0.408   Inst_DVITransmitter/Inst_clk_serializer_10_1/gear
                                                       Inst_DVITransmitter/Inst_clk_serializer_10_1/gear
    SLICE_X23Y107.D1     net (fanout=15)       2.840   Inst_DVITransmitter/Inst_clk_serializer_10_1/gear
    SLICE_X23Y107.CLK    Tas                   0.322   Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn<3>
                                                       Inst_DVITransmitter/Inst_d2_serializer_10_1/Mmux_DP_I[9]_DP_I[4]_mux_0_OUT41
                                                       Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_3
    -------------------------------------------------  ---------------------------
    Total                                      3.570ns (0.730ns logic, 2.840ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_1 (SLICE_X23Y107.B6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.905ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_clk_serializer_10_1/gear (FF)
  Destination:          Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_1 (FF)
  Requirement:          4.630ns
  Data Path Delay:      3.393ns (Levels of Logic = 1)
  Clock Path Skew:      -0.120ns (1.759 - 1.879)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClkX2 rising at 4.630ns
  Clock Uncertainty:    0.212ns

  Clock Uncertainty:          0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_clk_serializer_10_1/gear to Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y98.AQ      Tcko                  0.408   Inst_DVITransmitter/Inst_clk_serializer_10_1/gear
                                                       Inst_DVITransmitter/Inst_clk_serializer_10_1/gear
    SLICE_X23Y107.B6     net (fanout=15)       2.663   Inst_DVITransmitter/Inst_clk_serializer_10_1/gear
    SLICE_X23Y107.CLK    Tas                   0.322   Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn<3>
                                                       Inst_DVITransmitter/Inst_d2_serializer_10_1/Mmux_DP_I[9]_DP_I[4]_mux_0_OUT21
                                                       Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_1
    -------------------------------------------------  ---------------------------
    Total                                      3.393ns (0.730ns logic, 2.663ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Inst_SysCon_pllout_x2 = PERIOD TIMEGRP "Inst_SysCon_pllout_x2"
        TS_Inst_SysCon_Inst_dcm_recfg_clkfx * 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_1 (SLICE_X23Y107.B4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.302ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_6 (FF)
  Destination:          Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.554ns (Levels of Logic = 1)
  Clock Path Skew:      0.040ns (0.907 - 0.867)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClkX2 rising at 0.000ns
  Clock Uncertainty:    0.212ns

  Clock Uncertainty:          0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_6 to Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y107.CQ     Tcko                  0.234   Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d<8>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_6
    SLICE_X23Y107.B4     net (fanout=1)        0.105   Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d<6>
    SLICE_X23Y107.CLK    Tah         (-Th)    -0.215   Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn<3>
                                                       Inst_DVITransmitter/Inst_d2_serializer_10_1/Mmux_DP_I[9]_DP_I[4]_mux_0_OUT21
                                                       Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_1
    -------------------------------------------------  ---------------------------
    Total                                      0.554ns (0.449ns logic, 0.105ns route)
                                                       (81.0% logic, 19.0% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_4 (SLICE_X23Y107.C3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.316ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_9 (FF)
  Destination:          Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.568ns (Levels of Logic = 1)
  Clock Path Skew:      0.040ns (0.907 - 0.867)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClkX2 rising at 0.000ns
  Clock Uncertainty:    0.212ns

  Clock Uncertainty:          0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_9 to Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y107.CMUX   Tshcko                0.266   Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d<8>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_9
    SLICE_X23Y107.C3     net (fanout=1)        0.147   Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d<9>
    SLICE_X23Y107.CLK    Tah         (-Th)    -0.155   Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn<3>
                                                       Inst_DVITransmitter/Inst_d2_serializer_10_1/Mmux_DP_I[9]_DP_I[4]_mux_0_OUT51
                                                       Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_4
    -------------------------------------------------  ---------------------------
    Total                                      0.568ns (0.421ns logic, 0.147ns route)
                                                       (74.1% logic, 25.9% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_d2_serializer_10_1/oserdes_s (OLOGIC_X12Y116.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.318ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_d2_serializer_10_1/oserdes_s (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.377ns (Levels of Logic = 0)
  Clock Path Skew:      0.059ns (0.521 - 0.462)
  Source Clock:         PClkX2 rising at 4.630ns
  Destination Clock:    PClkX2 rising at 4.630ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_1 to Inst_DVITransmitter/Inst_d2_serializer_10_1/oserdes_s
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y107.BQ     Tcko                  0.368   Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn<3>
                                                       Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_1
    OLOGIC_X12Y116.D2    net (fanout=1)        1.331   Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn<1>
    OLOGIC_X12Y116.CLKDIVTosckd_D    (-Th)     1.322   Inst_DVITransmitter/Inst_d2_serializer_10_1/oserdes_s
                                                       Inst_DVITransmitter/Inst_d2_serializer_10_1/oserdes_s
    -------------------------------------------------  ---------------------------
    Total                                      0.377ns (-0.954ns logic, 1.331ns route)
                                                       (-253.1% logic, 353.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_SysCon_pllout_x2 = PERIOD TIMEGRP "Inst_SysCon_pllout_x2"
        TS_Inst_SysCon_Inst_dcm_recfg_clkfx * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.900ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: Inst_SysCon/BUFG_inst2/I0
  Logical resource: Inst_SysCon/BUFG_inst2/I0
  Location pin: BUFGMUX_X2Y1.I0
  Clock network: Inst_SysCon/pllout_x2
--------------------------------------------------------------------------------
Slack: 4.225ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn<4>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_4/CK
  Location pin: SLICE_X6Y98.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.236ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_0/CK
  Location pin: SLICE_X7Y97.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_pllout_xs = PERIOD TIMEGRP 
"Inst_SysCon_pllout_xs"         TS_Inst_SysCon_Inst_dcm_recfg_clkfx * 10 HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_pllout_x1 = PERIOD TIMEGRP 
"Inst_SysCon_pllout_x1"         TS_Inst_SysCon_Inst_dcm_recfg_clkfx HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 7755 paths analyzed, 1113 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.039ns.
--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_3 (SLICE_X23Y106.C1), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.221ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_3 (FF)
  Requirement:          9.260ns
  Data Path Delay:      6.877ns (Levels of Logic = 3)
  Clock Path Skew:      -0.070ns (0.552 - 0.622)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y52.BQ       Tcko                  0.408   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2
    SLICE_X9Y55.A1       net (fanout=13)       0.828   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<2>
    SLICE_X9Y55.A        Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced2
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced2
    SLICE_X11Y56.C3      net (fanout=2)        0.546   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced2
    SLICE_X11Y56.C       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced3
    SLICE_X23Y106.C1     net (fanout=10)       4.255   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced
    SLICE_X23Y106.CLK    Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d<5>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Mmux_q_out41
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_3
    -------------------------------------------------  ---------------------------
    Total                                      6.877ns (1.248ns logic, 5.629ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.354ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_3 (FF)
  Requirement:          9.260ns
  Data Path Delay:      6.750ns (Levels of Logic = 3)
  Clock Path Skew:      -0.064ns (0.552 - 0.616)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y56.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1
    SLICE_X9Y55.A3       net (fanout=18)       0.718   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<1>
    SLICE_X9Y55.A        Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced2
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced2
    SLICE_X11Y56.C3      net (fanout=2)        0.546   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced2
    SLICE_X11Y56.C       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced3
    SLICE_X23Y106.C1     net (fanout=10)       4.255   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced
    SLICE_X23Y106.CLK    Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d<5>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Mmux_q_out41
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_3
    -------------------------------------------------  ---------------------------
    Total                                      6.750ns (1.231ns logic, 5.519ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.358ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_3 (FF)
  Requirement:          9.260ns
  Data Path Delay:      6.740ns (Levels of Logic = 3)
  Clock Path Skew:      -0.070ns (0.552 - 0.622)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y52.BQ       Tcko                  0.408   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2
    SLICE_X11Y56.D1      net (fanout=13)       1.114   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<2>
    SLICE_X11Y56.D       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced1
    SLICE_X11Y56.C6      net (fanout=3)        0.123   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced1
    SLICE_X11Y56.C       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced3
    SLICE_X23Y106.C1     net (fanout=10)       4.255   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced
    SLICE_X23Y106.CLK    Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d<5>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Mmux_q_out41
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_3
    -------------------------------------------------  ---------------------------
    Total                                      6.740ns (1.248ns logic, 5.492ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_1 (SLICE_X23Y106.B3), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.341ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_1 (FF)
  Requirement:          9.260ns
  Data Path Delay:      6.757ns (Levels of Logic = 3)
  Clock Path Skew:      -0.070ns (0.552 - 0.622)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y52.BQ       Tcko                  0.408   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2
    SLICE_X9Y55.A1       net (fanout=13)       0.828   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<2>
    SLICE_X9Y55.A        Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced2
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced2
    SLICE_X11Y56.C3      net (fanout=2)        0.546   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced2
    SLICE_X11Y56.C       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced3
    SLICE_X23Y106.B3     net (fanout=10)       4.135   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced
    SLICE_X23Y106.CLK    Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d<5>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Mmux_q_out21
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_1
    -------------------------------------------------  ---------------------------
    Total                                      6.757ns (1.248ns logic, 5.509ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.474ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_1 (FF)
  Requirement:          9.260ns
  Data Path Delay:      6.630ns (Levels of Logic = 3)
  Clock Path Skew:      -0.064ns (0.552 - 0.616)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y56.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1
    SLICE_X9Y55.A3       net (fanout=18)       0.718   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<1>
    SLICE_X9Y55.A        Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced2
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced2
    SLICE_X11Y56.C3      net (fanout=2)        0.546   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced2
    SLICE_X11Y56.C       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced3
    SLICE_X23Y106.B3     net (fanout=10)       4.135   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced
    SLICE_X23Y106.CLK    Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d<5>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Mmux_q_out21
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_1
    -------------------------------------------------  ---------------------------
    Total                                      6.630ns (1.231ns logic, 5.399ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.478ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_1 (FF)
  Requirement:          9.260ns
  Data Path Delay:      6.620ns (Levels of Logic = 3)
  Clock Path Skew:      -0.070ns (0.552 - 0.622)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y52.BQ       Tcko                  0.408   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2
    SLICE_X11Y56.D1      net (fanout=13)       1.114   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<2>
    SLICE_X11Y56.D       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced1
    SLICE_X11Y56.C6      net (fanout=3)        0.123   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced1
    SLICE_X11Y56.C       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced3
    SLICE_X23Y106.B3     net (fanout=10)       4.135   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced
    SLICE_X23Y106.CLK    Tas                   0.322   Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d<5>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Mmux_q_out21
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_1
    -------------------------------------------------  ---------------------------
    Total                                      6.620ns (1.248ns logic, 5.372ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_6 (SLICE_X22Y107.C4), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.342ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_6 (FF)
  Requirement:          9.260ns
  Data Path Delay:      6.758ns (Levels of Logic = 3)
  Clock Path Skew:      -0.068ns (0.554 - 0.622)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y52.BQ       Tcko                  0.408   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2
    SLICE_X9Y55.A1       net (fanout=13)       0.828   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<2>
    SLICE_X9Y55.A        Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced2
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced2
    SLICE_X11Y56.C3      net (fanout=2)        0.546   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced2
    SLICE_X11Y56.C       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced3
    SLICE_X22Y107.C4     net (fanout=10)       4.169   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced
    SLICE_X22Y107.CLK    Tas                   0.289   Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d<8>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Mmux_q_out71
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_6
    -------------------------------------------------  ---------------------------
    Total                                      6.758ns (1.215ns logic, 5.543ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.475ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_6 (FF)
  Requirement:          9.260ns
  Data Path Delay:      6.631ns (Levels of Logic = 3)
  Clock Path Skew:      -0.062ns (0.554 - 0.616)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1 to Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y56.AQ      Tcko                  0.391   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m_1
    SLICE_X9Y55.A3       net (fanout=18)       0.718   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<1>
    SLICE_X9Y55.A        Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced2
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced2
    SLICE_X11Y56.C3      net (fanout=2)        0.546   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced2
    SLICE_X11Y56.C       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced3
    SLICE_X22Y107.C4     net (fanout=10)       4.169   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced
    SLICE_X22Y107.CLK    Tas                   0.289   Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d<8>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Mmux_q_out71
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_6
    -------------------------------------------------  ---------------------------
    Total                                      6.631ns (1.198ns logic, 5.433ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.479ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_6 (FF)
  Requirement:          9.260ns
  Data Path Delay:      6.621ns (Levels of Logic = 3)
  Clock Path Skew:      -0.068ns (0.554 - 0.622)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2 to Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y52.BQ       Tcko                  0.408   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<3>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_2
    SLICE_X11Y56.D1      net (fanout=13)       1.114   Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m<2>
    SLICE_X11Y56.D       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced1
    SLICE_X11Y56.C6      net (fanout=3)        0.123   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced1
    SLICE_X11Y56.C       Tilo                  0.259   Inst_DVITransmitter/Inst_TMDSEncoder_red/n1_q_m<2>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced3
    SLICE_X22Y107.C4     net (fanout=10)       4.169   Inst_DVITransmitter/Inst_TMDSEncoder_red/cond_not_balanced
    SLICE_X22Y107.CLK    Tas                   0.289   Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d<8>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/Mmux_q_out71
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_6
    -------------------------------------------------  ---------------------------
    Total                                      6.621ns (1.215ns logic, 5.406ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Inst_SysCon_pllout_x1 = PERIOD TIMEGRP "Inst_SysCon_pllout_x1"
        TS_Inst_SysCon_Inst_dcm_recfg_clkfx HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/int_rd_mode_1 (SLICE_X1Y65.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.200ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_SysCon/MODE_SYNC/gen_bits[7].gen_bit/D_O (FF)
  Destination:          Inst_FBCtl/int_rd_mode_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.011ns (Levels of Logic = 0)
  Clock Path Skew:      0.719ns (0.953 - 0.234)
  Source Clock:         Inst_SysCon/pllout_x1 rising at 9.260ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: Inst_SysCon/MODE_SYNC/gen_bits[7].gen_bit/D_O to Inst_FBCtl/int_rd_mode_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y58.AMUX     Tshcko                0.266   Inst_SysCon/MODE_SYNC/gen_bits[7].gen_bit/sreg<1>
                                                       Inst_SysCon/MODE_SYNC/gen_bits[7].gen_bit/D_O
    SLICE_X1Y65.BX       net (fanout=2)        0.686   Inst_SysCon/MODE_SYNC/gen_bits[7].gen_bit/D_O
    SLICE_X1Y65.CLK      Tckdi       (-Th)    -0.059   Inst_FBCtl/int_rd_mode<1>
                                                       Inst_FBCtl/int_rd_mode_1
    -------------------------------------------------  ---------------------------
    Total                                      1.011ns (0.325ns logic, 0.686ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------

Paths for end point Inst_VideoTimingCtl/vde (SLICE_X25Y60.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.368ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_VideoTimingCtl/Inst_LocalRst/RstQ_4 (FF)
  Destination:          Inst_VideoTimingCtl/vde (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.369ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.041 - 0.040)
  Source Clock:         PClk rising at 9.260ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_VideoTimingCtl/Inst_LocalRst/RstQ_4 to Inst_VideoTimingCtl/vde
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y61.DQ      Tcko                  0.198   Inst_VideoTimingCtl/Inst_LocalRst/RstQ_4
                                                       Inst_VideoTimingCtl/Inst_LocalRst/RstQ_4
    SLICE_X25Y60.SR      net (fanout=26)       0.309   Inst_VideoTimingCtl/Inst_LocalRst/RstQ_4
    SLICE_X25Y60.CLK     Tcksr       (-Th)     0.138   Inst_VideoTimingCtl/hs
                                                       Inst_VideoTimingCtl/vde
    -------------------------------------------------  ---------------------------
    Total                                      0.369ns (0.060ns logic, 0.309ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/Inst_LocalRstC/RstQ_4 (SLICE_X16Y71.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.379ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/Inst_LocalRstC/RstQ_3 (FF)
  Destination:          Inst_FBCtl/Inst_LocalRstC/RstQ_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.379ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         PClk rising at 9.260ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/Inst_LocalRstC/RstQ_3 to Inst_FBCtl/Inst_LocalRstC/RstQ_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y71.CQ      Tcko                  0.200   Inst_FBCtl/Inst_LocalRstC/RstQ_4
                                                       Inst_FBCtl/Inst_LocalRstC/RstQ_3
    SLICE_X16Y71.DX      net (fanout=1)        0.131   Inst_FBCtl/Inst_LocalRstC/RstQ_3
    SLICE_X16Y71.CLK     Tckdi       (-Th)    -0.048   Inst_FBCtl/Inst_LocalRstC/RstQ_4
                                                       Inst_FBCtl/Inst_LocalRstC/RstQ_4
    -------------------------------------------------  ---------------------------
    Total                                      0.379ns (0.248ns logic, 0.131ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_SysCon_pllout_x1 = PERIOD TIMEGRP "Inst_SysCon_pllout_x1"
        TS_Inst_SysCon_Inst_dcm_recfg_clkfx HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.530ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: Inst_SysCon/BUFG_inst1/I0
  Logical resource: Inst_SysCon/BUFG_inst1/I0
  Location pin: BUFGMUX_X2Y12.I0
  Clock network: Inst_SysCon/pllout_x1
--------------------------------------------------------------------------------
Slack: 7.760ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 1.500ns (666.667MHz) (Tmcbcper_P3CMDCLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P3CMDCLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P3CMDCLK
  Location pin: MCB_X0Y1.P3CMDCLK
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.260ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_dd/CLK
  Logical resource: Inst_DVITransmitter/Inst_TMDSEncoder_red/Mshreg_de_dd/CLK
  Location pin: SLICE_X18Y62.CLK
  Clock network: PClk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP "CAMA_PCLK_I" 
"RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 18 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   1.179ns.
--------------------------------------------------------------------------------

Paths for end point Inst_camctlA/D_O_12 (SLICE_X41Y6.A5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.071ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               CAMA_D_I<4> (PAD)
  Destination:          Inst_camctlA/D_O_12 (FF)
  Destination Clock:    CamAPClk rising at 0.000ns
  Requirement:          1.250ns
  Data Path Delay:      2.940ns (Levels of Logic = 2)
  Clock Path Delay:     1.786ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: CAMA_D_I<4> to Inst_camctlA/D_O_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U15.I                Tiopi                 0.887   CAMA_D_I<4>
                                                       CAMA_D_I<4>
                                                       CAMA_D_I_4_IBUF
                                                       ProtoComp202.IMUX.5
    SLICE_X41Y6.A5       net (fanout=1)        1.817   CAMA_D_I_4_IBUF
    SLICE_X41Y6.CLK      Tas                   0.236   Inst_camctlA/D_O<15>
                                                       Inst_camctlA/Mmux_D_O[15]_D_I[7]_mux_9_OUT41
                                                       Inst_camctlA/D_O_12
    -------------------------------------------------  ---------------------------
    Total                                      2.940ns (1.123ns logic, 1.817ns route)
                                                       (38.2% logic, 61.8% route)

  Minimum Clock Path at Fast Process Corner: CAMA_PCLK_I to Inst_camctlA/D_O_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R10.I                Tiopi                 0.763   CAMA_PCLK_I
                                                       CAMA_PCLK_I
                                                       Inst_IOBUF_CAMA_PCLK/IBUF
                                                       ProtoComp205.IMUX
    BUFGMUX_X2Y9.I0      net (fanout=1)        0.265   int_CAMA_PCLK_I
    BUFGMUX_X2Y9.O       Tgi0o                 0.059   Inst_camctlA/BUFG_inst
                                                       Inst_camctlA/BUFG_inst
    SLICE_X41Y6.CLK      net (fanout=32)       0.699   CamAPClk
    -------------------------------------------------  ---------------------------
    Total                                      1.786ns (0.822ns logic, 0.964ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlA/D_O_0 (SLICE_X31Y16.A3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.078ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               CAMA_D_I<0> (PAD)
  Destination:          Inst_camctlA/D_O_0 (FF)
  Destination Clock:    CamAPClk rising at 0.000ns
  Requirement:          1.250ns
  Data Path Delay:      2.915ns (Levels of Logic = 2)
  Clock Path Delay:     1.768ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: CAMA_D_I<0> to Inst_camctlA/D_O_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M10.I                Tiopi                 0.887   CAMA_D_I<0>
                                                       CAMA_D_I<0>
                                                       CAMA_D_I_0_IBUF
                                                       ProtoComp202.IMUX.1
    SLICE_X31Y16.A3      net (fanout=1)        1.792   CAMA_D_I_0_IBUF
    SLICE_X31Y16.CLK     Tas                   0.236   Inst_camctlA/D_O<0>
                                                       Inst_camctlA/Mmux_D_O[15]_D_I[7]_mux_9_OUT17
                                                       Inst_camctlA/D_O_0
    -------------------------------------------------  ---------------------------
    Total                                      2.915ns (1.123ns logic, 1.792ns route)
                                                       (38.5% logic, 61.5% route)

  Minimum Clock Path at Fast Process Corner: CAMA_PCLK_I to Inst_camctlA/D_O_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R10.I                Tiopi                 0.763   CAMA_PCLK_I
                                                       CAMA_PCLK_I
                                                       Inst_IOBUF_CAMA_PCLK/IBUF
                                                       ProtoComp205.IMUX
    BUFGMUX_X2Y9.I0      net (fanout=1)        0.265   int_CAMA_PCLK_I
    BUFGMUX_X2Y9.O       Tgi0o                 0.059   Inst_camctlA/BUFG_inst
                                                       Inst_camctlA/BUFG_inst
    SLICE_X31Y16.CLK     net (fanout=32)       0.681   CamAPClk
    -------------------------------------------------  ---------------------------
    Total                                      1.768ns (0.822ns logic, 0.946ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlA/D_O_4 (SLICE_X41Y6.A5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.135ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               CAMA_D_I<4> (PAD)
  Destination:          Inst_camctlA/D_O_4 (FF)
  Destination Clock:    CamAPClk rising at 0.000ns
  Requirement:          1.250ns
  Data Path Delay:      2.876ns (Levels of Logic = 2)
  Clock Path Delay:     1.786ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: CAMA_D_I<4> to Inst_camctlA/D_O_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U15.I                Tiopi                 0.887   CAMA_D_I<4>
                                                       CAMA_D_I<4>
                                                       CAMA_D_I_4_IBUF
                                                       ProtoComp202.IMUX.5
    SLICE_X41Y6.A5       net (fanout=1)        1.817   CAMA_D_I_4_IBUF
    SLICE_X41Y6.CLK      Tas                   0.172   Inst_camctlA/D_O<15>
                                                       Inst_camctlA/Mmux_D_O[15]_D_I[7]_mux_9_OUT111
                                                       Inst_camctlA/D_O_4
    -------------------------------------------------  ---------------------------
    Total                                      2.876ns (1.059ns logic, 1.817ns route)
                                                       (36.8% logic, 63.2% route)

  Minimum Clock Path at Fast Process Corner: CAMA_PCLK_I to Inst_camctlA/D_O_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R10.I                Tiopi                 0.763   CAMA_PCLK_I
                                                       CAMA_PCLK_I
                                                       Inst_IOBUF_CAMA_PCLK/IBUF
                                                       ProtoComp205.IMUX
    BUFGMUX_X2Y9.I0      net (fanout=1)        0.265   int_CAMA_PCLK_I
    BUFGMUX_X2Y9.O       Tgi0o                 0.059   Inst_camctlA/BUFG_inst
                                                       Inst_camctlA/BUFG_inst
    SLICE_X41Y6.CLK      net (fanout=32)       0.699   CamAPClk
    -------------------------------------------------  ---------------------------
    Total                                      1.786ns (0.822ns logic, 0.964ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP "CAMA_PCLK_I" "RISING";
--------------------------------------------------------------------------------

Paths for end point Inst_InputSync_FVA/sreg_0 (SLICE_X33Y10.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      5.966ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               CAMA_FV_I (PAD)
  Destination:          Inst_InputSync_FVA/sreg_0 (FF)
  Destination Clock:    CamAPClk rising at 0.000ns
  Requirement:          6.250ns
  Data Path Delay:      3.279ns (Levels of Logic = 1)
  Clock Path Delay:     3.538ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: CAMA_FV_I to Inst_InputSync_FVA/sreg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T12.I                Tiopi                 1.126   CAMA_FV_I
                                                       CAMA_FV_I
                                                       CAMA_FV_I_IBUF
                                                       ProtoComp202.IMUX.27
    SLICE_X33Y10.AX      net (fanout=1)        2.105   Inst_InputSync_FVA/n0003<0>
    SLICE_X33Y10.CLK     Tckdi       (-Th)    -0.048   Inst_InputSync_FVA/sreg<1>
                                                       Inst_InputSync_FVA/sreg_0
    -------------------------------------------------  ---------------------------
    Total                                      3.279ns (1.174ns logic, 2.105ns route)
                                                       (35.8% logic, 64.2% route)

  Maximum Clock Path at Slow Process Corner: CAMA_PCLK_I to Inst_InputSync_FVA/sreg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R10.I                Tiopi                 1.310   CAMA_PCLK_I
                                                       CAMA_PCLK_I
                                                       Inst_IOBUF_CAMA_PCLK/IBUF
                                                       ProtoComp205.IMUX
    BUFGMUX_X2Y9.I0      net (fanout=1)        0.771   int_CAMA_PCLK_I
    BUFGMUX_X2Y9.O       Tgi0o                 0.209   Inst_camctlA/BUFG_inst
                                                       Inst_camctlA/BUFG_inst
    SLICE_X33Y10.CLK     net (fanout=32)       1.248   CamAPClk
    -------------------------------------------------  ---------------------------
    Total                                      3.538ns (1.519ns logic, 2.019ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlA/D_O_6 (SLICE_X41Y6.C3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      6.042ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               CAMA_D_I<6> (PAD)
  Destination:          Inst_camctlA/D_O_6 (FF)
  Destination Clock:    CamAPClk rising at 0.000ns
  Requirement:          6.250ns
  Data Path Delay:      3.353ns (Levels of Logic = 2)
  Clock Path Delay:     3.536ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: CAMA_D_I<6> to Inst_camctlA/D_O_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M11.I                Tiopi                 1.126   CAMA_D_I<6>
                                                       CAMA_D_I<6>
                                                       CAMA_D_I_6_IBUF
                                                       ProtoComp202.IMUX.8
    SLICE_X41Y6.C3       net (fanout=1)        2.025   CAMA_D_I_6_IBUF
    SLICE_X41Y6.CLK      Tah         (-Th)    -0.202   Inst_camctlA/D_O<15>
                                                       Inst_camctlA/Mmux_D_O[15]_D_I[7]_mux_9_OUT131
                                                       Inst_camctlA/D_O_6
    -------------------------------------------------  ---------------------------
    Total                                      3.353ns (1.328ns logic, 2.025ns route)
                                                       (39.6% logic, 60.4% route)

  Maximum Clock Path at Slow Process Corner: CAMA_PCLK_I to Inst_camctlA/D_O_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R10.I                Tiopi                 1.310   CAMA_PCLK_I
                                                       CAMA_PCLK_I
                                                       Inst_IOBUF_CAMA_PCLK/IBUF
                                                       ProtoComp205.IMUX
    BUFGMUX_X2Y9.I0      net (fanout=1)        0.771   int_CAMA_PCLK_I
    BUFGMUX_X2Y9.O       Tgi0o                 0.209   Inst_camctlA/BUFG_inst
                                                       Inst_camctlA/BUFG_inst
    SLICE_X41Y6.CLK      net (fanout=32)       1.246   CamAPClk
    -------------------------------------------------  ---------------------------
    Total                                      3.536ns (1.519ns logic, 2.017ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlA/D_O_5 (SLICE_X41Y6.B4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      6.044ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               CAMA_D_I<5> (PAD)
  Destination:          Inst_camctlA/D_O_5 (FF)
  Destination Clock:    CamAPClk rising at 0.000ns
  Requirement:          6.250ns
  Data Path Delay:      3.355ns (Levels of Logic = 2)
  Clock Path Delay:     3.536ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: CAMA_D_I<5> to Inst_camctlA/D_O_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U13.I                Tiopi                 1.126   CAMA_D_I<5>
                                                       CAMA_D_I<5>
                                                       CAMA_D_I_5_IBUF
                                                       ProtoComp202.IMUX.6
    SLICE_X41Y6.B4       net (fanout=1)        2.027   CAMA_D_I_5_IBUF
    SLICE_X41Y6.CLK      Tah         (-Th)    -0.202   Inst_camctlA/D_O<15>
                                                       Inst_camctlA/Mmux_D_O[15]_D_I[7]_mux_9_OUT121
                                                       Inst_camctlA/D_O_5
    -------------------------------------------------  ---------------------------
    Total                                      3.355ns (1.328ns logic, 2.027ns route)
                                                       (39.6% logic, 60.4% route)

  Maximum Clock Path at Slow Process Corner: CAMA_PCLK_I to Inst_camctlA/D_O_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R10.I                Tiopi                 1.310   CAMA_PCLK_I
                                                       CAMA_PCLK_I
                                                       Inst_IOBUF_CAMA_PCLK/IBUF
                                                       ProtoComp205.IMUX
    BUFGMUX_X2Y9.I0      net (fanout=1)        0.771   int_CAMA_PCLK_I
    BUFGMUX_X2Y9.O       Tgi0o                 0.209   Inst_camctlA/BUFG_inst
                                                       Inst_camctlA/BUFG_inst
    SLICE_X41Y6.CLK      net (fanout=32)       1.246   CamAPClk
    -------------------------------------------------  ---------------------------
    Total                                      3.536ns (1.519ns logic, 2.017ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP "CAMB_PCLK_I" 
"RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 18 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   1.076ns.
--------------------------------------------------------------------------------

Paths for end point Inst_camctlB/D_O_0 (SLICE_X18Y9.A5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.174ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               CAMB_D_I<0> (PAD)
  Destination:          Inst_camctlB/D_O_0 (FF)
  Destination Clock:    CamBPClk rising at 0.000ns
  Requirement:          1.250ns
  Data Path Delay:      2.830ns (Levels of Logic = 2)
  Clock Path Delay:     1.779ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: CAMB_D_I<0> to Inst_camctlB/D_O_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U5.I                 Tiopi                 0.887   CAMB_D_I<0>
                                                       CAMB_D_I<0>
                                                       CAMB_D_I_0_IBUF
                                                       ProtoComp202.IMUX.15
    SLICE_X18Y9.A5       net (fanout=1)        1.719   CAMB_D_I_0_IBUF
    SLICE_X18Y9.CLK      Tas                   0.224   Inst_camctlB/D_O<11>
                                                       Inst_camctlB/Mmux_D_O[15]_D_I[7]_mux_9_OUT17
                                                       Inst_camctlB/D_O_0
    -------------------------------------------------  ---------------------------
    Total                                      2.830ns (1.111ns logic, 1.719ns route)
                                                       (39.3% logic, 60.7% route)

  Minimum Clock Path at Fast Process Corner: CAMB_PCLK_I to Inst_camctlB/D_O_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U10.I                Tiopi                 0.763   CAMB_PCLK_I
                                                       CAMB_PCLK_I
                                                       Inst_IOBUF_CAMB_PCLK/IBUF
                                                       ProtoComp205.IMUX.1
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.237   int_CAMB_PCLK_I
    BUFGMUX_X2Y11.O      Tgi0o                 0.059   Inst_camctlB/BUFG_inst
                                                       Inst_camctlB/BUFG_inst
    SLICE_X18Y9.CLK      net (fanout=30)       0.720   CamBPClk
    -------------------------------------------------  ---------------------------
    Total                                      1.779ns (0.822ns logic, 0.957ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlB/D_O_1 (SLICE_X18Y9.B5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.177ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               CAMB_D_I<1> (PAD)
  Destination:          Inst_camctlB/D_O_1 (FF)
  Destination Clock:    CamBPClk rising at 0.000ns
  Requirement:          1.250ns
  Data Path Delay:      2.827ns (Levels of Logic = 2)
  Clock Path Delay:     1.779ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: CAMB_D_I<1> to Inst_camctlB/D_O_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V5.I                 Tiopi                 0.887   CAMB_D_I<1>
                                                       CAMB_D_I<1>
                                                       CAMB_D_I_1_IBUF
                                                       ProtoComp202.IMUX.16
    SLICE_X18Y9.B5       net (fanout=1)        1.716   CAMB_D_I_1_IBUF
    SLICE_X18Y9.CLK      Tas                   0.224   Inst_camctlB/D_O<11>
                                                       Inst_camctlB/Mmux_D_O[15]_D_I[7]_mux_9_OUT81
                                                       Inst_camctlB/D_O_1
    -------------------------------------------------  ---------------------------
    Total                                      2.827ns (1.111ns logic, 1.716ns route)
                                                       (39.3% logic, 60.7% route)

  Minimum Clock Path at Fast Process Corner: CAMB_PCLK_I to Inst_camctlB/D_O_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U10.I                Tiopi                 0.763   CAMB_PCLK_I
                                                       CAMB_PCLK_I
                                                       Inst_IOBUF_CAMB_PCLK/IBUF
                                                       ProtoComp205.IMUX.1
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.237   int_CAMB_PCLK_I
    BUFGMUX_X2Y11.O      Tgi0o                 0.059   Inst_camctlB/BUFG_inst
                                                       Inst_camctlB/BUFG_inst
    SLICE_X18Y9.CLK      net (fanout=30)       0.720   CamBPClk
    -------------------------------------------------  ---------------------------
    Total                                      1.779ns (0.822ns logic, 0.957ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlB/D_O_8 (SLICE_X18Y9.A5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.244ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               CAMB_D_I<0> (PAD)
  Destination:          Inst_camctlB/D_O_8 (FF)
  Destination Clock:    CamBPClk rising at 0.000ns
  Requirement:          1.250ns
  Data Path Delay:      2.760ns (Levels of Logic = 2)
  Clock Path Delay:     1.779ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: CAMB_D_I<0> to Inst_camctlB/D_O_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U5.I                 Tiopi                 0.887   CAMB_D_I<0>
                                                       CAMB_D_I<0>
                                                       CAMB_D_I_0_IBUF
                                                       ProtoComp202.IMUX.15
    SLICE_X18Y9.A5       net (fanout=1)        1.719   CAMB_D_I_0_IBUF
    SLICE_X18Y9.CLK      Tas                   0.154   Inst_camctlB/D_O<11>
                                                       Inst_camctlB/Mmux_D_O[15]_D_I[7]_mux_9_OUT151
                                                       Inst_camctlB/D_O_8
    -------------------------------------------------  ---------------------------
    Total                                      2.760ns (1.041ns logic, 1.719ns route)
                                                       (37.7% logic, 62.3% route)

  Minimum Clock Path at Fast Process Corner: CAMB_PCLK_I to Inst_camctlB/D_O_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U10.I                Tiopi                 0.763   CAMB_PCLK_I
                                                       CAMB_PCLK_I
                                                       Inst_IOBUF_CAMB_PCLK/IBUF
                                                       ProtoComp205.IMUX.1
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.237   int_CAMB_PCLK_I
    BUFGMUX_X2Y11.O      Tgi0o                 0.059   Inst_camctlB/BUFG_inst
                                                       Inst_camctlB/BUFG_inst
    SLICE_X18Y9.CLK      net (fanout=30)       0.720   CamBPClk
    -------------------------------------------------  ---------------------------
    Total                                      1.779ns (0.822ns logic, 0.957ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP "CAMB_PCLK_I" "RISING";
--------------------------------------------------------------------------------

Paths for end point Inst_InputSync_FVB/sreg_0 (SLICE_X18Y14.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      5.879ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               CAMB_FV_I (PAD)
  Destination:          Inst_InputSync_FVB/sreg_0 (FF)
  Destination Clock:    CamBPClk rising at 0.000ns
  Requirement:          6.250ns
  Data Path Delay:      3.193ns (Levels of Logic = 1)
  Clock Path Delay:     3.539ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: CAMB_FV_I to Inst_InputSync_FVB/sreg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R7.I                 Tiopi                 1.126   CAMB_FV_I
                                                       CAMB_FV_I
                                                       CAMB_FV_I_IBUF
                                                       ProtoComp202.IMUX.28
    SLICE_X18Y14.AX      net (fanout=1)        2.017   Inst_InputSync_FVB/n0003<0>
    SLICE_X18Y14.CLK     Tckdi       (-Th)    -0.050   Inst_InputSync_FVB/sreg<1>
                                                       Inst_InputSync_FVB/sreg_0
    -------------------------------------------------  ---------------------------
    Total                                      3.193ns (1.176ns logic, 2.017ns route)
                                                       (36.8% logic, 63.2% route)

  Maximum Clock Path at Slow Process Corner: CAMB_PCLK_I to Inst_InputSync_FVB/sreg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U10.I                Tiopi                 1.310   CAMB_PCLK_I
                                                       CAMB_PCLK_I
                                                       Inst_IOBUF_CAMB_PCLK/IBUF
                                                       ProtoComp205.IMUX.1
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.743   int_CAMB_PCLK_I
    BUFGMUX_X2Y11.O      Tgi0o                 0.209   Inst_camctlB/BUFG_inst
                                                       Inst_camctlB/BUFG_inst
    SLICE_X18Y14.CLK     net (fanout=30)       1.277   CamBPClk
    -------------------------------------------------  ---------------------------
    Total                                      3.539ns (1.519ns logic, 2.020ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlB/D_O_7 (SLICE_X18Y11.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      5.988ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               CAMB_D_I<7> (PAD)
  Destination:          Inst_camctlB/D_O_7 (FF)
  Destination Clock:    CamBPClk rising at 0.000ns
  Requirement:          6.250ns
  Data Path Delay:      3.297ns (Levels of Logic = 2)
  Clock Path Delay:     3.534ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: CAMB_D_I<7> to Inst_camctlB/D_O_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T6.I                 Tiopi                 1.126   CAMB_D_I<7>
                                                       CAMB_D_I<7>
                                                       CAMB_D_I_7_IBUF
                                                       ProtoComp202.IMUX.22
    SLICE_X18Y11.D4      net (fanout=1)        2.057   CAMB_D_I_7_IBUF
    SLICE_X18Y11.CLK     Tah         (-Th)    -0.114   Inst_camctlB/D_O<15>
                                                       Inst_camctlB/Mmux_D_O[15]_D_I[7]_mux_9_OUT141
                                                       Inst_camctlB/D_O_7
    -------------------------------------------------  ---------------------------
    Total                                      3.297ns (1.240ns logic, 2.057ns route)
                                                       (37.6% logic, 62.4% route)

  Maximum Clock Path at Slow Process Corner: CAMB_PCLK_I to Inst_camctlB/D_O_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U10.I                Tiopi                 1.310   CAMB_PCLK_I
                                                       CAMB_PCLK_I
                                                       Inst_IOBUF_CAMB_PCLK/IBUF
                                                       ProtoComp205.IMUX.1
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.743   int_CAMB_PCLK_I
    BUFGMUX_X2Y11.O      Tgi0o                 0.209   Inst_camctlB/BUFG_inst
                                                       Inst_camctlB/BUFG_inst
    SLICE_X18Y11.CLK     net (fanout=30)       1.272   CamBPClk
    -------------------------------------------------  ---------------------------
    Total                                      3.534ns (1.519ns logic, 2.015ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlB/cam_data_sel (SLICE_X21Y2.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      6.052ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               CAMB_LV_I (PAD)
  Destination:          Inst_camctlB/cam_data_sel (FF)
  Destination Clock:    CamBPClk rising at 0.000ns
  Requirement:          6.250ns
  Data Path Delay:      3.364ns (Levels of Logic = 2)
  Clock Path Delay:     3.537ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: CAMB_LV_I to Inst_camctlB/cam_data_sel
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N6.I                 Tiopi                 1.126   CAMB_LV_I
                                                       CAMB_LV_I
                                                       CAMB_LV_I_IBUF
                                                       ProtoComp202.IMUX.30
    SLICE_X20Y2.A4       net (fanout=1)        1.796   CAMB_LV_I_IBUF
    SLICE_X20Y2.A        Tilo                  0.193   Inst_camctlB/cam_data_sel_rstpot1
                                                       Inst_camctlB/cam_data_sel_rstpot1
    SLICE_X21Y2.AX       net (fanout=1)        0.201   Inst_camctlB/cam_data_sel_rstpot1
    SLICE_X21Y2.CLK      Tckdi       (-Th)    -0.048   Inst_camctlB/cam_data_sel
                                                       Inst_camctlB/cam_data_sel
    -------------------------------------------------  ---------------------------
    Total                                      3.364ns (1.367ns logic, 1.997ns route)
                                                       (40.6% logic, 59.4% route)

  Maximum Clock Path at Slow Process Corner: CAMB_PCLK_I to Inst_camctlB/cam_data_sel
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U10.I                Tiopi                 1.310   CAMB_PCLK_I
                                                       CAMB_PCLK_I
                                                       Inst_IOBUF_CAMB_PCLK/IBUF
                                                       ProtoComp205.IMUX.1
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.743   int_CAMB_PCLK_I
    BUFGMUX_X2Y11.O      Tgi0o                 0.209   Inst_camctlB/BUFG_inst
                                                       Inst_camctlB/BUFG_inst
    SLICE_X21Y2.CLK      net (fanout=30)       1.275   CamBPClk
    -------------------------------------------------  ---------------------------
    Total                                      3.537ns (1.519ns logic, 2.018ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_CLK_I
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_CLK_I                       |     10.001ns|      7.930ns|      9.307ns|            0|            0|          360|        26039|
| TS_Inst_SysCon_Inst_dcm_recfg_|      9.260ns|      3.334ns|      8.618ns|            0|            0|            0|         7838|
| clkfx                         |             |             |             |             |             |             |             |
|  TS_Inst_SysCon_pllout_x2     |      4.630ns|      4.309ns|          N/A|            0|            0|           83|            0|
|  TS_Inst_SysCon_pllout_xs     |      0.926ns|          N/A|          N/A|            0|            0|            0|            0|
|  TS_Inst_SysCon_pllout_x1     |      9.260ns|      7.039ns|          N/A|            0|            0|         7755|            0|
| TS_Inst_SysCon_Inst_dcm_fixed_|     41.671ns|      6.460ns|          N/A|            0|            0|         6237|            0|
| clkfx                         |             |             |             |             |             |             |             |
| TS_Inst_SysCon_Inst_dcm_fixed_|     41.671ns|      1.730ns|          N/A|            0|            0|            0|            0|
| clkfx180                      |             |             |             |             |             |             |             |
| TS_Inst_SysCon_ddr2clk_2x_180 |      1.500ns|      1.249ns|          N/A|            0|            0|            0|            0|
| TS_Inst_SysCon_ddr2clk_2x     |      1.500ns|      1.249ns|          N/A|            0|            0|            0|            0|
| TS_Inst_SysCon_mcb_drp_clk_bfg|     24.002ns|      6.895ns|          N/A|            0|            0|        11964|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CAMA_PCLK_I
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
CAMA_D_I<0> |    1.172(R)|      FAST  |   -0.320(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_D_I<1> |    0.937(R)|      FAST  |   -0.031(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_D_I<2> |    1.037(R)|      FAST  |   -0.194(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_D_I<3> |    1.100(R)|      FAST  |   -0.217(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_D_I<4> |    1.179(R)|      FAST  |   -0.307(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_D_I<5> |    0.747(R)|      FAST  |    0.206(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_D_I<6> |    0.825(R)|      FAST  |    0.208(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_D_I<7> |    0.864(R)|      FAST  |    0.183(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_FV_I   |    0.641(R)|      FAST  |    0.284(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_LV_I   |    0.815(R)|      FAST  |    0.120(R)|      SLOW  |CamAPClk          |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock CAMB_PCLK_I
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
CAMB_D_I<0> |    1.076(R)|      FAST  |   -0.092(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_D_I<1> |    1.073(R)|      FAST  |   -0.039(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_D_I<2> |    0.986(R)|      FAST  |   -0.006(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_D_I<3> |    0.919(R)|      FAST  |    0.122(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_D_I<4> |    0.875(R)|      FAST  |    0.083(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_D_I<5> |    0.852(R)|      FAST  |    0.124(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_D_I<6> |    0.883(R)|      FAST  |    0.120(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_D_I<7> |    0.753(R)|      FAST  |    0.262(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_FV_I   |    0.582(R)|      FAST  |    0.371(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_LV_I   |    0.736(R)|      FAST  |    0.198(R)|      SLOW  |CamBPClk          |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock to Setup on destination clock CAMA_PCLK_I
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CAMA_PCLK_I    |    7.487|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CAMB_PCLK_I
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CAMB_PCLK_I    |    7.041|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CLK_I
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_I          |    7.930|         |         |         |
---------------+---------+---------+---------+---------+

OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP "CAMA_PCLK_I" "RISING";
Worst Case Data Window 1.463; Ideal Clock Offset To Actual Clock 2.948; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
CAMA_D_I<0>       |    1.172(R)|      FAST  |   -0.320(R)|      SLOW  |    0.078|    6.570|       -3.246|
CAMA_D_I<1>       |    0.937(R)|      FAST  |   -0.031(R)|      SLOW  |    0.313|    6.281|       -2.984|
CAMA_D_I<2>       |    1.037(R)|      FAST  |   -0.194(R)|      SLOW  |    0.213|    6.444|       -3.116|
CAMA_D_I<3>       |    1.100(R)|      FAST  |   -0.217(R)|      SLOW  |    0.150|    6.467|       -3.158|
CAMA_D_I<4>       |    1.179(R)|      FAST  |   -0.307(R)|      SLOW  |    0.071|    6.557|       -3.243|
CAMA_D_I<5>       |    0.747(R)|      FAST  |    0.206(R)|      SLOW  |    0.503|    6.044|       -2.770|
CAMA_D_I<6>       |    0.825(R)|      FAST  |    0.208(R)|      SLOW  |    0.425|    6.042|       -2.809|
CAMA_D_I<7>       |    0.864(R)|      FAST  |    0.183(R)|      SLOW  |    0.386|    6.067|       -2.841|
CAMA_FV_I         |    0.641(R)|      FAST  |    0.284(R)|      SLOW  |    0.609|    5.966|       -2.679|
CAMA_LV_I         |    0.815(R)|      FAST  |    0.120(R)|      SLOW  |    0.435|    6.130|       -2.848|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       1.179|         -  |       0.284|         -  |    0.071|    5.966|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP "CAMB_PCLK_I" "RISING";
Worst Case Data Window 1.447; Ideal Clock Offset To Actual Clock 2.852; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
CAMB_D_I<0>       |    1.076(R)|      FAST  |   -0.092(R)|      SLOW  |    0.174|    6.342|       -3.084|
CAMB_D_I<1>       |    1.073(R)|      FAST  |   -0.039(R)|      SLOW  |    0.177|    6.289|       -3.056|
CAMB_D_I<2>       |    0.986(R)|      FAST  |   -0.006(R)|      SLOW  |    0.264|    6.256|       -2.996|
CAMB_D_I<3>       |    0.919(R)|      FAST  |    0.122(R)|      SLOW  |    0.331|    6.128|       -2.899|
CAMB_D_I<4>       |    0.875(R)|      FAST  |    0.083(R)|      SLOW  |    0.375|    6.167|       -2.896|
CAMB_D_I<5>       |    0.852(R)|      FAST  |    0.124(R)|      SLOW  |    0.398|    6.126|       -2.864|
CAMB_D_I<6>       |    0.883(R)|      FAST  |    0.120(R)|      SLOW  |    0.367|    6.130|       -2.882|
CAMB_D_I<7>       |    0.753(R)|      FAST  |    0.262(R)|      SLOW  |    0.497|    5.988|       -2.746|
CAMB_FV_I         |    0.582(R)|      FAST  |    0.371(R)|      SLOW  |    0.668|    5.879|       -2.605|
CAMB_LV_I         |    0.736(R)|      FAST  |    0.198(R)|      SLOW  |    0.514|    6.052|       -2.769|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       1.076|         -  |       0.371|         -  |    0.174|    5.879|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 32427 paths, 0 nets, and 6989 connections

Design statistics:
   Minimum period:   7.930ns{1}   (Maximum frequency: 126.103MHz)
   Minimum input required time before clock:   1.179ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Apr  2 18:23:22 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 479 MB



