

================================================================
== Vivado HLS Report for 'up_sample'
================================================================
* Date:           Fri Nov 13 14:18:12 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        up_sample_proj
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160t-fbg484-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.272 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
    +---------+---------+-----------+-----------+-------+-------+---------+
    |    16404|    16404| 82.020 us | 82.020 us |  16404|  16404|   none  |
    +---------+---------+-----------+-----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop 1  |    16402|    16402|        20|          1|          1|  16384|    yes   |
        +----------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|    1269|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      3|     483|     513|    -|
|Memory           |        1|      -|      23|      12|    0|
|Multiplexer      |        -|      -|       -|     134|    -|
|Register         |        0|      -|    1442|     160|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        1|      3|    1948|    2088|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      650|    600|  202800|  101400|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |       2|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |up_sample_fmul_32dEe_U1  |up_sample_fmul_32dEe  |        0|      3|  143|  139|    0|
    |up_sample_sitofp_eOg_U2  |up_sample_sitofp_eOg  |        0|      0|  340|  374|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|      3|  483|  513|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-------------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |          Memory         |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |hw_input_stencil_hw_s_U  |up_sample_hw_inpucud  |        1|   0|   0|    0|    64|   16|     1|         1024|
    |mask_table1_U            |up_sample_mask_tabkb  |        0|  23|  12|    0|    32|   23|     1|          736|
    +-------------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                    |                      |        1|  23|  12|    0|    96|   39|     2|         1760|
    +-------------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+-------+---+-----+------------+------------+
    |            Variable Name           | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+-------+---+-----+------------+------------+
    |add_ln121_fu_670_p2                 |     +    |      0|  0|   39|          32|           1|
    |add_ln233_1_fu_274_p2               |     +    |      0|  0|   15|           1|           8|
    |add_ln233_fu_254_p2                 |     +    |      0|  0|   22|          15|           1|
    |add_ln339_fu_560_p2                 |     +    |      0|  0|   16|           8|           9|
    |add_ln87_fu_722_p2                  |     +    |      0|  0|   32|          32|           7|
    |addr_4_fu_749_p2                    |     +    |      0|  0|   39|          32|          32|
    |addr_fu_728_p2                      |     +    |      0|  0|   32|          32|          32|
    |c2_fu_296_p2                        |     +    |      0|  0|   15|           8|           1|
    |p_Val2_5_fu_400_p2                  |     +    |      0|  0|   39|          32|          32|
    |rem_fu_777_p2                       |     +    |      0|  0|   39|          32|           8|
    |result_V_1_fu_655_p2                |     -    |      0|  0|   39|           1|          32|
    |sub_ln1311_fu_574_p2                |     -    |      0|  0|   15|           7|           8|
    |sub_ln23_fu_709_p2                  |     -    |      0|  0|   39|           6|          32|
    |sub_ln53_1_fu_702_p2                |     -    |      0|  0|   39|           6|          32|
    |sub_ln53_fu_302_p2                  |     -    |      0|  0|   15|           7|           8|
    |and_ln19_1_fu_524_p2                |    and   |      0|  0|    2|           1|           1|
    |and_ln19_fu_519_p2                  |    and   |      0|  0|    2|           1|           1|
    |and_ln849_fu_476_p2                 |    and   |      0|  0|    2|           1|           1|
    |ap_block_state17_pp0_stage0_iter15  |    and   |      0|  0|    2|           1|           1|
    |ap_block_state21_pp0_stage0_iter19  |    and   |      0|  0|    2|           1|           1|
    |ap_condition_135                    |    and   |      0|  0|    2|           1|           1|
    |ap_condition_371                    |    and   |      0|  0|    2|           1|           1|
    |ap_condition_427                    |    and   |      0|  0|    2|           1|           1|
    |ap_condition_432                    |    and   |      0|  0|    2|           1|           1|
    |ap_condition_437                    |    and   |      0|  0|    2|           1|           1|
    |ap_predicate_op123_read_state17     |    and   |      0|  0|    2|           1|           1|
    |xs_sig_V_fu_450_p2                  |    and   |      0|  0|   23|          23|          23|
    |xs_sign_V_fu_440_p2                 |    and   |      0|  0|    2|           1|           1|
    |icmp_ln121_fu_664_p2                |   icmp   |      0|  0|   18|          32|           6|
    |icmp_ln19_1_fu_508_p2               |   icmp   |      0|  0|   11|           8|           1|
    |icmp_ln19_fu_503_p2                 |   icmp   |      0|  0|   18|          23|           1|
    |icmp_ln233_fu_248_p2                |   icmp   |      0|  0|   13|          15|          16|
    |icmp_ln234_fu_260_p2                |   icmp   |      0|  0|   13|           8|           9|
    |icmp_ln849_1_fu_374_p2              |   icmp   |      0|  0|   11|           8|           8|
    |icmp_ln849_fu_369_p2                |   icmp   |      0|  0|   11|           8|           7|
    |icmp_ln88_fu_743_p2                 |   icmp   |      0|  0|   18|          26|           1|
    |icmp_ln93_fu_772_p2                 |   icmp   |      0|  0|   18|          26|           1|
    |r_V_fu_614_p2                       |   lshr   |      0|  0|   66|          25|          25|
    |ap_block_pp0_stage0_01001           |    or    |      0|  0|    2|           1|           1|
    |or_ln19_fu_513_p2                   |    or    |      0|  0|    2|           1|           1|
    |or_ln849_fu_489_p2                  |    or    |      0|  0|    2|           1|           1|
    |addr_3_fu_782_p3                    |  select  |      0|  0|   32|           1|          32|
    |p_Val2_16_fu_648_p3                 |  select  |      0|  0|   32|           1|          32|
    |p_Val2_17_fu_696_p3                 |  select  |      0|  0|   32|           1|          32|
    |p_Val2_9_fu_534_p3                  |  select  |      0|  0|   32|           1|          32|
    |select_ln121_fu_676_p3              |  select  |      0|  0|   32|           1|           1|
    |select_ln47_1_fu_280_p3             |  select  |      0|  0|    8|           1|           8|
    |select_ln47_fu_266_p3               |  select  |      0|  0|    8|           1|           1|
    |select_ln849_1_fu_495_p3            |  select  |      0|  0|   32|           1|          32|
    |select_ln849_fu_482_p3              |  select  |      0|  0|   32|           1|          32|
    |select_ln88_fu_754_p3               |  select  |      0|  0|   32|           1|          32|
    |ush_fu_596_p3                       |  select  |      0|  0|    9|           1|           9|
    |xs_exp_V_fu_434_p3                  |  select  |      0|  0|    8|           1|           8|
    |xs_sig_V_3_fu_428_p3                |  select  |      0|  0|   23|           1|          23|
    |r_V_1_fu_620_p2                     |    shl   |      0|  0|  243|          79|          79|
    |ap_enable_pp0                       |    xor   |      0|  0|    2|           1|           2|
    |ap_enable_reg_pp0_iter1             |    xor   |      0|  0|    2|           2|           1|
    |xor_ln1309_fu_445_p2                |    xor   |      0|  0|   23|          23|           2|
    |xor_ln849_fu_470_p2                 |    xor   |      0|  0|    2|           1|           2|
    +------------------------------------+----------+-------+---+-----+------------+------------+
    |Total                               |          |      0|  0| 1269|         587|         716|
    +------------------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------+----+-----------+-----+-----------+
    |                      Name                      | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                       |  17|          4|    1|          4|
    |ap_enable_reg_pp0_iter1                         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter19                        |   9|          2|    1|          2|
    |ap_phi_mux_nearest_neighbor_s0_s_phi_fu_200_p4  |   9|          2|    8|         16|
    |ap_phi_mux_phi_ln53_phi_fu_222_p8               |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter15_phi_ln53_reg_218          |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter1_phi_ln53_reg_218           |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter2_phi_ln53_reg_218           |   9|          2|   32|         64|
    |hw_input_stencil_0_1_fu_128                     |   9|          2|   32|         64|
    |hw_output_stencil_values_V_val_V_blk_n          |   9|          2|    1|          2|
    |indvar_flatten_reg_185                          |   9|          2|   15|         30|
    |input_copy_stencil_values_V_val_V_blk_n         |   9|          2|    1|          2|
    |nearest_neighbor_s0_1_reg_207                   |   9|          2|    8|         16|
    |nearest_neighbor_s0_s_reg_196                   |   9|          2|    8|         16|
    +------------------------------------------------+----+-----------+-----+-----------+
    |Total                                           | 134|         30|  204|        410|
    +------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |add_ln339_reg_904                       |   9|   0|    9|          0|
    |ap_CS_fsm                               |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                 |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter10_phi_ln53_reg_218  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter11_phi_ln53_reg_218  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter12_phi_ln53_reg_218  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter13_phi_ln53_reg_218  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter14_phi_ln53_reg_218  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter15_phi_ln53_reg_218  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_phi_ln53_reg_218   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_phi_ln53_reg_218   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_phi_ln53_reg_218   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_phi_ln53_reg_218   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter5_phi_ln53_reg_218   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter6_phi_ln53_reg_218   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter7_phi_ln53_reg_218   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter8_phi_ln53_reg_218   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter9_phi_ln53_reg_218   |  32|   0|   32|          0|
    |hw_input_stencil_0_1_1_reg_930          |  32|   0|   32|          0|
    |hw_input_stencil_0_1_fu_128             |  32|   0|   32|          0|
    |hw_input_stencil_op_s_reg_962           |  16|   0|   16|          0|
    |icmp_ln233_reg_802                      |   1|   0|    1|          0|
    |indvar_flatten_reg_185                  |  15|   0|   15|          0|
    |isNeg_reg_909                           |   1|   0|    1|          0|
    |mask_reg_888                            |  23|   0|   23|          0|
    |nearest_neighbor_s0_1_reg_207           |   8|   0|    8|          0|
    |nearest_neighbor_s0_s_reg_196           |   8|   0|    8|          0|
    |p_Result_s_reg_855                      |   1|   0|    1|          0|
    |p_Result_s_reg_855_pp0_iter12_reg       |   1|   0|    1|          0|
    |p_Val2_16_reg_920                       |  32|   0|   32|          0|
    |p_Val2_9_reg_894                        |  32|   0|   32|          0|
    |p_Val2_9_reg_894_pp0_iter14_reg         |  32|   0|   32|          0|
    |p_x_assign_reg_849                      |  32|   0|   32|          0|
    |result_V_1_reg_925                      |  32|   0|   32|          0|
    |select_ln47_1_reg_817                   |   8|   0|    8|          0|
    |select_ln47_reg_811                     |   8|   0|    8|          0|
    |select_ln88_reg_946                     |  32|   0|   32|          0|
    |sub_ln1311_reg_915                      |   8|   0|    8|          0|
    |sub_ln23_reg_940                        |  32|   0|   32|          0|
    |tmp_10_reg_952                          |  26|   0|   26|          0|
    |tmp_2_reg_835                           |   1|   0|    1|          0|
    |tmp_V_1_reg_872                         |  23|   0|   23|          0|
    |tmp_V_1_reg_872_pp0_iter12_reg          |  23|   0|   23|          0|
    |tmp_V_5_reg_899                         |  23|   0|   23|          0|
    |tmp_V_reg_864                           |   8|   0|    8|          0|
    |tmp_V_reg_864_pp0_iter12_reg            |   8|   0|    8|          0|
    |tmp_reg_844                             |  32|   0|   32|          0|
    |tmp_val_V_reg_935                       |  16|   0|   16|          0|
    |trunc_ln368_reg_883                     |  31|   0|   31|          0|
    |trunc_ln368_reg_883_pp0_iter12_reg      |  31|   0|   31|          0|
    |trunc_ln47_1_reg_826                    |   1|   0|    1|          0|
    |trunc_ln47_reg_822                      |   1|   0|    1|          0|
    |icmp_ln233_reg_802                      |  64|  32|    1|          0|
    |p_x_assign_reg_849                      |  64|  32|   32|          0|
    |tmp_2_reg_835                           |  64|  32|    1|          0|
    |trunc_ln47_1_reg_826                    |  64|  32|    1|          0|
    |trunc_ln47_reg_822                      |  64|  32|    1|          0|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   |1442| 160| 1158|          0|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------------+-----+-----+------------+-----------------------------------+--------------+
|                 RTL Ports                 | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+-------------------------------------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk                                     |  in |    1| ap_ctrl_hs |             up_sample             | return value |
|ap_rst                                     |  in |    1| ap_ctrl_hs |             up_sample             | return value |
|ap_start                                   |  in |    1| ap_ctrl_hs |             up_sample             | return value |
|ap_done                                    | out |    1| ap_ctrl_hs |             up_sample             | return value |
|ap_idle                                    | out |    1| ap_ctrl_hs |             up_sample             | return value |
|ap_ready                                   | out |    1| ap_ctrl_hs |             up_sample             | return value |
|input_copy_stencil_values_V_val_V_dout     |  in |   16|   ap_fifo  | input_copy_stencil_values_V_val_V |    pointer   |
|input_copy_stencil_values_V_val_V_empty_n  |  in |    1|   ap_fifo  | input_copy_stencil_values_V_val_V |    pointer   |
|input_copy_stencil_values_V_val_V_read     | out |    1|   ap_fifo  | input_copy_stencil_values_V_val_V |    pointer   |
|hw_output_stencil_values_V_val_V_din       | out |   16|   ap_fifo  |  hw_output_stencil_values_V_val_V |    pointer   |
|hw_output_stencil_values_V_val_V_full_n    |  in |    1|   ap_fifo  |  hw_output_stencil_values_V_val_V |    pointer   |
|hw_output_stencil_values_V_val_V_write     | out |    1|   ap_fifo  |  hw_output_stencil_values_V_val_V |    pointer   |
+-------------------------------------------+-----+-----+------------+-----------------------------------+--------------+

