
---------- Begin Simulation Statistics ----------
final_tick                               198997857000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 293738                       # Simulator instruction rate (inst/s)
host_mem_usage                                 660104                       # Number of bytes of host memory used
host_op_rate                                   293748                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   340.44                       # Real time elapsed on the host
host_tick_rate                              584531127                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100003630                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.198998                       # Number of seconds simulated
sim_ticks                                198997857000                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100003630                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.989979                       # CPI: cycles per instruction
system.cpu.discardedOps                         21229                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        83934879                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.502518                       # IPC: instructions per cycle
system.cpu.numCycles                        198997857                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                49995350     49.99%     49.99% # Class of committed instruction
system.cpu.op_class_0::IntMult                     88      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 2      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               22      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::MemRead               36892285     36.89%     86.88% # Class of committed instruction
system.cpu.op_class_0::MemWrite              13115883     13.12%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100003630                       # Class of committed instruction
system.cpu.tickCycles                       115062978                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    19                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       727576                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1471744                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           43                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       743588                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          207                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1487893                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            208                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                  606606                       # Number of BP lookups
system.cpu.branchPred.condPredicted            604490                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               823                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               602569                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  601414                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.808321                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                     567                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  2                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             372                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                174                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              198                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          102                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     47307605                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         47307605                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     47307644                       # number of overall hits
system.cpu.dcache.overall_hits::total        47307644                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1487595                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1487595                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1487608                       # number of overall misses
system.cpu.dcache.overall_misses::total       1487608                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 162366554000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 162366554000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 162366554000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 162366554000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     48795200                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     48795200                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     48795252                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     48795252                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.030487                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.030487                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.030487                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.030487                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 109147.015149                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 109147.015149                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 109146.061328                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 109146.061328                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       743261                       # number of writebacks
system.cpu.dcache.writebacks::total            743261                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       743749                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       743749                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       743749                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       743749                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       743846                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       743846                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       743855                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       743855                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  82903100000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  82903100000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  82904058000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  82904058000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.015244                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015244                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.015244                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.015244                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 111451.967208                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 111451.967208                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 111451.906622                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 111451.906622                       # average overall mshr miss latency
system.cpu.dcache.replacements                 743343                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     35702578                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        35702578                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           95                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            95                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      8823000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      8823000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     35702673                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     35702673                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000003                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 92873.684211                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 92873.684211                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            7                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           88                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           88                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      8035000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      8035000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 91306.818182                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 91306.818182                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     11605027                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       11605027                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      1487500                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1487500                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 162357731000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 162357731000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     13092527                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     13092527                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.113614                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.113614                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 109148.054454                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 109148.054454                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       743742                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       743742                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       743758                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       743758                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  82895065000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  82895065000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.056808                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.056808                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 111454.350743                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 111454.350743                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           39                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            39                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           13                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           13                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           52                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           52                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.250000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.250000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            9                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            9                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       958000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       958000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.173077                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.173077                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 106444.444444                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 106444.444444                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           14                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           14                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 198997857000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.729233                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            48051527                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            743855                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             64.597975                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            233000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.729233                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999471                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999471                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          337                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          136                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          98334415                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         98334415                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 198997857000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 198997857000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 198997857000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            49674750                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           37097091                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          13161180                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst      4246629                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          4246629                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      4246629                       # number of overall hits
system.cpu.icache.overall_hits::total         4246629                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          451                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            451                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          451                       # number of overall misses
system.cpu.icache.overall_misses::total           451                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     39728000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     39728000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     39728000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     39728000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      4247080                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      4247080                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      4247080                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      4247080                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000106                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000106                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000106                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000106                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 88088.691796                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 88088.691796                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 88088.691796                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 88088.691796                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          244                       # number of writebacks
system.cpu.icache.writebacks::total               244                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          451                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          451                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          451                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          451                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     38826000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     38826000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     38826000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     38826000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000106                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000106                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000106                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000106                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 86088.691796                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 86088.691796                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 86088.691796                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 86088.691796                       # average overall mshr miss latency
system.cpu.icache.replacements                    244                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      4246629                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         4246629                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          451                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           451                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     39728000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     39728000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      4247080                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      4247080                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000106                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000106                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 88088.691796                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 88088.691796                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          451                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          451                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     38826000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     38826000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000106                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000106                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 86088.691796                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 86088.691796                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 198997857000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           206.975104                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4247080                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               451                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           9417.028825                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            113000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   206.975104                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.808496                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.808496                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          207                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          207                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.808594                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           8494611                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          8494611                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 198997857000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 198997857000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 198997857000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 198997857000                       # Cumulative time (in ticks) in various power states
system.cpu.thread0.numInsts                 100000000                       # Number of Instructions committed
system.cpu.thread0.numOps                   100003630                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  116                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   19                       # number of demand (read+write) hits
system.l2.demand_hits::total                      135                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 116                       # number of overall hits
system.l2.overall_hits::.cpu.data                  19                       # number of overall hits
system.l2.overall_hits::total                     135                       # number of overall hits
system.l2.demand_misses::.cpu.inst                335                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             743836                       # number of demand (read+write) misses
system.l2.demand_misses::total                 744171                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               335                       # number of overall misses
system.l2.overall_misses::.cpu.data            743836                       # number of overall misses
system.l2.overall_misses::total                744171                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     34853000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  80672050000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      80706903000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     34853000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  80672050000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     80706903000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              451                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           743855                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               744306                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             451                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          743855                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              744306                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.742794                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999974                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999819                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.742794                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999974                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999819                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 104038.805970                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 108454.081276                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 108452.093672                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 104038.805970                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 108454.081276                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 108452.093672                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              727387                       # number of writebacks
system.l2.writebacks::total                    727387                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           335                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        743833                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            744168                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          335                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       743833                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           744168                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     28153000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  65795123000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  65823276000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     28153000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  65795123000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  65823276000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.742794                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999970                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999815                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.742794                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999970                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999815                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 84038.805970                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 88454.159737                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 88452.172090                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 84038.805970                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 88454.159737                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 88452.172090                       # average overall mshr miss latency
system.l2.replacements                         727784                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       743261                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           743261                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       743261                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       743261                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          216                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              216                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          216                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          216                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data          743758                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              743758                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  80663789000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   80663789000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        743758                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            743758                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 108454.348054                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 108454.348054                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       743758                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         743758                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  65788629000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  65788629000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 88454.348054                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88454.348054                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            116                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                116                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          335                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              335                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     34853000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     34853000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          451                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            451                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.742794                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.742794                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 104038.805970                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 104038.805970                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          335                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          335                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     28153000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     28153000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.742794                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.742794                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 84038.805970                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 84038.805970                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            19                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                19                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data           78                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              78                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      8261000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      8261000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data           97                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total            97                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.804124                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.804124                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 105910.256410                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 105910.256410                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data           75                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           75                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      6494000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      6494000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.773196                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.773196                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 86586.666667                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 86586.666667                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 198997857000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 16212.058878                       # Cycle average of tags in use
system.l2.tags.total_refs                     1487847                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    744168                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.999343                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     92000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst         6.783496                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     16205.275382                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.000414                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.989092                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.989506                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          338                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3362                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        12647                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  12646968                       # Number of tag accesses
system.l2.tags.data_accesses                 12646968                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 198997857000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   1454774.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       670.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   1487666.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000055462500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        80819                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        80819                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3008734                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1376192                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      744168                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     727387                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1488336                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1454774                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.64                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1488336                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1454774                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  744112                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  744116                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      54                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      50                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  80820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  80820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  80820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  80820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  80820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  80820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  80820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  80820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  80820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  80820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  80820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  80820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  80820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  80820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  80820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  80820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  80819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  80819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        80819                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.415472                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.003825                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    116.497126                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047        80818    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-34815            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         80819                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        80819                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.000012                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.000012                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.003518                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            80818    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         80819                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                95253504                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             93105536                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    478.67                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    467.87                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  198997816000                       # Total gap between requests
system.mem_ctrls.avgGap                     135229.61                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        42880                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     95210624                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     93103552                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 215479.707402075175                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 478450499.092560589314                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 467862083.560025453568                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          670                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data      1487666                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      1454774                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     20234500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  51488339500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 4587119431750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     30200.75                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     34610.15                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   3153149.17                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        42880                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     95210624                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      95253504                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        42880                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        42880                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     93105536                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     93105536                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          335                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       743833                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         744168                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       727387                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        727387                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       215480                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    478450499                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        478665979                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       215480                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       215480                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    467872054                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       467872054                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    467872054                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       215480                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    478450499                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       946538032                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              1488336                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             1454743                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        93056                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        92990                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        93010                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        92960                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        92998                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        93022                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        93066                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        93082                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        93194                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        93084                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        92972                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        92960                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        93018                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        92964                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        92972                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        92988                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        90884                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        90934                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        90906                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        90898                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        90888                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        90946                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        91008                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        91008                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        91008                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        90983                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        90880                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        90880                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        90880                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        90880                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        90880                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        90880                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             23602274000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            7441680000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        51508574000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                15858.16                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           34608.16                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             1321146                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits            1292094                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            88.77                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           88.82                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       329837                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   571.057923                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   382.663118                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   414.991316                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         5554      1.68%      1.68% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255       128490     38.96%     40.64% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        13661      4.14%     44.78% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        10754      3.26%     48.04% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        10115      3.07%     51.11% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        10247      3.11%     54.21% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         8639      2.62%     56.83% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023        11464      3.48%     60.31% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151       130913     39.69%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       329837                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              95253504                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           93103552                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              478.665979                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              467.862084                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    7.39                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                3.74                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               3.66                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               88.79                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 198997857000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy      1177714440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       625970070                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     5313473760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy    3797403840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 15708354480.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  45517373370                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  38084757600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  110225047560                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   553.900676                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  97290452250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   6644820000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  95062584750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy      1177336020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       625761345                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     5313245280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy    3796354620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 15708354480.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  45509596290                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  38091306720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  110221954755                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   553.885134                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  97307121000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   6644820000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  95045916000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 198997857000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                410                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       727387                       # Transaction distribution
system.membus.trans_dist::CleanEvict              189                       # Transaction distribution
system.membus.trans_dist::ReadExReq            743758                       # Transaction distribution
system.membus.trans_dist::ReadExResp           743758                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           410                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      2215912                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                2215912                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port    188359040                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               188359040                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            744168                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  744168    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              744168                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 198997857000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          7290840000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy         6911460500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.5                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp               548                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1470648                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          244                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             479                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           743758                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          743758                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           451                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq           97                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1146                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2231053                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2232199                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        88960                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    190350848                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              190439808                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          727784                       # Total snoops (count)
system.tol2bus.snoopTraffic                  93105536                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1472090                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000172                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.013160                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1471838     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    251      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1472090                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 198997857000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         4461913000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2255000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3719278996                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
