-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
-- Version: 2021.2
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity qpsk_hls_top_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    rx_syms_i_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    rx_syms_i_ce0 : OUT STD_LOGIC;
    rx_syms_i_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    rx_syms_q_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    rx_syms_q_ce0 : OUT STD_LOGIC;
    rx_syms_q_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    decoded_bits_0_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    decoded_bits_0_ce0 : OUT STD_LOGIC;
    decoded_bits_0_we0 : OUT STD_LOGIC;
    decoded_bits_0_d0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    decoded_bits_1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    decoded_bits_1_ce0 : OUT STD_LOGIC;
    decoded_bits_1_we0 : OUT STD_LOGIC;
    decoded_bits_1_d0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    preamble_errors_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    preamble_errors_out_ap_vld : OUT STD_LOGIC;
    grp_atan2_cordic_float_s_fu_422_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_atan2_cordic_float_s_fu_422_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_atan2_cordic_float_s_fu_422_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_814_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_814_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_814_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_814_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_814_p_ce : OUT STD_LOGIC;
    grp_fu_818_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_818_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_818_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_818_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_818_p_ce : OUT STD_LOGIC;
    grp_fu_822_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_822_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_822_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_822_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_822_p_ce : OUT STD_LOGIC;
    grp_fu_509_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_509_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_509_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
    grp_fu_509_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_509_p_ce : OUT STD_LOGIC );
end;


architecture behav of qpsk_hls_top_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_BF490FDB : STD_LOGIC_VECTOR (31 downto 0) := "10111111010010010000111111011011";
    constant ap_const_lv32_C016CBE4 : STD_LOGIC_VECTOR (31 downto 0) := "11000000000101101100101111100100";
    constant ap_const_lv32_C07B53D1 : STD_LOGIC_VECTOR (31 downto 0) := "11000000011110110101001111010001";
    constant ap_const_lv32_40C90FDB : STD_LOGIC_VECTOR (31 downto 0) := "01000000110010010000111111011011";
    constant ap_const_lv32_C0AFEDDF : STD_LOGIC_VECTOR (31 downto 0) := "11000000101011111110110111011111";
    constant ap_const_lv32_40490FDB : STD_LOGIC_VECTOR (31 downto 0) := "01000000010010010000111111011011";
    constant ap_const_lv32_447A0000 : STD_LOGIC_VECTOR (31 downto 0) := "01000100011110100000000000000000";
    constant ap_const_lv10_200 : STD_LOGIC_VECTOR (9 downto 0) := "1000000000";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv23_0 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000000";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv64_80041924C06140D8 : STD_LOGIC_VECTOR (63 downto 0) := "1000000000000100000110010010010011000000011000010100000011011000";
    constant ap_const_lv64_E0CD7974D1614CF9 : STD_LOGIC_VECTOR (63 downto 0) := "1110000011001101011110010111010011010001011000010100110011111001";
    constant ap_const_lv64_1B02860224982000 : STD_LOGIC_VECTOR (63 downto 0) := "0001101100000010100001100000001000100100100110000010000000000000";
    constant ap_const_lv64_1F32868B2E9EB306 : STD_LOGIC_VECTOR (63 downto 0) := "0001111100110010100001101000101100101110100111101011001100000110";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv5_2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_const_lv5_4 : STD_LOGIC_VECTOR (4 downto 0) := "00100";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter12 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter13 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter14 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter15 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter16 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter17 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter18 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter19 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter20 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter21 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter22 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter23 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter24 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter25 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter26 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter27 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter28 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter29 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter30 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter31 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter32 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter33 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter34 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter35 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter36 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter37 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter38 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter39 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter40 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter41 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter42 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter43 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter44 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter45 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter46 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter47 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter48 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter49 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter50 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter51 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter52 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter53 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter54 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter55 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter56 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter57 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter58 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter59 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter60 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter61 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter62 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter63 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter64 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter65 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter66 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter67 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter68 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter69 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter70 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter71 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter72 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter15 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter16 : BOOLEAN;
    signal ap_block_state18_pp0_stage0_iter17 : BOOLEAN;
    signal ap_block_state19_pp0_stage0_iter18 : BOOLEAN;
    signal ap_block_state20_pp0_stage0_iter19 : BOOLEAN;
    signal ap_block_state21_pp0_stage0_iter20 : BOOLEAN;
    signal ap_block_state22_pp0_stage0_iter21 : BOOLEAN;
    signal ap_block_state23_pp0_stage0_iter22 : BOOLEAN;
    signal ap_block_state24_pp0_stage0_iter23 : BOOLEAN;
    signal ap_block_state25_pp0_stage0_iter24 : BOOLEAN;
    signal ap_block_state26_pp0_stage0_iter25 : BOOLEAN;
    signal ap_block_state27_pp0_stage0_iter26 : BOOLEAN;
    signal ap_block_state28_pp0_stage0_iter27 : BOOLEAN;
    signal ap_block_state29_pp0_stage0_iter28 : BOOLEAN;
    signal ap_block_state30_pp0_stage0_iter29 : BOOLEAN;
    signal ap_block_state31_pp0_stage0_iter30 : BOOLEAN;
    signal ap_block_state32_pp0_stage0_iter31 : BOOLEAN;
    signal ap_block_state33_pp0_stage0_iter32 : BOOLEAN;
    signal ap_block_state34_pp0_stage0_iter33 : BOOLEAN;
    signal ap_block_state35_pp0_stage0_iter34 : BOOLEAN;
    signal ap_block_state36_pp0_stage0_iter35 : BOOLEAN;
    signal ap_block_state37_pp0_stage0_iter36 : BOOLEAN;
    signal ap_block_state38_pp0_stage0_iter37 : BOOLEAN;
    signal ap_block_state39_pp0_stage0_iter38 : BOOLEAN;
    signal ap_block_state40_pp0_stage0_iter39 : BOOLEAN;
    signal ap_block_state41_pp0_stage0_iter40 : BOOLEAN;
    signal ap_block_state42_pp0_stage0_iter41 : BOOLEAN;
    signal ap_block_state43_pp0_stage0_iter42 : BOOLEAN;
    signal ap_block_state44_pp0_stage0_iter43 : BOOLEAN;
    signal ap_block_state45_pp0_stage0_iter44 : BOOLEAN;
    signal ap_block_state46_pp0_stage0_iter45 : BOOLEAN;
    signal ap_block_state47_pp0_stage0_iter46 : BOOLEAN;
    signal ap_block_state48_pp0_stage0_iter47 : BOOLEAN;
    signal ap_block_state49_pp0_stage0_iter48 : BOOLEAN;
    signal ap_block_state50_pp0_stage0_iter49 : BOOLEAN;
    signal ap_block_state51_pp0_stage0_iter50 : BOOLEAN;
    signal ap_block_state52_pp0_stage0_iter51 : BOOLEAN;
    signal ap_block_state53_pp0_stage0_iter52 : BOOLEAN;
    signal ap_block_state54_pp0_stage0_iter53 : BOOLEAN;
    signal ap_block_state55_pp0_stage0_iter54 : BOOLEAN;
    signal ap_block_state56_pp0_stage0_iter55 : BOOLEAN;
    signal ap_block_state57_pp0_stage0_iter56 : BOOLEAN;
    signal ap_block_state58_pp0_stage0_iter57 : BOOLEAN;
    signal ap_block_state59_pp0_stage0_iter58 : BOOLEAN;
    signal ap_block_state60_pp0_stage0_iter59 : BOOLEAN;
    signal ap_block_state61_pp0_stage0_iter60 : BOOLEAN;
    signal ap_block_state62_pp0_stage0_iter61 : BOOLEAN;
    signal ap_block_state63_pp0_stage0_iter62 : BOOLEAN;
    signal ap_block_state64_pp0_stage0_iter63 : BOOLEAN;
    signal ap_block_state65_pp0_stage0_iter64 : BOOLEAN;
    signal ap_block_state66_pp0_stage0_iter65 : BOOLEAN;
    signal ap_block_state67_pp0_stage0_iter66 : BOOLEAN;
    signal ap_block_state68_pp0_stage0_iter67 : BOOLEAN;
    signal ap_block_state69_pp0_stage0_iter68 : BOOLEAN;
    signal ap_block_state70_pp0_stage0_iter69 : BOOLEAN;
    signal ap_block_state71_pp0_stage0_iter70 : BOOLEAN;
    signal ap_block_state72_pp0_stage0_iter71 : BOOLEAN;
    signal ap_block_state73_pp0_stage0_iter72 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln193_fu_309_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal g_bits_table_str_0_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal g_bits_table_str_0_ce0 : STD_LOGIC;
    signal g_bits_table_str_0_q0 : STD_LOGIC_VECTOR (4 downto 0);
    signal g_bits_table_str_0_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal g_bits_table_str_0_ce1 : STD_LOGIC;
    signal g_bits_table_str_0_q1 : STD_LOGIC_VECTOR (4 downto 0);
    signal g_bits_table_str_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal g_bits_table_str_1_ce0 : STD_LOGIC;
    signal g_bits_table_str_1_q0 : STD_LOGIC_VECTOR (4 downto 0);
    signal g_bits_table_str_1_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal g_bits_table_str_1_ce1 : STD_LOGIC;
    signal g_bits_table_str_1_q1 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln193_reg_1072 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln193_reg_1072_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln193_reg_1072_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln193_reg_1072_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln193_reg_1072_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln193_reg_1072_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln193_reg_1072_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln193_reg_1072_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln193_reg_1072_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln193_reg_1072_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln193_reg_1072_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln193_reg_1072_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln193_reg_1072_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln193_reg_1072_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln193_reg_1072_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln193_reg_1072_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln193_reg_1072_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln193_reg_1072_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln193_reg_1072_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln193_reg_1072_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln193_reg_1072_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln193_reg_1072_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln193_reg_1072_pp0_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln193_reg_1072_pp0_iter23_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln193_reg_1072_pp0_iter24_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln193_reg_1072_pp0_iter25_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln193_reg_1072_pp0_iter26_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln193_reg_1072_pp0_iter27_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln193_reg_1072_pp0_iter28_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln193_reg_1072_pp0_iter29_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln193_reg_1072_pp0_iter30_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln193_reg_1072_pp0_iter31_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln193_reg_1072_pp0_iter32_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln193_reg_1072_pp0_iter33_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln193_reg_1072_pp0_iter34_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln193_reg_1072_pp0_iter35_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln193_reg_1072_pp0_iter36_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln193_reg_1072_pp0_iter37_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln193_reg_1072_pp0_iter38_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln193_reg_1072_pp0_iter39_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln193_reg_1072_pp0_iter40_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln193_reg_1072_pp0_iter41_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln193_reg_1072_pp0_iter42_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln193_reg_1072_pp0_iter43_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln193_reg_1072_pp0_iter44_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln193_reg_1072_pp0_iter45_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln193_reg_1072_pp0_iter46_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln193_reg_1072_pp0_iter47_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln193_reg_1072_pp0_iter48_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln193_reg_1072_pp0_iter49_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln193_reg_1072_pp0_iter50_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln193_reg_1072_pp0_iter51_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln193_reg_1072_pp0_iter52_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln193_reg_1072_pp0_iter53_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln193_reg_1072_pp0_iter54_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln193_reg_1072_pp0_iter55_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln193_reg_1072_pp0_iter56_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln193_reg_1072_pp0_iter57_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln193_reg_1072_pp0_iter58_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln193_reg_1072_pp0_iter59_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln193_reg_1072_pp0_iter60_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln193_reg_1072_pp0_iter61_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln193_reg_1072_pp0_iter62_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln193_reg_1072_pp0_iter63_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln193_reg_1072_pp0_iter64_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln193_reg_1072_pp0_iter65_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln193_reg_1072_pp0_iter66_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln193_reg_1072_pp0_iter67_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln193_reg_1072_pp0_iter68_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln193_reg_1072_pp0_iter69_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln193_reg_1072_pp0_iter70_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal k_cast16_fu_321_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal k_cast16_reg_1076 : STD_LOGIC_VECTOR (63 downto 0);
    signal k_cast16_reg_1076_pp0_iter1_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal k_cast16_reg_1076_pp0_iter2_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal k_cast16_reg_1076_pp0_iter3_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal k_cast16_reg_1076_pp0_iter4_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal k_cast16_reg_1076_pp0_iter5_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal k_cast16_reg_1076_pp0_iter6_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal k_cast16_reg_1076_pp0_iter7_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal k_cast16_reg_1076_pp0_iter8_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal k_cast16_reg_1076_pp0_iter9_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal k_cast16_reg_1076_pp0_iter10_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal k_cast16_reg_1076_pp0_iter11_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal k_cast16_reg_1076_pp0_iter12_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal k_cast16_reg_1076_pp0_iter13_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal k_cast16_reg_1076_pp0_iter14_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal k_cast16_reg_1076_pp0_iter15_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal k_cast16_reg_1076_pp0_iter16_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal k_cast16_reg_1076_pp0_iter17_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal k_cast16_reg_1076_pp0_iter18_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal k_cast16_reg_1076_pp0_iter19_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal k_cast16_reg_1076_pp0_iter20_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal k_cast16_reg_1076_pp0_iter21_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal k_cast16_reg_1076_pp0_iter22_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal k_cast16_reg_1076_pp0_iter23_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal k_cast16_reg_1076_pp0_iter24_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal k_cast16_reg_1076_pp0_iter25_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal k_cast16_reg_1076_pp0_iter26_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal k_cast16_reg_1076_pp0_iter27_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal k_cast16_reg_1076_pp0_iter28_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal k_cast16_reg_1076_pp0_iter29_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal k_cast16_reg_1076_pp0_iter30_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal k_cast16_reg_1076_pp0_iter31_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal k_cast16_reg_1076_pp0_iter32_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal k_cast16_reg_1076_pp0_iter33_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal k_cast16_reg_1076_pp0_iter34_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal k_cast16_reg_1076_pp0_iter35_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal k_cast16_reg_1076_pp0_iter36_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal k_cast16_reg_1076_pp0_iter37_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal k_cast16_reg_1076_pp0_iter38_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal k_cast16_reg_1076_pp0_iter39_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal k_cast16_reg_1076_pp0_iter40_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal k_cast16_reg_1076_pp0_iter41_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal k_cast16_reg_1076_pp0_iter42_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal k_cast16_reg_1076_pp0_iter43_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal k_cast16_reg_1076_pp0_iter44_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal k_cast16_reg_1076_pp0_iter45_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal k_cast16_reg_1076_pp0_iter46_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal k_cast16_reg_1076_pp0_iter47_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal k_cast16_reg_1076_pp0_iter48_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal k_cast16_reg_1076_pp0_iter49_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal k_cast16_reg_1076_pp0_iter50_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal k_cast16_reg_1076_pp0_iter51_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal k_cast16_reg_1076_pp0_iter52_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal k_cast16_reg_1076_pp0_iter53_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal k_cast16_reg_1076_pp0_iter54_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal k_cast16_reg_1076_pp0_iter55_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal k_cast16_reg_1076_pp0_iter56_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal k_cast16_reg_1076_pp0_iter57_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal k_cast16_reg_1076_pp0_iter58_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal k_cast16_reg_1076_pp0_iter59_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal k_cast16_reg_1076_pp0_iter60_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal k_cast16_reg_1076_pp0_iter61_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal k_cast16_reg_1076_pp0_iter62_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal k_cast16_reg_1076_pp0_iter63_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal k_cast16_reg_1076_pp0_iter64_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal k_cast16_reg_1076_pp0_iter65_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal k_cast16_reg_1076_pp0_iter66_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal k_cast16_reg_1076_pp0_iter67_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal k_cast16_reg_1076_pp0_iter68_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal k_cast16_reg_1076_pp0_iter69_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal k_cast16_reg_1076_pp0_iter70_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal k_cast16_reg_1076_pp0_iter71_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln211_fu_337_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln211_reg_1096 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln211_reg_1096_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln211_reg_1096_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln211_reg_1096_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln211_reg_1096_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln211_reg_1096_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln211_reg_1096_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln211_reg_1096_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln211_reg_1096_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln211_reg_1096_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln211_reg_1096_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln211_reg_1096_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln211_reg_1096_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln211_reg_1096_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln211_reg_1096_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln211_reg_1096_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln211_reg_1096_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln211_reg_1096_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln211_reg_1096_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln211_reg_1096_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln211_reg_1096_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln211_reg_1096_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln211_reg_1096_pp0_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln211_reg_1096_pp0_iter23_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln211_reg_1096_pp0_iter24_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln211_reg_1096_pp0_iter25_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln211_reg_1096_pp0_iter26_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln211_reg_1096_pp0_iter27_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln211_reg_1096_pp0_iter28_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln211_reg_1096_pp0_iter29_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln211_reg_1096_pp0_iter30_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln211_reg_1096_pp0_iter31_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln211_reg_1096_pp0_iter32_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln211_reg_1096_pp0_iter33_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln211_reg_1096_pp0_iter34_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln211_reg_1096_pp0_iter35_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln211_reg_1096_pp0_iter36_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln211_reg_1096_pp0_iter37_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln211_reg_1096_pp0_iter38_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln211_reg_1096_pp0_iter39_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln211_reg_1096_pp0_iter40_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln211_reg_1096_pp0_iter41_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln211_reg_1096_pp0_iter42_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln211_reg_1096_pp0_iter43_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln211_reg_1096_pp0_iter44_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln211_reg_1096_pp0_iter45_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln211_reg_1096_pp0_iter46_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln211_reg_1096_pp0_iter47_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln211_reg_1096_pp0_iter48_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln211_reg_1096_pp0_iter49_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln211_reg_1096_pp0_iter50_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln211_reg_1096_pp0_iter51_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln211_reg_1096_pp0_iter52_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln211_reg_1096_pp0_iter53_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln211_reg_1096_pp0_iter54_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln211_reg_1096_pp0_iter55_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln211_reg_1096_pp0_iter56_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln211_reg_1096_pp0_iter57_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln211_reg_1096_pp0_iter58_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln211_reg_1096_pp0_iter59_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln211_reg_1096_pp0_iter60_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln211_reg_1096_pp0_iter61_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln211_reg_1096_pp0_iter62_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln211_reg_1096_pp0_iter63_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln211_reg_1096_pp0_iter64_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln211_reg_1096_pp0_iter65_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln211_reg_1096_pp0_iter66_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln211_reg_1096_pp0_iter67_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln211_reg_1096_pp0_iter68_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln211_reg_1096_pp0_iter69_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln211_reg_1096_pp0_iter70_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln211_reg_1096_pp0_iter71_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal rx_phase_rad_reg_1112 : STD_LOGIC_VECTOR (31 downto 0);
    signal rx_phase_rad_reg_1112_pp0_iter53_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal rx_phase_rad_reg_1112_pp0_iter54_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal rx_phase_rad_reg_1112_pp0_iter55_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal rx_phase_rad_reg_1112_pp0_iter56_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal rx_phase_rad_reg_1112_pp0_iter57_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal rx_phase_rad_reg_1112_pp0_iter58_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_assign9_reg_1120 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln354_fu_367_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln354_reg_1125 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln354_reg_1125_pp0_iter59_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln354_reg_1125_pp0_iter60_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln354_reg_1125_pp0_iter61_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln199_fu_382_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln199_reg_1132 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln199_reg_1132_pp0_iter59_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln199_reg_1132_pp0_iter60_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln199_reg_1132_pp0_iter61_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln199_1_fu_388_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln199_1_reg_1137 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln199_1_reg_1137_pp0_iter59_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln199_1_reg_1137_pp0_iter60_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln199_1_reg_1137_pp0_iter61_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_assign_1_reg_1142 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln354_1_fu_413_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln354_1_reg_1147 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln354_1_reg_1147_pp0_iter61_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln354_1_reg_1147_pp0_iter62_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln354_1_reg_1147_pp0_iter63_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln199_2_fu_428_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln199_2_reg_1154 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln199_2_reg_1154_pp0_iter61_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln199_2_reg_1154_pp0_iter62_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln199_2_reg_1154_pp0_iter63_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln199_3_fu_434_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln199_3_reg_1159 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln199_3_reg_1159_pp0_iter61_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln199_3_reg_1159_pp0_iter62_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln199_3_reg_1159_pp0_iter63_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal x_assign_2_reg_1164 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln199_fu_450_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln199_reg_1169 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln199_reg_1169_pp0_iter63_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln354_2_fu_476_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln354_2_reg_1176 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln354_2_reg_1176_pp0_iter63_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln354_2_reg_1176_pp0_iter64_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln354_2_reg_1176_pp0_iter65_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln199_4_fu_491_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln199_4_reg_1183 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln199_4_reg_1183_pp0_iter63_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln199_4_reg_1183_pp0_iter64_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln199_4_reg_1183_pp0_iter65_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln199_5_fu_497_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln199_5_reg_1188 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln199_5_reg_1188_pp0_iter63_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln199_5_reg_1188_pp0_iter64_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln199_5_reg_1188_pp0_iter65_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_239_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_assign_s_reg_1193 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln200_fu_544_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln200_reg_1198 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln200_reg_1198_pp0_iter65_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln199_1_fu_561_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln199_1_reg_1205 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln199_1_reg_1205_pp0_iter65_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln354_3_fu_587_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln354_3_reg_1212 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln354_3_reg_1212_pp0_iter65_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln354_3_reg_1212_pp0_iter66_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln354_3_reg_1212_pp0_iter67_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln199_6_fu_602_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln199_6_reg_1219 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln199_6_reg_1219_pp0_iter65_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln199_6_reg_1219_pp0_iter66_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln199_6_reg_1219_pp0_iter67_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln199_7_fu_608_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln199_7_reg_1224 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln199_7_reg_1224_pp0_iter65_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln199_7_reg_1224_pp0_iter66_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln199_7_reg_1224_pp0_iter67_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln200_2_fu_690_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln200_2_reg_1229 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln200_2_reg_1229_pp0_iter67_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln200_2_reg_1229_pp0_iter68_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln200_2_reg_1229_pp0_iter69_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln200_1_fu_696_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln200_1_reg_1234 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln200_1_reg_1234_pp0_iter67_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln199_2_fu_712_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln199_2_reg_1241 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln199_2_reg_1241_pp0_iter67_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln200_4_fu_795_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln200_4_reg_1248 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln200_4_reg_1248_pp0_iter69_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln200_2_fu_801_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln200_2_reg_1253 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln199_3_fu_817_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln199_3_reg_1259 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln200_10_fu_858_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln200_10_reg_1265 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln200_11_fu_864_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln200_11_reg_1270 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln200_12_fu_870_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln200_12_reg_1275 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln200_13_fu_876_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln200_13_reg_1280 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln200_4_fu_918_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln200_4_reg_1285 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal zext_ln207_fu_926_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln219_fu_995_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal preamble_errors_fu_92 : STD_LOGIC_VECTOR (31 downto 0);
    signal preamble_errors_3_fu_1040_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal k_fu_96 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln193_fu_315_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_sig_allocacmp_k_1 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal grp_fu_234_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_244_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_249_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_254_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_fu_327_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal bitcast_ln315_fu_348_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln368_fu_351_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal p_Result_9_fu_359_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_s_fu_372_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln199_fu_355_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal bitcast_ln315_1_fu_394_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln368_1_fu_397_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal p_Result_9_1_fu_405_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_4_fu_418_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln199_1_fu_401_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal or_ln199_fu_440_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln199_fu_444_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_234_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln315_2_fu_457_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln368_2_fu_460_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal p_Result_9_2_fu_468_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_9_fu_481_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln199_2_fu_464_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal bitcast_ln200_fu_503_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_2_fu_506_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln200_fu_516_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln200_1_fu_526_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln200_fu_520_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln200_1_fu_532_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_264_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln200_fu_538_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln199_1_fu_551_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_269_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln199_1_fu_555_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_244_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln315_3_fu_568_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln368_3_fu_571_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal p_Result_9_3_fu_579_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_14_fu_592_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln199_3_fu_575_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal bitcast_ln200_1_fu_614_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln200_2_fu_631_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_6_fu_617_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln200_1_fu_627_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln200_3_fu_654_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln200_2_fu_648_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_7_fu_634_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln200_2_fu_644_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln200_5_fu_672_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln200_4_fu_666_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln200_3_fu_678_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln200_2_fu_660_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln200_1_fu_684_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_274_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln199_2_fu_702_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_278_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln199_2_fu_706_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_249_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln200_3_fu_719_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln200_4_fu_736_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_11_fu_722_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln200_3_fu_732_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln200_7_fu_759_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln200_6_fu_753_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_12_fu_739_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln200_4_fu_749_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln200_9_fu_777_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln200_8_fu_771_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln200_5_fu_783_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln200_4_fu_765_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln200_3_fu_789_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_283_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln199_3_fu_807_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_287_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln199_3_fu_811_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_254_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln200_5_fu_824_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln200_6_fu_841_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_16_fu_827_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln200_5_fu_837_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_17_fu_844_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln200_6_fu_854_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal or_ln200_7_fu_889_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln200_6_fu_885_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln200_5_fu_893_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_292_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln200_6_fu_899_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln200_fu_913_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln200_3_fu_905_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln198_fu_882_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal lshr_ln215_fu_931_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln215_fu_936_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal lshr_ln215_1_fu_944_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln215_1_fu_949_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln215_fu_940_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal lshr_ln217_fu_961_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln217_fu_966_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal lshr_ln217_1_fu_978_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln217_1_fu_983_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln217_fu_970_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal ideal_idx_fu_953_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal ideal_idx_1_fu_987_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal preamble_errors_1_fu_1016_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln219_fu_1004_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln220_fu_1029_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln220_fu_1010_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln220_1_fu_1034_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal preamble_errors_2_fu_1022_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0_00001 : BOOLEAN;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter7_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter8_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter9_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter10_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter11_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter12_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter13_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter14_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter15_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter16_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter17_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter18_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter19_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter20_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter21_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter22_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter23_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter24_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter25_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter26_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter27_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter28_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter29_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter30_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter31_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter32_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter33_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter34_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter35_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter36_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter37_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter38_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter39_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter40_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter41_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter42_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter43_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter44_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter45_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter46_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter47_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter48_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter49_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter50_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter51_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter52_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter53_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter54_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter55_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter56_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter57_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter58_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter59_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter60_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter61_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter62_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter63_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter64_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter65_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter66_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter67_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter68_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter69_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter70_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter71_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component qpsk_hls_top_atan2_cordic_float_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        y_in : IN STD_LOGIC_VECTOR (31 downto 0);
        x_in : IN STD_LOGIC_VECTOR (31 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component qpsk_hls_top_faddfsub_32ns_32ns_32_5_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        opcode : IN STD_LOGIC_VECTOR (1 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component qpsk_hls_top_fadd_32ns_32ns_32_5_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component qpsk_hls_top_fsub_32ns_32ns_32_5_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component qpsk_hls_top_fcmp_32ns_32ns_1_2_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        opcode : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component qpsk_hls_top_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_g_bits_table_str_0_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        address1 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (4 downto 0) );
    end component;


    component qpsk_hls_top_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_g_bits_table_str_1_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        address1 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (4 downto 0) );
    end component;


    component qpsk_hls_top_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    g_bits_table_str_0_U : component qpsk_hls_top_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_g_bits_table_str_0_ROM_AUTO_1R
    generic map (
        DataWidth => 5,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => g_bits_table_str_0_address0,
        ce0 => g_bits_table_str_0_ce0,
        q0 => g_bits_table_str_0_q0,
        address1 => g_bits_table_str_0_address1,
        ce1 => g_bits_table_str_0_ce1,
        q1 => g_bits_table_str_0_q1);

    g_bits_table_str_1_U : component qpsk_hls_top_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_g_bits_table_str_1_ROM_AUTO_1R
    generic map (
        DataWidth => 5,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => g_bits_table_str_1_address0,
        ce0 => g_bits_table_str_1_ce0,
        q0 => g_bits_table_str_1_q0,
        address1 => g_bits_table_str_1_address1,
        ce1 => g_bits_table_str_1_ce1,
        q1 => g_bits_table_str_1_q1);

    fsub_32ns_32ns_32_5_full_dsp_1_U145 : component qpsk_hls_top_fsub_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_40C90FDB,
        din1 => grp_fu_234_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_234_p2);

    fadd_32ns_32ns_32_5_full_dsp_1_U146 : component qpsk_hls_top_fadd_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => rx_phase_rad_reg_1112_pp0_iter58_reg,
        din1 => ap_const_lv32_C0AFEDDF,
        ce => ap_const_logic_1,
        dout => grp_fu_239_p2);

    fsub_32ns_32ns_32_5_full_dsp_1_U147 : component qpsk_hls_top_fsub_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_40C90FDB,
        din1 => grp_fu_244_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_244_p2);

    fsub_32ns_32ns_32_5_full_dsp_1_U148 : component qpsk_hls_top_fsub_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_40C90FDB,
        din1 => grp_fu_249_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_249_p2);

    fsub_32ns_32ns_32_5_full_dsp_1_U149 : component qpsk_hls_top_fsub_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_40C90FDB,
        din1 => grp_fu_254_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_254_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U151 : component qpsk_hls_top_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => select_ln199_reg_1169,
        din1 => ap_const_lv32_447A0000,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_4,
        dout => grp_fu_264_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U152 : component qpsk_hls_top_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => bitcast_ln354_1_reg_1147_pp0_iter62_reg,
        din1 => ap_const_lv32_40490FDB,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_269_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U153 : component qpsk_hls_top_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => select_ln199_1_reg_1205,
        din1 => select_ln200_reg_1198,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_4,
        dout => grp_fu_274_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U154 : component qpsk_hls_top_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => bitcast_ln354_2_reg_1176_pp0_iter64_reg,
        din1 => ap_const_lv32_40490FDB,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_278_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U155 : component qpsk_hls_top_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => select_ln199_2_reg_1241,
        din1 => select_ln200_1_reg_1234,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_4,
        dout => grp_fu_283_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U156 : component qpsk_hls_top_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => bitcast_ln354_3_reg_1212_pp0_iter66_reg,
        din1 => ap_const_lv32_40490FDB,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_287_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U157 : component qpsk_hls_top_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => select_ln199_3_reg_1259,
        din1 => select_ln200_2_reg_1253,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_4,
        dout => grp_fu_292_p2);

    flow_control_loop_pipe_sequential_init_U : component qpsk_hls_top_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter71_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter12 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter13 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter14 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter15 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter16_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter16 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter17_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter17 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter18_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter18 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter19_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter19 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter20_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter20 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter21_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter21 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter22_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter22 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter23_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter23 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter24_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter24 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter25_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter25 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter26_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter26 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter27_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter27 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter27 <= ap_enable_reg_pp0_iter26;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter28_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter28 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter28 <= ap_enable_reg_pp0_iter27;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter29_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter29 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter29 <= ap_enable_reg_pp0_iter28;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter30_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter30 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter30 <= ap_enable_reg_pp0_iter29;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter31_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter31 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter31 <= ap_enable_reg_pp0_iter30;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter32_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter32 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter32 <= ap_enable_reg_pp0_iter31;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter33_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter33 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter33 <= ap_enable_reg_pp0_iter32;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter34_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter34 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter34 <= ap_enable_reg_pp0_iter33;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter35_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter35 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter35 <= ap_enable_reg_pp0_iter34;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter36_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter36 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter36 <= ap_enable_reg_pp0_iter35;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter37_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter37 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter37 <= ap_enable_reg_pp0_iter36;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter38_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter38 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter38 <= ap_enable_reg_pp0_iter37;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter39_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter39 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter39 <= ap_enable_reg_pp0_iter38;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter40_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter40 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter40 <= ap_enable_reg_pp0_iter39;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter41_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter41 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter41 <= ap_enable_reg_pp0_iter40;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter42_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter42 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter42 <= ap_enable_reg_pp0_iter41;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter43_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter43 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter43 <= ap_enable_reg_pp0_iter42;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter44_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter44 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter44 <= ap_enable_reg_pp0_iter43;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter45_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter45 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter45 <= ap_enable_reg_pp0_iter44;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter46_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter46 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter46 <= ap_enable_reg_pp0_iter45;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter47_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter47 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter47 <= ap_enable_reg_pp0_iter46;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter48_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter48 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter48 <= ap_enable_reg_pp0_iter47;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter49_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter49 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter49 <= ap_enable_reg_pp0_iter48;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter50_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter50 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter50 <= ap_enable_reg_pp0_iter49;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter51_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter51 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter51 <= ap_enable_reg_pp0_iter50;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter52_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter52 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter52 <= ap_enable_reg_pp0_iter51;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter53_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter53 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter53 <= ap_enable_reg_pp0_iter52;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter54_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter54 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter54 <= ap_enable_reg_pp0_iter53;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter55_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter55 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter55 <= ap_enable_reg_pp0_iter54;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter56_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter56 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter56 <= ap_enable_reg_pp0_iter55;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter57_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter57 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter57 <= ap_enable_reg_pp0_iter56;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter58_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter58 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter58 <= ap_enable_reg_pp0_iter57;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter59_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter59 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter59 <= ap_enable_reg_pp0_iter58;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter60_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter60 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter60 <= ap_enable_reg_pp0_iter59;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter61_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter61 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter61 <= ap_enable_reg_pp0_iter60;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter62_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter62 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter62 <= ap_enable_reg_pp0_iter61;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter63_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter63 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter63 <= ap_enable_reg_pp0_iter62;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter64_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter64 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter64 <= ap_enable_reg_pp0_iter63;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter65_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter65 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter65 <= ap_enable_reg_pp0_iter64;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter66_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter66 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter66 <= ap_enable_reg_pp0_iter65;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter67_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter67 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter67 <= ap_enable_reg_pp0_iter66;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter68_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter68 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter68 <= ap_enable_reg_pp0_iter67;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter69_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter69 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter69 <= ap_enable_reg_pp0_iter68;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter70_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter70 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter70 <= ap_enable_reg_pp0_iter69;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter71_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter71 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter71 <= ap_enable_reg_pp0_iter70;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter72_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter72 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter72 <= ap_enable_reg_pp0_iter71;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    k_fu_96_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln193_fu_309_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    k_fu_96 <= add_ln193_fu_315_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    k_fu_96 <= ap_const_lv10_0;
                end if;
            end if; 
        end if;
    end process;

    preamble_errors_fu_92_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    preamble_errors_fu_92 <= ap_const_lv32_0;
                elsif ((ap_enable_reg_pp0_iter72 = ap_const_logic_1)) then 
                    preamble_errors_fu_92 <= preamble_errors_3_fu_1040_p3;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                and_ln200_2_reg_1229 <= and_ln200_2_fu_690_p2;
                and_ln200_2_reg_1229_pp0_iter67_reg <= and_ln200_2_reg_1229;
                and_ln200_2_reg_1229_pp0_iter68_reg <= and_ln200_2_reg_1229_pp0_iter67_reg;
                and_ln200_2_reg_1229_pp0_iter69_reg <= and_ln200_2_reg_1229_pp0_iter68_reg;
                and_ln200_4_reg_1248 <= and_ln200_4_fu_795_p2;
                and_ln200_4_reg_1248_pp0_iter69_reg <= and_ln200_4_reg_1248;
                ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
                ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
                ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
                ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
                ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
                ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
                ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
                ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
                ap_loop_exit_ready_pp0_iter18_reg <= ap_loop_exit_ready_pp0_iter17_reg;
                ap_loop_exit_ready_pp0_iter19_reg <= ap_loop_exit_ready_pp0_iter18_reg;
                ap_loop_exit_ready_pp0_iter20_reg <= ap_loop_exit_ready_pp0_iter19_reg;
                ap_loop_exit_ready_pp0_iter21_reg <= ap_loop_exit_ready_pp0_iter20_reg;
                ap_loop_exit_ready_pp0_iter22_reg <= ap_loop_exit_ready_pp0_iter21_reg;
                ap_loop_exit_ready_pp0_iter23_reg <= ap_loop_exit_ready_pp0_iter22_reg;
                ap_loop_exit_ready_pp0_iter24_reg <= ap_loop_exit_ready_pp0_iter23_reg;
                ap_loop_exit_ready_pp0_iter25_reg <= ap_loop_exit_ready_pp0_iter24_reg;
                ap_loop_exit_ready_pp0_iter26_reg <= ap_loop_exit_ready_pp0_iter25_reg;
                ap_loop_exit_ready_pp0_iter27_reg <= ap_loop_exit_ready_pp0_iter26_reg;
                ap_loop_exit_ready_pp0_iter28_reg <= ap_loop_exit_ready_pp0_iter27_reg;
                ap_loop_exit_ready_pp0_iter29_reg <= ap_loop_exit_ready_pp0_iter28_reg;
                ap_loop_exit_ready_pp0_iter30_reg <= ap_loop_exit_ready_pp0_iter29_reg;
                ap_loop_exit_ready_pp0_iter31_reg <= ap_loop_exit_ready_pp0_iter30_reg;
                ap_loop_exit_ready_pp0_iter32_reg <= ap_loop_exit_ready_pp0_iter31_reg;
                ap_loop_exit_ready_pp0_iter33_reg <= ap_loop_exit_ready_pp0_iter32_reg;
                ap_loop_exit_ready_pp0_iter34_reg <= ap_loop_exit_ready_pp0_iter33_reg;
                ap_loop_exit_ready_pp0_iter35_reg <= ap_loop_exit_ready_pp0_iter34_reg;
                ap_loop_exit_ready_pp0_iter36_reg <= ap_loop_exit_ready_pp0_iter35_reg;
                ap_loop_exit_ready_pp0_iter37_reg <= ap_loop_exit_ready_pp0_iter36_reg;
                ap_loop_exit_ready_pp0_iter38_reg <= ap_loop_exit_ready_pp0_iter37_reg;
                ap_loop_exit_ready_pp0_iter39_reg <= ap_loop_exit_ready_pp0_iter38_reg;
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter40_reg <= ap_loop_exit_ready_pp0_iter39_reg;
                ap_loop_exit_ready_pp0_iter41_reg <= ap_loop_exit_ready_pp0_iter40_reg;
                ap_loop_exit_ready_pp0_iter42_reg <= ap_loop_exit_ready_pp0_iter41_reg;
                ap_loop_exit_ready_pp0_iter43_reg <= ap_loop_exit_ready_pp0_iter42_reg;
                ap_loop_exit_ready_pp0_iter44_reg <= ap_loop_exit_ready_pp0_iter43_reg;
                ap_loop_exit_ready_pp0_iter45_reg <= ap_loop_exit_ready_pp0_iter44_reg;
                ap_loop_exit_ready_pp0_iter46_reg <= ap_loop_exit_ready_pp0_iter45_reg;
                ap_loop_exit_ready_pp0_iter47_reg <= ap_loop_exit_ready_pp0_iter46_reg;
                ap_loop_exit_ready_pp0_iter48_reg <= ap_loop_exit_ready_pp0_iter47_reg;
                ap_loop_exit_ready_pp0_iter49_reg <= ap_loop_exit_ready_pp0_iter48_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter50_reg <= ap_loop_exit_ready_pp0_iter49_reg;
                ap_loop_exit_ready_pp0_iter51_reg <= ap_loop_exit_ready_pp0_iter50_reg;
                ap_loop_exit_ready_pp0_iter52_reg <= ap_loop_exit_ready_pp0_iter51_reg;
                ap_loop_exit_ready_pp0_iter53_reg <= ap_loop_exit_ready_pp0_iter52_reg;
                ap_loop_exit_ready_pp0_iter54_reg <= ap_loop_exit_ready_pp0_iter53_reg;
                ap_loop_exit_ready_pp0_iter55_reg <= ap_loop_exit_ready_pp0_iter54_reg;
                ap_loop_exit_ready_pp0_iter56_reg <= ap_loop_exit_ready_pp0_iter55_reg;
                ap_loop_exit_ready_pp0_iter57_reg <= ap_loop_exit_ready_pp0_iter56_reg;
                ap_loop_exit_ready_pp0_iter58_reg <= ap_loop_exit_ready_pp0_iter57_reg;
                ap_loop_exit_ready_pp0_iter59_reg <= ap_loop_exit_ready_pp0_iter58_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                ap_loop_exit_ready_pp0_iter60_reg <= ap_loop_exit_ready_pp0_iter59_reg;
                ap_loop_exit_ready_pp0_iter61_reg <= ap_loop_exit_ready_pp0_iter60_reg;
                ap_loop_exit_ready_pp0_iter62_reg <= ap_loop_exit_ready_pp0_iter61_reg;
                ap_loop_exit_ready_pp0_iter63_reg <= ap_loop_exit_ready_pp0_iter62_reg;
                ap_loop_exit_ready_pp0_iter64_reg <= ap_loop_exit_ready_pp0_iter63_reg;
                ap_loop_exit_ready_pp0_iter65_reg <= ap_loop_exit_ready_pp0_iter64_reg;
                ap_loop_exit_ready_pp0_iter66_reg <= ap_loop_exit_ready_pp0_iter65_reg;
                ap_loop_exit_ready_pp0_iter67_reg <= ap_loop_exit_ready_pp0_iter66_reg;
                ap_loop_exit_ready_pp0_iter68_reg <= ap_loop_exit_ready_pp0_iter67_reg;
                ap_loop_exit_ready_pp0_iter69_reg <= ap_loop_exit_ready_pp0_iter68_reg;
                ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
                ap_loop_exit_ready_pp0_iter70_reg <= ap_loop_exit_ready_pp0_iter69_reg;
                ap_loop_exit_ready_pp0_iter71_reg <= ap_loop_exit_ready_pp0_iter70_reg;
                ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
                ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
                ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
                    bitcast_ln354_1_reg_1147(30 downto 0) <= bitcast_ln354_1_fu_413_p1(30 downto 0);
                    bitcast_ln354_1_reg_1147_pp0_iter61_reg(30 downto 0) <= bitcast_ln354_1_reg_1147(30 downto 0);
                    bitcast_ln354_1_reg_1147_pp0_iter62_reg(30 downto 0) <= bitcast_ln354_1_reg_1147_pp0_iter61_reg(30 downto 0);
                    bitcast_ln354_1_reg_1147_pp0_iter63_reg(30 downto 0) <= bitcast_ln354_1_reg_1147_pp0_iter62_reg(30 downto 0);
                    bitcast_ln354_2_reg_1176(30 downto 0) <= bitcast_ln354_2_fu_476_p1(30 downto 0);
                    bitcast_ln354_2_reg_1176_pp0_iter63_reg(30 downto 0) <= bitcast_ln354_2_reg_1176(30 downto 0);
                    bitcast_ln354_2_reg_1176_pp0_iter64_reg(30 downto 0) <= bitcast_ln354_2_reg_1176_pp0_iter63_reg(30 downto 0);
                    bitcast_ln354_2_reg_1176_pp0_iter65_reg(30 downto 0) <= bitcast_ln354_2_reg_1176_pp0_iter64_reg(30 downto 0);
                    bitcast_ln354_3_reg_1212(30 downto 0) <= bitcast_ln354_3_fu_587_p1(30 downto 0);
                    bitcast_ln354_3_reg_1212_pp0_iter65_reg(30 downto 0) <= bitcast_ln354_3_reg_1212(30 downto 0);
                    bitcast_ln354_3_reg_1212_pp0_iter66_reg(30 downto 0) <= bitcast_ln354_3_reg_1212_pp0_iter65_reg(30 downto 0);
                    bitcast_ln354_3_reg_1212_pp0_iter67_reg(30 downto 0) <= bitcast_ln354_3_reg_1212_pp0_iter66_reg(30 downto 0);
                    bitcast_ln354_reg_1125(30 downto 0) <= bitcast_ln354_fu_367_p1(30 downto 0);
                    bitcast_ln354_reg_1125_pp0_iter59_reg(30 downto 0) <= bitcast_ln354_reg_1125(30 downto 0);
                    bitcast_ln354_reg_1125_pp0_iter60_reg(30 downto 0) <= bitcast_ln354_reg_1125_pp0_iter59_reg(30 downto 0);
                    bitcast_ln354_reg_1125_pp0_iter61_reg(30 downto 0) <= bitcast_ln354_reg_1125_pp0_iter60_reg(30 downto 0);
                icmp_ln193_reg_1072_pp0_iter10_reg <= icmp_ln193_reg_1072_pp0_iter9_reg;
                icmp_ln193_reg_1072_pp0_iter11_reg <= icmp_ln193_reg_1072_pp0_iter10_reg;
                icmp_ln193_reg_1072_pp0_iter12_reg <= icmp_ln193_reg_1072_pp0_iter11_reg;
                icmp_ln193_reg_1072_pp0_iter13_reg <= icmp_ln193_reg_1072_pp0_iter12_reg;
                icmp_ln193_reg_1072_pp0_iter14_reg <= icmp_ln193_reg_1072_pp0_iter13_reg;
                icmp_ln193_reg_1072_pp0_iter15_reg <= icmp_ln193_reg_1072_pp0_iter14_reg;
                icmp_ln193_reg_1072_pp0_iter16_reg <= icmp_ln193_reg_1072_pp0_iter15_reg;
                icmp_ln193_reg_1072_pp0_iter17_reg <= icmp_ln193_reg_1072_pp0_iter16_reg;
                icmp_ln193_reg_1072_pp0_iter18_reg <= icmp_ln193_reg_1072_pp0_iter17_reg;
                icmp_ln193_reg_1072_pp0_iter19_reg <= icmp_ln193_reg_1072_pp0_iter18_reg;
                icmp_ln193_reg_1072_pp0_iter20_reg <= icmp_ln193_reg_1072_pp0_iter19_reg;
                icmp_ln193_reg_1072_pp0_iter21_reg <= icmp_ln193_reg_1072_pp0_iter20_reg;
                icmp_ln193_reg_1072_pp0_iter22_reg <= icmp_ln193_reg_1072_pp0_iter21_reg;
                icmp_ln193_reg_1072_pp0_iter23_reg <= icmp_ln193_reg_1072_pp0_iter22_reg;
                icmp_ln193_reg_1072_pp0_iter24_reg <= icmp_ln193_reg_1072_pp0_iter23_reg;
                icmp_ln193_reg_1072_pp0_iter25_reg <= icmp_ln193_reg_1072_pp0_iter24_reg;
                icmp_ln193_reg_1072_pp0_iter26_reg <= icmp_ln193_reg_1072_pp0_iter25_reg;
                icmp_ln193_reg_1072_pp0_iter27_reg <= icmp_ln193_reg_1072_pp0_iter26_reg;
                icmp_ln193_reg_1072_pp0_iter28_reg <= icmp_ln193_reg_1072_pp0_iter27_reg;
                icmp_ln193_reg_1072_pp0_iter29_reg <= icmp_ln193_reg_1072_pp0_iter28_reg;
                icmp_ln193_reg_1072_pp0_iter2_reg <= icmp_ln193_reg_1072_pp0_iter1_reg;
                icmp_ln193_reg_1072_pp0_iter30_reg <= icmp_ln193_reg_1072_pp0_iter29_reg;
                icmp_ln193_reg_1072_pp0_iter31_reg <= icmp_ln193_reg_1072_pp0_iter30_reg;
                icmp_ln193_reg_1072_pp0_iter32_reg <= icmp_ln193_reg_1072_pp0_iter31_reg;
                icmp_ln193_reg_1072_pp0_iter33_reg <= icmp_ln193_reg_1072_pp0_iter32_reg;
                icmp_ln193_reg_1072_pp0_iter34_reg <= icmp_ln193_reg_1072_pp0_iter33_reg;
                icmp_ln193_reg_1072_pp0_iter35_reg <= icmp_ln193_reg_1072_pp0_iter34_reg;
                icmp_ln193_reg_1072_pp0_iter36_reg <= icmp_ln193_reg_1072_pp0_iter35_reg;
                icmp_ln193_reg_1072_pp0_iter37_reg <= icmp_ln193_reg_1072_pp0_iter36_reg;
                icmp_ln193_reg_1072_pp0_iter38_reg <= icmp_ln193_reg_1072_pp0_iter37_reg;
                icmp_ln193_reg_1072_pp0_iter39_reg <= icmp_ln193_reg_1072_pp0_iter38_reg;
                icmp_ln193_reg_1072_pp0_iter3_reg <= icmp_ln193_reg_1072_pp0_iter2_reg;
                icmp_ln193_reg_1072_pp0_iter40_reg <= icmp_ln193_reg_1072_pp0_iter39_reg;
                icmp_ln193_reg_1072_pp0_iter41_reg <= icmp_ln193_reg_1072_pp0_iter40_reg;
                icmp_ln193_reg_1072_pp0_iter42_reg <= icmp_ln193_reg_1072_pp0_iter41_reg;
                icmp_ln193_reg_1072_pp0_iter43_reg <= icmp_ln193_reg_1072_pp0_iter42_reg;
                icmp_ln193_reg_1072_pp0_iter44_reg <= icmp_ln193_reg_1072_pp0_iter43_reg;
                icmp_ln193_reg_1072_pp0_iter45_reg <= icmp_ln193_reg_1072_pp0_iter44_reg;
                icmp_ln193_reg_1072_pp0_iter46_reg <= icmp_ln193_reg_1072_pp0_iter45_reg;
                icmp_ln193_reg_1072_pp0_iter47_reg <= icmp_ln193_reg_1072_pp0_iter46_reg;
                icmp_ln193_reg_1072_pp0_iter48_reg <= icmp_ln193_reg_1072_pp0_iter47_reg;
                icmp_ln193_reg_1072_pp0_iter49_reg <= icmp_ln193_reg_1072_pp0_iter48_reg;
                icmp_ln193_reg_1072_pp0_iter4_reg <= icmp_ln193_reg_1072_pp0_iter3_reg;
                icmp_ln193_reg_1072_pp0_iter50_reg <= icmp_ln193_reg_1072_pp0_iter49_reg;
                icmp_ln193_reg_1072_pp0_iter51_reg <= icmp_ln193_reg_1072_pp0_iter50_reg;
                icmp_ln193_reg_1072_pp0_iter52_reg <= icmp_ln193_reg_1072_pp0_iter51_reg;
                icmp_ln193_reg_1072_pp0_iter53_reg <= icmp_ln193_reg_1072_pp0_iter52_reg;
                icmp_ln193_reg_1072_pp0_iter54_reg <= icmp_ln193_reg_1072_pp0_iter53_reg;
                icmp_ln193_reg_1072_pp0_iter55_reg <= icmp_ln193_reg_1072_pp0_iter54_reg;
                icmp_ln193_reg_1072_pp0_iter56_reg <= icmp_ln193_reg_1072_pp0_iter55_reg;
                icmp_ln193_reg_1072_pp0_iter57_reg <= icmp_ln193_reg_1072_pp0_iter56_reg;
                icmp_ln193_reg_1072_pp0_iter58_reg <= icmp_ln193_reg_1072_pp0_iter57_reg;
                icmp_ln193_reg_1072_pp0_iter59_reg <= icmp_ln193_reg_1072_pp0_iter58_reg;
                icmp_ln193_reg_1072_pp0_iter5_reg <= icmp_ln193_reg_1072_pp0_iter4_reg;
                icmp_ln193_reg_1072_pp0_iter60_reg <= icmp_ln193_reg_1072_pp0_iter59_reg;
                icmp_ln193_reg_1072_pp0_iter61_reg <= icmp_ln193_reg_1072_pp0_iter60_reg;
                icmp_ln193_reg_1072_pp0_iter62_reg <= icmp_ln193_reg_1072_pp0_iter61_reg;
                icmp_ln193_reg_1072_pp0_iter63_reg <= icmp_ln193_reg_1072_pp0_iter62_reg;
                icmp_ln193_reg_1072_pp0_iter64_reg <= icmp_ln193_reg_1072_pp0_iter63_reg;
                icmp_ln193_reg_1072_pp0_iter65_reg <= icmp_ln193_reg_1072_pp0_iter64_reg;
                icmp_ln193_reg_1072_pp0_iter66_reg <= icmp_ln193_reg_1072_pp0_iter65_reg;
                icmp_ln193_reg_1072_pp0_iter67_reg <= icmp_ln193_reg_1072_pp0_iter66_reg;
                icmp_ln193_reg_1072_pp0_iter68_reg <= icmp_ln193_reg_1072_pp0_iter67_reg;
                icmp_ln193_reg_1072_pp0_iter69_reg <= icmp_ln193_reg_1072_pp0_iter68_reg;
                icmp_ln193_reg_1072_pp0_iter6_reg <= icmp_ln193_reg_1072_pp0_iter5_reg;
                icmp_ln193_reg_1072_pp0_iter70_reg <= icmp_ln193_reg_1072_pp0_iter69_reg;
                icmp_ln193_reg_1072_pp0_iter7_reg <= icmp_ln193_reg_1072_pp0_iter6_reg;
                icmp_ln193_reg_1072_pp0_iter8_reg <= icmp_ln193_reg_1072_pp0_iter7_reg;
                icmp_ln193_reg_1072_pp0_iter9_reg <= icmp_ln193_reg_1072_pp0_iter8_reg;
                icmp_ln199_1_reg_1137 <= icmp_ln199_1_fu_388_p2;
                icmp_ln199_1_reg_1137_pp0_iter59_reg <= icmp_ln199_1_reg_1137;
                icmp_ln199_1_reg_1137_pp0_iter60_reg <= icmp_ln199_1_reg_1137_pp0_iter59_reg;
                icmp_ln199_1_reg_1137_pp0_iter61_reg <= icmp_ln199_1_reg_1137_pp0_iter60_reg;
                icmp_ln199_2_reg_1154 <= icmp_ln199_2_fu_428_p2;
                icmp_ln199_2_reg_1154_pp0_iter61_reg <= icmp_ln199_2_reg_1154;
                icmp_ln199_2_reg_1154_pp0_iter62_reg <= icmp_ln199_2_reg_1154_pp0_iter61_reg;
                icmp_ln199_2_reg_1154_pp0_iter63_reg <= icmp_ln199_2_reg_1154_pp0_iter62_reg;
                icmp_ln199_3_reg_1159 <= icmp_ln199_3_fu_434_p2;
                icmp_ln199_3_reg_1159_pp0_iter61_reg <= icmp_ln199_3_reg_1159;
                icmp_ln199_3_reg_1159_pp0_iter62_reg <= icmp_ln199_3_reg_1159_pp0_iter61_reg;
                icmp_ln199_3_reg_1159_pp0_iter63_reg <= icmp_ln199_3_reg_1159_pp0_iter62_reg;
                icmp_ln199_4_reg_1183 <= icmp_ln199_4_fu_491_p2;
                icmp_ln199_4_reg_1183_pp0_iter63_reg <= icmp_ln199_4_reg_1183;
                icmp_ln199_4_reg_1183_pp0_iter64_reg <= icmp_ln199_4_reg_1183_pp0_iter63_reg;
                icmp_ln199_4_reg_1183_pp0_iter65_reg <= icmp_ln199_4_reg_1183_pp0_iter64_reg;
                icmp_ln199_5_reg_1188 <= icmp_ln199_5_fu_497_p2;
                icmp_ln199_5_reg_1188_pp0_iter63_reg <= icmp_ln199_5_reg_1188;
                icmp_ln199_5_reg_1188_pp0_iter64_reg <= icmp_ln199_5_reg_1188_pp0_iter63_reg;
                icmp_ln199_5_reg_1188_pp0_iter65_reg <= icmp_ln199_5_reg_1188_pp0_iter64_reg;
                icmp_ln199_6_reg_1219 <= icmp_ln199_6_fu_602_p2;
                icmp_ln199_6_reg_1219_pp0_iter65_reg <= icmp_ln199_6_reg_1219;
                icmp_ln199_6_reg_1219_pp0_iter66_reg <= icmp_ln199_6_reg_1219_pp0_iter65_reg;
                icmp_ln199_6_reg_1219_pp0_iter67_reg <= icmp_ln199_6_reg_1219_pp0_iter66_reg;
                icmp_ln199_7_reg_1224 <= icmp_ln199_7_fu_608_p2;
                icmp_ln199_7_reg_1224_pp0_iter65_reg <= icmp_ln199_7_reg_1224;
                icmp_ln199_7_reg_1224_pp0_iter66_reg <= icmp_ln199_7_reg_1224_pp0_iter65_reg;
                icmp_ln199_7_reg_1224_pp0_iter67_reg <= icmp_ln199_7_reg_1224_pp0_iter66_reg;
                icmp_ln199_reg_1132 <= icmp_ln199_fu_382_p2;
                icmp_ln199_reg_1132_pp0_iter59_reg <= icmp_ln199_reg_1132;
                icmp_ln199_reg_1132_pp0_iter60_reg <= icmp_ln199_reg_1132_pp0_iter59_reg;
                icmp_ln199_reg_1132_pp0_iter61_reg <= icmp_ln199_reg_1132_pp0_iter60_reg;
                icmp_ln200_10_reg_1265 <= icmp_ln200_10_fu_858_p2;
                icmp_ln200_11_reg_1270 <= icmp_ln200_11_fu_864_p2;
                icmp_ln200_12_reg_1275 <= icmp_ln200_12_fu_870_p2;
                icmp_ln200_13_reg_1280 <= icmp_ln200_13_fu_876_p2;
                icmp_ln211_reg_1096_pp0_iter10_reg <= icmp_ln211_reg_1096_pp0_iter9_reg;
                icmp_ln211_reg_1096_pp0_iter11_reg <= icmp_ln211_reg_1096_pp0_iter10_reg;
                icmp_ln211_reg_1096_pp0_iter12_reg <= icmp_ln211_reg_1096_pp0_iter11_reg;
                icmp_ln211_reg_1096_pp0_iter13_reg <= icmp_ln211_reg_1096_pp0_iter12_reg;
                icmp_ln211_reg_1096_pp0_iter14_reg <= icmp_ln211_reg_1096_pp0_iter13_reg;
                icmp_ln211_reg_1096_pp0_iter15_reg <= icmp_ln211_reg_1096_pp0_iter14_reg;
                icmp_ln211_reg_1096_pp0_iter16_reg <= icmp_ln211_reg_1096_pp0_iter15_reg;
                icmp_ln211_reg_1096_pp0_iter17_reg <= icmp_ln211_reg_1096_pp0_iter16_reg;
                icmp_ln211_reg_1096_pp0_iter18_reg <= icmp_ln211_reg_1096_pp0_iter17_reg;
                icmp_ln211_reg_1096_pp0_iter19_reg <= icmp_ln211_reg_1096_pp0_iter18_reg;
                icmp_ln211_reg_1096_pp0_iter20_reg <= icmp_ln211_reg_1096_pp0_iter19_reg;
                icmp_ln211_reg_1096_pp0_iter21_reg <= icmp_ln211_reg_1096_pp0_iter20_reg;
                icmp_ln211_reg_1096_pp0_iter22_reg <= icmp_ln211_reg_1096_pp0_iter21_reg;
                icmp_ln211_reg_1096_pp0_iter23_reg <= icmp_ln211_reg_1096_pp0_iter22_reg;
                icmp_ln211_reg_1096_pp0_iter24_reg <= icmp_ln211_reg_1096_pp0_iter23_reg;
                icmp_ln211_reg_1096_pp0_iter25_reg <= icmp_ln211_reg_1096_pp0_iter24_reg;
                icmp_ln211_reg_1096_pp0_iter26_reg <= icmp_ln211_reg_1096_pp0_iter25_reg;
                icmp_ln211_reg_1096_pp0_iter27_reg <= icmp_ln211_reg_1096_pp0_iter26_reg;
                icmp_ln211_reg_1096_pp0_iter28_reg <= icmp_ln211_reg_1096_pp0_iter27_reg;
                icmp_ln211_reg_1096_pp0_iter29_reg <= icmp_ln211_reg_1096_pp0_iter28_reg;
                icmp_ln211_reg_1096_pp0_iter2_reg <= icmp_ln211_reg_1096_pp0_iter1_reg;
                icmp_ln211_reg_1096_pp0_iter30_reg <= icmp_ln211_reg_1096_pp0_iter29_reg;
                icmp_ln211_reg_1096_pp0_iter31_reg <= icmp_ln211_reg_1096_pp0_iter30_reg;
                icmp_ln211_reg_1096_pp0_iter32_reg <= icmp_ln211_reg_1096_pp0_iter31_reg;
                icmp_ln211_reg_1096_pp0_iter33_reg <= icmp_ln211_reg_1096_pp0_iter32_reg;
                icmp_ln211_reg_1096_pp0_iter34_reg <= icmp_ln211_reg_1096_pp0_iter33_reg;
                icmp_ln211_reg_1096_pp0_iter35_reg <= icmp_ln211_reg_1096_pp0_iter34_reg;
                icmp_ln211_reg_1096_pp0_iter36_reg <= icmp_ln211_reg_1096_pp0_iter35_reg;
                icmp_ln211_reg_1096_pp0_iter37_reg <= icmp_ln211_reg_1096_pp0_iter36_reg;
                icmp_ln211_reg_1096_pp0_iter38_reg <= icmp_ln211_reg_1096_pp0_iter37_reg;
                icmp_ln211_reg_1096_pp0_iter39_reg <= icmp_ln211_reg_1096_pp0_iter38_reg;
                icmp_ln211_reg_1096_pp0_iter3_reg <= icmp_ln211_reg_1096_pp0_iter2_reg;
                icmp_ln211_reg_1096_pp0_iter40_reg <= icmp_ln211_reg_1096_pp0_iter39_reg;
                icmp_ln211_reg_1096_pp0_iter41_reg <= icmp_ln211_reg_1096_pp0_iter40_reg;
                icmp_ln211_reg_1096_pp0_iter42_reg <= icmp_ln211_reg_1096_pp0_iter41_reg;
                icmp_ln211_reg_1096_pp0_iter43_reg <= icmp_ln211_reg_1096_pp0_iter42_reg;
                icmp_ln211_reg_1096_pp0_iter44_reg <= icmp_ln211_reg_1096_pp0_iter43_reg;
                icmp_ln211_reg_1096_pp0_iter45_reg <= icmp_ln211_reg_1096_pp0_iter44_reg;
                icmp_ln211_reg_1096_pp0_iter46_reg <= icmp_ln211_reg_1096_pp0_iter45_reg;
                icmp_ln211_reg_1096_pp0_iter47_reg <= icmp_ln211_reg_1096_pp0_iter46_reg;
                icmp_ln211_reg_1096_pp0_iter48_reg <= icmp_ln211_reg_1096_pp0_iter47_reg;
                icmp_ln211_reg_1096_pp0_iter49_reg <= icmp_ln211_reg_1096_pp0_iter48_reg;
                icmp_ln211_reg_1096_pp0_iter4_reg <= icmp_ln211_reg_1096_pp0_iter3_reg;
                icmp_ln211_reg_1096_pp0_iter50_reg <= icmp_ln211_reg_1096_pp0_iter49_reg;
                icmp_ln211_reg_1096_pp0_iter51_reg <= icmp_ln211_reg_1096_pp0_iter50_reg;
                icmp_ln211_reg_1096_pp0_iter52_reg <= icmp_ln211_reg_1096_pp0_iter51_reg;
                icmp_ln211_reg_1096_pp0_iter53_reg <= icmp_ln211_reg_1096_pp0_iter52_reg;
                icmp_ln211_reg_1096_pp0_iter54_reg <= icmp_ln211_reg_1096_pp0_iter53_reg;
                icmp_ln211_reg_1096_pp0_iter55_reg <= icmp_ln211_reg_1096_pp0_iter54_reg;
                icmp_ln211_reg_1096_pp0_iter56_reg <= icmp_ln211_reg_1096_pp0_iter55_reg;
                icmp_ln211_reg_1096_pp0_iter57_reg <= icmp_ln211_reg_1096_pp0_iter56_reg;
                icmp_ln211_reg_1096_pp0_iter58_reg <= icmp_ln211_reg_1096_pp0_iter57_reg;
                icmp_ln211_reg_1096_pp0_iter59_reg <= icmp_ln211_reg_1096_pp0_iter58_reg;
                icmp_ln211_reg_1096_pp0_iter5_reg <= icmp_ln211_reg_1096_pp0_iter4_reg;
                icmp_ln211_reg_1096_pp0_iter60_reg <= icmp_ln211_reg_1096_pp0_iter59_reg;
                icmp_ln211_reg_1096_pp0_iter61_reg <= icmp_ln211_reg_1096_pp0_iter60_reg;
                icmp_ln211_reg_1096_pp0_iter62_reg <= icmp_ln211_reg_1096_pp0_iter61_reg;
                icmp_ln211_reg_1096_pp0_iter63_reg <= icmp_ln211_reg_1096_pp0_iter62_reg;
                icmp_ln211_reg_1096_pp0_iter64_reg <= icmp_ln211_reg_1096_pp0_iter63_reg;
                icmp_ln211_reg_1096_pp0_iter65_reg <= icmp_ln211_reg_1096_pp0_iter64_reg;
                icmp_ln211_reg_1096_pp0_iter66_reg <= icmp_ln211_reg_1096_pp0_iter65_reg;
                icmp_ln211_reg_1096_pp0_iter67_reg <= icmp_ln211_reg_1096_pp0_iter66_reg;
                icmp_ln211_reg_1096_pp0_iter68_reg <= icmp_ln211_reg_1096_pp0_iter67_reg;
                icmp_ln211_reg_1096_pp0_iter69_reg <= icmp_ln211_reg_1096_pp0_iter68_reg;
                icmp_ln211_reg_1096_pp0_iter6_reg <= icmp_ln211_reg_1096_pp0_iter5_reg;
                icmp_ln211_reg_1096_pp0_iter70_reg <= icmp_ln211_reg_1096_pp0_iter69_reg;
                icmp_ln211_reg_1096_pp0_iter71_reg <= icmp_ln211_reg_1096_pp0_iter70_reg;
                icmp_ln211_reg_1096_pp0_iter7_reg <= icmp_ln211_reg_1096_pp0_iter6_reg;
                icmp_ln211_reg_1096_pp0_iter8_reg <= icmp_ln211_reg_1096_pp0_iter7_reg;
                icmp_ln211_reg_1096_pp0_iter9_reg <= icmp_ln211_reg_1096_pp0_iter8_reg;
                    k_cast16_reg_1076_pp0_iter10_reg(9 downto 0) <= k_cast16_reg_1076_pp0_iter9_reg(9 downto 0);
                    k_cast16_reg_1076_pp0_iter11_reg(9 downto 0) <= k_cast16_reg_1076_pp0_iter10_reg(9 downto 0);
                    k_cast16_reg_1076_pp0_iter12_reg(9 downto 0) <= k_cast16_reg_1076_pp0_iter11_reg(9 downto 0);
                    k_cast16_reg_1076_pp0_iter13_reg(9 downto 0) <= k_cast16_reg_1076_pp0_iter12_reg(9 downto 0);
                    k_cast16_reg_1076_pp0_iter14_reg(9 downto 0) <= k_cast16_reg_1076_pp0_iter13_reg(9 downto 0);
                    k_cast16_reg_1076_pp0_iter15_reg(9 downto 0) <= k_cast16_reg_1076_pp0_iter14_reg(9 downto 0);
                    k_cast16_reg_1076_pp0_iter16_reg(9 downto 0) <= k_cast16_reg_1076_pp0_iter15_reg(9 downto 0);
                    k_cast16_reg_1076_pp0_iter17_reg(9 downto 0) <= k_cast16_reg_1076_pp0_iter16_reg(9 downto 0);
                    k_cast16_reg_1076_pp0_iter18_reg(9 downto 0) <= k_cast16_reg_1076_pp0_iter17_reg(9 downto 0);
                    k_cast16_reg_1076_pp0_iter19_reg(9 downto 0) <= k_cast16_reg_1076_pp0_iter18_reg(9 downto 0);
                    k_cast16_reg_1076_pp0_iter20_reg(9 downto 0) <= k_cast16_reg_1076_pp0_iter19_reg(9 downto 0);
                    k_cast16_reg_1076_pp0_iter21_reg(9 downto 0) <= k_cast16_reg_1076_pp0_iter20_reg(9 downto 0);
                    k_cast16_reg_1076_pp0_iter22_reg(9 downto 0) <= k_cast16_reg_1076_pp0_iter21_reg(9 downto 0);
                    k_cast16_reg_1076_pp0_iter23_reg(9 downto 0) <= k_cast16_reg_1076_pp0_iter22_reg(9 downto 0);
                    k_cast16_reg_1076_pp0_iter24_reg(9 downto 0) <= k_cast16_reg_1076_pp0_iter23_reg(9 downto 0);
                    k_cast16_reg_1076_pp0_iter25_reg(9 downto 0) <= k_cast16_reg_1076_pp0_iter24_reg(9 downto 0);
                    k_cast16_reg_1076_pp0_iter26_reg(9 downto 0) <= k_cast16_reg_1076_pp0_iter25_reg(9 downto 0);
                    k_cast16_reg_1076_pp0_iter27_reg(9 downto 0) <= k_cast16_reg_1076_pp0_iter26_reg(9 downto 0);
                    k_cast16_reg_1076_pp0_iter28_reg(9 downto 0) <= k_cast16_reg_1076_pp0_iter27_reg(9 downto 0);
                    k_cast16_reg_1076_pp0_iter29_reg(9 downto 0) <= k_cast16_reg_1076_pp0_iter28_reg(9 downto 0);
                    k_cast16_reg_1076_pp0_iter2_reg(9 downto 0) <= k_cast16_reg_1076_pp0_iter1_reg(9 downto 0);
                    k_cast16_reg_1076_pp0_iter30_reg(9 downto 0) <= k_cast16_reg_1076_pp0_iter29_reg(9 downto 0);
                    k_cast16_reg_1076_pp0_iter31_reg(9 downto 0) <= k_cast16_reg_1076_pp0_iter30_reg(9 downto 0);
                    k_cast16_reg_1076_pp0_iter32_reg(9 downto 0) <= k_cast16_reg_1076_pp0_iter31_reg(9 downto 0);
                    k_cast16_reg_1076_pp0_iter33_reg(9 downto 0) <= k_cast16_reg_1076_pp0_iter32_reg(9 downto 0);
                    k_cast16_reg_1076_pp0_iter34_reg(9 downto 0) <= k_cast16_reg_1076_pp0_iter33_reg(9 downto 0);
                    k_cast16_reg_1076_pp0_iter35_reg(9 downto 0) <= k_cast16_reg_1076_pp0_iter34_reg(9 downto 0);
                    k_cast16_reg_1076_pp0_iter36_reg(9 downto 0) <= k_cast16_reg_1076_pp0_iter35_reg(9 downto 0);
                    k_cast16_reg_1076_pp0_iter37_reg(9 downto 0) <= k_cast16_reg_1076_pp0_iter36_reg(9 downto 0);
                    k_cast16_reg_1076_pp0_iter38_reg(9 downto 0) <= k_cast16_reg_1076_pp0_iter37_reg(9 downto 0);
                    k_cast16_reg_1076_pp0_iter39_reg(9 downto 0) <= k_cast16_reg_1076_pp0_iter38_reg(9 downto 0);
                    k_cast16_reg_1076_pp0_iter3_reg(9 downto 0) <= k_cast16_reg_1076_pp0_iter2_reg(9 downto 0);
                    k_cast16_reg_1076_pp0_iter40_reg(9 downto 0) <= k_cast16_reg_1076_pp0_iter39_reg(9 downto 0);
                    k_cast16_reg_1076_pp0_iter41_reg(9 downto 0) <= k_cast16_reg_1076_pp0_iter40_reg(9 downto 0);
                    k_cast16_reg_1076_pp0_iter42_reg(9 downto 0) <= k_cast16_reg_1076_pp0_iter41_reg(9 downto 0);
                    k_cast16_reg_1076_pp0_iter43_reg(9 downto 0) <= k_cast16_reg_1076_pp0_iter42_reg(9 downto 0);
                    k_cast16_reg_1076_pp0_iter44_reg(9 downto 0) <= k_cast16_reg_1076_pp0_iter43_reg(9 downto 0);
                    k_cast16_reg_1076_pp0_iter45_reg(9 downto 0) <= k_cast16_reg_1076_pp0_iter44_reg(9 downto 0);
                    k_cast16_reg_1076_pp0_iter46_reg(9 downto 0) <= k_cast16_reg_1076_pp0_iter45_reg(9 downto 0);
                    k_cast16_reg_1076_pp0_iter47_reg(9 downto 0) <= k_cast16_reg_1076_pp0_iter46_reg(9 downto 0);
                    k_cast16_reg_1076_pp0_iter48_reg(9 downto 0) <= k_cast16_reg_1076_pp0_iter47_reg(9 downto 0);
                    k_cast16_reg_1076_pp0_iter49_reg(9 downto 0) <= k_cast16_reg_1076_pp0_iter48_reg(9 downto 0);
                    k_cast16_reg_1076_pp0_iter4_reg(9 downto 0) <= k_cast16_reg_1076_pp0_iter3_reg(9 downto 0);
                    k_cast16_reg_1076_pp0_iter50_reg(9 downto 0) <= k_cast16_reg_1076_pp0_iter49_reg(9 downto 0);
                    k_cast16_reg_1076_pp0_iter51_reg(9 downto 0) <= k_cast16_reg_1076_pp0_iter50_reg(9 downto 0);
                    k_cast16_reg_1076_pp0_iter52_reg(9 downto 0) <= k_cast16_reg_1076_pp0_iter51_reg(9 downto 0);
                    k_cast16_reg_1076_pp0_iter53_reg(9 downto 0) <= k_cast16_reg_1076_pp0_iter52_reg(9 downto 0);
                    k_cast16_reg_1076_pp0_iter54_reg(9 downto 0) <= k_cast16_reg_1076_pp0_iter53_reg(9 downto 0);
                    k_cast16_reg_1076_pp0_iter55_reg(9 downto 0) <= k_cast16_reg_1076_pp0_iter54_reg(9 downto 0);
                    k_cast16_reg_1076_pp0_iter56_reg(9 downto 0) <= k_cast16_reg_1076_pp0_iter55_reg(9 downto 0);
                    k_cast16_reg_1076_pp0_iter57_reg(9 downto 0) <= k_cast16_reg_1076_pp0_iter56_reg(9 downto 0);
                    k_cast16_reg_1076_pp0_iter58_reg(9 downto 0) <= k_cast16_reg_1076_pp0_iter57_reg(9 downto 0);
                    k_cast16_reg_1076_pp0_iter59_reg(9 downto 0) <= k_cast16_reg_1076_pp0_iter58_reg(9 downto 0);
                    k_cast16_reg_1076_pp0_iter5_reg(9 downto 0) <= k_cast16_reg_1076_pp0_iter4_reg(9 downto 0);
                    k_cast16_reg_1076_pp0_iter60_reg(9 downto 0) <= k_cast16_reg_1076_pp0_iter59_reg(9 downto 0);
                    k_cast16_reg_1076_pp0_iter61_reg(9 downto 0) <= k_cast16_reg_1076_pp0_iter60_reg(9 downto 0);
                    k_cast16_reg_1076_pp0_iter62_reg(9 downto 0) <= k_cast16_reg_1076_pp0_iter61_reg(9 downto 0);
                    k_cast16_reg_1076_pp0_iter63_reg(9 downto 0) <= k_cast16_reg_1076_pp0_iter62_reg(9 downto 0);
                    k_cast16_reg_1076_pp0_iter64_reg(9 downto 0) <= k_cast16_reg_1076_pp0_iter63_reg(9 downto 0);
                    k_cast16_reg_1076_pp0_iter65_reg(9 downto 0) <= k_cast16_reg_1076_pp0_iter64_reg(9 downto 0);
                    k_cast16_reg_1076_pp0_iter66_reg(9 downto 0) <= k_cast16_reg_1076_pp0_iter65_reg(9 downto 0);
                    k_cast16_reg_1076_pp0_iter67_reg(9 downto 0) <= k_cast16_reg_1076_pp0_iter66_reg(9 downto 0);
                    k_cast16_reg_1076_pp0_iter68_reg(9 downto 0) <= k_cast16_reg_1076_pp0_iter67_reg(9 downto 0);
                    k_cast16_reg_1076_pp0_iter69_reg(9 downto 0) <= k_cast16_reg_1076_pp0_iter68_reg(9 downto 0);
                    k_cast16_reg_1076_pp0_iter6_reg(9 downto 0) <= k_cast16_reg_1076_pp0_iter5_reg(9 downto 0);
                    k_cast16_reg_1076_pp0_iter70_reg(9 downto 0) <= k_cast16_reg_1076_pp0_iter69_reg(9 downto 0);
                    k_cast16_reg_1076_pp0_iter71_reg(9 downto 0) <= k_cast16_reg_1076_pp0_iter70_reg(9 downto 0);
                    k_cast16_reg_1076_pp0_iter7_reg(9 downto 0) <= k_cast16_reg_1076_pp0_iter6_reg(9 downto 0);
                    k_cast16_reg_1076_pp0_iter8_reg(9 downto 0) <= k_cast16_reg_1076_pp0_iter7_reg(9 downto 0);
                    k_cast16_reg_1076_pp0_iter9_reg(9 downto 0) <= k_cast16_reg_1076_pp0_iter8_reg(9 downto 0);
                rx_phase_rad_reg_1112 <= grp_atan2_cordic_float_s_fu_422_p_dout0;
                rx_phase_rad_reg_1112_pp0_iter53_reg <= rx_phase_rad_reg_1112;
                rx_phase_rad_reg_1112_pp0_iter54_reg <= rx_phase_rad_reg_1112_pp0_iter53_reg;
                rx_phase_rad_reg_1112_pp0_iter55_reg <= rx_phase_rad_reg_1112_pp0_iter54_reg;
                rx_phase_rad_reg_1112_pp0_iter56_reg <= rx_phase_rad_reg_1112_pp0_iter55_reg;
                rx_phase_rad_reg_1112_pp0_iter57_reg <= rx_phase_rad_reg_1112_pp0_iter56_reg;
                rx_phase_rad_reg_1112_pp0_iter58_reg <= rx_phase_rad_reg_1112_pp0_iter57_reg;
                select_ln199_1_reg_1205 <= select_ln199_1_fu_561_p3;
                select_ln199_1_reg_1205_pp0_iter65_reg <= select_ln199_1_reg_1205;
                select_ln199_2_reg_1241 <= select_ln199_2_fu_712_p3;
                select_ln199_2_reg_1241_pp0_iter67_reg <= select_ln199_2_reg_1241;
                select_ln199_3_reg_1259 <= select_ln199_3_fu_817_p3;
                select_ln199_reg_1169 <= select_ln199_fu_450_p3;
                select_ln199_reg_1169_pp0_iter63_reg <= select_ln199_reg_1169;
                select_ln200_1_reg_1234 <= select_ln200_1_fu_696_p3;
                select_ln200_1_reg_1234_pp0_iter67_reg <= select_ln200_1_reg_1234;
                select_ln200_2_reg_1253 <= select_ln200_2_fu_801_p3;
                select_ln200_4_reg_1285 <= select_ln200_4_fu_918_p3;
                select_ln200_reg_1198 <= select_ln200_fu_544_p3;
                select_ln200_reg_1198_pp0_iter65_reg <= select_ln200_reg_1198;
                x_assign9_reg_1120 <= grp_fu_814_p_dout0;
                x_assign_1_reg_1142 <= grp_fu_818_p_dout0;
                x_assign_2_reg_1164 <= grp_fu_822_p_dout0;
                x_assign_s_reg_1193 <= grp_fu_239_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                icmp_ln193_reg_1072 <= icmp_ln193_fu_309_p2;
                icmp_ln193_reg_1072_pp0_iter1_reg <= icmp_ln193_reg_1072;
                icmp_ln211_reg_1096_pp0_iter1_reg <= icmp_ln211_reg_1096;
                    k_cast16_reg_1076_pp0_iter1_reg(9 downto 0) <= k_cast16_reg_1076(9 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln193_fu_309_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln211_reg_1096 <= icmp_ln211_fu_337_p2;
                    k_cast16_reg_1076(9 downto 0) <= k_cast16_fu_321_p1(9 downto 0);
            end if;
        end if;
    end process;
    k_cast16_reg_1076(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";
    k_cast16_reg_1076_pp0_iter1_reg(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";
    k_cast16_reg_1076_pp0_iter2_reg(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";
    k_cast16_reg_1076_pp0_iter3_reg(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";
    k_cast16_reg_1076_pp0_iter4_reg(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";
    k_cast16_reg_1076_pp0_iter5_reg(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";
    k_cast16_reg_1076_pp0_iter6_reg(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";
    k_cast16_reg_1076_pp0_iter7_reg(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";
    k_cast16_reg_1076_pp0_iter8_reg(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";
    k_cast16_reg_1076_pp0_iter9_reg(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";
    k_cast16_reg_1076_pp0_iter10_reg(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";
    k_cast16_reg_1076_pp0_iter11_reg(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";
    k_cast16_reg_1076_pp0_iter12_reg(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";
    k_cast16_reg_1076_pp0_iter13_reg(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";
    k_cast16_reg_1076_pp0_iter14_reg(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";
    k_cast16_reg_1076_pp0_iter15_reg(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";
    k_cast16_reg_1076_pp0_iter16_reg(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";
    k_cast16_reg_1076_pp0_iter17_reg(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";
    k_cast16_reg_1076_pp0_iter18_reg(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";
    k_cast16_reg_1076_pp0_iter19_reg(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";
    k_cast16_reg_1076_pp0_iter20_reg(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";
    k_cast16_reg_1076_pp0_iter21_reg(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";
    k_cast16_reg_1076_pp0_iter22_reg(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";
    k_cast16_reg_1076_pp0_iter23_reg(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";
    k_cast16_reg_1076_pp0_iter24_reg(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";
    k_cast16_reg_1076_pp0_iter25_reg(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";
    k_cast16_reg_1076_pp0_iter26_reg(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";
    k_cast16_reg_1076_pp0_iter27_reg(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";
    k_cast16_reg_1076_pp0_iter28_reg(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";
    k_cast16_reg_1076_pp0_iter29_reg(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";
    k_cast16_reg_1076_pp0_iter30_reg(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";
    k_cast16_reg_1076_pp0_iter31_reg(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";
    k_cast16_reg_1076_pp0_iter32_reg(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";
    k_cast16_reg_1076_pp0_iter33_reg(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";
    k_cast16_reg_1076_pp0_iter34_reg(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";
    k_cast16_reg_1076_pp0_iter35_reg(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";
    k_cast16_reg_1076_pp0_iter36_reg(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";
    k_cast16_reg_1076_pp0_iter37_reg(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";
    k_cast16_reg_1076_pp0_iter38_reg(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";
    k_cast16_reg_1076_pp0_iter39_reg(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";
    k_cast16_reg_1076_pp0_iter40_reg(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";
    k_cast16_reg_1076_pp0_iter41_reg(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";
    k_cast16_reg_1076_pp0_iter42_reg(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";
    k_cast16_reg_1076_pp0_iter43_reg(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";
    k_cast16_reg_1076_pp0_iter44_reg(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";
    k_cast16_reg_1076_pp0_iter45_reg(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";
    k_cast16_reg_1076_pp0_iter46_reg(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";
    k_cast16_reg_1076_pp0_iter47_reg(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";
    k_cast16_reg_1076_pp0_iter48_reg(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";
    k_cast16_reg_1076_pp0_iter49_reg(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";
    k_cast16_reg_1076_pp0_iter50_reg(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";
    k_cast16_reg_1076_pp0_iter51_reg(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";
    k_cast16_reg_1076_pp0_iter52_reg(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";
    k_cast16_reg_1076_pp0_iter53_reg(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";
    k_cast16_reg_1076_pp0_iter54_reg(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";
    k_cast16_reg_1076_pp0_iter55_reg(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";
    k_cast16_reg_1076_pp0_iter56_reg(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";
    k_cast16_reg_1076_pp0_iter57_reg(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";
    k_cast16_reg_1076_pp0_iter58_reg(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";
    k_cast16_reg_1076_pp0_iter59_reg(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";
    k_cast16_reg_1076_pp0_iter60_reg(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";
    k_cast16_reg_1076_pp0_iter61_reg(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";
    k_cast16_reg_1076_pp0_iter62_reg(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";
    k_cast16_reg_1076_pp0_iter63_reg(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";
    k_cast16_reg_1076_pp0_iter64_reg(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";
    k_cast16_reg_1076_pp0_iter65_reg(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";
    k_cast16_reg_1076_pp0_iter66_reg(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";
    k_cast16_reg_1076_pp0_iter67_reg(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";
    k_cast16_reg_1076_pp0_iter68_reg(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";
    k_cast16_reg_1076_pp0_iter69_reg(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";
    k_cast16_reg_1076_pp0_iter70_reg(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";
    k_cast16_reg_1076_pp0_iter71_reg(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";
    bitcast_ln354_reg_1125(31) <= '0';
    bitcast_ln354_reg_1125_pp0_iter59_reg(31) <= '0';
    bitcast_ln354_reg_1125_pp0_iter60_reg(31) <= '0';
    bitcast_ln354_reg_1125_pp0_iter61_reg(31) <= '0';
    bitcast_ln354_1_reg_1147(31) <= '0';
    bitcast_ln354_1_reg_1147_pp0_iter61_reg(31) <= '0';
    bitcast_ln354_1_reg_1147_pp0_iter62_reg(31) <= '0';
    bitcast_ln354_1_reg_1147_pp0_iter63_reg(31) <= '0';
    bitcast_ln354_2_reg_1176(31) <= '0';
    bitcast_ln354_2_reg_1176_pp0_iter63_reg(31) <= '0';
    bitcast_ln354_2_reg_1176_pp0_iter64_reg(31) <= '0';
    bitcast_ln354_2_reg_1176_pp0_iter65_reg(31) <= '0';
    bitcast_ln354_3_reg_1212(31) <= '0';
    bitcast_ln354_3_reg_1212_pp0_iter65_reg(31) <= '0';
    bitcast_ln354_3_reg_1212_pp0_iter66_reg(31) <= '0';
    bitcast_ln354_3_reg_1212_pp0_iter67_reg(31) <= '0';

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln193_fu_315_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_k_1) + unsigned(ap_const_lv10_1));
    and_ln199_1_fu_555_p2 <= (or_ln199_1_fu_551_p2 and grp_fu_269_p2);
    and_ln199_2_fu_706_p2 <= (or_ln199_2_fu_702_p2 and grp_fu_278_p2);
    and_ln199_3_fu_811_p2 <= (or_ln199_3_fu_807_p2 and grp_fu_287_p2);
    and_ln199_fu_444_p2 <= (or_ln199_fu_440_p2 and grp_fu_509_p_dout0);
    and_ln200_1_fu_684_p2 <= (or_ln200_3_fu_678_p2 and or_ln200_2_fu_660_p2);
    and_ln200_2_fu_690_p2 <= (grp_fu_274_p2 and and_ln200_1_fu_684_p2);
    and_ln200_3_fu_789_p2 <= (or_ln200_5_fu_783_p2 and or_ln200_4_fu_765_p2);
    and_ln200_4_fu_795_p2 <= (grp_fu_283_p2 and and_ln200_3_fu_789_p2);
    and_ln200_5_fu_893_p2 <= (or_ln200_7_fu_889_p2 and or_ln200_6_fu_885_p2);
    and_ln200_6_fu_899_p2 <= (grp_fu_292_p2 and and_ln200_5_fu_893_p2);
    and_ln200_fu_538_p2 <= (or_ln200_1_fu_532_p2 and grp_fu_264_p2);
    and_ln220_1_fu_1034_p2 <= (icmp_ln220_fu_1010_p2 and and_ln220_fu_1029_p2);
    and_ln220_fu_1029_p2 <= (icmp_ln219_fu_1004_p2 and icmp_ln211_reg_1096_pp0_iter71_reg);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter15 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter16 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage0_iter17 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage0_iter18 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp0_stage0_iter19 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage0_iter20 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage0_iter21 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp0_stage0_iter22 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state24_pp0_stage0_iter23 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state25_pp0_stage0_iter24 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state26_pp0_stage0_iter25 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state27_pp0_stage0_iter26 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state28_pp0_stage0_iter27 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state29_pp0_stage0_iter28 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state30_pp0_stage0_iter29 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state31_pp0_stage0_iter30 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state32_pp0_stage0_iter31 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state33_pp0_stage0_iter32 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state34_pp0_stage0_iter33 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state35_pp0_stage0_iter34 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state36_pp0_stage0_iter35 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state37_pp0_stage0_iter36 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state38_pp0_stage0_iter37 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state39_pp0_stage0_iter38 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state40_pp0_stage0_iter39 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state41_pp0_stage0_iter40 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state42_pp0_stage0_iter41 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state43_pp0_stage0_iter42 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state44_pp0_stage0_iter43 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state45_pp0_stage0_iter44 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state46_pp0_stage0_iter45 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state47_pp0_stage0_iter46 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state48_pp0_stage0_iter47 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state49_pp0_stage0_iter48 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state50_pp0_stage0_iter49 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state51_pp0_stage0_iter50 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state52_pp0_stage0_iter51 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state53_pp0_stage0_iter52 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state54_pp0_stage0_iter53 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state55_pp0_stage0_iter54 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state56_pp0_stage0_iter55 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state57_pp0_stage0_iter56 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state58_pp0_stage0_iter57 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state59_pp0_stage0_iter58 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state60_pp0_stage0_iter59 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state61_pp0_stage0_iter60 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state62_pp0_stage0_iter61 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state63_pp0_stage0_iter62 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state64_pp0_stage0_iter63 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state65_pp0_stage0_iter64 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state66_pp0_stage0_iter65 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state67_pp0_stage0_iter66 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state68_pp0_stage0_iter67 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state69_pp0_stage0_iter68 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state70_pp0_stage0_iter69 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state71_pp0_stage0_iter70 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state72_pp0_stage0_iter71 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state73_pp0_stage0_iter72 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln193_fu_309_p2)
    begin
        if (((icmp_ln193_fu_309_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter71_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter71_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start_int = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12, ap_enable_reg_pp0_iter13, ap_enable_reg_pp0_iter14, ap_enable_reg_pp0_iter15, ap_enable_reg_pp0_iter16, ap_enable_reg_pp0_iter17, ap_enable_reg_pp0_iter18, ap_enable_reg_pp0_iter19, ap_enable_reg_pp0_iter20, ap_enable_reg_pp0_iter21, ap_enable_reg_pp0_iter22, ap_enable_reg_pp0_iter23, ap_enable_reg_pp0_iter24, ap_enable_reg_pp0_iter25, ap_enable_reg_pp0_iter26, ap_enable_reg_pp0_iter27, ap_enable_reg_pp0_iter28, ap_enable_reg_pp0_iter29, ap_enable_reg_pp0_iter30, ap_enable_reg_pp0_iter31, ap_enable_reg_pp0_iter32, ap_enable_reg_pp0_iter33, ap_enable_reg_pp0_iter34, ap_enable_reg_pp0_iter35, ap_enable_reg_pp0_iter36, ap_enable_reg_pp0_iter37, ap_enable_reg_pp0_iter38, ap_enable_reg_pp0_iter39, ap_enable_reg_pp0_iter40, ap_enable_reg_pp0_iter41, ap_enable_reg_pp0_iter42, ap_enable_reg_pp0_iter43, ap_enable_reg_pp0_iter44, ap_enable_reg_pp0_iter45, ap_enable_reg_pp0_iter46, ap_enable_reg_pp0_iter47, ap_enable_reg_pp0_iter48, ap_enable_reg_pp0_iter49, ap_enable_reg_pp0_iter50, ap_enable_reg_pp0_iter51, ap_enable_reg_pp0_iter52, ap_enable_reg_pp0_iter53, ap_enable_reg_pp0_iter54, ap_enable_reg_pp0_iter55, ap_enable_reg_pp0_iter56, ap_enable_reg_pp0_iter57, ap_enable_reg_pp0_iter58, ap_enable_reg_pp0_iter59, ap_enable_reg_pp0_iter60, ap_enable_reg_pp0_iter61, ap_enable_reg_pp0_iter62, ap_enable_reg_pp0_iter63, ap_enable_reg_pp0_iter64, ap_enable_reg_pp0_iter65, ap_enable_reg_pp0_iter66, ap_enable_reg_pp0_iter67, ap_enable_reg_pp0_iter68, ap_enable_reg_pp0_iter69, ap_enable_reg_pp0_iter70, ap_enable_reg_pp0_iter71, ap_enable_reg_pp0_iter72)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_0) and (ap_enable_reg_pp0_iter25 = ap_const_logic_0) and (ap_enable_reg_pp0_iter24 = ap_const_logic_0) and (ap_enable_reg_pp0_iter23 = ap_const_logic_0) and (ap_enable_reg_pp0_iter22 = ap_const_logic_0) and (ap_enable_reg_pp0_iter21 = ap_const_logic_0) and (ap_enable_reg_pp0_iter20 = ap_const_logic_0) and (ap_enable_reg_pp0_iter19 = ap_const_logic_0) and (ap_enable_reg_pp0_iter18 = ap_const_logic_0) and (ap_enable_reg_pp0_iter17 = ap_const_logic_0) and (ap_enable_reg_pp0_iter16 = ap_const_logic_0) and (ap_enable_reg_pp0_iter15 = ap_const_logic_0) and (ap_enable_reg_pp0_iter14 = ap_const_logic_0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter72 = ap_const_logic_0) and (ap_enable_reg_pp0_iter71 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter70 = ap_const_logic_0) and (ap_enable_reg_pp0_iter69 = ap_const_logic_0) and (ap_enable_reg_pp0_iter68 = ap_const_logic_0) and (ap_enable_reg_pp0_iter67 = ap_const_logic_0) and (ap_enable_reg_pp0_iter66 = ap_const_logic_0) and (ap_enable_reg_pp0_iter65 = ap_const_logic_0) and (ap_enable_reg_pp0_iter64 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter63 = ap_const_logic_0) and (ap_enable_reg_pp0_iter62 = ap_const_logic_0) and (ap_enable_reg_pp0_iter61 = ap_const_logic_0) and (ap_enable_reg_pp0_iter60 = ap_const_logic_0) and (ap_enable_reg_pp0_iter59 = ap_const_logic_0) and (ap_enable_reg_pp0_iter58 = ap_const_logic_0) and (ap_enable_reg_pp0_iter57 = ap_const_logic_0) and (ap_enable_reg_pp0_iter56 = ap_const_logic_0) and (ap_enable_reg_pp0_iter55 = ap_const_logic_0) and (ap_enable_reg_pp0_iter54 = ap_const_logic_0) and (ap_enable_reg_pp0_iter53 = ap_const_logic_0) and (ap_enable_reg_pp0_iter52 = ap_const_logic_0) and (ap_enable_reg_pp0_iter51 = ap_const_logic_0) and (ap_enable_reg_pp0_iter50 = ap_const_logic_0) and (ap_enable_reg_pp0_iter49 = ap_const_logic_0) and (ap_enable_reg_pp0_iter48 = ap_const_logic_0) and (ap_enable_reg_pp0_iter47 = ap_const_logic_0) and (ap_enable_reg_pp0_iter46 = ap_const_logic_0) and (ap_enable_reg_pp0_iter45 = ap_const_logic_0) and (ap_enable_reg_pp0_iter44 = ap_const_logic_0) and (ap_enable_reg_pp0_iter43 = ap_const_logic_0) and (ap_enable_reg_pp0_iter42 = ap_const_logic_0) and (ap_enable_reg_pp0_iter41 = ap_const_logic_0) and (ap_enable_reg_pp0_iter40 = ap_const_logic_0) and (ap_enable_reg_pp0_iter39 = ap_const_logic_0) and (ap_enable_reg_pp0_iter38 = ap_const_logic_0) and (ap_enable_reg_pp0_iter37 = ap_const_logic_0) and (ap_enable_reg_pp0_iter36 = ap_const_logic_0) and (ap_enable_reg_pp0_iter35 = ap_const_logic_0) and (ap_enable_reg_pp0_iter34 = ap_const_logic_0) and (ap_enable_reg_pp0_iter33 = ap_const_logic_0) and (ap_enable_reg_pp0_iter32 = ap_const_logic_0) and (ap_enable_reg_pp0_iter31 = ap_const_logic_0) and (ap_enable_reg_pp0_iter30 = ap_const_logic_0) and (ap_enable_reg_pp0_iter29 = ap_const_logic_0) and (ap_enable_reg_pp0_iter28 = ap_const_logic_0) and (ap_enable_reg_pp0_iter27 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_k_1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, k_fu_96)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_k_1 <= ap_const_lv10_0;
        else 
            ap_sig_allocacmp_k_1 <= k_fu_96;
        end if; 
    end process;

    bitcast_ln200_1_fu_614_p1 <= select_ln199_1_reg_1205_pp0_iter65_reg;
    bitcast_ln200_2_fu_631_p1 <= select_ln200_reg_1198_pp0_iter65_reg;
    bitcast_ln200_3_fu_719_p1 <= select_ln199_2_reg_1241_pp0_iter67_reg;
    bitcast_ln200_4_fu_736_p1 <= select_ln200_1_reg_1234_pp0_iter67_reg;
    bitcast_ln200_5_fu_824_p1 <= select_ln199_3_reg_1259;
    bitcast_ln200_6_fu_841_p1 <= select_ln200_2_reg_1253;
    bitcast_ln200_fu_503_p1 <= select_ln199_reg_1169_pp0_iter63_reg;
    bitcast_ln315_1_fu_394_p1 <= x_assign_1_reg_1142;
    bitcast_ln315_2_fu_457_p1 <= x_assign_2_reg_1164;
    bitcast_ln315_3_fu_568_p1 <= x_assign_s_reg_1193;
    bitcast_ln315_fu_348_p1 <= x_assign9_reg_1120;
    bitcast_ln354_1_fu_413_p1 <= p_Result_9_1_fu_405_p3;
    bitcast_ln354_2_fu_476_p1 <= p_Result_9_2_fu_468_p3;
    bitcast_ln354_3_fu_587_p1 <= p_Result_9_3_fu_579_p3;
    bitcast_ln354_fu_367_p1 <= p_Result_9_fu_359_p3;
    decoded_bits_0_address0 <= k_cast16_reg_1076_pp0_iter71_reg(9 - 1 downto 0);

    decoded_bits_0_ce0_assign_proc : process(ap_enable_reg_pp0_iter72, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter72 = ap_const_logic_1))) then 
            decoded_bits_0_ce0 <= ap_const_logic_1;
        else 
            decoded_bits_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    decoded_bits_0_d0 <= g_bits_table_str_0_q1;

    decoded_bits_0_we0_assign_proc : process(ap_enable_reg_pp0_iter72, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter72 = ap_const_logic_1))) then 
            decoded_bits_0_we0 <= ap_const_logic_1;
        else 
            decoded_bits_0_we0 <= ap_const_logic_0;
        end if; 
    end process;

    decoded_bits_1_address0 <= k_cast16_reg_1076_pp0_iter71_reg(9 - 1 downto 0);

    decoded_bits_1_ce0_assign_proc : process(ap_enable_reg_pp0_iter72, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter72 = ap_const_logic_1))) then 
            decoded_bits_1_ce0 <= ap_const_logic_1;
        else 
            decoded_bits_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    decoded_bits_1_d0 <= g_bits_table_str_1_q1;

    decoded_bits_1_we0_assign_proc : process(ap_enable_reg_pp0_iter72, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter72 = ap_const_logic_1))) then 
            decoded_bits_1_we0 <= ap_const_logic_1;
        else 
            decoded_bits_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    g_bits_table_str_0_address0 <= zext_ln219_fu_995_p1(2 - 1 downto 0);
    g_bits_table_str_0_address1 <= zext_ln207_fu_926_p1(2 - 1 downto 0);

    g_bits_table_str_0_ce0_assign_proc : process(ap_enable_reg_pp0_iter71, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter71 = ap_const_logic_1))) then 
            g_bits_table_str_0_ce0 <= ap_const_logic_1;
        else 
            g_bits_table_str_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    g_bits_table_str_0_ce1_assign_proc : process(ap_enable_reg_pp0_iter71, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter71 = ap_const_logic_1))) then 
            g_bits_table_str_0_ce1 <= ap_const_logic_1;
        else 
            g_bits_table_str_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    g_bits_table_str_1_address0 <= zext_ln219_fu_995_p1(2 - 1 downto 0);
    g_bits_table_str_1_address1 <= zext_ln207_fu_926_p1(2 - 1 downto 0);

    g_bits_table_str_1_ce0_assign_proc : process(ap_enable_reg_pp0_iter71, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter71 = ap_const_logic_1))) then 
            g_bits_table_str_1_ce0 <= ap_const_logic_1;
        else 
            g_bits_table_str_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    g_bits_table_str_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter71, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter71 = ap_const_logic_1))) then 
            g_bits_table_str_1_ce1 <= ap_const_logic_1;
        else 
            g_bits_table_str_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    grp_atan2_cordic_float_s_fu_422_p_din1 <= rx_syms_q_q0;
    grp_atan2_cordic_float_s_fu_422_p_din2 <= rx_syms_i_q0;
    grp_fu_234_p1 <= p_Result_9_fu_359_p3;
    grp_fu_244_p1 <= p_Result_9_1_fu_405_p3;
    grp_fu_249_p1 <= p_Result_9_2_fu_468_p3;
    grp_fu_254_p1 <= p_Result_9_3_fu_579_p3;
    grp_fu_509_p_ce <= ap_const_logic_1;
    grp_fu_509_p_din0 <= bitcast_ln354_reg_1125_pp0_iter60_reg;
    grp_fu_509_p_din1 <= ap_const_lv32_40490FDB;
    grp_fu_509_p_opcode <= ap_const_lv5_2;
    grp_fu_814_p_ce <= ap_const_logic_1;
    grp_fu_814_p_din0 <= rx_phase_rad_reg_1112;
    grp_fu_814_p_din1 <= ap_const_lv32_BF490FDB;
    grp_fu_814_p_opcode <= ap_const_lv2_0(1 - 1 downto 0);
    grp_fu_818_p_ce <= ap_const_logic_1;
    grp_fu_818_p_din0 <= rx_phase_rad_reg_1112_pp0_iter54_reg;
    grp_fu_818_p_din1 <= ap_const_lv32_C016CBE4;
    grp_fu_818_p_opcode <= ap_const_lv2_0(1 - 1 downto 0);
    grp_fu_822_p_ce <= ap_const_logic_1;
    grp_fu_822_p_din0 <= rx_phase_rad_reg_1112_pp0_iter56_reg;
    grp_fu_822_p_din1 <= ap_const_lv32_C07B53D1;
    grp_fu_822_p_opcode <= ap_const_lv2_0;
    icmp_ln193_fu_309_p2 <= "1" when (ap_sig_allocacmp_k_1 = ap_const_lv10_200) else "0";
    icmp_ln199_1_fu_388_p2 <= "1" when (trunc_ln199_fu_355_p1 = ap_const_lv23_0) else "0";
    icmp_ln199_2_fu_428_p2 <= "0" when (tmp_4_fu_418_p4 = ap_const_lv8_FF) else "1";
    icmp_ln199_3_fu_434_p2 <= "1" when (trunc_ln199_1_fu_401_p1 = ap_const_lv23_0) else "0";
    icmp_ln199_4_fu_491_p2 <= "0" when (tmp_9_fu_481_p4 = ap_const_lv8_FF) else "1";
    icmp_ln199_5_fu_497_p2 <= "1" when (trunc_ln199_2_fu_464_p1 = ap_const_lv23_0) else "0";
    icmp_ln199_6_fu_602_p2 <= "0" when (tmp_14_fu_592_p4 = ap_const_lv8_FF) else "1";
    icmp_ln199_7_fu_608_p2 <= "1" when (trunc_ln199_3_fu_575_p1 = ap_const_lv23_0) else "0";
    icmp_ln199_fu_382_p2 <= "0" when (tmp_s_fu_372_p4 = ap_const_lv8_FF) else "1";
    icmp_ln200_10_fu_858_p2 <= "0" when (tmp_16_fu_827_p4 = ap_const_lv8_FF) else "1";
    icmp_ln200_11_fu_864_p2 <= "1" when (trunc_ln200_5_fu_837_p1 = ap_const_lv23_0) else "0";
    icmp_ln200_12_fu_870_p2 <= "0" when (tmp_17_fu_844_p4 = ap_const_lv8_FF) else "1";
    icmp_ln200_13_fu_876_p2 <= "1" when (trunc_ln200_6_fu_854_p1 = ap_const_lv23_0) else "0";
    icmp_ln200_1_fu_526_p2 <= "1" when (trunc_ln200_fu_516_p1 = ap_const_lv23_0) else "0";
    icmp_ln200_2_fu_648_p2 <= "0" when (tmp_6_fu_617_p4 = ap_const_lv8_FF) else "1";
    icmp_ln200_3_fu_654_p2 <= "1" when (trunc_ln200_1_fu_627_p1 = ap_const_lv23_0) else "0";
    icmp_ln200_4_fu_666_p2 <= "0" when (tmp_7_fu_634_p4 = ap_const_lv8_FF) else "1";
    icmp_ln200_5_fu_672_p2 <= "1" when (trunc_ln200_2_fu_644_p1 = ap_const_lv23_0) else "0";
    icmp_ln200_6_fu_753_p2 <= "0" when (tmp_11_fu_722_p4 = ap_const_lv8_FF) else "1";
    icmp_ln200_7_fu_759_p2 <= "1" when (trunc_ln200_3_fu_732_p1 = ap_const_lv23_0) else "0";
    icmp_ln200_8_fu_771_p2 <= "0" when (tmp_12_fu_739_p4 = ap_const_lv8_FF) else "1";
    icmp_ln200_9_fu_777_p2 <= "1" when (trunc_ln200_4_fu_749_p1 = ap_const_lv23_0) else "0";
    icmp_ln200_fu_520_p2 <= "0" when (tmp_2_fu_506_p4 = ap_const_lv8_FF) else "1";
    icmp_ln211_fu_337_p2 <= "1" when (tmp_fu_327_p4 = ap_const_lv4_0) else "0";
    icmp_ln219_fu_1004_p2 <= "1" when (g_bits_table_str_0_q1 = g_bits_table_str_0_q0) else "0";
    icmp_ln220_fu_1010_p2 <= "1" when (g_bits_table_str_1_q1 = g_bits_table_str_1_q0) else "0";
    ideal_idx_1_fu_987_p3 <= 
        select_ln217_fu_970_p3 when (trunc_ln217_1_fu_983_p1(0) = '1') else 
        ideal_idx_fu_953_p3;
    ideal_idx_fu_953_p3 <= 
        zext_ln215_fu_940_p1 when (trunc_ln215_1_fu_949_p1(0) = '1') else 
        ap_const_lv2_3;
    k_cast16_fu_321_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_k_1),64));
    lshr_ln215_1_fu_944_p2 <= std_logic_vector(shift_right(unsigned(ap_const_lv64_E0CD7974D1614CF9),to_integer(unsigned('0' & k_cast16_reg_1076_pp0_iter70_reg(31-1 downto 0)))));
    lshr_ln215_fu_931_p2 <= std_logic_vector(shift_right(unsigned(ap_const_lv64_80041924C06140D8),to_integer(unsigned('0' & k_cast16_reg_1076_pp0_iter70_reg(31-1 downto 0)))));
    lshr_ln217_1_fu_978_p2 <= std_logic_vector(shift_right(unsigned(ap_const_lv64_1F32868B2E9EB306),to_integer(unsigned('0' & k_cast16_reg_1076_pp0_iter70_reg(31-1 downto 0)))));
    lshr_ln217_fu_961_p2 <= std_logic_vector(shift_right(unsigned(ap_const_lv64_1B02860224982000),to_integer(unsigned('0' & k_cast16_reg_1076_pp0_iter70_reg(31-1 downto 0)))));
    or_ln199_1_fu_551_p2 <= (icmp_ln199_3_reg_1159_pp0_iter63_reg or icmp_ln199_2_reg_1154_pp0_iter63_reg);
    or_ln199_2_fu_702_p2 <= (icmp_ln199_5_reg_1188_pp0_iter65_reg or icmp_ln199_4_reg_1183_pp0_iter65_reg);
    or_ln199_3_fu_807_p2 <= (icmp_ln199_7_reg_1224_pp0_iter67_reg or icmp_ln199_6_reg_1219_pp0_iter67_reg);
    or_ln199_fu_440_p2 <= (icmp_ln199_reg_1132_pp0_iter61_reg or icmp_ln199_1_reg_1137_pp0_iter61_reg);
    or_ln200_1_fu_532_p2 <= (icmp_ln200_fu_520_p2 or icmp_ln200_1_fu_526_p2);
    or_ln200_2_fu_660_p2 <= (icmp_ln200_3_fu_654_p2 or icmp_ln200_2_fu_648_p2);
    or_ln200_3_fu_678_p2 <= (icmp_ln200_5_fu_672_p2 or icmp_ln200_4_fu_666_p2);
    or_ln200_4_fu_765_p2 <= (icmp_ln200_7_fu_759_p2 or icmp_ln200_6_fu_753_p2);
    or_ln200_5_fu_783_p2 <= (icmp_ln200_9_fu_777_p2 or icmp_ln200_8_fu_771_p2);
    or_ln200_6_fu_885_p2 <= (icmp_ln200_11_reg_1270 or icmp_ln200_10_reg_1265);
    or_ln200_7_fu_889_p2 <= (icmp_ln200_13_reg_1280 or icmp_ln200_12_reg_1275);
    or_ln200_fu_913_p2 <= (and_ln200_6_fu_899_p2 or and_ln200_4_reg_1248_pp0_iter69_reg);
    p_Result_9_1_fu_405_p3 <= (ap_const_lv1_0 & trunc_ln368_1_fu_397_p1);
    p_Result_9_2_fu_468_p3 <= (ap_const_lv1_0 & trunc_ln368_2_fu_460_p1);
    p_Result_9_3_fu_579_p3 <= (ap_const_lv1_0 & trunc_ln368_3_fu_571_p1);
    p_Result_9_fu_359_p3 <= (ap_const_lv1_0 & trunc_ln368_fu_351_p1);
    preamble_errors_1_fu_1016_p2 <= std_logic_vector(unsigned(preamble_errors_fu_92) + unsigned(ap_const_lv32_1));
    preamble_errors_2_fu_1022_p3 <= 
        preamble_errors_1_fu_1016_p2 when (icmp_ln211_reg_1096_pp0_iter71_reg(0) = '1') else 
        preamble_errors_fu_92;
    preamble_errors_3_fu_1040_p3 <= 
        preamble_errors_fu_92 when (and_ln220_1_fu_1034_p2(0) = '1') else 
        preamble_errors_2_fu_1022_p3;
    preamble_errors_out <= preamble_errors_fu_92;

    preamble_errors_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln193_reg_1072_pp0_iter70_reg)
    begin
        if (((icmp_ln193_reg_1072_pp0_iter70_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            preamble_errors_out_ap_vld <= ap_const_logic_1;
        else 
            preamble_errors_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    rx_syms_i_address0 <= k_cast16_fu_321_p1(9 - 1 downto 0);

    rx_syms_i_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            rx_syms_i_ce0 <= ap_const_logic_1;
        else 
            rx_syms_i_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    rx_syms_q_address0 <= k_cast16_fu_321_p1(9 - 1 downto 0);

    rx_syms_q_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            rx_syms_q_ce0 <= ap_const_logic_1;
        else 
            rx_syms_q_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    select_ln199_1_fu_561_p3 <= 
        grp_fu_244_p2 when (and_ln199_1_fu_555_p2(0) = '1') else 
        bitcast_ln354_1_reg_1147_pp0_iter63_reg;
    select_ln199_2_fu_712_p3 <= 
        grp_fu_249_p2 when (and_ln199_2_fu_706_p2(0) = '1') else 
        bitcast_ln354_2_reg_1176_pp0_iter65_reg;
    select_ln199_3_fu_817_p3 <= 
        grp_fu_254_p2 when (and_ln199_3_fu_811_p2(0) = '1') else 
        bitcast_ln354_3_reg_1212_pp0_iter67_reg;
    select_ln199_fu_450_p3 <= 
        grp_fu_234_p2 when (and_ln199_fu_444_p2(0) = '1') else 
        bitcast_ln354_reg_1125_pp0_iter61_reg;
    select_ln200_1_fu_696_p3 <= 
        select_ln199_1_reg_1205_pp0_iter65_reg when (and_ln200_2_fu_690_p2(0) = '1') else 
        select_ln200_reg_1198_pp0_iter65_reg;
    select_ln200_2_fu_801_p3 <= 
        select_ln199_2_reg_1241_pp0_iter67_reg when (and_ln200_4_fu_795_p2(0) = '1') else 
        select_ln200_1_reg_1234_pp0_iter67_reg;
    select_ln200_3_fu_905_p3 <= 
        ap_const_lv2_3 when (and_ln200_6_fu_899_p2(0) = '1') else 
        ap_const_lv2_2;
    select_ln200_4_fu_918_p3 <= 
        select_ln200_3_fu_905_p3 when (or_ln200_fu_913_p2(0) = '1') else 
        zext_ln198_fu_882_p1;
    select_ln200_fu_544_p3 <= 
        select_ln199_reg_1169_pp0_iter63_reg when (and_ln200_fu_538_p2(0) = '1') else 
        ap_const_lv32_447A0000;
    select_ln217_fu_970_p3 <= 
        ap_const_lv2_3 when (trunc_ln217_fu_966_p1(0) = '1') else 
        ap_const_lv2_2;
    tmp_11_fu_722_p4 <= bitcast_ln200_3_fu_719_p1(30 downto 23);
    tmp_12_fu_739_p4 <= bitcast_ln200_4_fu_736_p1(30 downto 23);
    tmp_14_fu_592_p4 <= bitcast_ln315_3_fu_568_p1(30 downto 23);
    tmp_16_fu_827_p4 <= bitcast_ln200_5_fu_824_p1(30 downto 23);
    tmp_17_fu_844_p4 <= bitcast_ln200_6_fu_841_p1(30 downto 23);
    tmp_2_fu_506_p4 <= bitcast_ln200_fu_503_p1(30 downto 23);
    tmp_4_fu_418_p4 <= bitcast_ln315_1_fu_394_p1(30 downto 23);
    tmp_6_fu_617_p4 <= bitcast_ln200_1_fu_614_p1(30 downto 23);
    tmp_7_fu_634_p4 <= bitcast_ln200_2_fu_631_p1(30 downto 23);
    tmp_9_fu_481_p4 <= bitcast_ln315_2_fu_457_p1(30 downto 23);
    tmp_fu_327_p4 <= ap_sig_allocacmp_k_1(9 downto 6);
    tmp_s_fu_372_p4 <= bitcast_ln315_fu_348_p1(30 downto 23);
    trunc_ln199_1_fu_401_p1 <= bitcast_ln315_1_fu_394_p1(23 - 1 downto 0);
    trunc_ln199_2_fu_464_p1 <= bitcast_ln315_2_fu_457_p1(23 - 1 downto 0);
    trunc_ln199_3_fu_575_p1 <= bitcast_ln315_3_fu_568_p1(23 - 1 downto 0);
    trunc_ln199_fu_355_p1 <= bitcast_ln315_fu_348_p1(23 - 1 downto 0);
    trunc_ln200_1_fu_627_p1 <= bitcast_ln200_1_fu_614_p1(23 - 1 downto 0);
    trunc_ln200_2_fu_644_p1 <= bitcast_ln200_2_fu_631_p1(23 - 1 downto 0);
    trunc_ln200_3_fu_732_p1 <= bitcast_ln200_3_fu_719_p1(23 - 1 downto 0);
    trunc_ln200_4_fu_749_p1 <= bitcast_ln200_4_fu_736_p1(23 - 1 downto 0);
    trunc_ln200_5_fu_837_p1 <= bitcast_ln200_5_fu_824_p1(23 - 1 downto 0);
    trunc_ln200_6_fu_854_p1 <= bitcast_ln200_6_fu_841_p1(23 - 1 downto 0);
    trunc_ln200_fu_516_p1 <= bitcast_ln200_fu_503_p1(23 - 1 downto 0);
    trunc_ln215_1_fu_949_p1 <= lshr_ln215_1_fu_944_p2(1 - 1 downto 0);
    trunc_ln215_fu_936_p1 <= lshr_ln215_fu_931_p2(1 - 1 downto 0);
    trunc_ln217_1_fu_983_p1 <= lshr_ln217_1_fu_978_p2(1 - 1 downto 0);
    trunc_ln217_fu_966_p1 <= lshr_ln217_fu_961_p2(1 - 1 downto 0);
    trunc_ln368_1_fu_397_p1 <= bitcast_ln315_1_fu_394_p1(31 - 1 downto 0);
    trunc_ln368_2_fu_460_p1 <= bitcast_ln315_2_fu_457_p1(31 - 1 downto 0);
    trunc_ln368_3_fu_571_p1 <= bitcast_ln315_3_fu_568_p1(31 - 1 downto 0);
    trunc_ln368_fu_351_p1 <= bitcast_ln315_fu_348_p1(31 - 1 downto 0);
    zext_ln198_fu_882_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln200_2_reg_1229_pp0_iter69_reg),2));
    zext_ln207_fu_926_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln200_4_reg_1285),64));
    zext_ln215_fu_940_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln215_fu_936_p1),2));
    zext_ln219_fu_995_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ideal_idx_1_fu_987_p3),64));
end behav;
