AuthorID,Author,Date,Content,Attachments,Reactions
"803213471402688522","_luke_w_","2025-11-21T19:46:46.3760000+00:00","ah, somewhat answered my own questions:

1. the buffers are added in the `repairdesignpostgpl` step
2. my issue with insane violations was actually because removing the clock variables from your `.yaml` and just defining clocks in your `.sdc` completely skips CTS, so I had like a 450 ns clock rise/fall, and all the flop timings are derated according to slew","",""
"169786952432746498","mithro_","2025-11-21T20:30:36.6370000+00:00","Does anyone have a design which currently fails precheck quickly?","",""
"169786952432746498","mithro_","2025-11-21T20:31:22.5930000+00:00","I need some test cases for the manufacturability checking testing","",""
"220639106915368960","tholin","2025-11-21T20:31:50.7340000+00:00","What if you just run precheck against a corrupted GDSII file so it fails just loading?","",""
"169786952432746498","mithro_","2025-11-21T20:38:14.8640000+00:00","Yeah, I can do those ones pretty easy, I'm other an otherwise compliant design that just has DRC violations.","",""
