<?xml version="1.0" encoding="UTF-8" standalone="no"?> 
<part_info part_name="xcvu9p-flgb2104-2-e">
<pins>
<pin index="0" name="CLK_DP_N" iostandard="LVDS" loc ="U37"/>
<pin index="1" name="CLK_DP_P" iostandard="LVDS" loc ="U36"/>
<pin index="2" name="CLK_GT2_N" loc ="AG37"/>
<pin index="3" name="CLK_GT2_P" loc ="AG36"/>
<pin index="4" name="CLK_GT3_N" loc ="M10"/>
<pin index="5" name="CLK_GT3_P" loc ="M11"/>
<pin index="6" name="CLK_GT4_N" loc ="T10"/>
<pin index="7" name="CLK_GT4_P" loc ="T11"/>
<pin index="8" name="CLK_GT6_N" loc ="D10"/>
<pin index="9" name="CLK_GT6_P" loc ="D11"/>
<pin index="10" name="CLK_GT8_N" loc ="K39"/>
<pin index="11" name="CLK_GT8_P" loc ="K38"/>
<pin index="12" name="CLK_OSC2_100MHz_N" iostandard="LVDS" loc ="F15"/>
<pin index="13" name="CLK_OSC2_100MHz_P" iostandard="LVDS" loc ="G15"/>
<pin index="14" name="CLK0_200M_N" iostandard="DIFF_SSTL12_DCI" loc ="K32"/>
<pin index="15" name="CLK0_200M_P" iostandard="DIFF_SSTL12_DCI" loc ="L32"/>
<pin index="16" name="CLK1_200M_N" iostandard="DIFF_SSTL12_DCI" loc ="AY36"/>
<pin index="17" name="CLK1_200M_P" iostandard="DIFF_SSTL12_DCI" loc ="AY35"/>
<pin index="18" name="CLK2_FPGA1_N" iostandard="LVDS" loc ="BC9"/>
<pin index="19" name="CLK2_FPGA1_P" iostandard="LVDS" loc ="BB9"/>
<pin index="20" name="CLK3_200M_N" iostandard="DIFF_SSTL12_DCI" loc ="BA23"/>
<pin index="21" name="CLK3_200M_P" iostandard="DIFF_SSTL12_DCI" loc ="AY23"/>
<pin index="22" name="CLK3_FPGA1_N" iostandard="LVDS" loc ="BA8"/>
<pin index="23" name="CLK3_FPGA1_P" iostandard="LVDS" loc ="BA9"/>
<pin index="24" name="CLK4_200M_N" iostandard="DIFF_SSTL12_DCI" loc ="BA13"/>
<pin index="25" name="CLK4_200M_P" iostandard="DIFF_SSTL12_DCI" loc ="AY13"/>
<pin index="26" name="PCIEX1_CREFCLK1_N" loc ="AC37"/>
<pin index="27" name="PCIEX1_CREFCLK1_P" loc ="AC36"/>
<pin index="28" name="PCIE_CREFCLK0_N" loc ="AM10"/>
<pin index="29" name="PCIE_CREFCLK0_P" loc ="AM11"/>
<pin index="30" name="PCIE_CREFCLK1_N" loc ="AT10"/>
<pin index="31" name="PCIE_CREFCLK1_P" loc ="AT11"/>
<pin index="32" name="CLK0_FPGA1_N" iostandard="LVDS" loc ="AW26"/>
<pin index="33" name="CLK0_FPGA1_P" iostandard="LVDS" loc ="AV26"/>
<pin index="34" name="CLK1_FPGA1_N" iostandard="LVDS" loc ="AU19"/>
<pin index="35" name="CLK1_FPGA1_P" iostandard="LVDS" loc ="AT19"/>


<pin index="36" name="c1_ddr4_adr0" iostandard="SSTL12_DCI" loc ="AL34"/>
<pin index="37" name="c1_ddr4_adr1" iostandard="SSTL12_DCI" loc ="AY33"/>
<pin index="38" name="c1_ddr4_adr2" iostandard="SSTL12_DCI" loc ="AL33"/>
<pin index="39" name="c1_ddr4_adr3" iostandard="SSTL12_DCI" loc ="BA33"/>
<pin index="40" name="c1_ddr4_adr4" iostandard="SSTL12_DCI" loc ="AL32"/>
<pin index="41" name="c1_ddr4_adr5" iostandard="SSTL12_DCI" loc ="AM32"/>
<pin index="42" name="c1_ddr4_adr6" iostandard="SSTL12_DCI" loc ="AW33"/>
<pin index="43" name="c1_ddr4_adr7" iostandard="SSTL12_DCI" loc ="AN32"/>
<pin index="44" name="c1_ddr4_adr8" iostandard="SSTL12_DCI" loc ="AV34"/>
<pin index="45" name="c1_ddr4_adr9" iostandard="SSTL12_DCI" loc ="AW34"/>
<pin index="46" name="c1_ddr4_adr10" iostandard="SSTL12_DCI" loc ="AN33"/>
<pin index="47" name="c1_ddr4_adr11" iostandard="SSTL12_DCI" loc ="AP33"/>
<pin index="48" name="c1_ddr4_adr12" iostandard="SSTL12_DCI" loc ="AV33"/>
<pin index="49" name="c1_ddr4_adr13" iostandard="SSTL12_DCI" loc ="AT33"/>
<pin index="50" name="c1_ddr4_adr14" iostandard="SSTL12_DCI" loc ="AM34"/>
<pin index="51" name="c1_ddr4_adr15" iostandard="SSTL12_DCI" loc ="AU34"/>
<pin index="52" name="c1_ddr4_adr16" iostandard="SSTL12_DCI" loc ="AR33"/>
<pin index="53" name="c1_ddr4_act_n" iostandard="SSTL12_DCI" loc ="BE37"/>
<pin index="54" name="c1_ddr4_ba0" iostandard="SSTL12_DCI" loc ="AP34"/>
<pin index="55" name="c1_ddr4_ba1" iostandard="SSTL12_DCI" loc ="AN34"/>
<pin index="56" name="c1_ddr4_bg0" iostandard="SSTL12_DCI" loc ="AT34"/>
<pin index="57" name="c1_ddr4_bg1" iostandard="SSTL12_DCI" loc ="BF35"/>
<pin index="58" name="c1_ddr4_ck_c0" iostandard="DIFF_SSTL12_DCI" loc ="BB34"/>
<pin index="59" name="c1_ddr4_ck_t0" iostandard="DIFF_SSTL12_DCI" loc ="BA34"/>
<pin index="60" name="c1_ddr4_cke0" iostandard="SSTL12_DCI" loc ="BF37"/>
<pin index="61" name="c1_ddr4_cs0_n" iostandard="SSTL12_DCI" loc ="BD40"/>
<pin index="62" name="c1_ddr4_dm_dbi_n0" iostandard="POD12_DCI" loc ="AA32"/>
<pin index="63" name="c1_ddr4_dm_dbi_n1" iostandard="POD12_DCI" loc ="AE31"/>
<pin index="64" name="c1_ddr4_dm_dbi_n2" iostandard="POD12_DCI" loc ="AH34"/>
<pin index="65" name="c1_ddr4_dm_dbi_n3" iostandard="POD12_DCI" loc ="AJ27"/>
<pin index="66" name="c1_ddr4_dm_dbi_n4" iostandard="POD12_DCI" loc ="AP31"/>
<pin index="67" name="c1_ddr4_dm_dbi_n5" iostandard="POD12_DCI" loc ="AW29"/>
<pin index="68" name="c1_ddr4_dm_dbi_n6" iostandard="POD12_DCI" loc ="BC31"/>
<pin index="69" name="c1_ddr4_dm_dbi_n7" iostandard="POD12_DCI" loc ="BF32"/>
<pin index="70" name="c1_ddr4_dq0" iostandard="POD12_DCI" loc ="Y30"/>
<pin index="71" name="c1_ddr4_dq1" iostandard="POD12_DCI" loc ="Y33"/>
<pin index="72" name="c1_ddr4_dq2" iostandard="POD12_DCI" loc ="W33"/>
<pin index="73" name="c1_ddr4_dq3" iostandard="POD12_DCI" loc ="AB34"/>
<pin index="74" name="c1_ddr4_dq4" iostandard="POD12_DCI" loc ="W30"/>
<pin index="75" name="c1_ddr4_dq5" iostandard="POD12_DCI" loc ="W34"/>
<pin index="76" name="c1_ddr4_dq6" iostandard="POD12_DCI" loc ="Y32"/>
<pin index="77" name="c1_ddr4_dq7" iostandard="POD12_DCI" loc ="AA34"/>
<pin index="78" name="c1_ddr4_dq8" iostandard="POD12_DCI" loc ="AC34"/>
<pin index="79" name="c1_ddr4_dq9" iostandard="POD12_DCI" loc ="AE33"/>
<pin index="80" name="c1_ddr4_dq10" iostandard="POD12_DCI" loc ="AF30"/>
<pin index="81" name="c1_ddr4_dq11" iostandard="POD12_DCI" loc ="AD34"/>
<pin index="82" name="c1_ddr4_dq12" iostandard="POD12_DCI" loc ="AC32"/>
<pin index="83" name="c1_ddr4_dq13" iostandard="POD12_DCI" loc ="AD33"/>
<pin index="84" name="c1_ddr4_dq14" iostandard="POD12_DCI" loc ="AC33"/>
<pin index="85" name="c1_ddr4_dq15" iostandard="POD12_DCI" loc ="AE30"/>
<pin index="86" name="c1_ddr4_dq16" iostandard="POD12_DCI" loc ="AF33"/>
<pin index="87" name="c1_ddr4_dq17" iostandard="POD12_DCI" loc ="AG32"/>
<pin index="88" name="c1_ddr4_dq18" iostandard="POD12_DCI" loc ="AH33"/>
<pin index="89" name="c1_ddr4_dq19" iostandard="POD12_DCI" loc ="AJ33"/>
<pin index="90" name="c1_ddr4_dq20" iostandard="POD12_DCI" loc ="AF32"/>
<pin index="91" name="c1_ddr4_dq21" iostandard="POD12_DCI" loc ="AG31"/>
<pin index="92" name="c1_ddr4_dq22" iostandard="POD12_DCI" loc ="AF34"/>
<pin index="93" name="c1_ddr4_dq23" iostandard="POD12_DCI" loc ="AG34"/>
<pin index="94" name="c1_ddr4_dq24" iostandard="POD12_DCI" loc ="AG29"/>
<pin index="95" name="c1_ddr4_dq25" iostandard="POD12_DCI" loc ="AJ28"/>
<pin index="96" name="c1_ddr4_dq26" iostandard="POD12_DCI" loc ="AJ29"/>
<pin index="97" name="c1_ddr4_dq27" iostandard="POD12_DCI" loc ="AK31"/>
<pin index="98" name="c1_ddr4_dq28" iostandard="POD12_DCI" loc ="AG30"/>
<pin index="99" name="c1_ddr4_dq29" iostandard="POD12_DCI" loc ="AK28"/>
<pin index="100" name="c1_ddr4_dq30" iostandard="POD12_DCI" loc ="AJ30"/>
<pin index="101" name="c1_ddr4_dq31" iostandard="POD12_DCI" loc ="AJ31"/>
<pin index="102" name="c1_ddr4_dq32" iostandard="POD12_DCI" loc ="AN31"/>
<pin index="103" name="c1_ddr4_dq33" iostandard="POD12_DCI" loc ="AL30"/>
<pin index="104" name="c1_ddr4_dq34" iostandard="POD12_DCI" loc ="AP29"/>
<pin index="105" name="c1_ddr4_dq35" iostandard="POD12_DCI" loc ="AP30"/>
<pin index="106" name="c1_ddr4_dq36" iostandard="POD12_DCI" loc ="AM31"/>
<pin index="107" name="c1_ddr4_dq37" iostandard="POD12_DCI" loc ="AL29"/>
<pin index="108" name="c1_ddr4_dq38" iostandard="POD12_DCI" loc ="AN29"/>
<pin index="109" name="c1_ddr4_dq39" iostandard="POD12_DCI" loc ="AR30"/>
<pin index="110" name="c1_ddr4_dq40" iostandard="POD12_DCI" loc ="AU31"/>
<pin index="111" name="c1_ddr4_dq41" iostandard="POD12_DCI" loc ="AW31"/>
<pin index="112" name="c1_ddr4_dq42" iostandard="POD12_DCI" loc ="AT29"/>
<pin index="113" name="c1_ddr4_dq43" iostandard="POD12_DCI" loc ="AV31"/>
<pin index="114" name="c1_ddr4_dq44" iostandard="POD12_DCI" loc ="AU32"/>
<pin index="115" name="c1_ddr4_dq45" iostandard="POD12_DCI" loc ="AV32"/>
<pin index="116" name="c1_ddr4_dq46" iostandard="POD12_DCI" loc ="AT30"/>
<pin index="117" name="c1_ddr4_dq47" iostandard="POD12_DCI" loc ="AU30"/>
<pin index="118" name="c1_ddr4_dq48" iostandard="POD12_DCI" loc ="AY32"/>
<pin index="119" name="c1_ddr4_dq49" iostandard="POD12_DCI" loc ="AY31"/>
<pin index="120" name="c1_ddr4_dq50" iostandard="POD12_DCI" loc ="BB30"/>
<pin index="121" name="c1_ddr4_dq51" iostandard="POD12_DCI" loc ="BA29"/>
<pin index="122" name="c1_ddr4_dq52" iostandard="POD12_DCI" loc ="AY30"/>
<pin index="123" name="c1_ddr4_dq53" iostandard="POD12_DCI" loc ="BA30"/>
<pin index="124" name="c1_ddr4_dq54" iostandard="POD12_DCI" loc ="BB31"/>
<pin index="125" name="c1_ddr4_dq55" iostandard="POD12_DCI" loc ="BB29"/>
<pin index="126" name="c1_ddr4_dq56" iostandard="POD12_DCI" loc ="BD29"/>
<pin index="127" name="c1_ddr4_dq57" iostandard="POD12_DCI" loc ="BE32"/>
<pin index="128" name="c1_ddr4_dq58" iostandard="POD12_DCI" loc ="BE31"/>
<pin index="129" name="c1_ddr4_dq59" iostandard="POD12_DCI" loc ="BE30"/>
<pin index="130" name="c1_ddr4_dq60" iostandard="POD12_DCI" loc ="BE33"/>
<pin index="131" name="c1_ddr4_dq61" iostandard="POD12_DCI" loc ="BC29"/>
<pin index="132" name="c1_ddr4_dq62" iostandard="POD12_DCI" loc ="BD33"/>
<pin index="133" name="c1_ddr4_dq63" iostandard="POD12_DCI" loc ="BF30"/>
<pin index="134" name="c1_ddr4_dqs_c0" iostandard="DIFF_POD12_DCI" loc ="Y31"/>
<pin index="135" name="c1_ddr4_dqs_c1" iostandard="DIFF_POD12_DCI" loc ="AD31"/>
<pin index="136" name="c1_ddr4_dqs_c2" iostandard="DIFF_POD12_DCI" loc ="AH32"/>
<pin index="137" name="c1_ddr4_dqs_c3" iostandard="DIFF_POD12_DCI" loc ="AH29"/>
<pin index="138" name="c1_ddr4_dqs_c4" iostandard="DIFF_POD12_DCI" loc ="AM30"/>
<pin index="139" name="c1_ddr4_dqs_c5" iostandard="DIFF_POD12_DCI" loc ="AV29"/>
<pin index="140" name="c1_ddr4_dqs_c6" iostandard="DIFF_POD12_DCI" loc ="BB32"/>
<pin index="141" name="c1_ddr4_dqs_c7" iostandard="DIFF_POD12_DCI" loc ="BD31"/>
<pin index="142" name="c1_ddr4_dqs_t0" iostandard="DIFF_POD12_DCI" loc ="W31"/>
<pin index="143" name="c1_ddr4_dqs_t1" iostandard="DIFF_POD12_DCI" loc ="AC31"/>
<pin index="144" name="c1_ddr4_dqs_t2" iostandard="DIFF_POD12_DCI" loc ="AH31"/>
<pin index="145" name="c1_ddr4_dqs_t3" iostandard="DIFF_POD12_DCI" loc ="AH28"/>
<pin index="146" name="c1_ddr4_dqs_t4" iostandard="DIFF_POD12_DCI" loc ="AM29"/>
<pin index="147" name="c1_ddr4_dqs_t5" iostandard="DIFF_POD12_DCI" loc ="AU29"/>
<pin index="148" name="c1_ddr4_dqs_t6" iostandard="DIFF_POD12_DCI" loc ="BA32"/>
<pin index="149" name="c1_ddr4_dqs_t7" iostandard="DIFF_POD12_DCI" loc ="BD30"/>
<pin index="150" name="c1_ddr4_odt0" iostandard="SSTL12_DCI" loc ="BE40"/>
<pin index="151" name="c1_ddr4_reset_n" iostandard="LVCMOS12" loc ="AA33"/>


<pin index="152" name="c2_ddr4_adr0" iostandard="SSTL12_DCI" loc ="H33"/>
<pin index="153" name="c2_ddr4_adr1" iostandard="SSTL12_DCI" loc ="M30"/>
<pin index="154" name="c2_ddr4_adr2" iostandard="SSTL12_DCI" loc ="E33"/>
<pin index="155" name="c2_ddr4_adr3" iostandard="SSTL12_DCI" loc ="L30"/>
<pin index="156" name="c2_ddr4_adr4" iostandard="SSTL12_DCI" loc ="E32"/>
<pin index="157" name="c2_ddr4_adr5" iostandard="SSTL12_DCI" loc ="F33"/>
<pin index="158" name="c2_ddr4_adr6" iostandard="SSTL12_DCI" loc ="H31"/>
<pin index="159" name="c2_ddr4_adr7" iostandard="SSTL12_DCI" loc ="K34"/>
<pin index="160" name="c2_ddr4_adr8" iostandard="SSTL12_DCI" loc ="E31"/>
<pin index="161" name="c2_ddr4_adr9" iostandard="SSTL12_DCI" loc ="G31"/>
<pin index="162" name="c2_ddr4_adr10" iostandard="SSTL12_DCI" loc ="J33"/>
<pin index="163" name="c2_ddr4_adr11" iostandard="SSTL12_DCI" loc ="F32"/>
<pin index="164" name="c2_ddr4_adr12" iostandard="SSTL12_DCI" loc ="G30"/>
<pin index="165" name="c2_ddr4_adr13" iostandard="SSTL12_DCI" loc ="K33"/>
<pin index="166" name="c2_ddr4_adr14" iostandard="SSTL12_DCI" loc ="J31"/>
<pin index="167" name="c2_ddr4_adr15" iostandard="SSTL12_DCI" loc ="L33"/>
<pin index="168" name="c2_ddr4_adr16" iostandard="SSTL12_DCI" loc ="K31"/>
<pin index="169" name="c2_ddr4_act_n" iostandard="SSTL12_DCI" loc ="R33"/>
<pin index="170" name="c2_ddr4_ba0" iostandard="SSTL12_DCI" loc ="H32"/>
<pin index="171" name="c2_ddr4_ba1" iostandard="SSTL12_DCI" loc ="G32"/>
<pin index="172" name="c2_ddr4_bg0" iostandard="SSTL12_DCI" loc ="F30"/>
<pin index="173" name="c2_ddr4_bg1" iostandard="SSTL12_DCI" loc ="P33"/>
<pin index="174" name="c2_ddr4_ck_c0" iostandard="DIFF_SSTL12_DCI" loc ="M32"/>
<pin index="175" name="c2_ddr4_ck_t0" iostandard="DIFF_SSTL12_DCI" loc ="M31"/>
<pin index="176" name="c2_ddr4_cke0" iostandard="SSTL12_DCI" loc ="T33"/>
<pin index="177" name="c2_ddr4_cs0_n" iostandard="SSTL12_DCI" loc ="U34"/>
<pin index="178" name="c2_ddr4_dm_dbi_n0" iostandard="POD12_DCI" loc ="B34"/>
<pin index="179" name="c2_ddr4_dm_dbi_n1" iostandard="POD12_DCI" loc ="C36"/>
<pin index="180" name="c2_ddr4_dm_dbi_n2" iostandard="POD12_DCI" loc ="E40"/>
<pin index="181" name="c2_ddr4_dm_dbi_n3" iostandard="POD12_DCI" loc ="H37"/>
<pin index="182" name="c2_ddr4_dm_dbi_n4" iostandard="POD12_DCI" loc ="C27"/>
<pin index="183" name="c2_ddr4_dm_dbi_n5" iostandard="POD12_DCI" loc ="J26"/>
<pin index="184" name="c2_ddr4_dm_dbi_n6" iostandard="POD12_DCI" loc ="M29"/>
<pin index="185" name="c2_ddr4_dm_dbi_n7" iostandard="POD12_DCI" loc ="T28"/>
<pin index="186" name="c2_ddr4_dq0" iostandard="POD12_DCI" loc ="D34"/>
<pin index="187" name="c2_ddr4_dq1" iostandard="POD12_DCI" loc ="C34"/>
<pin index="188" name="c2_ddr4_dq2" iostandard="POD12_DCI" loc ="D31"/>
<pin index="189" name="c2_ddr4_dq3" iostandard="POD12_DCI" loc ="C33"/>
<pin index="190" name="c2_ddr4_dq4" iostandard="POD12_DCI" loc ="D33"/>
<pin index="191" name="c2_ddr4_dq5" iostandard="POD12_DCI" loc ="C32"/>
<pin index="192" name="c2_ddr4_dq6" iostandard="POD12_DCI" loc ="C31"/>
<pin index="193" name="c2_ddr4_dq7" iostandard="POD12_DCI" loc ="B32"/>
<pin index="194" name="c2_ddr4_dq8" iostandard="POD12_DCI" loc ="A38"/>
<pin index="195" name="c2_ddr4_dq9" iostandard="POD12_DCI" loc ="D35"/>
<pin index="196" name="c2_ddr4_dq10" iostandard="POD12_DCI" loc ="E36"/>
<pin index="197" name="c2_ddr4_dq11" iostandard="POD12_DCI" loc ="A35"/>
<pin index="198" name="c2_ddr4_dq12" iostandard="POD12_DCI" loc ="B35"/>
<pin index="199" name="c2_ddr4_dq13" iostandard="POD12_DCI" loc ="D36"/>
<pin index="200" name="c2_ddr4_dq14" iostandard="POD12_DCI" loc ="A37"/>
<pin index="201" name="c2_ddr4_dq15" iostandard="POD12_DCI" loc ="E35"/>
<pin index="202" name="c2_ddr4_dq16" iostandard="POD12_DCI" loc ="A40"/>
<pin index="203" name="c2_ddr4_dq17" iostandard="POD12_DCI" loc ="C39"/>
<pin index="204" name="c2_ddr4_dq18" iostandard="POD12_DCI" loc ="E38"/>
<pin index="205" name="c2_ddr4_dq19" iostandard="POD12_DCI" loc ="C38"/>
<pin index="206" name="c2_ddr4_dq20" iostandard="POD12_DCI" loc ="B40"/>
<pin index="207" name="c2_ddr4_dq21" iostandard="POD12_DCI" loc ="E39"/>
<pin index="208" name="c2_ddr4_dq22" iostandard="POD12_DCI" loc ="D38"/>
<pin index="209" name="c2_ddr4_dq23" iostandard="POD12_DCI" loc ="D39"/>
<pin index="210" name="c2_ddr4_dq24" iostandard="POD12_DCI" loc ="J36"/>
<pin index="211" name="c2_ddr4_dq25" iostandard="POD12_DCI" loc ="F37"/>
<pin index="212" name="c2_ddr4_dq26" iostandard="POD12_DCI" loc ="F35"/>
<pin index="213" name="c2_ddr4_dq27" iostandard="POD12_DCI" loc ="J35"/>
<pin index="214" name="c2_ddr4_dq28" iostandard="POD12_DCI" loc ="G34"/>
<pin index="215" name="c2_ddr4_dq29" iostandard="POD12_DCI" loc ="G37"/>
<pin index="216" name="c2_ddr4_dq30" iostandard="POD12_DCI" loc ="F34"/>
<pin index="217" name="c2_ddr4_dq31" iostandard="POD12_DCI" loc ="H34"/>
<pin index="218" name="c2_ddr4_dq32" iostandard="POD12_DCI" loc ="D30"/>
<pin index="219" name="c2_ddr4_dq33" iostandard="POD12_DCI" loc ="C29"/>
<pin index="220" name="c2_ddr4_dq34" iostandard="POD12_DCI" loc ="B29"/>
<pin index="221" name="c2_ddr4_dq35" iostandard="POD12_DCI" loc ="D29"/>
<pin index="222" name="c2_ddr4_dq36" iostandard="POD12_DCI" loc ="E30"/>
<pin index="223" name="c2_ddr4_dq37" iostandard="POD12_DCI" loc ="A29"/>
<pin index="224" name="c2_ddr4_dq38" iostandard="POD12_DCI" loc ="A30"/>
<pin index="225" name="c2_ddr4_dq39" iostandard="POD12_DCI" loc ="B30"/>
<pin index="226" name="c2_ddr4_dq40" iostandard="POD12_DCI" loc ="F27"/>
<pin index="227" name="c2_ddr4_dq41" iostandard="POD12_DCI" loc ="G29"/>
<pin index="228" name="c2_ddr4_dq42" iostandard="POD12_DCI" loc ="G27"/>
<pin index="229" name="c2_ddr4_dq43" iostandard="POD12_DCI" loc ="E28"/>
<pin index="230" name="c2_ddr4_dq44" iostandard="POD12_DCI" loc ="E27"/>
<pin index="231" name="c2_ddr4_dq45" iostandard="POD12_DCI" loc ="H29"/>
<pin index="232" name="c2_ddr4_dq46" iostandard="POD12_DCI" loc ="G26"/>
<pin index="233" name="c2_ddr4_dq47" iostandard="POD12_DCI" loc ="D28"/>
<pin index="234" name="c2_ddr4_dq48" iostandard="POD12_DCI" loc ="L28"/>
<pin index="235" name="c2_ddr4_dq49" iostandard="POD12_DCI" loc ="J28"/>
<pin index="236" name="c2_ddr4_dq50" iostandard="POD12_DCI" loc ="J29"/>
<pin index="237" name="c2_ddr4_dq51" iostandard="POD12_DCI" loc ="H27"/>
<pin index="238" name="c2_ddr4_dq52" iostandard="POD12_DCI" loc ="H28"/>
<pin index="239" name="c2_ddr4_dq53" iostandard="POD12_DCI" loc ="M27"/>
<pin index="240" name="c2_ddr4_dq54" iostandard="POD12_DCI" loc ="K28"/>
<pin index="241" name="c2_ddr4_dq55" iostandard="POD12_DCI" loc ="L27"/>
<pin index="242" name="c2_ddr4_dq56" iostandard="POD12_DCI" loc ="P28"/>
<pin index="243" name="c2_ddr4_dq57" iostandard="POD12_DCI" loc ="T27"/>
<pin index="244" name="c2_ddr4_dq58" iostandard="POD12_DCI" loc ="R26"/>
<pin index="245" name="c2_ddr4_dq59" iostandard="POD12_DCI" loc ="N26"/>
<pin index="246" name="c2_ddr4_dq60" iostandard="POD12_DCI" loc ="T26"/>
<pin index="247" name="c2_ddr4_dq61" iostandard="POD12_DCI" loc ="N28"/>
<pin index="248" name="c2_ddr4_dq62" iostandard="POD12_DCI" loc ="R27"/>
<pin index="249" name="c2_ddr4_dq63" iostandard="POD12_DCI" loc ="P26"/>
<pin index="250" name="c2_ddr4_dqs_c0" iostandard="DIFF_POD12_DCI" loc ="A33"/>
<pin index="251" name="c2_ddr4_dqs_c1" iostandard="DIFF_POD12_DCI" loc ="B37"/>
<pin index="252" name="c2_ddr4_dqs_c2" iostandard="DIFF_POD12_DCI" loc ="A39"/>
<pin index="253" name="c2_ddr4_dqs_c3" iostandard="DIFF_POD12_DCI" loc ="G36"/>
<pin index="254" name="c2_ddr4_dqs_c4" iostandard="DIFF_POD12_DCI" loc ="A28"/>
<pin index="255" name="c2_ddr4_dqs_c5" iostandard="DIFF_POD12_DCI" loc ="F29"/>
<pin index="256" name="c2_ddr4_dqs_c6" iostandard="DIFF_POD12_DCI" loc ="K27"/>
<pin index="257" name="c2_ddr4_dqs_c7" iostandard="DIFF_POD12_DCI" loc ="N29"/>
<pin index="258" name="c2_ddr4_dqs_t0" iostandard="DIFF_POD12_DCI" loc ="A32"/>
<pin index="259" name="c2_ddr4_dqs_t1" iostandard="DIFF_POD12_DCI" loc ="B36"/>
<pin index="260" name="c2_ddr4_dqs_t2" iostandard="DIFF_POD12_DCI" loc ="B39"/>
<pin index="261" name="c2_ddr4_dqs_t3" iostandard="DIFF_POD12_DCI" loc ="H36"/>
<pin index="262" name="c2_ddr4_dqs_t4" iostandard="DIFF_POD12_DCI" loc ="A27"/>
<pin index="263" name="c2_ddr4_dqs_t5" iostandard="DIFF_POD12_DCI" loc ="F28"/>
<pin index="264" name="c2_ddr4_dqs_t6" iostandard="DIFF_POD12_DCI" loc ="K26"/>
<pin index="265" name="c2_ddr4_dqs_t7" iostandard="DIFF_POD12_DCI" loc ="P29"/>
<pin index="266" name="c2_ddr4_odt0" iostandard="SSTL12_DCI" loc ="T32"/>
<pin index="267" name="c2_ddr4_reset_n" iostandard="LVCMOS12" loc ="U31"/>

<pin index="268" name="FPGA1_RLD3A_A0" iostandard="SSTL12_DCI" loc ="AR21"/>
<pin index="269" name="FPGA1_RLD3A_A10" iostandard="SSTL12_DCI" loc ="BB24"/>
<pin index="270" name="FPGA1_RLD3A_A13" iostandard="SSTL12_DCI" loc ="BC22"/>
<pin index="271" name="FPGA1_RLD3A_A14" iostandard="SSTL12_DCI" loc ="AR23"/>
<pin index="272" name="FPGA1_RLD3A_A17" iostandard="SSTL12_DCI" loc ="AU24"/>
<pin index="273" name="FPGA1_RLD3A_A18" iostandard="SSTL12_DCI" loc ="BA22"/>
<pin index="274" name="FPGA1_RLD3A_A3" iostandard="SSTL12_DCI" loc ="BA20"/>
<pin index="275" name="FPGA1_RLD3A_A4" iostandard="SSTL12_DCI" loc ="BC21"/>
<pin index="276" name="FPGA1_RLD3A_A5" iostandard="SSTL12_DCI" loc ="BB22"/>
<pin index="277" name="FPGA1_RLD3A_A8" iostandard="SSTL12_DCI" loc ="AT24"/>
<pin index="278" name="FPGA1_RLD3A_A9" iostandard="SSTL12_DCI" loc ="AY22"/>
<pin index="279" name="FPGA1_RLD3A_BA0" iostandard="SSTL12_DCI" loc ="BA24"/>
<pin index="280" name="FPGA1_RLD3A_BA1" iostandard="SSTL12_DCI" loc ="AU22"/>
<pin index="281" name="FPGA1_RLD3A_BA2" iostandard="SSTL12_DCI" loc ="AT23"/>
<pin index="282" name="FPGA1_RLD3A_BA3" iostandard="SSTL12_DCI" loc ="BB21"/>
<pin index="283" name="FPGA1_RLD3A_CK_N" iostandard="DIFF_SSTL12_DCI" loc ="AT22"/>
<pin index="284" name="FPGA1_RLD3A_CK_P" iostandard="DIFF_SSTL12_DCI" loc ="AR22"/>
<pin index="285" name="FPGA1_RLD3A_CSn" iostandard="SSTL12_DCI" loc ="BC23"/>
<pin index="286" name="FPGA1_RLD3A_DK0_N" iostandard="DIFF_SSTL12_DCI" loc ="AW23"/>
<pin index="287" name="FPGA1_RLD3A_DK0_P" iostandard="DIFF_SSTL12_DCI" loc ="AV23"/>
<pin index="288" name="FPGA1_RLD3A_DK1_N" iostandard="DIFF_SSTL12_DCI" loc ="AW24"/>
<pin index="289" name="FPGA1_RLD3A_DK1_P" iostandard="DIFF_SSTL12_DCI" loc ="AV24"/>
<pin index="290" name="FPGA1_RLD3A_DM0" iostandard="SSTL12_DCI" loc ="BE20"/>
<pin index="291" name="FPGA1_RLD3A_DM1" iostandard="SSTL12_DCI" loc ="AM21"/>
<pin index="292" name="FPGA1_RLD3A_DQ0" iostandard="SSTL12_DCI" loc ="BC24"/>
<pin index="293" name="FPGA1_RLD3A_DQ1" iostandard="SSTL12_DCI" loc ="BD24"/>
<pin index="294" name="FPGA1_RLD3A_DQ10" iostandard="SSTL12_DCI" loc ="AP24"/>
<pin index="295" name="FPGA1_RLD3A_DQ11" iostandard="SSTL12_DCI" loc ="AL24"/>
<pin index="296" name="FPGA1_RLD3A_DQ12" iostandard="SSTL12_DCI" loc ="AL21"/>
<pin index="297" name="FPGA1_RLD3A_DQ13" iostandard="SSTL12_DCI" loc ="AN23"/>
<pin index="298" name="FPGA1_RLD3A_DQ14" iostandard="SSTL12_DCI" loc ="AM24"/>
<pin index="299" name="FPGA1_RLD3A_DQ15" iostandard="SSTL12_DCI" loc ="AP23"/>
<pin index="300" name="FPGA1_RLD3A_DQ16" iostandard="SSTL12_DCI" loc ="AN24"/>
<pin index="301" name="FPGA1_RLD3A_DQ17" iostandard="SSTL12_DCI" loc ="AL22"/>
<pin index="302" name="FPGA1_RLD3A_DQ2" iostandard="SSTL12_DCI" loc ="BE22"/>
<pin index="303" name="FPGA1_RLD3A_DQ3" iostandard="SSTL12_DCI" loc ="BD23"/>
<pin index="304" name="FPGA1_RLD3A_DQ4" iostandard="SSTL12_DCI" loc ="BE23"/>
<pin index="305" name="FPGA1_RLD3A_DQ5" iostandard="SSTL12_DCI" loc ="BE21"/>
<pin index="306" name="FPGA1_RLD3A_DQ6" iostandard="SSTL12_DCI" loc ="BF22"/>
<pin index="307" name="FPGA1_RLD3A_DQ7" iostandard="SSTL12_DCI" loc ="BD20"/>
<pin index="308" name="FPGA1_RLD3A_DQ8" iostandard="SSTL12_DCI" loc ="BD21"/>
<pin index="309" name="FPGA1_RLD3A_DQ9" iostandard="SSTL12_DCI" loc ="AM22"/>
<pin index="310" name="FPGA1_RLD3A_QK0_N" iostandard="DIFF_SSTL12_DCI" loc ="BF23"/>
<pin index="311" name="FPGA1_RLD3A_QK0_P" iostandard="DIFF_SSTL12_DCI" loc ="BF24"/>
<pin index="312" name="FPGA1_RLD3A_QK1_N" iostandard="DIFF_SSTL12_DCI" loc ="AN21"/>
<pin index="313" name="FPGA1_RLD3A_QK1_P" iostandard="DIFF_SSTL12_DCI" loc ="AN22"/>
<pin index="314" name="FPGA1_RLD3A_QVLD" iostandard="SSTL12_DCI" loc ="AP21"/>
<pin index="315" name="FPGA1_RLD3A_REFn" iostandard="SSTL12_DCI" loc ="BB20"/>
<pin index="316" name="FPGA1_RLD3A_RESETn" iostandard="LVCMOS12" loc ="AT32"/>
<pin index="317" name="FPGA1_RLD3A_WEn" iostandard="SSTL12_DCI" loc ="AV22"/>
<pin index="318" name="FPGA1_RLD3B_A0" iostandard="SSTL12_DCI" loc ="BA12"/>
<pin index="319" name="FPGA1_RLD3B_A10" iostandard="SSTL12_DCI" loc ="AU16"/>
<pin index="320" name="FPGA1_RLD3B_A13" iostandard="SSTL12_DCI" loc ="BB16"/>
<pin index="321" name="FPGA1_RLD3B_A14" iostandard="SSTL12_DCI" loc ="AV13"/>
<pin index="322" name="FPGA1_RLD3B_A17" iostandard="SSTL12_DCI" loc ="AU15"/>
<pin index="323" name="FPGA1_RLD3B_A18" iostandard="SSTL12_DCI" loc ="AT15"/>
<pin index="324" name="FPGA1_RLD3B_A3" iostandard="SSTL12_DCI" loc ="BB14"/>
<pin index="325" name="FPGA1_RLD3B_A4" iostandard="SSTL12_DCI" loc ="BA15"/>
<pin index="326" name="FPGA1_RLD3B_A5" iostandard="SSTL12_DCI" loc ="AY15"/>
<pin index="327" name="FPGA1_RLD3B_A8" iostandard="SSTL12_DCI" loc ="AV16"/>
<pin index="328" name="FPGA1_RLD3B_A9" iostandard="SSTL12_DCI" loc ="AY16"/>
<pin index="329" name="FPGA1_RLD3B_BA0" iostandard="SSTL12_DCI" loc ="AU13"/>
<pin index="330" name="FPGA1_RLD3B_BA1" iostandard="SSTL12_DCI" loc ="AY11"/>
<pin index="331" name="FPGA1_RLD3B_BA2" iostandard="SSTL12_DCI" loc ="AT14"/>
<pin index="332" name="FPGA1_RLD3B_BA3" iostandard="SSTL12_DCI" loc ="AY12"/>
<pin index="333" name="FPGA1_RLD3B_CK_N" iostandard="DIFF_SSTL12_DCI" loc ="AV14"/>
<pin index="334" name="FPGA1_RLD3B_CK_P" iostandard="DIFF_SSTL12_DCI" loc ="AU14"/>
<pin index="335" name="FPGA1_RLD3B_CSn" iostandard="SSTL12_DCI" loc ="BB15"/>
<pin index="336" name="FPGA1_RLD3B_DK0_N" iostandard="DIFF_SSTL12_DCI" loc ="AW13"/>
<pin index="337" name="FPGA1_RLD3B_DK0_P" iostandard="DIFF_SSTL12_DCI" loc ="AW14"/>
<pin index="338" name="FPGA1_RLD3B_DK1_N" iostandard="DIFF_SSTL12_DCI" loc ="AW15"/>
<pin index="339" name="FPGA1_RLD3B_DK1_P" iostandard="DIFF_SSTL12_DCI" loc ="AW16"/>
<pin index="340" name="FPGA1_RLD3B_DM0" iostandard="SSTL12_DCI" loc ="BC13"/>
<pin index="341" name="FPGA1_RLD3B_DM1" iostandard="SSTL12_DCI" loc ="AL14"/>
<pin index="342" name="FPGA1_RLD3B_DQ0" iostandard="SSTL12_DCI" loc ="BE15"/>
<pin index="343" name="FPGA1_RLD3B_DQ1" iostandard="SSTL12_DCI" loc ="BD15"/>
<pin index="344" name="FPGA1_RLD3B_DQ10" iostandard="SSTL12_DCI" loc ="AN14"/>
<pin index="345" name="FPGA1_RLD3B_DQ11" iostandard="SSTL12_DCI" loc ="AL15"/>
<pin index="346" name="FPGA1_RLD3B_DQ12" iostandard="SSTL12_DCI" loc ="AN13"/>
<pin index="347" name="FPGA1_RLD3B_DQ13" iostandard="SSTL12_DCI" loc ="AP14"/>
<pin index="348" name="FPGA1_RLD3B_DQ14" iostandard="SSTL12_DCI" loc ="AM15"/>
<pin index="349" name="FPGA1_RLD3B_DQ15" iostandard="SSTL12_DCI" loc ="AR13"/>
<pin index="350" name="FPGA1_RLD3B_DQ16" iostandard="SSTL12_DCI" loc ="AP15"/>
<pin index="351" name="FPGA1_RLD3B_DQ17" iostandard="SSTL12_DCI" loc ="AM14"/>
<pin index="352" name="FPGA1_RLD3B_DQ2" iostandard="SSTL12_DCI" loc ="BC14"/>
<pin index="353" name="FPGA1_RLD3B_DQ3" iostandard="SSTL12_DCI" loc ="BF15"/>
<pin index="354" name="FPGA1_RLD3B_DQ4" iostandard="SSTL12_DCI" loc ="BD16"/>
<pin index="355" name="FPGA1_RLD3B_DQ5" iostandard="SSTL12_DCI" loc ="BD14"/>
<pin index="356" name="FPGA1_RLD3B_DQ6" iostandard="SSTL12_DCI" loc ="BE16"/>
<pin index="357" name="FPGA1_RLD3B_DQ7" iostandard="SSTL12_DCI" loc ="BD13"/>
<pin index="358" name="FPGA1_RLD3B_DQ8" iostandard="SSTL12_DCI" loc ="BE13"/>
<pin index="359" name="FPGA1_RLD3B_DQ9" iostandard="SSTL12_DCI" loc ="AP13"/>
<pin index="360" name="FPGA1_RLD3B_QK0_N" iostandard="DIFF_SSTL12_DCI" loc ="BF13"/>
<pin index="361" name="FPGA1_RLD3B_QK0_P" iostandard="DIFF_SSTL12_DCI" loc ="BF14"/>
<pin index="362" name="FPGA1_RLD3B_QK1_N" iostandard="DIFF_SSTL12_DCI" loc ="AR15"/>
<pin index="363" name="FPGA1_RLD3B_QK1_P" iostandard="DIFF_SSTL12_DCI" loc ="AR16"/>
<pin index="364" name="FPGA1_RLD3B_QVLD" iostandard="SSTL12_DCI" loc ="AT13"/>
<pin index="365" name="FPGA1_RLD3B_REFn" iostandard="SSTL12_DCI" loc ="BA14"/>
<pin index="366" name="FPGA1_RLD3B_RESETn" iostandard="LVCMOS12" loc ="AK27"/>
<pin index="367" name="FPGA1_RLD3B_WEn" iostandard="SSTL12_DCI" loc ="BB12"/>


<pin index="368" name="FPGA1_FMC1_CLK0_N" iostandard="LVCMOS18" loc ="H24"/>
<pin index="369" name="FPGA1_FMC1_CLK0_P" iostandard="LVCMOS18" loc ="J24"/>
<pin index="370" name="FPGA1_FMC1_CLK1_N" iostandard="LVCMOS18" loc ="J19"/>
<pin index="371" name="FPGA1_FMC1_CLK1_P" iostandard="LVCMOS18" loc ="J20"/>
<pin index="372" name="FPGA1_FMC1_REFCLK_C2M_N" iostandard="LVCMOS18" loc ="BC11"/>
<pin index="373" name="FPGA1_FMC1_REFCLK_C2M_P" iostandard="LVCMOS18" loc ="BC12"/>
<pin index="374" name="FPGA1_FMC1_REFCLK_M2C_N" iostandard="LVCMOS18" loc ="F14"/>
<pin index="375" name="FPGA1_FMC1_REFCLK_M2C_P" iostandard="LVCMOS18" loc ="G14"/>
<pin index="376" name="FPGA1_SYNC_C2M_N" iostandard="LVCMOS18" loc ="BF12"/>
<pin index="377" name="FPGA1_SYNC_C2M_P" iostandard="LVCMOS18" loc ="BE12"/>
<pin index="378" name="FPGA1_SYNC_M2C_N" iostandard="LVCMOS18" loc ="BD8"/>
<pin index="379" name="FPGA1_SYNC_M2C_P" iostandard="LVCMOS18" loc ="BD9"/>
<pin index="380" name="FPGA1_FMC1_HA00_CC_N" iostandard="LVCMOS18" loc ="G19"/>
<pin index="381" name="FPGA1_FMC1_HA00_CC_P" iostandard="LVCMOS18" loc ="G20"/>
<pin index="382" name="FPGA1_FMC1_HA01_CC_N" iostandard="LVCMOS18" loc ="H18"/>
<pin index="383" name="FPGA1_FMC1_HA01_CC_P" iostandard="LVCMOS18" loc ="H19"/>
<pin index="384" name="FPGA1_FMC1_HA02_N" iostandard="LVCMOS18" loc ="A20"/>
<pin index="385" name="FPGA1_FMC1_HA02_P" iostandard="LVCMOS18" loc ="B20"/>
<pin index="386" name="FPGA1_FMC1_HA03_N" iostandard="LVCMOS18" loc ="C18"/>
<pin index="387" name="FPGA1_FMC1_HA03_P" iostandard="LVCMOS18" loc ="D18"/>
<pin index="388" name="FPGA1_FMC1_HA04_N" iostandard="LVCMOS18" loc ="K20"/>
<pin index="389" name="FPGA1_FMC1_HA04_P" iostandard="LVCMOS18" loc ="L20"/>
<pin index="390" name="FPGA1_FMC1_HA05_N" iostandard="LVCMOS18" loc ="F22"/>
<pin index="391" name="FPGA1_FMC1_HA05_P" iostandard="LVCMOS18" loc ="G22"/>
<pin index="392" name="FPGA1_FMC1_HA06_N" iostandard="LVCMOS18" loc ="B22"/>
<pin index="393" name="FPGA1_FMC1_HA06_P" iostandard="LVCMOS18" loc ="C22"/>
<pin index="394" name="FPGA1_FMC1_HA07_N" iostandard="LVCMOS18" loc ="A22"/>
<pin index="395" name="FPGA1_FMC1_HA07_P" iostandard="LVCMOS18" loc ="A23"/>
<pin index="396" name="FPGA1_FMC1_HA08_N" iostandard="LVCMOS18" loc ="L18"/>
<pin index="397" name="FPGA1_FMC1_HA08_P" iostandard="LVCMOS18" loc ="L19"/>
<pin index="398" name="FPGA1_FMC1_HA09_N" iostandard="LVCMOS18" loc ="K17"/>
<pin index="399" name="FPGA1_FMC1_HA09_P" iostandard="LVCMOS18" loc ="L17"/>
<pin index="400" name="FPGA1_FMC1_HA10_N" iostandard="LVCMOS18" loc ="A19"/>
<pin index="401" name="FPGA1_FMC1_HA10_P" iostandard="LVCMOS18" loc ="B19"/>
<pin index="402" name="FPGA1_FMC1_HA11_N" iostandard="LVCMOS18" loc ="N18"/>
<pin index="403" name="FPGA1_FMC1_HA11_P" iostandard="LVCMOS18" loc ="P18"/>
<pin index="404" name="FPGA1_FMC1_HA12_A" iostandard="LVCMOS18" loc ="D26"/>
<pin index="405" name="FPGA1_FMC1_HA12_B" iostandard="LVCMOS18" loc ="F25"/>
<pin index="406" name="FPGA1_FMC1_HA13_A" iostandard="LVCMOS18" loc ="G21"/>
<pin index="407" name="FPGA1_FMC1_HA13_B" iostandard="LVCMOS18" loc ="A18"/>
<pin index="408" name="FPGA1_FMC1_HA14_A" iostandard="LVCMOS18" loc ="K21"/>
<pin index="409" name="FPGA1_FMC1_HA14_B" iostandard="LVCMOS18" loc ="H22"/>
<pin index="410" name="FPGA1_FMC1_HB00_CC_N" iostandard="LVCMOS18" loc ="J15"/>
<pin index="411" name="FPGA1_FMC1_HB00_CC_P" iostandard="LVCMOS18" loc ="J16"/>
<pin index="412" name="FPGA1_FMC1_HB01_N" iostandard="LVCMOS18" loc ="A13"/>
<pin index="413" name="FPGA1_FMC1_HB01_P" iostandard="LVCMOS18" loc ="A14"/>
<pin index="414" name="FPGA1_FMC1_HB02_N" iostandard="LVCMOS18" loc ="A15"/>
<pin index="415" name="FPGA1_FMC1_HB02_P" iostandard="LVCMOS18" loc ="B15"/>
<pin index="416" name="FPGA1_FMC1_HB03_N" iostandard="LVCMOS18" loc ="E13"/>
<pin index="417" name="FPGA1_FMC1_HB03_P" iostandard="LVCMOS18" loc ="F13"/>
<pin index="418" name="FPGA1_FMC1_HB04_N" iostandard="LVCMOS18" loc ="D15"/>
<pin index="419" name="FPGA1_FMC1_HB04_P" iostandard="LVCMOS18" loc ="E15"/>
<pin index="420" name="FPGA1_FMC1_HB05_N" iostandard="LVCMOS18" loc ="D16"/>
<pin index="421" name="FPGA1_FMC1_HB05_P" iostandard="LVCMOS18" loc ="E16"/>
<pin index="422" name="FPGA1_FMC1_HB06_CC_N" iostandard="LVCMOS18" loc ="H14"/>
<pin index="423" name="FPGA1_FMC1_HB06_CC_P" iostandard="LVCMOS18" loc ="J14"/>
<pin index="424" name="FPGA1_FMC1_HB07_N" iostandard="LVCMOS18" loc ="B14"/>
<pin index="425" name="FPGA1_FMC1_HB07_P" iostandard="LVCMOS18" loc ="C14"/>
<pin index="426" name="FPGA1_FMC1_HB08_N" iostandard="LVCMOS18" loc ="H13"/>
<pin index="427" name="FPGA1_FMC1_HB08_P" iostandard="LVCMOS18" loc ="J13"/>
<pin index="428" name="FPGA1_FMC1_HB09_N" iostandard="LVCMOS18" loc ="H16"/>
<pin index="429" name="FPGA1_FMC1_HB09_P" iostandard="LVCMOS18" loc ="H17"/>
<pin index="430" name="FPGA1_FMC1_HB10_N" iostandard="LVCMOS18" loc ="G16"/>
<pin index="431" name="FPGA1_FMC1_HB10_P" iostandard="LVCMOS18" loc ="G17"/>
<pin index="432" name="FPGA1_FMC1_HB11_N" iostandard="LVCMOS18" loc ="C13"/>
<pin index="433" name="FPGA1_FMC1_HB11_P" iostandard="LVCMOS18" loc ="D13"/>
<pin index="434" name="FPGA1_FMC1_HB12_N" iostandard="LVCMOS18" loc ="K15"/>
<pin index="435" name="FPGA1_FMC1_HB12_P" iostandard="LVCMOS18" loc ="K16"/>
<pin index="436" name="FPGA1_FMC1_HB13_N" iostandard="LVCMOS18" loc ="L14"/>
<pin index="437" name="FPGA1_FMC1_HB13_P" iostandard="LVCMOS18" loc ="M14"/>
<pin index="438" name="FPGA1_FMC1_HB14_N" iostandard="LVCMOS18" loc ="M16"/>
<pin index="439" name="FPGA1_FMC1_HB14_P" iostandard="LVCMOS18" loc ="N16"/>
<pin index="440" name="FPGA1_FMC1_HB15_N" iostandard="LVCMOS18" loc ="K13"/>
<pin index="441" name="FPGA1_FMC1_HB15_P" iostandard="LVCMOS18" loc ="L13"/>
<pin index="442" name="FPGA1_FMC1_HB16_N" iostandard="LVCMOS18" loc ="N14"/>
<pin index="443" name="FPGA1_FMC1_HB16_P" iostandard="LVCMOS18" loc ="P14"/>
<pin index="444" name="FPGA1_FMC1_HB17_CC_N" iostandard="LVCMOS18" loc ="A17"/>
<pin index="445" name="FPGA1_FMC1_HB17_CC_P" iostandard="LVCMOS18" loc ="B17"/>
<pin index="446" name="FPGA1_FMC1_HB18_N" iostandard="LVCMOS18" loc ="B16"/>
<pin index="447" name="FPGA1_FMC1_HB18_P" iostandard="LVCMOS18" loc ="C16"/>
<pin index="448" name="FPGA1_FMC1_HB19_N" iostandard="LVCMOS18" loc ="N13"/>
<pin index="449" name="FPGA1_FMC1_HB19_P" iostandard="LVCMOS18" loc ="P13"/>
<pin index="450" name="FPGA1_FMC1_HB20_N" iostandard="LVCMOS18" loc ="P16"/>
<pin index="451" name="FPGA1_FMC1_HB20_P" iostandard="LVCMOS18" loc ="R16"/>
<pin index="452" name="FPGA1_FMC1_HB21_N" iostandard="LVCMOS18" loc ="P15"/>
<pin index="453" name="FPGA1_FMC1_HB21_P" iostandard="LVCMOS18" loc ="R15"/>
<pin index="454" name="FPGA1_FMC1_LA00_CC_N" iostandard="LVCMOS18" loc ="H23"/>
<pin index="455" name="FPGA1_FMC1_LA00_CC_P" iostandard="LVCMOS18" loc ="J23"/>
<pin index="456" name="FPGA1_FMC1_LA01_CC_N" iostandard="LVCMOS18" loc ="J18"/>
<pin index="457" name="FPGA1_FMC1_LA01_CC_P" iostandard="LVCMOS18" loc ="K18"/>
<pin index="458" name="FPGA1_FMC1_LA02_N" iostandard="LVCMOS18" loc ="C19"/>
<pin index="459" name="FPGA1_FMC1_LA02_P" iostandard="LVCMOS18" loc ="D19"/>
<pin index="460" name="FPGA1_FMC1_LA03_N" iostandard="LVCMOS18" loc ="E17"/>
<pin index="461" name="FPGA1_FMC1_LA03_P" iostandard="LVCMOS18" loc ="E18"/>
<pin index="462" name="FPGA1_FMC1_LA04_N" iostandard="LVCMOS18" loc ="M17"/>
<pin index="463" name="FPGA1_FMC1_LA04_P" iostandard="LVCMOS18" loc ="N17"/>
<pin index="464" name="FPGA1_FMC1_LA05_N" iostandard="LVCMOS18" loc ="F17"/>
<pin index="465" name="FPGA1_FMC1_LA05_P" iostandard="LVCMOS18" loc ="F18"/>
<pin index="466" name="FPGA1_FMC1_LA06_N" iostandard="LVCMOS18" loc ="E20"/>
<pin index="467" name="FPGA1_FMC1_LA06_P" iostandard="LVCMOS18" loc ="E21"/>
<pin index="468" name="FPGA1_FMC1_LA07_N" iostandard="LVCMOS18" loc ="B21"/>
<pin index="469" name="FPGA1_FMC1_LA07_P" iostandard="LVCMOS18" loc ="C21"/>
<pin index="470" name="FPGA1_FMC1_LA08_N" iostandard="LVCMOS18" loc ="E22"/>
<pin index="471" name="FPGA1_FMC1_LA08_P" iostandard="LVCMOS18" loc ="E23"/>
<pin index="472" name="FPGA1_FMC1_LA09_N" iostandard="LVCMOS18" loc ="F19"/>
<pin index="473" name="FPGA1_FMC1_LA09_P" iostandard="LVCMOS18" loc ="F20"/>
<pin index="474" name="FPGA1_FMC1_LA10_N" iostandard="LVCMOS18" loc ="D20"/>
<pin index="475" name="FPGA1_FMC1_LA10_P" iostandard="LVCMOS18" loc ="D21"/>
<pin index="476" name="FPGA1_FMC1_LA11_N" iostandard="LVCMOS18" loc ="N19"/>
<pin index="477" name="FPGA1_FMC1_LA11_P" iostandard="LVCMOS18" loc ="P19"/>
<pin index="478" name="FPGA1_FMC1_LA12_N" iostandard="LVCMOS18" loc ="M19"/>
<pin index="479" name="FPGA1_FMC1_LA12_P" iostandard="LVCMOS18" loc ="M20"/>
<pin index="480" name="FPGA1_FMC1_LA13_N" iostandard="LVCMOS18" loc ="A24"/>
<pin index="481" name="FPGA1_FMC1_LA13_P" iostandard="LVCMOS18" loc ="B24"/>
<pin index="482" name="FPGA1_FMC1_LA14_N" iostandard="LVCMOS18" loc ="A25"/>
<pin index="483" name="FPGA1_FMC1_LA14_P" iostandard="LVCMOS18" loc ="B25"/>
<pin index="484" name="FPGA1_FMC1_LA15_N" iostandard="LVCMOS18" loc ="P21"/>
<pin index="485" name="FPGA1_FMC1_LA15_P" iostandard="LVCMOS18" loc ="R21"/>
<pin index="486" name="FPGA1_FMC1_LA16_N" iostandard="LVCMOS18" loc ="P20"/>
<pin index="487" name="FPGA1_FMC1_LA16_P" iostandard="LVCMOS18" loc ="R20"/>
<pin index="488" name="FPGA1_FMC1_LA17_CC_N" iostandard="LVCMOS18" loc ="F23"/>
<pin index="489" name="FPGA1_FMC1_LA17_CC_P" iostandard="LVCMOS18" loc ="F24"/>
<pin index="490" name="FPGA1_FMC1_LA18_CC_N" iostandard="LVCMOS18" loc ="G24"/>
<pin index="491" name="FPGA1_FMC1_LA18_CC_P" iostandard="LVCMOS18" loc ="G25"/>
<pin index="492" name="FPGA1_FMC1_LA19_N" iostandard="LVCMOS18" loc ="D25"/>
<pin index="493" name="FPGA1_FMC1_LA19_P" iostandard="LVCMOS18" loc ="E25"/>
<pin index="494" name="FPGA1_FMC1_LA20_N" iostandard="LVCMOS18" loc ="B26"/>
<pin index="495" name="FPGA1_FMC1_LA20_P" iostandard="LVCMOS18" loc ="C26"/>
<pin index="496" name="FPGA1_FMC1_LA21_N" iostandard="LVCMOS18" loc ="C23"/>
<pin index="497" name="FPGA1_FMC1_LA21_P" iostandard="LVCMOS18" loc ="C24"/>
<pin index="498" name="FPGA1_FMC1_LA22_N" iostandard="LVCMOS18" loc ="H21"/>
<pin index="499" name="FPGA1_FMC1_LA22_P" iostandard="LVCMOS18" loc ="J21"/>
<pin index="500" name="FPGA1_FMC1_LA23_N" iostandard="LVCMOS18" loc ="M22"/>
<pin index="501" name="FPGA1_FMC1_LA23_P" iostandard="LVCMOS18" loc ="N22"/>
<pin index="502" name="FPGA1_FMC1_LA24_N" iostandard="LVCMOS18" loc ="D23"/>
<pin index="503" name="FPGA1_FMC1_LA24_P" iostandard="LVCMOS18" loc ="D24"/>
<pin index="504" name="FPGA1_FMC1_LA25_N" iostandard="LVCMOS18" loc ="K22"/>
<pin index="505" name="FPGA1_FMC1_LA25_P" iostandard="LVCMOS18" loc ="L22"/>
<pin index="506" name="FPGA1_FMC1_LA26_N" iostandard="LVCMOS18" loc ="N24"/>
<pin index="507" name="FPGA1_FMC1_LA26_P" iostandard="LVCMOS18" loc ="P24"/>
<pin index="508" name="FPGA1_FMC1_LA27_N" iostandard="LVCMOS18" loc ="N23"/>
<pin index="509" name="FPGA1_FMC1_LA27_P" iostandard="LVCMOS18" loc ="P23"/>
<pin index="510" name="FPGA1_FMC1_LA28_N" iostandard="LVCMOS18" loc ="K23"/>
<pin index="511" name="FPGA1_FMC1_LA28_P" iostandard="LVCMOS18" loc ="L23"/>
<pin index="512" name="FPGA1_FMC1_LA29_N" iostandard="LVCMOS18" loc ="M21"/>
<pin index="513" name="FPGA1_FMC1_LA29_P" iostandard="LVCMOS18" loc ="N21"/>
<pin index="514" name="FPGA1_FMC1_LA30_N" iostandard="LVCMOS18" loc ="J25"/>
<pin index="515" name="FPGA1_FMC1_LA30_P" iostandard="LVCMOS18" loc ="K25"/>
<pin index="516" name="FPGA1_FMC1_LA31_N" iostandard="LVCMOS18" loc ="L24"/>
<pin index="517" name="FPGA1_FMC1_LA31_P" iostandard="LVCMOS18" loc ="L25"/>
<pin index="518" name="FPGA1_FMC1_LA32_N" iostandard="LVCMOS18" loc ="P25"/>
<pin index="519" name="FPGA1_FMC1_LA32_P" iostandard="LVCMOS18" loc ="R25"/>
<pin index="520" name="FPGA1_FMC1_LA33_N" iostandard="LVCMOS18" loc ="M24"/>
<pin index="521" name="FPGA1_FMC1_LA33_P" iostandard="LVCMOS18" loc ="M25"/>
<pin index="522" name="GTX_FPGA1-FMC1_RXTX00_N" loc ="E3"/>
<pin index="523" name="GTX_FPGA1-FMC1_RXTX00_P" loc ="E4"/>
<pin index="524" name="GTX_FPGA1-FMC1_RXTX01_N" loc ="D1"/>
<pin index="525" name="GTX_FPGA1-FMC1_RXTX01_P" loc ="D2"/>
<pin index="526" name="GTX_FPGA1-FMC1_RXTX02_N" loc ="C3"/>
<pin index="527" name="GTX_FPGA1-FMC1_RXTX02_P" loc ="C4"/>
<pin index="528" name="GTX_FPGA1-FMC1_RXTX03_N" loc ="A4"/>
<pin index="529" name="GTX_FPGA1-FMC1_RXTX03_P" loc ="A5"/>
<pin index="530" name="GTX_FPGA1-FMC1_RXTX04_N" loc ="J46"/>
<pin index="531" name="GTX_FPGA1-FMC1_RXTX04_P" loc ="J45"/>
<pin index="532" name="GTX_FPGA1-FMC1_RXTX05_N" loc ="H44"/>
<pin index="533" name="GTX_FPGA1-FMC1_RXTX05_P" loc ="H43"/>
<pin index="534" name="GTX_FPGA1-FMC1_RXTX06_N" loc ="F46"/>
<pin index="535" name="GTX_FPGA1-FMC1_RXTX06_P" loc ="F45"/>
<pin index="536" name="GTX_FPGA1-FMC1_RXTX07_N" loc ="D46"/>
<pin index="537" name="GTX_FPGA1-FMC1_RXTX07_P" loc ="D45"/>
<pin index="538" name="GTX_FPGA1-FMC1_RXTX08_N" loc ="N46"/>
<pin index="539" name="GTX_FPGA1-FMC1_RXTX08_P" loc ="N45"/>
<pin index="540" name="GTX_FPGA1-FMC1_RXTX09_N" loc ="M44"/>
<pin index="541" name="GTX_FPGA1-FMC1_RXTX09_P" loc ="M43"/>
<pin index="542" name="GTX_FPGA1-FMC1_RXTX10_N" loc ="L46"/>
<pin index="543" name="GTX_FPGA1-FMC1_RXTX10_P" loc ="L45"/>
<pin index="544" name="GTX_FPGA1-FMC1_RXTX11_N" loc ="K44"/>
<pin index="545" name="GTX_FPGA1-FMC1_RXTX11_P" loc ="K43"/>
<pin index="546" name="GTX_FPGA1-FMC1_RXTX12_N" loc ="F1"/>
<pin index="547" name="GTX_FPGA1-FMC1_RXTX12_P" loc ="F2"/>
<pin index="548" name="GTX_FPGA1-FMC1_RXTX13_N" loc ="G3"/>
<pin index="549" name="GTX_FPGA1-FMC1_RXTX13_P" loc ="G4"/>
<pin index="550" name="GTX_FPGA1-FMC1_RXTX14_N" loc ="H1"/>
<pin index="551" name="GTX_FPGA1-FMC1_RXTX14_P" loc ="H2"/>
<pin index="552" name="GTX_FPGA1-FMC1_RXTX15_N" loc ="J3"/>
<pin index="553" name="GTX_FPGA1-FMC1_RXTX15_P" loc ="J4"/>
<pin index="554" name="GTX_FPGA1-FMC1_TXRX00_N" loc ="E8"/>
<pin index="555" name="GTX_FPGA1-FMC1_TXRX00_P" loc ="E9"/>
<pin index="556" name="GTX_FPGA1-FMC1_TXRX01_N" loc ="D6"/>
<pin index="557" name="GTX_FPGA1-FMC1_TXRX01_P" loc ="D7"/>
<pin index="558" name="GTX_FPGA1-FMC1_TXRX02_N" loc ="C8"/>
<pin index="559" name="GTX_FPGA1-FMC1_TXRX02_P" loc ="C9"/>
<pin index="560" name="GTX_FPGA1-FMC1_TXRX03_N" loc ="A8"/>
<pin index="561" name="GTX_FPGA1-FMC1_TXRX03_P" loc ="A9"/>
<pin index="562" name="GTX_FPGA1-FMC1_TXRX04_N" loc ="G41"/>
<pin index="563" name="GTX_FPGA1-FMC1_TXRX04_P" loc ="G40"/>
<pin index="564" name="GTX_FPGA1-FMC1_TXRX05_N" loc ="E43"/>
<pin index="565" name="GTX_FPGA1-FMC1_TXRX05_P" loc ="E42"/>
<pin index="566" name="GTX_FPGA1-FMC1_TXRX06_N" loc ="C43"/>
<pin index="567" name="GTX_FPGA1-FMC1_TXRX06_P" loc ="C42"/>
<pin index="568" name="GTX_FPGA1-FMC1_TXRX07_N" loc ="A43"/>
<pin index="569" name="GTX_FPGA1-FMC1_TXRX07_P" loc ="A42"/>
<pin index="570" name="GTX_FPGA1-FMC1_TXRX08_N" loc ="N41"/>
<pin index="571" name="GTX_FPGA1-FMC1_TXRX08_P" loc ="N40"/>
<pin index="572" name="GTX_FPGA1-FMC1_TXRX09_N" loc ="M39"/>
<pin index="573" name="GTX_FPGA1-FMC1_TXRX09_P" loc ="M38"/>
<pin index="574" name="GTX_FPGA1-FMC1_TXRX10_N" loc ="L41"/>
<pin index="575" name="GTX_FPGA1-FMC1_TXRX10_P" loc ="L40"/>
<pin index="576" name="GTX_FPGA1-FMC1_TXRX11_N" loc ="J41"/>
<pin index="577" name="GTX_FPGA1-FMC1_TXRX11_P" loc ="J40"/>
<pin index="578" name="GTX_FPGA1-FMC1_TXRX12_N" loc ="F6"/>
<pin index="579" name="GTX_FPGA1-FMC1_TXRX12_P" loc ="F7"/>
<pin index="580" name="GTX_FPGA1-FMC1_TXRX13_N" loc ="G8"/>
<pin index="581" name="GTX_FPGA1-FMC1_TXRX13_P" loc ="G9"/>
<pin index="582" name="GTX_FPGA1-FMC1_TXRX14_N" loc ="H6"/>
<pin index="583" name="GTX_FPGA1-FMC1_TXRX14_P" loc ="H7"/>
<pin index="584" name="GTX_FPGA1-FMC1_TXRX15_N" loc ="J8"/>
<pin index="585" name="GTX_FPGA1-FMC1_TXRX15_P" loc ="J9"/>
<pin index="586" name="GTX_FPGA1_CLK0_N" loc ="B10"/>
<pin index="587" name="GTX_FPGA1_CLK0_P" loc ="B11"/>
<pin index="588" name="GTX_FPGA1_CLK1_N" loc ="L37"/>
<pin index="589" name="GTX_FPGA1_CLK1_P" loc ="L36"/>
<pin index="590" name="GTX_FPGA1_CLK2_N" loc ="R37"/>
<pin index="591" name="GTX_FPGA1_CLK2_P" loc ="R36"/>
<pin index="592" name="GTX_FPGA1_CLK3_N" loc ="H10"/>
<pin index="593" name="GTX_FPGA1_CLK3_P" loc ="H11"/>
<pin index="594" name="GTX_FPGA1_CLK4_N" loc ="N37"/>
<pin index="595" name="GTX_FPGA1_CLK4_P" loc ="N36"/>
<pin index="596" name="GTX_FPGA1_CLK5_N" loc ="F10"/>
<pin index="597" name="GTX_FPGA1_CLK5_P" loc ="F11"/>
<pin index="598" name="FMC1_SCL" iostandard="LVCMOS18" loc ="L15"/>
<pin index="599" name="FMC1_SDA" iostandard="LVCMOS18" loc ="D14"/>

<pin index="600" name="pcie_perstn_rst" iostandard="LVCMOS18" loc ="AR26"/>
<pin index="601" name="pcie_rx0_n" loc ="AF1"/>
<pin index="602" name="pcie_rx0_p" loc ="AF2"/>
<pin index="603" name="pcie_rx1_n" loc ="AG3"/>
<pin index="604" name="pcie_rx1_p" loc ="AG4"/>
<pin index="605" name="pcie_rx2_n" loc ="AH1"/>
<pin index="606" name="pcie_rx2_p" loc ="AH2"/>
<pin index="607" name="pcie_rx3_n" loc ="AJ3"/>
<pin index="608" name="pcie_rx3_p" loc ="AJ4"/>
<pin index="609" name="pcie_rx4_n" loc ="AK1"/>
<pin index="610" name="pcie_rx4_p" loc ="AK2"/>
<pin index="611" name="pcie_rx5_n" loc ="AL3"/>
<pin index="612" name="pcie_rx5_p" loc ="AL4"/>
<pin index="613" name="pcie_rx6_n" loc ="AM1"/>
<pin index="614" name="pcie_rx6_p" loc ="AM2"/>
<pin index="615" name="pcie_rx7_n" loc ="AN3"/>
<pin index="616" name="pcie_rx7_p" loc ="AN4"/>
<pin index="617" name="pcie_rx8_n" loc ="AP1"/>
<pin index="618" name="pcie_rx8_p" loc ="AP2"/>
<pin index="619" name="pcie_rx9_n" loc ="AR3"/>
<pin index="620" name="pcie_rx9_p" loc ="AR4"/>
<pin index="621" name="pcie_rx10_n" loc ="AT1"/>
<pin index="622" name="pcie_rx10_p" loc ="AT2"/>
<pin index="623" name="pcie_rx11_n" loc ="AU3"/>
<pin index="624" name="pcie_rx11_p" loc ="AU4"/>
<pin index="625" name="pcie_rx12_n" loc ="AV1"/>
<pin index="626" name="pcie_rx12_p" loc ="AV2"/>
<pin index="627" name="pcie_rx13_n" loc ="AW3"/>
<pin index="628" name="pcie_rx13_p" loc ="AW4"/>
<pin index="629" name="pcie_rx14_n" loc ="BA1"/>
<pin index="630" name="pcie_rx14_p" loc ="BA2"/>
<pin index="631" name="pcie_rx15_n" loc ="BC1"/>
<pin index="632" name="pcie_rx15_p" loc ="BC2"/>
<pin index="633" name="pcie_tx0_n" loc ="AF6"/>
<pin index="634" name="pcie_tx0_p" loc ="AF7"/>
<pin index="635" name="pcie_tx1_n" loc ="AG8"/>
<pin index="636" name="pcie_tx1_p" loc ="AG9"/>
<pin index="637" name="pcie_tx2_n" loc ="AH6"/>
<pin index="638" name="pcie_tx2_p" loc ="AH7"/>
<pin index="639" name="pcie_tx3_n" loc ="AJ8"/>
<pin index="640" name="pcie_tx3_p" loc ="AJ9"/>
<pin index="641" name="pcie_tx4_n" loc ="AK6"/>
<pin index="642" name="pcie_tx4_p" loc ="AK7"/>
<pin index="643" name="pcie_tx5_n" loc ="AL8"/>
<pin index="644" name="pcie_tx5_p" loc ="AL9"/>
<pin index="645" name="pcie_tx6_n" loc ="AM6"/>
<pin index="646" name="pcie_tx6_p" loc ="AM7"/>
<pin index="647" name="pcie_tx7_n" loc ="AN8"/>
<pin index="648" name="pcie_tx7_p" loc ="AN9"/>
<pin index="649" name="pcie_tx8_n" loc ="AP6"/>
<pin index="650" name="pcie_tx8_p" loc ="AP7"/>
<pin index="651" name="pcie_tx9_n" loc ="AR8"/>
<pin index="652" name="pcie_tx9_p" loc ="AR9"/>
<pin index="653" name="pcie_tx10_n" loc ="AT6"/>
<pin index="654" name="pcie_tx10_p" loc ="AT7"/>
<pin index="655" name="pcie_tx11_n" loc ="AU8"/>
<pin index="656" name="pcie_tx11_p" loc ="AU9"/>
<pin index="657" name="pcie_tx12_n" loc ="AV6"/>
<pin index="658" name="pcie_tx12_p" loc ="AV7"/>
<pin index="659" name="pcie_tx13_n" loc ="BB4"/>
<pin index="660" name="pcie_tx13_p" loc ="BB5"/>
<pin index="661" name="pcie_tx14_n" loc ="BD4"/>
<pin index="662" name="pcie_tx14_p" loc ="BD5"/>
<pin index="663" name="pcie_tx15_n" loc ="BF4"/>
<pin index="664" name="pcie_tx15_p" loc ="BF5"/>
<pin index="665" name="CLK_PCIE_CLK1N" loc ="V10"/>
<pin index="666" name="CLK_PCIE_CLK1P" loc ="V11"/>
<pin index="667" name="FPGA1_HDMI_RX_CEC" iostandard="LVCMOS18" loc ="BE10"/>
<pin index="668" name="FPGA1_HDMI_RX_CLKN" loc ="W37"/>
<pin index="669" name="FPGA1_HDMI_RX_CLKP" loc ="W36"/>
<pin index="670" name="FPGA1_HDMI_RX_D0N" loc ="U46"/>
<pin index="671" name="FPGA1_HDMI_RX_D0P" loc ="U45"/>
<pin index="672" name="FPGA1_HDMI_RX_D1N" loc ="T44"/>
<pin index="673" name="FPGA1_HDMI_RX_D1P" loc ="T43"/>
<pin index="674" name="FPGA1_HDMI_RX_D2N" loc ="R46"/>
<pin index="675" name="FPGA1_HDMI_RX_D2P" loc ="R45"/>
<pin index="676" name="FPGA1_HDMI_RX_SCL" iostandard="LVCMOS18" loc ="BF10"/>
<pin index="677" name="FPGA1_HDMI_RX_SDA" iostandard="LVCMOS18" loc ="BD10"/>
<pin index="678" name="FPGA1_HDMI_TX_CEC" iostandard="LVCMOS18" loc ="BD25"/>
<pin index="679" name="FPGA1_QSFPA_INTL" iostandard="LVCMOS18" loc ="BB38"/>
<pin index="680" name="FPGA1_QSFPA_LPMODE" iostandard="LVCMOS18" loc ="BD39"/>
<pin index="681" name="FPGA1_QSFPA_MODPRSL" iostandard="LVCMOS18" loc ="BC33"/>
<pin index="682" name="FPGA1_QSFPA_MODSELL" iostandard="LVCMOS18" loc ="BC39"/>
<pin index="683" name="FPGA1_QSFPA_RESETL" iostandard="LVCMOS18" loc ="BC38"/>
<pin index="684" name="FPGA1_QSFPA_SCL" iostandard="LVCMOS18" loc ="BC32"/>
<pin index="685" name="FPGA1_QSFPA_SDA" iostandard="LVCMOS18" loc ="BF33"/>
<pin index="686" name="FPGA1_QSFPA_TXN0" loc ="BF43"/>
<pin index="687" name="FPGA1_QSFPA_TXP0" loc ="BF42"/>
<pin index="688" name="FPGA1_QSFPA_RXN0" loc ="BC46"/>
<pin index="689" name="FPGA1_QSFPA_RXP0" loc ="BC45"/>
<pin index="690" name="FPGA1_QSFPA_TXN1" loc ="BD43"/>
<pin index="691" name="FPGA1_QSFPA_TXP1" loc ="BD42"/>
<pin index="692" name="FPGA1_QSFPA_RXN1" loc ="BA46"/>
<pin index="693" name="FPGA1_QSFPA_RXP1" loc ="BA45"/>
<pin index="694" name="FPGA1_QSFPA_TXN2" loc ="BB43"/>
<pin index="695" name="FPGA1_QSFPA_TXP2" loc ="BB42"/>
<pin index="696" name="FPGA1_QSFPA_RXN2" loc ="AW46"/>
<pin index="697" name="FPGA1_QSFPA_RXP2" loc ="AW45"/>
<pin index="698" name="FPGA1_QSFPA_TXN3" loc ="AW41"/>
<pin index="699" name="FPGA1_QSFPA_TXP3" loc ="AW40"/>
<pin index="700" name="FPGA1_QSFPA_RXN3" loc ="AV44"/>
<pin index="701" name="FPGA1_QSFPA_RXP3" loc ="AV43"/>
<pin index="702" name="CLK_GT5_N" loc ="AY39"/>
<pin index="703" name="CLK_GT5_P" loc ="AY38"/>
<pin index="704" name="CLK_QSFP0_N" loc ="BA41"/>
<pin index="705" name="CLK_QSFP0_P" loc ="BA40"/>
<pin index="706" name="FPGA1_QSFPB_INTL" iostandard="LVCMOS18" loc ="BE8"/>
<pin index="707" name="FPGA1_QSFPB_LPMODE" iostandard="LVCMOS18" loc ="BF9"/>
<pin index="708" name="FPGA1_QSFPB_MODPRSL" iostandard="LVCMOS18" loc ="BF7"/>
<pin index="709" name="FPGA1_QSFPB_MODSELL" iostandard="LVCMOS18" loc ="BF8"/>
<pin index="710" name="FPGA1_QSFPB_RESETL" iostandard="LVCMOS18" loc ="BE7"/>
<pin index="711" name="FPGA1_QSFPB_SCL" iostandard="LVCMOS18" loc ="BD11"/>
<pin index="712" name="FPGA1_QSFPB_SDA" iostandard="LVCMOS18" loc ="BE11"/>
<pin index="713" name="FPGA1_QSFPB_TXN0" loc ="AU41"/>
<pin index="714" name="FPGA1_QSFPB_TXP0" loc ="AU40"/>
<pin index="715" name="FPGA1_QSFPB_RXN0" loc ="AU46"/>
<pin index="716" name="FPGA1_QSFPB_RXP0" loc ="AU45"/>
<pin index="717" name="FPGA1_QSFPB_TXN1" loc ="AT39"/>
<pin index="718" name="FPGA1_QSFPB_TXP1" loc ="AT38"/>
<pin index="719" name="FPGA1_QSFPB_RXN1" loc ="AT44"/>
<pin index="720" name="FPGA1_QSFPB_RXP1" loc ="AT43"/>
<pin index="721" name="FPGA1_QSFPB_TXN2" loc ="AR41"/>
<pin index="722" name="FPGA1_QSFPB_TXP2" loc ="AR40"/>
<pin index="723" name="FPGA1_QSFPB_RXN2" loc ="AR46"/>
<pin index="724" name="FPGA1_QSFPB_RXP2" loc ="AR45"/>
<pin index="725" name="FPGA1_QSFPB_TXN3" loc ="AP39"/>
<pin index="726" name="FPGA1_QSFPB_TXP3" loc ="AP38"/>
<pin index="727" name="FPGA1_QSFPB_RXN3" loc ="AP44"/>
<pin index="728" name="FPGA1_QSFPB_RXP3" loc ="AP43"/>
<pin index="729" name="CLK_QSFP1_N" loc ="AV39"/>
<pin index="730" name="CLK_QSFP1_P" loc ="AV38"/>
<pin index="731" name="FPGA1_SATA_DEVICE0_RXN" loc ="AA46"/>
<pin index="732" name="FPGA1_SATA_DEVICE0_RXP" loc ="AA45"/>
<pin index="733" name="FPGA1_SATA_DEVICE0_TXN" loc ="AA41"/>
<pin index="734" name="FPGA1_SATA_DEVICE0_TXP" loc ="AA40"/>
<pin index="735" name="FPGA1_SATA_DEVICE1_RXN" loc ="W46"/>
<pin index="736" name="FPGA1_SATA_DEVICE1_RXP" loc ="W45"/>
<pin index="737" name="FPGA1_SATA_DEVICE1_TXN" loc ="W41"/>
<pin index="738" name="FPGA1_SATA_DEVICE1_TXP" loc ="W40"/>
<pin index="739" name="CLK_SATA1_N" loc ="AA37"/>
<pin index="740" name="CLK_SATA1_P" loc ="AA36"/>
<pin index="741" name="FPGA1_SATA_HOST0_RXN" loc ="AE3"/>
<pin index="742" name="FPGA1_SATA_HOST0_RXP" loc ="AE4"/>
<pin index="743" name="FPGA1_SATA_HOST0_TXN" loc ="AE8"/>
<pin index="744" name="FPGA1_SATA_HOST0_TXP" loc ="AE9"/>
<pin index="745" name="FPGA1_SATA_HOST1_RXN" loc ="AD1"/>
<pin index="746" name="FPGA1_SATA_HOST1_RXP" loc ="AD2"/>
<pin index="747" name="FPGA1_SATA_HOST1_TXN" loc ="AD6"/>
<pin index="748" name="FPGA1_SATA_HOST1_TXP" loc ="AD7"/>
<pin index="749" name="FPGA1_SATA_HOST2_RXN" loc ="AC3"/>
<pin index="750" name="FPGA1_SATA_HOST2_RXP" loc ="AC4"/>
<pin index="751" name="FPGA1_SATA_HOST2_TXN" loc ="AC8"/>
<pin index="752" name="FPGA1_SATA_HOST2_TXP" loc ="AC9"/>
<pin index="753" name="FPGA1_SATA_HOST3_RXN" loc ="AB1"/>
<pin index="754" name="FPGA1_SATA_HOST3_RXP" loc ="AB2"/>
<pin index="755" name="FPGA1_SATA_HOST3_TXN" loc ="AB6"/>
<pin index="756" name="FPGA1_SATA_HOST3_TXP" loc ="AB7"/>
<pin index="757" name="FPGA1_SATA_HOST4_RXN" loc ="W3"/>
<pin index="758" name="FPGA1_SATA_HOST4_RXP" loc ="W4"/>
<pin index="759" name="FPGA1_SATA_HOST4_TXN" loc ="W8"/>
<pin index="760" name="FPGA1_SATA_HOST4_TXP" loc ="W9"/>
<pin index="761" name="FPGA1_SATA_HOST5_RXN" loc ="Y1"/>
<pin index="762" name="FPGA1_SATA_HOST5_RXP" loc ="Y2"/>
<pin index="763" name="FPGA1_SATA_HOST5_TXN" loc ="Y6"/>
<pin index="764" name="FPGA1_SATA_HOST5_TXP" loc ="Y7"/>
<pin index="765" name="FPGA1_SATA_HOST6_RXN" loc ="AA3"/>
<pin index="766" name="FPGA1_SATA_HOST6_RXP" loc ="AA4"/>
<pin index="767" name="FPGA1_SATA_HOST6_TXN" loc ="AA8"/>
<pin index="768" name="FPGA1_SATA_HOST6_TXP" loc ="AA9"/>
<pin index="769" name="FPGA1_SATA_HOST7_RXN" loc ="Y44"/>
<pin index="770" name="FPGA1_SATA_HOST7_RXP" loc ="Y43"/>
<pin index="771" name="FPGA1_SATA_HOST7_TXN" loc ="Y39"/>
<pin index="772" name="FPGA1_SATA_HOST7_TXP" loc ="Y38"/>
<pin index="773" name="CLK_SATA0_N" loc ="Y10"/>
<pin index="774" name="CLK_SATA0_P" loc ="Y11"/>
<pin index="775" name="CLK_SATA2_N" loc ="AD10"/>
<pin index="776" name="CLK_SATA2_P" loc ="AD11"/>
<pin index="777" name="FPGA1_DP0_TXN" loc ="U41"/>
<pin index="778" name="FPGA1_DP0_TXP" loc ="U40"/>
<pin index="779" name="FPGA1_DP1_TXN" loc ="T39"/>
<pin index="780" name="FPGA1_DP1_TXP" loc ="T38"/>
<pin index="781" name="FPGA1_DP2_TXN" loc ="R41"/>
<pin index="782" name="FPGA1_DP2_TXP" loc ="R40"/>
<pin index="783" name="FPGA1_DP_CLKN" iostandard="LVCMOS18" loc ="BB7"/>
<pin index="784" name="FPGA1_DP_CLKP" iostandard="LVCMOS18" loc ="BA7"/>
<pin index="785" name="FPGA1_DP_HPD" iostandard="LVCMOS18" loc ="BC28"/>
<pin index="786" name="FPGA1_DP_I2C_SCL" iostandard="LVCMOS18" loc ="BC7"/>
<pin index="787" name="FPGA1_DP_I2C_SDA" iostandard="LVCMOS18" loc ="BC8"/>
<pin index="788" name="FPGA1_DP_SCL" iostandard="LVCMOS18" loc ="BB10"/>
<pin index="789" name="FPGA1_DP_SDA" iostandard="LVCMOS18" loc ="BB11"/>
<pin index="790" name="FPGA1_FF0_CLK_TO_FPGA_N" loc ="AL37"/>
<pin index="791" name="FPGA1_FF0_CLK_TO_FPGA_P" loc ="AL36"/>
<pin index="792" name="FPGA1_FF0_INTL_I2C_MST_SLV" iostandard="LVCMOS12" drive="8" loc ="V31"/>
<pin index="793" name="FPGA1_FF0_PRESENTL_1_2V" iostandard="LVCMOS12" drive="8" loc ="R28"/>
<pin index="794" name="FPGA1_FF0_RESET" iostandard="LVCMOS12" drive="8" loc ="T30"/>
<pin index="795" name="FPGA1_FF0_RX_1N" loc ="AJ46"/>
<pin index="796" name="FPGA1_FF0_RX_1P" loc ="AJ45"/>
<pin index="797" name="FPGA1_FF0_RX_2N" loc ="AH44"/>
<pin index="798" name="FPGA1_FF0_RX_2P" loc ="AH43"/>
<pin index="799" name="FPGA1_FF0_RX_3N" loc ="AG46"/>
<pin index="800" name="FPGA1_FF0_RX_3P" loc ="AG45"/>
<pin index="801" name="FPGA1_FF0_RX_4N" loc ="AF44"/>
<pin index="802" name="FPGA1_FF0_RX_4P" loc ="AF43"/>
<pin index="803" name="FPGA1_FF0_SCL" iostandard="LVCMOS12" drive="8" loc ="L29"/>
<pin index="804" name="FPGA1_FF0_SDA" iostandard="LVCMOS12" drive="8" loc ="H38"/>
<pin index="805" name="FPGA1_FF0_SELECTL_MODSEL" iostandard="LVCMOS12" drive="8" loc ="U30"/>
<pin index="806" name="FPGA1_FF0_TX_1N" loc ="AJ41"/>
<pin index="807" name="FPGA1_FF0_TX_1P" loc ="AJ40"/>
<pin index="808" name="FPGA1_FF0_TX_2N" loc ="AH39"/>
<pin index="809" name="FPGA1_FF0_TX_2P" loc ="AH38"/>
<pin index="810" name="FPGA1_FF0_TX_3N" loc ="AG41"/>
<pin index="811" name="FPGA1_FF0_TX_3P" loc ="AG40"/>
<pin index="812" name="FPGA1_FF0_TX_4N" loc ="AF39"/>
<pin index="813" name="FPGA1_FF0_TX_4P" loc ="AF38"/>
<pin index="814" name="FPGA1_FF1_CLK_TO_FPGA_N" loc ="AR37"/>
<pin index="815" name="FPGA1_FF1_CLK_TO_FPGA_P" loc ="AR36"/>
<pin index="816" name="FPGA1_FF1_INTL_I2C_MST_SLV" iostandard="LVCMOS12" drive="8" loc ="E37"/>
<pin index="817" name="FPGA1_FF1_PRESENTL_1_2V" iostandard="LVCMOS12" drive="8" loc ="H26"/>
<pin index="818" name="FPGA1_FF1_RESET" iostandard="LVCMOS12" drive="8" loc ="M26"/>
<pin index="819" name="FPGA1_FF1_RX_1N" loc ="AN46"/>
<pin index="820" name="FPGA1_FF1_RX_1P" loc ="AN45"/>
<pin index="821" name="FPGA1_FF1_RX_2N" loc ="AM44"/>
<pin index="822" name="FPGA1_FF1_RX_2P" loc ="AM43"/>
<pin index="823" name="FPGA1_FF1_RX_3N" loc ="AL46"/>
<pin index="824" name="FPGA1_FF1_RX_3P" loc ="AL45"/>
<pin index="825" name="FPGA1_FF1_RX_4N" loc ="AK44"/>
<pin index="826" name="FPGA1_FF1_RX_4P" loc ="AK43"/>
<pin index="827" name="FPGA1_FF1_SCL" iostandard="LVCMOS12" drive="8" loc ="B27"/>
<pin index="828" name="FPGA1_FF1_SDA" iostandard="LVCMOS12" drive="8" loc ="A34"/>
<pin index="829" name="FPGA1_FF1_SELECTL_MODSEL" iostandard="LVCMOS12" drive="8" loc ="F38"/>
<pin index="830" name="FPGA1_FF1_TX_1N" loc ="AN41"/>
<pin index="831" name="FPGA1_FF1_TX_1P" loc ="AN40"/>
<pin index="832" name="FPGA1_FF1_TX_2N" loc ="AM39"/>
<pin index="833" name="FPGA1_FF1_TX_2P" loc ="AM38"/>
<pin index="834" name="FPGA1_FF1_TX_3N" loc ="AL41"/>
<pin index="835" name="FPGA1_FF1_TX_3P" loc ="AL40"/>
<pin index="836" name="FPGA1_FF1_TX_4N" loc ="AK39"/>
<pin index="837" name="FPGA1_FF1_TX_4P" loc ="AK38"/>

<pin index="838" name="HESTOOL_RESET_N" iostandard="LVCMOS18" loc ="AL27"/>
	
</pins>
</part_info>


