#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Mon Sep 12 18:41:18 2022
# Process ID: 65758
# Current directory: /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest
# Command line: vivado
# Log file: /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/vivado.log
# Journal file: /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/vivado.jou
#-----------------------------------------------------------
start_gui
create_project project_1 /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1 -part xczu19eg-ffvc1760-2-e
add_files -scan_for_includes {/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/fifos/NV_NVDLA_CDP_RDMA_lat_fifo.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/fifos/NV_NVDLA_PDP_RDMA_lat_fifo.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/fifos/NV_NVDLA_SDP_ERDMA_cq_lib.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/fifos/NV_NVDLA_SDP_ERDMA_lat_fifo_lib.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/fifos/NV_NVDLA_CDP_DP_sumpd_fifo.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/fifos/NV_NVDLA_CDP_DP_data_fifo.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/fifos/NV_NVDLA_CDP_WDMA_dat_fifo.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/fifos/NV_NVDLA_PDP_SDPIN_ro_fifo.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/fifos/NV_NVDLA_CDMA_WT_8ATMM_fifo.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/fifos/NV_NVDLA_SDP_BRDMA_lat_fifo_lib.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/fifos/NV_NVDLA_SDP_NRDMA_lat_fifo_lib.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/fifos/NV_NVDLA_SDP_MRDMA_cq_lib.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/fifos/NV_NVDLA_SDP_NRDMA_cq_lib.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/fifos/NV_NVDLA_CDP_RDMA_ro_fifo.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/fifos/NV_NVDLA_SDP_MRDMA_EG_lat_fifo_lib.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/fifos/NV_NVDLA_PDP_RDMA_ro_fifo.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/fifos/NV_NVDLA_CDP_DP_intpinfo_fifo.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/fifos/NV_NVDLA_SDP_BRDMA_cq_lib.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/fifos/NV_NVDLA_PDP_WDMA_DAT_fifo.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/vlibs/sync3d_c_ppp.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/vlibs/assertion_header.vh /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/vlibs/CKLNQD12.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/vlibs/HLS_uint16_to_fp17.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/vlibs/oneHotClk_async_write_clock.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/vlibs/HLS_fp17_sub.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/vlibs/NV_NVDLA_CDP_HLS_ocvt.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/vlibs/p_SSYNC3DO.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/vlibs/HLS_fp17_to_fp16.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/vlibs/NV_BLKBOX_SINK.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/vlibs/NV_NVDLA_CDP_HLS_icvt.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/vlibs/p_SSYNC3DO_S_PPP.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/vlibs/HLS_fp17_add.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/vlibs/p_STRICTSYNC3DOTM_C_PPP.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/vlibs/NV_BLKBOX_SRC0_X.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/vlibs/NV_BLKBOX_SRC0.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/vlibs/PGAOPV_AN2D2PO4.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/vlibs/HLS_fp32_to_fp16.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/vlibs/NV_NVDLA_HLS_saturate.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/vlibs/NV_CLK_gate_power.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/vlibs/MUX2HDD2.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/vlibs/p_SDFCNQD1PO4.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/vlibs/HLS_fp32_sub.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/vlibs/HLS_cdp_icvt.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/vlibs/p_SSYNC3DO_C_PPP.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/vlibs/oneHotClk_async_read_clock.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/vlibs/sync3d_s_ppp.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/vlibs/HLS_cdp_ocvt.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/vlibs/HLS_fp17_mul.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/vlibs/p_SSYNC2DO_C_PP.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/vlibs/assertion_task.vh /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/vlibs/sync_reset.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/vlibs/PGAOPV_INVD2PO4.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/vlibs/ScanShareSel_JTAG_reg_ext_cg.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/vlibs/sync2d_c_pp.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/vlibs/LNQD1PO4.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/vlibs/NV_NVDLA_HLS_shiftleftsu.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/vlibs/HLS_fp32_add.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/vlibs/NV_DW_lsd.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/vlibs/NV_NVDLA_HLS_shiftrightsatsu.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/vlibs/PGAOPV_DFCNQD2PO4.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/vlibs/NV_NVDLA_HLS_shiftrightusz.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/vlibs/NV_DW_minmax.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/vlibs/SDFCNQD1.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/vlibs/HLS_fp17_to_fp32.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/vlibs/OR2D1.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/vlibs/AN2D4PO4.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/vlibs/HLS_fp32_to_fp17.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/vlibs/NV_BLKBOX_BUFFER.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/vlibs/SDFSNQD1.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/vlibs/sync3d.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/vlibs/CKLNQD12PO4.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/vlibs/SDFQD1.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/vlibs/NV_DW02_tree.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/vlibs/MUX2D4.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/vlibs/NV_NVDLA_HLS_shiftrightss.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/vlibs/HLS_fp16_to_fp32.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/vlibs/NV_NVDLA_HLS_shiftrightsu.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/vlibs/HLS_fp32_mul.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/vlibs/HLS_fp16_to_fp17.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/include/NV_NVDLA_MCIF_define.vh /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/include/simulate_x_tick.vh /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/include/NV_HWACC_NVDLA_tick_defines.vh /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/pdp/NV_NVDLA_PDP_slcg.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/pdp/NV_NVDLA_PDP_CORE_cal1d.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_SDP_HLS_c.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/cdma/NV_NVDLA_CDMA_IMG_sg2pack_fifo.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/retiming/NV_NVDLA_RT_csc2cmac_a.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/nocif/NV_NVDLA_DMAIF_wr.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/cmac/NV_NVDLA_CMAC_CORE_mac.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/retiming/NV_NVDLA_RT_cmac_b2cacc.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_SDP_MRDMA_gate.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/retiming/NV_NVDLA_RT_cmac_a2cacc.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_rdma.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_cdp.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/csc/NV_NVDLA_CSC_WL_dec.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_sdp.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_SDP_HLS_Y_inp_top.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/pdp/NV_NVDLA_PDP_RDMA_cq.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/top/NV_NVDLA_partition_m.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_bufferin.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/cmac/NV_NVDLA_CMAC_CORE_rt_in.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_INTP_unit.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/cmac/NV_NVDLA_CMAC_reg.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/csc/NV_NVDLA_csc.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/retiming/NV_NVDLA_RT_csb2cmac.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/glb/NV_NVDLA_glb.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_WRITE_eg.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_SDP_cmux.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/rubik/NV_NVDLA_RUBIK_slcg.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/nocif/NV_NVDLA_DMAIF_rdrsp.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/cdma/NV_NVDLA_CDMA_regfile.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_eg.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_SDP_WDMA_dat.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_SDP_REG_dual.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_REG_dual.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_READ_ig.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/rubik/NV_NVDLA_RUBIK_fifo.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/retiming/NV_NVDLA_RT_csc2cmac_b.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/csc/NV_NVDLA_CSC_dl.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/cdma/NV_NVDLA_CDMA_WT_sp_arb.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_eg.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/cfgrom/NV_NVDLA_CFGROM_rom.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/pdp/NV_NVDLA_PDP_WDMA_cmd.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/pdp/NV_NVDLA_PDP_core.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/top/NV_NVDLA_partition_c.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_REG_single.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_SDP_CORE_pack.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/nocif/NV_NVDLA_MCIF_read.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_SDP_RDMA_pack.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/cbuf/NV_NVDLA_cbuf.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/csc/NV_NVDLA_CSC_dual_reg.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/pdp/NV_NVDLA_PDP_CORE_preproc.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/cdma/NV_NVDLA_CDMA_shared_buffer.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_WRITE_IG_cvt.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_LUT_ctrl.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_SDP_ERDMA_gate.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/cacc/NV_NVDLA_CACC_assembly_buffer.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/cdma/NV_NVDLA_CDMA_single_reg.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/cdma/NV_NVDLA_CDMA_dual_reg.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/pdp/NV_NVDLA_PDP_RDMA_ig.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_READ_IG_cvt.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_SDP_HLS_lut_line.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/rubik/NV_NVDLA_RUBIK_regfile.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_SDP_nrdma.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_SDP_HLS_X_int_mul.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_nan.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_WRITE_IG_arb.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/glb/NV_NVDLA_GLB_CSB_reg.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_slcg.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_syncfifo.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/cacc/NV_NVDLA_CACC_delivery_buffer.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/cmac/NV_NVDLA_CMAC_core.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_SDP_WDMA_unpack.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_SDP_HLS_Y_int_cvt.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/top/NV_NVDLA_partition_o.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_dp.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/nocif/NV_NVDLA_MCIF_CSB_reg.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/cmac/NV_NVDLA_CMAC_CORE_cfg.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_SDP_RDMA_REG_dual.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_SDP_RDMA_unpack.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_bufferin_tp1.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/rubik/NV_NVDLA_RUBIK_wrdma_data.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/car/NV_NVDLA_ssync3d_c.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_reg.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/retiming/NV_NVDLA_RT_csb2cacc.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/cmac/NV_NVDLA_cmac.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/pdp/NV_NVDLA_PDP_CORE_cal2d.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_READ_eg.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_intp.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/nocif/NV_NVDLA_NOCIF_dram.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/rubik/NV_NVDLA_RUBIK_seq_gen.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/cdp/int_sum_block_tp1.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/pdp/NV_NVDLA_PDP_wdma.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/retiming/NV_NVDLA_RT_sdp2nocif.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/glb/NV_NVDLA_GLB_csb.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/cdma/NV_NVDLA_CDMA_CVT_cell.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/cdma/NV_NVDLA_CDMA_IMG_ctrl.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/cdma/NV_NVDLA_CDMA_wg.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/cdma/NV_NVDLA_CDMA_DC_fifo.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/nocif/NV_NVDLA_nocif.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/cdma/NV_NVDLA_CDMA_status.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_ig.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/cacc/NV_NVDLA_CACC_delivery_ctrl.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/bdma/NV_NVDLA_BDMA_gate.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_read.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/csc/NV_NVDLA_CSC_slcg.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_write.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_SDP_MRDMA_eg.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_SDP_RDMA_EG_ro.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/cdp/fp_sum_block.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/pdp/NV_NVDLA_PDP_RDMA_REG_single.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_SDP_CORE_y.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_eg.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_SDP_HLS_C_int.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_WRITE_cq.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/cmac/NV_NVDLA_CMAC_CORE_slcg.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_SDP_MRDMA_EG_cmd.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_SDP_core.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_SDP_HLS_lut_expn.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/csc/NV_NVDLA_CSC_pra_cell.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_SDP_HLS_Y_int_mul.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/pdp/NV_NVDLA_PDP_RDMA_reg.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/cdma/NV_NVDLA_CDMA_WG_fifo.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/retiming/NV_NVDLA_RT_cacc2glb.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/glb/NV_NVDLA_GLB_fc.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_IG_cvt.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/cdma/NV_NVDLA_CDMA_img.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_SDP_mrdma.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_mul.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/rubik/NV_NVDLA_RUBIK_wr_req.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_SDP_WDMA_intr.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/cdma/NV_NVDLA_CDMA_slcg.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/rubik/NV_NVDLA_RUBIK_dr2drc.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_IG_bpt.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_SDP_WDMA_DAT_in.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/cacc/NV_NVDLA_cacc.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_cvtout.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/pdp/NV_NVDLA_PDP_RDMA_eg.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_SDP_HLS_Y_cvt_top.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/pdp/cal1d_fp16_pool_sum.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/pdp/NV_NVDLA_pdp.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/nocif/NV_NVDLA_MCIF_csb.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_SDP_RDMA_eg.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/cacc/NV_NVDLA_CACC_dual_reg.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/bdma/NV_NVDLA_BDMA_cq.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_SDP_MRDMA_EG_din.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/cmac/NV_NVDLA_CMAC_CORE_active.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/car/NV_NVDLA_core_reset.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_READ_IG_bpt.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/cacc/NV_NVDLA_CACC_slcg.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_SDP_HLS_Y_idx_top.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_SDP_HLS_Y_int_inp.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_IG_arb.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/cdma/NV_NVDLA_CDMA_WT_wgs_fifo.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/cdma/NV_NVDLA_CDMA_cvt.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/rubik/NV_NVDLA_RUBIK_rf_wcmd.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_REG_dual.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/rubik/NV_NVDLA_RUBIK_intr.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/bdma/NV_NVDLA_BDMA_reg.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_SDP_HLS_x2_int.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/cfgrom/NV_NVDLA_cfgrom.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/rubik/NV_NVDLA_rubik.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_WRITE_IG_bpt.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/cdma/NV_NVDLA_CDMA_dc.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/bdma/NV_NVDLA_BDMA_load.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_SDP_HLS_x1_int.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/pdp/NV_NVDLA_PDP_WDMA_dat.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/cacc/NV_NVDLA_CACC_assembly_ctrl.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/cmac/NV_NVDLA_CMAC_CORE_rt_out.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_SDP_brdma.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/apb2csb/NV_NVDLA_apb2csb.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/cacc/NV_NVDLA_CACC_calculator.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/csc/NV_NVDLA_CSC_wl.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/pdp/fp16_4add.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/car/NV_NVDLA_sync3d.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/pdp/NV_NVDLA_PDP_REG_single.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_reg.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/cdma/NV_NVDLA_CDMA_IMG_sg.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_SDP_RDMA_ig.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_SDP_CORE_Y_lut.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_SDP_REG_single.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/rubik/NV_NVDLA_RUBIK_single_reg.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/rubik/NV_NVDLA_RUBIK_rf_ctrl.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_IG_cvt.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/top/NV_NVDLA_partition_p.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_ig.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_READ_IG_arb.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/rubik/NV_NVDLA_RUBIK_dma.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_SDP_CORE_unpack.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/rubik/NV_NVDLA_RUBIK_rf_core.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_SDP_CORE_gate.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/rubik/NV_NVDLA_RUBIK_dual_reg.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_cq.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/bdma/NV_NVDLA_bdma.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/cdma/NV_NVDLA_CDMA_IMG_fifo.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_SDP_HLS_Y_int_idx.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_LUT_CTRL_unit.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/pdp/NV_NVDLA_PDP_nan.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_SDP_wdma.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_cvtin.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/nocif/NV_NVDLA_mcif.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/car/NV_NVDLA_ssync3d.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/bdma/NV_NVDLA_BDMA_csb.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/csc/NV_NVDLA_CSC_SG_wt_fifo.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/car/NV_NVDLA_sync3d_c.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/csc/NV_NVDLA_CSC_sg.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_SDP_BRDMA_gate.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_READ_IG_spt.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/cacc/NV_NVDLA_CACC_single_reg.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_SDP_WDMA_gate.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/cdma/NV_NVDLA_CDMA_wt.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_sum.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_RDMA_cq.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/cdp/int_sum_block.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_SDP_MRDMA_ig.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/csc/NV_NVDLA_CSC_regfile.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/cdma/NV_NVDLA_cdma.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_SDP_RDMA_dmaif.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/car/NV_NVDLA_reset.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/cacc/NV_NVDLA_CACC_regfile.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_SDP_RDMA_reg.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_wdma.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/cdma/NV_NVDLA_CDMA_dma_mux.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/csb_master/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_SDP_rdma.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/nocif/NV_NVDLA_MCIF_write.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/nocif/NV_NVDLA_MCIF_READ_IG_arb.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_SDP_NRDMA_gate.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_lut.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_SDP_reg.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_SDP_HLS_sync2data.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/csc/NV_NVDLA_CSC_SG_dat_fifo.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_SDP_HLS_prelu.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_SDP_HLS_X_int_trt.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/car/NV_NVDLA_sync3d_s.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/csc/NV_NVDLA_CSC_single_reg.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_WRITE_ig.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/cdp/fp_format_cvt.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/pdp/NV_NVDLA_PDP_RDMA_REG_dual.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_SDP_erdma.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_WRITE_IG_spt.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/pdp/NV_NVDLA_PDP_rdma.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_SDP_HLS_Y_int_alu.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_ig.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/cmac/NV_NVDLA_CMAC_REG_single.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_REG_single.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/cdma/NV_NVDLA_CDMA_WT_fifo.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_SDP_WDMA_cmd.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/cdma/NV_NVDLA_CDMA_IMG_pack.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/nocif/NV_NVDLA_DMAIF_rdreq.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/bdma/NV_NVDLA_BDMA_store.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_SDP_WDMA_DAT_out.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/nocif/NV_NVDLA_MCIF_WRITE_IG_bpt.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_SDP_HLS_X_int_relu.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_SDP_HLS_Y_int_core.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_SDP_HLS_X_int_alu.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/top/NV_NVDLA_partition_a.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/cdma/NV_NVDLA_CDMA_WT_wrr_arb.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/glb/NV_NVDLA_GLB_ic.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/cdp/NV_NVDLA_CDP_DP_MUL_unit.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_SDP_MRDMA_EG_dout.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/rubik/NV_NVDLA_RUBIK_wrdma_cmd.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/rubik/NV_NVDLA_RUBIK_rf_rcmd.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/nocif/NV_NVDLA_XXIF_libs.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/cacc/NV_NVDLA_CACC_CALC_int8.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/pdp/NV_NVDLA_PDP_CORE_unit1d.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/csb_master/NV_NVDLA_csb_master.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/pdp/NV_NVDLA_PDP_reg.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_SDP_HLS_relu.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/cmac/NV_NVDLA_CMAC_REG_dual.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/nocif/NV_NVDLA_NOCIF_DRAM_READ_cq.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/sdp/NV_NVDLA_SDP_RDMA_REG_single.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/top/NV_nvdla.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/nvdla/pdp/NV_NVDLA_PDP_REG_dual.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/rams/fpga/model/nv_ram_rws_128x128.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/rams/fpga/model/nv_ram_rwsp_32x32.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/rams/fpga/model/nv_ram_rws_256x128.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/rams/fpga/model/nv_ram_rws_16x272.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/rams/fpga/model/nv_ram_rws_128x32.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/rams/fpga/model/nv_ram_rws_64x128.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/rams/fpga/model/nv_ram_rwsthp_20x32.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/rams/fpga/model/nv_ram_rwsp_160x16.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/rams/fpga/model/nv_ram_rwsp_61x65.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/rams/fpga/model/nv_ram_rwsp_4x64.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/rams/fpga/model/nv_ram_rws_32x272.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/rams/fpga/model/nv_ram_rwsp_61x514.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/rams/fpga/model/nv_ram_rws_64x1024.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/rams/fpga/model/nv_ram_rwsthp_80x9.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/rams/fpga/model/nv_ram_rws_128x256.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/rams/fpga/model/nv_ram_rwsp_128x6.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/rams/fpga/model/nv_ram_rws_32x32.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/rams/fpga/model/nv_ram_rws_32x768.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/rams/fpga/model/nv_ram_rwsp_32x256.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/rams/fpga/model/nv_ram_rws_64x64.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/rams/fpga/model/nv_ram_rwsp_256x16.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/rams/fpga/model/nv_ram_rws_256x256.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/rams/fpga/model/nv_ram_rwsp_256x14.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/rams/fpga/model/nv_ram_rwsthp_80x15.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/rams/fpga/model/nv_ram_rws_64x512.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/rams/fpga/model/nv_ram_rwsp_8x257.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/rams/fpga/model/nv_ram_rwsthp_80x17.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/rams/fpga/model/nv_ram_rws_256x7.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/rams/fpga/model/nv_ram_rwsp_4x128.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/rams/fpga/model/nv_ram_rwsp_64x129.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/rams/fpga/model/nv_ram_rws_256x512.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/rams/fpga/model/nv_ram_rwsthp_80x36.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/rams/fpga/model/nv_ram_rws_256x3.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/rams/fpga/model/nv_ram_rws_512x256.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/rams/fpga/model/nv_ram_rws_32x16.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/rams/fpga/model/nv_ram_rws_64x1088.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/rams/fpga/model/nv_ram_rwsthp_80x72.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/rams/fpga/model/nv_ram_rwsp_256x257.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/rams/fpga/model/nv_ram_rws_32x544.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/rams/fpga/model/nv_ram_rwsp_245x514.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/rams/fpga/model/nv_ram_rwsp_80x514.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/rams/fpga/model/nv_ram_rws_32x128.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/rams/fpga/model/nv_ram_rwsp_32x129.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/rams/fpga/model/nv_ram_rws_64x10.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/rams/fpga/model/nv_ram_rwsp_16x256.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/rams/fpga/model/nv_ram_rwsp_8x65.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/rams/fpga/model/nv_ram_rwsp_160x514.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/rams/fpga/model/nv_ram_rwsthp_60x168.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/rams/fpga/model/nv_ram_rws_64x18.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/rams/fpga/model/nv_ram_rwsp_61x64.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/rams/fpga/model/nv_ram_rwsthp_60x21.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/rams/fpga/model/nv_ram_rwsthp_60x42.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/rams/fpga/model/nv_ram_rwsthp_60x84.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/rams/fpga/model/nv_ram_rwsp_16x16.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/rams/fpga/model/nv_ram_rws_16x256.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/rams/fpga/model/nv_ram_rwsp_16x14.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/rams/fpga/model/nv_ram_rwsp_16x65.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/rams/fpga/model/nv_ram_rwsthp_20x16.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/rams/fpga/model/nv_ram_rwsp_80x16.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/rams/fpga/model/nv_ram_rwst_256x8.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/rams/fpga/model/nv_ram_rws_32x512.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/rams/fpga/model/nv_ram_rwsthp_20x8.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/rams/fpga/model/nv_ram_rwsthp_20x4.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/rams/fpga/model/nv_ram_rws_512x128.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/rams/fpga/model/nv_ram_rwsp_80x256.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/rams/fpga/model/nv_ram_rwsp_8x129.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/rams/fpga/model/nv_ram_rwsp_80x65.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/rams/fpga/model/nv_ram_rws_512x64.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/rams/fpga/model/nv_ram_rwsp_256x11.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/rams/fpga/model/nv_ram_rws_128x18.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/rams/fpga/model/nv_ram_rws_16x128.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/rams/fpga/model/nv_ram_rwsp_128x11.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/rams/fpga/model/nv_ram_rwsthp_80x18.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/rams/fpga/model/nv_ram_rws_128x64.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/rams/fpga/model/nv_ram_rwsp_20x289.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/rams/fpga/model/nv_ram_rws_16x64.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/rams/fpga/model/nv_ram_rws_128x60.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/rams/fpga/model/nv_ram_rwsp_160x65.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/rams/fpga/model/nv_ram_rws_64x116.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/rams/fpga/model/nv_ram_rwsp_64x14.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/rams/fpga/model/nv_ram_rwsthp_19x32.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/rams/fpga/model/nv_ram_rwsp_64x16.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/rams/fpga/model/nv_ram_rws_32x256.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/rams/fpga/model/nv_ram_rws_128x512.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/rams/fpga/model/nv_ram_rwsp_80x14.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/rams/fpga/model/nv_ram_rwsthp_19x4.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/rams/fpga/model/nv_ram_rwsp_128x257.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/rams/fpga/model/nv_ram_rwsthp_19x80.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/rams/fpga/model/nv_ram_rws_32x64.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/rams/fpga/model/nv_ram_rws_256x64.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/rams/fpga/model/nv_ram_rws_64x32.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/rams/fpga/model/nv_ram_rws_512x512.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/vmod/rams/fpga/model/nv_ram_rws_64x256.v /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/nvdla_rtl/NV_nvdla_wrapper.v}
import_files -force
import_files -fileset constrs_1 -force -norecurse /home/sy/work/nvdla_prj/vivado_nvdla_prj/Z920_PCIe_AXI_DDR4.xdc
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top NV_nvdla_wrapper [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
set_property include_dirs /home/sy/work/nvdla_prj/vivado_nvdla_prj/nvdla_rtl/vmod/include [current_fileset]
set_property verilog_define {VLIB_BYPASS_POWER_CG NV_FPGA_FIFOGEN FIFOGEN_MASTER_CLK_GATING_DISABLED FPGA SYNTHESIS} [current_fileset]
update_ip_catalog
update_ip_catalog
update_compile_order -fileset sources_1
ipx::package_project -root_dir /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs -vendor user.org -library user -taxonomy /UserIP
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property  ip_repo_paths  /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs [current_project]
update_ip_catalog
source ../temp.tcl
update_compile_order -fileset sources_1
make_wrapper -files [get_files /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/z920_nvdla_ps.bd] -top
add_files -norecurse /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/hdl/z920_nvdla_ps_wrapper.v
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top z920_nvdla_ps_wrapper [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
set_property synth_checkpoint_mode None [get_files  /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/z920_nvdla_ps.bd]
generate_target all [get_files  /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/z920_nvdla_ps.bd]
export_ip_user_files -of_objects [get_files /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/z920_nvdla_ps.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/z920_nvdla_ps.bd] -directory /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.ip_user_files -ipstatic_source_dir /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.cache/compile_simlib/modelsim} {questa=/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.cache/compile_simlib/questa} {ies=/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.cache/compile_simlib/ies} {xcelium=/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.cache/compile_simlib/xcelium} {vcs=/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.cache/compile_simlib/vcs} {riviera=/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
launch_runs synth_1 -jobs 24
wait_on_run synth_1
open_run synth_1 -name synth_1
launch_runs impl_1 -jobs 24
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 24
wait_on_run synth_1
close_design
reset_run synth_1
launch_runs synth_1 -jobs 24
wait_on_run synth_1
open_run synth_1 -name synth_1
launch_runs impl_1 -jobs 24
wait_on_run impl_1
close_design
open_run impl_1
open_run synth_1 -name synth_1
report_utilization -name utilization_1
current_design impl_1
report_utilization -name utilization_1
launch_runs impl_1 -to_step write_bitstream -jobs 24
wait_on_run impl_1
open_bd_design {/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/z920_nvdla_ps.bd}
current_design synth_1
report_utilization -name utilization_2
open_bd_design {/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/z920_nvdla_ps.bd}
config_ip_cache -clear_output_repo
export_ip_user_files -of_objects [get_files project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/z920_nvdla_ps_ddr4_0_0.xci] -no_script -sync -force -quiet
ls
ls project1
export_ip_user_files -of_objects [get_files ./project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/z920_nvdla_ps_ddr4_0_0.xci] -no_script -sync -force -quiet
create_ip_run -force [get_files -of_objects [get_fileset sources_1] ./project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/ip/z920_nvdla_ps_ddr4_0_0/z920_nvdla_ps_ddr4_0_0.xci]
file mkdir /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.sdk
write_hwdef -force  -file /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.sdk/z920_nvdla_ps_wrapper.hdf
launch_sdk -workspace /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.sdk -hwspec /home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.sdk/z920_nvdla_ps_wrapper.hdf
open_bd_design {/home/sy/work/nvdla_prj/vivado_nvdla_prj/z920_ps_nvdla_latest/project_1/project_1.srcs/sources_1/bd/z920_nvdla_ps/z920_nvdla_ps.bd}
ls
write_bd_tcl ./
write_bd_tcl z920_nvdla_system.tcl
