// Seed: 1550401673
module module_0;
  assign id_1 = 1;
endmodule
module module_1 (
    output logic id_0,
    input tri0 id_1,
    output supply0 id_2
);
  wire id_4;
  always @(id_4 or 1 & 1) begin
    $display(id_4 == 1);
    id_0 = #id_5((id_5)) ** $display(1);
  end
  module_0();
endmodule
module module_2 (
    input uwire id_0,
    output wand id_1,
    input supply0 id_2,
    input supply1 id_3,
    input supply1 id_4,
    inout wor id_5,
    input tri0 id_6,
    input wor id_7,
    input supply1 id_8,
    input tri1 id_9,
    output tri id_10,
    input tri id_11,
    output wire id_12,
    input tri id_13,
    input supply0 id_14,
    input tri1 id_15,
    output wire id_16
);
  assign id_16 = (~id_7);
  module_0();
endmodule
