
LiDAR Factory JIG.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007764  080001c4  080001c4  000101c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000e8  08007928  08007928  00017928  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007a10  08007a10  00020014  2**0
                  CONTENTS
  4 .ARM          00000008  08007a10  08007a10  00017a10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007a18  08007a18  00020014  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007a18  08007a18  00017a18  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007a1c  08007a1c  00017a1c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000014  20000000  08007a20  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000a98  20000014  08007a34  00020014  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000aac  08007a34  00020aac  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020014  2**0
                  CONTENTS, READONLY
 12 .debug_info   000162ce  00000000  00000000  00020044  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000038bb  00000000  00000000  00036312  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000011e8  00000000  00000000  00039bd0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001060  00000000  00000000  0003adb8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002840f  00000000  00000000  0003be18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001a0a6  00000000  00000000  00064227  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ed884  00000000  00000000  0007e2cd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0016bb51  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004864  00000000  00000000  0016bba4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c4 <__do_global_dtors_aux>:
 80001c4:	b510      	push	{r4, lr}
 80001c6:	4c05      	ldr	r4, [pc, #20]	; (80001dc <__do_global_dtors_aux+0x18>)
 80001c8:	7823      	ldrb	r3, [r4, #0]
 80001ca:	b933      	cbnz	r3, 80001da <__do_global_dtors_aux+0x16>
 80001cc:	4b04      	ldr	r3, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x1c>)
 80001ce:	b113      	cbz	r3, 80001d6 <__do_global_dtors_aux+0x12>
 80001d0:	4804      	ldr	r0, [pc, #16]	; (80001e4 <__do_global_dtors_aux+0x20>)
 80001d2:	f3af 8000 	nop.w
 80001d6:	2301      	movs	r3, #1
 80001d8:	7023      	strb	r3, [r4, #0]
 80001da:	bd10      	pop	{r4, pc}
 80001dc:	20000014 	.word	0x20000014
 80001e0:	00000000 	.word	0x00000000
 80001e4:	08007910 	.word	0x08007910

080001e8 <frame_dummy>:
 80001e8:	b508      	push	{r3, lr}
 80001ea:	4b03      	ldr	r3, [pc, #12]	; (80001f8 <frame_dummy+0x10>)
 80001ec:	b11b      	cbz	r3, 80001f6 <frame_dummy+0xe>
 80001ee:	4903      	ldr	r1, [pc, #12]	; (80001fc <frame_dummy+0x14>)
 80001f0:	4803      	ldr	r0, [pc, #12]	; (8000200 <frame_dummy+0x18>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	bd08      	pop	{r3, pc}
 80001f8:	00000000 	.word	0x00000000
 80001fc:	20000018 	.word	0x20000018
 8000200:	08007910 	.word	0x08007910

08000204 <__aeabi_uldivmod>:
 8000204:	b953      	cbnz	r3, 800021c <__aeabi_uldivmod+0x18>
 8000206:	b94a      	cbnz	r2, 800021c <__aeabi_uldivmod+0x18>
 8000208:	2900      	cmp	r1, #0
 800020a:	bf08      	it	eq
 800020c:	2800      	cmpeq	r0, #0
 800020e:	bf1c      	itt	ne
 8000210:	f04f 31ff 	movne.w	r1, #4294967295
 8000214:	f04f 30ff 	movne.w	r0, #4294967295
 8000218:	f000 b974 	b.w	8000504 <__aeabi_idiv0>
 800021c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000220:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000224:	f000 f806 	bl	8000234 <__udivmoddi4>
 8000228:	f8dd e004 	ldr.w	lr, [sp, #4]
 800022c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000230:	b004      	add	sp, #16
 8000232:	4770      	bx	lr

08000234 <__udivmoddi4>:
 8000234:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000238:	9d08      	ldr	r5, [sp, #32]
 800023a:	4604      	mov	r4, r0
 800023c:	468e      	mov	lr, r1
 800023e:	2b00      	cmp	r3, #0
 8000240:	d14d      	bne.n	80002de <__udivmoddi4+0xaa>
 8000242:	428a      	cmp	r2, r1
 8000244:	4694      	mov	ip, r2
 8000246:	d969      	bls.n	800031c <__udivmoddi4+0xe8>
 8000248:	fab2 f282 	clz	r2, r2
 800024c:	b152      	cbz	r2, 8000264 <__udivmoddi4+0x30>
 800024e:	fa01 f302 	lsl.w	r3, r1, r2
 8000252:	f1c2 0120 	rsb	r1, r2, #32
 8000256:	fa20 f101 	lsr.w	r1, r0, r1
 800025a:	fa0c fc02 	lsl.w	ip, ip, r2
 800025e:	ea41 0e03 	orr.w	lr, r1, r3
 8000262:	4094      	lsls	r4, r2
 8000264:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000268:	0c21      	lsrs	r1, r4, #16
 800026a:	fbbe f6f8 	udiv	r6, lr, r8
 800026e:	fa1f f78c 	uxth.w	r7, ip
 8000272:	fb08 e316 	mls	r3, r8, r6, lr
 8000276:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800027a:	fb06 f107 	mul.w	r1, r6, r7
 800027e:	4299      	cmp	r1, r3
 8000280:	d90a      	bls.n	8000298 <__udivmoddi4+0x64>
 8000282:	eb1c 0303 	adds.w	r3, ip, r3
 8000286:	f106 30ff 	add.w	r0, r6, #4294967295
 800028a:	f080 811f 	bcs.w	80004cc <__udivmoddi4+0x298>
 800028e:	4299      	cmp	r1, r3
 8000290:	f240 811c 	bls.w	80004cc <__udivmoddi4+0x298>
 8000294:	3e02      	subs	r6, #2
 8000296:	4463      	add	r3, ip
 8000298:	1a5b      	subs	r3, r3, r1
 800029a:	b2a4      	uxth	r4, r4
 800029c:	fbb3 f0f8 	udiv	r0, r3, r8
 80002a0:	fb08 3310 	mls	r3, r8, r0, r3
 80002a4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80002a8:	fb00 f707 	mul.w	r7, r0, r7
 80002ac:	42a7      	cmp	r7, r4
 80002ae:	d90a      	bls.n	80002c6 <__udivmoddi4+0x92>
 80002b0:	eb1c 0404 	adds.w	r4, ip, r4
 80002b4:	f100 33ff 	add.w	r3, r0, #4294967295
 80002b8:	f080 810a 	bcs.w	80004d0 <__udivmoddi4+0x29c>
 80002bc:	42a7      	cmp	r7, r4
 80002be:	f240 8107 	bls.w	80004d0 <__udivmoddi4+0x29c>
 80002c2:	4464      	add	r4, ip
 80002c4:	3802      	subs	r0, #2
 80002c6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80002ca:	1be4      	subs	r4, r4, r7
 80002cc:	2600      	movs	r6, #0
 80002ce:	b11d      	cbz	r5, 80002d8 <__udivmoddi4+0xa4>
 80002d0:	40d4      	lsrs	r4, r2
 80002d2:	2300      	movs	r3, #0
 80002d4:	e9c5 4300 	strd	r4, r3, [r5]
 80002d8:	4631      	mov	r1, r6
 80002da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002de:	428b      	cmp	r3, r1
 80002e0:	d909      	bls.n	80002f6 <__udivmoddi4+0xc2>
 80002e2:	2d00      	cmp	r5, #0
 80002e4:	f000 80ef 	beq.w	80004c6 <__udivmoddi4+0x292>
 80002e8:	2600      	movs	r6, #0
 80002ea:	e9c5 0100 	strd	r0, r1, [r5]
 80002ee:	4630      	mov	r0, r6
 80002f0:	4631      	mov	r1, r6
 80002f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002f6:	fab3 f683 	clz	r6, r3
 80002fa:	2e00      	cmp	r6, #0
 80002fc:	d14a      	bne.n	8000394 <__udivmoddi4+0x160>
 80002fe:	428b      	cmp	r3, r1
 8000300:	d302      	bcc.n	8000308 <__udivmoddi4+0xd4>
 8000302:	4282      	cmp	r2, r0
 8000304:	f200 80f9 	bhi.w	80004fa <__udivmoddi4+0x2c6>
 8000308:	1a84      	subs	r4, r0, r2
 800030a:	eb61 0303 	sbc.w	r3, r1, r3
 800030e:	2001      	movs	r0, #1
 8000310:	469e      	mov	lr, r3
 8000312:	2d00      	cmp	r5, #0
 8000314:	d0e0      	beq.n	80002d8 <__udivmoddi4+0xa4>
 8000316:	e9c5 4e00 	strd	r4, lr, [r5]
 800031a:	e7dd      	b.n	80002d8 <__udivmoddi4+0xa4>
 800031c:	b902      	cbnz	r2, 8000320 <__udivmoddi4+0xec>
 800031e:	deff      	udf	#255	; 0xff
 8000320:	fab2 f282 	clz	r2, r2
 8000324:	2a00      	cmp	r2, #0
 8000326:	f040 8092 	bne.w	800044e <__udivmoddi4+0x21a>
 800032a:	eba1 010c 	sub.w	r1, r1, ip
 800032e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000332:	fa1f fe8c 	uxth.w	lr, ip
 8000336:	2601      	movs	r6, #1
 8000338:	0c20      	lsrs	r0, r4, #16
 800033a:	fbb1 f3f7 	udiv	r3, r1, r7
 800033e:	fb07 1113 	mls	r1, r7, r3, r1
 8000342:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000346:	fb0e f003 	mul.w	r0, lr, r3
 800034a:	4288      	cmp	r0, r1
 800034c:	d908      	bls.n	8000360 <__udivmoddi4+0x12c>
 800034e:	eb1c 0101 	adds.w	r1, ip, r1
 8000352:	f103 38ff 	add.w	r8, r3, #4294967295
 8000356:	d202      	bcs.n	800035e <__udivmoddi4+0x12a>
 8000358:	4288      	cmp	r0, r1
 800035a:	f200 80cb 	bhi.w	80004f4 <__udivmoddi4+0x2c0>
 800035e:	4643      	mov	r3, r8
 8000360:	1a09      	subs	r1, r1, r0
 8000362:	b2a4      	uxth	r4, r4
 8000364:	fbb1 f0f7 	udiv	r0, r1, r7
 8000368:	fb07 1110 	mls	r1, r7, r0, r1
 800036c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000370:	fb0e fe00 	mul.w	lr, lr, r0
 8000374:	45a6      	cmp	lr, r4
 8000376:	d908      	bls.n	800038a <__udivmoddi4+0x156>
 8000378:	eb1c 0404 	adds.w	r4, ip, r4
 800037c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000380:	d202      	bcs.n	8000388 <__udivmoddi4+0x154>
 8000382:	45a6      	cmp	lr, r4
 8000384:	f200 80bb 	bhi.w	80004fe <__udivmoddi4+0x2ca>
 8000388:	4608      	mov	r0, r1
 800038a:	eba4 040e 	sub.w	r4, r4, lr
 800038e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000392:	e79c      	b.n	80002ce <__udivmoddi4+0x9a>
 8000394:	f1c6 0720 	rsb	r7, r6, #32
 8000398:	40b3      	lsls	r3, r6
 800039a:	fa22 fc07 	lsr.w	ip, r2, r7
 800039e:	ea4c 0c03 	orr.w	ip, ip, r3
 80003a2:	fa20 f407 	lsr.w	r4, r0, r7
 80003a6:	fa01 f306 	lsl.w	r3, r1, r6
 80003aa:	431c      	orrs	r4, r3
 80003ac:	40f9      	lsrs	r1, r7
 80003ae:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80003b2:	fa00 f306 	lsl.w	r3, r0, r6
 80003b6:	fbb1 f8f9 	udiv	r8, r1, r9
 80003ba:	0c20      	lsrs	r0, r4, #16
 80003bc:	fa1f fe8c 	uxth.w	lr, ip
 80003c0:	fb09 1118 	mls	r1, r9, r8, r1
 80003c4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003c8:	fb08 f00e 	mul.w	r0, r8, lr
 80003cc:	4288      	cmp	r0, r1
 80003ce:	fa02 f206 	lsl.w	r2, r2, r6
 80003d2:	d90b      	bls.n	80003ec <__udivmoddi4+0x1b8>
 80003d4:	eb1c 0101 	adds.w	r1, ip, r1
 80003d8:	f108 3aff 	add.w	sl, r8, #4294967295
 80003dc:	f080 8088 	bcs.w	80004f0 <__udivmoddi4+0x2bc>
 80003e0:	4288      	cmp	r0, r1
 80003e2:	f240 8085 	bls.w	80004f0 <__udivmoddi4+0x2bc>
 80003e6:	f1a8 0802 	sub.w	r8, r8, #2
 80003ea:	4461      	add	r1, ip
 80003ec:	1a09      	subs	r1, r1, r0
 80003ee:	b2a4      	uxth	r4, r4
 80003f0:	fbb1 f0f9 	udiv	r0, r1, r9
 80003f4:	fb09 1110 	mls	r1, r9, r0, r1
 80003f8:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80003fc:	fb00 fe0e 	mul.w	lr, r0, lr
 8000400:	458e      	cmp	lr, r1
 8000402:	d908      	bls.n	8000416 <__udivmoddi4+0x1e2>
 8000404:	eb1c 0101 	adds.w	r1, ip, r1
 8000408:	f100 34ff 	add.w	r4, r0, #4294967295
 800040c:	d26c      	bcs.n	80004e8 <__udivmoddi4+0x2b4>
 800040e:	458e      	cmp	lr, r1
 8000410:	d96a      	bls.n	80004e8 <__udivmoddi4+0x2b4>
 8000412:	3802      	subs	r0, #2
 8000414:	4461      	add	r1, ip
 8000416:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 800041a:	fba0 9402 	umull	r9, r4, r0, r2
 800041e:	eba1 010e 	sub.w	r1, r1, lr
 8000422:	42a1      	cmp	r1, r4
 8000424:	46c8      	mov	r8, r9
 8000426:	46a6      	mov	lr, r4
 8000428:	d356      	bcc.n	80004d8 <__udivmoddi4+0x2a4>
 800042a:	d053      	beq.n	80004d4 <__udivmoddi4+0x2a0>
 800042c:	b15d      	cbz	r5, 8000446 <__udivmoddi4+0x212>
 800042e:	ebb3 0208 	subs.w	r2, r3, r8
 8000432:	eb61 010e 	sbc.w	r1, r1, lr
 8000436:	fa01 f707 	lsl.w	r7, r1, r7
 800043a:	fa22 f306 	lsr.w	r3, r2, r6
 800043e:	40f1      	lsrs	r1, r6
 8000440:	431f      	orrs	r7, r3
 8000442:	e9c5 7100 	strd	r7, r1, [r5]
 8000446:	2600      	movs	r6, #0
 8000448:	4631      	mov	r1, r6
 800044a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800044e:	f1c2 0320 	rsb	r3, r2, #32
 8000452:	40d8      	lsrs	r0, r3
 8000454:	fa0c fc02 	lsl.w	ip, ip, r2
 8000458:	fa21 f303 	lsr.w	r3, r1, r3
 800045c:	4091      	lsls	r1, r2
 800045e:	4301      	orrs	r1, r0
 8000460:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000464:	fa1f fe8c 	uxth.w	lr, ip
 8000468:	fbb3 f0f7 	udiv	r0, r3, r7
 800046c:	fb07 3610 	mls	r6, r7, r0, r3
 8000470:	0c0b      	lsrs	r3, r1, #16
 8000472:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000476:	fb00 f60e 	mul.w	r6, r0, lr
 800047a:	429e      	cmp	r6, r3
 800047c:	fa04 f402 	lsl.w	r4, r4, r2
 8000480:	d908      	bls.n	8000494 <__udivmoddi4+0x260>
 8000482:	eb1c 0303 	adds.w	r3, ip, r3
 8000486:	f100 38ff 	add.w	r8, r0, #4294967295
 800048a:	d22f      	bcs.n	80004ec <__udivmoddi4+0x2b8>
 800048c:	429e      	cmp	r6, r3
 800048e:	d92d      	bls.n	80004ec <__udivmoddi4+0x2b8>
 8000490:	3802      	subs	r0, #2
 8000492:	4463      	add	r3, ip
 8000494:	1b9b      	subs	r3, r3, r6
 8000496:	b289      	uxth	r1, r1
 8000498:	fbb3 f6f7 	udiv	r6, r3, r7
 800049c:	fb07 3316 	mls	r3, r7, r6, r3
 80004a0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004a4:	fb06 f30e 	mul.w	r3, r6, lr
 80004a8:	428b      	cmp	r3, r1
 80004aa:	d908      	bls.n	80004be <__udivmoddi4+0x28a>
 80004ac:	eb1c 0101 	adds.w	r1, ip, r1
 80004b0:	f106 38ff 	add.w	r8, r6, #4294967295
 80004b4:	d216      	bcs.n	80004e4 <__udivmoddi4+0x2b0>
 80004b6:	428b      	cmp	r3, r1
 80004b8:	d914      	bls.n	80004e4 <__udivmoddi4+0x2b0>
 80004ba:	3e02      	subs	r6, #2
 80004bc:	4461      	add	r1, ip
 80004be:	1ac9      	subs	r1, r1, r3
 80004c0:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 80004c4:	e738      	b.n	8000338 <__udivmoddi4+0x104>
 80004c6:	462e      	mov	r6, r5
 80004c8:	4628      	mov	r0, r5
 80004ca:	e705      	b.n	80002d8 <__udivmoddi4+0xa4>
 80004cc:	4606      	mov	r6, r0
 80004ce:	e6e3      	b.n	8000298 <__udivmoddi4+0x64>
 80004d0:	4618      	mov	r0, r3
 80004d2:	e6f8      	b.n	80002c6 <__udivmoddi4+0x92>
 80004d4:	454b      	cmp	r3, r9
 80004d6:	d2a9      	bcs.n	800042c <__udivmoddi4+0x1f8>
 80004d8:	ebb9 0802 	subs.w	r8, r9, r2
 80004dc:	eb64 0e0c 	sbc.w	lr, r4, ip
 80004e0:	3801      	subs	r0, #1
 80004e2:	e7a3      	b.n	800042c <__udivmoddi4+0x1f8>
 80004e4:	4646      	mov	r6, r8
 80004e6:	e7ea      	b.n	80004be <__udivmoddi4+0x28a>
 80004e8:	4620      	mov	r0, r4
 80004ea:	e794      	b.n	8000416 <__udivmoddi4+0x1e2>
 80004ec:	4640      	mov	r0, r8
 80004ee:	e7d1      	b.n	8000494 <__udivmoddi4+0x260>
 80004f0:	46d0      	mov	r8, sl
 80004f2:	e77b      	b.n	80003ec <__udivmoddi4+0x1b8>
 80004f4:	3b02      	subs	r3, #2
 80004f6:	4461      	add	r1, ip
 80004f8:	e732      	b.n	8000360 <__udivmoddi4+0x12c>
 80004fa:	4630      	mov	r0, r6
 80004fc:	e709      	b.n	8000312 <__udivmoddi4+0xde>
 80004fe:	4464      	add	r4, ip
 8000500:	3802      	subs	r0, #2
 8000502:	e742      	b.n	800038a <__udivmoddi4+0x156>

08000504 <__aeabi_idiv0>:
 8000504:	4770      	bx	lr
 8000506:	bf00      	nop

08000508 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000508:	b580      	push	{r7, lr}
 800050a:	b084      	sub	sp, #16
 800050c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800050e:	463b      	mov	r3, r7
 8000510:	2200      	movs	r2, #0
 8000512:	601a      	str	r2, [r3, #0]
 8000514:	605a      	str	r2, [r3, #4]
 8000516:	609a      	str	r2, [r3, #8]
 8000518:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
   */
  hadc1.Instance = ADC1;
 800051a:	4b21      	ldr	r3, [pc, #132]	; (80005a0 <MX_ADC1_Init+0x98>)
 800051c:	4a21      	ldr	r2, [pc, #132]	; (80005a4 <MX_ADC1_Init+0x9c>)
 800051e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 8000520:	4b1f      	ldr	r3, [pc, #124]	; (80005a0 <MX_ADC1_Init+0x98>)
 8000522:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8000526:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000528:	4b1d      	ldr	r3, [pc, #116]	; (80005a0 <MX_ADC1_Init+0x98>)
 800052a:	2200      	movs	r2, #0
 800052c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 800052e:	4b1c      	ldr	r3, [pc, #112]	; (80005a0 <MX_ADC1_Init+0x98>)
 8000530:	2200      	movs	r2, #0
 8000532:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000534:	4b1a      	ldr	r3, [pc, #104]	; (80005a0 <MX_ADC1_Init+0x98>)
 8000536:	2200      	movs	r2, #0
 8000538:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800053a:	4b19      	ldr	r3, [pc, #100]	; (80005a0 <MX_ADC1_Init+0x98>)
 800053c:	2200      	movs	r2, #0
 800053e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000542:	4b17      	ldr	r3, [pc, #92]	; (80005a0 <MX_ADC1_Init+0x98>)
 8000544:	2200      	movs	r2, #0
 8000546:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000548:	4b15      	ldr	r3, [pc, #84]	; (80005a0 <MX_ADC1_Init+0x98>)
 800054a:	4a17      	ldr	r2, [pc, #92]	; (80005a8 <MX_ADC1_Init+0xa0>)
 800054c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800054e:	4b14      	ldr	r3, [pc, #80]	; (80005a0 <MX_ADC1_Init+0x98>)
 8000550:	2200      	movs	r2, #0
 8000552:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000554:	4b12      	ldr	r3, [pc, #72]	; (80005a0 <MX_ADC1_Init+0x98>)
 8000556:	2201      	movs	r2, #1
 8000558:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800055a:	4b11      	ldr	r3, [pc, #68]	; (80005a0 <MX_ADC1_Init+0x98>)
 800055c:	2200      	movs	r2, #0
 800055e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000562:	4b0f      	ldr	r3, [pc, #60]	; (80005a0 <MX_ADC1_Init+0x98>)
 8000564:	2201      	movs	r2, #1
 8000566:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000568:	480d      	ldr	r0, [pc, #52]	; (80005a0 <MX_ADC1_Init+0x98>)
 800056a:	f003 f8e9 	bl	8003740 <HAL_ADC_Init>
 800056e:	4603      	mov	r3, r0
 8000570:	2b00      	cmp	r3, #0
 8000572:	d001      	beq.n	8000578 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8000574:	f000 fcf6 	bl	8000f64 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
   */
  sConfig.Channel = ADC_CHANNEL_0;
 8000578:	2300      	movs	r3, #0
 800057a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800057c:	2301      	movs	r3, #1
 800057e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_84CYCLES;
 8000580:	2304      	movs	r3, #4
 8000582:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000584:	463b      	mov	r3, r7
 8000586:	4619      	mov	r1, r3
 8000588:	4805      	ldr	r0, [pc, #20]	; (80005a0 <MX_ADC1_Init+0x98>)
 800058a:	f003 fabb 	bl	8003b04 <HAL_ADC_ConfigChannel>
 800058e:	4603      	mov	r3, r0
 8000590:	2b00      	cmp	r3, #0
 8000592:	d001      	beq.n	8000598 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8000594:	f000 fce6 	bl	8000f64 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */
}
 8000598:	bf00      	nop
 800059a:	3710      	adds	r7, #16
 800059c:	46bd      	mov	sp, r7
 800059e:	bd80      	pop	{r7, pc}
 80005a0:	2000003c 	.word	0x2000003c
 80005a4:	40012000 	.word	0x40012000
 80005a8:	0f000001 	.word	0x0f000001

080005ac <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef *adcHandle)
{
 80005ac:	b580      	push	{r7, lr}
 80005ae:	b08a      	sub	sp, #40	; 0x28
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005b4:	f107 0314 	add.w	r3, r7, #20
 80005b8:	2200      	movs	r2, #0
 80005ba:	601a      	str	r2, [r3, #0]
 80005bc:	605a      	str	r2, [r3, #4]
 80005be:	609a      	str	r2, [r3, #8]
 80005c0:	60da      	str	r2, [r3, #12]
 80005c2:	611a      	str	r2, [r3, #16]
  if (adcHandle->Instance == ADC1)
 80005c4:	687b      	ldr	r3, [r7, #4]
 80005c6:	681b      	ldr	r3, [r3, #0]
 80005c8:	4a17      	ldr	r2, [pc, #92]	; (8000628 <HAL_ADC_MspInit+0x7c>)
 80005ca:	4293      	cmp	r3, r2
 80005cc:	d127      	bne.n	800061e <HAL_ADC_MspInit+0x72>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80005ce:	2300      	movs	r3, #0
 80005d0:	613b      	str	r3, [r7, #16]
 80005d2:	4b16      	ldr	r3, [pc, #88]	; (800062c <HAL_ADC_MspInit+0x80>)
 80005d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80005d6:	4a15      	ldr	r2, [pc, #84]	; (800062c <HAL_ADC_MspInit+0x80>)
 80005d8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80005dc:	6453      	str	r3, [r2, #68]	; 0x44
 80005de:	4b13      	ldr	r3, [pc, #76]	; (800062c <HAL_ADC_MspInit+0x80>)
 80005e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80005e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80005e6:	613b      	str	r3, [r7, #16]
 80005e8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80005ea:	2300      	movs	r3, #0
 80005ec:	60fb      	str	r3, [r7, #12]
 80005ee:	4b0f      	ldr	r3, [pc, #60]	; (800062c <HAL_ADC_MspInit+0x80>)
 80005f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005f2:	4a0e      	ldr	r2, [pc, #56]	; (800062c <HAL_ADC_MspInit+0x80>)
 80005f4:	f043 0301 	orr.w	r3, r3, #1
 80005f8:	6313      	str	r3, [r2, #48]	; 0x30
 80005fa:	4b0c      	ldr	r3, [pc, #48]	; (800062c <HAL_ADC_MspInit+0x80>)
 80005fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005fe:	f003 0301 	and.w	r3, r3, #1
 8000602:	60fb      	str	r3, [r7, #12]
 8000604:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000606:	2301      	movs	r3, #1
 8000608:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800060a:	2303      	movs	r3, #3
 800060c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800060e:	2300      	movs	r3, #0
 8000610:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000612:	f107 0314 	add.w	r3, r7, #20
 8000616:	4619      	mov	r1, r3
 8000618:	4805      	ldr	r0, [pc, #20]	; (8000630 <HAL_ADC_MspInit+0x84>)
 800061a:	f003 fe45 	bl	80042a8 <HAL_GPIO_Init>

    /* USER CODE BEGIN ADC1_MspInit 1 */

    /* USER CODE END ADC1_MspInit 1 */
  }
}
 800061e:	bf00      	nop
 8000620:	3728      	adds	r7, #40	; 0x28
 8000622:	46bd      	mov	sp, r7
 8000624:	bd80      	pop	{r7, pc}
 8000626:	bf00      	nop
 8000628:	40012000 	.word	0x40012000
 800062c:	40023800 	.word	0x40023800
 8000630:	40020000 	.word	0x40020000

08000634 <LiDAR_Cur_Check>:
  }
}

/* USER CODE BEGIN 1 */
void LiDAR_Cur_Check(void)
{
 8000634:	b580      	push	{r7, lr}
 8000636:	af00      	add	r7, sp, #0
  HAL_ADC_Start(&hadc1);
 8000638:	4825      	ldr	r0, [pc, #148]	; (80006d0 <LiDAR_Cur_Check+0x9c>)
 800063a:	f003 f8c5 	bl	80037c8 <HAL_ADC_Start>
  HAL_ADC_PollForConversion(&hadc1, 100);
 800063e:	2164      	movs	r1, #100	; 0x64
 8000640:	4823      	ldr	r0, [pc, #140]	; (80006d0 <LiDAR_Cur_Check+0x9c>)
 8000642:	f003 f9c6 	bl	80039d2 <HAL_ADC_PollForConversion>
  adc_val = HAL_ADC_GetValue(&hadc1);
 8000646:	4822      	ldr	r0, [pc, #136]	; (80006d0 <LiDAR_Cur_Check+0x9c>)
 8000648:	f003 fa4e 	bl	8003ae8 <HAL_ADC_GetValue>
 800064c:	4603      	mov	r3, r0
 800064e:	b29a      	uxth	r2, r3
 8000650:	4b20      	ldr	r3, [pc, #128]	; (80006d4 <LiDAR_Cur_Check+0xa0>)
 8000652:	801a      	strh	r2, [r3, #0]
  total_adc_val += adc_val;
 8000654:	4b1f      	ldr	r3, [pc, #124]	; (80006d4 <LiDAR_Cur_Check+0xa0>)
 8000656:	881b      	ldrh	r3, [r3, #0]
 8000658:	b29b      	uxth	r3, r3
 800065a:	461a      	mov	r2, r3
 800065c:	4b1e      	ldr	r3, [pc, #120]	; (80006d8 <LiDAR_Cur_Check+0xa4>)
 800065e:	681b      	ldr	r3, [r3, #0]
 8000660:	4413      	add	r3, r2
 8000662:	4a1d      	ldr	r2, [pc, #116]	; (80006d8 <LiDAR_Cur_Check+0xa4>)
 8000664:	6013      	str	r3, [r2, #0]
  cnt++;
 8000666:	4b1d      	ldr	r3, [pc, #116]	; (80006dc <LiDAR_Cur_Check+0xa8>)
 8000668:	781b      	ldrb	r3, [r3, #0]
 800066a:	b2db      	uxtb	r3, r3
 800066c:	3301      	adds	r3, #1
 800066e:	b2da      	uxtb	r2, r3
 8000670:	4b1a      	ldr	r3, [pc, #104]	; (80006dc <LiDAR_Cur_Check+0xa8>)
 8000672:	701a      	strb	r2, [r3, #0]
  HAL_ADC_Stop(&hadc1);
 8000674:	4816      	ldr	r0, [pc, #88]	; (80006d0 <LiDAR_Cur_Check+0x9c>)
 8000676:	f003 f979 	bl	800396c <HAL_ADC_Stop>

  Delay_ms(10);
 800067a:	200a      	movs	r0, #10
 800067c:	f000 f88c 	bl	8000798 <Delay_ms>
  if (cnt == ADC_AVG_BUFFER_SIZE)
 8000680:	4b16      	ldr	r3, [pc, #88]	; (80006dc <LiDAR_Cur_Check+0xa8>)
 8000682:	781b      	ldrb	r3, [r3, #0]
 8000684:	b2db      	uxtb	r3, r3
 8000686:	2b64      	cmp	r3, #100	; 0x64
 8000688:	d120      	bne.n	80006cc <LiDAR_Cur_Check+0x98>
  {
    avg_adc_val = total_adc_val / ADC_AVG_BUFFER_SIZE;
 800068a:	4b13      	ldr	r3, [pc, #76]	; (80006d8 <LiDAR_Cur_Check+0xa4>)
 800068c:	681b      	ldr	r3, [r3, #0]
 800068e:	4a14      	ldr	r2, [pc, #80]	; (80006e0 <LiDAR_Cur_Check+0xac>)
 8000690:	fba2 2303 	umull	r2, r3, r2, r3
 8000694:	095b      	lsrs	r3, r3, #5
 8000696:	b29a      	uxth	r2, r3
 8000698:	4b12      	ldr	r3, [pc, #72]	; (80006e4 <LiDAR_Cur_Check+0xb0>)
 800069a:	801a      	strh	r2, [r3, #0]
    load_current = avg_adc_val / ADC_OFFSET;
 800069c:	4b11      	ldr	r3, [pc, #68]	; (80006e4 <LiDAR_Cur_Check+0xb0>)
 800069e:	881b      	ldrh	r3, [r3, #0]
 80006a0:	b29b      	uxth	r3, r3
 80006a2:	ee07 3a90 	vmov	s15, r3
 80006a6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80006aa:	eddf 6a0f 	vldr	s13, [pc, #60]	; 80006e8 <LiDAR_Cur_Check+0xb4>
 80006ae:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80006b2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80006b6:	ee17 3a90 	vmov	r3, s15
 80006ba:	b29a      	uxth	r2, r3
 80006bc:	4b0b      	ldr	r3, [pc, #44]	; (80006ec <LiDAR_Cur_Check+0xb8>)
 80006be:	801a      	strh	r2, [r3, #0]
    total_adc_val = 0;
 80006c0:	4b05      	ldr	r3, [pc, #20]	; (80006d8 <LiDAR_Cur_Check+0xa4>)
 80006c2:	2200      	movs	r2, #0
 80006c4:	601a      	str	r2, [r3, #0]
    cnt = 0;
 80006c6:	4b05      	ldr	r3, [pc, #20]	; (80006dc <LiDAR_Cur_Check+0xa8>)
 80006c8:	2200      	movs	r2, #0
 80006ca:	701a      	strb	r2, [r3, #0]
  }
}
 80006cc:	bf00      	nop
 80006ce:	bd80      	pop	{r7, pc}
 80006d0:	2000003c 	.word	0x2000003c
 80006d4:	20000032 	.word	0x20000032
 80006d8:	20000034 	.word	0x20000034
 80006dc:	20000038 	.word	0x20000038
 80006e0:	51eb851f 	.word	0x51eb851f
 80006e4:	2000003a 	.word	0x2000003a
 80006e8:	4022cbfb 	.word	0x4022cbfb
 80006ec:	20000030 	.word	0x20000030

080006f0 <Delay_us>:
  /**
   * @brief  This function provides a delay (in microseconds)
   * @param  microseconds: delay in microseconds
   */
  __STATIC_INLINE void Delay_us(volatile uint32_t microseconds)
  {
 80006f0:	b580      	push	{r7, lr}
 80006f2:	b084      	sub	sp, #16
 80006f4:	af00      	add	r7, sp, #0
 80006f6:	6078      	str	r0, [r7, #4]
    uint32_t clk_cycle_start = DWT->CYCCNT;
 80006f8:	4b0d      	ldr	r3, [pc, #52]	; (8000730 <Delay_us+0x40>)
 80006fa:	685b      	ldr	r3, [r3, #4]
 80006fc:	60fb      	str	r3, [r7, #12]

    /* Go to number of cycles for system */
    microseconds *= (HAL_RCC_GetHCLKFreq() / 1000000);
 80006fe:	f004 f8cf 	bl	80048a0 <HAL_RCC_GetHCLKFreq>
 8000702:	4603      	mov	r3, r0
 8000704:	4a0b      	ldr	r2, [pc, #44]	; (8000734 <Delay_us+0x44>)
 8000706:	fba2 2303 	umull	r2, r3, r2, r3
 800070a:	0c9b      	lsrs	r3, r3, #18
 800070c:	687a      	ldr	r2, [r7, #4]
 800070e:	fb02 f303 	mul.w	r3, r2, r3
 8000712:	607b      	str	r3, [r7, #4]

    /* Delay till end */
    while ((DWT->CYCCNT - clk_cycle_start) < microseconds)
 8000714:	bf00      	nop
 8000716:	4b06      	ldr	r3, [pc, #24]	; (8000730 <Delay_us+0x40>)
 8000718:	685a      	ldr	r2, [r3, #4]
 800071a:	68fb      	ldr	r3, [r7, #12]
 800071c:	1ad2      	subs	r2, r2, r3
 800071e:	687b      	ldr	r3, [r7, #4]
 8000720:	429a      	cmp	r2, r3
 8000722:	d3f8      	bcc.n	8000716 <Delay_us+0x26>
    	;
  }
 8000724:	bf00      	nop
 8000726:	bf00      	nop
 8000728:	3710      	adds	r7, #16
 800072a:	46bd      	mov	sp, r7
 800072c:	bd80      	pop	{r7, pc}
 800072e:	bf00      	nop
 8000730:	e0001000 	.word	0xe0001000
 8000734:	431bde83 	.word	0x431bde83

08000738 <DWT_Delay_Init>:
 * @return Error DWT counter
 *         1: clock cycle counter not started
 *         0: clock cycle counter works
 */
uint32_t DWT_Delay_Init(void)
{
 8000738:	b480      	push	{r7}
 800073a:	af00      	add	r7, sp, #0
  /* Disable TRC */
  CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk; // ~0x01000000;
 800073c:	4b14      	ldr	r3, [pc, #80]	; (8000790 <DWT_Delay_Init+0x58>)
 800073e:	68db      	ldr	r3, [r3, #12]
 8000740:	4a13      	ldr	r2, [pc, #76]	; (8000790 <DWT_Delay_Init+0x58>)
 8000742:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8000746:	60d3      	str	r3, [r2, #12]
  /* Enable TRC */
  CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk; // 0x01000000;
 8000748:	4b11      	ldr	r3, [pc, #68]	; (8000790 <DWT_Delay_Init+0x58>)
 800074a:	68db      	ldr	r3, [r3, #12]
 800074c:	4a10      	ldr	r2, [pc, #64]	; (8000790 <DWT_Delay_Init+0x58>)
 800074e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000752:	60d3      	str	r3, [r2, #12]

  /* Disable clock cycle counter */
  DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 8000754:	4b0f      	ldr	r3, [pc, #60]	; (8000794 <DWT_Delay_Init+0x5c>)
 8000756:	681b      	ldr	r3, [r3, #0]
 8000758:	4a0e      	ldr	r2, [pc, #56]	; (8000794 <DWT_Delay_Init+0x5c>)
 800075a:	f023 0301 	bic.w	r3, r3, #1
 800075e:	6013      	str	r3, [r2, #0]
  /* Enable  clock cycle counter */
  DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk; // 0x00000001;
 8000760:	4b0c      	ldr	r3, [pc, #48]	; (8000794 <DWT_Delay_Init+0x5c>)
 8000762:	681b      	ldr	r3, [r3, #0]
 8000764:	4a0b      	ldr	r2, [pc, #44]	; (8000794 <DWT_Delay_Init+0x5c>)
 8000766:	f043 0301 	orr.w	r3, r3, #1
 800076a:	6013      	str	r3, [r2, #0]

  /* Reset the clock cycle counter value */
  DWT->CYCCNT = 0;
 800076c:	4b09      	ldr	r3, [pc, #36]	; (8000794 <DWT_Delay_Init+0x5c>)
 800076e:	2200      	movs	r2, #0
 8000770:	605a      	str	r2, [r3, #4]

  /* 3 NO OPERATION instructions */
  __ASM volatile("NOP");
 8000772:	bf00      	nop
  __ASM volatile("NOP");
 8000774:	bf00      	nop
  __ASM volatile("NOP");
 8000776:	bf00      	nop

  /* Check if clock cycle counter has started */
  if (DWT->CYCCNT)
 8000778:	4b06      	ldr	r3, [pc, #24]	; (8000794 <DWT_Delay_Init+0x5c>)
 800077a:	685b      	ldr	r3, [r3, #4]
 800077c:	2b00      	cmp	r3, #0
 800077e:	d001      	beq.n	8000784 <DWT_Delay_Init+0x4c>
  {
    return 0; /*clock cycle counter started*/
 8000780:	2300      	movs	r3, #0
 8000782:	e000      	b.n	8000786 <DWT_Delay_Init+0x4e>
  }
  else
  {
    return 1; /*clock cycle counter not started*/
 8000784:	2301      	movs	r3, #1
  }
}
 8000786:	4618      	mov	r0, r3
 8000788:	46bd      	mov	sp, r7
 800078a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800078e:	4770      	bx	lr
 8000790:	e000edf0 	.word	0xe000edf0
 8000794:	e0001000 	.word	0xe0001000

08000798 <Delay_ms>:

void Delay_ms(uint32_t ms)
{
 8000798:	b580      	push	{r7, lr}
 800079a:	b082      	sub	sp, #8
 800079c:	af00      	add	r7, sp, #0
 800079e:	6078      	str	r0, [r7, #4]
  Delay_us(ms * 1000U);
 80007a0:	687b      	ldr	r3, [r7, #4]
 80007a2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80007a6:	fb02 f303 	mul.w	r3, r2, r3
 80007aa:	4618      	mov	r0, r3
 80007ac:	f7ff ffa0 	bl	80006f0 <Delay_us>
}
 80007b0:	bf00      	nop
 80007b2:	3708      	adds	r7, #8
 80007b4:	46bd      	mov	sp, r7
 80007b6:	bd80      	pop	{r7, pc}

080007b8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80007b8:	b480      	push	{r7}
 80007ba:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80007bc:	4b04      	ldr	r3, [pc, #16]	; (80007d0 <__NVIC_GetPriorityGrouping+0x18>)
 80007be:	68db      	ldr	r3, [r3, #12]
 80007c0:	0a1b      	lsrs	r3, r3, #8
 80007c2:	f003 0307 	and.w	r3, r3, #7
}
 80007c6:	4618      	mov	r0, r3
 80007c8:	46bd      	mov	sp, r7
 80007ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007ce:	4770      	bx	lr
 80007d0:	e000ed00 	.word	0xe000ed00

080007d4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80007d4:	b480      	push	{r7}
 80007d6:	b083      	sub	sp, #12
 80007d8:	af00      	add	r7, sp, #0
 80007da:	4603      	mov	r3, r0
 80007dc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80007de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007e2:	2b00      	cmp	r3, #0
 80007e4:	db0b      	blt.n	80007fe <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80007e6:	79fb      	ldrb	r3, [r7, #7]
 80007e8:	f003 021f 	and.w	r2, r3, #31
 80007ec:	4907      	ldr	r1, [pc, #28]	; (800080c <__NVIC_EnableIRQ+0x38>)
 80007ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007f2:	095b      	lsrs	r3, r3, #5
 80007f4:	2001      	movs	r0, #1
 80007f6:	fa00 f202 	lsl.w	r2, r0, r2
 80007fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80007fe:	bf00      	nop
 8000800:	370c      	adds	r7, #12
 8000802:	46bd      	mov	sp, r7
 8000804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000808:	4770      	bx	lr
 800080a:	bf00      	nop
 800080c:	e000e100 	.word	0xe000e100

08000810 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000810:	b480      	push	{r7}
 8000812:	b083      	sub	sp, #12
 8000814:	af00      	add	r7, sp, #0
 8000816:	4603      	mov	r3, r0
 8000818:	6039      	str	r1, [r7, #0]
 800081a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800081c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000820:	2b00      	cmp	r3, #0
 8000822:	db0a      	blt.n	800083a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000824:	683b      	ldr	r3, [r7, #0]
 8000826:	b2da      	uxtb	r2, r3
 8000828:	490c      	ldr	r1, [pc, #48]	; (800085c <__NVIC_SetPriority+0x4c>)
 800082a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800082e:	0112      	lsls	r2, r2, #4
 8000830:	b2d2      	uxtb	r2, r2
 8000832:	440b      	add	r3, r1
 8000834:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000838:	e00a      	b.n	8000850 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800083a:	683b      	ldr	r3, [r7, #0]
 800083c:	b2da      	uxtb	r2, r3
 800083e:	4908      	ldr	r1, [pc, #32]	; (8000860 <__NVIC_SetPriority+0x50>)
 8000840:	79fb      	ldrb	r3, [r7, #7]
 8000842:	f003 030f 	and.w	r3, r3, #15
 8000846:	3b04      	subs	r3, #4
 8000848:	0112      	lsls	r2, r2, #4
 800084a:	b2d2      	uxtb	r2, r2
 800084c:	440b      	add	r3, r1
 800084e:	761a      	strb	r2, [r3, #24]
}
 8000850:	bf00      	nop
 8000852:	370c      	adds	r7, #12
 8000854:	46bd      	mov	sp, r7
 8000856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800085a:	4770      	bx	lr
 800085c:	e000e100 	.word	0xe000e100
 8000860:	e000ed00 	.word	0xe000ed00

08000864 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000864:	b480      	push	{r7}
 8000866:	b089      	sub	sp, #36	; 0x24
 8000868:	af00      	add	r7, sp, #0
 800086a:	60f8      	str	r0, [r7, #12]
 800086c:	60b9      	str	r1, [r7, #8]
 800086e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000870:	68fb      	ldr	r3, [r7, #12]
 8000872:	f003 0307 	and.w	r3, r3, #7
 8000876:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000878:	69fb      	ldr	r3, [r7, #28]
 800087a:	f1c3 0307 	rsb	r3, r3, #7
 800087e:	2b04      	cmp	r3, #4
 8000880:	bf28      	it	cs
 8000882:	2304      	movcs	r3, #4
 8000884:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000886:	69fb      	ldr	r3, [r7, #28]
 8000888:	3304      	adds	r3, #4
 800088a:	2b06      	cmp	r3, #6
 800088c:	d902      	bls.n	8000894 <NVIC_EncodePriority+0x30>
 800088e:	69fb      	ldr	r3, [r7, #28]
 8000890:	3b03      	subs	r3, #3
 8000892:	e000      	b.n	8000896 <NVIC_EncodePriority+0x32>
 8000894:	2300      	movs	r3, #0
 8000896:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000898:	f04f 32ff 	mov.w	r2, #4294967295
 800089c:	69bb      	ldr	r3, [r7, #24]
 800089e:	fa02 f303 	lsl.w	r3, r2, r3
 80008a2:	43da      	mvns	r2, r3
 80008a4:	68bb      	ldr	r3, [r7, #8]
 80008a6:	401a      	ands	r2, r3
 80008a8:	697b      	ldr	r3, [r7, #20]
 80008aa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80008ac:	f04f 31ff 	mov.w	r1, #4294967295
 80008b0:	697b      	ldr	r3, [r7, #20]
 80008b2:	fa01 f303 	lsl.w	r3, r1, r3
 80008b6:	43d9      	mvns	r1, r3
 80008b8:	687b      	ldr	r3, [r7, #4]
 80008ba:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80008bc:	4313      	orrs	r3, r2
         );
}
 80008be:	4618      	mov	r0, r3
 80008c0:	3724      	adds	r7, #36	; 0x24
 80008c2:	46bd      	mov	sp, r7
 80008c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008c8:	4770      	bx	lr
	...

080008cc <LL_SYSCFG_SetEXTISource>:
  *         @arg @ref LL_SYSCFG_EXTI_LINE14
  *         @arg @ref LL_SYSCFG_EXTI_LINE15
  * @retval None
  */
__STATIC_INLINE void LL_SYSCFG_SetEXTISource(uint32_t Port, uint32_t Line)
{
 80008cc:	b480      	push	{r7}
 80008ce:	b085      	sub	sp, #20
 80008d0:	af00      	add	r7, sp, #0
 80008d2:	6078      	str	r0, [r7, #4]
 80008d4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SYSCFG->EXTICR[Line & 0xFF], (Line >> 16), Port << POSITION_VAL((Line >> 16)));
 80008d6:	4a13      	ldr	r2, [pc, #76]	; (8000924 <LL_SYSCFG_SetEXTISource+0x58>)
 80008d8:	683b      	ldr	r3, [r7, #0]
 80008da:	b2db      	uxtb	r3, r3
 80008dc:	3302      	adds	r3, #2
 80008de:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80008e2:	683b      	ldr	r3, [r7, #0]
 80008e4:	0c1b      	lsrs	r3, r3, #16
 80008e6:	43db      	mvns	r3, r3
 80008e8:	ea02 0103 	and.w	r1, r2, r3
 80008ec:	683b      	ldr	r3, [r7, #0]
 80008ee:	0c1b      	lsrs	r3, r3, #16
 80008f0:	60fb      	str	r3, [r7, #12]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80008f2:	68fb      	ldr	r3, [r7, #12]
 80008f4:	fa93 f3a3 	rbit	r3, r3
 80008f8:	60bb      	str	r3, [r7, #8]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80008fa:	68bb      	ldr	r3, [r7, #8]
 80008fc:	fab3 f383 	clz	r3, r3
 8000900:	b2db      	uxtb	r3, r3
 8000902:	461a      	mov	r2, r3
 8000904:	687b      	ldr	r3, [r7, #4]
 8000906:	fa03 f202 	lsl.w	r2, r3, r2
 800090a:	4806      	ldr	r0, [pc, #24]	; (8000924 <LL_SYSCFG_SetEXTISource+0x58>)
 800090c:	683b      	ldr	r3, [r7, #0]
 800090e:	b2db      	uxtb	r3, r3
 8000910:	430a      	orrs	r2, r1
 8000912:	3302      	adds	r3, #2
 8000914:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
 8000918:	bf00      	nop
 800091a:	3714      	adds	r7, #20
 800091c:	46bd      	mov	sp, r7
 800091e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000922:	4770      	bx	lr
 8000924:	40013800 	.word	0x40013800

08000928 <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 8000928:	b480      	push	{r7}
 800092a:	b089      	sub	sp, #36	; 0x24
 800092c:	af00      	add	r7, sp, #0
 800092e:	60f8      	str	r0, [r7, #12]
 8000930:	60b9      	str	r1, [r7, #8]
 8000932:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8000934:	68fb      	ldr	r3, [r7, #12]
 8000936:	681a      	ldr	r2, [r3, #0]
 8000938:	68bb      	ldr	r3, [r7, #8]
 800093a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800093c:	697b      	ldr	r3, [r7, #20]
 800093e:	fa93 f3a3 	rbit	r3, r3
 8000942:	613b      	str	r3, [r7, #16]
  return result;
 8000944:	693b      	ldr	r3, [r7, #16]
 8000946:	fab3 f383 	clz	r3, r3
 800094a:	b2db      	uxtb	r3, r3
 800094c:	005b      	lsls	r3, r3, #1
 800094e:	2103      	movs	r1, #3
 8000950:	fa01 f303 	lsl.w	r3, r1, r3
 8000954:	43db      	mvns	r3, r3
 8000956:	401a      	ands	r2, r3
 8000958:	68bb      	ldr	r3, [r7, #8]
 800095a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800095c:	69fb      	ldr	r3, [r7, #28]
 800095e:	fa93 f3a3 	rbit	r3, r3
 8000962:	61bb      	str	r3, [r7, #24]
  return result;
 8000964:	69bb      	ldr	r3, [r7, #24]
 8000966:	fab3 f383 	clz	r3, r3
 800096a:	b2db      	uxtb	r3, r3
 800096c:	005b      	lsls	r3, r3, #1
 800096e:	6879      	ldr	r1, [r7, #4]
 8000970:	fa01 f303 	lsl.w	r3, r1, r3
 8000974:	431a      	orrs	r2, r3
 8000976:	68fb      	ldr	r3, [r7, #12]
 8000978:	601a      	str	r2, [r3, #0]
}
 800097a:	bf00      	nop
 800097c:	3724      	adds	r7, #36	; 0x24
 800097e:	46bd      	mov	sp, r7
 8000980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000984:	4770      	bx	lr

08000986 <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 8000986:	b480      	push	{r7}
 8000988:	b089      	sub	sp, #36	; 0x24
 800098a:	af00      	add	r7, sp, #0
 800098c:	60f8      	str	r0, [r7, #12]
 800098e:	60b9      	str	r1, [r7, #8]
 8000990:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8000992:	68fb      	ldr	r3, [r7, #12]
 8000994:	68da      	ldr	r2, [r3, #12]
 8000996:	68bb      	ldr	r3, [r7, #8]
 8000998:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800099a:	697b      	ldr	r3, [r7, #20]
 800099c:	fa93 f3a3 	rbit	r3, r3
 80009a0:	613b      	str	r3, [r7, #16]
  return result;
 80009a2:	693b      	ldr	r3, [r7, #16]
 80009a4:	fab3 f383 	clz	r3, r3
 80009a8:	b2db      	uxtb	r3, r3
 80009aa:	005b      	lsls	r3, r3, #1
 80009ac:	2103      	movs	r1, #3
 80009ae:	fa01 f303 	lsl.w	r3, r1, r3
 80009b2:	43db      	mvns	r3, r3
 80009b4:	401a      	ands	r2, r3
 80009b6:	68bb      	ldr	r3, [r7, #8]
 80009b8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80009ba:	69fb      	ldr	r3, [r7, #28]
 80009bc:	fa93 f3a3 	rbit	r3, r3
 80009c0:	61bb      	str	r3, [r7, #24]
  return result;
 80009c2:	69bb      	ldr	r3, [r7, #24]
 80009c4:	fab3 f383 	clz	r3, r3
 80009c8:	b2db      	uxtb	r3, r3
 80009ca:	005b      	lsls	r3, r3, #1
 80009cc:	6879      	ldr	r1, [r7, #4]
 80009ce:	fa01 f303 	lsl.w	r3, r1, r3
 80009d2:	431a      	orrs	r2, r3
 80009d4:	68fb      	ldr	r3, [r7, #12]
 80009d6:	60da      	str	r2, [r3, #12]
}
 80009d8:	bf00      	nop
 80009da:	3724      	adds	r7, #36	; 0x24
 80009dc:	46bd      	mov	sp, r7
 80009de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009e2:	4770      	bx	lr

080009e4 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 80009e4:	b480      	push	{r7}
 80009e6:	b083      	sub	sp, #12
 80009e8:	af00      	add	r7, sp, #0
 80009ea:	6078      	str	r0, [r7, #4]
 80009ec:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 80009ee:	683b      	ldr	r3, [r7, #0]
 80009f0:	041a      	lsls	r2, r3, #16
 80009f2:	687b      	ldr	r3, [r7, #4]
 80009f4:	619a      	str	r2, [r3, #24]
}
 80009f6:	bf00      	nop
 80009f8:	370c      	adds	r7, #12
 80009fa:	46bd      	mov	sp, r7
 80009fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a00:	4770      	bx	lr
	...

08000a04 <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 8000a04:	b480      	push	{r7}
 8000a06:	b085      	sub	sp, #20
 8000a08:	af00      	add	r7, sp, #0
 8000a0a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 8000a0c:	4b08      	ldr	r3, [pc, #32]	; (8000a30 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000a0e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000a10:	4907      	ldr	r1, [pc, #28]	; (8000a30 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000a12:	687b      	ldr	r3, [r7, #4]
 8000a14:	4313      	orrs	r3, r2
 8000a16:	630b      	str	r3, [r1, #48]	; 0x30
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8000a18:	4b05      	ldr	r3, [pc, #20]	; (8000a30 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000a1a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000a1c:	687b      	ldr	r3, [r7, #4]
 8000a1e:	4013      	ands	r3, r2
 8000a20:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000a22:	68fb      	ldr	r3, [r7, #12]
}
 8000a24:	bf00      	nop
 8000a26:	3714      	adds	r7, #20
 8000a28:	46bd      	mov	sp, r7
 8000a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a2e:	4770      	bx	lr
 8000a30:	40023800 	.word	0x40023800

08000a34 <MX_GPIO_Init>:
     PB10   ------> USART3_TX
     PA9   ------> USART1_TX
     PA10   ------> USART1_RX
*/
void MX_GPIO_Init(void)
{
 8000a34:	b580      	push	{r7, lr}
 8000a36:	b088      	sub	sp, #32
 8000a38:	af00      	add	r7, sp, #0

  LL_EXTI_InitTypeDef EXTI_InitStruct = {0};
 8000a3a:	f107 0318 	add.w	r3, r7, #24
 8000a3e:	2200      	movs	r2, #0
 8000a40:	601a      	str	r2, [r3, #0]
 8000a42:	605a      	str	r2, [r3, #4]
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a44:	463b      	mov	r3, r7
 8000a46:	2200      	movs	r2, #0
 8000a48:	601a      	str	r2, [r3, #0]
 8000a4a:	605a      	str	r2, [r3, #4]
 8000a4c:	609a      	str	r2, [r3, #8]
 8000a4e:	60da      	str	r2, [r3, #12]
 8000a50:	611a      	str	r2, [r3, #16]
 8000a52:	615a      	str	r2, [r3, #20]

  /* GPIO Ports Clock Enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 8000a54:	2004      	movs	r0, #4
 8000a56:	f7ff ffd5 	bl	8000a04 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOH);
 8000a5a:	2080      	movs	r0, #128	; 0x80
 8000a5c:	f7ff ffd2 	bl	8000a04 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8000a60:	2001      	movs	r0, #1
 8000a62:	f7ff ffcf 	bl	8000a04 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8000a66:	2002      	movs	r0, #2
 8000a68:	f7ff ffcc 	bl	8000a04 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOD);
 8000a6c:	2008      	movs	r0, #8
 8000a6e:	f7ff ffc9 	bl	8000a04 <LL_AHB1_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(GPIOC, FND_A_Pin|FND_F_Pin|FND_E_Pin|FND1_SIG_Pin
 8000a72:	f642 4107 	movw	r1, #11271	; 0x2c07
 8000a76:	4881      	ldr	r0, [pc, #516]	; (8000c7c <MX_GPIO_Init+0x248>)
 8000a78:	f7ff ffb4 	bl	80009e4 <LL_GPIO_ResetOutputPin>
                          |FND4_SIG_Pin|FND3_SIG_Pin);

  /**/
  LL_GPIO_ResetOutputPin(GPIOA, GREEN_LED_Pin|RED_LED_Pin);
 8000a7c:	2182      	movs	r1, #130	; 0x82
 8000a7e:	4880      	ldr	r0, [pc, #512]	; (8000c80 <MX_GPIO_Init+0x24c>)
 8000a80:	f7ff ffb0 	bl	80009e4 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(GPIOB, BLUE_LED_Pin|LD_TRIG_Pin|FND2_SIG_Pin|FND_C_Pin
 8000a84:	f245 31e0 	movw	r1, #21472	; 0x53e0
 8000a88:	487e      	ldr	r0, [pc, #504]	; (8000c84 <MX_GPIO_Init+0x250>)
 8000a8a:	f7ff ffab 	bl	80009e4 <LL_GPIO_ResetOutputPin>
                          |FND_B_Pin|FND_D_Pin|FND_G_Pin);

  /**/
  GPIO_InitStruct.Pin = FND_A_Pin|FND_F_Pin|FND_E_Pin|FND1_SIG_Pin
 8000a8e:	f642 4307 	movw	r3, #11271	; 0x2c07
 8000a92:	603b      	str	r3, [r7, #0]
                          |FND4_SIG_Pin|FND3_SIG_Pin;
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000a94:	2301      	movs	r3, #1
 8000a96:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000a98:	2300      	movs	r3, #0
 8000a9a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000a9c:	2300      	movs	r3, #0
 8000a9e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000aa0:	2300      	movs	r3, #0
 8000aa2:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000aa4:	463b      	mov	r3, r7
 8000aa6:	4619      	mov	r1, r3
 8000aa8:	4874      	ldr	r0, [pc, #464]	; (8000c7c <MX_GPIO_Init+0x248>)
 8000aaa:	f006 fe81 	bl	80077b0 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = GREEN_LED_Pin|RED_LED_Pin;
 8000aae:	2382      	movs	r3, #130	; 0x82
 8000ab0:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000ab2:	2301      	movs	r3, #1
 8000ab4:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000ab6:	2300      	movs	r3, #0
 8000ab8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_OPENDRAIN;
 8000aba:	2301      	movs	r3, #1
 8000abc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000abe:	2300      	movs	r3, #0
 8000ac0:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ac2:	463b      	mov	r3, r7
 8000ac4:	4619      	mov	r1, r3
 8000ac6:	486e      	ldr	r0, [pc, #440]	; (8000c80 <MX_GPIO_Init+0x24c>)
 8000ac8:	f006 fe72 	bl	80077b0 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_2|LL_GPIO_PIN_3|LL_GPIO_PIN_9|LL_GPIO_PIN_10;
 8000acc:	f240 630c 	movw	r3, #1548	; 0x60c
 8000ad0:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8000ad2:	2302      	movs	r3, #2
 8000ad4:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8000ad6:	2303      	movs	r3, #3
 8000ad8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000ada:	2300      	movs	r3, #0
 8000adc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000ade:	2300      	movs	r3, #0
 8000ae0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 8000ae2:	2307      	movs	r3, #7
 8000ae4:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ae6:	463b      	mov	r3, r7
 8000ae8:	4619      	mov	r1, r3
 8000aea:	4865      	ldr	r0, [pc, #404]	; (8000c80 <MX_GPIO_Init+0x24c>)
 8000aec:	f006 fe60 	bl	80077b0 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = Detect_SIG_1_Pin|Detect_SIG_2_Pin|Detect_SIG_3_Pin|SW_OP_3_Pin
 8000af0:	f641 1370 	movw	r3, #6512	; 0x1970
 8000af4:	603b      	str	r3, [r7, #0]
                          |SW_OP_2_Pin|SW_OP_1_Pin;
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8000af6:	2300      	movs	r3, #0
 8000af8:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000afa:	2300      	movs	r3, #0
 8000afc:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000afe:	463b      	mov	r3, r7
 8000b00:	4619      	mov	r1, r3
 8000b02:	485f      	ldr	r0, [pc, #380]	; (8000c80 <MX_GPIO_Init+0x24c>)
 8000b04:	f006 fe54 	bl	80077b0 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_5;
 8000b08:	2320      	movs	r3, #32
 8000b0a:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8000b0c:	2302      	movs	r3, #2
 8000b0e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8000b10:	2303      	movs	r3, #3
 8000b12:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000b14:	2300      	movs	r3, #0
 8000b16:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000b18:	2300      	movs	r3, #0
 8000b1a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 8000b1c:	2307      	movs	r3, #7
 8000b1e:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000b20:	463b      	mov	r3, r7
 8000b22:	4619      	mov	r1, r3
 8000b24:	4855      	ldr	r0, [pc, #340]	; (8000c7c <MX_GPIO_Init+0x248>)
 8000b26:	f006 fe43 	bl	80077b0 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_10;
 8000b2a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000b2e:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8000b30:	2302      	movs	r3, #2
 8000b32:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8000b34:	2303      	movs	r3, #3
 8000b36:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000b38:	2300      	movs	r3, #0
 8000b3a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000b3c:	2300      	movs	r3, #0
 8000b3e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 8000b40:	2307      	movs	r3, #7
 8000b42:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b44:	463b      	mov	r3, r7
 8000b46:	4619      	mov	r1, r3
 8000b48:	484e      	ldr	r0, [pc, #312]	; (8000c84 <MX_GPIO_Init+0x250>)
 8000b4a:	f006 fe31 	bl	80077b0 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = BLUE_LED_Pin;
 8000b4e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000b52:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000b54:	2301      	movs	r3, #1
 8000b56:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000b58:	2300      	movs	r3, #0
 8000b5a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_OPENDRAIN;
 8000b5c:	2301      	movs	r3, #1
 8000b5e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000b60:	2300      	movs	r3, #0
 8000b62:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(BLUE_LED_GPIO_Port, &GPIO_InitStruct);
 8000b64:	463b      	mov	r3, r7
 8000b66:	4619      	mov	r1, r3
 8000b68:	4846      	ldr	r0, [pc, #280]	; (8000c84 <MX_GPIO_Init+0x250>)
 8000b6a:	f006 fe21 	bl	80077b0 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = FB_STOP1_SIG_Pin;
 8000b6e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000b72:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8000b74:	2300      	movs	r3, #0
 8000b76:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000b78:	2300      	movs	r3, #0
 8000b7a:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(FB_STOP1_SIG_GPIO_Port, &GPIO_InitStruct);
 8000b7c:	463b      	mov	r3, r7
 8000b7e:	4619      	mov	r1, r3
 8000b80:	4840      	ldr	r0, [pc, #256]	; (8000c84 <MX_GPIO_Init+0x250>)
 8000b82:	f006 fe15 	bl	80077b0 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LD_TRIG_Pin|FND2_SIG_Pin|FND_C_Pin|FND_B_Pin
 8000b86:	f244 33e0 	movw	r3, #17376	; 0x43e0
 8000b8a:	603b      	str	r3, [r7, #0]
                          |FND_D_Pin|FND_G_Pin;
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000b8c:	2301      	movs	r3, #1
 8000b8e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000b90:	2300      	movs	r3, #0
 8000b92:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000b94:	2300      	movs	r3, #0
 8000b96:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000b98:	2300      	movs	r3, #0
 8000b9a:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b9c:	463b      	mov	r3, r7
 8000b9e:	4619      	mov	r1, r3
 8000ba0:	4838      	ldr	r0, [pc, #224]	; (8000c84 <MX_GPIO_Init+0x250>)
 8000ba2:	f006 fe05 	bl	80077b0 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = SW_OP_4_Pin;
 8000ba6:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000baa:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8000bac:	2300      	movs	r3, #0
 8000bae:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000bb0:	2300      	movs	r3, #0
 8000bb2:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(SW_OP_4_GPIO_Port, &GPIO_InitStruct);
 8000bb4:	463b      	mov	r3, r7
 8000bb6:	4619      	mov	r1, r3
 8000bb8:	4830      	ldr	r0, [pc, #192]	; (8000c7c <MX_GPIO_Init+0x248>)
 8000bba:	f006 fdf9 	bl	80077b0 <LL_GPIO_Init>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTB, LL_SYSCFG_EXTI_LINE0);
 8000bbe:	f44f 2170 	mov.w	r1, #983040	; 0xf0000
 8000bc2:	2001      	movs	r0, #1
 8000bc4:	f7ff fe82 	bl	80008cc <LL_SYSCFG_SetEXTISource>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTB, LL_SYSCFG_EXTI_LINE15);
 8000bc8:	492f      	ldr	r1, [pc, #188]	; (8000c88 <MX_GPIO_Init+0x254>)
 8000bca:	2001      	movs	r0, #1
 8000bcc:	f7ff fe7e 	bl	80008cc <LL_SYSCFG_SetEXTISource>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_0;
 8000bd0:	2301      	movs	r3, #1
 8000bd2:	61bb      	str	r3, [r7, #24]
  EXTI_InitStruct.LineCommand = ENABLE;
 8000bd4:	2301      	movs	r3, #1
 8000bd6:	773b      	strb	r3, [r7, #28]
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 8000bd8:	2300      	movs	r3, #0
 8000bda:	777b      	strb	r3, [r7, #29]
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_RISING_FALLING;
 8000bdc:	2303      	movs	r3, #3
 8000bde:	77bb      	strb	r3, [r7, #30]
  LL_EXTI_Init(&EXTI_InitStruct);
 8000be0:	f107 0318 	add.w	r3, r7, #24
 8000be4:	4618      	mov	r0, r3
 8000be6:	f006 fc5d 	bl	80074a4 <LL_EXTI_Init>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_15;
 8000bea:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000bee:	61bb      	str	r3, [r7, #24]
  EXTI_InitStruct.LineCommand = ENABLE;
 8000bf0:	2301      	movs	r3, #1
 8000bf2:	773b      	strb	r3, [r7, #28]
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 8000bf4:	2300      	movs	r3, #0
 8000bf6:	777b      	strb	r3, [r7, #29]
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_RISING;
 8000bf8:	2301      	movs	r3, #1
 8000bfa:	77bb      	strb	r3, [r7, #30]
  LL_EXTI_Init(&EXTI_InitStruct);
 8000bfc:	f107 0318 	add.w	r3, r7, #24
 8000c00:	4618      	mov	r0, r3
 8000c02:	f006 fc4f 	bl	80074a4 <LL_EXTI_Init>

  /**/
  LL_GPIO_SetPinPull(MODE_SW_GPIO_Port, MODE_SW_Pin, LL_GPIO_PULL_NO);
 8000c06:	2200      	movs	r2, #0
 8000c08:	2101      	movs	r1, #1
 8000c0a:	481e      	ldr	r0, [pc, #120]	; (8000c84 <MX_GPIO_Init+0x250>)
 8000c0c:	f7ff febb 	bl	8000986 <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinPull(START_SW_GPIO_Port, START_SW_Pin, LL_GPIO_PULL_NO);
 8000c10:	2200      	movs	r2, #0
 8000c12:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000c16:	481b      	ldr	r0, [pc, #108]	; (8000c84 <MX_GPIO_Init+0x250>)
 8000c18:	f7ff feb5 	bl	8000986 <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinMode(MODE_SW_GPIO_Port, MODE_SW_Pin, LL_GPIO_MODE_INPUT);
 8000c1c:	2200      	movs	r2, #0
 8000c1e:	2101      	movs	r1, #1
 8000c20:	4818      	ldr	r0, [pc, #96]	; (8000c84 <MX_GPIO_Init+0x250>)
 8000c22:	f7ff fe81 	bl	8000928 <LL_GPIO_SetPinMode>

  /**/
  LL_GPIO_SetPinMode(START_SW_GPIO_Port, START_SW_Pin, LL_GPIO_MODE_INPUT);
 8000c26:	2200      	movs	r2, #0
 8000c28:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000c2c:	4815      	ldr	r0, [pc, #84]	; (8000c84 <MX_GPIO_Init+0x250>)
 8000c2e:	f7ff fe7b 	bl	8000928 <LL_GPIO_SetPinMode>

  /* EXTI interrupt init*/
  NVIC_SetPriority(EXTI0_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8000c32:	f7ff fdc1 	bl	80007b8 <__NVIC_GetPriorityGrouping>
 8000c36:	4603      	mov	r3, r0
 8000c38:	2200      	movs	r2, #0
 8000c3a:	2100      	movs	r1, #0
 8000c3c:	4618      	mov	r0, r3
 8000c3e:	f7ff fe11 	bl	8000864 <NVIC_EncodePriority>
 8000c42:	4603      	mov	r3, r0
 8000c44:	4619      	mov	r1, r3
 8000c46:	2006      	movs	r0, #6
 8000c48:	f7ff fde2 	bl	8000810 <__NVIC_SetPriority>
  NVIC_EnableIRQ(EXTI0_IRQn);
 8000c4c:	2006      	movs	r0, #6
 8000c4e:	f7ff fdc1 	bl	80007d4 <__NVIC_EnableIRQ>
  NVIC_SetPriority(EXTI15_10_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8000c52:	f7ff fdb1 	bl	80007b8 <__NVIC_GetPriorityGrouping>
 8000c56:	4603      	mov	r3, r0
 8000c58:	2200      	movs	r2, #0
 8000c5a:	2100      	movs	r1, #0
 8000c5c:	4618      	mov	r0, r3
 8000c5e:	f7ff fe01 	bl	8000864 <NVIC_EncodePriority>
 8000c62:	4603      	mov	r3, r0
 8000c64:	4619      	mov	r1, r3
 8000c66:	2028      	movs	r0, #40	; 0x28
 8000c68:	f7ff fdd2 	bl	8000810 <__NVIC_SetPriority>
  NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000c6c:	2028      	movs	r0, #40	; 0x28
 8000c6e:	f7ff fdb1 	bl	80007d4 <__NVIC_EnableIRQ>

}
 8000c72:	bf00      	nop
 8000c74:	3720      	adds	r7, #32
 8000c76:	46bd      	mov	sp, r7
 8000c78:	bd80      	pop	{r7, pc}
 8000c7a:	bf00      	nop
 8000c7c:	40020800 	.word	0x40020800
 8000c80:	40020000 	.word	0x40020000
 8000c84:	40020400 	.word	0x40020400
 8000c88:	f0000003 	.word	0xf0000003

08000c8c <LL_GPIO_SetOutputPin>:
{
 8000c8c:	b480      	push	{r7}
 8000c8e:	b083      	sub	sp, #12
 8000c90:	af00      	add	r7, sp, #0
 8000c92:	6078      	str	r0, [r7, #4]
 8000c94:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8000c96:	687b      	ldr	r3, [r7, #4]
 8000c98:	683a      	ldr	r2, [r7, #0]
 8000c9a:	619a      	str	r2, [r3, #24]
}
 8000c9c:	bf00      	nop
 8000c9e:	370c      	adds	r7, #12
 8000ca0:	46bd      	mov	sp, r7
 8000ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ca6:	4770      	bx	lr

08000ca8 <LL_GPIO_ResetOutputPin>:
{
 8000ca8:	b480      	push	{r7}
 8000caa:	b083      	sub	sp, #12
 8000cac:	af00      	add	r7, sp, #0
 8000cae:	6078      	str	r0, [r7, #4]
 8000cb0:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 8000cb2:	683b      	ldr	r3, [r7, #0]
 8000cb4:	041a      	lsls	r2, r3, #16
 8000cb6:	687b      	ldr	r3, [r7, #4]
 8000cb8:	619a      	str	r2, [r3, #24]
}
 8000cba:	bf00      	nop
 8000cbc:	370c      	adds	r7, #12
 8000cbe:	46bd      	mov	sp, r7
 8000cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cc4:	4770      	bx	lr
	...

08000cc8 <Delay_us>:
  {
 8000cc8:	b580      	push	{r7, lr}
 8000cca:	b084      	sub	sp, #16
 8000ccc:	af00      	add	r7, sp, #0
 8000cce:	6078      	str	r0, [r7, #4]
    uint32_t clk_cycle_start = DWT->CYCCNT;
 8000cd0:	4b0d      	ldr	r3, [pc, #52]	; (8000d08 <Delay_us+0x40>)
 8000cd2:	685b      	ldr	r3, [r3, #4]
 8000cd4:	60fb      	str	r3, [r7, #12]
    microseconds *= (HAL_RCC_GetHCLKFreq() / 1000000);
 8000cd6:	f003 fde3 	bl	80048a0 <HAL_RCC_GetHCLKFreq>
 8000cda:	4603      	mov	r3, r0
 8000cdc:	4a0b      	ldr	r2, [pc, #44]	; (8000d0c <Delay_us+0x44>)
 8000cde:	fba2 2303 	umull	r2, r3, r2, r3
 8000ce2:	0c9b      	lsrs	r3, r3, #18
 8000ce4:	687a      	ldr	r2, [r7, #4]
 8000ce6:	fb02 f303 	mul.w	r3, r2, r3
 8000cea:	607b      	str	r3, [r7, #4]
    while ((DWT->CYCCNT - clk_cycle_start) < microseconds)
 8000cec:	bf00      	nop
 8000cee:	4b06      	ldr	r3, [pc, #24]	; (8000d08 <Delay_us+0x40>)
 8000cf0:	685a      	ldr	r2, [r3, #4]
 8000cf2:	68fb      	ldr	r3, [r7, #12]
 8000cf4:	1ad2      	subs	r2, r2, r3
 8000cf6:	687b      	ldr	r3, [r7, #4]
 8000cf8:	429a      	cmp	r2, r3
 8000cfa:	d3f8      	bcc.n	8000cee <Delay_us+0x26>
  }
 8000cfc:	bf00      	nop
 8000cfe:	bf00      	nop
 8000d00:	3710      	adds	r7, #16
 8000d02:	46bd      	mov	sp, r7
 8000d04:	bd80      	pop	{r7, pc}
 8000d06:	bf00      	nop
 8000d08:	e0001000 	.word	0xe0001000
 8000d0c:	431bde83 	.word	0x431bde83

08000d10 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8000d10:	b580      	push	{r7, lr}
 8000d12:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000d14:	f002 fca2 	bl	800365c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000d18:	f000 f8a6 	bl	8000e68 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000d1c:	f7ff fe8a 	bl	8000a34 <MX_GPIO_Init>
  MX_ADC1_Init();
 8000d20:	f7ff fbf2 	bl	8000508 <MX_ADC1_Init>
  MX_UART5_Init();
 8000d24:	f002 fb70 	bl	8003408 <MX_UART5_Init>
  MX_TIM3_Init();
 8000d28:	f002 f96e 	bl	8003008 <MX_TIM3_Init>
  MX_USART6_UART_Init();
 8000d2c:	f002 fb96 	bl	800345c <MX_USART6_UART_Init>
  MX_TIM2_Init();
 8000d30:	f002 f91c 	bl	8002f6c <MX_TIM2_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 8000d34:	f000 f90a 	bl	8000f4c <MX_NVIC_Init>
  /* USER CODE BEGIN 2 */
  DWT_Delay_Init();
 8000d38:	f7ff fcfe 	bl	8000738 <DWT_Delay_Init>

  InitUartQueue(&ViewerQueue);
 8000d3c:	4841      	ldr	r0, [pc, #260]	; (8000e44 <main+0x134>)
 8000d3e:	f001 fa09 	bl	8002154 <InitUartQueue>
  InitUartQueue(&LiDARQueue);
 8000d42:	4841      	ldr	r0, [pc, #260]	; (8000e48 <main+0x138>)
 8000d44:	f001 fa06 	bl	8002154 <InitUartQueue>

  switch_check();
 8000d48:	f002 f8a8 	bl	8002e9c <switch_check>

  __HAL_UART_ENABLE_IT(&hLiDAR, UART_IT_RXNE);
 8000d4c:	4b3f      	ldr	r3, [pc, #252]	; (8000e4c <main+0x13c>)
 8000d4e:	681b      	ldr	r3, [r3, #0]
 8000d50:	68da      	ldr	r2, [r3, #12]
 8000d52:	4b3e      	ldr	r3, [pc, #248]	; (8000e4c <main+0x13c>)
 8000d54:	681b      	ldr	r3, [r3, #0]
 8000d56:	f042 0220 	orr.w	r2, r2, #32
 8000d5a:	60da      	str	r2, [r3, #12]
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  while (1)
  {
    if (tx_start_flag == 0)
 8000d5c:	4b3c      	ldr	r3, [pc, #240]	; (8000e50 <main+0x140>)
 8000d5e:	781b      	ldrb	r3, [r3, #0]
 8000d60:	b2db      	uxtb	r3, r3
 8000d62:	2b00      	cmp	r3, #0
 8000d64:	d12f      	bne.n	8000dc6 <main+0xb6>
    {
      switch (g_Status)
 8000d66:	4b3b      	ldr	r3, [pc, #236]	; (8000e54 <main+0x144>)
 8000d68:	781b      	ldrb	r3, [r3, #0]
 8000d6a:	b2db      	uxtb	r3, r3
 8000d6c:	2b06      	cmp	r3, #6
 8000d6e:	d866      	bhi.n	8000e3e <main+0x12e>
 8000d70:	a201      	add	r2, pc, #4	; (adr r2, 8000d78 <main+0x68>)
 8000d72:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d76:	bf00      	nop
 8000d78:	08000d95 	.word	0x08000d95
 8000d7c:	08000d9b 	.word	0x08000d9b
 8000d80:	08000da1 	.word	0x08000da1
 8000d84:	08000da7 	.word	0x08000da7
 8000d88:	08000dad 	.word	0x08000dad
 8000d8c:	08000db3 	.word	0x08000db3
 8000d90:	08000db9 	.word	0x08000db9
      {
      case kStatus_Info:
        Info_status();
 8000d94:	f001 fa84 	bl	80022a0 <Info_status>
        break;
 8000d98:	e052      	b.n	8000e40 <main+0x130>

      case kStatus_Detect1:
        Detect1_status();
 8000d9a:	f001 faeb 	bl	8002374 <Detect1_status>
        break;
 8000d9e:	e04f      	b.n	8000e40 <main+0x130>

      case kStatus_Detect2:
        Detect2_status();
 8000da0:	f001 fb22 	bl	80023e8 <Detect2_status>
        break;
 8000da4:	e04c      	b.n	8000e40 <main+0x130>

      case kStatus_Detect3:
        Detect3_status();
 8000da6:	f001 fb4f 	bl	8002448 <Detect3_status>
        break;
 8000daa:	e049      	b.n	8000e40 <main+0x130>

      case kStatus_Idle:
        Idle_status();
 8000dac:	f001 fba2 	bl	80024f4 <Idle_status>
        break;
 8000db0:	e046      	b.n	8000e40 <main+0x130>

      case kStatus_Test:

        Test_status();
 8000db2:	f001 fd2d 	bl	8002810 <Test_status>
        break;
 8000db6:	e043      	b.n	8000e40 <main+0x130>

      case kStatus_Result:
        result(g_Result);
 8000db8:	4b27      	ldr	r3, [pc, #156]	; (8000e58 <main+0x148>)
 8000dba:	781b      	ldrb	r3, [r3, #0]
 8000dbc:	b2db      	uxtb	r3, r3
 8000dbe:	4618      	mov	r0, r3
 8000dc0:	f000 fba0 	bl	8001504 <result>
        break;
 8000dc4:	e03c      	b.n	8000e40 <main+0x130>
        break;
      }
    }
    else // LD Tx On
    {
      if (stop_feedback == 0)
 8000dc6:	4b25      	ldr	r3, [pc, #148]	; (8000e5c <main+0x14c>)
 8000dc8:	781b      	ldrb	r3, [r3, #0]
 8000dca:	2b00      	cmp	r3, #0
 8000dcc:	d129      	bne.n	8000e22 <main+0x112>
      {
        LL_GPIO_SetOutputPin(LD_TRIG_GPIO_Port, LD_TRIG_Pin);
 8000dce:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000dd2:	4823      	ldr	r0, [pc, #140]	; (8000e60 <main+0x150>)
 8000dd4:	f7ff ff5a 	bl	8000c8c <LL_GPIO_SetOutputPin>
        stop_feedback = HAL_GPIO_ReadPin(FB_STOP1_SIG_GPIO_Port, FB_STOP1_SIG_Pin);
 8000dd8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000ddc:	4820      	ldr	r0, [pc, #128]	; (8000e60 <main+0x150>)
 8000dde:	f003 fbf7 	bl	80045d0 <HAL_GPIO_ReadPin>
 8000de2:	4603      	mov	r3, r0
 8000de4:	461a      	mov	r2, r3
 8000de6:	4b1d      	ldr	r3, [pc, #116]	; (8000e5c <main+0x14c>)
 8000de8:	701a      	strb	r2, [r3, #0]
        LL_GPIO_ResetOutputPin(LD_TRIG_GPIO_Port, LD_TRIG_Pin);
 8000dea:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000dee:	481c      	ldr	r0, [pc, #112]	; (8000e60 <main+0x150>)
 8000df0:	f7ff ff5a 	bl	8000ca8 <LL_GPIO_ResetOutputPin>
        feedback_ng_cnt++;
 8000df4:	4b1b      	ldr	r3, [pc, #108]	; (8000e64 <main+0x154>)
 8000df6:	781b      	ldrb	r3, [r3, #0]
 8000df8:	3301      	adds	r3, #1
 8000dfa:	b2da      	uxtb	r2, r3
 8000dfc:	4b19      	ldr	r3, [pc, #100]	; (8000e64 <main+0x154>)
 8000dfe:	701a      	strb	r2, [r3, #0]
        if (feedback_ng_cnt >= 5)
 8000e00:	4b18      	ldr	r3, [pc, #96]	; (8000e64 <main+0x154>)
 8000e02:	781b      	ldrb	r3, [r3, #0]
 8000e04:	2b04      	cmp	r3, #4
 8000e06:	d908      	bls.n	8000e1a <main+0x10a>
        {
          result(kResult_Err_11);
 8000e08:	200c      	movs	r0, #12
 8000e0a:	f000 fb7b 	bl	8001504 <result>
          stop_feedback = 1;
 8000e0e:	4b13      	ldr	r3, [pc, #76]	; (8000e5c <main+0x14c>)
 8000e10:	2201      	movs	r2, #1
 8000e12:	701a      	strb	r2, [r3, #0]
          feedback_ng_cnt = 0;
 8000e14:	4b13      	ldr	r3, [pc, #76]	; (8000e64 <main+0x154>)
 8000e16:	2200      	movs	r2, #0
 8000e18:	701a      	strb	r2, [r3, #0]
        }
        Delay_us(20);
 8000e1a:	2014      	movs	r0, #20
 8000e1c:	f7ff ff54 	bl	8000cc8 <Delay_us>
 8000e20:	e79c      	b.n	8000d5c <main+0x4c>
      }
      else
      {
        LL_GPIO_SetOutputPin(LD_TRIG_GPIO_Port, LD_TRIG_Pin);
 8000e22:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000e26:	480e      	ldr	r0, [pc, #56]	; (8000e60 <main+0x150>)
 8000e28:	f7ff ff30 	bl	8000c8c <LL_GPIO_SetOutputPin>
        LL_GPIO_ResetOutputPin(LD_TRIG_GPIO_Port, LD_TRIG_Pin);
 8000e2c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000e30:	480b      	ldr	r0, [pc, #44]	; (8000e60 <main+0x150>)
 8000e32:	f7ff ff39 	bl	8000ca8 <LL_GPIO_ResetOutputPin>
        Delay_us(20);
 8000e36:	2014      	movs	r0, #20
 8000e38:	f7ff ff46 	bl	8000cc8 <Delay_us>
 8000e3c:	e78e      	b.n	8000d5c <main+0x4c>
        break;
 8000e3e:	bf00      	nop
    if (tx_start_flag == 0)
 8000e40:	e78c      	b.n	8000d5c <main+0x4c>
 8000e42:	bf00      	nop
 8000e44:	20000478 	.word	0x20000478
 8000e48:	20000088 	.word	0x20000088
 8000e4c:	20000a64 	.word	0x20000a64
 8000e50:	2000098a 	.word	0x2000098a
 8000e54:	20000084 	.word	0x20000084
 8000e58:	20000087 	.word	0x20000087
 8000e5c:	20000085 	.word	0x20000085
 8000e60:	40020400 	.word	0x40020400
 8000e64:	20000086 	.word	0x20000086

08000e68 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8000e68:	b580      	push	{r7, lr}
 8000e6a:	b094      	sub	sp, #80	; 0x50
 8000e6c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000e6e:	f107 031c 	add.w	r3, r7, #28
 8000e72:	2234      	movs	r2, #52	; 0x34
 8000e74:	2100      	movs	r1, #0
 8000e76:	4618      	mov	r0, r3
 8000e78:	f006 fd42 	bl	8007900 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000e7c:	f107 0308 	add.w	r3, r7, #8
 8000e80:	2200      	movs	r2, #0
 8000e82:	601a      	str	r2, [r3, #0]
 8000e84:	605a      	str	r2, [r3, #4]
 8000e86:	609a      	str	r2, [r3, #8]
 8000e88:	60da      	str	r2, [r3, #12]
 8000e8a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
   */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e8c:	2300      	movs	r3, #0
 8000e8e:	607b      	str	r3, [r7, #4]
 8000e90:	4b2c      	ldr	r3, [pc, #176]	; (8000f44 <SystemClock_Config+0xdc>)
 8000e92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e94:	4a2b      	ldr	r2, [pc, #172]	; (8000f44 <SystemClock_Config+0xdc>)
 8000e96:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000e9a:	6413      	str	r3, [r2, #64]	; 0x40
 8000e9c:	4b29      	ldr	r3, [pc, #164]	; (8000f44 <SystemClock_Config+0xdc>)
 8000e9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ea0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ea4:	607b      	str	r3, [r7, #4]
 8000ea6:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000ea8:	2300      	movs	r3, #0
 8000eaa:	603b      	str	r3, [r7, #0]
 8000eac:	4b26      	ldr	r3, [pc, #152]	; (8000f48 <SystemClock_Config+0xe0>)
 8000eae:	681b      	ldr	r3, [r3, #0]
 8000eb0:	4a25      	ldr	r2, [pc, #148]	; (8000f48 <SystemClock_Config+0xe0>)
 8000eb2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000eb6:	6013      	str	r3, [r2, #0]
 8000eb8:	4b23      	ldr	r3, [pc, #140]	; (8000f48 <SystemClock_Config+0xe0>)
 8000eba:	681b      	ldr	r3, [r3, #0]
 8000ebc:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000ec0:	603b      	str	r3, [r7, #0]
 8000ec2:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
   * in the RCC_OscInitTypeDef structure.
   */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000ec4:	2301      	movs	r3, #1
 8000ec6:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000ec8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000ecc:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000ece:	2302      	movs	r3, #2
 8000ed0:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000ed2:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000ed6:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 12;
 8000ed8:	230c      	movs	r3, #12
 8000eda:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 8000edc:	23b4      	movs	r3, #180	; 0xb4
 8000ede:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000ee0:	2302      	movs	r3, #2
 8000ee2:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000ee4:	2302      	movs	r3, #2
 8000ee6:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000ee8:	2302      	movs	r3, #2
 8000eea:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000eec:	f107 031c 	add.w	r3, r7, #28
 8000ef0:	4618      	mov	r0, r3
 8000ef2:	f003 feb3 	bl	8004c5c <HAL_RCC_OscConfig>
 8000ef6:	4603      	mov	r3, r0
 8000ef8:	2b00      	cmp	r3, #0
 8000efa:	d001      	beq.n	8000f00 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8000efc:	f000 f832 	bl	8000f64 <Error_Handler>
  }

  /** Activate the Over-Drive mode
   */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8000f00:	f003 fb98 	bl	8004634 <HAL_PWREx_EnableOverDrive>
 8000f04:	4603      	mov	r3, r0
 8000f06:	2b00      	cmp	r3, #0
 8000f08:	d001      	beq.n	8000f0e <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8000f0a:	f000 f82b 	bl	8000f64 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
   */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8000f0e:	230f      	movs	r3, #15
 8000f10:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLRCLK;
 8000f12:	2303      	movs	r3, #3
 8000f14:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000f16:	2300      	movs	r3, #0
 8000f18:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000f1a:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000f1e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000f20:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000f24:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000f26:	f107 0308 	add.w	r3, r7, #8
 8000f2a:	2105      	movs	r1, #5
 8000f2c:	4618      	mov	r0, r3
 8000f2e:	f003 fbd1 	bl	80046d4 <HAL_RCC_ClockConfig>
 8000f32:	4603      	mov	r3, r0
 8000f34:	2b00      	cmp	r3, #0
 8000f36:	d001      	beq.n	8000f3c <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8000f38:	f000 f814 	bl	8000f64 <Error_Handler>
  }
}
 8000f3c:	bf00      	nop
 8000f3e:	3750      	adds	r7, #80	; 0x50
 8000f40:	46bd      	mov	sp, r7
 8000f42:	bd80      	pop	{r7, pc}
 8000f44:	40023800 	.word	0x40023800
 8000f48:	40007000 	.word	0x40007000

08000f4c <MX_NVIC_Init>:
/**
 * @brief NVIC Configuration.
 * @retval None
 */
static void MX_NVIC_Init(void)
{
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	af00      	add	r7, sp, #0
  /* TIM2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000f50:	2200      	movs	r2, #0
 8000f52:	2100      	movs	r1, #0
 8000f54:	201c      	movs	r0, #28
 8000f56:	f003 f8de 	bl	8004116 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000f5a:	201c      	movs	r0, #28
 8000f5c:	f003 f8f7 	bl	800414e <HAL_NVIC_EnableIRQ>
}
 8000f60:	bf00      	nop
 8000f62:	bd80      	pop	{r7, pc}

08000f64 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8000f64:	b480      	push	{r7}
 8000f66:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8000f68:	b672      	cpsid	i
}
 8000f6a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000f6c:	e7fe      	b.n	8000f6c <Error_Handler+0x8>
	...

08000f70 <LiDAR_Protocol_Tx>:
#include "protocol.h"

void LiDAR_Protocol_Tx(uint8_t parameter)
{
 8000f70:	b580      	push	{r7, lr}
 8000f72:	b086      	sub	sp, #24
 8000f74:	af00      	add	r7, sp, #0
 8000f76:	4603      	mov	r3, r0
 8000f78:	71fb      	strb	r3, [r7, #7]
    uint8_t checksum = 0U;
 8000f7a:	2300      	movs	r3, #0
 8000f7c:	75fb      	strb	r3, [r7, #23]
    uint8_t cnt = 0U;
 8000f7e:	2300      	movs	r3, #0
 8000f80:	74fb      	strb	r3, [r7, #19]
    uint8_t senddata[9] = {0};
 8000f82:	2300      	movs	r3, #0
 8000f84:	60bb      	str	r3, [r7, #8]
 8000f86:	f107 030c 	add.w	r3, r7, #12
 8000f8a:	2200      	movs	r2, #0
 8000f8c:	601a      	str	r2, [r3, #0]
 8000f8e:	711a      	strb	r2, [r3, #4]

    switch (parameter)
 8000f90:	79fb      	ldrb	r3, [r7, #7]
 8000f92:	2b04      	cmp	r3, #4
 8000f94:	d85d      	bhi.n	8001052 <LiDAR_Protocol_Tx+0xe2>
    case LIDAR_COMMAND_START:
    case LIDAR_COMMAND_DETECT1:
    case LIDAR_COMMAND_DETECT2:
    case LIDAR_COMMAND_DETECT3:

        senddata[cnt++] = PROTOCOL_HEADER;
 8000f96:	7cfb      	ldrb	r3, [r7, #19]
 8000f98:	1c5a      	adds	r2, r3, #1
 8000f9a:	74fa      	strb	r2, [r7, #19]
 8000f9c:	3318      	adds	r3, #24
 8000f9e:	443b      	add	r3, r7
 8000fa0:	22fa      	movs	r2, #250	; 0xfa
 8000fa2:	f803 2c10 	strb.w	r2, [r3, #-16]
        senddata[cnt++] = PRODUCT_LINE;
 8000fa6:	7cfb      	ldrb	r3, [r7, #19]
 8000fa8:	1c5a      	adds	r2, r3, #1
 8000faa:	74fa      	strb	r2, [r7, #19]
 8000fac:	3318      	adds	r3, #24
 8000fae:	443b      	add	r3, r7
 8000fb0:	2200      	movs	r2, #0
 8000fb2:	f803 2c10 	strb.w	r2, [r3, #-16]
        senddata[cnt++] = PRODUCT_ID;
 8000fb6:	7cfb      	ldrb	r3, [r7, #19]
 8000fb8:	1c5a      	adds	r2, r3, #1
 8000fba:	74fa      	strb	r2, [r7, #19]
 8000fbc:	3318      	adds	r3, #24
 8000fbe:	443b      	add	r3, r7
 8000fc0:	22d0      	movs	r2, #208	; 0xd0
 8000fc2:	f803 2c10 	strb.w	r2, [r3, #-16]
        senddata[cnt++] = LIDAR_MODE;
 8000fc6:	7cfb      	ldrb	r3, [r7, #19]
 8000fc8:	1c5a      	adds	r2, r3, #1
 8000fca:	74fa      	strb	r2, [r7, #19]
 8000fcc:	3318      	adds	r3, #24
 8000fce:	443b      	add	r3, r7
 8000fd0:	220f      	movs	r2, #15
 8000fd2:	f803 2c10 	strb.w	r2, [r3, #-16]
        senddata[cnt++] = parameter;
 8000fd6:	7cfb      	ldrb	r3, [r7, #19]
 8000fd8:	1c5a      	adds	r2, r3, #1
 8000fda:	74fa      	strb	r2, [r7, #19]
 8000fdc:	3318      	adds	r3, #24
 8000fde:	443b      	add	r3, r7
 8000fe0:	79fa      	ldrb	r2, [r7, #7]
 8000fe2:	f803 2c10 	strb.w	r2, [r3, #-16]
        senddata[cnt++] = 0x00U;
 8000fe6:	7cfb      	ldrb	r3, [r7, #19]
 8000fe8:	1c5a      	adds	r2, r3, #1
 8000fea:	74fa      	strb	r2, [r7, #19]
 8000fec:	3318      	adds	r3, #24
 8000fee:	443b      	add	r3, r7
 8000ff0:	2200      	movs	r2, #0
 8000ff2:	f803 2c10 	strb.w	r2, [r3, #-16]
        senddata[cnt++] = 0x00U;
 8000ff6:	7cfb      	ldrb	r3, [r7, #19]
 8000ff8:	1c5a      	adds	r2, r3, #1
 8000ffa:	74fa      	strb	r2, [r7, #19]
 8000ffc:	3318      	adds	r3, #24
 8000ffe:	443b      	add	r3, r7
 8001000:	2200      	movs	r2, #0
 8001002:	f803 2c10 	strb.w	r2, [r3, #-16]
        senddata[cnt++] = 0x00U;
 8001006:	7cfb      	ldrb	r3, [r7, #19]
 8001008:	1c5a      	adds	r2, r3, #1
 800100a:	74fa      	strb	r2, [r7, #19]
 800100c:	3318      	adds	r3, #24
 800100e:	443b      	add	r3, r7
 8001010:	2200      	movs	r2, #0
 8001012:	f803 2c10 	strb.w	r2, [r3, #-16]

        checksum = senddata[0];
 8001016:	7a3b      	ldrb	r3, [r7, #8]
 8001018:	75fb      	strb	r3, [r7, #23]
        for (uint16_t i = 1U; i < cnt; i++)
 800101a:	2301      	movs	r3, #1
 800101c:	82bb      	strh	r3, [r7, #20]
 800101e:	e00a      	b.n	8001036 <LiDAR_Protocol_Tx+0xc6>
        {
            checksum ^= senddata[i];
 8001020:	8abb      	ldrh	r3, [r7, #20]
 8001022:	3318      	adds	r3, #24
 8001024:	443b      	add	r3, r7
 8001026:	f813 2c10 	ldrb.w	r2, [r3, #-16]
 800102a:	7dfb      	ldrb	r3, [r7, #23]
 800102c:	4053      	eors	r3, r2
 800102e:	75fb      	strb	r3, [r7, #23]
        for (uint16_t i = 1U; i < cnt; i++)
 8001030:	8abb      	ldrh	r3, [r7, #20]
 8001032:	3301      	adds	r3, #1
 8001034:	82bb      	strh	r3, [r7, #20]
 8001036:	7cfb      	ldrb	r3, [r7, #19]
 8001038:	b29b      	uxth	r3, r3
 800103a:	8aba      	ldrh	r2, [r7, #20]
 800103c:	429a      	cmp	r2, r3
 800103e:	d3ef      	bcc.n	8001020 <LiDAR_Protocol_Tx+0xb0>
        }
        senddata[cnt++] = checksum;
 8001040:	7cfb      	ldrb	r3, [r7, #19]
 8001042:	1c5a      	adds	r2, r3, #1
 8001044:	74fa      	strb	r2, [r7, #19]
 8001046:	3318      	adds	r3, #24
 8001048:	443b      	add	r3, r7
 800104a:	7dfa      	ldrb	r2, [r7, #23]
 800104c:	f803 2c10 	strb.w	r2, [r3, #-16]
        break;
 8001050:	e000      	b.n	8001054 <LiDAR_Protocol_Tx+0xe4>
    default:
        break;
 8001052:	bf00      	nop
    }
    HAL_UART_Transmit(&hLiDAR, senddata, sizeof(senddata), 3000);
 8001054:	f107 0108 	add.w	r1, r7, #8
 8001058:	f640 33b8 	movw	r3, #3000	; 0xbb8
 800105c:	2209      	movs	r2, #9
 800105e:	4803      	ldr	r0, [pc, #12]	; (800106c <LiDAR_Protocol_Tx+0xfc>)
 8001060:	f005 f9c1 	bl	80063e6 <HAL_UART_Transmit>
}
 8001064:	bf00      	nop
 8001066:	3718      	adds	r7, #24
 8001068:	46bd      	mov	sp, r7
 800106a:	bd80      	pop	{r7, pc}
 800106c:	20000a64 	.word	0x20000a64

08001070 <GUI_Protocol_Tx>:

void GUI_Protocol_Tx(uint8_t parameter, uint8_t data)
{
 8001070:	b580      	push	{r7, lr}
 8001072:	b086      	sub	sp, #24
 8001074:	af00      	add	r7, sp, #0
 8001076:	4603      	mov	r3, r0
 8001078:	460a      	mov	r2, r1
 800107a:	71fb      	strb	r3, [r7, #7]
 800107c:	4613      	mov	r3, r2
 800107e:	71bb      	strb	r3, [r7, #6]
    uint8_t checksum = 0U;
 8001080:	2300      	movs	r3, #0
 8001082:	75fb      	strb	r3, [r7, #23]
    uint8_t cnt = 0U;
 8001084:	2300      	movs	r3, #0
 8001086:	74fb      	strb	r3, [r7, #19]
    uint8_t senddata[9] = {0};
 8001088:	2300      	movs	r3, #0
 800108a:	60bb      	str	r3, [r7, #8]
 800108c:	f107 030c 	add.w	r3, r7, #12
 8001090:	2200      	movs	r2, #0
 8001092:	601a      	str	r2, [r3, #0]
 8001094:	711a      	strb	r2, [r3, #4]

    switch (parameter)
 8001096:	79fb      	ldrb	r3, [r7, #7]
 8001098:	2b00      	cmp	r3, #0
 800109a:	d004      	beq.n	80010a6 <GUI_Protocol_Tx+0x36>
 800109c:	2b00      	cmp	r3, #0
 800109e:	db60      	blt.n	8001162 <GUI_Protocol_Tx+0xf2>
 80010a0:	3b02      	subs	r3, #2
 80010a2:	2b06      	cmp	r3, #6
 80010a4:	d85d      	bhi.n	8001162 <GUI_Protocol_Tx+0xf2>
    case GUI_COMMAND_MOT_SPEED:
    case GUI_COMMAND_ENC_CHECK:
    case GUI_COMMAND_TDC_INIT:
    case GUI_COMMAND_TDC_CAL:

        senddata[cnt++] = PROTOCOL_HEADER;
 80010a6:	7cfb      	ldrb	r3, [r7, #19]
 80010a8:	1c5a      	adds	r2, r3, #1
 80010aa:	74fa      	strb	r2, [r7, #19]
 80010ac:	3318      	adds	r3, #24
 80010ae:	443b      	add	r3, r7
 80010b0:	22fa      	movs	r2, #250	; 0xfa
 80010b2:	f803 2c10 	strb.w	r2, [r3, #-16]
        senddata[cnt++] = PRODUCT_LINE;
 80010b6:	7cfb      	ldrb	r3, [r7, #19]
 80010b8:	1c5a      	adds	r2, r3, #1
 80010ba:	74fa      	strb	r2, [r7, #19]
 80010bc:	3318      	adds	r3, #24
 80010be:	443b      	add	r3, r7
 80010c0:	2200      	movs	r2, #0
 80010c2:	f803 2c10 	strb.w	r2, [r3, #-16]
        senddata[cnt++] = PRODUCT_ID;
 80010c6:	7cfb      	ldrb	r3, [r7, #19]
 80010c8:	1c5a      	adds	r2, r3, #1
 80010ca:	74fa      	strb	r2, [r7, #19]
 80010cc:	3318      	adds	r3, #24
 80010ce:	443b      	add	r3, r7
 80010d0:	22d0      	movs	r2, #208	; 0xd0
 80010d2:	f803 2c10 	strb.w	r2, [r3, #-16]
        senddata[cnt++] = GUI_MODE;
 80010d6:	7cfb      	ldrb	r3, [r7, #19]
 80010d8:	1c5a      	adds	r2, r3, #1
 80010da:	74fa      	strb	r2, [r7, #19]
 80010dc:	3318      	adds	r3, #24
 80010de:	443b      	add	r3, r7
 80010e0:	22f0      	movs	r2, #240	; 0xf0
 80010e2:	f803 2c10 	strb.w	r2, [r3, #-16]
        senddata[cnt++] = parameter;
 80010e6:	7cfb      	ldrb	r3, [r7, #19]
 80010e8:	1c5a      	adds	r2, r3, #1
 80010ea:	74fa      	strb	r2, [r7, #19]
 80010ec:	3318      	adds	r3, #24
 80010ee:	443b      	add	r3, r7
 80010f0:	79fa      	ldrb	r2, [r7, #7]
 80010f2:	f803 2c10 	strb.w	r2, [r3, #-16]
        senddata[cnt++] = 0x00U;
 80010f6:	7cfb      	ldrb	r3, [r7, #19]
 80010f8:	1c5a      	adds	r2, r3, #1
 80010fa:	74fa      	strb	r2, [r7, #19]
 80010fc:	3318      	adds	r3, #24
 80010fe:	443b      	add	r3, r7
 8001100:	2200      	movs	r2, #0
 8001102:	f803 2c10 	strb.w	r2, [r3, #-16]
        senddata[cnt++] = 0x01U;
 8001106:	7cfb      	ldrb	r3, [r7, #19]
 8001108:	1c5a      	adds	r2, r3, #1
 800110a:	74fa      	strb	r2, [r7, #19]
 800110c:	3318      	adds	r3, #24
 800110e:	443b      	add	r3, r7
 8001110:	2201      	movs	r2, #1
 8001112:	f803 2c10 	strb.w	r2, [r3, #-16]
        senddata[cnt++] = data; // 0x00 : OK, 0x01 : FAIL / ACK
 8001116:	7cfb      	ldrb	r3, [r7, #19]
 8001118:	1c5a      	adds	r2, r3, #1
 800111a:	74fa      	strb	r2, [r7, #19]
 800111c:	3318      	adds	r3, #24
 800111e:	443b      	add	r3, r7
 8001120:	79ba      	ldrb	r2, [r7, #6]
 8001122:	f803 2c10 	strb.w	r2, [r3, #-16]

        checksum = senddata[0];
 8001126:	7a3b      	ldrb	r3, [r7, #8]
 8001128:	75fb      	strb	r3, [r7, #23]
        for (uint16_t i = 1U; i < cnt; i++)
 800112a:	2301      	movs	r3, #1
 800112c:	82bb      	strh	r3, [r7, #20]
 800112e:	e00a      	b.n	8001146 <GUI_Protocol_Tx+0xd6>
        {
            checksum ^= senddata[i];
 8001130:	8abb      	ldrh	r3, [r7, #20]
 8001132:	3318      	adds	r3, #24
 8001134:	443b      	add	r3, r7
 8001136:	f813 2c10 	ldrb.w	r2, [r3, #-16]
 800113a:	7dfb      	ldrb	r3, [r7, #23]
 800113c:	4053      	eors	r3, r2
 800113e:	75fb      	strb	r3, [r7, #23]
        for (uint16_t i = 1U; i < cnt; i++)
 8001140:	8abb      	ldrh	r3, [r7, #20]
 8001142:	3301      	adds	r3, #1
 8001144:	82bb      	strh	r3, [r7, #20]
 8001146:	7cfb      	ldrb	r3, [r7, #19]
 8001148:	b29b      	uxth	r3, r3
 800114a:	8aba      	ldrh	r2, [r7, #20]
 800114c:	429a      	cmp	r2, r3
 800114e:	d3ef      	bcc.n	8001130 <GUI_Protocol_Tx+0xc0>
        }
        senddata[cnt++] = checksum;
 8001150:	7cfb      	ldrb	r3, [r7, #19]
 8001152:	1c5a      	adds	r2, r3, #1
 8001154:	74fa      	strb	r2, [r7, #19]
 8001156:	3318      	adds	r3, #24
 8001158:	443b      	add	r3, r7
 800115a:	7dfa      	ldrb	r2, [r7, #23]
 800115c:	f803 2c10 	strb.w	r2, [r3, #-16]
        break;
 8001160:	e000      	b.n	8001164 <GUI_Protocol_Tx+0xf4>
    default:
        break;
 8001162:	bf00      	nop
    }
    HAL_UART_Transmit(&hViewer, senddata, sizeof(senddata), 100);
 8001164:	f107 0108 	add.w	r1, r7, #8
 8001168:	2364      	movs	r3, #100	; 0x64
 800116a:	2209      	movs	r2, #9
 800116c:	4803      	ldr	r0, [pc, #12]	; (800117c <GUI_Protocol_Tx+0x10c>)
 800116e:	f005 f93a 	bl	80063e6 <HAL_UART_Transmit>
    //    UART_Transmit(UART5, senddata, sizeof(senddata));
}
 8001172:	bf00      	nop
 8001174:	3718      	adds	r7, #24
 8001176:	46bd      	mov	sp, r7
 8001178:	bd80      	pop	{r7, pc}
 800117a:	bf00      	nop
 800117c:	20000a20 	.word	0x20000a20

08001180 <GUI_Protocol_Mode_Tx>:

void GUI_Protocol_Mode_Tx(uint8_t data) // ADC Cur 
{
 8001180:	b580      	push	{r7, lr}
 8001182:	b086      	sub	sp, #24
 8001184:	af00      	add	r7, sp, #0
 8001186:	4603      	mov	r3, r0
 8001188:	71fb      	strb	r3, [r7, #7]
    uint8_t checksum = 0U;
 800118a:	2300      	movs	r3, #0
 800118c:	75fb      	strb	r3, [r7, #23]
    uint8_t cnt = 0U;
 800118e:	2300      	movs	r3, #0
 8001190:	74fb      	strb	r3, [r7, #19]
    uint8_t senddata[10] = {0};
 8001192:	2300      	movs	r3, #0
 8001194:	60bb      	str	r3, [r7, #8]
 8001196:	f107 030c 	add.w	r3, r7, #12
 800119a:	2200      	movs	r2, #0
 800119c:	601a      	str	r2, [r3, #0]
 800119e:	809a      	strh	r2, [r3, #4]

    senddata[cnt++] = PROTOCOL_HEADER;
 80011a0:	7cfb      	ldrb	r3, [r7, #19]
 80011a2:	1c5a      	adds	r2, r3, #1
 80011a4:	74fa      	strb	r2, [r7, #19]
 80011a6:	3318      	adds	r3, #24
 80011a8:	443b      	add	r3, r7
 80011aa:	22fa      	movs	r2, #250	; 0xfa
 80011ac:	f803 2c10 	strb.w	r2, [r3, #-16]
    senddata[cnt++] = PRODUCT_LINE;
 80011b0:	7cfb      	ldrb	r3, [r7, #19]
 80011b2:	1c5a      	adds	r2, r3, #1
 80011b4:	74fa      	strb	r2, [r7, #19]
 80011b6:	3318      	adds	r3, #24
 80011b8:	443b      	add	r3, r7
 80011ba:	2200      	movs	r2, #0
 80011bc:	f803 2c10 	strb.w	r2, [r3, #-16]
    senddata[cnt++] = PRODUCT_ID;
 80011c0:	7cfb      	ldrb	r3, [r7, #19]
 80011c2:	1c5a      	adds	r2, r3, #1
 80011c4:	74fa      	strb	r2, [r7, #19]
 80011c6:	3318      	adds	r3, #24
 80011c8:	443b      	add	r3, r7
 80011ca:	22d0      	movs	r2, #208	; 0xd0
 80011cc:	f803 2c10 	strb.w	r2, [r3, #-16]
    senddata[cnt++] = GUI_MODE;
 80011d0:	7cfb      	ldrb	r3, [r7, #19]
 80011d2:	1c5a      	adds	r2, r3, #1
 80011d4:	74fa      	strb	r2, [r7, #19]
 80011d6:	3318      	adds	r3, #24
 80011d8:	443b      	add	r3, r7
 80011da:	22f0      	movs	r2, #240	; 0xf0
 80011dc:	f803 2c10 	strb.w	r2, [r3, #-16]
    senddata[cnt++] = GUI_COMMAND_MODE;
 80011e0:	7cfb      	ldrb	r3, [r7, #19]
 80011e2:	1c5a      	adds	r2, r3, #1
 80011e4:	74fa      	strb	r2, [r7, #19]
 80011e6:	3318      	adds	r3, #24
 80011e8:	443b      	add	r3, r7
 80011ea:	2201      	movs	r2, #1
 80011ec:	f803 2c10 	strb.w	r2, [r3, #-16]
    senddata[cnt++] = 0x00U;
 80011f0:	7cfb      	ldrb	r3, [r7, #19]
 80011f2:	1c5a      	adds	r2, r3, #1
 80011f4:	74fa      	strb	r2, [r7, #19]
 80011f6:	3318      	adds	r3, #24
 80011f8:	443b      	add	r3, r7
 80011fa:	2200      	movs	r2, #0
 80011fc:	f803 2c10 	strb.w	r2, [r3, #-16]
    senddata[cnt++] = 0x01U;
 8001200:	7cfb      	ldrb	r3, [r7, #19]
 8001202:	1c5a      	adds	r2, r3, #1
 8001204:	74fa      	strb	r2, [r7, #19]
 8001206:	3318      	adds	r3, #24
 8001208:	443b      	add	r3, r7
 800120a:	2201      	movs	r2, #1
 800120c:	f803 2c10 	strb.w	r2, [r3, #-16]
    senddata[cnt++] = data; // 0x00 : Factory JIG MODE, 0x01 : Tx MODE
 8001210:	7cfb      	ldrb	r3, [r7, #19]
 8001212:	1c5a      	adds	r2, r3, #1
 8001214:	74fa      	strb	r2, [r7, #19]
 8001216:	3318      	adds	r3, #24
 8001218:	443b      	add	r3, r7
 800121a:	79fa      	ldrb	r2, [r7, #7]
 800121c:	f803 2c10 	strb.w	r2, [r3, #-16]
    senddata[cnt++] = load_current;
 8001220:	4b19      	ldr	r3, [pc, #100]	; (8001288 <GUI_Protocol_Mode_Tx+0x108>)
 8001222:	881b      	ldrh	r3, [r3, #0]
 8001224:	b29a      	uxth	r2, r3
 8001226:	7cfb      	ldrb	r3, [r7, #19]
 8001228:	1c59      	adds	r1, r3, #1
 800122a:	74f9      	strb	r1, [r7, #19]
 800122c:	b2d2      	uxtb	r2, r2
 800122e:	3318      	adds	r3, #24
 8001230:	443b      	add	r3, r7
 8001232:	f803 2c10 	strb.w	r2, [r3, #-16]

    checksum = senddata[0];
 8001236:	7a3b      	ldrb	r3, [r7, #8]
 8001238:	75fb      	strb	r3, [r7, #23]
    for (uint16_t i = 1U; i < cnt; i++)
 800123a:	2301      	movs	r3, #1
 800123c:	82bb      	strh	r3, [r7, #20]
 800123e:	e00a      	b.n	8001256 <GUI_Protocol_Mode_Tx+0xd6>
    {
        checksum ^= senddata[i];
 8001240:	8abb      	ldrh	r3, [r7, #20]
 8001242:	3318      	adds	r3, #24
 8001244:	443b      	add	r3, r7
 8001246:	f813 2c10 	ldrb.w	r2, [r3, #-16]
 800124a:	7dfb      	ldrb	r3, [r7, #23]
 800124c:	4053      	eors	r3, r2
 800124e:	75fb      	strb	r3, [r7, #23]
    for (uint16_t i = 1U; i < cnt; i++)
 8001250:	8abb      	ldrh	r3, [r7, #20]
 8001252:	3301      	adds	r3, #1
 8001254:	82bb      	strh	r3, [r7, #20]
 8001256:	7cfb      	ldrb	r3, [r7, #19]
 8001258:	b29b      	uxth	r3, r3
 800125a:	8aba      	ldrh	r2, [r7, #20]
 800125c:	429a      	cmp	r2, r3
 800125e:	d3ef      	bcc.n	8001240 <GUI_Protocol_Mode_Tx+0xc0>
    }
    senddata[cnt++] = checksum;
 8001260:	7cfb      	ldrb	r3, [r7, #19]
 8001262:	1c5a      	adds	r2, r3, #1
 8001264:	74fa      	strb	r2, [r7, #19]
 8001266:	3318      	adds	r3, #24
 8001268:	443b      	add	r3, r7
 800126a:	7dfa      	ldrb	r2, [r7, #23]
 800126c:	f803 2c10 	strb.w	r2, [r3, #-16]

    HAL_UART_Transmit(&hViewer, senddata, sizeof(senddata), 100);
 8001270:	f107 0108 	add.w	r1, r7, #8
 8001274:	2364      	movs	r3, #100	; 0x64
 8001276:	220a      	movs	r2, #10
 8001278:	4804      	ldr	r0, [pc, #16]	; (800128c <GUI_Protocol_Mode_Tx+0x10c>)
 800127a:	f005 f8b4 	bl	80063e6 <HAL_UART_Transmit>
}
 800127e:	bf00      	nop
 8001280:	3718      	adds	r7, #24
 8001282:	46bd      	mov	sp, r7
 8001284:	bd80      	pop	{r7, pc}
 8001286:	bf00      	nop
 8001288:	20000030 	.word	0x20000030
 800128c:	20000a20 	.word	0x20000a20

08001290 <GUI_Protocol_Detect_Tx>:

void GUI_Protocol_Detect_Tx(uint8_t parameter, uint8_t data)
{
 8001290:	b580      	push	{r7, lr}
 8001292:	b086      	sub	sp, #24
 8001294:	af00      	add	r7, sp, #0
 8001296:	4603      	mov	r3, r0
 8001298:	460a      	mov	r2, r1
 800129a:	71fb      	strb	r3, [r7, #7]
 800129c:	4613      	mov	r3, r2
 800129e:	71bb      	strb	r3, [r7, #6]
    uint8_t checksum = 0U;
 80012a0:	2300      	movs	r3, #0
 80012a2:	75fb      	strb	r3, [r7, #23]
    uint8_t cnt = 0U;
 80012a4:	2300      	movs	r3, #0
 80012a6:	74fb      	strb	r3, [r7, #19]
    uint8_t senddata[9] = {0};
 80012a8:	2300      	movs	r3, #0
 80012aa:	60bb      	str	r3, [r7, #8]
 80012ac:	f107 030c 	add.w	r3, r7, #12
 80012b0:	2200      	movs	r2, #0
 80012b2:	601a      	str	r2, [r3, #0]
 80012b4:	711a      	strb	r2, [r3, #4]

    senddata[cnt++] = PROTOCOL_HEADER;
 80012b6:	7cfb      	ldrb	r3, [r7, #19]
 80012b8:	1c5a      	adds	r2, r3, #1
 80012ba:	74fa      	strb	r2, [r7, #19]
 80012bc:	3318      	adds	r3, #24
 80012be:	443b      	add	r3, r7
 80012c0:	22fa      	movs	r2, #250	; 0xfa
 80012c2:	f803 2c10 	strb.w	r2, [r3, #-16]
    senddata[cnt++] = PRODUCT_LINE;
 80012c6:	7cfb      	ldrb	r3, [r7, #19]
 80012c8:	1c5a      	adds	r2, r3, #1
 80012ca:	74fa      	strb	r2, [r7, #19]
 80012cc:	3318      	adds	r3, #24
 80012ce:	443b      	add	r3, r7
 80012d0:	2200      	movs	r2, #0
 80012d2:	f803 2c10 	strb.w	r2, [r3, #-16]
    senddata[cnt++] = PRODUCT_ID;
 80012d6:	7cfb      	ldrb	r3, [r7, #19]
 80012d8:	1c5a      	adds	r2, r3, #1
 80012da:	74fa      	strb	r2, [r7, #19]
 80012dc:	3318      	adds	r3, #24
 80012de:	443b      	add	r3, r7
 80012e0:	22d0      	movs	r2, #208	; 0xd0
 80012e2:	f803 2c10 	strb.w	r2, [r3, #-16]
    senddata[cnt++] = LIDAR_MODE;
 80012e6:	7cfb      	ldrb	r3, [r7, #19]
 80012e8:	1c5a      	adds	r2, r3, #1
 80012ea:	74fa      	strb	r2, [r7, #19]
 80012ec:	3318      	adds	r3, #24
 80012ee:	443b      	add	r3, r7
 80012f0:	220f      	movs	r2, #15
 80012f2:	f803 2c10 	strb.w	r2, [r3, #-16]
    senddata[cnt++] = parameter;
 80012f6:	7cfb      	ldrb	r3, [r7, #19]
 80012f8:	1c5a      	adds	r2, r3, #1
 80012fa:	74fa      	strb	r2, [r7, #19]
 80012fc:	3318      	adds	r3, #24
 80012fe:	443b      	add	r3, r7
 8001300:	79fa      	ldrb	r2, [r7, #7]
 8001302:	f803 2c10 	strb.w	r2, [r3, #-16]
    senddata[cnt++] = 0x00U;
 8001306:	7cfb      	ldrb	r3, [r7, #19]
 8001308:	1c5a      	adds	r2, r3, #1
 800130a:	74fa      	strb	r2, [r7, #19]
 800130c:	3318      	adds	r3, #24
 800130e:	443b      	add	r3, r7
 8001310:	2200      	movs	r2, #0
 8001312:	f803 2c10 	strb.w	r2, [r3, #-16]
    senddata[cnt++] = 0x01U;
 8001316:	7cfb      	ldrb	r3, [r7, #19]
 8001318:	1c5a      	adds	r2, r3, #1
 800131a:	74fa      	strb	r2, [r7, #19]
 800131c:	3318      	adds	r3, #24
 800131e:	443b      	add	r3, r7
 8001320:	2201      	movs	r2, #1
 8001322:	f803 2c10 	strb.w	r2, [r3, #-16]
    senddata[cnt++] = data; // 0x00 : FAIL, 0x01 : OK
 8001326:	7cfb      	ldrb	r3, [r7, #19]
 8001328:	1c5a      	adds	r2, r3, #1
 800132a:	74fa      	strb	r2, [r7, #19]
 800132c:	3318      	adds	r3, #24
 800132e:	443b      	add	r3, r7
 8001330:	79ba      	ldrb	r2, [r7, #6]
 8001332:	f803 2c10 	strb.w	r2, [r3, #-16]

    checksum = senddata[0];
 8001336:	7a3b      	ldrb	r3, [r7, #8]
 8001338:	75fb      	strb	r3, [r7, #23]
    for (uint16_t i = 1U; i < cnt; i++)
 800133a:	2301      	movs	r3, #1
 800133c:	82bb      	strh	r3, [r7, #20]
 800133e:	e00a      	b.n	8001356 <GUI_Protocol_Detect_Tx+0xc6>
    {
        checksum ^= senddata[i];
 8001340:	8abb      	ldrh	r3, [r7, #20]
 8001342:	3318      	adds	r3, #24
 8001344:	443b      	add	r3, r7
 8001346:	f813 2c10 	ldrb.w	r2, [r3, #-16]
 800134a:	7dfb      	ldrb	r3, [r7, #23]
 800134c:	4053      	eors	r3, r2
 800134e:	75fb      	strb	r3, [r7, #23]
    for (uint16_t i = 1U; i < cnt; i++)
 8001350:	8abb      	ldrh	r3, [r7, #20]
 8001352:	3301      	adds	r3, #1
 8001354:	82bb      	strh	r3, [r7, #20]
 8001356:	7cfb      	ldrb	r3, [r7, #19]
 8001358:	b29b      	uxth	r3, r3
 800135a:	8aba      	ldrh	r2, [r7, #20]
 800135c:	429a      	cmp	r2, r3
 800135e:	d3ef      	bcc.n	8001340 <GUI_Protocol_Detect_Tx+0xb0>
    }
    senddata[cnt++] = checksum;
 8001360:	7cfb      	ldrb	r3, [r7, #19]
 8001362:	1c5a      	adds	r2, r3, #1
 8001364:	74fa      	strb	r2, [r7, #19]
 8001366:	3318      	adds	r3, #24
 8001368:	443b      	add	r3, r7
 800136a:	7dfa      	ldrb	r2, [r7, #23]
 800136c:	f803 2c10 	strb.w	r2, [r3, #-16]

    HAL_UART_Transmit(&hViewer, senddata, sizeof(senddata), 100);
 8001370:	f107 0108 	add.w	r1, r7, #8
 8001374:	2364      	movs	r3, #100	; 0x64
 8001376:	2209      	movs	r2, #9
 8001378:	4803      	ldr	r0, [pc, #12]	; (8001388 <GUI_Protocol_Detect_Tx+0xf8>)
 800137a:	f005 f834 	bl	80063e6 <HAL_UART_Transmit>
}
 800137e:	bf00      	nop
 8001380:	3718      	adds	r7, #24
 8001382:	46bd      	mov	sp, r7
 8001384:	bd80      	pop	{r7, pc}
 8001386:	bf00      	nop
 8001388:	20000a20 	.word	0x20000a20

0800138c <LL_GPIO_SetOutputPin>:
{
 800138c:	b480      	push	{r7}
 800138e:	b083      	sub	sp, #12
 8001390:	af00      	add	r7, sp, #0
 8001392:	6078      	str	r0, [r7, #4]
 8001394:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	683a      	ldr	r2, [r7, #0]
 800139a:	619a      	str	r2, [r3, #24]
}
 800139c:	bf00      	nop
 800139e:	370c      	adds	r7, #12
 80013a0:	46bd      	mov	sp, r7
 80013a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a6:	4770      	bx	lr

080013a8 <LL_GPIO_ResetOutputPin>:
{
 80013a8:	b480      	push	{r7}
 80013aa:	b083      	sub	sp, #12
 80013ac:	af00      	add	r7, sp, #0
 80013ae:	6078      	str	r0, [r7, #4]
 80013b0:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 80013b2:	683b      	ldr	r3, [r7, #0]
 80013b4:	041a      	lsls	r2, r3, #16
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	619a      	str	r2, [r3, #24]
}
 80013ba:	bf00      	nop
 80013bc:	370c      	adds	r7, #12
 80013be:	46bd      	mov	sp, r7
 80013c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c4:	4770      	bx	lr
	...

080013c8 <fail_sound>:
extern TIM_HandleTypeDef htim3;
int divide_freq = 2000000;
int duty_freq = 3500000;

void fail_sound(uint8_t i)
{
 80013c8:	b4b0      	push	{r4, r5, r7}
 80013ca:	b08b      	sub	sp, #44	; 0x2c
 80013cc:	af00      	add	r7, sp, #0
 80013ce:	4603      	mov	r3, r0
 80013d0:	71fb      	strb	r3, [r7, #7]
    if (i == 0 || i == 2 || i == 4 || i == 6)
 80013d2:	79fb      	ldrb	r3, [r7, #7]
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	d008      	beq.n	80013ea <fail_sound+0x22>
 80013d8:	79fb      	ldrb	r3, [r7, #7]
 80013da:	2b02      	cmp	r3, #2
 80013dc:	d005      	beq.n	80013ea <fail_sound+0x22>
 80013de:	79fb      	ldrb	r3, [r7, #7]
 80013e0:	2b04      	cmp	r3, #4
 80013e2:	d002      	beq.n	80013ea <fail_sound+0x22>
 80013e4:	79fb      	ldrb	r3, [r7, #7]
 80013e6:	2b06      	cmp	r3, #6
 80013e8:	d134      	bne.n	8001454 <fail_sound+0x8c>
    {
        unsigned int fail_sound[] = {T5, T5, T5, T5, T5, T5, T5, T5}; // 
 80013ea:	4b1f      	ldr	r3, [pc, #124]	; (8001468 <fail_sound+0xa0>)
 80013ec:	f107 0408 	add.w	r4, r7, #8
 80013f0:	461d      	mov	r5, r3
 80013f2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80013f4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80013f6:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80013fa:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

        __HAL_TIM_SET_AUTORELOAD(&htim3, divide_freq / fail_sound[i]);
 80013fe:	4b1b      	ldr	r3, [pc, #108]	; (800146c <fail_sound+0xa4>)
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	4619      	mov	r1, r3
 8001404:	79fb      	ldrb	r3, [r7, #7]
 8001406:	009b      	lsls	r3, r3, #2
 8001408:	3328      	adds	r3, #40	; 0x28
 800140a:	443b      	add	r3, r7
 800140c:	f853 2c20 	ldr.w	r2, [r3, #-32]
 8001410:	4b17      	ldr	r3, [pc, #92]	; (8001470 <fail_sound+0xa8>)
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	fbb1 f2f2 	udiv	r2, r1, r2
 8001418:	62da      	str	r2, [r3, #44]	; 0x2c
 800141a:	4b14      	ldr	r3, [pc, #80]	; (800146c <fail_sound+0xa4>)
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	461a      	mov	r2, r3
 8001420:	79fb      	ldrb	r3, [r7, #7]
 8001422:	009b      	lsls	r3, r3, #2
 8001424:	3328      	adds	r3, #40	; 0x28
 8001426:	443b      	add	r3, r7
 8001428:	f853 3c20 	ldr.w	r3, [r3, #-32]
 800142c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001430:	4a0f      	ldr	r2, [pc, #60]	; (8001470 <fail_sound+0xa8>)
 8001432:	60d3      	str	r3, [r2, #12]
        //__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, divide_freq / fail_sound[i] / 2);
        __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, duty_freq / fail_sound[i] / 2);
 8001434:	4b0f      	ldr	r3, [pc, #60]	; (8001474 <fail_sound+0xac>)
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	461a      	mov	r2, r3
 800143a:	79fb      	ldrb	r3, [r7, #7]
 800143c:	009b      	lsls	r3, r3, #2
 800143e:	3328      	adds	r3, #40	; 0x28
 8001440:	443b      	add	r3, r7
 8001442:	f853 3c20 	ldr.w	r3, [r3, #-32]
 8001446:	fbb2 f2f3 	udiv	r2, r2, r3
 800144a:	4b09      	ldr	r3, [pc, #36]	; (8001470 <fail_sound+0xa8>)
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	0852      	lsrs	r2, r2, #1
 8001450:	63da      	str	r2, [r3, #60]	; 0x3c
    {
 8001452:	e004      	b.n	800145e <fail_sound+0x96>
    }
    else
    {
        htim3.Instance->CCR3 = 0;
 8001454:	4b06      	ldr	r3, [pc, #24]	; (8001470 <fail_sound+0xa8>)
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	2200      	movs	r2, #0
 800145a:	63da      	str	r2, [r3, #60]	; 0x3c
    }
}
 800145c:	bf00      	nop
 800145e:	bf00      	nop
 8001460:	372c      	adds	r7, #44	; 0x2c
 8001462:	46bd      	mov	sp, r7
 8001464:	bcb0      	pop	{r4, r5, r7}
 8001466:	4770      	bx	lr
 8001468:	08007928 	.word	0x08007928
 800146c:	20000000 	.word	0x20000000
 8001470:	200009d8 	.word	0x200009d8
 8001474:	20000004 	.word	0x20000004

08001478 <pass_sound>:

void pass_sound(uint8_t i)
{
 8001478:	b4b0      	push	{r4, r5, r7}
 800147a:	b08b      	sub	sp, #44	; 0x2c
 800147c:	af00      	add	r7, sp, #0
 800147e:	4603      	mov	r3, r0
 8001480:	71fb      	strb	r3, [r7, #7]
    unsigned int pass_sound[] = {C5, E5, G5, C6, C5, E5, G5, C6};
 8001482:	4b1c      	ldr	r3, [pc, #112]	; (80014f4 <pass_sound+0x7c>)
 8001484:	f107 0408 	add.w	r4, r7, #8
 8001488:	461d      	mov	r5, r3
 800148a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800148c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800148e:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8001492:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

    __HAL_TIM_SET_AUTORELOAD(&htim3, divide_freq / pass_sound[i]);
 8001496:	4b18      	ldr	r3, [pc, #96]	; (80014f8 <pass_sound+0x80>)
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	4619      	mov	r1, r3
 800149c:	79fb      	ldrb	r3, [r7, #7]
 800149e:	009b      	lsls	r3, r3, #2
 80014a0:	3328      	adds	r3, #40	; 0x28
 80014a2:	443b      	add	r3, r7
 80014a4:	f853 2c20 	ldr.w	r2, [r3, #-32]
 80014a8:	4b14      	ldr	r3, [pc, #80]	; (80014fc <pass_sound+0x84>)
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	fbb1 f2f2 	udiv	r2, r1, r2
 80014b0:	62da      	str	r2, [r3, #44]	; 0x2c
 80014b2:	4b11      	ldr	r3, [pc, #68]	; (80014f8 <pass_sound+0x80>)
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	461a      	mov	r2, r3
 80014b8:	79fb      	ldrb	r3, [r7, #7]
 80014ba:	009b      	lsls	r3, r3, #2
 80014bc:	3328      	adds	r3, #40	; 0x28
 80014be:	443b      	add	r3, r7
 80014c0:	f853 3c20 	ldr.w	r3, [r3, #-32]
 80014c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80014c8:	4a0c      	ldr	r2, [pc, #48]	; (80014fc <pass_sound+0x84>)
 80014ca:	60d3      	str	r3, [r2, #12]
    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, duty_freq / pass_sound[i] / 2);
 80014cc:	4b0c      	ldr	r3, [pc, #48]	; (8001500 <pass_sound+0x88>)
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	461a      	mov	r2, r3
 80014d2:	79fb      	ldrb	r3, [r7, #7]
 80014d4:	009b      	lsls	r3, r3, #2
 80014d6:	3328      	adds	r3, #40	; 0x28
 80014d8:	443b      	add	r3, r7
 80014da:	f853 3c20 	ldr.w	r3, [r3, #-32]
 80014de:	fbb2 f2f3 	udiv	r2, r2, r3
 80014e2:	4b06      	ldr	r3, [pc, #24]	; (80014fc <pass_sound+0x84>)
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	0852      	lsrs	r2, r2, #1
 80014e8:	63da      	str	r2, [r3, #60]	; 0x3c
}
 80014ea:	bf00      	nop
 80014ec:	372c      	adds	r7, #44	; 0x2c
 80014ee:	46bd      	mov	sp, r7
 80014f0:	bcb0      	pop	{r4, r5, r7}
 80014f2:	4770      	bx	lr
 80014f4:	08007948 	.word	0x08007948
 80014f8:	20000000 	.word	0x20000000
 80014fc:	200009d8 	.word	0x200009d8
 8001500:	20000004 	.word	0x20000004

08001504 <result>:

void result(uint8_t data)
{
 8001504:	b580      	push	{r7, lr}
 8001506:	b08a      	sub	sp, #40	; 0x28
 8001508:	af00      	add	r7, sp, #0
 800150a:	4603      	mov	r3, r0
 800150c:	71fb      	strb	r3, [r7, #7]
    g_Result = data;
 800150e:	4ad7      	ldr	r2, [pc, #860]	; (800186c <result+0x368>)
 8001510:	79fb      	ldrb	r3, [r7, #7]
 8001512:	7013      	strb	r3, [r2, #0]

    switch (g_Result)
 8001514:	4bd5      	ldr	r3, [pc, #852]	; (800186c <result+0x368>)
 8001516:	781b      	ldrb	r3, [r3, #0]
 8001518:	b2db      	uxtb	r3, r3
 800151a:	2b0d      	cmp	r3, #13
 800151c:	f200 8328 	bhi.w	8001b70 <result+0x66c>
 8001520:	a201      	add	r2, pc, #4	; (adr r2, 8001528 <result+0x24>)
 8001522:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001526:	bf00      	nop
 8001528:	08001561 	.word	0x08001561
 800152c:	08001587 	.word	0x08001587
 8001530:	08001603 	.word	0x08001603
 8001534:	08001683 	.word	0x08001683
 8001538:	08001703 	.word	0x08001703
 800153c:	08001783 	.word	0x08001783
 8001540:	080017f1 	.word	0x080017f1
 8001544:	0800185f 	.word	0x0800185f
 8001548:	080018dd 	.word	0x080018dd
 800154c:	0800194b 	.word	0x0800194b
 8001550:	080019b9 	.word	0x080019b9
 8001554:	08001a27 	.word	0x08001a27
 8001558:	08001a95 	.word	0x08001a95
 800155c:	08001b03 	.word	0x08001b03
    {
    case kResult_None:
        LL_GPIO_ResetOutputPin(FND1_SIG_GPIO_Port, FND1_SIG_Pin);
 8001560:	2104      	movs	r1, #4
 8001562:	48c3      	ldr	r0, [pc, #780]	; (8001870 <result+0x36c>)
 8001564:	f7ff ff20 	bl	80013a8 <LL_GPIO_ResetOutputPin>
        LL_GPIO_ResetOutputPin(FND2_SIG_GPIO_Port, FND2_SIG_Pin);
 8001568:	2120      	movs	r1, #32
 800156a:	48c2      	ldr	r0, [pc, #776]	; (8001874 <result+0x370>)
 800156c:	f7ff ff1c 	bl	80013a8 <LL_GPIO_ResetOutputPin>
        LL_GPIO_ResetOutputPin(FND3_SIG_GPIO_Port, FND3_SIG_Pin);
 8001570:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001574:	48be      	ldr	r0, [pc, #760]	; (8001870 <result+0x36c>)
 8001576:	f7ff ff17 	bl	80013a8 <LL_GPIO_ResetOutputPin>
        LL_GPIO_ResetOutputPin(FND4_SIG_GPIO_Port, FND4_SIG_Pin);
 800157a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800157e:	48bc      	ldr	r0, [pc, #752]	; (8001870 <result+0x36c>)
 8001580:	f7ff ff12 	bl	80013a8 <LL_GPIO_ResetOutputPin>
        break;
 8001584:	e2f5      	b.n	8001b72 <result+0x66e>

    case kResult_Pass:
        HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 8001586:	2108      	movs	r1, #8
 8001588:	48bb      	ldr	r0, [pc, #748]	; (8001878 <result+0x374>)
 800158a:	f003 ff4d 	bl	8005428 <HAL_TIM_PWM_Start>
        for (uint8_t j = 0; j <= 7; j++)
 800158e:	2300      	movs	r3, #0
 8001590:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8001594:	e030      	b.n	80015f8 <result+0xf4>
        {
            pass_sound(j);
 8001596:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800159a:	4618      	mov	r0, r3
 800159c:	f7ff ff6c 	bl	8001478 <pass_sound>
            for (uint8_t i = 1; i <= 125; i++)
 80015a0:	2301      	movs	r3, #1
 80015a2:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 80015a6:	e01e      	b.n	80015e6 <result+0xe2>
            {
                FND_1();
 80015a8:	f000 fafa 	bl	8001ba0 <FND_1>
                FND_P();
 80015ac:	f000 fb60 	bl	8001c70 <FND_P>
                Delay_ms(1);
 80015b0:	2001      	movs	r0, #1
 80015b2:	f7ff f8f1 	bl	8000798 <Delay_ms>
                FND_2();
 80015b6:	f000 fb0d 	bl	8001bd4 <FND_2>
                FND_A();
 80015ba:	f000 fb81 	bl	8001cc0 <FND_A>
                Delay_ms(1);
 80015be:	2001      	movs	r0, #1
 80015c0:	f7ff f8ea 	bl	8000798 <Delay_ms>
                FND_3();
 80015c4:	f000 fb20 	bl	8001c08 <FND_3>
                FND_S();
 80015c8:	f000 fba2 	bl	8001d10 <FND_S>
                Delay_ms(1);
 80015cc:	2001      	movs	r0, #1
 80015ce:	f7ff f8e3 	bl	8000798 <Delay_ms>
                FND_4();
 80015d2:	f000 fb33 	bl	8001c3c <FND_4>
                Delay_ms(1);
 80015d6:	2001      	movs	r0, #1
 80015d8:	f7ff f8de 	bl	8000798 <Delay_ms>
            for (uint8_t i = 1; i <= 125; i++)
 80015dc:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80015e0:	3301      	adds	r3, #1
 80015e2:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 80015e6:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80015ea:	2b7d      	cmp	r3, #125	; 0x7d
 80015ec:	d9dc      	bls.n	80015a8 <result+0xa4>
        for (uint8_t j = 0; j <= 7; j++)
 80015ee:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80015f2:	3301      	adds	r3, #1
 80015f4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80015f8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80015fc:	2b07      	cmp	r3, #7
 80015fe:	d9ca      	bls.n	8001596 <result+0x92>
            }
        }
        break;
 8001600:	e2b7      	b.n	8001b72 <result+0x66e>

    case kResult_Err_1: // UART Fail
        HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 8001602:	2108      	movs	r1, #8
 8001604:	489c      	ldr	r0, [pc, #624]	; (8001878 <result+0x374>)
 8001606:	f003 ff0f 	bl	8005428 <HAL_TIM_PWM_Start>
        for (uint8_t j = 0; j <= 7; j++)
 800160a:	2300      	movs	r3, #0
 800160c:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 8001610:	e032      	b.n	8001678 <result+0x174>
        {
            fail_sound(j);
 8001612:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8001616:	4618      	mov	r0, r3
 8001618:	f7ff fed6 	bl	80013c8 <fail_sound>
            for (uint8_t i = 1; i <= 125; i++)
 800161c:	2301      	movs	r3, #1
 800161e:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
 8001622:	e020      	b.n	8001666 <result+0x162>
            {
                FND_1();
 8001624:	f000 fabc 	bl	8001ba0 <FND_1>
                FND_E();
 8001628:	f000 fb9a 	bl	8001d60 <FND_E>
                Delay_ms(1);
 800162c:	2001      	movs	r0, #1
 800162e:	f7ff f8b3 	bl	8000798 <Delay_ms>
                FND_2();
 8001632:	f000 facf 	bl	8001bd4 <FND_2>
                FND_r();
 8001636:	f000 fbbb 	bl	8001db0 <FND_r>
                Delay_ms(1);
 800163a:	2001      	movs	r0, #1
 800163c:	f7ff f8ac 	bl	8000798 <Delay_ms>
                FND_3();
 8001640:	f000 fae2 	bl	8001c08 <FND_3>
                FND_zero();
 8001644:	f000 fbdc 	bl	8001e00 <FND_zero>
                Delay_ms(1);
 8001648:	2001      	movs	r0, #1
 800164a:	f7ff f8a5 	bl	8000798 <Delay_ms>
                FND_4();
 800164e:	f000 faf5 	bl	8001c3c <FND_4>
                FND_one();
 8001652:	f000 fbfd 	bl	8001e50 <FND_one>
                Delay_ms(1);
 8001656:	2001      	movs	r0, #1
 8001658:	f7ff f89e 	bl	8000798 <Delay_ms>
            for (uint8_t i = 1; i <= 125; i++)
 800165c:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8001660:	3301      	adds	r3, #1
 8001662:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
 8001666:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800166a:	2b7d      	cmp	r3, #125	; 0x7d
 800166c:	d9da      	bls.n	8001624 <result+0x120>
        for (uint8_t j = 0; j <= 7; j++)
 800166e:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8001672:	3301      	adds	r3, #1
 8001674:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 8001678:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 800167c:	2b07      	cmp	r3, #7
 800167e:	d9c8      	bls.n	8001612 <result+0x10e>
            }
        }
        break;
 8001680:	e277      	b.n	8001b72 <result+0x66e>

    case kResult_Err_2: // Detect Pin 1 Fail
        HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 8001682:	2108      	movs	r1, #8
 8001684:	487c      	ldr	r0, [pc, #496]	; (8001878 <result+0x374>)
 8001686:	f003 fecf 	bl	8005428 <HAL_TIM_PWM_Start>

        for (uint8_t j = 0; j <= 7; j++)
 800168a:	2300      	movs	r3, #0
 800168c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8001690:	e032      	b.n	80016f8 <result+0x1f4>
        {
            fail_sound(j);
 8001692:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8001696:	4618      	mov	r0, r3
 8001698:	f7ff fe96 	bl	80013c8 <fail_sound>
            for (uint8_t i = 1; i <= 125; i++)
 800169c:	2301      	movs	r3, #1
 800169e:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80016a2:	e020      	b.n	80016e6 <result+0x1e2>
            {
                FND_1();
 80016a4:	f000 fa7c 	bl	8001ba0 <FND_1>
                FND_E();
 80016a8:	f000 fb5a 	bl	8001d60 <FND_E>
                Delay_ms(1);
 80016ac:	2001      	movs	r0, #1
 80016ae:	f7ff f873 	bl	8000798 <Delay_ms>
                FND_2();
 80016b2:	f000 fa8f 	bl	8001bd4 <FND_2>
                FND_r();
 80016b6:	f000 fb7b 	bl	8001db0 <FND_r>
                Delay_ms(1);
 80016ba:	2001      	movs	r0, #1
 80016bc:	f7ff f86c 	bl	8000798 <Delay_ms>
                FND_3();
 80016c0:	f000 faa2 	bl	8001c08 <FND_3>
                FND_zero();
 80016c4:	f000 fb9c 	bl	8001e00 <FND_zero>
                Delay_ms(1);
 80016c8:	2001      	movs	r0, #1
 80016ca:	f7ff f865 	bl	8000798 <Delay_ms>
                FND_4();
 80016ce:	f000 fab5 	bl	8001c3c <FND_4>
                FND_two();
 80016d2:	f000 fbe5 	bl	8001ea0 <FND_two>
                Delay_ms(1);
 80016d6:	2001      	movs	r0, #1
 80016d8:	f7ff f85e 	bl	8000798 <Delay_ms>
            for (uint8_t i = 1; i <= 125; i++)
 80016dc:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 80016e0:	3301      	adds	r3, #1
 80016e2:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80016e6:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 80016ea:	2b7d      	cmp	r3, #125	; 0x7d
 80016ec:	d9da      	bls.n	80016a4 <result+0x1a0>
        for (uint8_t j = 0; j <= 7; j++)
 80016ee:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80016f2:	3301      	adds	r3, #1
 80016f4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80016f8:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80016fc:	2b07      	cmp	r3, #7
 80016fe:	d9c8      	bls.n	8001692 <result+0x18e>
            }
        }
        break;
 8001700:	e237      	b.n	8001b72 <result+0x66e>
    case kResult_Err_3: // Detect Pin 2 Fail
        HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 8001702:	2108      	movs	r1, #8
 8001704:	485c      	ldr	r0, [pc, #368]	; (8001878 <result+0x374>)
 8001706:	f003 fe8f 	bl	8005428 <HAL_TIM_PWM_Start>

        for (uint8_t j = 0; j <= 7; j++)
 800170a:	2300      	movs	r3, #0
 800170c:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
 8001710:	e032      	b.n	8001778 <result+0x274>
        {
            fail_sound(j);
 8001712:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8001716:	4618      	mov	r0, r3
 8001718:	f7ff fe56 	bl	80013c8 <fail_sound>
            for (uint8_t i = 1; i <= 125; i++)
 800171c:	2301      	movs	r3, #1
 800171e:	f887 3020 	strb.w	r3, [r7, #32]
 8001722:	e020      	b.n	8001766 <result+0x262>
            {
                FND_1();
 8001724:	f000 fa3c 	bl	8001ba0 <FND_1>
                FND_E();
 8001728:	f000 fb1a 	bl	8001d60 <FND_E>
                Delay_ms(1);
 800172c:	2001      	movs	r0, #1
 800172e:	f7ff f833 	bl	8000798 <Delay_ms>
                FND_2();
 8001732:	f000 fa4f 	bl	8001bd4 <FND_2>
                FND_r();
 8001736:	f000 fb3b 	bl	8001db0 <FND_r>
                Delay_ms(1);
 800173a:	2001      	movs	r0, #1
 800173c:	f7ff f82c 	bl	8000798 <Delay_ms>
                FND_3();
 8001740:	f000 fa62 	bl	8001c08 <FND_3>
                FND_zero();
 8001744:	f000 fb5c 	bl	8001e00 <FND_zero>
                Delay_ms(1);
 8001748:	2001      	movs	r0, #1
 800174a:	f7ff f825 	bl	8000798 <Delay_ms>
                FND_4();
 800174e:	f000 fa75 	bl	8001c3c <FND_4>
                FND_three();
 8001752:	f000 fbcd 	bl	8001ef0 <FND_three>
                Delay_ms(1);
 8001756:	2001      	movs	r0, #1
 8001758:	f7ff f81e 	bl	8000798 <Delay_ms>
            for (uint8_t i = 1; i <= 125; i++)
 800175c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001760:	3301      	adds	r3, #1
 8001762:	f887 3020 	strb.w	r3, [r7, #32]
 8001766:	f897 3020 	ldrb.w	r3, [r7, #32]
 800176a:	2b7d      	cmp	r3, #125	; 0x7d
 800176c:	d9da      	bls.n	8001724 <result+0x220>
        for (uint8_t j = 0; j <= 7; j++)
 800176e:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8001772:	3301      	adds	r3, #1
 8001774:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
 8001778:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 800177c:	2b07      	cmp	r3, #7
 800177e:	d9c8      	bls.n	8001712 <result+0x20e>
            }
        }
        break;
 8001780:	e1f7      	b.n	8001b72 <result+0x66e>
    case kResult_Err_4: // Err Pin Fail
        HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 8001782:	2108      	movs	r1, #8
 8001784:	483c      	ldr	r0, [pc, #240]	; (8001878 <result+0x374>)
 8001786:	f003 fe4f 	bl	8005428 <HAL_TIM_PWM_Start>

        for (uint8_t j = 0; j <= 7; j++)
 800178a:	2300      	movs	r3, #0
 800178c:	77fb      	strb	r3, [r7, #31]
 800178e:	e02b      	b.n	80017e8 <result+0x2e4>
        {
            fail_sound(j);
 8001790:	7ffb      	ldrb	r3, [r7, #31]
 8001792:	4618      	mov	r0, r3
 8001794:	f7ff fe18 	bl	80013c8 <fail_sound>
            for (uint8_t i = 1; i <= 125; i++)
 8001798:	2301      	movs	r3, #1
 800179a:	77bb      	strb	r3, [r7, #30]
 800179c:	e01e      	b.n	80017dc <result+0x2d8>
            {
                FND_1();
 800179e:	f000 f9ff 	bl	8001ba0 <FND_1>
                FND_E();
 80017a2:	f000 fadd 	bl	8001d60 <FND_E>
                Delay_ms(1);
 80017a6:	2001      	movs	r0, #1
 80017a8:	f7fe fff6 	bl	8000798 <Delay_ms>
                FND_2();
 80017ac:	f000 fa12 	bl	8001bd4 <FND_2>
                FND_r();
 80017b0:	f000 fafe 	bl	8001db0 <FND_r>
                Delay_ms(1);
 80017b4:	2001      	movs	r0, #1
 80017b6:	f7fe ffef 	bl	8000798 <Delay_ms>
                FND_3();
 80017ba:	f000 fa25 	bl	8001c08 <FND_3>
                FND_zero();
 80017be:	f000 fb1f 	bl	8001e00 <FND_zero>
                Delay_ms(1);
 80017c2:	2001      	movs	r0, #1
 80017c4:	f7fe ffe8 	bl	8000798 <Delay_ms>
                FND_4();
 80017c8:	f000 fa38 	bl	8001c3c <FND_4>
                FND_four();
 80017cc:	f000 fbb8 	bl	8001f40 <FND_four>
                Delay_ms(1);
 80017d0:	2001      	movs	r0, #1
 80017d2:	f7fe ffe1 	bl	8000798 <Delay_ms>
            for (uint8_t i = 1; i <= 125; i++)
 80017d6:	7fbb      	ldrb	r3, [r7, #30]
 80017d8:	3301      	adds	r3, #1
 80017da:	77bb      	strb	r3, [r7, #30]
 80017dc:	7fbb      	ldrb	r3, [r7, #30]
 80017de:	2b7d      	cmp	r3, #125	; 0x7d
 80017e0:	d9dd      	bls.n	800179e <result+0x29a>
        for (uint8_t j = 0; j <= 7; j++)
 80017e2:	7ffb      	ldrb	r3, [r7, #31]
 80017e4:	3301      	adds	r3, #1
 80017e6:	77fb      	strb	r3, [r7, #31]
 80017e8:	7ffb      	ldrb	r3, [r7, #31]
 80017ea:	2b07      	cmp	r3, #7
 80017ec:	d9d0      	bls.n	8001790 <result+0x28c>
            }
        }
        break;
 80017ee:	e1c0      	b.n	8001b72 <result+0x66e>
    case kResult_Err_5: // Ethernet chip Fail
        HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 80017f0:	2108      	movs	r1, #8
 80017f2:	4821      	ldr	r0, [pc, #132]	; (8001878 <result+0x374>)
 80017f4:	f003 fe18 	bl	8005428 <HAL_TIM_PWM_Start>

        for (uint8_t j = 0; j <= 7; j++)
 80017f8:	2300      	movs	r3, #0
 80017fa:	777b      	strb	r3, [r7, #29]
 80017fc:	e02b      	b.n	8001856 <result+0x352>
        {
            fail_sound(j);
 80017fe:	7f7b      	ldrb	r3, [r7, #29]
 8001800:	4618      	mov	r0, r3
 8001802:	f7ff fde1 	bl	80013c8 <fail_sound>
            for (uint8_t i = 1; i <= 125; i++)
 8001806:	2301      	movs	r3, #1
 8001808:	773b      	strb	r3, [r7, #28]
 800180a:	e01e      	b.n	800184a <result+0x346>
            {
                FND_1();
 800180c:	f000 f9c8 	bl	8001ba0 <FND_1>
                FND_E();
 8001810:	f000 faa6 	bl	8001d60 <FND_E>
                Delay_ms(1);
 8001814:	2001      	movs	r0, #1
 8001816:	f7fe ffbf 	bl	8000798 <Delay_ms>
                FND_2();
 800181a:	f000 f9db 	bl	8001bd4 <FND_2>
                FND_r();
 800181e:	f000 fac7 	bl	8001db0 <FND_r>
                Delay_ms(1);
 8001822:	2001      	movs	r0, #1
 8001824:	f7fe ffb8 	bl	8000798 <Delay_ms>
                FND_3();
 8001828:	f000 f9ee 	bl	8001c08 <FND_3>
                FND_zero();
 800182c:	f000 fae8 	bl	8001e00 <FND_zero>
                Delay_ms(1);
 8001830:	2001      	movs	r0, #1
 8001832:	f7fe ffb1 	bl	8000798 <Delay_ms>
                FND_4();
 8001836:	f000 fa01 	bl	8001c3c <FND_4>
                FND_five();
 800183a:	f000 fba9 	bl	8001f90 <FND_five>
                Delay_ms(1);
 800183e:	2001      	movs	r0, #1
 8001840:	f7fe ffaa 	bl	8000798 <Delay_ms>
            for (uint8_t i = 1; i <= 125; i++)
 8001844:	7f3b      	ldrb	r3, [r7, #28]
 8001846:	3301      	adds	r3, #1
 8001848:	773b      	strb	r3, [r7, #28]
 800184a:	7f3b      	ldrb	r3, [r7, #28]
 800184c:	2b7d      	cmp	r3, #125	; 0x7d
 800184e:	d9dd      	bls.n	800180c <result+0x308>
        for (uint8_t j = 0; j <= 7; j++)
 8001850:	7f7b      	ldrb	r3, [r7, #29]
 8001852:	3301      	adds	r3, #1
 8001854:	777b      	strb	r3, [r7, #29]
 8001856:	7f7b      	ldrb	r3, [r7, #29]
 8001858:	2b07      	cmp	r3, #7
 800185a:	d9d0      	bls.n	80017fe <result+0x2fa>
            }
        }
        break;
 800185c:	e189      	b.n	8001b72 <result+0x66e>
    case kResult_Err_6: // APD BIAS Control Fail
        HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 800185e:	2108      	movs	r1, #8
 8001860:	4805      	ldr	r0, [pc, #20]	; (8001878 <result+0x374>)
 8001862:	f003 fde1 	bl	8005428 <HAL_TIM_PWM_Start>

        for (uint8_t j = 0; j <= 7; j++)
 8001866:	2300      	movs	r3, #0
 8001868:	76fb      	strb	r3, [r7, #27]
 800186a:	e033      	b.n	80018d4 <result+0x3d0>
 800186c:	20000087 	.word	0x20000087
 8001870:	40020800 	.word	0x40020800
 8001874:	40020400 	.word	0x40020400
 8001878:	200009d8 	.word	0x200009d8
        {
            fail_sound(j);
 800187c:	7efb      	ldrb	r3, [r7, #27]
 800187e:	4618      	mov	r0, r3
 8001880:	f7ff fda2 	bl	80013c8 <fail_sound>
            for (uint8_t i = 1; i <= 125; i++)
 8001884:	2301      	movs	r3, #1
 8001886:	76bb      	strb	r3, [r7, #26]
 8001888:	e01e      	b.n	80018c8 <result+0x3c4>
            {
                FND_1();
 800188a:	f000 f989 	bl	8001ba0 <FND_1>
                FND_E();
 800188e:	f000 fa67 	bl	8001d60 <FND_E>
                Delay_ms(1);
 8001892:	2001      	movs	r0, #1
 8001894:	f7fe ff80 	bl	8000798 <Delay_ms>
                FND_2();
 8001898:	f000 f99c 	bl	8001bd4 <FND_2>
                FND_r();
 800189c:	f000 fa88 	bl	8001db0 <FND_r>
                Delay_ms(1);
 80018a0:	2001      	movs	r0, #1
 80018a2:	f7fe ff79 	bl	8000798 <Delay_ms>
                FND_3();
 80018a6:	f000 f9af 	bl	8001c08 <FND_3>
                FND_zero();
 80018aa:	f000 faa9 	bl	8001e00 <FND_zero>
                Delay_ms(1);
 80018ae:	2001      	movs	r0, #1
 80018b0:	f7fe ff72 	bl	8000798 <Delay_ms>
                FND_4();
 80018b4:	f000 f9c2 	bl	8001c3c <FND_4>
                FND_six();
 80018b8:	f000 fb92 	bl	8001fe0 <FND_six>
                Delay_ms(1);
 80018bc:	2001      	movs	r0, #1
 80018be:	f7fe ff6b 	bl	8000798 <Delay_ms>
            for (uint8_t i = 1; i <= 125; i++)
 80018c2:	7ebb      	ldrb	r3, [r7, #26]
 80018c4:	3301      	adds	r3, #1
 80018c6:	76bb      	strb	r3, [r7, #26]
 80018c8:	7ebb      	ldrb	r3, [r7, #26]
 80018ca:	2b7d      	cmp	r3, #125	; 0x7d
 80018cc:	d9dd      	bls.n	800188a <result+0x386>
        for (uint8_t j = 0; j <= 7; j++)
 80018ce:	7efb      	ldrb	r3, [r7, #27]
 80018d0:	3301      	adds	r3, #1
 80018d2:	76fb      	strb	r3, [r7, #27]
 80018d4:	7efb      	ldrb	r3, [r7, #27]
 80018d6:	2b07      	cmp	r3, #7
 80018d8:	d9d0      	bls.n	800187c <result+0x378>
            }
        }
        break;
 80018da:	e14a      	b.n	8001b72 <result+0x66e>
    case kResult_Err_7: // Motor speed calibration Fail
        HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 80018dc:	2108      	movs	r1, #8
 80018de:	48ad      	ldr	r0, [pc, #692]	; (8001b94 <result+0x690>)
 80018e0:	f003 fda2 	bl	8005428 <HAL_TIM_PWM_Start>

        for (uint8_t j = 0; j <= 7; j++)
 80018e4:	2300      	movs	r3, #0
 80018e6:	767b      	strb	r3, [r7, #25]
 80018e8:	e02b      	b.n	8001942 <result+0x43e>
        {
            fail_sound(j);
 80018ea:	7e7b      	ldrb	r3, [r7, #25]
 80018ec:	4618      	mov	r0, r3
 80018ee:	f7ff fd6b 	bl	80013c8 <fail_sound>
            for (uint8_t i = 1; i <= 125; i++)
 80018f2:	2301      	movs	r3, #1
 80018f4:	763b      	strb	r3, [r7, #24]
 80018f6:	e01e      	b.n	8001936 <result+0x432>
            {
                FND_1();
 80018f8:	f000 f952 	bl	8001ba0 <FND_1>
                FND_E();
 80018fc:	f000 fa30 	bl	8001d60 <FND_E>
                Delay_ms(1);
 8001900:	2001      	movs	r0, #1
 8001902:	f7fe ff49 	bl	8000798 <Delay_ms>
                FND_2();
 8001906:	f000 f965 	bl	8001bd4 <FND_2>
                FND_r();
 800190a:	f000 fa51 	bl	8001db0 <FND_r>
                Delay_ms(1);
 800190e:	2001      	movs	r0, #1
 8001910:	f7fe ff42 	bl	8000798 <Delay_ms>
                FND_3();
 8001914:	f000 f978 	bl	8001c08 <FND_3>
                FND_zero();
 8001918:	f000 fa72 	bl	8001e00 <FND_zero>
                Delay_ms(1);
 800191c:	2001      	movs	r0, #1
 800191e:	f7fe ff3b 	bl	8000798 <Delay_ms>
                FND_4();
 8001922:	f000 f98b 	bl	8001c3c <FND_4>
                FND_seven();
 8001926:	f000 fb83 	bl	8002030 <FND_seven>
                Delay_ms(1);
 800192a:	2001      	movs	r0, #1
 800192c:	f7fe ff34 	bl	8000798 <Delay_ms>
            for (uint8_t i = 1; i <= 125; i++)
 8001930:	7e3b      	ldrb	r3, [r7, #24]
 8001932:	3301      	adds	r3, #1
 8001934:	763b      	strb	r3, [r7, #24]
 8001936:	7e3b      	ldrb	r3, [r7, #24]
 8001938:	2b7d      	cmp	r3, #125	; 0x7d
 800193a:	d9dd      	bls.n	80018f8 <result+0x3f4>
        for (uint8_t j = 0; j <= 7; j++)
 800193c:	7e7b      	ldrb	r3, [r7, #25]
 800193e:	3301      	adds	r3, #1
 8001940:	767b      	strb	r3, [r7, #25]
 8001942:	7e7b      	ldrb	r3, [r7, #25]
 8001944:	2b07      	cmp	r3, #7
 8001946:	d9d0      	bls.n	80018ea <result+0x3e6>
            }
        }
        break;
 8001948:	e113      	b.n	8001b72 <result+0x66e>
    case kResult_Err_8: // Encoder check start slit Fail
        HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 800194a:	2108      	movs	r1, #8
 800194c:	4891      	ldr	r0, [pc, #580]	; (8001b94 <result+0x690>)
 800194e:	f003 fd6b 	bl	8005428 <HAL_TIM_PWM_Start>

        for (uint8_t j = 0; j <= 7; j++)
 8001952:	2300      	movs	r3, #0
 8001954:	75fb      	strb	r3, [r7, #23]
 8001956:	e02b      	b.n	80019b0 <result+0x4ac>
        {
            fail_sound(j);
 8001958:	7dfb      	ldrb	r3, [r7, #23]
 800195a:	4618      	mov	r0, r3
 800195c:	f7ff fd34 	bl	80013c8 <fail_sound>
            for (uint8_t i = 1; i <= 125; i++)
 8001960:	2301      	movs	r3, #1
 8001962:	75bb      	strb	r3, [r7, #22]
 8001964:	e01e      	b.n	80019a4 <result+0x4a0>
            {
                FND_1();
 8001966:	f000 f91b 	bl	8001ba0 <FND_1>
                FND_E();
 800196a:	f000 f9f9 	bl	8001d60 <FND_E>
                Delay_ms(1);
 800196e:	2001      	movs	r0, #1
 8001970:	f7fe ff12 	bl	8000798 <Delay_ms>
                FND_2();
 8001974:	f000 f92e 	bl	8001bd4 <FND_2>
                FND_r();
 8001978:	f000 fa1a 	bl	8001db0 <FND_r>
                Delay_ms(1);
 800197c:	2001      	movs	r0, #1
 800197e:	f7fe ff0b 	bl	8000798 <Delay_ms>
                FND_3();
 8001982:	f000 f941 	bl	8001c08 <FND_3>
                FND_zero();
 8001986:	f000 fa3b 	bl	8001e00 <FND_zero>
                Delay_ms(1);
 800198a:	2001      	movs	r0, #1
 800198c:	f7fe ff04 	bl	8000798 <Delay_ms>
                FND_4();
 8001990:	f000 f954 	bl	8001c3c <FND_4>
                FND_eight();
 8001994:	f000 fb74 	bl	8002080 <FND_eight>
                Delay_ms(1);
 8001998:	2001      	movs	r0, #1
 800199a:	f7fe fefd 	bl	8000798 <Delay_ms>
            for (uint8_t i = 1; i <= 125; i++)
 800199e:	7dbb      	ldrb	r3, [r7, #22]
 80019a0:	3301      	adds	r3, #1
 80019a2:	75bb      	strb	r3, [r7, #22]
 80019a4:	7dbb      	ldrb	r3, [r7, #22]
 80019a6:	2b7d      	cmp	r3, #125	; 0x7d
 80019a8:	d9dd      	bls.n	8001966 <result+0x462>
        for (uint8_t j = 0; j <= 7; j++)
 80019aa:	7dfb      	ldrb	r3, [r7, #23]
 80019ac:	3301      	adds	r3, #1
 80019ae:	75fb      	strb	r3, [r7, #23]
 80019b0:	7dfb      	ldrb	r3, [r7, #23]
 80019b2:	2b07      	cmp	r3, #7
 80019b4:	d9d0      	bls.n	8001958 <result+0x454>
            }
        }
        break;
 80019b6:	e0dc      	b.n	8001b72 <result+0x66e>
    case kResult_Err_9: // TDC Init Fail
        HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 80019b8:	2108      	movs	r1, #8
 80019ba:	4876      	ldr	r0, [pc, #472]	; (8001b94 <result+0x690>)
 80019bc:	f003 fd34 	bl	8005428 <HAL_TIM_PWM_Start>

        for (uint8_t j = 0; j <= 7; j++)
 80019c0:	2300      	movs	r3, #0
 80019c2:	757b      	strb	r3, [r7, #21]
 80019c4:	e02b      	b.n	8001a1e <result+0x51a>
        {
            fail_sound(j);
 80019c6:	7d7b      	ldrb	r3, [r7, #21]
 80019c8:	4618      	mov	r0, r3
 80019ca:	f7ff fcfd 	bl	80013c8 <fail_sound>
            for (uint8_t i = 1; i <= 125; i++)
 80019ce:	2301      	movs	r3, #1
 80019d0:	753b      	strb	r3, [r7, #20]
 80019d2:	e01e      	b.n	8001a12 <result+0x50e>
            {
                FND_1();
 80019d4:	f000 f8e4 	bl	8001ba0 <FND_1>
                FND_E();
 80019d8:	f000 f9c2 	bl	8001d60 <FND_E>
                Delay_ms(1);
 80019dc:	2001      	movs	r0, #1
 80019de:	f7fe fedb 	bl	8000798 <Delay_ms>
                FND_2();
 80019e2:	f000 f8f7 	bl	8001bd4 <FND_2>
                FND_r();
 80019e6:	f000 f9e3 	bl	8001db0 <FND_r>
                Delay_ms(1);
 80019ea:	2001      	movs	r0, #1
 80019ec:	f7fe fed4 	bl	8000798 <Delay_ms>
                FND_3();
 80019f0:	f000 f90a 	bl	8001c08 <FND_3>
                FND_zero();
 80019f4:	f000 fa04 	bl	8001e00 <FND_zero>
                Delay_ms(1);
 80019f8:	2001      	movs	r0, #1
 80019fa:	f7fe fecd 	bl	8000798 <Delay_ms>
                FND_4();
 80019fe:	f000 f91d 	bl	8001c3c <FND_4>
                FND_nine();
 8001a02:	f000 fb65 	bl	80020d0 <FND_nine>
                Delay_ms(1);
 8001a06:	2001      	movs	r0, #1
 8001a08:	f7fe fec6 	bl	8000798 <Delay_ms>
            for (uint8_t i = 1; i <= 125; i++)
 8001a0c:	7d3b      	ldrb	r3, [r7, #20]
 8001a0e:	3301      	adds	r3, #1
 8001a10:	753b      	strb	r3, [r7, #20]
 8001a12:	7d3b      	ldrb	r3, [r7, #20]
 8001a14:	2b7d      	cmp	r3, #125	; 0x7d
 8001a16:	d9dd      	bls.n	80019d4 <result+0x4d0>
        for (uint8_t j = 0; j <= 7; j++)
 8001a18:	7d7b      	ldrb	r3, [r7, #21]
 8001a1a:	3301      	adds	r3, #1
 8001a1c:	757b      	strb	r3, [r7, #21]
 8001a1e:	7d7b      	ldrb	r3, [r7, #21]
 8001a20:	2b07      	cmp	r3, #7
 8001a22:	d9d0      	bls.n	80019c6 <result+0x4c2>
            }
        }
        break;
 8001a24:	e0a5      	b.n	8001b72 <result+0x66e>
    case kResult_Err_10: // TDC Calibration Fail
        HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 8001a26:	2108      	movs	r1, #8
 8001a28:	485a      	ldr	r0, [pc, #360]	; (8001b94 <result+0x690>)
 8001a2a:	f003 fcfd 	bl	8005428 <HAL_TIM_PWM_Start>

        for (uint8_t j = 0; j <= 7; j++)
 8001a2e:	2300      	movs	r3, #0
 8001a30:	74fb      	strb	r3, [r7, #19]
 8001a32:	e02b      	b.n	8001a8c <result+0x588>
        {
            fail_sound(j);
 8001a34:	7cfb      	ldrb	r3, [r7, #19]
 8001a36:	4618      	mov	r0, r3
 8001a38:	f7ff fcc6 	bl	80013c8 <fail_sound>
            for (uint8_t i = 1; i <= 125; i++)
 8001a3c:	2301      	movs	r3, #1
 8001a3e:	74bb      	strb	r3, [r7, #18]
 8001a40:	e01e      	b.n	8001a80 <result+0x57c>
            {
                FND_1();
 8001a42:	f000 f8ad 	bl	8001ba0 <FND_1>
                FND_E();
 8001a46:	f000 f98b 	bl	8001d60 <FND_E>
                Delay_ms(1);
 8001a4a:	2001      	movs	r0, #1
 8001a4c:	f7fe fea4 	bl	8000798 <Delay_ms>
                FND_2();
 8001a50:	f000 f8c0 	bl	8001bd4 <FND_2>
                FND_r();
 8001a54:	f000 f9ac 	bl	8001db0 <FND_r>
                Delay_ms(1);
 8001a58:	2001      	movs	r0, #1
 8001a5a:	f7fe fe9d 	bl	8000798 <Delay_ms>
                FND_3();
 8001a5e:	f000 f8d3 	bl	8001c08 <FND_3>
                FND_one();
 8001a62:	f000 f9f5 	bl	8001e50 <FND_one>
                Delay_ms(1);
 8001a66:	2001      	movs	r0, #1
 8001a68:	f7fe fe96 	bl	8000798 <Delay_ms>
                FND_4();
 8001a6c:	f000 f8e6 	bl	8001c3c <FND_4>
                FND_zero();
 8001a70:	f000 f9c6 	bl	8001e00 <FND_zero>
                Delay_ms(1);
 8001a74:	2001      	movs	r0, #1
 8001a76:	f7fe fe8f 	bl	8000798 <Delay_ms>
            for (uint8_t i = 1; i <= 125; i++)
 8001a7a:	7cbb      	ldrb	r3, [r7, #18]
 8001a7c:	3301      	adds	r3, #1
 8001a7e:	74bb      	strb	r3, [r7, #18]
 8001a80:	7cbb      	ldrb	r3, [r7, #18]
 8001a82:	2b7d      	cmp	r3, #125	; 0x7d
 8001a84:	d9dd      	bls.n	8001a42 <result+0x53e>
        for (uint8_t j = 0; j <= 7; j++)
 8001a86:	7cfb      	ldrb	r3, [r7, #19]
 8001a88:	3301      	adds	r3, #1
 8001a8a:	74fb      	strb	r3, [r7, #19]
 8001a8c:	7cfb      	ldrb	r3, [r7, #19]
 8001a8e:	2b07      	cmp	r3, #7
 8001a90:	d9d0      	bls.n	8001a34 <result+0x530>
            }
        }
        break;
 8001a92:	e06e      	b.n	8001b72 <result+0x66e>
    case kResult_Err_11: // LD Tx feedback Fail
        HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 8001a94:	2108      	movs	r1, #8
 8001a96:	483f      	ldr	r0, [pc, #252]	; (8001b94 <result+0x690>)
 8001a98:	f003 fcc6 	bl	8005428 <HAL_TIM_PWM_Start>

        for (uint8_t j = 0; j <= 7; j++)
 8001a9c:	2300      	movs	r3, #0
 8001a9e:	747b      	strb	r3, [r7, #17]
 8001aa0:	e02b      	b.n	8001afa <result+0x5f6>
        {
            fail_sound(j);
 8001aa2:	7c7b      	ldrb	r3, [r7, #17]
 8001aa4:	4618      	mov	r0, r3
 8001aa6:	f7ff fc8f 	bl	80013c8 <fail_sound>
            for (uint8_t i = 1; i <= 125; i++)
 8001aaa:	2301      	movs	r3, #1
 8001aac:	743b      	strb	r3, [r7, #16]
 8001aae:	e01e      	b.n	8001aee <result+0x5ea>
            {
                FND_1();
 8001ab0:	f000 f876 	bl	8001ba0 <FND_1>
                FND_E();
 8001ab4:	f000 f954 	bl	8001d60 <FND_E>
                Delay_ms(1);
 8001ab8:	2001      	movs	r0, #1
 8001aba:	f7fe fe6d 	bl	8000798 <Delay_ms>
                FND_2();
 8001abe:	f000 f889 	bl	8001bd4 <FND_2>
                FND_r();
 8001ac2:	f000 f975 	bl	8001db0 <FND_r>
                Delay_ms(1);
 8001ac6:	2001      	movs	r0, #1
 8001ac8:	f7fe fe66 	bl	8000798 <Delay_ms>
                FND_3();
 8001acc:	f000 f89c 	bl	8001c08 <FND_3>
                FND_one();
 8001ad0:	f000 f9be 	bl	8001e50 <FND_one>
                Delay_ms(1);
 8001ad4:	2001      	movs	r0, #1
 8001ad6:	f7fe fe5f 	bl	8000798 <Delay_ms>
                FND_4();
 8001ada:	f000 f8af 	bl	8001c3c <FND_4>
                FND_one();
 8001ade:	f000 f9b7 	bl	8001e50 <FND_one>
                Delay_ms(1);
 8001ae2:	2001      	movs	r0, #1
 8001ae4:	f7fe fe58 	bl	8000798 <Delay_ms>
            for (uint8_t i = 1; i <= 125; i++)
 8001ae8:	7c3b      	ldrb	r3, [r7, #16]
 8001aea:	3301      	adds	r3, #1
 8001aec:	743b      	strb	r3, [r7, #16]
 8001aee:	7c3b      	ldrb	r3, [r7, #16]
 8001af0:	2b7d      	cmp	r3, #125	; 0x7d
 8001af2:	d9dd      	bls.n	8001ab0 <result+0x5ac>
        for (uint8_t j = 0; j <= 7; j++)
 8001af4:	7c7b      	ldrb	r3, [r7, #17]
 8001af6:	3301      	adds	r3, #1
 8001af8:	747b      	strb	r3, [r7, #17]
 8001afa:	7c7b      	ldrb	r3, [r7, #17]
 8001afc:	2b07      	cmp	r3, #7
 8001afe:	d9d0      	bls.n	8001aa2 <result+0x59e>
            }
        }
        break;
 8001b00:	e037      	b.n	8001b72 <result+0x66e>
    case kResult_Err_12: //
        HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 8001b02:	2108      	movs	r1, #8
 8001b04:	4823      	ldr	r0, [pc, #140]	; (8001b94 <result+0x690>)
 8001b06:	f003 fc8f 	bl	8005428 <HAL_TIM_PWM_Start>

        for (uint8_t j = 0; j <= 7; j++)
 8001b0a:	2300      	movs	r3, #0
 8001b0c:	73fb      	strb	r3, [r7, #15]
 8001b0e:	e02b      	b.n	8001b68 <result+0x664>
        {
            fail_sound(j);
 8001b10:	7bfb      	ldrb	r3, [r7, #15]
 8001b12:	4618      	mov	r0, r3
 8001b14:	f7ff fc58 	bl	80013c8 <fail_sound>
            for (uint8_t i = 1; i <= 125; i++)
 8001b18:	2301      	movs	r3, #1
 8001b1a:	73bb      	strb	r3, [r7, #14]
 8001b1c:	e01e      	b.n	8001b5c <result+0x658>
            {
                FND_1();
 8001b1e:	f000 f83f 	bl	8001ba0 <FND_1>
                FND_E();
 8001b22:	f000 f91d 	bl	8001d60 <FND_E>
                Delay_ms(1);
 8001b26:	2001      	movs	r0, #1
 8001b28:	f7fe fe36 	bl	8000798 <Delay_ms>
                FND_2();
 8001b2c:	f000 f852 	bl	8001bd4 <FND_2>
                FND_r();
 8001b30:	f000 f93e 	bl	8001db0 <FND_r>
                Delay_ms(1);
 8001b34:	2001      	movs	r0, #1
 8001b36:	f7fe fe2f 	bl	8000798 <Delay_ms>
                FND_3();
 8001b3a:	f000 f865 	bl	8001c08 <FND_3>
                FND_one();
 8001b3e:	f000 f987 	bl	8001e50 <FND_one>
                Delay_ms(1);
 8001b42:	2001      	movs	r0, #1
 8001b44:	f7fe fe28 	bl	8000798 <Delay_ms>
                FND_4();
 8001b48:	f000 f878 	bl	8001c3c <FND_4>
                FND_two();
 8001b4c:	f000 f9a8 	bl	8001ea0 <FND_two>
                Delay_ms(1);
 8001b50:	2001      	movs	r0, #1
 8001b52:	f7fe fe21 	bl	8000798 <Delay_ms>
            for (uint8_t i = 1; i <= 125; i++)
 8001b56:	7bbb      	ldrb	r3, [r7, #14]
 8001b58:	3301      	adds	r3, #1
 8001b5a:	73bb      	strb	r3, [r7, #14]
 8001b5c:	7bbb      	ldrb	r3, [r7, #14]
 8001b5e:	2b7d      	cmp	r3, #125	; 0x7d
 8001b60:	d9dd      	bls.n	8001b1e <result+0x61a>
        for (uint8_t j = 0; j <= 7; j++)
 8001b62:	7bfb      	ldrb	r3, [r7, #15]
 8001b64:	3301      	adds	r3, #1
 8001b66:	73fb      	strb	r3, [r7, #15]
 8001b68:	7bfb      	ldrb	r3, [r7, #15]
 8001b6a:	2b07      	cmp	r3, #7
 8001b6c:	d9d0      	bls.n	8001b10 <result+0x60c>
            }
        }
        break;
 8001b6e:	e000      	b.n	8001b72 <result+0x66e>

    default:
        break;
 8001b70:	bf00      	nop
    }
    HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_3);
 8001b72:	2108      	movs	r1, #8
 8001b74:	4807      	ldr	r0, [pc, #28]	; (8001b94 <result+0x690>)
 8001b76:	f003 fd1f 	bl	80055b8 <HAL_TIM_PWM_Stop>
    turn_off();
 8001b7a:	f000 fad1 	bl	8002120 <turn_off>
    g_Result = kResult_None;
 8001b7e:	4b06      	ldr	r3, [pc, #24]	; (8001b98 <result+0x694>)
 8001b80:	2200      	movs	r2, #0
 8001b82:	701a      	strb	r2, [r3, #0]
    g_Status = kStatus_Idle;
 8001b84:	4b05      	ldr	r3, [pc, #20]	; (8001b9c <result+0x698>)
 8001b86:	2204      	movs	r2, #4
 8001b88:	701a      	strb	r2, [r3, #0]
}
 8001b8a:	bf00      	nop
 8001b8c:	3728      	adds	r7, #40	; 0x28
 8001b8e:	46bd      	mov	sp, r7
 8001b90:	bd80      	pop	{r7, pc}
 8001b92:	bf00      	nop
 8001b94:	200009d8 	.word	0x200009d8
 8001b98:	20000087 	.word	0x20000087
 8001b9c:	20000084 	.word	0x20000084

08001ba0 <FND_1>:

void FND_1(void)
{
 8001ba0:	b580      	push	{r7, lr}
 8001ba2:	af00      	add	r7, sp, #0
    LL_GPIO_SetOutputPin(FND1_SIG_GPIO_Port, FND1_SIG_Pin);
 8001ba4:	2104      	movs	r1, #4
 8001ba6:	4809      	ldr	r0, [pc, #36]	; (8001bcc <FND_1+0x2c>)
 8001ba8:	f7ff fbf0 	bl	800138c <LL_GPIO_SetOutputPin>
    LL_GPIO_ResetOutputPin(FND2_SIG_GPIO_Port, FND2_SIG_Pin);
 8001bac:	2120      	movs	r1, #32
 8001bae:	4808      	ldr	r0, [pc, #32]	; (8001bd0 <FND_1+0x30>)
 8001bb0:	f7ff fbfa 	bl	80013a8 <LL_GPIO_ResetOutputPin>
    LL_GPIO_ResetOutputPin(FND3_SIG_GPIO_Port, FND3_SIG_Pin);
 8001bb4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001bb8:	4804      	ldr	r0, [pc, #16]	; (8001bcc <FND_1+0x2c>)
 8001bba:	f7ff fbf5 	bl	80013a8 <LL_GPIO_ResetOutputPin>
    LL_GPIO_ResetOutputPin(FND4_SIG_GPIO_Port, FND4_SIG_Pin);
 8001bbe:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001bc2:	4802      	ldr	r0, [pc, #8]	; (8001bcc <FND_1+0x2c>)
 8001bc4:	f7ff fbf0 	bl	80013a8 <LL_GPIO_ResetOutputPin>
}
 8001bc8:	bf00      	nop
 8001bca:	bd80      	pop	{r7, pc}
 8001bcc:	40020800 	.word	0x40020800
 8001bd0:	40020400 	.word	0x40020400

08001bd4 <FND_2>:
void FND_2(void)
{
 8001bd4:	b580      	push	{r7, lr}
 8001bd6:	af00      	add	r7, sp, #0
    LL_GPIO_ResetOutputPin(FND1_SIG_GPIO_Port, FND1_SIG_Pin);
 8001bd8:	2104      	movs	r1, #4
 8001bda:	4809      	ldr	r0, [pc, #36]	; (8001c00 <FND_2+0x2c>)
 8001bdc:	f7ff fbe4 	bl	80013a8 <LL_GPIO_ResetOutputPin>
    LL_GPIO_SetOutputPin(FND2_SIG_GPIO_Port, FND2_SIG_Pin);
 8001be0:	2120      	movs	r1, #32
 8001be2:	4808      	ldr	r0, [pc, #32]	; (8001c04 <FND_2+0x30>)
 8001be4:	f7ff fbd2 	bl	800138c <LL_GPIO_SetOutputPin>
    LL_GPIO_ResetOutputPin(FND3_SIG_GPIO_Port, FND3_SIG_Pin);
 8001be8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001bec:	4804      	ldr	r0, [pc, #16]	; (8001c00 <FND_2+0x2c>)
 8001bee:	f7ff fbdb 	bl	80013a8 <LL_GPIO_ResetOutputPin>
    LL_GPIO_ResetOutputPin(FND4_SIG_GPIO_Port, FND4_SIG_Pin);
 8001bf2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001bf6:	4802      	ldr	r0, [pc, #8]	; (8001c00 <FND_2+0x2c>)
 8001bf8:	f7ff fbd6 	bl	80013a8 <LL_GPIO_ResetOutputPin>
}
 8001bfc:	bf00      	nop
 8001bfe:	bd80      	pop	{r7, pc}
 8001c00:	40020800 	.word	0x40020800
 8001c04:	40020400 	.word	0x40020400

08001c08 <FND_3>:
void FND_3(void)
{
 8001c08:	b580      	push	{r7, lr}
 8001c0a:	af00      	add	r7, sp, #0
    LL_GPIO_ResetOutputPin(FND1_SIG_GPIO_Port, FND1_SIG_Pin);
 8001c0c:	2104      	movs	r1, #4
 8001c0e:	4809      	ldr	r0, [pc, #36]	; (8001c34 <FND_3+0x2c>)
 8001c10:	f7ff fbca 	bl	80013a8 <LL_GPIO_ResetOutputPin>
    LL_GPIO_ResetOutputPin(FND2_SIG_GPIO_Port, FND2_SIG_Pin);
 8001c14:	2120      	movs	r1, #32
 8001c16:	4808      	ldr	r0, [pc, #32]	; (8001c38 <FND_3+0x30>)
 8001c18:	f7ff fbc6 	bl	80013a8 <LL_GPIO_ResetOutputPin>
    LL_GPIO_SetOutputPin(FND3_SIG_GPIO_Port, FND3_SIG_Pin);
 8001c1c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001c20:	4804      	ldr	r0, [pc, #16]	; (8001c34 <FND_3+0x2c>)
 8001c22:	f7ff fbb3 	bl	800138c <LL_GPIO_SetOutputPin>
    LL_GPIO_ResetOutputPin(FND4_SIG_GPIO_Port, FND4_SIG_Pin);
 8001c26:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001c2a:	4802      	ldr	r0, [pc, #8]	; (8001c34 <FND_3+0x2c>)
 8001c2c:	f7ff fbbc 	bl	80013a8 <LL_GPIO_ResetOutputPin>
}
 8001c30:	bf00      	nop
 8001c32:	bd80      	pop	{r7, pc}
 8001c34:	40020800 	.word	0x40020800
 8001c38:	40020400 	.word	0x40020400

08001c3c <FND_4>:
void FND_4(void)
{
 8001c3c:	b580      	push	{r7, lr}
 8001c3e:	af00      	add	r7, sp, #0
    LL_GPIO_ResetOutputPin(FND1_SIG_GPIO_Port, FND1_SIG_Pin);
 8001c40:	2104      	movs	r1, #4
 8001c42:	4809      	ldr	r0, [pc, #36]	; (8001c68 <FND_4+0x2c>)
 8001c44:	f7ff fbb0 	bl	80013a8 <LL_GPIO_ResetOutputPin>
    LL_GPIO_ResetOutputPin(FND2_SIG_GPIO_Port, FND2_SIG_Pin);
 8001c48:	2120      	movs	r1, #32
 8001c4a:	4808      	ldr	r0, [pc, #32]	; (8001c6c <FND_4+0x30>)
 8001c4c:	f7ff fbac 	bl	80013a8 <LL_GPIO_ResetOutputPin>
    LL_GPIO_ResetOutputPin(FND3_SIG_GPIO_Port, FND3_SIG_Pin);
 8001c50:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001c54:	4804      	ldr	r0, [pc, #16]	; (8001c68 <FND_4+0x2c>)
 8001c56:	f7ff fba7 	bl	80013a8 <LL_GPIO_ResetOutputPin>
    LL_GPIO_SetOutputPin(FND4_SIG_GPIO_Port, FND4_SIG_Pin);
 8001c5a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001c5e:	4802      	ldr	r0, [pc, #8]	; (8001c68 <FND_4+0x2c>)
 8001c60:	f7ff fb94 	bl	800138c <LL_GPIO_SetOutputPin>
}
 8001c64:	bf00      	nop
 8001c66:	bd80      	pop	{r7, pc}
 8001c68:	40020800 	.word	0x40020800
 8001c6c:	40020400 	.word	0x40020400

08001c70 <FND_P>:

void FND_P(void)
{
 8001c70:	b580      	push	{r7, lr}
 8001c72:	af00      	add	r7, sp, #0
    LL_GPIO_SetOutputPin(FND_A_GPIO_Port, FND_A_Pin);
 8001c74:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001c78:	480f      	ldr	r0, [pc, #60]	; (8001cb8 <FND_P+0x48>)
 8001c7a:	f7ff fb87 	bl	800138c <LL_GPIO_SetOutputPin>
    LL_GPIO_SetOutputPin(FND_B_GPIO_Port, FND_B_Pin);
 8001c7e:	2180      	movs	r1, #128	; 0x80
 8001c80:	480e      	ldr	r0, [pc, #56]	; (8001cbc <FND_P+0x4c>)
 8001c82:	f7ff fb83 	bl	800138c <LL_GPIO_SetOutputPin>
    LL_GPIO_ResetOutputPin(FND_C_GPIO_Port, FND_C_Pin);
 8001c86:	2140      	movs	r1, #64	; 0x40
 8001c88:	480c      	ldr	r0, [pc, #48]	; (8001cbc <FND_P+0x4c>)
 8001c8a:	f7ff fb8d 	bl	80013a8 <LL_GPIO_ResetOutputPin>
    LL_GPIO_ResetOutputPin(FND_D_GPIO_Port, FND_D_Pin);
 8001c8e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001c92:	480a      	ldr	r0, [pc, #40]	; (8001cbc <FND_P+0x4c>)
 8001c94:	f7ff fb88 	bl	80013a8 <LL_GPIO_ResetOutputPin>
    LL_GPIO_SetOutputPin(FND_E_GPIO_Port, FND_E_Pin);
 8001c98:	2102      	movs	r1, #2
 8001c9a:	4807      	ldr	r0, [pc, #28]	; (8001cb8 <FND_P+0x48>)
 8001c9c:	f7ff fb76 	bl	800138c <LL_GPIO_SetOutputPin>
    LL_GPIO_SetOutputPin(FND_F_GPIO_Port, FND_F_Pin);
 8001ca0:	2101      	movs	r1, #1
 8001ca2:	4805      	ldr	r0, [pc, #20]	; (8001cb8 <FND_P+0x48>)
 8001ca4:	f7ff fb72 	bl	800138c <LL_GPIO_SetOutputPin>
    LL_GPIO_SetOutputPin(FND_G_GPIO_Port, FND_G_Pin);
 8001ca8:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001cac:	4803      	ldr	r0, [pc, #12]	; (8001cbc <FND_P+0x4c>)
 8001cae:	f7ff fb6d 	bl	800138c <LL_GPIO_SetOutputPin>
}
 8001cb2:	bf00      	nop
 8001cb4:	bd80      	pop	{r7, pc}
 8001cb6:	bf00      	nop
 8001cb8:	40020800 	.word	0x40020800
 8001cbc:	40020400 	.word	0x40020400

08001cc0 <FND_A>:

void FND_A(void)
{
 8001cc0:	b580      	push	{r7, lr}
 8001cc2:	af00      	add	r7, sp, #0
    LL_GPIO_SetOutputPin(FND_A_GPIO_Port, FND_A_Pin);
 8001cc4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001cc8:	480f      	ldr	r0, [pc, #60]	; (8001d08 <FND_A+0x48>)
 8001cca:	f7ff fb5f 	bl	800138c <LL_GPIO_SetOutputPin>
    LL_GPIO_SetOutputPin(FND_B_GPIO_Port, FND_B_Pin);
 8001cce:	2180      	movs	r1, #128	; 0x80
 8001cd0:	480e      	ldr	r0, [pc, #56]	; (8001d0c <FND_A+0x4c>)
 8001cd2:	f7ff fb5b 	bl	800138c <LL_GPIO_SetOutputPin>
    LL_GPIO_SetOutputPin(FND_C_GPIO_Port, FND_C_Pin);
 8001cd6:	2140      	movs	r1, #64	; 0x40
 8001cd8:	480c      	ldr	r0, [pc, #48]	; (8001d0c <FND_A+0x4c>)
 8001cda:	f7ff fb57 	bl	800138c <LL_GPIO_SetOutputPin>
    LL_GPIO_ResetOutputPin(FND_D_GPIO_Port, FND_D_Pin);
 8001cde:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001ce2:	480a      	ldr	r0, [pc, #40]	; (8001d0c <FND_A+0x4c>)
 8001ce4:	f7ff fb60 	bl	80013a8 <LL_GPIO_ResetOutputPin>
    LL_GPIO_SetOutputPin(FND_E_GPIO_Port, FND_E_Pin);
 8001ce8:	2102      	movs	r1, #2
 8001cea:	4807      	ldr	r0, [pc, #28]	; (8001d08 <FND_A+0x48>)
 8001cec:	f7ff fb4e 	bl	800138c <LL_GPIO_SetOutputPin>
    LL_GPIO_SetOutputPin(FND_F_GPIO_Port, FND_F_Pin);
 8001cf0:	2101      	movs	r1, #1
 8001cf2:	4805      	ldr	r0, [pc, #20]	; (8001d08 <FND_A+0x48>)
 8001cf4:	f7ff fb4a 	bl	800138c <LL_GPIO_SetOutputPin>
    LL_GPIO_SetOutputPin(FND_G_GPIO_Port, FND_G_Pin);
 8001cf8:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001cfc:	4803      	ldr	r0, [pc, #12]	; (8001d0c <FND_A+0x4c>)
 8001cfe:	f7ff fb45 	bl	800138c <LL_GPIO_SetOutputPin>
}
 8001d02:	bf00      	nop
 8001d04:	bd80      	pop	{r7, pc}
 8001d06:	bf00      	nop
 8001d08:	40020800 	.word	0x40020800
 8001d0c:	40020400 	.word	0x40020400

08001d10 <FND_S>:

void FND_S(void)
{
 8001d10:	b580      	push	{r7, lr}
 8001d12:	af00      	add	r7, sp, #0
    LL_GPIO_SetOutputPin(FND_A_GPIO_Port, FND_A_Pin);
 8001d14:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001d18:	480f      	ldr	r0, [pc, #60]	; (8001d58 <FND_S+0x48>)
 8001d1a:	f7ff fb37 	bl	800138c <LL_GPIO_SetOutputPin>
    LL_GPIO_ResetOutputPin(FND_B_GPIO_Port, FND_B_Pin);
 8001d1e:	2180      	movs	r1, #128	; 0x80
 8001d20:	480e      	ldr	r0, [pc, #56]	; (8001d5c <FND_S+0x4c>)
 8001d22:	f7ff fb41 	bl	80013a8 <LL_GPIO_ResetOutputPin>
    LL_GPIO_SetOutputPin(FND_C_GPIO_Port, FND_C_Pin);
 8001d26:	2140      	movs	r1, #64	; 0x40
 8001d28:	480c      	ldr	r0, [pc, #48]	; (8001d5c <FND_S+0x4c>)
 8001d2a:	f7ff fb2f 	bl	800138c <LL_GPIO_SetOutputPin>
    LL_GPIO_SetOutputPin(FND_D_GPIO_Port, FND_D_Pin);
 8001d2e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001d32:	480a      	ldr	r0, [pc, #40]	; (8001d5c <FND_S+0x4c>)
 8001d34:	f7ff fb2a 	bl	800138c <LL_GPIO_SetOutputPin>
    LL_GPIO_ResetOutputPin(FND_E_GPIO_Port, FND_E_Pin);
 8001d38:	2102      	movs	r1, #2
 8001d3a:	4807      	ldr	r0, [pc, #28]	; (8001d58 <FND_S+0x48>)
 8001d3c:	f7ff fb34 	bl	80013a8 <LL_GPIO_ResetOutputPin>
    LL_GPIO_SetOutputPin(FND_F_GPIO_Port, FND_F_Pin);
 8001d40:	2101      	movs	r1, #1
 8001d42:	4805      	ldr	r0, [pc, #20]	; (8001d58 <FND_S+0x48>)
 8001d44:	f7ff fb22 	bl	800138c <LL_GPIO_SetOutputPin>
    LL_GPIO_SetOutputPin(FND_G_GPIO_Port, FND_G_Pin);
 8001d48:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001d4c:	4803      	ldr	r0, [pc, #12]	; (8001d5c <FND_S+0x4c>)
 8001d4e:	f7ff fb1d 	bl	800138c <LL_GPIO_SetOutputPin>
}
 8001d52:	bf00      	nop
 8001d54:	bd80      	pop	{r7, pc}
 8001d56:	bf00      	nop
 8001d58:	40020800 	.word	0x40020800
 8001d5c:	40020400 	.word	0x40020400

08001d60 <FND_E>:

void FND_E(void)
{
 8001d60:	b580      	push	{r7, lr}
 8001d62:	af00      	add	r7, sp, #0
    LL_GPIO_SetOutputPin(FND_A_GPIO_Port, FND_A_Pin);
 8001d64:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001d68:	480f      	ldr	r0, [pc, #60]	; (8001da8 <FND_E+0x48>)
 8001d6a:	f7ff fb0f 	bl	800138c <LL_GPIO_SetOutputPin>
    LL_GPIO_ResetOutputPin(FND_B_GPIO_Port, FND_B_Pin);
 8001d6e:	2180      	movs	r1, #128	; 0x80
 8001d70:	480e      	ldr	r0, [pc, #56]	; (8001dac <FND_E+0x4c>)
 8001d72:	f7ff fb19 	bl	80013a8 <LL_GPIO_ResetOutputPin>
    LL_GPIO_ResetOutputPin(FND_C_GPIO_Port, FND_C_Pin);
 8001d76:	2140      	movs	r1, #64	; 0x40
 8001d78:	480c      	ldr	r0, [pc, #48]	; (8001dac <FND_E+0x4c>)
 8001d7a:	f7ff fb15 	bl	80013a8 <LL_GPIO_ResetOutputPin>
    LL_GPIO_SetOutputPin(FND_D_GPIO_Port, FND_D_Pin);
 8001d7e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001d82:	480a      	ldr	r0, [pc, #40]	; (8001dac <FND_E+0x4c>)
 8001d84:	f7ff fb02 	bl	800138c <LL_GPIO_SetOutputPin>
    LL_GPIO_SetOutputPin(FND_E_GPIO_Port, FND_E_Pin);
 8001d88:	2102      	movs	r1, #2
 8001d8a:	4807      	ldr	r0, [pc, #28]	; (8001da8 <FND_E+0x48>)
 8001d8c:	f7ff fafe 	bl	800138c <LL_GPIO_SetOutputPin>
    LL_GPIO_SetOutputPin(FND_F_GPIO_Port, FND_F_Pin);
 8001d90:	2101      	movs	r1, #1
 8001d92:	4805      	ldr	r0, [pc, #20]	; (8001da8 <FND_E+0x48>)
 8001d94:	f7ff fafa 	bl	800138c <LL_GPIO_SetOutputPin>
    LL_GPIO_SetOutputPin(FND_G_GPIO_Port, FND_G_Pin);
 8001d98:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001d9c:	4803      	ldr	r0, [pc, #12]	; (8001dac <FND_E+0x4c>)
 8001d9e:	f7ff faf5 	bl	800138c <LL_GPIO_SetOutputPin>
}
 8001da2:	bf00      	nop
 8001da4:	bd80      	pop	{r7, pc}
 8001da6:	bf00      	nop
 8001da8:	40020800 	.word	0x40020800
 8001dac:	40020400 	.word	0x40020400

08001db0 <FND_r>:

void FND_r(void)
{
 8001db0:	b580      	push	{r7, lr}
 8001db2:	af00      	add	r7, sp, #0
    LL_GPIO_ResetOutputPin(FND_A_GPIO_Port, FND_A_Pin);
 8001db4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001db8:	480f      	ldr	r0, [pc, #60]	; (8001df8 <FND_r+0x48>)
 8001dba:	f7ff faf5 	bl	80013a8 <LL_GPIO_ResetOutputPin>
    LL_GPIO_ResetOutputPin(FND_B_GPIO_Port, FND_B_Pin);
 8001dbe:	2180      	movs	r1, #128	; 0x80
 8001dc0:	480e      	ldr	r0, [pc, #56]	; (8001dfc <FND_r+0x4c>)
 8001dc2:	f7ff faf1 	bl	80013a8 <LL_GPIO_ResetOutputPin>
    LL_GPIO_ResetOutputPin(FND_C_GPIO_Port, FND_C_Pin);
 8001dc6:	2140      	movs	r1, #64	; 0x40
 8001dc8:	480c      	ldr	r0, [pc, #48]	; (8001dfc <FND_r+0x4c>)
 8001dca:	f7ff faed 	bl	80013a8 <LL_GPIO_ResetOutputPin>
    LL_GPIO_ResetOutputPin(FND_D_GPIO_Port, FND_D_Pin);
 8001dce:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001dd2:	480a      	ldr	r0, [pc, #40]	; (8001dfc <FND_r+0x4c>)
 8001dd4:	f7ff fae8 	bl	80013a8 <LL_GPIO_ResetOutputPin>
    LL_GPIO_SetOutputPin(FND_E_GPIO_Port, FND_E_Pin);
 8001dd8:	2102      	movs	r1, #2
 8001dda:	4807      	ldr	r0, [pc, #28]	; (8001df8 <FND_r+0x48>)
 8001ddc:	f7ff fad6 	bl	800138c <LL_GPIO_SetOutputPin>
    LL_GPIO_ResetOutputPin(FND_F_GPIO_Port, FND_F_Pin);
 8001de0:	2101      	movs	r1, #1
 8001de2:	4805      	ldr	r0, [pc, #20]	; (8001df8 <FND_r+0x48>)
 8001de4:	f7ff fae0 	bl	80013a8 <LL_GPIO_ResetOutputPin>
    LL_GPIO_SetOutputPin(FND_G_GPIO_Port, FND_G_Pin);
 8001de8:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001dec:	4803      	ldr	r0, [pc, #12]	; (8001dfc <FND_r+0x4c>)
 8001dee:	f7ff facd 	bl	800138c <LL_GPIO_SetOutputPin>
}
 8001df2:	bf00      	nop
 8001df4:	bd80      	pop	{r7, pc}
 8001df6:	bf00      	nop
 8001df8:	40020800 	.word	0x40020800
 8001dfc:	40020400 	.word	0x40020400

08001e00 <FND_zero>:

void FND_zero(void)
{
 8001e00:	b580      	push	{r7, lr}
 8001e02:	af00      	add	r7, sp, #0
    LL_GPIO_SetOutputPin(FND_A_GPIO_Port, FND_A_Pin);
 8001e04:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001e08:	480f      	ldr	r0, [pc, #60]	; (8001e48 <FND_zero+0x48>)
 8001e0a:	f7ff fabf 	bl	800138c <LL_GPIO_SetOutputPin>
    LL_GPIO_SetOutputPin(FND_B_GPIO_Port, FND_B_Pin);
 8001e0e:	2180      	movs	r1, #128	; 0x80
 8001e10:	480e      	ldr	r0, [pc, #56]	; (8001e4c <FND_zero+0x4c>)
 8001e12:	f7ff fabb 	bl	800138c <LL_GPIO_SetOutputPin>
    LL_GPIO_SetOutputPin(FND_C_GPIO_Port, FND_C_Pin);
 8001e16:	2140      	movs	r1, #64	; 0x40
 8001e18:	480c      	ldr	r0, [pc, #48]	; (8001e4c <FND_zero+0x4c>)
 8001e1a:	f7ff fab7 	bl	800138c <LL_GPIO_SetOutputPin>
    LL_GPIO_SetOutputPin(FND_D_GPIO_Port, FND_D_Pin);
 8001e1e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001e22:	480a      	ldr	r0, [pc, #40]	; (8001e4c <FND_zero+0x4c>)
 8001e24:	f7ff fab2 	bl	800138c <LL_GPIO_SetOutputPin>
    LL_GPIO_SetOutputPin(FND_E_GPIO_Port, FND_E_Pin);
 8001e28:	2102      	movs	r1, #2
 8001e2a:	4807      	ldr	r0, [pc, #28]	; (8001e48 <FND_zero+0x48>)
 8001e2c:	f7ff faae 	bl	800138c <LL_GPIO_SetOutputPin>
    LL_GPIO_SetOutputPin(FND_F_GPIO_Port, FND_F_Pin);
 8001e30:	2101      	movs	r1, #1
 8001e32:	4805      	ldr	r0, [pc, #20]	; (8001e48 <FND_zero+0x48>)
 8001e34:	f7ff faaa 	bl	800138c <LL_GPIO_SetOutputPin>
    LL_GPIO_ResetOutputPin(FND_G_GPIO_Port, FND_G_Pin);
 8001e38:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001e3c:	4803      	ldr	r0, [pc, #12]	; (8001e4c <FND_zero+0x4c>)
 8001e3e:	f7ff fab3 	bl	80013a8 <LL_GPIO_ResetOutputPin>
}
 8001e42:	bf00      	nop
 8001e44:	bd80      	pop	{r7, pc}
 8001e46:	bf00      	nop
 8001e48:	40020800 	.word	0x40020800
 8001e4c:	40020400 	.word	0x40020400

08001e50 <FND_one>:

void FND_one(void)
{
 8001e50:	b580      	push	{r7, lr}
 8001e52:	af00      	add	r7, sp, #0
    LL_GPIO_ResetOutputPin(FND_A_GPIO_Port, FND_A_Pin);
 8001e54:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001e58:	480f      	ldr	r0, [pc, #60]	; (8001e98 <FND_one+0x48>)
 8001e5a:	f7ff faa5 	bl	80013a8 <LL_GPIO_ResetOutputPin>
    LL_GPIO_SetOutputPin(FND_B_GPIO_Port, FND_B_Pin);
 8001e5e:	2180      	movs	r1, #128	; 0x80
 8001e60:	480e      	ldr	r0, [pc, #56]	; (8001e9c <FND_one+0x4c>)
 8001e62:	f7ff fa93 	bl	800138c <LL_GPIO_SetOutputPin>
    LL_GPIO_SetOutputPin(FND_C_GPIO_Port, FND_C_Pin);
 8001e66:	2140      	movs	r1, #64	; 0x40
 8001e68:	480c      	ldr	r0, [pc, #48]	; (8001e9c <FND_one+0x4c>)
 8001e6a:	f7ff fa8f 	bl	800138c <LL_GPIO_SetOutputPin>
    LL_GPIO_ResetOutputPin(FND_D_GPIO_Port, FND_D_Pin);
 8001e6e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001e72:	480a      	ldr	r0, [pc, #40]	; (8001e9c <FND_one+0x4c>)
 8001e74:	f7ff fa98 	bl	80013a8 <LL_GPIO_ResetOutputPin>
    LL_GPIO_ResetOutputPin(FND_E_GPIO_Port, FND_E_Pin);
 8001e78:	2102      	movs	r1, #2
 8001e7a:	4807      	ldr	r0, [pc, #28]	; (8001e98 <FND_one+0x48>)
 8001e7c:	f7ff fa94 	bl	80013a8 <LL_GPIO_ResetOutputPin>
    LL_GPIO_ResetOutputPin(FND_F_GPIO_Port, FND_F_Pin);
 8001e80:	2101      	movs	r1, #1
 8001e82:	4805      	ldr	r0, [pc, #20]	; (8001e98 <FND_one+0x48>)
 8001e84:	f7ff fa90 	bl	80013a8 <LL_GPIO_ResetOutputPin>
    LL_GPIO_ResetOutputPin(FND_G_GPIO_Port, FND_G_Pin);
 8001e88:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001e8c:	4803      	ldr	r0, [pc, #12]	; (8001e9c <FND_one+0x4c>)
 8001e8e:	f7ff fa8b 	bl	80013a8 <LL_GPIO_ResetOutputPin>
}
 8001e92:	bf00      	nop
 8001e94:	bd80      	pop	{r7, pc}
 8001e96:	bf00      	nop
 8001e98:	40020800 	.word	0x40020800
 8001e9c:	40020400 	.word	0x40020400

08001ea0 <FND_two>:

void FND_two(void)
{
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	af00      	add	r7, sp, #0
    LL_GPIO_SetOutputPin(FND_A_GPIO_Port, FND_A_Pin);
 8001ea4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001ea8:	480f      	ldr	r0, [pc, #60]	; (8001ee8 <FND_two+0x48>)
 8001eaa:	f7ff fa6f 	bl	800138c <LL_GPIO_SetOutputPin>
    LL_GPIO_SetOutputPin(FND_B_GPIO_Port, FND_B_Pin);
 8001eae:	2180      	movs	r1, #128	; 0x80
 8001eb0:	480e      	ldr	r0, [pc, #56]	; (8001eec <FND_two+0x4c>)
 8001eb2:	f7ff fa6b 	bl	800138c <LL_GPIO_SetOutputPin>
    LL_GPIO_ResetOutputPin(FND_C_GPIO_Port, FND_C_Pin);
 8001eb6:	2140      	movs	r1, #64	; 0x40
 8001eb8:	480c      	ldr	r0, [pc, #48]	; (8001eec <FND_two+0x4c>)
 8001eba:	f7ff fa75 	bl	80013a8 <LL_GPIO_ResetOutputPin>
    LL_GPIO_SetOutputPin(FND_D_GPIO_Port, FND_D_Pin);
 8001ebe:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001ec2:	480a      	ldr	r0, [pc, #40]	; (8001eec <FND_two+0x4c>)
 8001ec4:	f7ff fa62 	bl	800138c <LL_GPIO_SetOutputPin>
    LL_GPIO_SetOutputPin(FND_E_GPIO_Port, FND_E_Pin);
 8001ec8:	2102      	movs	r1, #2
 8001eca:	4807      	ldr	r0, [pc, #28]	; (8001ee8 <FND_two+0x48>)
 8001ecc:	f7ff fa5e 	bl	800138c <LL_GPIO_SetOutputPin>
    LL_GPIO_ResetOutputPin(FND_F_GPIO_Port, FND_F_Pin);
 8001ed0:	2101      	movs	r1, #1
 8001ed2:	4805      	ldr	r0, [pc, #20]	; (8001ee8 <FND_two+0x48>)
 8001ed4:	f7ff fa68 	bl	80013a8 <LL_GPIO_ResetOutputPin>
    LL_GPIO_SetOutputPin(FND_G_GPIO_Port, FND_G_Pin);
 8001ed8:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001edc:	4803      	ldr	r0, [pc, #12]	; (8001eec <FND_two+0x4c>)
 8001ede:	f7ff fa55 	bl	800138c <LL_GPIO_SetOutputPin>
}
 8001ee2:	bf00      	nop
 8001ee4:	bd80      	pop	{r7, pc}
 8001ee6:	bf00      	nop
 8001ee8:	40020800 	.word	0x40020800
 8001eec:	40020400 	.word	0x40020400

08001ef0 <FND_three>:
void FND_three(void)
{
 8001ef0:	b580      	push	{r7, lr}
 8001ef2:	af00      	add	r7, sp, #0
    LL_GPIO_SetOutputPin(FND_A_GPIO_Port, FND_A_Pin);
 8001ef4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001ef8:	480f      	ldr	r0, [pc, #60]	; (8001f38 <FND_three+0x48>)
 8001efa:	f7ff fa47 	bl	800138c <LL_GPIO_SetOutputPin>
    LL_GPIO_SetOutputPin(FND_B_GPIO_Port, FND_B_Pin);
 8001efe:	2180      	movs	r1, #128	; 0x80
 8001f00:	480e      	ldr	r0, [pc, #56]	; (8001f3c <FND_three+0x4c>)
 8001f02:	f7ff fa43 	bl	800138c <LL_GPIO_SetOutputPin>
    LL_GPIO_SetOutputPin(FND_C_GPIO_Port, FND_C_Pin);
 8001f06:	2140      	movs	r1, #64	; 0x40
 8001f08:	480c      	ldr	r0, [pc, #48]	; (8001f3c <FND_three+0x4c>)
 8001f0a:	f7ff fa3f 	bl	800138c <LL_GPIO_SetOutputPin>
    LL_GPIO_SetOutputPin(FND_D_GPIO_Port, FND_D_Pin);
 8001f0e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001f12:	480a      	ldr	r0, [pc, #40]	; (8001f3c <FND_three+0x4c>)
 8001f14:	f7ff fa3a 	bl	800138c <LL_GPIO_SetOutputPin>
    LL_GPIO_ResetOutputPin(FND_E_GPIO_Port, FND_E_Pin);
 8001f18:	2102      	movs	r1, #2
 8001f1a:	4807      	ldr	r0, [pc, #28]	; (8001f38 <FND_three+0x48>)
 8001f1c:	f7ff fa44 	bl	80013a8 <LL_GPIO_ResetOutputPin>
    LL_GPIO_ResetOutputPin(FND_F_GPIO_Port, FND_F_Pin);
 8001f20:	2101      	movs	r1, #1
 8001f22:	4805      	ldr	r0, [pc, #20]	; (8001f38 <FND_three+0x48>)
 8001f24:	f7ff fa40 	bl	80013a8 <LL_GPIO_ResetOutputPin>
    LL_GPIO_SetOutputPin(FND_G_GPIO_Port, FND_G_Pin);
 8001f28:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001f2c:	4803      	ldr	r0, [pc, #12]	; (8001f3c <FND_three+0x4c>)
 8001f2e:	f7ff fa2d 	bl	800138c <LL_GPIO_SetOutputPin>
}
 8001f32:	bf00      	nop
 8001f34:	bd80      	pop	{r7, pc}
 8001f36:	bf00      	nop
 8001f38:	40020800 	.word	0x40020800
 8001f3c:	40020400 	.word	0x40020400

08001f40 <FND_four>:

void FND_four(void)
{
 8001f40:	b580      	push	{r7, lr}
 8001f42:	af00      	add	r7, sp, #0
    LL_GPIO_ResetOutputPin(FND_A_GPIO_Port, FND_A_Pin);
 8001f44:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001f48:	480f      	ldr	r0, [pc, #60]	; (8001f88 <FND_four+0x48>)
 8001f4a:	f7ff fa2d 	bl	80013a8 <LL_GPIO_ResetOutputPin>
    LL_GPIO_SetOutputPin(FND_B_GPIO_Port, FND_B_Pin);
 8001f4e:	2180      	movs	r1, #128	; 0x80
 8001f50:	480e      	ldr	r0, [pc, #56]	; (8001f8c <FND_four+0x4c>)
 8001f52:	f7ff fa1b 	bl	800138c <LL_GPIO_SetOutputPin>
    LL_GPIO_SetOutputPin(FND_C_GPIO_Port, FND_C_Pin);
 8001f56:	2140      	movs	r1, #64	; 0x40
 8001f58:	480c      	ldr	r0, [pc, #48]	; (8001f8c <FND_four+0x4c>)
 8001f5a:	f7ff fa17 	bl	800138c <LL_GPIO_SetOutputPin>
    LL_GPIO_ResetOutputPin(FND_D_GPIO_Port, FND_D_Pin);
 8001f5e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001f62:	480a      	ldr	r0, [pc, #40]	; (8001f8c <FND_four+0x4c>)
 8001f64:	f7ff fa20 	bl	80013a8 <LL_GPIO_ResetOutputPin>
    LL_GPIO_ResetOutputPin(FND_E_GPIO_Port, FND_E_Pin);
 8001f68:	2102      	movs	r1, #2
 8001f6a:	4807      	ldr	r0, [pc, #28]	; (8001f88 <FND_four+0x48>)
 8001f6c:	f7ff fa1c 	bl	80013a8 <LL_GPIO_ResetOutputPin>
    LL_GPIO_SetOutputPin(FND_F_GPIO_Port, FND_F_Pin);
 8001f70:	2101      	movs	r1, #1
 8001f72:	4805      	ldr	r0, [pc, #20]	; (8001f88 <FND_four+0x48>)
 8001f74:	f7ff fa0a 	bl	800138c <LL_GPIO_SetOutputPin>
    LL_GPIO_SetOutputPin(FND_G_GPIO_Port, FND_G_Pin);
 8001f78:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001f7c:	4803      	ldr	r0, [pc, #12]	; (8001f8c <FND_four+0x4c>)
 8001f7e:	f7ff fa05 	bl	800138c <LL_GPIO_SetOutputPin>
}
 8001f82:	bf00      	nop
 8001f84:	bd80      	pop	{r7, pc}
 8001f86:	bf00      	nop
 8001f88:	40020800 	.word	0x40020800
 8001f8c:	40020400 	.word	0x40020400

08001f90 <FND_five>:

void FND_five(void)
{
 8001f90:	b580      	push	{r7, lr}
 8001f92:	af00      	add	r7, sp, #0
    LL_GPIO_SetOutputPin(FND_A_GPIO_Port, FND_A_Pin);
 8001f94:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001f98:	480f      	ldr	r0, [pc, #60]	; (8001fd8 <FND_five+0x48>)
 8001f9a:	f7ff f9f7 	bl	800138c <LL_GPIO_SetOutputPin>
    LL_GPIO_ResetOutputPin(FND_B_GPIO_Port, FND_B_Pin);
 8001f9e:	2180      	movs	r1, #128	; 0x80
 8001fa0:	480e      	ldr	r0, [pc, #56]	; (8001fdc <FND_five+0x4c>)
 8001fa2:	f7ff fa01 	bl	80013a8 <LL_GPIO_ResetOutputPin>
    LL_GPIO_SetOutputPin(FND_C_GPIO_Port, FND_C_Pin);
 8001fa6:	2140      	movs	r1, #64	; 0x40
 8001fa8:	480c      	ldr	r0, [pc, #48]	; (8001fdc <FND_five+0x4c>)
 8001faa:	f7ff f9ef 	bl	800138c <LL_GPIO_SetOutputPin>
    LL_GPIO_SetOutputPin(FND_D_GPIO_Port, FND_D_Pin);
 8001fae:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001fb2:	480a      	ldr	r0, [pc, #40]	; (8001fdc <FND_five+0x4c>)
 8001fb4:	f7ff f9ea 	bl	800138c <LL_GPIO_SetOutputPin>
    LL_GPIO_ResetOutputPin(FND_E_GPIO_Port, FND_E_Pin);
 8001fb8:	2102      	movs	r1, #2
 8001fba:	4807      	ldr	r0, [pc, #28]	; (8001fd8 <FND_five+0x48>)
 8001fbc:	f7ff f9f4 	bl	80013a8 <LL_GPIO_ResetOutputPin>
    LL_GPIO_SetOutputPin(FND_F_GPIO_Port, FND_F_Pin);
 8001fc0:	2101      	movs	r1, #1
 8001fc2:	4805      	ldr	r0, [pc, #20]	; (8001fd8 <FND_five+0x48>)
 8001fc4:	f7ff f9e2 	bl	800138c <LL_GPIO_SetOutputPin>
    LL_GPIO_SetOutputPin(FND_G_GPIO_Port, FND_G_Pin);
 8001fc8:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001fcc:	4803      	ldr	r0, [pc, #12]	; (8001fdc <FND_five+0x4c>)
 8001fce:	f7ff f9dd 	bl	800138c <LL_GPIO_SetOutputPin>
}
 8001fd2:	bf00      	nop
 8001fd4:	bd80      	pop	{r7, pc}
 8001fd6:	bf00      	nop
 8001fd8:	40020800 	.word	0x40020800
 8001fdc:	40020400 	.word	0x40020400

08001fe0 <FND_six>:

void FND_six(void)
{
 8001fe0:	b580      	push	{r7, lr}
 8001fe2:	af00      	add	r7, sp, #0
    LL_GPIO_SetOutputPin(FND_A_GPIO_Port, FND_A_Pin);
 8001fe4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001fe8:	480f      	ldr	r0, [pc, #60]	; (8002028 <FND_six+0x48>)
 8001fea:	f7ff f9cf 	bl	800138c <LL_GPIO_SetOutputPin>
    LL_GPIO_ResetOutputPin(FND_B_GPIO_Port, FND_B_Pin);
 8001fee:	2180      	movs	r1, #128	; 0x80
 8001ff0:	480e      	ldr	r0, [pc, #56]	; (800202c <FND_six+0x4c>)
 8001ff2:	f7ff f9d9 	bl	80013a8 <LL_GPIO_ResetOutputPin>
    LL_GPIO_SetOutputPin(FND_C_GPIO_Port, FND_C_Pin);
 8001ff6:	2140      	movs	r1, #64	; 0x40
 8001ff8:	480c      	ldr	r0, [pc, #48]	; (800202c <FND_six+0x4c>)
 8001ffa:	f7ff f9c7 	bl	800138c <LL_GPIO_SetOutputPin>
    LL_GPIO_SetOutputPin(FND_D_GPIO_Port, FND_D_Pin);
 8001ffe:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002002:	480a      	ldr	r0, [pc, #40]	; (800202c <FND_six+0x4c>)
 8002004:	f7ff f9c2 	bl	800138c <LL_GPIO_SetOutputPin>
    LL_GPIO_SetOutputPin(FND_E_GPIO_Port, FND_E_Pin);
 8002008:	2102      	movs	r1, #2
 800200a:	4807      	ldr	r0, [pc, #28]	; (8002028 <FND_six+0x48>)
 800200c:	f7ff f9be 	bl	800138c <LL_GPIO_SetOutputPin>
    LL_GPIO_SetOutputPin(FND_F_GPIO_Port, FND_F_Pin);
 8002010:	2101      	movs	r1, #1
 8002012:	4805      	ldr	r0, [pc, #20]	; (8002028 <FND_six+0x48>)
 8002014:	f7ff f9ba 	bl	800138c <LL_GPIO_SetOutputPin>
    LL_GPIO_SetOutputPin(FND_G_GPIO_Port, FND_G_Pin);
 8002018:	f44f 7100 	mov.w	r1, #512	; 0x200
 800201c:	4803      	ldr	r0, [pc, #12]	; (800202c <FND_six+0x4c>)
 800201e:	f7ff f9b5 	bl	800138c <LL_GPIO_SetOutputPin>
}
 8002022:	bf00      	nop
 8002024:	bd80      	pop	{r7, pc}
 8002026:	bf00      	nop
 8002028:	40020800 	.word	0x40020800
 800202c:	40020400 	.word	0x40020400

08002030 <FND_seven>:

void FND_seven(void)
{
 8002030:	b580      	push	{r7, lr}
 8002032:	af00      	add	r7, sp, #0
    LL_GPIO_SetOutputPin(FND_A_GPIO_Port, FND_A_Pin);
 8002034:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002038:	480f      	ldr	r0, [pc, #60]	; (8002078 <FND_seven+0x48>)
 800203a:	f7ff f9a7 	bl	800138c <LL_GPIO_SetOutputPin>
    LL_GPIO_SetOutputPin(FND_B_GPIO_Port, FND_B_Pin);
 800203e:	2180      	movs	r1, #128	; 0x80
 8002040:	480e      	ldr	r0, [pc, #56]	; (800207c <FND_seven+0x4c>)
 8002042:	f7ff f9a3 	bl	800138c <LL_GPIO_SetOutputPin>
    LL_GPIO_SetOutputPin(FND_C_GPIO_Port, FND_C_Pin);
 8002046:	2140      	movs	r1, #64	; 0x40
 8002048:	480c      	ldr	r0, [pc, #48]	; (800207c <FND_seven+0x4c>)
 800204a:	f7ff f99f 	bl	800138c <LL_GPIO_SetOutputPin>
    LL_GPIO_ResetOutputPin(FND_D_GPIO_Port, FND_D_Pin);
 800204e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002052:	480a      	ldr	r0, [pc, #40]	; (800207c <FND_seven+0x4c>)
 8002054:	f7ff f9a8 	bl	80013a8 <LL_GPIO_ResetOutputPin>
    LL_GPIO_ResetOutputPin(FND_E_GPIO_Port, FND_E_Pin);
 8002058:	2102      	movs	r1, #2
 800205a:	4807      	ldr	r0, [pc, #28]	; (8002078 <FND_seven+0x48>)
 800205c:	f7ff f9a4 	bl	80013a8 <LL_GPIO_ResetOutputPin>
    LL_GPIO_ResetOutputPin(FND_F_GPIO_Port, FND_F_Pin);
 8002060:	2101      	movs	r1, #1
 8002062:	4805      	ldr	r0, [pc, #20]	; (8002078 <FND_seven+0x48>)
 8002064:	f7ff f9a0 	bl	80013a8 <LL_GPIO_ResetOutputPin>
    LL_GPIO_ResetOutputPin(FND_G_GPIO_Port, FND_G_Pin);
 8002068:	f44f 7100 	mov.w	r1, #512	; 0x200
 800206c:	4803      	ldr	r0, [pc, #12]	; (800207c <FND_seven+0x4c>)
 800206e:	f7ff f99b 	bl	80013a8 <LL_GPIO_ResetOutputPin>
}
 8002072:	bf00      	nop
 8002074:	bd80      	pop	{r7, pc}
 8002076:	bf00      	nop
 8002078:	40020800 	.word	0x40020800
 800207c:	40020400 	.word	0x40020400

08002080 <FND_eight>:

void FND_eight(void)
{
 8002080:	b580      	push	{r7, lr}
 8002082:	af00      	add	r7, sp, #0
    LL_GPIO_SetOutputPin(FND_A_GPIO_Port, FND_A_Pin);
 8002084:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002088:	480f      	ldr	r0, [pc, #60]	; (80020c8 <FND_eight+0x48>)
 800208a:	f7ff f97f 	bl	800138c <LL_GPIO_SetOutputPin>
    LL_GPIO_SetOutputPin(FND_B_GPIO_Port, FND_B_Pin);
 800208e:	2180      	movs	r1, #128	; 0x80
 8002090:	480e      	ldr	r0, [pc, #56]	; (80020cc <FND_eight+0x4c>)
 8002092:	f7ff f97b 	bl	800138c <LL_GPIO_SetOutputPin>
    LL_GPIO_SetOutputPin(FND_C_GPIO_Port, FND_C_Pin);
 8002096:	2140      	movs	r1, #64	; 0x40
 8002098:	480c      	ldr	r0, [pc, #48]	; (80020cc <FND_eight+0x4c>)
 800209a:	f7ff f977 	bl	800138c <LL_GPIO_SetOutputPin>
    LL_GPIO_SetOutputPin(FND_D_GPIO_Port, FND_D_Pin);
 800209e:	f44f 7180 	mov.w	r1, #256	; 0x100
 80020a2:	480a      	ldr	r0, [pc, #40]	; (80020cc <FND_eight+0x4c>)
 80020a4:	f7ff f972 	bl	800138c <LL_GPIO_SetOutputPin>
    LL_GPIO_SetOutputPin(FND_E_GPIO_Port, FND_E_Pin);
 80020a8:	2102      	movs	r1, #2
 80020aa:	4807      	ldr	r0, [pc, #28]	; (80020c8 <FND_eight+0x48>)
 80020ac:	f7ff f96e 	bl	800138c <LL_GPIO_SetOutputPin>
    LL_GPIO_SetOutputPin(FND_F_GPIO_Port, FND_F_Pin);
 80020b0:	2101      	movs	r1, #1
 80020b2:	4805      	ldr	r0, [pc, #20]	; (80020c8 <FND_eight+0x48>)
 80020b4:	f7ff f96a 	bl	800138c <LL_GPIO_SetOutputPin>
    LL_GPIO_SetOutputPin(FND_G_GPIO_Port, FND_G_Pin);
 80020b8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80020bc:	4803      	ldr	r0, [pc, #12]	; (80020cc <FND_eight+0x4c>)
 80020be:	f7ff f965 	bl	800138c <LL_GPIO_SetOutputPin>
}
 80020c2:	bf00      	nop
 80020c4:	bd80      	pop	{r7, pc}
 80020c6:	bf00      	nop
 80020c8:	40020800 	.word	0x40020800
 80020cc:	40020400 	.word	0x40020400

080020d0 <FND_nine>:
void FND_nine(void)
{
 80020d0:	b580      	push	{r7, lr}
 80020d2:	af00      	add	r7, sp, #0
    LL_GPIO_SetOutputPin(FND_A_GPIO_Port, FND_A_Pin);
 80020d4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80020d8:	480f      	ldr	r0, [pc, #60]	; (8002118 <FND_nine+0x48>)
 80020da:	f7ff f957 	bl	800138c <LL_GPIO_SetOutputPin>
    LL_GPIO_SetOutputPin(FND_B_GPIO_Port, FND_B_Pin);
 80020de:	2180      	movs	r1, #128	; 0x80
 80020e0:	480e      	ldr	r0, [pc, #56]	; (800211c <FND_nine+0x4c>)
 80020e2:	f7ff f953 	bl	800138c <LL_GPIO_SetOutputPin>
    LL_GPIO_SetOutputPin(FND_C_GPIO_Port, FND_C_Pin);
 80020e6:	2140      	movs	r1, #64	; 0x40
 80020e8:	480c      	ldr	r0, [pc, #48]	; (800211c <FND_nine+0x4c>)
 80020ea:	f7ff f94f 	bl	800138c <LL_GPIO_SetOutputPin>
    LL_GPIO_SetOutputPin(FND_D_GPIO_Port, FND_D_Pin);
 80020ee:	f44f 7180 	mov.w	r1, #256	; 0x100
 80020f2:	480a      	ldr	r0, [pc, #40]	; (800211c <FND_nine+0x4c>)
 80020f4:	f7ff f94a 	bl	800138c <LL_GPIO_SetOutputPin>
    LL_GPIO_ResetOutputPin(FND_E_GPIO_Port, FND_E_Pin);
 80020f8:	2102      	movs	r1, #2
 80020fa:	4807      	ldr	r0, [pc, #28]	; (8002118 <FND_nine+0x48>)
 80020fc:	f7ff f954 	bl	80013a8 <LL_GPIO_ResetOutputPin>
    LL_GPIO_SetOutputPin(FND_F_GPIO_Port, FND_F_Pin);
 8002100:	2101      	movs	r1, #1
 8002102:	4805      	ldr	r0, [pc, #20]	; (8002118 <FND_nine+0x48>)
 8002104:	f7ff f942 	bl	800138c <LL_GPIO_SetOutputPin>
    LL_GPIO_SetOutputPin(FND_G_GPIO_Port, FND_G_Pin);
 8002108:	f44f 7100 	mov.w	r1, #512	; 0x200
 800210c:	4803      	ldr	r0, [pc, #12]	; (800211c <FND_nine+0x4c>)
 800210e:	f7ff f93d 	bl	800138c <LL_GPIO_SetOutputPin>
}
 8002112:	bf00      	nop
 8002114:	bd80      	pop	{r7, pc}
 8002116:	bf00      	nop
 8002118:	40020800 	.word	0x40020800
 800211c:	40020400 	.word	0x40020400

08002120 <turn_off>:

void turn_off(void)
{
 8002120:	b580      	push	{r7, lr}
 8002122:	af00      	add	r7, sp, #0
    LL_GPIO_ResetOutputPin(FND1_SIG_GPIO_Port, FND1_SIG_Pin);
 8002124:	2104      	movs	r1, #4
 8002126:	4809      	ldr	r0, [pc, #36]	; (800214c <turn_off+0x2c>)
 8002128:	f7ff f93e 	bl	80013a8 <LL_GPIO_ResetOutputPin>
    LL_GPIO_ResetOutputPin(FND2_SIG_GPIO_Port, FND2_SIG_Pin);
 800212c:	2120      	movs	r1, #32
 800212e:	4808      	ldr	r0, [pc, #32]	; (8002150 <turn_off+0x30>)
 8002130:	f7ff f93a 	bl	80013a8 <LL_GPIO_ResetOutputPin>
    LL_GPIO_ResetOutputPin(FND3_SIG_GPIO_Port, FND3_SIG_Pin);
 8002134:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002138:	4804      	ldr	r0, [pc, #16]	; (800214c <turn_off+0x2c>)
 800213a:	f7ff f935 	bl	80013a8 <LL_GPIO_ResetOutputPin>
    LL_GPIO_ResetOutputPin(FND4_SIG_GPIO_Port, FND4_SIG_Pin);
 800213e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002142:	4802      	ldr	r0, [pc, #8]	; (800214c <turn_off+0x2c>)
 8002144:	f7ff f930 	bl	80013a8 <LL_GPIO_ResetOutputPin>
}
 8002148:	bf00      	nop
 800214a:	bd80      	pop	{r7, pc}
 800214c:	40020800 	.word	0x40020800
 8002150:	40020400 	.word	0x40020400

08002154 <InitUartQueue>:

UARTQUEUE LiDARQueue;
UARTQUEUE ViewerQueue;

void InitUartQueue(pUARTQUEUE pQueue)
{
 8002154:	b480      	push	{r7}
 8002156:	b083      	sub	sp, #12
 8002158:	af00      	add	r7, sp, #0
 800215a:	6078      	str	r0, [r7, #4]
    pQueue->data = pQueue->head = pQueue->tail = 0;
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	2200      	movs	r2, #0
 8002160:	805a      	strh	r2, [r3, #2]
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	885a      	ldrh	r2, [r3, #2]
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	801a      	strh	r2, [r3, #0]
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	881a      	ldrh	r2, [r3, #0]
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	809a      	strh	r2, [r3, #4]
}
 8002172:	bf00      	nop
 8002174:	370c      	adds	r7, #12
 8002176:	46bd      	mov	sp, r7
 8002178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800217c:	4770      	bx	lr
	...

08002180 <PutDataToUartQueue>:

void PutDataToUartQueue(UART_HandleTypeDef *huart, uint8_t data)
{
 8002180:	b480      	push	{r7}
 8002182:	b085      	sub	sp, #20
 8002184:	af00      	add	r7, sp, #0
 8002186:	6078      	str	r0, [r7, #4]
 8002188:	460b      	mov	r3, r1
 800218a:	70fb      	strb	r3, [r7, #3]
    pUARTQUEUE pQueue = (huart->Instance == UART5 ? &ViewerQueue : &LiDARQueue);
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	4a12      	ldr	r2, [pc, #72]	; (80021dc <PutDataToUartQueue+0x5c>)
 8002192:	4293      	cmp	r3, r2
 8002194:	d101      	bne.n	800219a <PutDataToUartQueue+0x1a>
 8002196:	4b12      	ldr	r3, [pc, #72]	; (80021e0 <PutDataToUartQueue+0x60>)
 8002198:	e000      	b.n	800219c <PutDataToUartQueue+0x1c>
 800219a:	4b12      	ldr	r3, [pc, #72]	; (80021e4 <PutDataToUartQueue+0x64>)
 800219c:	60fb      	str	r3, [r7, #12]
    // if (pQueue->data == QUEUE_BUFFER_LENGTH)
    //     GetDataFromUartQueue(huart);
    pQueue->Buffer[pQueue->head++] = data;
 800219e:	68fb      	ldr	r3, [r7, #12]
 80021a0:	881b      	ldrh	r3, [r3, #0]
 80021a2:	1c5a      	adds	r2, r3, #1
 80021a4:	b291      	uxth	r1, r2
 80021a6:	68fa      	ldr	r2, [r7, #12]
 80021a8:	8011      	strh	r1, [r2, #0]
 80021aa:	461a      	mov	r2, r3
 80021ac:	68fb      	ldr	r3, [r7, #12]
 80021ae:	4413      	add	r3, r2
 80021b0:	78fa      	ldrb	r2, [r7, #3]
 80021b2:	719a      	strb	r2, [r3, #6]
    if (pQueue->head == QUEUE_BUFFER_LENGTH)
 80021b4:	68fb      	ldr	r3, [r7, #12]
 80021b6:	881b      	ldrh	r3, [r3, #0]
 80021b8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80021bc:	d102      	bne.n	80021c4 <PutDataToUartQueue+0x44>
        pQueue->head = 0;
 80021be:	68fb      	ldr	r3, [r7, #12]
 80021c0:	2200      	movs	r2, #0
 80021c2:	801a      	strh	r2, [r3, #0]
    pQueue->data++;
 80021c4:	68fb      	ldr	r3, [r7, #12]
 80021c6:	889b      	ldrh	r3, [r3, #4]
 80021c8:	3301      	adds	r3, #1
 80021ca:	b29a      	uxth	r2, r3
 80021cc:	68fb      	ldr	r3, [r7, #12]
 80021ce:	809a      	strh	r2, [r3, #4]
}
 80021d0:	bf00      	nop
 80021d2:	3714      	adds	r7, #20
 80021d4:	46bd      	mov	sp, r7
 80021d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021da:	4770      	bx	lr
 80021dc:	40005000 	.word	0x40005000
 80021e0:	20000478 	.word	0x20000478
 80021e4:	20000088 	.word	0x20000088

080021e8 <GetDataFromUartQueue>:

uint8_t GetDataFromUartQueue(UART_HandleTypeDef *huart)
{
 80021e8:	b480      	push	{r7}
 80021ea:	b085      	sub	sp, #20
 80021ec:	af00      	add	r7, sp, #0
 80021ee:	6078      	str	r0, [r7, #4]
    uint8_t ret;

    // UART_HandleTypeDef *dst = (huart->Instance == USART5 ? &hMonitor : &hViewer);
    pUARTQUEUE pQueue = (huart->Instance == UART5 ? &ViewerQueue : &LiDARQueue);
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	4a14      	ldr	r2, [pc, #80]	; (8002248 <GetDataFromUartQueue+0x60>)
 80021f6:	4293      	cmp	r3, r2
 80021f8:	d101      	bne.n	80021fe <GetDataFromUartQueue+0x16>
 80021fa:	4b14      	ldr	r3, [pc, #80]	; (800224c <GetDataFromUartQueue+0x64>)
 80021fc:	e000      	b.n	8002200 <GetDataFromUartQueue+0x18>
 80021fe:	4b14      	ldr	r3, [pc, #80]	; (8002250 <GetDataFromUartQueue+0x68>)
 8002200:	60fb      	str	r3, [r7, #12]
    // if (HAL_UART_Transmit(dst, pQueue->Buffer + pQueue->tail, 1, 3000) != HAL_OK)
    // {
    //     Error_Handler(__FILE__, __LINE__);
    // }
    ret = pQueue->Buffer[pQueue->tail];
 8002202:	68fb      	ldr	r3, [r7, #12]
 8002204:	885b      	ldrh	r3, [r3, #2]
 8002206:	461a      	mov	r2, r3
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	4413      	add	r3, r2
 800220c:	799b      	ldrb	r3, [r3, #6]
 800220e:	72fb      	strb	r3, [r7, #11]
    pQueue->tail++;
 8002210:	68fb      	ldr	r3, [r7, #12]
 8002212:	885b      	ldrh	r3, [r3, #2]
 8002214:	3301      	adds	r3, #1
 8002216:	b29a      	uxth	r2, r3
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	805a      	strh	r2, [r3, #2]
    if (pQueue->tail == QUEUE_BUFFER_LENGTH)
 800221c:	68fb      	ldr	r3, [r7, #12]
 800221e:	885b      	ldrh	r3, [r3, #2]
 8002220:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002224:	d102      	bne.n	800222c <GetDataFromUartQueue+0x44>
        pQueue->tail = 0;
 8002226:	68fb      	ldr	r3, [r7, #12]
 8002228:	2200      	movs	r2, #0
 800222a:	805a      	strh	r2, [r3, #2]
    pQueue->data--;
 800222c:	68fb      	ldr	r3, [r7, #12]
 800222e:	889b      	ldrh	r3, [r3, #4]
 8002230:	3b01      	subs	r3, #1
 8002232:	b29a      	uxth	r2, r3
 8002234:	68fb      	ldr	r3, [r7, #12]
 8002236:	809a      	strh	r2, [r3, #4]
    return ret;
 8002238:	7afb      	ldrb	r3, [r7, #11]
    HAL_Delay(1);
 800223a:	4618      	mov	r0, r3
 800223c:	3714      	adds	r7, #20
 800223e:	46bd      	mov	sp, r7
 8002240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002244:	4770      	bx	lr
 8002246:	bf00      	nop
 8002248:	40005000 	.word	0x40005000
 800224c:	20000478 	.word	0x20000478
 8002250:	20000088 	.word	0x20000088

08002254 <LL_EXTI_EnableIT_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
{
 8002254:	b480      	push	{r7}
 8002256:	b083      	sub	sp, #12
 8002258:	af00      	add	r7, sp, #0
 800225a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR, ExtiLine);
 800225c:	4b05      	ldr	r3, [pc, #20]	; (8002274 <LL_EXTI_EnableIT_0_31+0x20>)
 800225e:	681a      	ldr	r2, [r3, #0]
 8002260:	4904      	ldr	r1, [pc, #16]	; (8002274 <LL_EXTI_EnableIT_0_31+0x20>)
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	4313      	orrs	r3, r2
 8002266:	600b      	str	r3, [r1, #0]
}
 8002268:	bf00      	nop
 800226a:	370c      	adds	r7, #12
 800226c:	46bd      	mov	sp, r7
 800226e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002272:	4770      	bx	lr
 8002274:	40013c00 	.word	0x40013c00

08002278 <LL_EXTI_DisableIT_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableIT_0_31(uint32_t ExtiLine)
{
 8002278:	b480      	push	{r7}
 800227a:	b083      	sub	sp, #12
 800227c:	af00      	add	r7, sp, #0
 800227e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR, ExtiLine);
 8002280:	4b06      	ldr	r3, [pc, #24]	; (800229c <LL_EXTI_DisableIT_0_31+0x24>)
 8002282:	681a      	ldr	r2, [r3, #0]
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	43db      	mvns	r3, r3
 8002288:	4904      	ldr	r1, [pc, #16]	; (800229c <LL_EXTI_DisableIT_0_31+0x24>)
 800228a:	4013      	ands	r3, r2
 800228c:	600b      	str	r3, [r1, #0]
}
 800228e:	bf00      	nop
 8002290:	370c      	adds	r7, #12
 8002292:	46bd      	mov	sp, r7
 8002294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002298:	4770      	bx	lr
 800229a:	bf00      	nop
 800229c:	40013c00 	.word	0x40013c00

080022a0 <Info_status>:
uint8_t LiDAR_RX_BUFF[256] = {0};
uint8_t LiDAR_RX_Cnt = 0;
uint8_t Test_Start_Flag = 0;

void Info_status(void)
{
 80022a0:	b590      	push	{r4, r7, lr}
 80022a2:	b083      	sub	sp, #12
 80022a4:	af00      	add	r7, sp, #0
    uint8_t checksum = 0;
 80022a6:	2300      	movs	r3, #0
 80022a8:	71fb      	strb	r3, [r7, #7]
    // uint8_t temp_INFO_DATA[13] = {0xFA, 0x00, 0xD0, 0x0F, 0x00, 0x00, 0x05, 0x01, 0xF4, 0x01, 0x2F, 0x04, 0xFF};

    LiDAR_Protocol_Tx(LIDAR_COMMAND_INFO);
 80022aa:	2000      	movs	r0, #0
 80022ac:	f7fe fe60 	bl	8000f70 <LiDAR_Protocol_Tx>
    Delay_ms(500);
 80022b0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80022b4:	f7fe fa70 	bl	8000798 <Delay_ms>
    while (LiDARQueue.data > 0)
 80022b8:	e00d      	b.n	80022d6 <Info_status+0x36>
    {
        INFO_RX_BUFF[INFO_RX_Cnt++] = GetDataFromUartQueue(&hLiDAR);
 80022ba:	4b28      	ldr	r3, [pc, #160]	; (800235c <Info_status+0xbc>)
 80022bc:	781b      	ldrb	r3, [r3, #0]
 80022be:	1c5a      	adds	r2, r3, #1
 80022c0:	b2d1      	uxtb	r1, r2
 80022c2:	4a26      	ldr	r2, [pc, #152]	; (800235c <Info_status+0xbc>)
 80022c4:	7011      	strb	r1, [r2, #0]
 80022c6:	461c      	mov	r4, r3
 80022c8:	4825      	ldr	r0, [pc, #148]	; (8002360 <Info_status+0xc0>)
 80022ca:	f7ff ff8d 	bl	80021e8 <GetDataFromUartQueue>
 80022ce:	4603      	mov	r3, r0
 80022d0:	461a      	mov	r2, r3
 80022d2:	4b24      	ldr	r3, [pc, #144]	; (8002364 <Info_status+0xc4>)
 80022d4:	551a      	strb	r2, [r3, r4]
    while (LiDARQueue.data > 0)
 80022d6:	4b24      	ldr	r3, [pc, #144]	; (8002368 <Info_status+0xc8>)
 80022d8:	889b      	ldrh	r3, [r3, #4]
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d1ed      	bne.n	80022ba <Info_status+0x1a>
    }
    if (INFO_RX_BUFF[0] != 0xFA)
 80022de:	4b21      	ldr	r3, [pc, #132]	; (8002364 <Info_status+0xc4>)
 80022e0:	781b      	ldrb	r3, [r3, #0]
 80022e2:	2bfa      	cmp	r3, #250	; 0xfa
 80022e4:	d008      	beq.n	80022f8 <Info_status+0x58>
    {
        INFO_RX_Cnt = 0;
 80022e6:	4b1d      	ldr	r3, [pc, #116]	; (800235c <Info_status+0xbc>)
 80022e8:	2200      	movs	r2, #0
 80022ea:	701a      	strb	r2, [r3, #0]
        memset(INFO_RX_BUFF, 0, sizeof(INFO_RX_BUFF));
 80022ec:	220d      	movs	r2, #13
 80022ee:	2100      	movs	r1, #0
 80022f0:	481c      	ldr	r0, [pc, #112]	; (8002364 <Info_status+0xc4>)
 80022f2:	f005 fb05 	bl	8007900 <memset>
        {
            INFO_RX_Cnt = 0;
            memset(INFO_RX_BUFF, 0, sizeof(INFO_RX_BUFF));
        }
    }
}
 80022f6:	e02c      	b.n	8002352 <Info_status+0xb2>
        checksum = INFO_RX_BUFF[0];
 80022f8:	4b1a      	ldr	r3, [pc, #104]	; (8002364 <Info_status+0xc4>)
 80022fa:	781b      	ldrb	r3, [r3, #0]
 80022fc:	71fb      	strb	r3, [r7, #7]
        for (uint8_t i = 1; i < INFO_RX_Cnt - 1; i++)
 80022fe:	2301      	movs	r3, #1
 8002300:	71bb      	strb	r3, [r7, #6]
 8002302:	e008      	b.n	8002316 <Info_status+0x76>
            checksum ^= INFO_RX_BUFF[i];
 8002304:	79bb      	ldrb	r3, [r7, #6]
 8002306:	4a17      	ldr	r2, [pc, #92]	; (8002364 <Info_status+0xc4>)
 8002308:	5cd2      	ldrb	r2, [r2, r3]
 800230a:	79fb      	ldrb	r3, [r7, #7]
 800230c:	4053      	eors	r3, r2
 800230e:	71fb      	strb	r3, [r7, #7]
        for (uint8_t i = 1; i < INFO_RX_Cnt - 1; i++)
 8002310:	79bb      	ldrb	r3, [r7, #6]
 8002312:	3301      	adds	r3, #1
 8002314:	71bb      	strb	r3, [r7, #6]
 8002316:	79ba      	ldrb	r2, [r7, #6]
 8002318:	4b10      	ldr	r3, [pc, #64]	; (800235c <Info_status+0xbc>)
 800231a:	781b      	ldrb	r3, [r3, #0]
 800231c:	3b01      	subs	r3, #1
 800231e:	429a      	cmp	r2, r3
 8002320:	dbf0      	blt.n	8002304 <Info_status+0x64>
        if (INFO_RX_BUFF[12] == checksum)
 8002322:	4b10      	ldr	r3, [pc, #64]	; (8002364 <Info_status+0xc4>)
 8002324:	7b1b      	ldrb	r3, [r3, #12]
 8002326:	79fa      	ldrb	r2, [r7, #7]
 8002328:	429a      	cmp	r2, r3
 800232a:	d10a      	bne.n	8002342 <Info_status+0xa2>
            LiDAR_Model = INFO_RX_BUFF[11];
 800232c:	4b0d      	ldr	r3, [pc, #52]	; (8002364 <Info_status+0xc4>)
 800232e:	7ada      	ldrb	r2, [r3, #11]
 8002330:	4b0e      	ldr	r3, [pc, #56]	; (800236c <Info_status+0xcc>)
 8002332:	701a      	strb	r2, [r3, #0]
            INFO_RX_Cnt = 0;
 8002334:	4b09      	ldr	r3, [pc, #36]	; (800235c <Info_status+0xbc>)
 8002336:	2200      	movs	r2, #0
 8002338:	701a      	strb	r2, [r3, #0]
            g_Status = kStatus_Detect1;
 800233a:	4b0d      	ldr	r3, [pc, #52]	; (8002370 <Info_status+0xd0>)
 800233c:	2201      	movs	r2, #1
 800233e:	701a      	strb	r2, [r3, #0]
}
 8002340:	e007      	b.n	8002352 <Info_status+0xb2>
            INFO_RX_Cnt = 0;
 8002342:	4b06      	ldr	r3, [pc, #24]	; (800235c <Info_status+0xbc>)
 8002344:	2200      	movs	r2, #0
 8002346:	701a      	strb	r2, [r3, #0]
            memset(INFO_RX_BUFF, 0, sizeof(INFO_RX_BUFF));
 8002348:	220d      	movs	r2, #13
 800234a:	2100      	movs	r1, #0
 800234c:	4805      	ldr	r0, [pc, #20]	; (8002364 <Info_status+0xc4>)
 800234e:	f005 fad7 	bl	8007900 <memset>
}
 8002352:	bf00      	nop
 8002354:	370c      	adds	r7, #12
 8002356:	46bd      	mov	sp, r7
 8002358:	bd90      	pop	{r4, r7, pc}
 800235a:	bf00      	nop
 800235c:	20000875 	.word	0x20000875
 8002360:	20000a64 	.word	0x20000a64
 8002364:	20000868 	.word	0x20000868
 8002368:	20000088 	.word	0x20000088
 800236c:	20000876 	.word	0x20000876
 8002370:	20000084 	.word	0x20000084

08002374 <Detect1_status>:

void Detect1_status(void)
{
 8002374:	b580      	push	{r7, lr}
 8002376:	af00      	add	r7, sp, #0
    while (Detect_Check_Count < 20 && Detect1_Result != 0x01U)
 8002378:	e013      	b.n	80023a2 <Detect1_status+0x2e>
    {
        LiDAR_Protocol_Tx(LIDAR_COMMAND_DETECT1);
 800237a:	2002      	movs	r0, #2
 800237c:	f7fe fdf8 	bl	8000f70 <LiDAR_Protocol_Tx>
        Delay_ms(1);
 8002380:	2001      	movs	r0, #1
 8002382:	f7fe fa09 	bl	8000798 <Delay_ms>
        Detect1_Result = HAL_GPIO_ReadPin(Detect_SIG_1_GPIO_Port, Detect_SIG_1_Pin);
 8002386:	2110      	movs	r1, #16
 8002388:	4812      	ldr	r0, [pc, #72]	; (80023d4 <Detect1_status+0x60>)
 800238a:	f002 f921 	bl	80045d0 <HAL_GPIO_ReadPin>
 800238e:	4603      	mov	r3, r0
 8002390:	461a      	mov	r2, r3
 8002392:	4b11      	ldr	r3, [pc, #68]	; (80023d8 <Detect1_status+0x64>)
 8002394:	701a      	strb	r2, [r3, #0]

        Detect_Check_Count++;
 8002396:	4b11      	ldr	r3, [pc, #68]	; (80023dc <Detect1_status+0x68>)
 8002398:	781b      	ldrb	r3, [r3, #0]
 800239a:	3301      	adds	r3, #1
 800239c:	b2da      	uxtb	r2, r3
 800239e:	4b0f      	ldr	r3, [pc, #60]	; (80023dc <Detect1_status+0x68>)
 80023a0:	701a      	strb	r2, [r3, #0]
    while (Detect_Check_Count < 20 && Detect1_Result != 0x01U)
 80023a2:	4b0e      	ldr	r3, [pc, #56]	; (80023dc <Detect1_status+0x68>)
 80023a4:	781b      	ldrb	r3, [r3, #0]
 80023a6:	2b13      	cmp	r3, #19
 80023a8:	d803      	bhi.n	80023b2 <Detect1_status+0x3e>
 80023aa:	4b0b      	ldr	r3, [pc, #44]	; (80023d8 <Detect1_status+0x64>)
 80023ac:	781b      	ldrb	r3, [r3, #0]
 80023ae:	2b01      	cmp	r3, #1
 80023b0:	d1e3      	bne.n	800237a <Detect1_status+0x6>
    }
    Detect_Check_Count = 0;
 80023b2:	4b0a      	ldr	r3, [pc, #40]	; (80023dc <Detect1_status+0x68>)
 80023b4:	2200      	movs	r2, #0
 80023b6:	701a      	strb	r2, [r3, #0]

    if (LiDAR_Model == 0x04) // R300
 80023b8:	4b09      	ldr	r3, [pc, #36]	; (80023e0 <Detect1_status+0x6c>)
 80023ba:	781b      	ldrb	r3, [r3, #0]
 80023bc:	2b04      	cmp	r3, #4
 80023be:	d103      	bne.n	80023c8 <Detect1_status+0x54>
    {
        g_Status = kStatus_Detect3;
 80023c0:	4b08      	ldr	r3, [pc, #32]	; (80023e4 <Detect1_status+0x70>)
 80023c2:	2203      	movs	r2, #3
 80023c4:	701a      	strb	r2, [r3, #0]
    }
    else
    {
        g_Status = kStatus_Detect2;
    }
}
 80023c6:	e002      	b.n	80023ce <Detect1_status+0x5a>
        g_Status = kStatus_Detect2;
 80023c8:	4b06      	ldr	r3, [pc, #24]	; (80023e4 <Detect1_status+0x70>)
 80023ca:	2202      	movs	r2, #2
 80023cc:	701a      	strb	r2, [r3, #0]
}
 80023ce:	bf00      	nop
 80023d0:	bd80      	pop	{r7, pc}
 80023d2:	bf00      	nop
 80023d4:	40020000 	.word	0x40020000
 80023d8:	20000877 	.word	0x20000877
 80023dc:	2000087a 	.word	0x2000087a
 80023e0:	20000876 	.word	0x20000876
 80023e4:	20000084 	.word	0x20000084

080023e8 <Detect2_status>:

void Detect2_status(void)
{
 80023e8:	b580      	push	{r7, lr}
 80023ea:	af00      	add	r7, sp, #0
    while (Detect_Check_Count < 20 && Detect2_Result != 0x01U)
 80023ec:	e013      	b.n	8002416 <Detect2_status+0x2e>
    {
        LiDAR_Protocol_Tx(LIDAR_COMMAND_DETECT2);
 80023ee:	2003      	movs	r0, #3
 80023f0:	f7fe fdbe 	bl	8000f70 <LiDAR_Protocol_Tx>
        Delay_ms(1);
 80023f4:	2001      	movs	r0, #1
 80023f6:	f7fe f9cf 	bl	8000798 <Delay_ms>
        Detect2_Result = HAL_GPIO_ReadPin(Detect_SIG_2_GPIO_Port, Detect_SIG_2_Pin);
 80023fa:	2120      	movs	r1, #32
 80023fc:	480e      	ldr	r0, [pc, #56]	; (8002438 <Detect2_status+0x50>)
 80023fe:	f002 f8e7 	bl	80045d0 <HAL_GPIO_ReadPin>
 8002402:	4603      	mov	r3, r0
 8002404:	461a      	mov	r2, r3
 8002406:	4b0d      	ldr	r3, [pc, #52]	; (800243c <Detect2_status+0x54>)
 8002408:	701a      	strb	r2, [r3, #0]

        Detect_Check_Count++;
 800240a:	4b0d      	ldr	r3, [pc, #52]	; (8002440 <Detect2_status+0x58>)
 800240c:	781b      	ldrb	r3, [r3, #0]
 800240e:	3301      	adds	r3, #1
 8002410:	b2da      	uxtb	r2, r3
 8002412:	4b0b      	ldr	r3, [pc, #44]	; (8002440 <Detect2_status+0x58>)
 8002414:	701a      	strb	r2, [r3, #0]
    while (Detect_Check_Count < 20 && Detect2_Result != 0x01U)
 8002416:	4b0a      	ldr	r3, [pc, #40]	; (8002440 <Detect2_status+0x58>)
 8002418:	781b      	ldrb	r3, [r3, #0]
 800241a:	2b13      	cmp	r3, #19
 800241c:	d803      	bhi.n	8002426 <Detect2_status+0x3e>
 800241e:	4b07      	ldr	r3, [pc, #28]	; (800243c <Detect2_status+0x54>)
 8002420:	781b      	ldrb	r3, [r3, #0]
 8002422:	2b01      	cmp	r3, #1
 8002424:	d1e3      	bne.n	80023ee <Detect2_status+0x6>
    }

    Detect_Check_Count = 0;
 8002426:	4b06      	ldr	r3, [pc, #24]	; (8002440 <Detect2_status+0x58>)
 8002428:	2200      	movs	r2, #0
 800242a:	701a      	strb	r2, [r3, #0]
    g_Status = kStatus_Detect3;
 800242c:	4b05      	ldr	r3, [pc, #20]	; (8002444 <Detect2_status+0x5c>)
 800242e:	2203      	movs	r2, #3
 8002430:	701a      	strb	r2, [r3, #0]
}
 8002432:	bf00      	nop
 8002434:	bd80      	pop	{r7, pc}
 8002436:	bf00      	nop
 8002438:	40020000 	.word	0x40020000
 800243c:	20000878 	.word	0x20000878
 8002440:	2000087a 	.word	0x2000087a
 8002444:	20000084 	.word	0x20000084

08002448 <Detect3_status>:

void Detect3_status(void)
{
 8002448:	b580      	push	{r7, lr}
 800244a:	b082      	sub	sp, #8
 800244c:	af00      	add	r7, sp, #0
    while (Detect_Check_Count < 20 && Detect3_Result != 0x01U)
 800244e:	e020      	b.n	8002492 <Detect3_status+0x4a>
    {
        LiDAR_Protocol_Tx(LIDAR_COMMAND_DETECT3);
 8002450:	2004      	movs	r0, #4
 8002452:	f7fe fd8d 	bl	8000f70 <LiDAR_Protocol_Tx>
        Delay_ms(5);
 8002456:	2005      	movs	r0, #5
 8002458:	f7fe f99e 	bl	8000798 <Delay_ms>
        if (LiDAR_Model == 0x04) // R300
 800245c:	4b20      	ldr	r3, [pc, #128]	; (80024e0 <Detect3_status+0x98>)
 800245e:	781b      	ldrb	r3, [r3, #0]
 8002460:	2b04      	cmp	r3, #4
 8002462:	d108      	bne.n	8002476 <Detect3_status+0x2e>
        {
            Detect3_Result = HAL_GPIO_ReadPin(Detect_SIG_2_GPIO_Port, Detect_SIG_2_Pin);
 8002464:	2120      	movs	r1, #32
 8002466:	481f      	ldr	r0, [pc, #124]	; (80024e4 <Detect3_status+0x9c>)
 8002468:	f002 f8b2 	bl	80045d0 <HAL_GPIO_ReadPin>
 800246c:	4603      	mov	r3, r0
 800246e:	461a      	mov	r2, r3
 8002470:	4b1d      	ldr	r3, [pc, #116]	; (80024e8 <Detect3_status+0xa0>)
 8002472:	701a      	strb	r2, [r3, #0]
 8002474:	e007      	b.n	8002486 <Detect3_status+0x3e>
        }
        else
        {
            Detect3_Result = HAL_GPIO_ReadPin(Detect_SIG_3_GPIO_Port, Detect_SIG_3_Pin);
 8002476:	2140      	movs	r1, #64	; 0x40
 8002478:	481a      	ldr	r0, [pc, #104]	; (80024e4 <Detect3_status+0x9c>)
 800247a:	f002 f8a9 	bl	80045d0 <HAL_GPIO_ReadPin>
 800247e:	4603      	mov	r3, r0
 8002480:	461a      	mov	r2, r3
 8002482:	4b19      	ldr	r3, [pc, #100]	; (80024e8 <Detect3_status+0xa0>)
 8002484:	701a      	strb	r2, [r3, #0]
        }

        Detect_Check_Count++;
 8002486:	4b19      	ldr	r3, [pc, #100]	; (80024ec <Detect3_status+0xa4>)
 8002488:	781b      	ldrb	r3, [r3, #0]
 800248a:	3301      	adds	r3, #1
 800248c:	b2da      	uxtb	r2, r3
 800248e:	4b17      	ldr	r3, [pc, #92]	; (80024ec <Detect3_status+0xa4>)
 8002490:	701a      	strb	r2, [r3, #0]
    while (Detect_Check_Count < 20 && Detect3_Result != 0x01U)
 8002492:	4b16      	ldr	r3, [pc, #88]	; (80024ec <Detect3_status+0xa4>)
 8002494:	781b      	ldrb	r3, [r3, #0]
 8002496:	2b13      	cmp	r3, #19
 8002498:	d803      	bhi.n	80024a2 <Detect3_status+0x5a>
 800249a:	4b13      	ldr	r3, [pc, #76]	; (80024e8 <Detect3_status+0xa0>)
 800249c:	781b      	ldrb	r3, [r3, #0]
 800249e:	2b01      	cmp	r3, #1
 80024a0:	d1d6      	bne.n	8002450 <Detect3_status+0x8>
    }

    Detect_Check_Count = 0;
 80024a2:	4b12      	ldr	r3, [pc, #72]	; (80024ec <Detect3_status+0xa4>)
 80024a4:	2200      	movs	r2, #0
 80024a6:	701a      	strb	r2, [r3, #0]

    for (uint8_t i = 0; i < 4; i++)
 80024a8:	2300      	movs	r3, #0
 80024aa:	71fb      	strb	r3, [r7, #7]
 80024ac:	e00a      	b.n	80024c4 <Detect3_status+0x7c>
    {
        HAL_GPIO_TogglePin(GREEN_LED_GPIO_Port, GREEN_LED_Pin);
 80024ae:	2102      	movs	r1, #2
 80024b0:	480c      	ldr	r0, [pc, #48]	; (80024e4 <Detect3_status+0x9c>)
 80024b2:	f002 f8a5 	bl	8004600 <HAL_GPIO_TogglePin>
        Delay_ms(500);
 80024b6:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80024ba:	f7fe f96d 	bl	8000798 <Delay_ms>
    for (uint8_t i = 0; i < 4; i++)
 80024be:	79fb      	ldrb	r3, [r7, #7]
 80024c0:	3301      	adds	r3, #1
 80024c2:	71fb      	strb	r3, [r7, #7]
 80024c4:	79fb      	ldrb	r3, [r7, #7]
 80024c6:	2b03      	cmp	r3, #3
 80024c8:	d9f1      	bls.n	80024ae <Detect3_status+0x66>
    }
    g_Status = kStatus_Idle;
 80024ca:	4b09      	ldr	r3, [pc, #36]	; (80024f0 <Detect3_status+0xa8>)
 80024cc:	2204      	movs	r2, #4
 80024ce:	701a      	strb	r2, [r3, #0]
    LL_EXTI_EnableIT_0_31(LL_EXTI_LINE_15);
 80024d0:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80024d4:	f7ff febe 	bl	8002254 <LL_EXTI_EnableIT_0_31>
}
 80024d8:	bf00      	nop
 80024da:	3708      	adds	r7, #8
 80024dc:	46bd      	mov	sp, r7
 80024de:	bd80      	pop	{r7, pc}
 80024e0:	20000876 	.word	0x20000876
 80024e4:	40020000 	.word	0x40020000
 80024e8:	20000879 	.word	0x20000879
 80024ec:	2000087a 	.word	0x2000087a
 80024f0:	20000084 	.word	0x20000084

080024f4 <Idle_status>:

void Idle_status(void)
{
 80024f4:	b590      	push	{r4, r7, lr}
 80024f6:	b099      	sub	sp, #100	; 0x64
 80024f8:	af00      	add	r7, sp, #0
    __HAL_UART_ENABLE_IT(&hViewer, UART_IT_RXNE);
 80024fa:	4bb2      	ldr	r3, [pc, #712]	; (80027c4 <Idle_status+0x2d0>)
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	68da      	ldr	r2, [r3, #12]
 8002500:	4bb0      	ldr	r3, [pc, #704]	; (80027c4 <Idle_status+0x2d0>)
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	f042 0220 	orr.w	r2, r2, #32
 8002508:	60da      	str	r2, [r3, #12]

    uint8_t checksum = 0;
 800250a:	2300      	movs	r3, #0
 800250c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

    uint8_t CONNECT_BUFF[9] = {0xFA, 0x00, 0xD0, 0xF0, 0x00, 0x00, 0x00, 0x00, 0xDA};
 8002510:	4aad      	ldr	r2, [pc, #692]	; (80027c8 <Idle_status+0x2d4>)
 8002512:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8002516:	ca07      	ldmia	r2, {r0, r1, r2}
 8002518:	c303      	stmia	r3!, {r0, r1}
 800251a:	701a      	strb	r2, [r3, #0]
    uint8_t INFO_BUFF[9] = {0xFA, 0x00, 0xD0, 0x0F, 0x00, 0x00, 0x00, 0x00, 0x25};
 800251c:	4aab      	ldr	r2, [pc, #684]	; (80027cc <Idle_status+0x2d8>)
 800251e:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8002522:	ca07      	ldmia	r2, {r0, r1, r2}
 8002524:	c303      	stmia	r3!, {r0, r1}
 8002526:	701a      	strb	r2, [r3, #0]
    uint8_t MODE_BUFF[9] = {0xFA, 0x00, 0xD0, 0xF0, 0x01, 0x00, 0x01, 0x00, 0xDA};
 8002528:	4aa9      	ldr	r2, [pc, #676]	; (80027d0 <Idle_status+0x2dc>)
 800252a:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800252e:	ca07      	ldmia	r2, {r0, r1, r2}
 8002530:	c303      	stmia	r3!, {r0, r1}
 8002532:	701a      	strb	r2, [r3, #0]
    uint8_t START_BUFF[9] = {0xFA, 0x00, 0xD0, 0x0F, 0x01, 0x00, 0x00, 0x00, 0x24};
 8002534:	4aa7      	ldr	r2, [pc, #668]	; (80027d4 <Idle_status+0x2e0>)
 8002536:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800253a:	ca07      	ldmia	r2, {r0, r1, r2}
 800253c:	c303      	stmia	r3!, {r0, r1}
 800253e:	701a      	strb	r2, [r3, #0]
    uint8_t DETECT1_BUFF[9] = {0xFA, 0x00, 0xD0, 0x0F, 0x02, 0x00, 0x00, 0x00, 0x27};
 8002540:	4aa5      	ldr	r2, [pc, #660]	; (80027d8 <Idle_status+0x2e4>)
 8002542:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002546:	ca07      	ldmia	r2, {r0, r1, r2}
 8002548:	c303      	stmia	r3!, {r0, r1}
 800254a:	701a      	strb	r2, [r3, #0]
    uint8_t DETECT2_BUFF[9] = {0xFA, 0x00, 0xD0, 0x0F, 0x03, 0x00, 0x00, 0x00, 0x26};
 800254c:	4aa3      	ldr	r2, [pc, #652]	; (80027dc <Idle_status+0x2e8>)
 800254e:	f107 0318 	add.w	r3, r7, #24
 8002552:	ca07      	ldmia	r2, {r0, r1, r2}
 8002554:	c303      	stmia	r3!, {r0, r1}
 8002556:	701a      	strb	r2, [r3, #0]
    uint8_t DETECT3_BUFF[9] = {0xFA, 0x00, 0xD0, 0x0F, 0x04, 0x00, 0x00, 0x00, 0x21};
 8002558:	4aa1      	ldr	r2, [pc, #644]	; (80027e0 <Idle_status+0x2ec>)
 800255a:	f107 030c 	add.w	r3, r7, #12
 800255e:	ca07      	ldmia	r2, {r0, r1, r2}
 8002560:	c303      	stmia	r3!, {r0, r1}
 8002562:	701a      	strb	r2, [r3, #0]
    uint8_t RESET_BUFF[9] = {0xFA, 0x00, 0xD0, 0xF0, 0x08, 0x00, 0x00, 0x00, 0xD2};
 8002564:	4a9f      	ldr	r2, [pc, #636]	; (80027e4 <Idle_status+0x2f0>)
 8002566:	463b      	mov	r3, r7
 8002568:	ca07      	ldmia	r2, {r0, r1, r2}
 800256a:	c303      	stmia	r3!, {r0, r1}
 800256c:	701a      	strb	r2, [r3, #0]

    LiDAR_Cur_Check();
 800256e:	f7fe f861 	bl	8000634 <LiDAR_Cur_Check>

    while (ViewerQueue.data > 0)
 8002572:	e00d      	b.n	8002590 <Idle_status+0x9c>
    {
        VIEWER_RX_BUFF[VIEWER_RX_Cnt++] = GetDataFromUartQueue(&hViewer);
 8002574:	4b9c      	ldr	r3, [pc, #624]	; (80027e8 <Idle_status+0x2f4>)
 8002576:	781b      	ldrb	r3, [r3, #0]
 8002578:	1c5a      	adds	r2, r3, #1
 800257a:	b2d1      	uxtb	r1, r2
 800257c:	4a9a      	ldr	r2, [pc, #616]	; (80027e8 <Idle_status+0x2f4>)
 800257e:	7011      	strb	r1, [r2, #0]
 8002580:	461c      	mov	r4, r3
 8002582:	4890      	ldr	r0, [pc, #576]	; (80027c4 <Idle_status+0x2d0>)
 8002584:	f7ff fe30 	bl	80021e8 <GetDataFromUartQueue>
 8002588:	4603      	mov	r3, r0
 800258a:	461a      	mov	r2, r3
 800258c:	4b97      	ldr	r3, [pc, #604]	; (80027ec <Idle_status+0x2f8>)
 800258e:	551a      	strb	r2, [r3, r4]
    while (ViewerQueue.data > 0)
 8002590:	4b97      	ldr	r3, [pc, #604]	; (80027f0 <Idle_status+0x2fc>)
 8002592:	889b      	ldrh	r3, [r3, #4]
 8002594:	2b00      	cmp	r3, #0
 8002596:	d1ed      	bne.n	8002574 <Idle_status+0x80>
    }

    if (VIEWER_RX_BUFF[0] != 0xFA)
 8002598:	4b94      	ldr	r3, [pc, #592]	; (80027ec <Idle_status+0x2f8>)
 800259a:	781b      	ldrb	r3, [r3, #0]
 800259c:	2bfa      	cmp	r3, #250	; 0xfa
 800259e:	d008      	beq.n	80025b2 <Idle_status+0xbe>
    {
        VIEWER_RX_Cnt = 0;
 80025a0:	4b91      	ldr	r3, [pc, #580]	; (80027e8 <Idle_status+0x2f4>)
 80025a2:	2200      	movs	r2, #0
 80025a4:	701a      	strb	r2, [r3, #0]
        memset(VIEWER_RX_BUFF, 0, sizeof(VIEWER_RX_BUFF));
 80025a6:	2209      	movs	r2, #9
 80025a8:	2100      	movs	r1, #0
 80025aa:	4890      	ldr	r0, [pc, #576]	; (80027ec <Idle_status+0x2f8>)
 80025ac:	f005 f9a8 	bl	8007900 <memset>
        {
            VIEWER_RX_Cnt = 0;
            memset(VIEWER_RX_BUFF, 0, sizeof(VIEWER_RX_BUFF));
        }
    }
}
 80025b0:	e103      	b.n	80027ba <Idle_status+0x2c6>
        checksum = VIEWER_RX_BUFF[0];
 80025b2:	4b8e      	ldr	r3, [pc, #568]	; (80027ec <Idle_status+0x2f8>)
 80025b4:	781b      	ldrb	r3, [r3, #0]
 80025b6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
        for (uint8_t i = 1; i < VIEWER_RX_Cnt - 1; i++)
 80025ba:	2301      	movs	r3, #1
 80025bc:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
 80025c0:	e00d      	b.n	80025de <Idle_status+0xea>
            checksum ^= VIEWER_RX_BUFF[i];
 80025c2:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
 80025c6:	4a89      	ldr	r2, [pc, #548]	; (80027ec <Idle_status+0x2f8>)
 80025c8:	5cd2      	ldrb	r2, [r2, r3]
 80025ca:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80025ce:	4053      	eors	r3, r2
 80025d0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
        for (uint8_t i = 1; i < VIEWER_RX_Cnt - 1; i++)
 80025d4:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
 80025d8:	3301      	adds	r3, #1
 80025da:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
 80025de:	f897 205e 	ldrb.w	r2, [r7, #94]	; 0x5e
 80025e2:	4b81      	ldr	r3, [pc, #516]	; (80027e8 <Idle_status+0x2f4>)
 80025e4:	781b      	ldrb	r3, [r3, #0]
 80025e6:	3b01      	subs	r3, #1
 80025e8:	429a      	cmp	r2, r3
 80025ea:	dbea      	blt.n	80025c2 <Idle_status+0xce>
        if (VIEWER_RX_BUFF[8] == checksum)
 80025ec:	4b7f      	ldr	r3, [pc, #508]	; (80027ec <Idle_status+0x2f8>)
 80025ee:	7a1b      	ldrb	r3, [r3, #8]
 80025f0:	f897 205f 	ldrb.w	r2, [r7, #95]	; 0x5f
 80025f4:	429a      	cmp	r2, r3
 80025f6:	f040 80d8 	bne.w	80027aa <Idle_status+0x2b6>
            if (memcmp(&CONNECT_BUFF, &VIEWER_RX_BUFF, sizeof(VIEWER_RX_BUFF)) == 0) // PC Connect
 80025fa:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80025fe:	2209      	movs	r2, #9
 8002600:	497a      	ldr	r1, [pc, #488]	; (80027ec <Idle_status+0x2f8>)
 8002602:	4618      	mov	r0, r3
 8002604:	f005 f96c 	bl	80078e0 <memcmp>
 8002608:	4603      	mov	r3, r0
 800260a:	2b00      	cmp	r3, #0
 800260c:	d117      	bne.n	800263e <Idle_status+0x14a>
                GUI_Protocol_Tx(GUI_COMMAND_CONNECT, 1);
 800260e:	2101      	movs	r1, #1
 8002610:	2000      	movs	r0, #0
 8002612:	f7fe fd2d 	bl	8001070 <GUI_Protocol_Tx>
                connect = 1;
 8002616:	4b77      	ldr	r3, [pc, #476]	; (80027f4 <Idle_status+0x300>)
 8002618:	2201      	movs	r2, #1
 800261a:	701a      	strb	r2, [r3, #0]
                if (Mode_data == 0)
 800261c:	4b76      	ldr	r3, [pc, #472]	; (80027f8 <Idle_status+0x304>)
 800261e:	781b      	ldrb	r3, [r3, #0]
 8002620:	2b00      	cmp	r3, #0
 8002622:	d103      	bne.n	800262c <Idle_status+0x138>
                    LL_EXTI_DisableIT_0_31(LL_EXTI_LINE_15);
 8002624:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8002628:	f7ff fe26 	bl	8002278 <LL_EXTI_DisableIT_0_31>
                memset(VIEWER_RX_BUFF, 0, sizeof(VIEWER_RX_BUFF));
 800262c:	2209      	movs	r2, #9
 800262e:	2100      	movs	r1, #0
 8002630:	486e      	ldr	r0, [pc, #440]	; (80027ec <Idle_status+0x2f8>)
 8002632:	f005 f965 	bl	8007900 <memset>
                VIEWER_RX_Cnt = 0;
 8002636:	4b6c      	ldr	r3, [pc, #432]	; (80027e8 <Idle_status+0x2f4>)
 8002638:	2200      	movs	r2, #0
 800263a:	701a      	strb	r2, [r3, #0]
 800263c:	e0b1      	b.n	80027a2 <Idle_status+0x2ae>
            else if (memcmp(&INFO_BUFF, &VIEWER_RX_BUFF, sizeof(VIEWER_RX_BUFF)) == 0) // PC -> JIG Info request
 800263e:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8002642:	2209      	movs	r2, #9
 8002644:	4969      	ldr	r1, [pc, #420]	; (80027ec <Idle_status+0x2f8>)
 8002646:	4618      	mov	r0, r3
 8002648:	f005 f94a 	bl	80078e0 <memcmp>
 800264c:	4603      	mov	r3, r0
 800264e:	2b00      	cmp	r3, #0
 8002650:	d10e      	bne.n	8002670 <Idle_status+0x17c>
                HAL_UART_Transmit(&hViewer, INFO_RX_BUFF, sizeof(INFO_RX_BUFF), 100);
 8002652:	2364      	movs	r3, #100	; 0x64
 8002654:	220d      	movs	r2, #13
 8002656:	4969      	ldr	r1, [pc, #420]	; (80027fc <Idle_status+0x308>)
 8002658:	485a      	ldr	r0, [pc, #360]	; (80027c4 <Idle_status+0x2d0>)
 800265a:	f003 fec4 	bl	80063e6 <HAL_UART_Transmit>
                memset(VIEWER_RX_BUFF, 0, sizeof(VIEWER_RX_BUFF));
 800265e:	2209      	movs	r2, #9
 8002660:	2100      	movs	r1, #0
 8002662:	4862      	ldr	r0, [pc, #392]	; (80027ec <Idle_status+0x2f8>)
 8002664:	f005 f94c 	bl	8007900 <memset>
                VIEWER_RX_Cnt = 0;
 8002668:	4b5f      	ldr	r3, [pc, #380]	; (80027e8 <Idle_status+0x2f4>)
 800266a:	2200      	movs	r2, #0
 800266c:	701a      	strb	r2, [r3, #0]
 800266e:	e098      	b.n	80027a2 <Idle_status+0x2ae>
            else if (memcmp(&DETECT1_BUFF, &VIEWER_RX_BUFF, sizeof(VIEWER_RX_BUFF)) == 0) // PC -> JIG Detect 1 reqeust
 8002670:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002674:	2209      	movs	r2, #9
 8002676:	495d      	ldr	r1, [pc, #372]	; (80027ec <Idle_status+0x2f8>)
 8002678:	4618      	mov	r0, r3
 800267a:	f005 f931 	bl	80078e0 <memcmp>
 800267e:	4603      	mov	r3, r0
 8002680:	2b00      	cmp	r3, #0
 8002682:	d10e      	bne.n	80026a2 <Idle_status+0x1ae>
                GUI_Protocol_Detect_Tx(LIDAR_COMMAND_DETECT1, Detect1_Result);
 8002684:	4b5e      	ldr	r3, [pc, #376]	; (8002800 <Idle_status+0x30c>)
 8002686:	781b      	ldrb	r3, [r3, #0]
 8002688:	4619      	mov	r1, r3
 800268a:	2002      	movs	r0, #2
 800268c:	f7fe fe00 	bl	8001290 <GUI_Protocol_Detect_Tx>
                memset(VIEWER_RX_BUFF, 0, sizeof(VIEWER_RX_BUFF));
 8002690:	2209      	movs	r2, #9
 8002692:	2100      	movs	r1, #0
 8002694:	4855      	ldr	r0, [pc, #340]	; (80027ec <Idle_status+0x2f8>)
 8002696:	f005 f933 	bl	8007900 <memset>
                VIEWER_RX_Cnt = 0;
 800269a:	4b53      	ldr	r3, [pc, #332]	; (80027e8 <Idle_status+0x2f4>)
 800269c:	2200      	movs	r2, #0
 800269e:	701a      	strb	r2, [r3, #0]
 80026a0:	e07f      	b.n	80027a2 <Idle_status+0x2ae>
            else if (memcmp(&DETECT2_BUFF, &VIEWER_RX_BUFF, sizeof(VIEWER_RX_BUFF)) == 0) // PC -> JIG Detect 1 reqeust
 80026a2:	f107 0318 	add.w	r3, r7, #24
 80026a6:	2209      	movs	r2, #9
 80026a8:	4950      	ldr	r1, [pc, #320]	; (80027ec <Idle_status+0x2f8>)
 80026aa:	4618      	mov	r0, r3
 80026ac:	f005 f918 	bl	80078e0 <memcmp>
 80026b0:	4603      	mov	r3, r0
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d10e      	bne.n	80026d4 <Idle_status+0x1e0>
                GUI_Protocol_Detect_Tx(LIDAR_COMMAND_DETECT2, Detect2_Result);
 80026b6:	4b53      	ldr	r3, [pc, #332]	; (8002804 <Idle_status+0x310>)
 80026b8:	781b      	ldrb	r3, [r3, #0]
 80026ba:	4619      	mov	r1, r3
 80026bc:	2003      	movs	r0, #3
 80026be:	f7fe fde7 	bl	8001290 <GUI_Protocol_Detect_Tx>
                memset(VIEWER_RX_BUFF, 0, sizeof(VIEWER_RX_BUFF));
 80026c2:	2209      	movs	r2, #9
 80026c4:	2100      	movs	r1, #0
 80026c6:	4849      	ldr	r0, [pc, #292]	; (80027ec <Idle_status+0x2f8>)
 80026c8:	f005 f91a 	bl	8007900 <memset>
                VIEWER_RX_Cnt = 0;
 80026cc:	4b46      	ldr	r3, [pc, #280]	; (80027e8 <Idle_status+0x2f4>)
 80026ce:	2200      	movs	r2, #0
 80026d0:	701a      	strb	r2, [r3, #0]
 80026d2:	e066      	b.n	80027a2 <Idle_status+0x2ae>
            else if (memcmp(&DETECT3_BUFF, &VIEWER_RX_BUFF, sizeof(VIEWER_RX_BUFF)) == 0) // PC -> JIG Detect 1 reqeust
 80026d4:	f107 030c 	add.w	r3, r7, #12
 80026d8:	2209      	movs	r2, #9
 80026da:	4944      	ldr	r1, [pc, #272]	; (80027ec <Idle_status+0x2f8>)
 80026dc:	4618      	mov	r0, r3
 80026de:	f005 f8ff 	bl	80078e0 <memcmp>
 80026e2:	4603      	mov	r3, r0
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	d10e      	bne.n	8002706 <Idle_status+0x212>
                GUI_Protocol_Detect_Tx(LIDAR_COMMAND_DETECT3, Detect3_Result);
 80026e8:	4b47      	ldr	r3, [pc, #284]	; (8002808 <Idle_status+0x314>)
 80026ea:	781b      	ldrb	r3, [r3, #0]
 80026ec:	4619      	mov	r1, r3
 80026ee:	2004      	movs	r0, #4
 80026f0:	f7fe fdce 	bl	8001290 <GUI_Protocol_Detect_Tx>
                memset(VIEWER_RX_BUFF, 0, sizeof(VIEWER_RX_BUFF));
 80026f4:	2209      	movs	r2, #9
 80026f6:	2100      	movs	r1, #0
 80026f8:	483c      	ldr	r0, [pc, #240]	; (80027ec <Idle_status+0x2f8>)
 80026fa:	f005 f901 	bl	8007900 <memset>
                VIEWER_RX_Cnt = 0;
 80026fe:	4b3a      	ldr	r3, [pc, #232]	; (80027e8 <Idle_status+0x2f4>)
 8002700:	2200      	movs	r2, #0
 8002702:	701a      	strb	r2, [r3, #0]
 8002704:	e04d      	b.n	80027a2 <Idle_status+0x2ae>
            else if (memcmp(&MODE_BUFF, &VIEWER_RX_BUFF, sizeof(VIEWER_RX_BUFF)) == 0)
 8002706:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800270a:	2209      	movs	r2, #9
 800270c:	4937      	ldr	r1, [pc, #220]	; (80027ec <Idle_status+0x2f8>)
 800270e:	4618      	mov	r0, r3
 8002710:	f005 f8e6 	bl	80078e0 <memcmp>
 8002714:	4603      	mov	r3, r0
 8002716:	2b00      	cmp	r3, #0
 8002718:	d10d      	bne.n	8002736 <Idle_status+0x242>
                GUI_Protocol_Mode_Tx(Mode_data);
 800271a:	4b37      	ldr	r3, [pc, #220]	; (80027f8 <Idle_status+0x304>)
 800271c:	781b      	ldrb	r3, [r3, #0]
 800271e:	4618      	mov	r0, r3
 8002720:	f7fe fd2e 	bl	8001180 <GUI_Protocol_Mode_Tx>
                memset(VIEWER_RX_BUFF, 0, sizeof(VIEWER_RX_BUFF));
 8002724:	2209      	movs	r2, #9
 8002726:	2100      	movs	r1, #0
 8002728:	4830      	ldr	r0, [pc, #192]	; (80027ec <Idle_status+0x2f8>)
 800272a:	f005 f8e9 	bl	8007900 <memset>
                VIEWER_RX_Cnt = 0;
 800272e:	4b2e      	ldr	r3, [pc, #184]	; (80027e8 <Idle_status+0x2f4>)
 8002730:	2200      	movs	r2, #0
 8002732:	701a      	strb	r2, [r3, #0]
 8002734:	e035      	b.n	80027a2 <Idle_status+0x2ae>
            else if (memcmp(&START_BUFF, &VIEWER_RX_BUFF, sizeof(VIEWER_RX_BUFF)) == 0)
 8002736:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800273a:	2209      	movs	r2, #9
 800273c:	492b      	ldr	r1, [pc, #172]	; (80027ec <Idle_status+0x2f8>)
 800273e:	4618      	mov	r0, r3
 8002740:	f005 f8ce 	bl	80078e0 <memcmp>
 8002744:	4603      	mov	r3, r0
 8002746:	2b00      	cmp	r3, #0
 8002748:	d10b      	bne.n	8002762 <Idle_status+0x26e>
                g_Status = kStatus_Test;
 800274a:	4b30      	ldr	r3, [pc, #192]	; (800280c <Idle_status+0x318>)
 800274c:	2205      	movs	r2, #5
 800274e:	701a      	strb	r2, [r3, #0]
                memset(VIEWER_RX_BUFF, 0, sizeof(VIEWER_RX_BUFF));
 8002750:	2209      	movs	r2, #9
 8002752:	2100      	movs	r1, #0
 8002754:	4825      	ldr	r0, [pc, #148]	; (80027ec <Idle_status+0x2f8>)
 8002756:	f005 f8d3 	bl	8007900 <memset>
                VIEWER_RX_Cnt = 0;
 800275a:	4b23      	ldr	r3, [pc, #140]	; (80027e8 <Idle_status+0x2f4>)
 800275c:	2200      	movs	r2, #0
 800275e:	701a      	strb	r2, [r3, #0]
 8002760:	e01f      	b.n	80027a2 <Idle_status+0x2ae>
            else if (memcmp(&RESET_BUFF, &VIEWER_RX_BUFF, sizeof(VIEWER_RX_BUFF)) == 0)
 8002762:	463b      	mov	r3, r7
 8002764:	2209      	movs	r2, #9
 8002766:	4921      	ldr	r1, [pc, #132]	; (80027ec <Idle_status+0x2f8>)
 8002768:	4618      	mov	r0, r3
 800276a:	f005 f8b9 	bl	80078e0 <memcmp>
 800276e:	4603      	mov	r3, r0
 8002770:	2b00      	cmp	r3, #0
 8002772:	d116      	bne.n	80027a2 <Idle_status+0x2ae>
                GUI_Protocol_Tx(GUI_COMMAND_RESET, 1);
 8002774:	2101      	movs	r1, #1
 8002776:	2008      	movs	r0, #8
 8002778:	f7fe fc7a 	bl	8001070 <GUI_Protocol_Tx>
                g_Status = kStatus_Info;
 800277c:	4b23      	ldr	r3, [pc, #140]	; (800280c <Idle_status+0x318>)
 800277e:	2200      	movs	r2, #0
 8002780:	701a      	strb	r2, [r3, #0]
                connect = 0;
 8002782:	4b1c      	ldr	r3, [pc, #112]	; (80027f4 <Idle_status+0x300>)
 8002784:	2200      	movs	r2, #0
 8002786:	701a      	strb	r2, [r3, #0]
                memset(INFO_RX_BUFF, 0, sizeof(INFO_RX_BUFF));
 8002788:	220d      	movs	r2, #13
 800278a:	2100      	movs	r1, #0
 800278c:	481b      	ldr	r0, [pc, #108]	; (80027fc <Idle_status+0x308>)
 800278e:	f005 f8b7 	bl	8007900 <memset>
                memset(VIEWER_RX_BUFF, 0, sizeof(VIEWER_RX_BUFF));
 8002792:	2209      	movs	r2, #9
 8002794:	2100      	movs	r1, #0
 8002796:	4815      	ldr	r0, [pc, #84]	; (80027ec <Idle_status+0x2f8>)
 8002798:	f005 f8b2 	bl	8007900 <memset>
                VIEWER_RX_Cnt = 0;
 800279c:	4b12      	ldr	r3, [pc, #72]	; (80027e8 <Idle_status+0x2f4>)
 800279e:	2200      	movs	r2, #0
 80027a0:	701a      	strb	r2, [r3, #0]
            VIEWER_RX_Cnt = 0;
 80027a2:	4b11      	ldr	r3, [pc, #68]	; (80027e8 <Idle_status+0x2f4>)
 80027a4:	2200      	movs	r2, #0
 80027a6:	701a      	strb	r2, [r3, #0]
}
 80027a8:	e007      	b.n	80027ba <Idle_status+0x2c6>
            VIEWER_RX_Cnt = 0;
 80027aa:	4b0f      	ldr	r3, [pc, #60]	; (80027e8 <Idle_status+0x2f4>)
 80027ac:	2200      	movs	r2, #0
 80027ae:	701a      	strb	r2, [r3, #0]
            memset(VIEWER_RX_BUFF, 0, sizeof(VIEWER_RX_BUFF));
 80027b0:	2209      	movs	r2, #9
 80027b2:	2100      	movs	r1, #0
 80027b4:	480d      	ldr	r0, [pc, #52]	; (80027ec <Idle_status+0x2f8>)
 80027b6:	f005 f8a3 	bl	8007900 <memset>
}
 80027ba:	bf00      	nop
 80027bc:	3764      	adds	r7, #100	; 0x64
 80027be:	46bd      	mov	sp, r7
 80027c0:	bd90      	pop	{r4, r7, pc}
 80027c2:	bf00      	nop
 80027c4:	20000a20 	.word	0x20000a20
 80027c8:	08007968 	.word	0x08007968
 80027cc:	08007974 	.word	0x08007974
 80027d0:	08007980 	.word	0x08007980
 80027d4:	0800798c 	.word	0x0800798c
 80027d8:	08007998 	.word	0x08007998
 80027dc:	080079a4 	.word	0x080079a4
 80027e0:	080079b0 	.word	0x080079b0
 80027e4:	080079bc 	.word	0x080079bc
 80027e8:	20000885 	.word	0x20000885
 80027ec:	2000087c 	.word	0x2000087c
 80027f0:	20000478 	.word	0x20000478
 80027f4:	20000866 	.word	0x20000866
 80027f8:	2000098b 	.word	0x2000098b
 80027fc:	20000868 	.word	0x20000868
 8002800:	20000877 	.word	0x20000877
 8002804:	20000878 	.word	0x20000878
 8002808:	20000879 	.word	0x20000879
 800280c:	20000084 	.word	0x20000084

08002810 <Test_status>:

void Test_status(void)
{
 8002810:	b580      	push	{r7, lr}
 8002812:	b08c      	sub	sp, #48	; 0x30
 8002814:	af00      	add	r7, sp, #0
    uint8_t ETH_BUFF[6] = {' ', 'E', 't', 'h', 'e', 'r'};
 8002816:	4ab2      	ldr	r2, [pc, #712]	; (8002ae0 <Test_status+0x2d0>)
 8002818:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800281c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002820:	6018      	str	r0, [r3, #0]
 8002822:	3304      	adds	r3, #4
 8002824:	8019      	strh	r1, [r3, #0]
    uint8_t APD_BUFF[6] = {' ', 'A', 'P', 'D', ' ', 'B'};
 8002826:	4aaf      	ldr	r2, [pc, #700]	; (8002ae4 <Test_status+0x2d4>)
 8002828:	f107 0320 	add.w	r3, r7, #32
 800282c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002830:	6018      	str	r0, [r3, #0]
 8002832:	3304      	adds	r3, #4
 8002834:	8019      	strh	r1, [r3, #0]
    uint8_t MOT_BUFF[6] = {' ', 'M', 'o', 't', 'o', 'r'};
 8002836:	4aac      	ldr	r2, [pc, #688]	; (8002ae8 <Test_status+0x2d8>)
 8002838:	f107 0318 	add.w	r3, r7, #24
 800283c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002840:	6018      	str	r0, [r3, #0]
 8002842:	3304      	adds	r3, #4
 8002844:	8019      	strh	r1, [r3, #0]
    uint8_t ENC_BUFF[6] = {' ', 'E', 'n', 'c', 'o', 'd'};
 8002846:	4aa9      	ldr	r2, [pc, #676]	; (8002aec <Test_status+0x2dc>)
 8002848:	f107 0310 	add.w	r3, r7, #16
 800284c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002850:	6018      	str	r0, [r3, #0]
 8002852:	3304      	adds	r3, #4
 8002854:	8019      	strh	r1, [r3, #0]
    uint8_t TDC_INIT_BUFF[6] = {' ', 'T', 'D', 'C', ' ', 'I'};
 8002856:	4aa6      	ldr	r2, [pc, #664]	; (8002af0 <Test_status+0x2e0>)
 8002858:	f107 0308 	add.w	r3, r7, #8
 800285c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002860:	6018      	str	r0, [r3, #0]
 8002862:	3304      	adds	r3, #4
 8002864:	8019      	strh	r1, [r3, #0]
    uint8_t TDC_CAL_BUFF[6] = {' ', 'T', 'D', 'C', ' ', 'C'};
 8002866:	4aa3      	ldr	r2, [pc, #652]	; (8002af4 <Test_status+0x2e4>)
 8002868:	463b      	mov	r3, r7
 800286a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800286e:	6018      	str	r0, [r3, #0]
 8002870:	3304      	adds	r3, #4
 8002872:	8019      	strh	r1, [r3, #0]

    LL_EXTI_DisableIT_0_31(LL_EXTI_LINE_15);
 8002874:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8002878:	f7ff fcfe 	bl	8002278 <LL_EXTI_DisableIT_0_31>
    HAL_TIM_Base_Start_IT(&htim2);
 800287c:	489e      	ldr	r0, [pc, #632]	; (8002af8 <Test_status+0x2e8>)
 800287e:	f002 fcdb 	bl	8005238 <HAL_TIM_Base_Start_IT>

    if (Test_Start_Flag == 0)
 8002882:	4b9e      	ldr	r3, [pc, #632]	; (8002afc <Test_status+0x2ec>)
 8002884:	781b      	ldrb	r3, [r3, #0]
 8002886:	2b00      	cmp	r3, #0
 8002888:	f040 8187 	bne.w	8002b9a <Test_status+0x38a>
    {
        LiDAR_Protocol_Tx(LIDAR_COMMAND_START);
 800288c:	2001      	movs	r0, #1
 800288e:	f7fe fb6f 	bl	8000f70 <LiDAR_Protocol_Tx>
    }
    while (LiDARQueue.data > 0)
 8002892:	e182      	b.n	8002b9a <Test_status+0x38a>
    {
        Test_Start_Flag = 1;
 8002894:	4b99      	ldr	r3, [pc, #612]	; (8002afc <Test_status+0x2ec>)
 8002896:	2201      	movs	r2, #1
 8002898:	701a      	strb	r2, [r3, #0]
        uint8_t data = GetDataFromUartQueue(&hLiDAR);
 800289a:	4899      	ldr	r0, [pc, #612]	; (8002b00 <Test_status+0x2f0>)
 800289c:	f7ff fca4 	bl	80021e8 <GetDataFromUartQueue>
 80028a0:	4603      	mov	r3, r0
 80028a2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
        if (data != '\n') // non carriage return
 80028a6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80028aa:	2b0a      	cmp	r3, #10
 80028ac:	d00b      	beq.n	80028c6 <Test_status+0xb6>
        {
            LiDAR_RX_BUFF[LiDAR_RX_Cnt++] = data;
 80028ae:	4b95      	ldr	r3, [pc, #596]	; (8002b04 <Test_status+0x2f4>)
 80028b0:	781b      	ldrb	r3, [r3, #0]
 80028b2:	1c5a      	adds	r2, r3, #1
 80028b4:	b2d1      	uxtb	r1, r2
 80028b6:	4a93      	ldr	r2, [pc, #588]	; (8002b04 <Test_status+0x2f4>)
 80028b8:	7011      	strb	r1, [r2, #0]
 80028ba:	4619      	mov	r1, r3
 80028bc:	4a92      	ldr	r2, [pc, #584]	; (8002b08 <Test_status+0x2f8>)
 80028be:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80028c2:	5453      	strb	r3, [r2, r1]
 80028c4:	e169      	b.n	8002b9a <Test_status+0x38a>
        }
        else // input carriage return
        {
            if (LiDAR_RX_BUFF[LiDAR_RX_Cnt - 4] == 'o' && LiDAR_RX_BUFF[LiDAR_RX_Cnt - 3] == 'k')
 80028c6:	4b8f      	ldr	r3, [pc, #572]	; (8002b04 <Test_status+0x2f4>)
 80028c8:	781b      	ldrb	r3, [r3, #0]
 80028ca:	3b04      	subs	r3, #4
 80028cc:	4a8e      	ldr	r2, [pc, #568]	; (8002b08 <Test_status+0x2f8>)
 80028ce:	5cd3      	ldrb	r3, [r2, r3]
 80028d0:	2b6f      	cmp	r3, #111	; 0x6f
 80028d2:	f040 80a0 	bne.w	8002a16 <Test_status+0x206>
 80028d6:	4b8b      	ldr	r3, [pc, #556]	; (8002b04 <Test_status+0x2f4>)
 80028d8:	781b      	ldrb	r3, [r3, #0]
 80028da:	3b03      	subs	r3, #3
 80028dc:	4a8a      	ldr	r2, [pc, #552]	; (8002b08 <Test_status+0x2f8>)
 80028de:	5cd3      	ldrb	r3, [r2, r3]
 80028e0:	2b6b      	cmp	r3, #107	; 0x6b
 80028e2:	f040 8098 	bne.w	8002a16 <Test_status+0x206>
            {
                if (memcmp(ETH_BUFF, LiDAR_RX_BUFF, 6) == 0)
 80028e6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80028ea:	2206      	movs	r2, #6
 80028ec:	4986      	ldr	r1, [pc, #536]	; (8002b08 <Test_status+0x2f8>)
 80028ee:	4618      	mov	r0, r3
 80028f0:	f004 fff6 	bl	80078e0 <memcmp>
 80028f4:	4603      	mov	r3, r0
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d104      	bne.n	8002904 <Test_status+0xf4>
                {
                    GUI_Protocol_Tx(GUI_COMMAND_ETHERNET, 0x00);
 80028fa:	2100      	movs	r1, #0
 80028fc:	2002      	movs	r0, #2
 80028fe:	f7fe fbb7 	bl	8001070 <GUI_Protocol_Tx>
 8002902:	e07e      	b.n	8002a02 <Test_status+0x1f2>
                }
                else if (memcmp(APD_BUFF, LiDAR_RX_BUFF, 6) == 0)
 8002904:	f107 0320 	add.w	r3, r7, #32
 8002908:	2206      	movs	r2, #6
 800290a:	497f      	ldr	r1, [pc, #508]	; (8002b08 <Test_status+0x2f8>)
 800290c:	4618      	mov	r0, r3
 800290e:	f004 ffe7 	bl	80078e0 <memcmp>
 8002912:	4603      	mov	r3, r0
 8002914:	2b00      	cmp	r3, #0
 8002916:	d104      	bne.n	8002922 <Test_status+0x112>
                {
                    GUI_Protocol_Tx(GUI_COMMAND_APD_BIAS, 0x00);
 8002918:	2100      	movs	r1, #0
 800291a:	2003      	movs	r0, #3
 800291c:	f7fe fba8 	bl	8001070 <GUI_Protocol_Tx>
 8002920:	e06f      	b.n	8002a02 <Test_status+0x1f2>
                }
                else if (memcmp(MOT_BUFF, LiDAR_RX_BUFF, 6) == 0)
 8002922:	f107 0318 	add.w	r3, r7, #24
 8002926:	2206      	movs	r2, #6
 8002928:	4977      	ldr	r1, [pc, #476]	; (8002b08 <Test_status+0x2f8>)
 800292a:	4618      	mov	r0, r3
 800292c:	f004 ffd8 	bl	80078e0 <memcmp>
 8002930:	4603      	mov	r3, r0
 8002932:	2b00      	cmp	r3, #0
 8002934:	d104      	bne.n	8002940 <Test_status+0x130>
                {
                    GUI_Protocol_Tx(GUI_COMMAND_MOT_SPEED, 0x00);
 8002936:	2100      	movs	r1, #0
 8002938:	2004      	movs	r0, #4
 800293a:	f7fe fb99 	bl	8001070 <GUI_Protocol_Tx>
 800293e:	e060      	b.n	8002a02 <Test_status+0x1f2>
                }
                else if (memcmp(ENC_BUFF, LiDAR_RX_BUFF, 6) == 0)
 8002940:	f107 0310 	add.w	r3, r7, #16
 8002944:	2206      	movs	r2, #6
 8002946:	4970      	ldr	r1, [pc, #448]	; (8002b08 <Test_status+0x2f8>)
 8002948:	4618      	mov	r0, r3
 800294a:	f004 ffc9 	bl	80078e0 <memcmp>
 800294e:	4603      	mov	r3, r0
 8002950:	2b00      	cmp	r3, #0
 8002952:	d104      	bne.n	800295e <Test_status+0x14e>
                {
                    GUI_Protocol_Tx(GUI_COMMAND_ENC_CHECK, 0x00);
 8002954:	2100      	movs	r1, #0
 8002956:	2005      	movs	r0, #5
 8002958:	f7fe fb8a 	bl	8001070 <GUI_Protocol_Tx>
 800295c:	e051      	b.n	8002a02 <Test_status+0x1f2>
                }
                else if (memcmp(TDC_INIT_BUFF, LiDAR_RX_BUFF, 6) == 0)
 800295e:	f107 0308 	add.w	r3, r7, #8
 8002962:	2206      	movs	r2, #6
 8002964:	4968      	ldr	r1, [pc, #416]	; (8002b08 <Test_status+0x2f8>)
 8002966:	4618      	mov	r0, r3
 8002968:	f004 ffba 	bl	80078e0 <memcmp>
 800296c:	4603      	mov	r3, r0
 800296e:	2b00      	cmp	r3, #0
 8002970:	d104      	bne.n	800297c <Test_status+0x16c>
                {
                    GUI_Protocol_Tx(GUI_COMMAND_TDC_INIT, 0x00);
 8002972:	2100      	movs	r1, #0
 8002974:	2006      	movs	r0, #6
 8002976:	f7fe fb7b 	bl	8001070 <GUI_Protocol_Tx>
 800297a:	e042      	b.n	8002a02 <Test_status+0x1f2>
                }
                else if (memcmp(TDC_CAL_BUFF, LiDAR_RX_BUFF, 6) == 0)
 800297c:	463b      	mov	r3, r7
 800297e:	2206      	movs	r2, #6
 8002980:	4961      	ldr	r1, [pc, #388]	; (8002b08 <Test_status+0x2f8>)
 8002982:	4618      	mov	r0, r3
 8002984:	f004 ffac 	bl	80078e0 <memcmp>
 8002988:	4603      	mov	r3, r0
 800298a:	2b00      	cmp	r3, #0
 800298c:	d139      	bne.n	8002a02 <Test_status+0x1f2>
                {
                    GUI_Protocol_Tx(GUI_COMMAND_TDC_CAL, 0x00);
 800298e:	2100      	movs	r1, #0
 8002990:	2007      	movs	r0, #7
 8002992:	f7fe fb6d 	bl	8001070 <GUI_Protocol_Tx>
                    g_Status = kStatus_Result;
 8002996:	4b5d      	ldr	r3, [pc, #372]	; (8002b0c <Test_status+0x2fc>)
 8002998:	2206      	movs	r2, #6
 800299a:	701a      	strb	r2, [r3, #0]

                    if (LiDAR_Model == 0x04)
 800299c:	4b5c      	ldr	r3, [pc, #368]	; (8002b10 <Test_status+0x300>)
 800299e:	781b      	ldrb	r3, [r3, #0]
 80029a0:	2b04      	cmp	r3, #4
 80029a2:	d113      	bne.n	80029cc <Test_status+0x1bc>
                    {
                        if (Detect1_Result == 0)
 80029a4:	4b5b      	ldr	r3, [pc, #364]	; (8002b14 <Test_status+0x304>)
 80029a6:	781b      	ldrb	r3, [r3, #0]
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d103      	bne.n	80029b4 <Test_status+0x1a4>
                        {
                            g_Result = kResult_Err_2;
 80029ac:	4b5a      	ldr	r3, [pc, #360]	; (8002b18 <Test_status+0x308>)
 80029ae:	2203      	movs	r2, #3
 80029b0:	701a      	strb	r2, [r3, #0]
 80029b2:	e026      	b.n	8002a02 <Test_status+0x1f2>
                        }
                        else if (Detect3_Result == 0)
 80029b4:	4b59      	ldr	r3, [pc, #356]	; (8002b1c <Test_status+0x30c>)
 80029b6:	781b      	ldrb	r3, [r3, #0]
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d103      	bne.n	80029c4 <Test_status+0x1b4>
                        {
                            g_Result = kResult_Err_4;
 80029bc:	4b56      	ldr	r3, [pc, #344]	; (8002b18 <Test_status+0x308>)
 80029be:	2205      	movs	r2, #5
 80029c0:	701a      	strb	r2, [r3, #0]
 80029c2:	e01e      	b.n	8002a02 <Test_status+0x1f2>
                        }
                        else
                        {
                            g_Result = kResult_Pass;
 80029c4:	4b54      	ldr	r3, [pc, #336]	; (8002b18 <Test_status+0x308>)
 80029c6:	2201      	movs	r2, #1
 80029c8:	701a      	strb	r2, [r3, #0]
 80029ca:	e01a      	b.n	8002a02 <Test_status+0x1f2>
                        }
                    }

                    else
                    {
                        if (Detect1_Result == 0)
 80029cc:	4b51      	ldr	r3, [pc, #324]	; (8002b14 <Test_status+0x304>)
 80029ce:	781b      	ldrb	r3, [r3, #0]
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d103      	bne.n	80029dc <Test_status+0x1cc>
                        {
                            g_Result = kResult_Err_2;
 80029d4:	4b50      	ldr	r3, [pc, #320]	; (8002b18 <Test_status+0x308>)
 80029d6:	2203      	movs	r2, #3
 80029d8:	701a      	strb	r2, [r3, #0]
 80029da:	e012      	b.n	8002a02 <Test_status+0x1f2>
                        }
                        else if (Detect2_Result == 0)
 80029dc:	4b50      	ldr	r3, [pc, #320]	; (8002b20 <Test_status+0x310>)
 80029de:	781b      	ldrb	r3, [r3, #0]
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	d103      	bne.n	80029ec <Test_status+0x1dc>
                        {
                            g_Result = kResult_Err_3;
 80029e4:	4b4c      	ldr	r3, [pc, #304]	; (8002b18 <Test_status+0x308>)
 80029e6:	2204      	movs	r2, #4
 80029e8:	701a      	strb	r2, [r3, #0]
 80029ea:	e00a      	b.n	8002a02 <Test_status+0x1f2>
                        }
                        else if (Detect3_Result == 0)
 80029ec:	4b4b      	ldr	r3, [pc, #300]	; (8002b1c <Test_status+0x30c>)
 80029ee:	781b      	ldrb	r3, [r3, #0]
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d103      	bne.n	80029fc <Test_status+0x1ec>
                        {
                            g_Result = kResult_Err_4;
 80029f4:	4b48      	ldr	r3, [pc, #288]	; (8002b18 <Test_status+0x308>)
 80029f6:	2205      	movs	r2, #5
 80029f8:	701a      	strb	r2, [r3, #0]
 80029fa:	e002      	b.n	8002a02 <Test_status+0x1f2>
                        }
                        else
                        {
                            g_Result = kResult_Pass;
 80029fc:	4b46      	ldr	r3, [pc, #280]	; (8002b18 <Test_status+0x308>)
 80029fe:	2201      	movs	r2, #1
 8002a00:	701a      	strb	r2, [r3, #0]
                    }
                }
                else
                {
                };
                memset(LiDAR_RX_BUFF, 0x00, sizeof(LiDAR_RX_BUFF));
 8002a02:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002a06:	2100      	movs	r1, #0
 8002a08:	483f      	ldr	r0, [pc, #252]	; (8002b08 <Test_status+0x2f8>)
 8002a0a:	f004 ff79 	bl	8007900 <memset>
                LiDAR_RX_Cnt = 0;
 8002a0e:	4b3d      	ldr	r3, [pc, #244]	; (8002b04 <Test_status+0x2f4>)
 8002a10:	2200      	movs	r2, #0
 8002a12:	701a      	strb	r2, [r3, #0]
 8002a14:	e0c1      	b.n	8002b9a <Test_status+0x38a>
            }
            else if (LiDAR_RX_BUFF[LiDAR_RX_Cnt - 4] == 'i' && LiDAR_RX_BUFF[LiDAR_RX_Cnt - 3] == 'l')
 8002a16:	4b3b      	ldr	r3, [pc, #236]	; (8002b04 <Test_status+0x2f4>)
 8002a18:	781b      	ldrb	r3, [r3, #0]
 8002a1a:	3b04      	subs	r3, #4
 8002a1c:	4a3a      	ldr	r2, [pc, #232]	; (8002b08 <Test_status+0x2f8>)
 8002a1e:	5cd3      	ldrb	r3, [r2, r3]
 8002a20:	2b69      	cmp	r3, #105	; 0x69
 8002a22:	f040 80b1 	bne.w	8002b88 <Test_status+0x378>
 8002a26:	4b37      	ldr	r3, [pc, #220]	; (8002b04 <Test_status+0x2f4>)
 8002a28:	781b      	ldrb	r3, [r3, #0]
 8002a2a:	3b03      	subs	r3, #3
 8002a2c:	4a36      	ldr	r2, [pc, #216]	; (8002b08 <Test_status+0x2f8>)
 8002a2e:	5cd3      	ldrb	r3, [r2, r3]
 8002a30:	2b6c      	cmp	r3, #108	; 0x6c
 8002a32:	f040 80a9 	bne.w	8002b88 <Test_status+0x378>
            {
                if (memcmp(ETH_BUFF, LiDAR_RX_BUFF, 6) == 0)
 8002a36:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002a3a:	2206      	movs	r2, #6
 8002a3c:	4932      	ldr	r1, [pc, #200]	; (8002b08 <Test_status+0x2f8>)
 8002a3e:	4618      	mov	r0, r3
 8002a40:	f004 ff4e 	bl	80078e0 <memcmp>
 8002a44:	4603      	mov	r3, r0
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d10a      	bne.n	8002a60 <Test_status+0x250>
                {
                    GUI_Protocol_Tx(GUI_COMMAND_ETHERNET, 0x01);
 8002a4a:	2101      	movs	r1, #1
 8002a4c:	2002      	movs	r0, #2
 8002a4e:	f7fe fb0f 	bl	8001070 <GUI_Protocol_Tx>
                    g_Status = kStatus_Result;
 8002a52:	4b2e      	ldr	r3, [pc, #184]	; (8002b0c <Test_status+0x2fc>)
 8002a54:	2206      	movs	r2, #6
 8002a56:	701a      	strb	r2, [r3, #0]
                    g_Result = kResult_Err_5;
 8002a58:	4b2f      	ldr	r3, [pc, #188]	; (8002b18 <Test_status+0x308>)
 8002a5a:	2206      	movs	r2, #6
 8002a5c:	701a      	strb	r2, [r3, #0]
 8002a5e:	e089      	b.n	8002b74 <Test_status+0x364>
                }
                else if (memcmp(APD_BUFF, LiDAR_RX_BUFF, 6) == 0)
 8002a60:	f107 0320 	add.w	r3, r7, #32
 8002a64:	2206      	movs	r2, #6
 8002a66:	4928      	ldr	r1, [pc, #160]	; (8002b08 <Test_status+0x2f8>)
 8002a68:	4618      	mov	r0, r3
 8002a6a:	f004 ff39 	bl	80078e0 <memcmp>
 8002a6e:	4603      	mov	r3, r0
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d10a      	bne.n	8002a8a <Test_status+0x27a>
                {
                    GUI_Protocol_Tx(GUI_COMMAND_APD_BIAS, 0x01);
 8002a74:	2101      	movs	r1, #1
 8002a76:	2003      	movs	r0, #3
 8002a78:	f7fe fafa 	bl	8001070 <GUI_Protocol_Tx>
                    g_Status = kStatus_Result;
 8002a7c:	4b23      	ldr	r3, [pc, #140]	; (8002b0c <Test_status+0x2fc>)
 8002a7e:	2206      	movs	r2, #6
 8002a80:	701a      	strb	r2, [r3, #0]
                    g_Result = kResult_Err_6;
 8002a82:	4b25      	ldr	r3, [pc, #148]	; (8002b18 <Test_status+0x308>)
 8002a84:	2207      	movs	r2, #7
 8002a86:	701a      	strb	r2, [r3, #0]
 8002a88:	e074      	b.n	8002b74 <Test_status+0x364>
                }
                else if (memcmp(MOT_BUFF, LiDAR_RX_BUFF, 6) == 0)
 8002a8a:	f107 0318 	add.w	r3, r7, #24
 8002a8e:	2206      	movs	r2, #6
 8002a90:	491d      	ldr	r1, [pc, #116]	; (8002b08 <Test_status+0x2f8>)
 8002a92:	4618      	mov	r0, r3
 8002a94:	f004 ff24 	bl	80078e0 <memcmp>
 8002a98:	4603      	mov	r3, r0
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d10a      	bne.n	8002ab4 <Test_status+0x2a4>
                {
                    GUI_Protocol_Tx(GUI_COMMAND_MOT_SPEED, 0x01);
 8002a9e:	2101      	movs	r1, #1
 8002aa0:	2004      	movs	r0, #4
 8002aa2:	f7fe fae5 	bl	8001070 <GUI_Protocol_Tx>
                    g_Status = kStatus_Result;
 8002aa6:	4b19      	ldr	r3, [pc, #100]	; (8002b0c <Test_status+0x2fc>)
 8002aa8:	2206      	movs	r2, #6
 8002aaa:	701a      	strb	r2, [r3, #0]
                    g_Result = kResult_Err_7;
 8002aac:	4b1a      	ldr	r3, [pc, #104]	; (8002b18 <Test_status+0x308>)
 8002aae:	2208      	movs	r2, #8
 8002ab0:	701a      	strb	r2, [r3, #0]
 8002ab2:	e05f      	b.n	8002b74 <Test_status+0x364>
                }
                else if (memcmp(ENC_BUFF, LiDAR_RX_BUFF, 6) == 0)
 8002ab4:	f107 0310 	add.w	r3, r7, #16
 8002ab8:	2206      	movs	r2, #6
 8002aba:	4913      	ldr	r1, [pc, #76]	; (8002b08 <Test_status+0x2f8>)
 8002abc:	4618      	mov	r0, r3
 8002abe:	f004 ff0f 	bl	80078e0 <memcmp>
 8002ac2:	4603      	mov	r3, r0
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d12d      	bne.n	8002b24 <Test_status+0x314>
                {
                    GUI_Protocol_Tx(GUI_COMMAND_ENC_CHECK, 0x01);
 8002ac8:	2101      	movs	r1, #1
 8002aca:	2005      	movs	r0, #5
 8002acc:	f7fe fad0 	bl	8001070 <GUI_Protocol_Tx>
                    g_Status = kStatus_Result;
 8002ad0:	4b0e      	ldr	r3, [pc, #56]	; (8002b0c <Test_status+0x2fc>)
 8002ad2:	2206      	movs	r2, #6
 8002ad4:	701a      	strb	r2, [r3, #0]
                    g_Result = kResult_Err_8;
 8002ad6:	4b10      	ldr	r3, [pc, #64]	; (8002b18 <Test_status+0x308>)
 8002ad8:	2209      	movs	r2, #9
 8002ada:	701a      	strb	r2, [r3, #0]
 8002adc:	e04a      	b.n	8002b74 <Test_status+0x364>
 8002ade:	bf00      	nop
 8002ae0:	080079c8 	.word	0x080079c8
 8002ae4:	080079d0 	.word	0x080079d0
 8002ae8:	080079d8 	.word	0x080079d8
 8002aec:	080079e0 	.word	0x080079e0
 8002af0:	080079e8 	.word	0x080079e8
 8002af4:	080079f0 	.word	0x080079f0
 8002af8:	20000990 	.word	0x20000990
 8002afc:	20000989 	.word	0x20000989
 8002b00:	20000a64 	.word	0x20000a64
 8002b04:	20000988 	.word	0x20000988
 8002b08:	20000888 	.word	0x20000888
 8002b0c:	20000084 	.word	0x20000084
 8002b10:	20000876 	.word	0x20000876
 8002b14:	20000877 	.word	0x20000877
 8002b18:	20000087 	.word	0x20000087
 8002b1c:	20000879 	.word	0x20000879
 8002b20:	20000878 	.word	0x20000878
                }
                else if (memcmp(TDC_INIT_BUFF, LiDAR_RX_BUFF, 6) == 0)
 8002b24:	f107 0308 	add.w	r3, r7, #8
 8002b28:	2206      	movs	r2, #6
 8002b2a:	4924      	ldr	r1, [pc, #144]	; (8002bbc <Test_status+0x3ac>)
 8002b2c:	4618      	mov	r0, r3
 8002b2e:	f004 fed7 	bl	80078e0 <memcmp>
 8002b32:	4603      	mov	r3, r0
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d10a      	bne.n	8002b4e <Test_status+0x33e>
                {
                    GUI_Protocol_Tx(GUI_COMMAND_TDC_INIT, 0x01);
 8002b38:	2101      	movs	r1, #1
 8002b3a:	2006      	movs	r0, #6
 8002b3c:	f7fe fa98 	bl	8001070 <GUI_Protocol_Tx>
                    g_Status = kStatus_Result;
 8002b40:	4b1f      	ldr	r3, [pc, #124]	; (8002bc0 <Test_status+0x3b0>)
 8002b42:	2206      	movs	r2, #6
 8002b44:	701a      	strb	r2, [r3, #0]
                    g_Result = kResult_Err_9;
 8002b46:	4b1f      	ldr	r3, [pc, #124]	; (8002bc4 <Test_status+0x3b4>)
 8002b48:	220a      	movs	r2, #10
 8002b4a:	701a      	strb	r2, [r3, #0]
 8002b4c:	e012      	b.n	8002b74 <Test_status+0x364>
                }
                else if (memcmp(TDC_CAL_BUFF, LiDAR_RX_BUFF, 6) == 0)
 8002b4e:	463b      	mov	r3, r7
 8002b50:	2206      	movs	r2, #6
 8002b52:	491a      	ldr	r1, [pc, #104]	; (8002bbc <Test_status+0x3ac>)
 8002b54:	4618      	mov	r0, r3
 8002b56:	f004 fec3 	bl	80078e0 <memcmp>
 8002b5a:	4603      	mov	r3, r0
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d109      	bne.n	8002b74 <Test_status+0x364>
                {
                    GUI_Protocol_Tx(GUI_COMMAND_TDC_CAL, 0x01);
 8002b60:	2101      	movs	r1, #1
 8002b62:	2007      	movs	r0, #7
 8002b64:	f7fe fa84 	bl	8001070 <GUI_Protocol_Tx>
                    g_Status = kStatus_Result;
 8002b68:	4b15      	ldr	r3, [pc, #84]	; (8002bc0 <Test_status+0x3b0>)
 8002b6a:	2206      	movs	r2, #6
 8002b6c:	701a      	strb	r2, [r3, #0]
                    g_Result = kResult_Err_10;
 8002b6e:	4b15      	ldr	r3, [pc, #84]	; (8002bc4 <Test_status+0x3b4>)
 8002b70:	220b      	movs	r2, #11
 8002b72:	701a      	strb	r2, [r3, #0]
                }
                else
                {
                };
                memset(LiDAR_RX_BUFF, 0x00, sizeof(LiDAR_RX_BUFF));
 8002b74:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002b78:	2100      	movs	r1, #0
 8002b7a:	4810      	ldr	r0, [pc, #64]	; (8002bbc <Test_status+0x3ac>)
 8002b7c:	f004 fec0 	bl	8007900 <memset>
                LiDAR_RX_Cnt = 0;
 8002b80:	4b11      	ldr	r3, [pc, #68]	; (8002bc8 <Test_status+0x3b8>)
 8002b82:	2200      	movs	r2, #0
 8002b84:	701a      	strb	r2, [r3, #0]
 8002b86:	e008      	b.n	8002b9a <Test_status+0x38a>
            }
            else
            {
                memset(LiDAR_RX_BUFF, 0x00, sizeof(LiDAR_RX_BUFF));
 8002b88:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002b8c:	2100      	movs	r1, #0
 8002b8e:	480b      	ldr	r0, [pc, #44]	; (8002bbc <Test_status+0x3ac>)
 8002b90:	f004 feb6 	bl	8007900 <memset>
                LiDAR_RX_Cnt = 0;
 8002b94:	4b0c      	ldr	r3, [pc, #48]	; (8002bc8 <Test_status+0x3b8>)
 8002b96:	2200      	movs	r2, #0
 8002b98:	701a      	strb	r2, [r3, #0]
    while (LiDARQueue.data > 0)
 8002b9a:	4b0c      	ldr	r3, [pc, #48]	; (8002bcc <Test_status+0x3bc>)
 8002b9c:	889b      	ldrh	r3, [r3, #4]
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	f47f ae78 	bne.w	8002894 <Test_status+0x84>
            }
        }
    }
    LL_EXTI_EnableIT_0_31(LL_EXTI_LINE_15);
 8002ba4:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8002ba8:	f7ff fb54 	bl	8002254 <LL_EXTI_EnableIT_0_31>
    HAL_TIM_Base_Stop_IT(&htim2);
 8002bac:	4808      	ldr	r0, [pc, #32]	; (8002bd0 <Test_status+0x3c0>)
 8002bae:	f002 fbb3 	bl	8005318 <HAL_TIM_Base_Stop_IT>
}
 8002bb2:	bf00      	nop
 8002bb4:	3730      	adds	r7, #48	; 0x30
 8002bb6:	46bd      	mov	sp, r7
 8002bb8:	bd80      	pop	{r7, pc}
 8002bba:	bf00      	nop
 8002bbc:	20000888 	.word	0x20000888
 8002bc0:	20000084 	.word	0x20000084
 8002bc4:	20000087 	.word	0x20000087
 8002bc8:	20000988 	.word	0x20000988
 8002bcc:	20000088 	.word	0x20000088
 8002bd0:	20000990 	.word	0x20000990

08002bd4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002bd4:	b480      	push	{r7}
 8002bd6:	b083      	sub	sp, #12
 8002bd8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002bda:	2300      	movs	r3, #0
 8002bdc:	607b      	str	r3, [r7, #4]
 8002bde:	4b10      	ldr	r3, [pc, #64]	; (8002c20 <HAL_MspInit+0x4c>)
 8002be0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002be2:	4a0f      	ldr	r2, [pc, #60]	; (8002c20 <HAL_MspInit+0x4c>)
 8002be4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002be8:	6453      	str	r3, [r2, #68]	; 0x44
 8002bea:	4b0d      	ldr	r3, [pc, #52]	; (8002c20 <HAL_MspInit+0x4c>)
 8002bec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002bee:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002bf2:	607b      	str	r3, [r7, #4]
 8002bf4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002bf6:	2300      	movs	r3, #0
 8002bf8:	603b      	str	r3, [r7, #0]
 8002bfa:	4b09      	ldr	r3, [pc, #36]	; (8002c20 <HAL_MspInit+0x4c>)
 8002bfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bfe:	4a08      	ldr	r2, [pc, #32]	; (8002c20 <HAL_MspInit+0x4c>)
 8002c00:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002c04:	6413      	str	r3, [r2, #64]	; 0x40
 8002c06:	4b06      	ldr	r3, [pc, #24]	; (8002c20 <HAL_MspInit+0x4c>)
 8002c08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c0a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c0e:	603b      	str	r3, [r7, #0]
 8002c10:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002c12:	bf00      	nop
 8002c14:	370c      	adds	r7, #12
 8002c16:	46bd      	mov	sp, r7
 8002c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c1c:	4770      	bx	lr
 8002c1e:	bf00      	nop
 8002c20:	40023800 	.word	0x40023800

08002c24 <LL_EXTI_IsActiveFlag_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_EXTI_IsActiveFlag_0_31(uint32_t ExtiLine)
{
 8002c24:	b480      	push	{r7}
 8002c26:	b083      	sub	sp, #12
 8002c28:	af00      	add	r7, sp, #0
 8002c2a:	6078      	str	r0, [r7, #4]
  return (READ_BIT(EXTI->PR, ExtiLine) == (ExtiLine));
 8002c2c:	4b07      	ldr	r3, [pc, #28]	; (8002c4c <LL_EXTI_IsActiveFlag_0_31+0x28>)
 8002c2e:	695a      	ldr	r2, [r3, #20]
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	4013      	ands	r3, r2
 8002c34:	687a      	ldr	r2, [r7, #4]
 8002c36:	429a      	cmp	r2, r3
 8002c38:	bf0c      	ite	eq
 8002c3a:	2301      	moveq	r3, #1
 8002c3c:	2300      	movne	r3, #0
 8002c3e:	b2db      	uxtb	r3, r3
}
 8002c40:	4618      	mov	r0, r3
 8002c42:	370c      	adds	r7, #12
 8002c44:	46bd      	mov	sp, r7
 8002c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c4a:	4770      	bx	lr
 8002c4c:	40013c00 	.word	0x40013c00

08002c50 <LL_EXTI_ClearFlag_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
 8002c50:	b480      	push	{r7}
 8002c52:	b083      	sub	sp, #12
 8002c54:	af00      	add	r7, sp, #0
 8002c56:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR, ExtiLine);
 8002c58:	4a04      	ldr	r2, [pc, #16]	; (8002c6c <LL_EXTI_ClearFlag_0_31+0x1c>)
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	6153      	str	r3, [r2, #20]
}
 8002c5e:	bf00      	nop
 8002c60:	370c      	adds	r7, #12
 8002c62:	46bd      	mov	sp, r7
 8002c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c68:	4770      	bx	lr
 8002c6a:	bf00      	nop
 8002c6c:	40013c00 	.word	0x40013c00

08002c70 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002c70:	b480      	push	{r7}
 8002c72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002c74:	e7fe      	b.n	8002c74 <NMI_Handler+0x4>

08002c76 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002c76:	b480      	push	{r7}
 8002c78:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002c7a:	e7fe      	b.n	8002c7a <HardFault_Handler+0x4>

08002c7c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002c7c:	b480      	push	{r7}
 8002c7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002c80:	e7fe      	b.n	8002c80 <MemManage_Handler+0x4>

08002c82 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002c82:	b480      	push	{r7}
 8002c84:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002c86:	e7fe      	b.n	8002c86 <BusFault_Handler+0x4>

08002c88 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002c88:	b480      	push	{r7}
 8002c8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002c8c:	e7fe      	b.n	8002c8c <UsageFault_Handler+0x4>

08002c8e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002c8e:	b480      	push	{r7}
 8002c90:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002c92:	bf00      	nop
 8002c94:	46bd      	mov	sp, r7
 8002c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c9a:	4770      	bx	lr

08002c9c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002c9c:	b480      	push	{r7}
 8002c9e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002ca0:	bf00      	nop
 8002ca2:	46bd      	mov	sp, r7
 8002ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca8:	4770      	bx	lr

08002caa <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002caa:	b480      	push	{r7}
 8002cac:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002cae:	bf00      	nop
 8002cb0:	46bd      	mov	sp, r7
 8002cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cb6:	4770      	bx	lr

08002cb8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002cb8:	b580      	push	{r7, lr}
 8002cba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002cbc:	f000 fd20 	bl	8003700 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002cc0:	bf00      	nop
 8002cc2:	bd80      	pop	{r7, pc}

08002cc4 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line 0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8002cc4:	b580      	push	{r7, lr}
 8002cc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */
  switch_check();
 8002cc8:	f000 f8e8 	bl	8002e9c <switch_check>
  /* USER CODE END EXTI0_IRQn 0 */
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_0) != RESET)
 8002ccc:	2001      	movs	r0, #1
 8002cce:	f7ff ffa9 	bl	8002c24 <LL_EXTI_IsActiveFlag_0_31>
 8002cd2:	4603      	mov	r3, r0
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d002      	beq.n	8002cde <EXTI0_IRQHandler+0x1a>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_0);
 8002cd8:	2001      	movs	r0, #1
 8002cda:	f7ff ffb9 	bl	8002c50 <LL_EXTI_ClearFlag_0_31>
    /* USER CODE END LL_EXTI_LINE_0 */
  }
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8002cde:	bf00      	nop
 8002ce0:	bd80      	pop	{r7, pc}
	...

08002ce4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002ce4:	b580      	push	{r7, lr}
 8002ce6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002ce8:	4802      	ldr	r0, [pc, #8]	; (8002cf4 <TIM2_IRQHandler+0x10>)
 8002cea:	f002 fcd5 	bl	8005698 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002cee:	bf00      	nop
 8002cf0:	bd80      	pop	{r7, pc}
 8002cf2:	bf00      	nop
 8002cf4:	20000990 	.word	0x20000990

08002cf8 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002cf8:	b580      	push	{r7, lr}
 8002cfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */
  if (Mode_data == 0) // jig mode
 8002cfc:	4b18      	ldr	r3, [pc, #96]	; (8002d60 <EXTI15_10_IRQHandler+0x68>)
 8002cfe:	781b      	ldrb	r3, [r3, #0]
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d103      	bne.n	8002d0c <EXTI15_10_IRQHandler+0x14>
  {
    g_Status = kStatus_Test;
 8002d04:	4b17      	ldr	r3, [pc, #92]	; (8002d64 <EXTI15_10_IRQHandler+0x6c>)
 8002d06:	2205      	movs	r2, #5
 8002d08:	701a      	strb	r2, [r3, #0]
 8002d0a:	e01b      	b.n	8002d44 <EXTI15_10_IRQHandler+0x4c>
  }
  else // tx mode
  {
    if (tx_start_flag == 0)
 8002d0c:	4b16      	ldr	r3, [pc, #88]	; (8002d68 <EXTI15_10_IRQHandler+0x70>)
 8002d0e:	781b      	ldrb	r3, [r3, #0]
 8002d10:	b2db      	uxtb	r3, r3
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d10b      	bne.n	8002d2e <EXTI15_10_IRQHandler+0x36>
    {
      tx_start_flag = 1;
 8002d16:	4b14      	ldr	r3, [pc, #80]	; (8002d68 <EXTI15_10_IRQHandler+0x70>)
 8002d18:	2201      	movs	r2, #1
 8002d1a:	701a      	strb	r2, [r3, #0]
      __HAL_UART_DISABLE_IT(&hViewer, UART_IT_RXNE);
 8002d1c:	4b13      	ldr	r3, [pc, #76]	; (8002d6c <EXTI15_10_IRQHandler+0x74>)
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	68da      	ldr	r2, [r3, #12]
 8002d22:	4b12      	ldr	r3, [pc, #72]	; (8002d6c <EXTI15_10_IRQHandler+0x74>)
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	f022 0220 	bic.w	r2, r2, #32
 8002d2a:	60da      	str	r2, [r3, #12]
 8002d2c:	e00a      	b.n	8002d44 <EXTI15_10_IRQHandler+0x4c>
    }
    else
    {
      tx_start_flag = 0;
 8002d2e:	4b0e      	ldr	r3, [pc, #56]	; (8002d68 <EXTI15_10_IRQHandler+0x70>)
 8002d30:	2200      	movs	r2, #0
 8002d32:	701a      	strb	r2, [r3, #0]
      __HAL_UART_ENABLE_IT(&hViewer, UART_IT_RXNE);
 8002d34:	4b0d      	ldr	r3, [pc, #52]	; (8002d6c <EXTI15_10_IRQHandler+0x74>)
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	68da      	ldr	r2, [r3, #12]
 8002d3a:	4b0c      	ldr	r3, [pc, #48]	; (8002d6c <EXTI15_10_IRQHandler+0x74>)
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	f042 0220 	orr.w	r2, r2, #32
 8002d42:	60da      	str	r2, [r3, #12]
    }
  }

  /* USER CODE END EXTI15_10_IRQn 0 */
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_15) != RESET)
 8002d44:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8002d48:	f7ff ff6c 	bl	8002c24 <LL_EXTI_IsActiveFlag_0_31>
 8002d4c:	4603      	mov	r3, r0
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d003      	beq.n	8002d5a <EXTI15_10_IRQHandler+0x62>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_15);
 8002d52:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8002d56:	f7ff ff7b 	bl	8002c50 <LL_EXTI_ClearFlag_0_31>
    /* USER CODE END LL_EXTI_LINE_15 */
  }
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002d5a:	bf00      	nop
 8002d5c:	bd80      	pop	{r7, pc}
 8002d5e:	bf00      	nop
 8002d60:	2000098b 	.word	0x2000098b
 8002d64:	20000084 	.word	0x20000084
 8002d68:	2000098a 	.word	0x2000098a
 8002d6c:	20000a20 	.word	0x20000a20

08002d70 <UART5_IRQHandler>:

/**
  * @brief This function handles UART5 global interrupt.
  */
void UART5_IRQHandler(void)
{
 8002d70:	b580      	push	{r7, lr}
 8002d72:	b082      	sub	sp, #8
 8002d74:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART5_IRQn 0 */
  if (g_Status == kStatus_Idle)
 8002d76:	4b13      	ldr	r3, [pc, #76]	; (8002dc4 <UART5_IRQHandler+0x54>)
 8002d78:	781b      	ldrb	r3, [r3, #0]
 8002d7a:	b2db      	uxtb	r3, r3
 8002d7c:	2b04      	cmp	r3, #4
 8002d7e:	d11a      	bne.n	8002db6 <UART5_IRQHandler+0x46>
  {
    if ((__HAL_UART_GET_FLAG(&hViewer, UART_FLAG_RXNE) != RESET))
 8002d80:	4b11      	ldr	r3, [pc, #68]	; (8002dc8 <UART5_IRQHandler+0x58>)
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	f003 0320 	and.w	r3, r3, #32
 8002d8a:	2b20      	cmp	r3, #32
 8002d8c:	d107      	bne.n	8002d9e <UART5_IRQHandler+0x2e>
    {
      PutDataToUartQueue(&hViewer, (uint8_t)(hViewer.Instance->DR & (uint8_t)0x00FF));
 8002d8e:	4b0e      	ldr	r3, [pc, #56]	; (8002dc8 <UART5_IRQHandler+0x58>)
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	685b      	ldr	r3, [r3, #4]
 8002d94:	b2db      	uxtb	r3, r3
 8002d96:	4619      	mov	r1, r3
 8002d98:	480b      	ldr	r0, [pc, #44]	; (8002dc8 <UART5_IRQHandler+0x58>)
 8002d9a:	f7ff f9f1 	bl	8002180 <PutDataToUartQueue>
    }
    __HAL_UART_CLEAR_PEFLAG(&hViewer); /* clear event flag */
 8002d9e:	2300      	movs	r3, #0
 8002da0:	607b      	str	r3, [r7, #4]
 8002da2:	4b09      	ldr	r3, [pc, #36]	; (8002dc8 <UART5_IRQHandler+0x58>)
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	607b      	str	r3, [r7, #4]
 8002daa:	4b07      	ldr	r3, [pc, #28]	; (8002dc8 <UART5_IRQHandler+0x58>)
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	685b      	ldr	r3, [r3, #4]
 8002db0:	607b      	str	r3, [r7, #4]
 8002db2:	687b      	ldr	r3, [r7, #4]
    return;
 8002db4:	e002      	b.n	8002dbc <UART5_IRQHandler+0x4c>
  }
  /* USER CODE END UART5_IRQn 0 */
  HAL_UART_IRQHandler(&huart5);
 8002db6:	4804      	ldr	r0, [pc, #16]	; (8002dc8 <UART5_IRQHandler+0x58>)
 8002db8:	f003 fba8 	bl	800650c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART5_IRQn 1 */

  /* USER CODE END UART5_IRQn 1 */
}
 8002dbc:	3708      	adds	r7, #8
 8002dbe:	46bd      	mov	sp, r7
 8002dc0:	bd80      	pop	{r7, pc}
 8002dc2:	bf00      	nop
 8002dc4:	20000084 	.word	0x20000084
 8002dc8:	20000a20 	.word	0x20000a20

08002dcc <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8002dcc:	b580      	push	{r7, lr}
 8002dce:	b082      	sub	sp, #8
 8002dd0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */
  if ((__HAL_UART_GET_FLAG(&hLiDAR, UART_FLAG_RXNE) != RESET))
 8002dd2:	4b0f      	ldr	r3, [pc, #60]	; (8002e10 <USART6_IRQHandler+0x44>)
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	f003 0320 	and.w	r3, r3, #32
 8002ddc:	2b20      	cmp	r3, #32
 8002dde:	d107      	bne.n	8002df0 <USART6_IRQHandler+0x24>
  {
    PutDataToUartQueue(&hLiDAR, (uint8_t)(hLiDAR.Instance->DR & (uint8_t)0x00FF));
 8002de0:	4b0b      	ldr	r3, [pc, #44]	; (8002e10 <USART6_IRQHandler+0x44>)
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	685b      	ldr	r3, [r3, #4]
 8002de6:	b2db      	uxtb	r3, r3
 8002de8:	4619      	mov	r1, r3
 8002dea:	4809      	ldr	r0, [pc, #36]	; (8002e10 <USART6_IRQHandler+0x44>)
 8002dec:	f7ff f9c8 	bl	8002180 <PutDataToUartQueue>
  }
  __HAL_UART_CLEAR_PEFLAG(&hLiDAR); /* clear event flag */
 8002df0:	2300      	movs	r3, #0
 8002df2:	607b      	str	r3, [r7, #4]
 8002df4:	4b06      	ldr	r3, [pc, #24]	; (8002e10 <USART6_IRQHandler+0x44>)
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	607b      	str	r3, [r7, #4]
 8002dfc:	4b04      	ldr	r3, [pc, #16]	; (8002e10 <USART6_IRQHandler+0x44>)
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	685b      	ldr	r3, [r3, #4]
 8002e02:	607b      	str	r3, [r7, #4]
 8002e04:	687b      	ldr	r3, [r7, #4]
  return;
 8002e06:	bf00      	nop
  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 8002e08:	3708      	adds	r7, #8
 8002e0a:	46bd      	mov	sp, r7
 8002e0c:	bd80      	pop	{r7, pc}
 8002e0e:	bf00      	nop
 8002e10:	20000a64 	.word	0x20000a64

08002e14 <LL_GPIO_SetOutputPin>:
{
 8002e14:	b480      	push	{r7}
 8002e16:	b083      	sub	sp, #12
 8002e18:	af00      	add	r7, sp, #0
 8002e1a:	6078      	str	r0, [r7, #4]
 8002e1c:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	683a      	ldr	r2, [r7, #0]
 8002e22:	619a      	str	r2, [r3, #24]
}
 8002e24:	bf00      	nop
 8002e26:	370c      	adds	r7, #12
 8002e28:	46bd      	mov	sp, r7
 8002e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e2e:	4770      	bx	lr

08002e30 <LL_GPIO_ResetOutputPin>:
{
 8002e30:	b480      	push	{r7}
 8002e32:	b083      	sub	sp, #12
 8002e34:	af00      	add	r7, sp, #0
 8002e36:	6078      	str	r0, [r7, #4]
 8002e38:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 8002e3a:	683b      	ldr	r3, [r7, #0]
 8002e3c:	041a      	lsls	r2, r3, #16
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	619a      	str	r2, [r3, #24]
}
 8002e42:	bf00      	nop
 8002e44:	370c      	adds	r7, #12
 8002e46:	46bd      	mov	sp, r7
 8002e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e4c:	4770      	bx	lr
	...

08002e50 <LL_EXTI_EnableIT_0_31>:
{
 8002e50:	b480      	push	{r7}
 8002e52:	b083      	sub	sp, #12
 8002e54:	af00      	add	r7, sp, #0
 8002e56:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR, ExtiLine);
 8002e58:	4b05      	ldr	r3, [pc, #20]	; (8002e70 <LL_EXTI_EnableIT_0_31+0x20>)
 8002e5a:	681a      	ldr	r2, [r3, #0]
 8002e5c:	4904      	ldr	r1, [pc, #16]	; (8002e70 <LL_EXTI_EnableIT_0_31+0x20>)
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	4313      	orrs	r3, r2
 8002e62:	600b      	str	r3, [r1, #0]
}
 8002e64:	bf00      	nop
 8002e66:	370c      	adds	r7, #12
 8002e68:	46bd      	mov	sp, r7
 8002e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e6e:	4770      	bx	lr
 8002e70:	40013c00 	.word	0x40013c00

08002e74 <LL_EXTI_DisableIT_0_31>:
{
 8002e74:	b480      	push	{r7}
 8002e76:	b083      	sub	sp, #12
 8002e78:	af00      	add	r7, sp, #0
 8002e7a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR, ExtiLine);
 8002e7c:	4b06      	ldr	r3, [pc, #24]	; (8002e98 <LL_EXTI_DisableIT_0_31+0x24>)
 8002e7e:	681a      	ldr	r2, [r3, #0]
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	43db      	mvns	r3, r3
 8002e84:	4904      	ldr	r1, [pc, #16]	; (8002e98 <LL_EXTI_DisableIT_0_31+0x24>)
 8002e86:	4013      	ands	r3, r2
 8002e88:	600b      	str	r3, [r1, #0]
}
 8002e8a:	bf00      	nop
 8002e8c:	370c      	adds	r7, #12
 8002e8e:	46bd      	mov	sp, r7
 8002e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e94:	4770      	bx	lr
 8002e96:	bf00      	nop
 8002e98:	40013c00 	.word	0x40013c00

08002e9c <switch_check>:
#include "switch.h"

uint8_t Mode_data;

void switch_check(void)
{
 8002e9c:	b580      	push	{r7, lr}
 8002e9e:	af00      	add	r7, sp, #0
    if (HAL_GPIO_ReadPin(MODE_SW_GPIO_Port, MODE_SW_Pin)) // factory jig
 8002ea0:	2101      	movs	r1, #1
 8002ea2:	4816      	ldr	r0, [pc, #88]	; (8002efc <switch_check+0x60>)
 8002ea4:	f001 fb94 	bl	80045d0 <HAL_GPIO_ReadPin>
 8002ea8:	4603      	mov	r3, r0
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d014      	beq.n	8002ed8 <switch_check+0x3c>
    {
        Mode_data = 0x00U;
 8002eae:	4b14      	ldr	r3, [pc, #80]	; (8002f00 <switch_check+0x64>)
 8002eb0:	2200      	movs	r2, #0
 8002eb2:	701a      	strb	r2, [r3, #0]
        LL_GPIO_SetOutputPin(BLUE_LED_GPIO_Port, BLUE_LED_Pin);
 8002eb4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002eb8:	4810      	ldr	r0, [pc, #64]	; (8002efc <switch_check+0x60>)
 8002eba:	f7ff ffab 	bl	8002e14 <LL_GPIO_SetOutputPin>
        LL_GPIO_ResetOutputPin(RED_LED_GPIO_Port, RED_LED_Pin);
 8002ebe:	2180      	movs	r1, #128	; 0x80
 8002ec0:	4810      	ldr	r0, [pc, #64]	; (8002f04 <switch_check+0x68>)
 8002ec2:	f7ff ffb5 	bl	8002e30 <LL_GPIO_ResetOutputPin>
        if (connect)
 8002ec6:	4b10      	ldr	r3, [pc, #64]	; (8002f08 <switch_check+0x6c>)
 8002ec8:	781b      	ldrb	r3, [r3, #0]
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d014      	beq.n	8002ef8 <switch_check+0x5c>
        {
            LL_EXTI_DisableIT_0_31(LL_EXTI_LINE_15); // Viewer start button enable only
 8002ece:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8002ed2:	f7ff ffcf 	bl	8002e74 <LL_EXTI_DisableIT_0_31>
        Mode_data = 0x01U;
        LL_GPIO_ResetOutputPin(BLUE_LED_GPIO_Port, BLUE_LED_Pin);
        LL_GPIO_SetOutputPin(RED_LED_GPIO_Port, RED_LED_Pin);
        LL_EXTI_EnableIT_0_31(LL_EXTI_LINE_15);
    }
 8002ed6:	e00f      	b.n	8002ef8 <switch_check+0x5c>
        Mode_data = 0x01U;
 8002ed8:	4b09      	ldr	r3, [pc, #36]	; (8002f00 <switch_check+0x64>)
 8002eda:	2201      	movs	r2, #1
 8002edc:	701a      	strb	r2, [r3, #0]
        LL_GPIO_ResetOutputPin(BLUE_LED_GPIO_Port, BLUE_LED_Pin);
 8002ede:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002ee2:	4806      	ldr	r0, [pc, #24]	; (8002efc <switch_check+0x60>)
 8002ee4:	f7ff ffa4 	bl	8002e30 <LL_GPIO_ResetOutputPin>
        LL_GPIO_SetOutputPin(RED_LED_GPIO_Port, RED_LED_Pin);
 8002ee8:	2180      	movs	r1, #128	; 0x80
 8002eea:	4806      	ldr	r0, [pc, #24]	; (8002f04 <switch_check+0x68>)
 8002eec:	f7ff ff92 	bl	8002e14 <LL_GPIO_SetOutputPin>
        LL_EXTI_EnableIT_0_31(LL_EXTI_LINE_15);
 8002ef0:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8002ef4:	f7ff ffac 	bl	8002e50 <LL_EXTI_EnableIT_0_31>
 8002ef8:	bf00      	nop
 8002efa:	bd80      	pop	{r7, pc}
 8002efc:	40020400 	.word	0x40020400
 8002f00:	2000098b 	.word	0x2000098b
 8002f04:	40020000 	.word	0x40020000
 8002f08:	20000866 	.word	0x20000866

08002f0c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002f0c:	b480      	push	{r7}
 8002f0e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002f10:	4b06      	ldr	r3, [pc, #24]	; (8002f2c <SystemInit+0x20>)
 8002f12:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f16:	4a05      	ldr	r2, [pc, #20]	; (8002f2c <SystemInit+0x20>)
 8002f18:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002f1c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002f20:	bf00      	nop
 8002f22:	46bd      	mov	sp, r7
 8002f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f28:	4770      	bx	lr
 8002f2a:	bf00      	nop
 8002f2c:	e000ed00 	.word	0xe000ed00

08002f30 <LL_GPIO_SetOutputPin>:
{
 8002f30:	b480      	push	{r7}
 8002f32:	b083      	sub	sp, #12
 8002f34:	af00      	add	r7, sp, #0
 8002f36:	6078      	str	r0, [r7, #4]
 8002f38:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	683a      	ldr	r2, [r7, #0]
 8002f3e:	619a      	str	r2, [r3, #24]
}
 8002f40:	bf00      	nop
 8002f42:	370c      	adds	r7, #12
 8002f44:	46bd      	mov	sp, r7
 8002f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f4a:	4770      	bx	lr

08002f4c <LL_GPIO_ResetOutputPin>:
{
 8002f4c:	b480      	push	{r7}
 8002f4e:	b083      	sub	sp, #12
 8002f50:	af00      	add	r7, sp, #0
 8002f52:	6078      	str	r0, [r7, #4]
 8002f54:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 8002f56:	683b      	ldr	r3, [r7, #0]
 8002f58:	041a      	lsls	r2, r3, #16
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	619a      	str	r2, [r3, #24]
}
 8002f5e:	bf00      	nop
 8002f60:	370c      	adds	r7, #12
 8002f62:	46bd      	mov	sp, r7
 8002f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f68:	4770      	bx	lr
	...

08002f6c <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim3;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002f6c:	b580      	push	{r7, lr}
 8002f6e:	b086      	sub	sp, #24
 8002f70:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002f72:	f107 0308 	add.w	r3, r7, #8
 8002f76:	2200      	movs	r2, #0
 8002f78:	601a      	str	r2, [r3, #0]
 8002f7a:	605a      	str	r2, [r3, #4]
 8002f7c:	609a      	str	r2, [r3, #8]
 8002f7e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002f80:	463b      	mov	r3, r7
 8002f82:	2200      	movs	r2, #0
 8002f84:	601a      	str	r2, [r3, #0]
 8002f86:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002f88:	4b1e      	ldr	r3, [pc, #120]	; (8003004 <MX_TIM2_Init+0x98>)
 8002f8a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002f8e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 2500;
 8002f90:	4b1c      	ldr	r3, [pc, #112]	; (8003004 <MX_TIM2_Init+0x98>)
 8002f92:	f640 12c4 	movw	r2, #2500	; 0x9c4
 8002f96:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002f98:	4b1a      	ldr	r3, [pc, #104]	; (8003004 <MX_TIM2_Init+0x98>)
 8002f9a:	2200      	movs	r2, #0
 8002f9c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 2250;
 8002f9e:	4b19      	ldr	r3, [pc, #100]	; (8003004 <MX_TIM2_Init+0x98>)
 8002fa0:	f640 02ca 	movw	r2, #2250	; 0x8ca
 8002fa4:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002fa6:	4b17      	ldr	r3, [pc, #92]	; (8003004 <MX_TIM2_Init+0x98>)
 8002fa8:	2200      	movs	r2, #0
 8002faa:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002fac:	4b15      	ldr	r3, [pc, #84]	; (8003004 <MX_TIM2_Init+0x98>)
 8002fae:	2200      	movs	r2, #0
 8002fb0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002fb2:	4814      	ldr	r0, [pc, #80]	; (8003004 <MX_TIM2_Init+0x98>)
 8002fb4:	f002 f8f0 	bl	8005198 <HAL_TIM_Base_Init>
 8002fb8:	4603      	mov	r3, r0
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d001      	beq.n	8002fc2 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8002fbe:	f7fd ffd1 	bl	8000f64 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002fc2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002fc6:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002fc8:	f107 0308 	add.w	r3, r7, #8
 8002fcc:	4619      	mov	r1, r3
 8002fce:	480d      	ldr	r0, [pc, #52]	; (8003004 <MX_TIM2_Init+0x98>)
 8002fd0:	f002 fd2c 	bl	8005a2c <HAL_TIM_ConfigClockSource>
 8002fd4:	4603      	mov	r3, r0
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d001      	beq.n	8002fde <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8002fda:	f7fd ffc3 	bl	8000f64 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002fde:	2300      	movs	r3, #0
 8002fe0:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002fe2:	2300      	movs	r3, #0
 8002fe4:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002fe6:	463b      	mov	r3, r7
 8002fe8:	4619      	mov	r1, r3
 8002fea:	4806      	ldr	r0, [pc, #24]	; (8003004 <MX_TIM2_Init+0x98>)
 8002fec:	f003 f91e 	bl	800622c <HAL_TIMEx_MasterConfigSynchronization>
 8002ff0:	4603      	mov	r3, r0
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d001      	beq.n	8002ffa <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8002ff6:	f7fd ffb5 	bl	8000f64 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002ffa:	bf00      	nop
 8002ffc:	3718      	adds	r7, #24
 8002ffe:	46bd      	mov	sp, r7
 8003000:	bd80      	pop	{r7, pc}
 8003002:	bf00      	nop
 8003004:	20000990 	.word	0x20000990

08003008 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8003008:	b580      	push	{r7, lr}
 800300a:	b08e      	sub	sp, #56	; 0x38
 800300c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800300e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003012:	2200      	movs	r2, #0
 8003014:	601a      	str	r2, [r3, #0]
 8003016:	605a      	str	r2, [r3, #4]
 8003018:	609a      	str	r2, [r3, #8]
 800301a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800301c:	f107 0320 	add.w	r3, r7, #32
 8003020:	2200      	movs	r2, #0
 8003022:	601a      	str	r2, [r3, #0]
 8003024:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003026:	1d3b      	adds	r3, r7, #4
 8003028:	2200      	movs	r2, #0
 800302a:	601a      	str	r2, [r3, #0]
 800302c:	605a      	str	r2, [r3, #4]
 800302e:	609a      	str	r2, [r3, #8]
 8003030:	60da      	str	r2, [r3, #12]
 8003032:	611a      	str	r2, [r3, #16]
 8003034:	615a      	str	r2, [r3, #20]
 8003036:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8003038:	4b2c      	ldr	r3, [pc, #176]	; (80030ec <MX_TIM3_Init+0xe4>)
 800303a:	4a2d      	ldr	r2, [pc, #180]	; (80030f0 <MX_TIM3_Init+0xe8>)
 800303c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 45-1;
 800303e:	4b2b      	ldr	r3, [pc, #172]	; (80030ec <MX_TIM3_Init+0xe4>)
 8003040:	222c      	movs	r2, #44	; 0x2c
 8003042:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003044:	4b29      	ldr	r3, [pc, #164]	; (80030ec <MX_TIM3_Init+0xe4>)
 8003046:	2200      	movs	r2, #0
 8003048:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 500-1;
 800304a:	4b28      	ldr	r3, [pc, #160]	; (80030ec <MX_TIM3_Init+0xe4>)
 800304c:	f240 12f3 	movw	r2, #499	; 0x1f3
 8003050:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003052:	4b26      	ldr	r3, [pc, #152]	; (80030ec <MX_TIM3_Init+0xe4>)
 8003054:	2200      	movs	r2, #0
 8003056:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003058:	4b24      	ldr	r3, [pc, #144]	; (80030ec <MX_TIM3_Init+0xe4>)
 800305a:	2200      	movs	r2, #0
 800305c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800305e:	4823      	ldr	r0, [pc, #140]	; (80030ec <MX_TIM3_Init+0xe4>)
 8003060:	f002 f89a 	bl	8005198 <HAL_TIM_Base_Init>
 8003064:	4603      	mov	r3, r0
 8003066:	2b00      	cmp	r3, #0
 8003068:	d001      	beq.n	800306e <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 800306a:	f7fd ff7b 	bl	8000f64 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800306e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003072:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8003074:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003078:	4619      	mov	r1, r3
 800307a:	481c      	ldr	r0, [pc, #112]	; (80030ec <MX_TIM3_Init+0xe4>)
 800307c:	f002 fcd6 	bl	8005a2c <HAL_TIM_ConfigClockSource>
 8003080:	4603      	mov	r3, r0
 8003082:	2b00      	cmp	r3, #0
 8003084:	d001      	beq.n	800308a <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8003086:	f7fd ff6d 	bl	8000f64 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800308a:	4818      	ldr	r0, [pc, #96]	; (80030ec <MX_TIM3_Init+0xe4>)
 800308c:	f002 f973 	bl	8005376 <HAL_TIM_PWM_Init>
 8003090:	4603      	mov	r3, r0
 8003092:	2b00      	cmp	r3, #0
 8003094:	d001      	beq.n	800309a <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8003096:	f7fd ff65 	bl	8000f64 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800309a:	2300      	movs	r3, #0
 800309c:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800309e:	2300      	movs	r3, #0
 80030a0:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80030a2:	f107 0320 	add.w	r3, r7, #32
 80030a6:	4619      	mov	r1, r3
 80030a8:	4810      	ldr	r0, [pc, #64]	; (80030ec <MX_TIM3_Init+0xe4>)
 80030aa:	f003 f8bf 	bl	800622c <HAL_TIMEx_MasterConfigSynchronization>
 80030ae:	4603      	mov	r3, r0
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d001      	beq.n	80030b8 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 80030b4:	f7fd ff56 	bl	8000f64 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80030b8:	2360      	movs	r3, #96	; 0x60
 80030ba:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 250-1;
 80030bc:	23f9      	movs	r3, #249	; 0xf9
 80030be:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80030c0:	2300      	movs	r3, #0
 80030c2:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80030c4:	2300      	movs	r3, #0
 80030c6:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80030c8:	1d3b      	adds	r3, r7, #4
 80030ca:	2208      	movs	r2, #8
 80030cc:	4619      	mov	r1, r3
 80030ce:	4807      	ldr	r0, [pc, #28]	; (80030ec <MX_TIM3_Init+0xe4>)
 80030d0:	f002 fbea 	bl	80058a8 <HAL_TIM_PWM_ConfigChannel>
 80030d4:	4603      	mov	r3, r0
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d001      	beq.n	80030de <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 80030da:	f7fd ff43 	bl	8000f64 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80030de:	4803      	ldr	r0, [pc, #12]	; (80030ec <MX_TIM3_Init+0xe4>)
 80030e0:	f000 f864 	bl	80031ac <HAL_TIM_MspPostInit>

}
 80030e4:	bf00      	nop
 80030e6:	3738      	adds	r7, #56	; 0x38
 80030e8:	46bd      	mov	sp, r7
 80030ea:	bd80      	pop	{r7, pc}
 80030ec:	200009d8 	.word	0x200009d8
 80030f0:	40000400 	.word	0x40000400

080030f4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80030f4:	b580      	push	{r7, lr}
 80030f6:	b08a      	sub	sp, #40	; 0x28
 80030f8:	af00      	add	r7, sp, #0
 80030fa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80030fc:	f107 0314 	add.w	r3, r7, #20
 8003100:	2200      	movs	r2, #0
 8003102:	601a      	str	r2, [r3, #0]
 8003104:	605a      	str	r2, [r3, #4]
 8003106:	609a      	str	r2, [r3, #8]
 8003108:	60da      	str	r2, [r3, #12]
 800310a:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM2)
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003114:	d12c      	bne.n	8003170 <HAL_TIM_Base_MspInit+0x7c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003116:	2300      	movs	r3, #0
 8003118:	613b      	str	r3, [r7, #16]
 800311a:	4b21      	ldr	r3, [pc, #132]	; (80031a0 <HAL_TIM_Base_MspInit+0xac>)
 800311c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800311e:	4a20      	ldr	r2, [pc, #128]	; (80031a0 <HAL_TIM_Base_MspInit+0xac>)
 8003120:	f043 0301 	orr.w	r3, r3, #1
 8003124:	6413      	str	r3, [r2, #64]	; 0x40
 8003126:	4b1e      	ldr	r3, [pc, #120]	; (80031a0 <HAL_TIM_Base_MspInit+0xac>)
 8003128:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800312a:	f003 0301 	and.w	r3, r3, #1
 800312e:	613b      	str	r3, [r7, #16]
 8003130:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003132:	2300      	movs	r3, #0
 8003134:	60fb      	str	r3, [r7, #12]
 8003136:	4b1a      	ldr	r3, [pc, #104]	; (80031a0 <HAL_TIM_Base_MspInit+0xac>)
 8003138:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800313a:	4a19      	ldr	r2, [pc, #100]	; (80031a0 <HAL_TIM_Base_MspInit+0xac>)
 800313c:	f043 0302 	orr.w	r3, r3, #2
 8003140:	6313      	str	r3, [r2, #48]	; 0x30
 8003142:	4b17      	ldr	r3, [pc, #92]	; (80031a0 <HAL_TIM_Base_MspInit+0xac>)
 8003144:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003146:	f003 0302 	and.w	r3, r3, #2
 800314a:	60fb      	str	r3, [r7, #12]
 800314c:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PB2     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800314e:	2304      	movs	r3, #4
 8003150:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003152:	2302      	movs	r3, #2
 8003154:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003156:	2300      	movs	r3, #0
 8003158:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800315a:	2300      	movs	r3, #0
 800315c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800315e:	2301      	movs	r3, #1
 8003160:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003162:	f107 0314 	add.w	r3, r7, #20
 8003166:	4619      	mov	r1, r3
 8003168:	480e      	ldr	r0, [pc, #56]	; (80031a4 <HAL_TIM_Base_MspInit+0xb0>)
 800316a:	f001 f89d 	bl	80042a8 <HAL_GPIO_Init>
    __HAL_RCC_TIM3_CLK_ENABLE();
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 800316e:	e012      	b.n	8003196 <HAL_TIM_Base_MspInit+0xa2>
  else if(tim_baseHandle->Instance==TIM3)
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	4a0c      	ldr	r2, [pc, #48]	; (80031a8 <HAL_TIM_Base_MspInit+0xb4>)
 8003176:	4293      	cmp	r3, r2
 8003178:	d10d      	bne.n	8003196 <HAL_TIM_Base_MspInit+0xa2>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800317a:	2300      	movs	r3, #0
 800317c:	60bb      	str	r3, [r7, #8]
 800317e:	4b08      	ldr	r3, [pc, #32]	; (80031a0 <HAL_TIM_Base_MspInit+0xac>)
 8003180:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003182:	4a07      	ldr	r2, [pc, #28]	; (80031a0 <HAL_TIM_Base_MspInit+0xac>)
 8003184:	f043 0302 	orr.w	r3, r3, #2
 8003188:	6413      	str	r3, [r2, #64]	; 0x40
 800318a:	4b05      	ldr	r3, [pc, #20]	; (80031a0 <HAL_TIM_Base_MspInit+0xac>)
 800318c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800318e:	f003 0302 	and.w	r3, r3, #2
 8003192:	60bb      	str	r3, [r7, #8]
 8003194:	68bb      	ldr	r3, [r7, #8]
}
 8003196:	bf00      	nop
 8003198:	3728      	adds	r7, #40	; 0x28
 800319a:	46bd      	mov	sp, r7
 800319c:	bd80      	pop	{r7, pc}
 800319e:	bf00      	nop
 80031a0:	40023800 	.word	0x40023800
 80031a4:	40020400 	.word	0x40020400
 80031a8:	40000400 	.word	0x40000400

080031ac <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80031ac:	b580      	push	{r7, lr}
 80031ae:	b088      	sub	sp, #32
 80031b0:	af00      	add	r7, sp, #0
 80031b2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80031b4:	f107 030c 	add.w	r3, r7, #12
 80031b8:	2200      	movs	r2, #0
 80031ba:	601a      	str	r2, [r3, #0]
 80031bc:	605a      	str	r2, [r3, #4]
 80031be:	609a      	str	r2, [r3, #8]
 80031c0:	60da      	str	r2, [r3, #12]
 80031c2:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM3)
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	4a12      	ldr	r2, [pc, #72]	; (8003214 <HAL_TIM_MspPostInit+0x68>)
 80031ca:	4293      	cmp	r3, r2
 80031cc:	d11e      	bne.n	800320c <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80031ce:	2300      	movs	r3, #0
 80031d0:	60bb      	str	r3, [r7, #8]
 80031d2:	4b11      	ldr	r3, [pc, #68]	; (8003218 <HAL_TIM_MspPostInit+0x6c>)
 80031d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031d6:	4a10      	ldr	r2, [pc, #64]	; (8003218 <HAL_TIM_MspPostInit+0x6c>)
 80031d8:	f043 0304 	orr.w	r3, r3, #4
 80031dc:	6313      	str	r3, [r2, #48]	; 0x30
 80031de:	4b0e      	ldr	r3, [pc, #56]	; (8003218 <HAL_TIM_MspPostInit+0x6c>)
 80031e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031e2:	f003 0304 	and.w	r3, r3, #4
 80031e6:	60bb      	str	r3, [r7, #8]
 80031e8:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PC8     ------> TIM3_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80031ea:	f44f 7380 	mov.w	r3, #256	; 0x100
 80031ee:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80031f0:	2302      	movs	r3, #2
 80031f2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031f4:	2300      	movs	r3, #0
 80031f6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80031f8:	2300      	movs	r3, #0
 80031fa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80031fc:	2302      	movs	r3, #2
 80031fe:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003200:	f107 030c 	add.w	r3, r7, #12
 8003204:	4619      	mov	r1, r3
 8003206:	4805      	ldr	r0, [pc, #20]	; (800321c <HAL_TIM_MspPostInit+0x70>)
 8003208:	f001 f84e 	bl	80042a8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 800320c:	bf00      	nop
 800320e:	3720      	adds	r7, #32
 8003210:	46bd      	mov	sp, r7
 8003212:	bd80      	pop	{r7, pc}
 8003214:	40000400 	.word	0x40000400
 8003218:	40023800 	.word	0x40023800
 800321c:	40020800 	.word	0x40020800

08003220 <HAL_TIM_PeriodElapsedCallback>:
  }
}

/* USER CODE BEGIN 1 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003220:	b580      	push	{r7, lr}
 8003222:	b082      	sub	sp, #8
 8003224:	af00      	add	r7, sp, #0
 8003226:	6078      	str	r0, [r7, #4]
  if (htim->Instance == TIM2)
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003230:	f040 80de 	bne.w	80033f0 <HAL_TIM_PeriodElapsedCallback+0x1d0>
  {
    switch (loading_count)
 8003234:	4b71      	ldr	r3, [pc, #452]	; (80033fc <HAL_TIM_PeriodElapsedCallback+0x1dc>)
 8003236:	781b      	ldrb	r3, [r3, #0]
 8003238:	b2db      	uxtb	r3, r3
 800323a:	2b0b      	cmp	r3, #11
 800323c:	f200 80d9 	bhi.w	80033f2 <HAL_TIM_PeriodElapsedCallback+0x1d2>
 8003240:	a201      	add	r2, pc, #4	; (adr r2, 8003248 <HAL_TIM_PeriodElapsedCallback+0x28>)
 8003242:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003246:	bf00      	nop
 8003248:	08003279 	.word	0x08003279
 800324c:	0800329b 	.word	0x0800329b
 8003250:	080032b3 	.word	0x080032b3
 8003254:	080032cd 	.word	0x080032cd
 8003258:	080032ef 	.word	0x080032ef
 800325c:	08003313 	.word	0x08003313
 8003260:	08003339 	.word	0x08003339
 8003264:	08003353 	.word	0x08003353
 8003268:	0800336b 	.word	0x0800336b
 800326c:	08003385 	.word	0x08003385
 8003270:	080033ab 	.word	0x080033ab
 8003274:	080033cf 	.word	0x080033cf
    {
    case 0:
      LL_GPIO_SetOutputPin(FND1_SIG_GPIO_Port, FND1_SIG_Pin);
 8003278:	2104      	movs	r1, #4
 800327a:	4861      	ldr	r0, [pc, #388]	; (8003400 <HAL_TIM_PeriodElapsedCallback+0x1e0>)
 800327c:	f7ff fe58 	bl	8002f30 <LL_GPIO_SetOutputPin>
      LL_GPIO_ResetOutputPin(FND_A_GPIO_Port, FND_A_Pin);
 8003280:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003284:	485e      	ldr	r0, [pc, #376]	; (8003400 <HAL_TIM_PeriodElapsedCallback+0x1e0>)
 8003286:	f7ff fe61 	bl	8002f4c <LL_GPIO_ResetOutputPin>
      LL_GPIO_SetOutputPin(FND_F_GPIO_Port, FND_F_Pin);
 800328a:	2101      	movs	r1, #1
 800328c:	485c      	ldr	r0, [pc, #368]	; (8003400 <HAL_TIM_PeriodElapsedCallback+0x1e0>)
 800328e:	f7ff fe4f 	bl	8002f30 <LL_GPIO_SetOutputPin>
      loading_count = 1;
 8003292:	4b5a      	ldr	r3, [pc, #360]	; (80033fc <HAL_TIM_PeriodElapsedCallback+0x1dc>)
 8003294:	2201      	movs	r2, #1
 8003296:	701a      	strb	r2, [r3, #0]
      break;
 8003298:	e0ab      	b.n	80033f2 <HAL_TIM_PeriodElapsedCallback+0x1d2>

    case 1:
      LL_GPIO_ResetOutputPin(FND_F_GPIO_Port, FND_F_Pin);
 800329a:	2101      	movs	r1, #1
 800329c:	4858      	ldr	r0, [pc, #352]	; (8003400 <HAL_TIM_PeriodElapsedCallback+0x1e0>)
 800329e:	f7ff fe55 	bl	8002f4c <LL_GPIO_ResetOutputPin>
      LL_GPIO_SetOutputPin(FND_E_GPIO_Port, FND_E_Pin);
 80032a2:	2102      	movs	r1, #2
 80032a4:	4856      	ldr	r0, [pc, #344]	; (8003400 <HAL_TIM_PeriodElapsedCallback+0x1e0>)
 80032a6:	f7ff fe43 	bl	8002f30 <LL_GPIO_SetOutputPin>
      loading_count = 2;
 80032aa:	4b54      	ldr	r3, [pc, #336]	; (80033fc <HAL_TIM_PeriodElapsedCallback+0x1dc>)
 80032ac:	2202      	movs	r2, #2
 80032ae:	701a      	strb	r2, [r3, #0]
      break;
 80032b0:	e09f      	b.n	80033f2 <HAL_TIM_PeriodElapsedCallback+0x1d2>

    case 2:
      LL_GPIO_ResetOutputPin(FND_E_GPIO_Port, FND_E_Pin);
 80032b2:	2102      	movs	r1, #2
 80032b4:	4852      	ldr	r0, [pc, #328]	; (8003400 <HAL_TIM_PeriodElapsedCallback+0x1e0>)
 80032b6:	f7ff fe49 	bl	8002f4c <LL_GPIO_ResetOutputPin>
      LL_GPIO_SetOutputPin(FND_D_GPIO_Port, FND_D_Pin);
 80032ba:	f44f 7180 	mov.w	r1, #256	; 0x100
 80032be:	4851      	ldr	r0, [pc, #324]	; (8003404 <HAL_TIM_PeriodElapsedCallback+0x1e4>)
 80032c0:	f7ff fe36 	bl	8002f30 <LL_GPIO_SetOutputPin>
      loading_count = 3;
 80032c4:	4b4d      	ldr	r3, [pc, #308]	; (80033fc <HAL_TIM_PeriodElapsedCallback+0x1dc>)
 80032c6:	2203      	movs	r2, #3
 80032c8:	701a      	strb	r2, [r3, #0]
      break;
 80032ca:	e092      	b.n	80033f2 <HAL_TIM_PeriodElapsedCallback+0x1d2>

    case 3:
      LL_GPIO_ResetOutputPin(FND1_SIG_GPIO_Port, FND1_SIG_Pin);
 80032cc:	2104      	movs	r1, #4
 80032ce:	484c      	ldr	r0, [pc, #304]	; (8003400 <HAL_TIM_PeriodElapsedCallback+0x1e0>)
 80032d0:	f7ff fe3c 	bl	8002f4c <LL_GPIO_ResetOutputPin>
      LL_GPIO_SetOutputPin(FND2_SIG_GPIO_Port, FND2_SIG_Pin);
 80032d4:	2120      	movs	r1, #32
 80032d6:	484b      	ldr	r0, [pc, #300]	; (8003404 <HAL_TIM_PeriodElapsedCallback+0x1e4>)
 80032d8:	f7ff fe2a 	bl	8002f30 <LL_GPIO_SetOutputPin>
      LL_GPIO_SetOutputPin(FND_D_GPIO_Port, FND_D_Pin);
 80032dc:	f44f 7180 	mov.w	r1, #256	; 0x100
 80032e0:	4848      	ldr	r0, [pc, #288]	; (8003404 <HAL_TIM_PeriodElapsedCallback+0x1e4>)
 80032e2:	f7ff fe25 	bl	8002f30 <LL_GPIO_SetOutputPin>
      loading_count = 4;
 80032e6:	4b45      	ldr	r3, [pc, #276]	; (80033fc <HAL_TIM_PeriodElapsedCallback+0x1dc>)
 80032e8:	2204      	movs	r2, #4
 80032ea:	701a      	strb	r2, [r3, #0]
      break;
 80032ec:	e081      	b.n	80033f2 <HAL_TIM_PeriodElapsedCallback+0x1d2>

    case 4:
      LL_GPIO_ResetOutputPin(FND2_SIG_GPIO_Port, FND2_SIG_Pin);
 80032ee:	2120      	movs	r1, #32
 80032f0:	4844      	ldr	r0, [pc, #272]	; (8003404 <HAL_TIM_PeriodElapsedCallback+0x1e4>)
 80032f2:	f7ff fe2b 	bl	8002f4c <LL_GPIO_ResetOutputPin>
      LL_GPIO_SetOutputPin(FND3_SIG_GPIO_Port, FND3_SIG_Pin);
 80032f6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80032fa:	4841      	ldr	r0, [pc, #260]	; (8003400 <HAL_TIM_PeriodElapsedCallback+0x1e0>)
 80032fc:	f7ff fe18 	bl	8002f30 <LL_GPIO_SetOutputPin>
      LL_GPIO_SetOutputPin(FND_D_GPIO_Port, FND_D_Pin);
 8003300:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003304:	483f      	ldr	r0, [pc, #252]	; (8003404 <HAL_TIM_PeriodElapsedCallback+0x1e4>)
 8003306:	f7ff fe13 	bl	8002f30 <LL_GPIO_SetOutputPin>
      loading_count = 5;
 800330a:	4b3c      	ldr	r3, [pc, #240]	; (80033fc <HAL_TIM_PeriodElapsedCallback+0x1dc>)
 800330c:	2205      	movs	r2, #5
 800330e:	701a      	strb	r2, [r3, #0]
      break;
 8003310:	e06f      	b.n	80033f2 <HAL_TIM_PeriodElapsedCallback+0x1d2>

    case 5:
      LL_GPIO_ResetOutputPin(FND3_SIG_GPIO_Port, FND3_SIG_Pin);
 8003312:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003316:	483a      	ldr	r0, [pc, #232]	; (8003400 <HAL_TIM_PeriodElapsedCallback+0x1e0>)
 8003318:	f7ff fe18 	bl	8002f4c <LL_GPIO_ResetOutputPin>
      LL_GPIO_SetOutputPin(FND4_SIG_GPIO_Port, FND4_SIG_Pin);
 800331c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003320:	4837      	ldr	r0, [pc, #220]	; (8003400 <HAL_TIM_PeriodElapsedCallback+0x1e0>)
 8003322:	f7ff fe05 	bl	8002f30 <LL_GPIO_SetOutputPin>
      LL_GPIO_SetOutputPin(FND_D_GPIO_Port, FND_D_Pin);
 8003326:	f44f 7180 	mov.w	r1, #256	; 0x100
 800332a:	4836      	ldr	r0, [pc, #216]	; (8003404 <HAL_TIM_PeriodElapsedCallback+0x1e4>)
 800332c:	f7ff fe00 	bl	8002f30 <LL_GPIO_SetOutputPin>
      loading_count = 6;
 8003330:	4b32      	ldr	r3, [pc, #200]	; (80033fc <HAL_TIM_PeriodElapsedCallback+0x1dc>)
 8003332:	2206      	movs	r2, #6
 8003334:	701a      	strb	r2, [r3, #0]
      break;
 8003336:	e05c      	b.n	80033f2 <HAL_TIM_PeriodElapsedCallback+0x1d2>

    case 6:
      LL_GPIO_ResetOutputPin(FND_D_GPIO_Port, FND_D_Pin);
 8003338:	f44f 7180 	mov.w	r1, #256	; 0x100
 800333c:	4831      	ldr	r0, [pc, #196]	; (8003404 <HAL_TIM_PeriodElapsedCallback+0x1e4>)
 800333e:	f7ff fe05 	bl	8002f4c <LL_GPIO_ResetOutputPin>
      LL_GPIO_SetOutputPin(FND_C_GPIO_Port, FND_C_Pin);
 8003342:	2140      	movs	r1, #64	; 0x40
 8003344:	482f      	ldr	r0, [pc, #188]	; (8003404 <HAL_TIM_PeriodElapsedCallback+0x1e4>)
 8003346:	f7ff fdf3 	bl	8002f30 <LL_GPIO_SetOutputPin>
      loading_count = 7;
 800334a:	4b2c      	ldr	r3, [pc, #176]	; (80033fc <HAL_TIM_PeriodElapsedCallback+0x1dc>)
 800334c:	2207      	movs	r2, #7
 800334e:	701a      	strb	r2, [r3, #0]
      break;
 8003350:	e04f      	b.n	80033f2 <HAL_TIM_PeriodElapsedCallback+0x1d2>

    case 7:
      LL_GPIO_ResetOutputPin(FND_C_GPIO_Port, FND_C_Pin);
 8003352:	2140      	movs	r1, #64	; 0x40
 8003354:	482b      	ldr	r0, [pc, #172]	; (8003404 <HAL_TIM_PeriodElapsedCallback+0x1e4>)
 8003356:	f7ff fdf9 	bl	8002f4c <LL_GPIO_ResetOutputPin>
      LL_GPIO_SetOutputPin(FND_B_GPIO_Port, FND_B_Pin);
 800335a:	2180      	movs	r1, #128	; 0x80
 800335c:	4829      	ldr	r0, [pc, #164]	; (8003404 <HAL_TIM_PeriodElapsedCallback+0x1e4>)
 800335e:	f7ff fde7 	bl	8002f30 <LL_GPIO_SetOutputPin>
      loading_count = 8;
 8003362:	4b26      	ldr	r3, [pc, #152]	; (80033fc <HAL_TIM_PeriodElapsedCallback+0x1dc>)
 8003364:	2208      	movs	r2, #8
 8003366:	701a      	strb	r2, [r3, #0]
      break;
 8003368:	e043      	b.n	80033f2 <HAL_TIM_PeriodElapsedCallback+0x1d2>

    case 8:
      LL_GPIO_ResetOutputPin(FND_B_GPIO_Port, FND_B_Pin);
 800336a:	2180      	movs	r1, #128	; 0x80
 800336c:	4825      	ldr	r0, [pc, #148]	; (8003404 <HAL_TIM_PeriodElapsedCallback+0x1e4>)
 800336e:	f7ff fded 	bl	8002f4c <LL_GPIO_ResetOutputPin>
      LL_GPIO_SetOutputPin(FND_A_GPIO_Port, FND_A_Pin);
 8003372:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003376:	4822      	ldr	r0, [pc, #136]	; (8003400 <HAL_TIM_PeriodElapsedCallback+0x1e0>)
 8003378:	f7ff fdda 	bl	8002f30 <LL_GPIO_SetOutputPin>
      loading_count = 9;
 800337c:	4b1f      	ldr	r3, [pc, #124]	; (80033fc <HAL_TIM_PeriodElapsedCallback+0x1dc>)
 800337e:	2209      	movs	r2, #9
 8003380:	701a      	strb	r2, [r3, #0]
      break;
 8003382:	e036      	b.n	80033f2 <HAL_TIM_PeriodElapsedCallback+0x1d2>

    case 9:
      LL_GPIO_ResetOutputPin(FND4_SIG_GPIO_Port, FND4_SIG_Pin);
 8003384:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003388:	481d      	ldr	r0, [pc, #116]	; (8003400 <HAL_TIM_PeriodElapsedCallback+0x1e0>)
 800338a:	f7ff fddf 	bl	8002f4c <LL_GPIO_ResetOutputPin>
      LL_GPIO_SetOutputPin(FND3_SIG_GPIO_Port, FND3_SIG_Pin);
 800338e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003392:	481b      	ldr	r0, [pc, #108]	; (8003400 <HAL_TIM_PeriodElapsedCallback+0x1e0>)
 8003394:	f7ff fdcc 	bl	8002f30 <LL_GPIO_SetOutputPin>
      LL_GPIO_SetOutputPin(FND_A_GPIO_Port, FND_A_Pin);
 8003398:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800339c:	4818      	ldr	r0, [pc, #96]	; (8003400 <HAL_TIM_PeriodElapsedCallback+0x1e0>)
 800339e:	f7ff fdc7 	bl	8002f30 <LL_GPIO_SetOutputPin>
      loading_count = 10;
 80033a2:	4b16      	ldr	r3, [pc, #88]	; (80033fc <HAL_TIM_PeriodElapsedCallback+0x1dc>)
 80033a4:	220a      	movs	r2, #10
 80033a6:	701a      	strb	r2, [r3, #0]
      break;
 80033a8:	e023      	b.n	80033f2 <HAL_TIM_PeriodElapsedCallback+0x1d2>

    case 10:
      LL_GPIO_ResetOutputPin(FND3_SIG_GPIO_Port, FND3_SIG_Pin);
 80033aa:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80033ae:	4814      	ldr	r0, [pc, #80]	; (8003400 <HAL_TIM_PeriodElapsedCallback+0x1e0>)
 80033b0:	f7ff fdcc 	bl	8002f4c <LL_GPIO_ResetOutputPin>
      LL_GPIO_SetOutputPin(FND2_SIG_GPIO_Port, FND2_SIG_Pin);
 80033b4:	2120      	movs	r1, #32
 80033b6:	4813      	ldr	r0, [pc, #76]	; (8003404 <HAL_TIM_PeriodElapsedCallback+0x1e4>)
 80033b8:	f7ff fdba 	bl	8002f30 <LL_GPIO_SetOutputPin>
      LL_GPIO_SetOutputPin(FND_A_GPIO_Port, FND_A_Pin);
 80033bc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80033c0:	480f      	ldr	r0, [pc, #60]	; (8003400 <HAL_TIM_PeriodElapsedCallback+0x1e0>)
 80033c2:	f7ff fdb5 	bl	8002f30 <LL_GPIO_SetOutputPin>
      loading_count = 11;
 80033c6:	4b0d      	ldr	r3, [pc, #52]	; (80033fc <HAL_TIM_PeriodElapsedCallback+0x1dc>)
 80033c8:	220b      	movs	r2, #11
 80033ca:	701a      	strb	r2, [r3, #0]
      break;
 80033cc:	e011      	b.n	80033f2 <HAL_TIM_PeriodElapsedCallback+0x1d2>

    case 11:
      LL_GPIO_ResetOutputPin(FND2_SIG_GPIO_Port, FND2_SIG_Pin);
 80033ce:	2120      	movs	r1, #32
 80033d0:	480c      	ldr	r0, [pc, #48]	; (8003404 <HAL_TIM_PeriodElapsedCallback+0x1e4>)
 80033d2:	f7ff fdbb 	bl	8002f4c <LL_GPIO_ResetOutputPin>
      LL_GPIO_SetOutputPin(FND1_SIG_GPIO_Port, FND1_SIG_Pin);
 80033d6:	2104      	movs	r1, #4
 80033d8:	4809      	ldr	r0, [pc, #36]	; (8003400 <HAL_TIM_PeriodElapsedCallback+0x1e0>)
 80033da:	f7ff fda9 	bl	8002f30 <LL_GPIO_SetOutputPin>
      LL_GPIO_SetOutputPin(FND_A_GPIO_Port, FND_A_Pin);
 80033de:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80033e2:	4807      	ldr	r0, [pc, #28]	; (8003400 <HAL_TIM_PeriodElapsedCallback+0x1e0>)
 80033e4:	f7ff fda4 	bl	8002f30 <LL_GPIO_SetOutputPin>
      loading_count = 0;
 80033e8:	4b04      	ldr	r3, [pc, #16]	; (80033fc <HAL_TIM_PeriodElapsedCallback+0x1dc>)
 80033ea:	2200      	movs	r2, #0
 80033ec:	701a      	strb	r2, [r3, #0]
      break;
 80033ee:	e000      	b.n	80033f2 <HAL_TIM_PeriodElapsedCallback+0x1d2>
    }
  }
 80033f0:	bf00      	nop
}
 80033f2:	bf00      	nop
 80033f4:	3708      	adds	r7, #8
 80033f6:	46bd      	mov	sp, r7
 80033f8:	bd80      	pop	{r7, pc}
 80033fa:	bf00      	nop
 80033fc:	2000098c 	.word	0x2000098c
 8003400:	40020800 	.word	0x40020800
 8003404:	40020400 	.word	0x40020400

08003408 <MX_UART5_Init>:
UART_HandleTypeDef huart5;
UART_HandleTypeDef huart6;

/* UART5 init function */
void MX_UART5_Init(void)
{
 8003408:	b580      	push	{r7, lr}
 800340a:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 800340c:	4b11      	ldr	r3, [pc, #68]	; (8003454 <MX_UART5_Init+0x4c>)
 800340e:	4a12      	ldr	r2, [pc, #72]	; (8003458 <MX_UART5_Init+0x50>)
 8003410:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 115200;
 8003412:	4b10      	ldr	r3, [pc, #64]	; (8003454 <MX_UART5_Init+0x4c>)
 8003414:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003418:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 800341a:	4b0e      	ldr	r3, [pc, #56]	; (8003454 <MX_UART5_Init+0x4c>)
 800341c:	2200      	movs	r2, #0
 800341e:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8003420:	4b0c      	ldr	r3, [pc, #48]	; (8003454 <MX_UART5_Init+0x4c>)
 8003422:	2200      	movs	r2, #0
 8003424:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 8003426:	4b0b      	ldr	r3, [pc, #44]	; (8003454 <MX_UART5_Init+0x4c>)
 8003428:	2200      	movs	r2, #0
 800342a:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 800342c:	4b09      	ldr	r3, [pc, #36]	; (8003454 <MX_UART5_Init+0x4c>)
 800342e:	220c      	movs	r2, #12
 8003430:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003432:	4b08      	ldr	r3, [pc, #32]	; (8003454 <MX_UART5_Init+0x4c>)
 8003434:	2200      	movs	r2, #0
 8003436:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8003438:	4b06      	ldr	r3, [pc, #24]	; (8003454 <MX_UART5_Init+0x4c>)
 800343a:	2200      	movs	r2, #0
 800343c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart5) != HAL_OK)
 800343e:	4805      	ldr	r0, [pc, #20]	; (8003454 <MX_UART5_Init+0x4c>)
 8003440:	f002 ff84 	bl	800634c <HAL_UART_Init>
 8003444:	4603      	mov	r3, r0
 8003446:	2b00      	cmp	r3, #0
 8003448:	d001      	beq.n	800344e <MX_UART5_Init+0x46>
  {
    Error_Handler();
 800344a:	f7fd fd8b 	bl	8000f64 <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 800344e:	bf00      	nop
 8003450:	bd80      	pop	{r7, pc}
 8003452:	bf00      	nop
 8003454:	20000a20 	.word	0x20000a20
 8003458:	40005000 	.word	0x40005000

0800345c <MX_USART6_UART_Init>:
/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 800345c:	b580      	push	{r7, lr}
 800345e:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8003460:	4b11      	ldr	r3, [pc, #68]	; (80034a8 <MX_USART6_UART_Init+0x4c>)
 8003462:	4a12      	ldr	r2, [pc, #72]	; (80034ac <MX_USART6_UART_Init+0x50>)
 8003464:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 921600;
 8003466:	4b10      	ldr	r3, [pc, #64]	; (80034a8 <MX_USART6_UART_Init+0x4c>)
 8003468:	f44f 2261 	mov.w	r2, #921600	; 0xe1000
 800346c:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 800346e:	4b0e      	ldr	r3, [pc, #56]	; (80034a8 <MX_USART6_UART_Init+0x4c>)
 8003470:	2200      	movs	r2, #0
 8003472:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8003474:	4b0c      	ldr	r3, [pc, #48]	; (80034a8 <MX_USART6_UART_Init+0x4c>)
 8003476:	2200      	movs	r2, #0
 8003478:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 800347a:	4b0b      	ldr	r3, [pc, #44]	; (80034a8 <MX_USART6_UART_Init+0x4c>)
 800347c:	2200      	movs	r2, #0
 800347e:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8003480:	4b09      	ldr	r3, [pc, #36]	; (80034a8 <MX_USART6_UART_Init+0x4c>)
 8003482:	220c      	movs	r2, #12
 8003484:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003486:	4b08      	ldr	r3, [pc, #32]	; (80034a8 <MX_USART6_UART_Init+0x4c>)
 8003488:	2200      	movs	r2, #0
 800348a:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 800348c:	4b06      	ldr	r3, [pc, #24]	; (80034a8 <MX_USART6_UART_Init+0x4c>)
 800348e:	2200      	movs	r2, #0
 8003490:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8003492:	4805      	ldr	r0, [pc, #20]	; (80034a8 <MX_USART6_UART_Init+0x4c>)
 8003494:	f002 ff5a 	bl	800634c <HAL_UART_Init>
 8003498:	4603      	mov	r3, r0
 800349a:	2b00      	cmp	r3, #0
 800349c:	d001      	beq.n	80034a2 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 800349e:	f7fd fd61 	bl	8000f64 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 80034a2:	bf00      	nop
 80034a4:	bd80      	pop	{r7, pc}
 80034a6:	bf00      	nop
 80034a8:	20000a64 	.word	0x20000a64
 80034ac:	40011400 	.word	0x40011400

080034b0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80034b0:	b580      	push	{r7, lr}
 80034b2:	b08c      	sub	sp, #48	; 0x30
 80034b4:	af00      	add	r7, sp, #0
 80034b6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80034b8:	f107 031c 	add.w	r3, r7, #28
 80034bc:	2200      	movs	r2, #0
 80034be:	601a      	str	r2, [r3, #0]
 80034c0:	605a      	str	r2, [r3, #4]
 80034c2:	609a      	str	r2, [r3, #8]
 80034c4:	60da      	str	r2, [r3, #12]
 80034c6:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==UART5)
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	4a49      	ldr	r2, [pc, #292]	; (80035f4 <HAL_UART_MspInit+0x144>)
 80034ce:	4293      	cmp	r3, r2
 80034d0:	d153      	bne.n	800357a <HAL_UART_MspInit+0xca>
  {
  /* USER CODE BEGIN UART5_MspInit 0 */

  /* USER CODE END UART5_MspInit 0 */
    /* UART5 clock enable */
    __HAL_RCC_UART5_CLK_ENABLE();
 80034d2:	2300      	movs	r3, #0
 80034d4:	61bb      	str	r3, [r7, #24]
 80034d6:	4b48      	ldr	r3, [pc, #288]	; (80035f8 <HAL_UART_MspInit+0x148>)
 80034d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034da:	4a47      	ldr	r2, [pc, #284]	; (80035f8 <HAL_UART_MspInit+0x148>)
 80034dc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80034e0:	6413      	str	r3, [r2, #64]	; 0x40
 80034e2:	4b45      	ldr	r3, [pc, #276]	; (80035f8 <HAL_UART_MspInit+0x148>)
 80034e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034e6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80034ea:	61bb      	str	r3, [r7, #24]
 80034ec:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80034ee:	2300      	movs	r3, #0
 80034f0:	617b      	str	r3, [r7, #20]
 80034f2:	4b41      	ldr	r3, [pc, #260]	; (80035f8 <HAL_UART_MspInit+0x148>)
 80034f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034f6:	4a40      	ldr	r2, [pc, #256]	; (80035f8 <HAL_UART_MspInit+0x148>)
 80034f8:	f043 0304 	orr.w	r3, r3, #4
 80034fc:	6313      	str	r3, [r2, #48]	; 0x30
 80034fe:	4b3e      	ldr	r3, [pc, #248]	; (80035f8 <HAL_UART_MspInit+0x148>)
 8003500:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003502:	f003 0304 	and.w	r3, r3, #4
 8003506:	617b      	str	r3, [r7, #20]
 8003508:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800350a:	2300      	movs	r3, #0
 800350c:	613b      	str	r3, [r7, #16]
 800350e:	4b3a      	ldr	r3, [pc, #232]	; (80035f8 <HAL_UART_MspInit+0x148>)
 8003510:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003512:	4a39      	ldr	r2, [pc, #228]	; (80035f8 <HAL_UART_MspInit+0x148>)
 8003514:	f043 0308 	orr.w	r3, r3, #8
 8003518:	6313      	str	r3, [r2, #48]	; 0x30
 800351a:	4b37      	ldr	r3, [pc, #220]	; (80035f8 <HAL_UART_MspInit+0x148>)
 800351c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800351e:	f003 0308 	and.w	r3, r3, #8
 8003522:	613b      	str	r3, [r7, #16]
 8003524:	693b      	ldr	r3, [r7, #16]
    /**UART5 GPIO Configuration
    PC12     ------> UART5_TX
    PD2     ------> UART5_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8003526:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800352a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800352c:	2302      	movs	r3, #2
 800352e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003530:	2300      	movs	r3, #0
 8003532:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003534:	2303      	movs	r3, #3
 8003536:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8003538:	2308      	movs	r3, #8
 800353a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800353c:	f107 031c 	add.w	r3, r7, #28
 8003540:	4619      	mov	r1, r3
 8003542:	482e      	ldr	r0, [pc, #184]	; (80035fc <HAL_UART_MspInit+0x14c>)
 8003544:	f000 feb0 	bl	80042a8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8003548:	2304      	movs	r3, #4
 800354a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800354c:	2302      	movs	r3, #2
 800354e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003550:	2300      	movs	r3, #0
 8003552:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003554:	2303      	movs	r3, #3
 8003556:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8003558:	2308      	movs	r3, #8
 800355a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800355c:	f107 031c 	add.w	r3, r7, #28
 8003560:	4619      	mov	r1, r3
 8003562:	4827      	ldr	r0, [pc, #156]	; (8003600 <HAL_UART_MspInit+0x150>)
 8003564:	f000 fea0 	bl	80042a8 <HAL_GPIO_Init>

    /* UART5 interrupt Init */
    HAL_NVIC_SetPriority(UART5_IRQn, 0, 0);
 8003568:	2200      	movs	r2, #0
 800356a:	2100      	movs	r1, #0
 800356c:	2035      	movs	r0, #53	; 0x35
 800356e:	f000 fdd2 	bl	8004116 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART5_IRQn);
 8003572:	2035      	movs	r0, #53	; 0x35
 8003574:	f000 fdeb 	bl	800414e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }
}
 8003578:	e038      	b.n	80035ec <HAL_UART_MspInit+0x13c>
  else if(uartHandle->Instance==USART6)
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	4a21      	ldr	r2, [pc, #132]	; (8003604 <HAL_UART_MspInit+0x154>)
 8003580:	4293      	cmp	r3, r2
 8003582:	d133      	bne.n	80035ec <HAL_UART_MspInit+0x13c>
    __HAL_RCC_USART6_CLK_ENABLE();
 8003584:	2300      	movs	r3, #0
 8003586:	60fb      	str	r3, [r7, #12]
 8003588:	4b1b      	ldr	r3, [pc, #108]	; (80035f8 <HAL_UART_MspInit+0x148>)
 800358a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800358c:	4a1a      	ldr	r2, [pc, #104]	; (80035f8 <HAL_UART_MspInit+0x148>)
 800358e:	f043 0320 	orr.w	r3, r3, #32
 8003592:	6453      	str	r3, [r2, #68]	; 0x44
 8003594:	4b18      	ldr	r3, [pc, #96]	; (80035f8 <HAL_UART_MspInit+0x148>)
 8003596:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003598:	f003 0320 	and.w	r3, r3, #32
 800359c:	60fb      	str	r3, [r7, #12]
 800359e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80035a0:	2300      	movs	r3, #0
 80035a2:	60bb      	str	r3, [r7, #8]
 80035a4:	4b14      	ldr	r3, [pc, #80]	; (80035f8 <HAL_UART_MspInit+0x148>)
 80035a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035a8:	4a13      	ldr	r2, [pc, #76]	; (80035f8 <HAL_UART_MspInit+0x148>)
 80035aa:	f043 0304 	orr.w	r3, r3, #4
 80035ae:	6313      	str	r3, [r2, #48]	; 0x30
 80035b0:	4b11      	ldr	r3, [pc, #68]	; (80035f8 <HAL_UART_MspInit+0x148>)
 80035b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035b4:	f003 0304 	and.w	r3, r3, #4
 80035b8:	60bb      	str	r3, [r7, #8]
 80035ba:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80035bc:	23c0      	movs	r3, #192	; 0xc0
 80035be:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80035c0:	2302      	movs	r3, #2
 80035c2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035c4:	2300      	movs	r3, #0
 80035c6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80035c8:	2303      	movs	r3, #3
 80035ca:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 80035cc:	2308      	movs	r3, #8
 80035ce:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80035d0:	f107 031c 	add.w	r3, r7, #28
 80035d4:	4619      	mov	r1, r3
 80035d6:	4809      	ldr	r0, [pc, #36]	; (80035fc <HAL_UART_MspInit+0x14c>)
 80035d8:	f000 fe66 	bl	80042a8 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 80035dc:	2200      	movs	r2, #0
 80035de:	2100      	movs	r1, #0
 80035e0:	2047      	movs	r0, #71	; 0x47
 80035e2:	f000 fd98 	bl	8004116 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 80035e6:	2047      	movs	r0, #71	; 0x47
 80035e8:	f000 fdb1 	bl	800414e <HAL_NVIC_EnableIRQ>
}
 80035ec:	bf00      	nop
 80035ee:	3730      	adds	r7, #48	; 0x30
 80035f0:	46bd      	mov	sp, r7
 80035f2:	bd80      	pop	{r7, pc}
 80035f4:	40005000 	.word	0x40005000
 80035f8:	40023800 	.word	0x40023800
 80035fc:	40020800 	.word	0x40020800
 8003600:	40020c00 	.word	0x40020c00
 8003604:	40011400 	.word	0x40011400

08003608 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8003608:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003640 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800360c:	480d      	ldr	r0, [pc, #52]	; (8003644 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800360e:	490e      	ldr	r1, [pc, #56]	; (8003648 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8003610:	4a0e      	ldr	r2, [pc, #56]	; (800364c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8003612:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003614:	e002      	b.n	800361c <LoopCopyDataInit>

08003616 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003616:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003618:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800361a:	3304      	adds	r3, #4

0800361c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800361c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800361e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003620:	d3f9      	bcc.n	8003616 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003622:	4a0b      	ldr	r2, [pc, #44]	; (8003650 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8003624:	4c0b      	ldr	r4, [pc, #44]	; (8003654 <LoopFillZerobss+0x26>)
  movs r3, #0
 8003626:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003628:	e001      	b.n	800362e <LoopFillZerobss>

0800362a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800362a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800362c:	3204      	adds	r2, #4

0800362e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800362e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003630:	d3fb      	bcc.n	800362a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8003632:	f7ff fc6b 	bl	8002f0c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003636:	f004 f92f 	bl	8007898 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800363a:	f7fd fb69 	bl	8000d10 <main>
  bx  lr    
 800363e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8003640:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003644:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003648:	20000014 	.word	0x20000014
  ldr r2, =_sidata
 800364c:	08007a20 	.word	0x08007a20
  ldr r2, =_sbss
 8003650:	20000014 	.word	0x20000014
  ldr r4, =_ebss
 8003654:	20000aac 	.word	0x20000aac

08003658 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003658:	e7fe      	b.n	8003658 <ADC_IRQHandler>
	...

0800365c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800365c:	b580      	push	{r7, lr}
 800365e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003660:	4b0e      	ldr	r3, [pc, #56]	; (800369c <HAL_Init+0x40>)
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	4a0d      	ldr	r2, [pc, #52]	; (800369c <HAL_Init+0x40>)
 8003666:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800366a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800366c:	4b0b      	ldr	r3, [pc, #44]	; (800369c <HAL_Init+0x40>)
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	4a0a      	ldr	r2, [pc, #40]	; (800369c <HAL_Init+0x40>)
 8003672:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003676:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003678:	4b08      	ldr	r3, [pc, #32]	; (800369c <HAL_Init+0x40>)
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	4a07      	ldr	r2, [pc, #28]	; (800369c <HAL_Init+0x40>)
 800367e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003682:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003684:	2003      	movs	r0, #3
 8003686:	f000 fd3b 	bl	8004100 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800368a:	200f      	movs	r0, #15
 800368c:	f000 f808 	bl	80036a0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003690:	f7ff faa0 	bl	8002bd4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003694:	2300      	movs	r3, #0
}
 8003696:	4618      	mov	r0, r3
 8003698:	bd80      	pop	{r7, pc}
 800369a:	bf00      	nop
 800369c:	40023c00 	.word	0x40023c00

080036a0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80036a0:	b580      	push	{r7, lr}
 80036a2:	b082      	sub	sp, #8
 80036a4:	af00      	add	r7, sp, #0
 80036a6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80036a8:	4b12      	ldr	r3, [pc, #72]	; (80036f4 <HAL_InitTick+0x54>)
 80036aa:	681a      	ldr	r2, [r3, #0]
 80036ac:	4b12      	ldr	r3, [pc, #72]	; (80036f8 <HAL_InitTick+0x58>)
 80036ae:	781b      	ldrb	r3, [r3, #0]
 80036b0:	4619      	mov	r1, r3
 80036b2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80036b6:	fbb3 f3f1 	udiv	r3, r3, r1
 80036ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80036be:	4618      	mov	r0, r3
 80036c0:	f000 fd53 	bl	800416a <HAL_SYSTICK_Config>
 80036c4:	4603      	mov	r3, r0
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d001      	beq.n	80036ce <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80036ca:	2301      	movs	r3, #1
 80036cc:	e00e      	b.n	80036ec <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	2b0f      	cmp	r3, #15
 80036d2:	d80a      	bhi.n	80036ea <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80036d4:	2200      	movs	r2, #0
 80036d6:	6879      	ldr	r1, [r7, #4]
 80036d8:	f04f 30ff 	mov.w	r0, #4294967295
 80036dc:	f000 fd1b 	bl	8004116 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80036e0:	4a06      	ldr	r2, [pc, #24]	; (80036fc <HAL_InitTick+0x5c>)
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80036e6:	2300      	movs	r3, #0
 80036e8:	e000      	b.n	80036ec <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80036ea:	2301      	movs	r3, #1
}
 80036ec:	4618      	mov	r0, r3
 80036ee:	3708      	adds	r7, #8
 80036f0:	46bd      	mov	sp, r7
 80036f2:	bd80      	pop	{r7, pc}
 80036f4:	20000008 	.word	0x20000008
 80036f8:	20000010 	.word	0x20000010
 80036fc:	2000000c 	.word	0x2000000c

08003700 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003700:	b480      	push	{r7}
 8003702:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003704:	4b06      	ldr	r3, [pc, #24]	; (8003720 <HAL_IncTick+0x20>)
 8003706:	781b      	ldrb	r3, [r3, #0]
 8003708:	461a      	mov	r2, r3
 800370a:	4b06      	ldr	r3, [pc, #24]	; (8003724 <HAL_IncTick+0x24>)
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	4413      	add	r3, r2
 8003710:	4a04      	ldr	r2, [pc, #16]	; (8003724 <HAL_IncTick+0x24>)
 8003712:	6013      	str	r3, [r2, #0]
}
 8003714:	bf00      	nop
 8003716:	46bd      	mov	sp, r7
 8003718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800371c:	4770      	bx	lr
 800371e:	bf00      	nop
 8003720:	20000010 	.word	0x20000010
 8003724:	20000aa8 	.word	0x20000aa8

08003728 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003728:	b480      	push	{r7}
 800372a:	af00      	add	r7, sp, #0
  return uwTick;
 800372c:	4b03      	ldr	r3, [pc, #12]	; (800373c <HAL_GetTick+0x14>)
 800372e:	681b      	ldr	r3, [r3, #0]
}
 8003730:	4618      	mov	r0, r3
 8003732:	46bd      	mov	sp, r7
 8003734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003738:	4770      	bx	lr
 800373a:	bf00      	nop
 800373c:	20000aa8 	.word	0x20000aa8

08003740 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003740:	b580      	push	{r7, lr}
 8003742:	b084      	sub	sp, #16
 8003744:	af00      	add	r7, sp, #0
 8003746:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003748:	2300      	movs	r3, #0
 800374a:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	2b00      	cmp	r3, #0
 8003750:	d101      	bne.n	8003756 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8003752:	2301      	movs	r3, #1
 8003754:	e033      	b.n	80037be <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800375a:	2b00      	cmp	r3, #0
 800375c:	d109      	bne.n	8003772 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800375e:	6878      	ldr	r0, [r7, #4]
 8003760:	f7fc ff24 	bl	80005ac <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	2200      	movs	r2, #0
 8003768:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	2200      	movs	r2, #0
 800376e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003776:	f003 0310 	and.w	r3, r3, #16
 800377a:	2b00      	cmp	r3, #0
 800377c:	d118      	bne.n	80037b0 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003782:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003786:	f023 0302 	bic.w	r3, r3, #2
 800378a:	f043 0202 	orr.w	r2, r3, #2
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8003792:	6878      	ldr	r0, [r7, #4]
 8003794:	f000 fae8 	bl	8003d68 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	2200      	movs	r2, #0
 800379c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037a2:	f023 0303 	bic.w	r3, r3, #3
 80037a6:	f043 0201 	orr.w	r2, r3, #1
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	641a      	str	r2, [r3, #64]	; 0x40
 80037ae:	e001      	b.n	80037b4 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80037b0:	2301      	movs	r3, #1
 80037b2:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	2200      	movs	r2, #0
 80037b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80037bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80037be:	4618      	mov	r0, r3
 80037c0:	3710      	adds	r7, #16
 80037c2:	46bd      	mov	sp, r7
 80037c4:	bd80      	pop	{r7, pc}
	...

080037c8 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 80037c8:	b480      	push	{r7}
 80037ca:	b085      	sub	sp, #20
 80037cc:	af00      	add	r7, sp, #0
 80037ce:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 80037d0:	2300      	movs	r3, #0
 80037d2:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80037da:	2b01      	cmp	r3, #1
 80037dc:	d101      	bne.n	80037e2 <HAL_ADC_Start+0x1a>
 80037de:	2302      	movs	r3, #2
 80037e0:	e0b2      	b.n	8003948 <HAL_ADC_Start+0x180>
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	2201      	movs	r2, #1
 80037e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	689b      	ldr	r3, [r3, #8]
 80037f0:	f003 0301 	and.w	r3, r3, #1
 80037f4:	2b01      	cmp	r3, #1
 80037f6:	d018      	beq.n	800382a <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	689a      	ldr	r2, [r3, #8]
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	f042 0201 	orr.w	r2, r2, #1
 8003806:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003808:	4b52      	ldr	r3, [pc, #328]	; (8003954 <HAL_ADC_Start+0x18c>)
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	4a52      	ldr	r2, [pc, #328]	; (8003958 <HAL_ADC_Start+0x190>)
 800380e:	fba2 2303 	umull	r2, r3, r2, r3
 8003812:	0c9a      	lsrs	r2, r3, #18
 8003814:	4613      	mov	r3, r2
 8003816:	005b      	lsls	r3, r3, #1
 8003818:	4413      	add	r3, r2
 800381a:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 800381c:	e002      	b.n	8003824 <HAL_ADC_Start+0x5c>
    {
      counter--;
 800381e:	68bb      	ldr	r3, [r7, #8]
 8003820:	3b01      	subs	r3, #1
 8003822:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8003824:	68bb      	ldr	r3, [r7, #8]
 8003826:	2b00      	cmp	r3, #0
 8003828:	d1f9      	bne.n	800381e <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	689b      	ldr	r3, [r3, #8]
 8003830:	f003 0301 	and.w	r3, r3, #1
 8003834:	2b01      	cmp	r3, #1
 8003836:	d17a      	bne.n	800392e <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800383c:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8003840:	f023 0301 	bic.w	r3, r3, #1
 8003844:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	685b      	ldr	r3, [r3, #4]
 8003852:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003856:	2b00      	cmp	r3, #0
 8003858:	d007      	beq.n	800386a <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800385e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003862:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800386e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003872:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003876:	d106      	bne.n	8003886 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800387c:	f023 0206 	bic.w	r2, r3, #6
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	645a      	str	r2, [r3, #68]	; 0x44
 8003884:	e002      	b.n	800388c <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	2200      	movs	r2, #0
 800388a:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	2200      	movs	r2, #0
 8003890:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003894:	4b31      	ldr	r3, [pc, #196]	; (800395c <HAL_ADC_Start+0x194>)
 8003896:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80038a0:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	685b      	ldr	r3, [r3, #4]
 80038a6:	f003 031f 	and.w	r3, r3, #31
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d12a      	bne.n	8003904 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	4a2b      	ldr	r2, [pc, #172]	; (8003960 <HAL_ADC_Start+0x198>)
 80038b4:	4293      	cmp	r3, r2
 80038b6:	d015      	beq.n	80038e4 <HAL_ADC_Start+0x11c>
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	4a29      	ldr	r2, [pc, #164]	; (8003964 <HAL_ADC_Start+0x19c>)
 80038be:	4293      	cmp	r3, r2
 80038c0:	d105      	bne.n	80038ce <HAL_ADC_Start+0x106>
 80038c2:	4b26      	ldr	r3, [pc, #152]	; (800395c <HAL_ADC_Start+0x194>)
 80038c4:	685b      	ldr	r3, [r3, #4]
 80038c6:	f003 031f 	and.w	r3, r3, #31
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d00a      	beq.n	80038e4 <HAL_ADC_Start+0x11c>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	4a25      	ldr	r2, [pc, #148]	; (8003968 <HAL_ADC_Start+0x1a0>)
 80038d4:	4293      	cmp	r3, r2
 80038d6:	d136      	bne.n	8003946 <HAL_ADC_Start+0x17e>
 80038d8:	4b20      	ldr	r3, [pc, #128]	; (800395c <HAL_ADC_Start+0x194>)
 80038da:	685b      	ldr	r3, [r3, #4]
 80038dc:	f003 0310 	and.w	r3, r3, #16
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d130      	bne.n	8003946 <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	689b      	ldr	r3, [r3, #8]
 80038ea:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d129      	bne.n	8003946 <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	689a      	ldr	r2, [r3, #8]
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003900:	609a      	str	r2, [r3, #8]
 8003902:	e020      	b.n	8003946 <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	4a15      	ldr	r2, [pc, #84]	; (8003960 <HAL_ADC_Start+0x198>)
 800390a:	4293      	cmp	r3, r2
 800390c:	d11b      	bne.n	8003946 <HAL_ADC_Start+0x17e>
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	689b      	ldr	r3, [r3, #8]
 8003914:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003918:	2b00      	cmp	r3, #0
 800391a:	d114      	bne.n	8003946 <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	689a      	ldr	r2, [r3, #8]
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800392a:	609a      	str	r2, [r3, #8]
 800392c:	e00b      	b.n	8003946 <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003932:	f043 0210 	orr.w	r2, r3, #16
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800393e:	f043 0201 	orr.w	r2, r3, #1
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8003946:	2300      	movs	r3, #0
}
 8003948:	4618      	mov	r0, r3
 800394a:	3714      	adds	r7, #20
 800394c:	46bd      	mov	sp, r7
 800394e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003952:	4770      	bx	lr
 8003954:	20000008 	.word	0x20000008
 8003958:	431bde83 	.word	0x431bde83
 800395c:	40012300 	.word	0x40012300
 8003960:	40012000 	.word	0x40012000
 8003964:	40012100 	.word	0x40012100
 8003968:	40012200 	.word	0x40012200

0800396c <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 800396c:	b480      	push	{r7}
 800396e:	b083      	sub	sp, #12
 8003970:	af00      	add	r7, sp, #0
 8003972:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800397a:	2b01      	cmp	r3, #1
 800397c:	d101      	bne.n	8003982 <HAL_ADC_Stop+0x16>
 800397e:	2302      	movs	r3, #2
 8003980:	e021      	b.n	80039c6 <HAL_ADC_Stop+0x5a>
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	2201      	movs	r2, #1
 8003986:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	689a      	ldr	r2, [r3, #8]
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	f022 0201 	bic.w	r2, r2, #1
 8003998:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	689b      	ldr	r3, [r3, #8]
 80039a0:	f003 0301 	and.w	r3, r3, #1
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	d109      	bne.n	80039bc <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039ac:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80039b0:	f023 0301 	bic.w	r3, r3, #1
 80039b4:	f043 0201 	orr.w	r2, r3, #1
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	2200      	movs	r2, #0
 80039c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80039c4:	2300      	movs	r3, #0
}
 80039c6:	4618      	mov	r0, r3
 80039c8:	370c      	adds	r7, #12
 80039ca:	46bd      	mov	sp, r7
 80039cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039d0:	4770      	bx	lr

080039d2 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 80039d2:	b580      	push	{r7, lr}
 80039d4:	b084      	sub	sp, #16
 80039d6:	af00      	add	r7, sp, #0
 80039d8:	6078      	str	r0, [r7, #4]
 80039da:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80039dc:	2300      	movs	r3, #0
 80039de:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	689b      	ldr	r3, [r3, #8]
 80039e6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80039ea:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80039ee:	d113      	bne.n	8003a18 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	689b      	ldr	r3, [r3, #8]
 80039f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80039fa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80039fe:	d10b      	bne.n	8003a18 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a04:	f043 0220 	orr.w	r2, r3, #32
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	2200      	movs	r2, #0
 8003a10:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 8003a14:	2301      	movs	r3, #1
 8003a16:	e063      	b.n	8003ae0 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 8003a18:	f7ff fe86 	bl	8003728 <HAL_GetTick>
 8003a1c:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8003a1e:	e021      	b.n	8003a64 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8003a20:	683b      	ldr	r3, [r7, #0]
 8003a22:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a26:	d01d      	beq.n	8003a64 <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8003a28:	683b      	ldr	r3, [r7, #0]
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d007      	beq.n	8003a3e <HAL_ADC_PollForConversion+0x6c>
 8003a2e:	f7ff fe7b 	bl	8003728 <HAL_GetTick>
 8003a32:	4602      	mov	r2, r0
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	1ad3      	subs	r3, r2, r3
 8003a38:	683a      	ldr	r2, [r7, #0]
 8003a3a:	429a      	cmp	r2, r3
 8003a3c:	d212      	bcs.n	8003a64 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	f003 0302 	and.w	r3, r3, #2
 8003a48:	2b02      	cmp	r3, #2
 8003a4a:	d00b      	beq.n	8003a64 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a50:	f043 0204 	orr.w	r2, r3, #4
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	2200      	movs	r2, #0
 8003a5c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          
          return HAL_TIMEOUT;
 8003a60:	2303      	movs	r3, #3
 8003a62:	e03d      	b.n	8003ae0 <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	f003 0302 	and.w	r3, r3, #2
 8003a6e:	2b02      	cmp	r3, #2
 8003a70:	d1d6      	bne.n	8003a20 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	f06f 0212 	mvn.w	r2, #18
 8003a7a:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a80:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	689b      	ldr	r3, [r3, #8]
 8003a8e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d123      	bne.n	8003ade <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d11f      	bne.n	8003ade <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003aa4:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d006      	beq.n	8003aba <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	689b      	ldr	r3, [r3, #8]
 8003ab2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d111      	bne.n	8003ade <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003abe:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003aca:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d105      	bne.n	8003ade <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ad6:	f043 0201 	orr.w	r2, r3, #1
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8003ade:	2300      	movs	r3, #0
}
 8003ae0:	4618      	mov	r0, r3
 8003ae2:	3710      	adds	r7, #16
 8003ae4:	46bd      	mov	sp, r7
 8003ae6:	bd80      	pop	{r7, pc}

08003ae8 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8003ae8:	b480      	push	{r7}
 8003aea:	b083      	sub	sp, #12
 8003aec:	af00      	add	r7, sp, #0
 8003aee:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8003af6:	4618      	mov	r0, r3
 8003af8:	370c      	adds	r7, #12
 8003afa:	46bd      	mov	sp, r7
 8003afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b00:	4770      	bx	lr
	...

08003b04 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8003b04:	b480      	push	{r7}
 8003b06:	b085      	sub	sp, #20
 8003b08:	af00      	add	r7, sp, #0
 8003b0a:	6078      	str	r0, [r7, #4]
 8003b0c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8003b0e:	2300      	movs	r3, #0
 8003b10:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003b18:	2b01      	cmp	r3, #1
 8003b1a:	d101      	bne.n	8003b20 <HAL_ADC_ConfigChannel+0x1c>
 8003b1c:	2302      	movs	r3, #2
 8003b1e:	e113      	b.n	8003d48 <HAL_ADC_ConfigChannel+0x244>
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	2201      	movs	r2, #1
 8003b24:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8003b28:	683b      	ldr	r3, [r7, #0]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	2b09      	cmp	r3, #9
 8003b2e:	d925      	bls.n	8003b7c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	68d9      	ldr	r1, [r3, #12]
 8003b36:	683b      	ldr	r3, [r7, #0]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	b29b      	uxth	r3, r3
 8003b3c:	461a      	mov	r2, r3
 8003b3e:	4613      	mov	r3, r2
 8003b40:	005b      	lsls	r3, r3, #1
 8003b42:	4413      	add	r3, r2
 8003b44:	3b1e      	subs	r3, #30
 8003b46:	2207      	movs	r2, #7
 8003b48:	fa02 f303 	lsl.w	r3, r2, r3
 8003b4c:	43da      	mvns	r2, r3
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	400a      	ands	r2, r1
 8003b54:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	68d9      	ldr	r1, [r3, #12]
 8003b5c:	683b      	ldr	r3, [r7, #0]
 8003b5e:	689a      	ldr	r2, [r3, #8]
 8003b60:	683b      	ldr	r3, [r7, #0]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	b29b      	uxth	r3, r3
 8003b66:	4618      	mov	r0, r3
 8003b68:	4603      	mov	r3, r0
 8003b6a:	005b      	lsls	r3, r3, #1
 8003b6c:	4403      	add	r3, r0
 8003b6e:	3b1e      	subs	r3, #30
 8003b70:	409a      	lsls	r2, r3
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	430a      	orrs	r2, r1
 8003b78:	60da      	str	r2, [r3, #12]
 8003b7a:	e022      	b.n	8003bc2 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	6919      	ldr	r1, [r3, #16]
 8003b82:	683b      	ldr	r3, [r7, #0]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	b29b      	uxth	r3, r3
 8003b88:	461a      	mov	r2, r3
 8003b8a:	4613      	mov	r3, r2
 8003b8c:	005b      	lsls	r3, r3, #1
 8003b8e:	4413      	add	r3, r2
 8003b90:	2207      	movs	r2, #7
 8003b92:	fa02 f303 	lsl.w	r3, r2, r3
 8003b96:	43da      	mvns	r2, r3
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	400a      	ands	r2, r1
 8003b9e:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	6919      	ldr	r1, [r3, #16]
 8003ba6:	683b      	ldr	r3, [r7, #0]
 8003ba8:	689a      	ldr	r2, [r3, #8]
 8003baa:	683b      	ldr	r3, [r7, #0]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	b29b      	uxth	r3, r3
 8003bb0:	4618      	mov	r0, r3
 8003bb2:	4603      	mov	r3, r0
 8003bb4:	005b      	lsls	r3, r3, #1
 8003bb6:	4403      	add	r3, r0
 8003bb8:	409a      	lsls	r2, r3
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	430a      	orrs	r2, r1
 8003bc0:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003bc2:	683b      	ldr	r3, [r7, #0]
 8003bc4:	685b      	ldr	r3, [r3, #4]
 8003bc6:	2b06      	cmp	r3, #6
 8003bc8:	d824      	bhi.n	8003c14 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003bd0:	683b      	ldr	r3, [r7, #0]
 8003bd2:	685a      	ldr	r2, [r3, #4]
 8003bd4:	4613      	mov	r3, r2
 8003bd6:	009b      	lsls	r3, r3, #2
 8003bd8:	4413      	add	r3, r2
 8003bda:	3b05      	subs	r3, #5
 8003bdc:	221f      	movs	r2, #31
 8003bde:	fa02 f303 	lsl.w	r3, r2, r3
 8003be2:	43da      	mvns	r2, r3
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	400a      	ands	r2, r1
 8003bea:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003bf2:	683b      	ldr	r3, [r7, #0]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	b29b      	uxth	r3, r3
 8003bf8:	4618      	mov	r0, r3
 8003bfa:	683b      	ldr	r3, [r7, #0]
 8003bfc:	685a      	ldr	r2, [r3, #4]
 8003bfe:	4613      	mov	r3, r2
 8003c00:	009b      	lsls	r3, r3, #2
 8003c02:	4413      	add	r3, r2
 8003c04:	3b05      	subs	r3, #5
 8003c06:	fa00 f203 	lsl.w	r2, r0, r3
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	430a      	orrs	r2, r1
 8003c10:	635a      	str	r2, [r3, #52]	; 0x34
 8003c12:	e04c      	b.n	8003cae <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003c14:	683b      	ldr	r3, [r7, #0]
 8003c16:	685b      	ldr	r3, [r3, #4]
 8003c18:	2b0c      	cmp	r3, #12
 8003c1a:	d824      	bhi.n	8003c66 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003c22:	683b      	ldr	r3, [r7, #0]
 8003c24:	685a      	ldr	r2, [r3, #4]
 8003c26:	4613      	mov	r3, r2
 8003c28:	009b      	lsls	r3, r3, #2
 8003c2a:	4413      	add	r3, r2
 8003c2c:	3b23      	subs	r3, #35	; 0x23
 8003c2e:	221f      	movs	r2, #31
 8003c30:	fa02 f303 	lsl.w	r3, r2, r3
 8003c34:	43da      	mvns	r2, r3
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	400a      	ands	r2, r1
 8003c3c:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003c44:	683b      	ldr	r3, [r7, #0]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	b29b      	uxth	r3, r3
 8003c4a:	4618      	mov	r0, r3
 8003c4c:	683b      	ldr	r3, [r7, #0]
 8003c4e:	685a      	ldr	r2, [r3, #4]
 8003c50:	4613      	mov	r3, r2
 8003c52:	009b      	lsls	r3, r3, #2
 8003c54:	4413      	add	r3, r2
 8003c56:	3b23      	subs	r3, #35	; 0x23
 8003c58:	fa00 f203 	lsl.w	r2, r0, r3
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	430a      	orrs	r2, r1
 8003c62:	631a      	str	r2, [r3, #48]	; 0x30
 8003c64:	e023      	b.n	8003cae <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003c6c:	683b      	ldr	r3, [r7, #0]
 8003c6e:	685a      	ldr	r2, [r3, #4]
 8003c70:	4613      	mov	r3, r2
 8003c72:	009b      	lsls	r3, r3, #2
 8003c74:	4413      	add	r3, r2
 8003c76:	3b41      	subs	r3, #65	; 0x41
 8003c78:	221f      	movs	r2, #31
 8003c7a:	fa02 f303 	lsl.w	r3, r2, r3
 8003c7e:	43da      	mvns	r2, r3
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	400a      	ands	r2, r1
 8003c86:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003c8e:	683b      	ldr	r3, [r7, #0]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	b29b      	uxth	r3, r3
 8003c94:	4618      	mov	r0, r3
 8003c96:	683b      	ldr	r3, [r7, #0]
 8003c98:	685a      	ldr	r2, [r3, #4]
 8003c9a:	4613      	mov	r3, r2
 8003c9c:	009b      	lsls	r3, r3, #2
 8003c9e:	4413      	add	r3, r2
 8003ca0:	3b41      	subs	r3, #65	; 0x41
 8003ca2:	fa00 f203 	lsl.w	r2, r0, r3
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	430a      	orrs	r2, r1
 8003cac:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003cae:	4b29      	ldr	r3, [pc, #164]	; (8003d54 <HAL_ADC_ConfigChannel+0x250>)
 8003cb0:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	4a28      	ldr	r2, [pc, #160]	; (8003d58 <HAL_ADC_ConfigChannel+0x254>)
 8003cb8:	4293      	cmp	r3, r2
 8003cba:	d10f      	bne.n	8003cdc <HAL_ADC_ConfigChannel+0x1d8>
 8003cbc:	683b      	ldr	r3, [r7, #0]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	2b12      	cmp	r3, #18
 8003cc2:	d10b      	bne.n	8003cdc <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	685b      	ldr	r3, [r3, #4]
 8003cc8:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	685b      	ldr	r3, [r3, #4]
 8003cd4:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	4a1d      	ldr	r2, [pc, #116]	; (8003d58 <HAL_ADC_ConfigChannel+0x254>)
 8003ce2:	4293      	cmp	r3, r2
 8003ce4:	d12b      	bne.n	8003d3e <HAL_ADC_ConfigChannel+0x23a>
 8003ce6:	683b      	ldr	r3, [r7, #0]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	4a1c      	ldr	r2, [pc, #112]	; (8003d5c <HAL_ADC_ConfigChannel+0x258>)
 8003cec:	4293      	cmp	r3, r2
 8003cee:	d003      	beq.n	8003cf8 <HAL_ADC_ConfigChannel+0x1f4>
 8003cf0:	683b      	ldr	r3, [r7, #0]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	2b11      	cmp	r3, #17
 8003cf6:	d122      	bne.n	8003d3e <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	685b      	ldr	r3, [r3, #4]
 8003cfc:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	685b      	ldr	r3, [r3, #4]
 8003d08:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003d10:	683b      	ldr	r3, [r7, #0]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	4a11      	ldr	r2, [pc, #68]	; (8003d5c <HAL_ADC_ConfigChannel+0x258>)
 8003d16:	4293      	cmp	r3, r2
 8003d18:	d111      	bne.n	8003d3e <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003d1a:	4b11      	ldr	r3, [pc, #68]	; (8003d60 <HAL_ADC_ConfigChannel+0x25c>)
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	4a11      	ldr	r2, [pc, #68]	; (8003d64 <HAL_ADC_ConfigChannel+0x260>)
 8003d20:	fba2 2303 	umull	r2, r3, r2, r3
 8003d24:	0c9a      	lsrs	r2, r3, #18
 8003d26:	4613      	mov	r3, r2
 8003d28:	009b      	lsls	r3, r3, #2
 8003d2a:	4413      	add	r3, r2
 8003d2c:	005b      	lsls	r3, r3, #1
 8003d2e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003d30:	e002      	b.n	8003d38 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8003d32:	68bb      	ldr	r3, [r7, #8]
 8003d34:	3b01      	subs	r3, #1
 8003d36:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003d38:	68bb      	ldr	r3, [r7, #8]
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d1f9      	bne.n	8003d32 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	2200      	movs	r2, #0
 8003d42:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8003d46:	2300      	movs	r3, #0
}
 8003d48:	4618      	mov	r0, r3
 8003d4a:	3714      	adds	r7, #20
 8003d4c:	46bd      	mov	sp, r7
 8003d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d52:	4770      	bx	lr
 8003d54:	40012300 	.word	0x40012300
 8003d58:	40012000 	.word	0x40012000
 8003d5c:	10000012 	.word	0x10000012
 8003d60:	20000008 	.word	0x20000008
 8003d64:	431bde83 	.word	0x431bde83

08003d68 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003d68:	b480      	push	{r7}
 8003d6a:	b085      	sub	sp, #20
 8003d6c:	af00      	add	r7, sp, #0
 8003d6e:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003d70:	4b79      	ldr	r3, [pc, #484]	; (8003f58 <ADC_Init+0x1f0>)
 8003d72:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	685b      	ldr	r3, [r3, #4]
 8003d78:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	685a      	ldr	r2, [r3, #4]
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	685b      	ldr	r3, [r3, #4]
 8003d88:	431a      	orrs	r2, r3
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	685a      	ldr	r2, [r3, #4]
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003d9c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	6859      	ldr	r1, [r3, #4]
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	691b      	ldr	r3, [r3, #16]
 8003da8:	021a      	lsls	r2, r3, #8
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	430a      	orrs	r2, r1
 8003db0:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	685a      	ldr	r2, [r3, #4]
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8003dc0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	6859      	ldr	r1, [r3, #4]
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	689a      	ldr	r2, [r3, #8]
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	430a      	orrs	r2, r1
 8003dd2:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	689a      	ldr	r2, [r3, #8]
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003de2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	6899      	ldr	r1, [r3, #8]
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	68da      	ldr	r2, [r3, #12]
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	430a      	orrs	r2, r1
 8003df4:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003dfa:	4a58      	ldr	r2, [pc, #352]	; (8003f5c <ADC_Init+0x1f4>)
 8003dfc:	4293      	cmp	r3, r2
 8003dfe:	d022      	beq.n	8003e46 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	689a      	ldr	r2, [r3, #8]
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003e0e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	6899      	ldr	r1, [r3, #8]
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	430a      	orrs	r2, r1
 8003e20:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	689a      	ldr	r2, [r3, #8]
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003e30:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	6899      	ldr	r1, [r3, #8]
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	430a      	orrs	r2, r1
 8003e42:	609a      	str	r2, [r3, #8]
 8003e44:	e00f      	b.n	8003e66 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	689a      	ldr	r2, [r3, #8]
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003e54:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	689a      	ldr	r2, [r3, #8]
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003e64:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	689a      	ldr	r2, [r3, #8]
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	f022 0202 	bic.w	r2, r2, #2
 8003e74:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	6899      	ldr	r1, [r3, #8]
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	7e1b      	ldrb	r3, [r3, #24]
 8003e80:	005a      	lsls	r2, r3, #1
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	430a      	orrs	r2, r1
 8003e88:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d01b      	beq.n	8003ecc <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	685a      	ldr	r2, [r3, #4]
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003ea2:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	685a      	ldr	r2, [r3, #4]
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8003eb2:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	6859      	ldr	r1, [r3, #4]
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ebe:	3b01      	subs	r3, #1
 8003ec0:	035a      	lsls	r2, r3, #13
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	430a      	orrs	r2, r1
 8003ec8:	605a      	str	r2, [r3, #4]
 8003eca:	e007      	b.n	8003edc <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	685a      	ldr	r2, [r3, #4]
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003eda:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8003eea:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	69db      	ldr	r3, [r3, #28]
 8003ef6:	3b01      	subs	r3, #1
 8003ef8:	051a      	lsls	r2, r3, #20
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	430a      	orrs	r2, r1
 8003f00:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	689a      	ldr	r2, [r3, #8]
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003f10:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	6899      	ldr	r1, [r3, #8]
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003f1e:	025a      	lsls	r2, r3, #9
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	430a      	orrs	r2, r1
 8003f26:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	689a      	ldr	r2, [r3, #8]
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003f36:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	6899      	ldr	r1, [r3, #8]
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	695b      	ldr	r3, [r3, #20]
 8003f42:	029a      	lsls	r2, r3, #10
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	430a      	orrs	r2, r1
 8003f4a:	609a      	str	r2, [r3, #8]
}
 8003f4c:	bf00      	nop
 8003f4e:	3714      	adds	r7, #20
 8003f50:	46bd      	mov	sp, r7
 8003f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f56:	4770      	bx	lr
 8003f58:	40012300 	.word	0x40012300
 8003f5c:	0f000001 	.word	0x0f000001

08003f60 <__NVIC_SetPriorityGrouping>:
{
 8003f60:	b480      	push	{r7}
 8003f62:	b085      	sub	sp, #20
 8003f64:	af00      	add	r7, sp, #0
 8003f66:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	f003 0307 	and.w	r3, r3, #7
 8003f6e:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003f70:	4b0c      	ldr	r3, [pc, #48]	; (8003fa4 <__NVIC_SetPriorityGrouping+0x44>)
 8003f72:	68db      	ldr	r3, [r3, #12]
 8003f74:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003f76:	68ba      	ldr	r2, [r7, #8]
 8003f78:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003f7c:	4013      	ands	r3, r2
 8003f7e:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003f84:	68bb      	ldr	r3, [r7, #8]
 8003f86:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003f88:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003f8c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003f90:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003f92:	4a04      	ldr	r2, [pc, #16]	; (8003fa4 <__NVIC_SetPriorityGrouping+0x44>)
 8003f94:	68bb      	ldr	r3, [r7, #8]
 8003f96:	60d3      	str	r3, [r2, #12]
}
 8003f98:	bf00      	nop
 8003f9a:	3714      	adds	r7, #20
 8003f9c:	46bd      	mov	sp, r7
 8003f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fa2:	4770      	bx	lr
 8003fa4:	e000ed00 	.word	0xe000ed00

08003fa8 <__NVIC_GetPriorityGrouping>:
{
 8003fa8:	b480      	push	{r7}
 8003faa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003fac:	4b04      	ldr	r3, [pc, #16]	; (8003fc0 <__NVIC_GetPriorityGrouping+0x18>)
 8003fae:	68db      	ldr	r3, [r3, #12]
 8003fb0:	0a1b      	lsrs	r3, r3, #8
 8003fb2:	f003 0307 	and.w	r3, r3, #7
}
 8003fb6:	4618      	mov	r0, r3
 8003fb8:	46bd      	mov	sp, r7
 8003fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fbe:	4770      	bx	lr
 8003fc0:	e000ed00 	.word	0xe000ed00

08003fc4 <__NVIC_EnableIRQ>:
{
 8003fc4:	b480      	push	{r7}
 8003fc6:	b083      	sub	sp, #12
 8003fc8:	af00      	add	r7, sp, #0
 8003fca:	4603      	mov	r3, r0
 8003fcc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003fce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	db0b      	blt.n	8003fee <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003fd6:	79fb      	ldrb	r3, [r7, #7]
 8003fd8:	f003 021f 	and.w	r2, r3, #31
 8003fdc:	4907      	ldr	r1, [pc, #28]	; (8003ffc <__NVIC_EnableIRQ+0x38>)
 8003fde:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003fe2:	095b      	lsrs	r3, r3, #5
 8003fe4:	2001      	movs	r0, #1
 8003fe6:	fa00 f202 	lsl.w	r2, r0, r2
 8003fea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8003fee:	bf00      	nop
 8003ff0:	370c      	adds	r7, #12
 8003ff2:	46bd      	mov	sp, r7
 8003ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ff8:	4770      	bx	lr
 8003ffa:	bf00      	nop
 8003ffc:	e000e100 	.word	0xe000e100

08004000 <__NVIC_SetPriority>:
{
 8004000:	b480      	push	{r7}
 8004002:	b083      	sub	sp, #12
 8004004:	af00      	add	r7, sp, #0
 8004006:	4603      	mov	r3, r0
 8004008:	6039      	str	r1, [r7, #0]
 800400a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800400c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004010:	2b00      	cmp	r3, #0
 8004012:	db0a      	blt.n	800402a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004014:	683b      	ldr	r3, [r7, #0]
 8004016:	b2da      	uxtb	r2, r3
 8004018:	490c      	ldr	r1, [pc, #48]	; (800404c <__NVIC_SetPriority+0x4c>)
 800401a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800401e:	0112      	lsls	r2, r2, #4
 8004020:	b2d2      	uxtb	r2, r2
 8004022:	440b      	add	r3, r1
 8004024:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8004028:	e00a      	b.n	8004040 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800402a:	683b      	ldr	r3, [r7, #0]
 800402c:	b2da      	uxtb	r2, r3
 800402e:	4908      	ldr	r1, [pc, #32]	; (8004050 <__NVIC_SetPriority+0x50>)
 8004030:	79fb      	ldrb	r3, [r7, #7]
 8004032:	f003 030f 	and.w	r3, r3, #15
 8004036:	3b04      	subs	r3, #4
 8004038:	0112      	lsls	r2, r2, #4
 800403a:	b2d2      	uxtb	r2, r2
 800403c:	440b      	add	r3, r1
 800403e:	761a      	strb	r2, [r3, #24]
}
 8004040:	bf00      	nop
 8004042:	370c      	adds	r7, #12
 8004044:	46bd      	mov	sp, r7
 8004046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800404a:	4770      	bx	lr
 800404c:	e000e100 	.word	0xe000e100
 8004050:	e000ed00 	.word	0xe000ed00

08004054 <NVIC_EncodePriority>:
{
 8004054:	b480      	push	{r7}
 8004056:	b089      	sub	sp, #36	; 0x24
 8004058:	af00      	add	r7, sp, #0
 800405a:	60f8      	str	r0, [r7, #12]
 800405c:	60b9      	str	r1, [r7, #8]
 800405e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	f003 0307 	and.w	r3, r3, #7
 8004066:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004068:	69fb      	ldr	r3, [r7, #28]
 800406a:	f1c3 0307 	rsb	r3, r3, #7
 800406e:	2b04      	cmp	r3, #4
 8004070:	bf28      	it	cs
 8004072:	2304      	movcs	r3, #4
 8004074:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004076:	69fb      	ldr	r3, [r7, #28]
 8004078:	3304      	adds	r3, #4
 800407a:	2b06      	cmp	r3, #6
 800407c:	d902      	bls.n	8004084 <NVIC_EncodePriority+0x30>
 800407e:	69fb      	ldr	r3, [r7, #28]
 8004080:	3b03      	subs	r3, #3
 8004082:	e000      	b.n	8004086 <NVIC_EncodePriority+0x32>
 8004084:	2300      	movs	r3, #0
 8004086:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004088:	f04f 32ff 	mov.w	r2, #4294967295
 800408c:	69bb      	ldr	r3, [r7, #24]
 800408e:	fa02 f303 	lsl.w	r3, r2, r3
 8004092:	43da      	mvns	r2, r3
 8004094:	68bb      	ldr	r3, [r7, #8]
 8004096:	401a      	ands	r2, r3
 8004098:	697b      	ldr	r3, [r7, #20]
 800409a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800409c:	f04f 31ff 	mov.w	r1, #4294967295
 80040a0:	697b      	ldr	r3, [r7, #20]
 80040a2:	fa01 f303 	lsl.w	r3, r1, r3
 80040a6:	43d9      	mvns	r1, r3
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80040ac:	4313      	orrs	r3, r2
}
 80040ae:	4618      	mov	r0, r3
 80040b0:	3724      	adds	r7, #36	; 0x24
 80040b2:	46bd      	mov	sp, r7
 80040b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040b8:	4770      	bx	lr
	...

080040bc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80040bc:	b580      	push	{r7, lr}
 80040be:	b082      	sub	sp, #8
 80040c0:	af00      	add	r7, sp, #0
 80040c2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	3b01      	subs	r3, #1
 80040c8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80040cc:	d301      	bcc.n	80040d2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80040ce:	2301      	movs	r3, #1
 80040d0:	e00f      	b.n	80040f2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80040d2:	4a0a      	ldr	r2, [pc, #40]	; (80040fc <SysTick_Config+0x40>)
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	3b01      	subs	r3, #1
 80040d8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80040da:	210f      	movs	r1, #15
 80040dc:	f04f 30ff 	mov.w	r0, #4294967295
 80040e0:	f7ff ff8e 	bl	8004000 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80040e4:	4b05      	ldr	r3, [pc, #20]	; (80040fc <SysTick_Config+0x40>)
 80040e6:	2200      	movs	r2, #0
 80040e8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80040ea:	4b04      	ldr	r3, [pc, #16]	; (80040fc <SysTick_Config+0x40>)
 80040ec:	2207      	movs	r2, #7
 80040ee:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80040f0:	2300      	movs	r3, #0
}
 80040f2:	4618      	mov	r0, r3
 80040f4:	3708      	adds	r7, #8
 80040f6:	46bd      	mov	sp, r7
 80040f8:	bd80      	pop	{r7, pc}
 80040fa:	bf00      	nop
 80040fc:	e000e010 	.word	0xe000e010

08004100 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004100:	b580      	push	{r7, lr}
 8004102:	b082      	sub	sp, #8
 8004104:	af00      	add	r7, sp, #0
 8004106:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004108:	6878      	ldr	r0, [r7, #4]
 800410a:	f7ff ff29 	bl	8003f60 <__NVIC_SetPriorityGrouping>
}
 800410e:	bf00      	nop
 8004110:	3708      	adds	r7, #8
 8004112:	46bd      	mov	sp, r7
 8004114:	bd80      	pop	{r7, pc}

08004116 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004116:	b580      	push	{r7, lr}
 8004118:	b086      	sub	sp, #24
 800411a:	af00      	add	r7, sp, #0
 800411c:	4603      	mov	r3, r0
 800411e:	60b9      	str	r1, [r7, #8]
 8004120:	607a      	str	r2, [r7, #4]
 8004122:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004124:	2300      	movs	r3, #0
 8004126:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004128:	f7ff ff3e 	bl	8003fa8 <__NVIC_GetPriorityGrouping>
 800412c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800412e:	687a      	ldr	r2, [r7, #4]
 8004130:	68b9      	ldr	r1, [r7, #8]
 8004132:	6978      	ldr	r0, [r7, #20]
 8004134:	f7ff ff8e 	bl	8004054 <NVIC_EncodePriority>
 8004138:	4602      	mov	r2, r0
 800413a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800413e:	4611      	mov	r1, r2
 8004140:	4618      	mov	r0, r3
 8004142:	f7ff ff5d 	bl	8004000 <__NVIC_SetPriority>
}
 8004146:	bf00      	nop
 8004148:	3718      	adds	r7, #24
 800414a:	46bd      	mov	sp, r7
 800414c:	bd80      	pop	{r7, pc}

0800414e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800414e:	b580      	push	{r7, lr}
 8004150:	b082      	sub	sp, #8
 8004152:	af00      	add	r7, sp, #0
 8004154:	4603      	mov	r3, r0
 8004156:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004158:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800415c:	4618      	mov	r0, r3
 800415e:	f7ff ff31 	bl	8003fc4 <__NVIC_EnableIRQ>
}
 8004162:	bf00      	nop
 8004164:	3708      	adds	r7, #8
 8004166:	46bd      	mov	sp, r7
 8004168:	bd80      	pop	{r7, pc}

0800416a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800416a:	b580      	push	{r7, lr}
 800416c:	b082      	sub	sp, #8
 800416e:	af00      	add	r7, sp, #0
 8004170:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004172:	6878      	ldr	r0, [r7, #4]
 8004174:	f7ff ffa2 	bl	80040bc <SysTick_Config>
 8004178:	4603      	mov	r3, r0
}
 800417a:	4618      	mov	r0, r3
 800417c:	3708      	adds	r7, #8
 800417e:	46bd      	mov	sp, r7
 8004180:	bd80      	pop	{r7, pc}

08004182 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004182:	b580      	push	{r7, lr}
 8004184:	b084      	sub	sp, #16
 8004186:	af00      	add	r7, sp, #0
 8004188:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800418e:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8004190:	f7ff faca 	bl	8003728 <HAL_GetTick>
 8004194:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800419c:	b2db      	uxtb	r3, r3
 800419e:	2b02      	cmp	r3, #2
 80041a0:	d008      	beq.n	80041b4 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	2280      	movs	r2, #128	; 0x80
 80041a6:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	2200      	movs	r2, #0
 80041ac:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80041b0:	2301      	movs	r3, #1
 80041b2:	e052      	b.n	800425a <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	681a      	ldr	r2, [r3, #0]
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	f022 0216 	bic.w	r2, r2, #22
 80041c2:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	695a      	ldr	r2, [r3, #20]
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80041d2:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d103      	bne.n	80041e4 <HAL_DMA_Abort+0x62>
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d007      	beq.n	80041f4 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	681a      	ldr	r2, [r3, #0]
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	f022 0208 	bic.w	r2, r2, #8
 80041f2:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	681a      	ldr	r2, [r3, #0]
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	f022 0201 	bic.w	r2, r2, #1
 8004202:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004204:	e013      	b.n	800422e <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004206:	f7ff fa8f 	bl	8003728 <HAL_GetTick>
 800420a:	4602      	mov	r2, r0
 800420c:	68bb      	ldr	r3, [r7, #8]
 800420e:	1ad3      	subs	r3, r2, r3
 8004210:	2b05      	cmp	r3, #5
 8004212:	d90c      	bls.n	800422e <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	2220      	movs	r2, #32
 8004218:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	2203      	movs	r2, #3
 800421e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	2200      	movs	r2, #0
 8004226:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 800422a:	2303      	movs	r3, #3
 800422c:	e015      	b.n	800425a <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	f003 0301 	and.w	r3, r3, #1
 8004238:	2b00      	cmp	r3, #0
 800423a:	d1e4      	bne.n	8004206 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004240:	223f      	movs	r2, #63	; 0x3f
 8004242:	409a      	lsls	r2, r3
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	2201      	movs	r2, #1
 800424c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	2200      	movs	r2, #0
 8004254:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8004258:	2300      	movs	r3, #0
}
 800425a:	4618      	mov	r0, r3
 800425c:	3710      	adds	r7, #16
 800425e:	46bd      	mov	sp, r7
 8004260:	bd80      	pop	{r7, pc}

08004262 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004262:	b480      	push	{r7}
 8004264:	b083      	sub	sp, #12
 8004266:	af00      	add	r7, sp, #0
 8004268:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004270:	b2db      	uxtb	r3, r3
 8004272:	2b02      	cmp	r3, #2
 8004274:	d004      	beq.n	8004280 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	2280      	movs	r2, #128	; 0x80
 800427a:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800427c:	2301      	movs	r3, #1
 800427e:	e00c      	b.n	800429a <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	2205      	movs	r2, #5
 8004284:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	681a      	ldr	r2, [r3, #0]
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	f022 0201 	bic.w	r2, r2, #1
 8004296:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8004298:	2300      	movs	r3, #0
}
 800429a:	4618      	mov	r0, r3
 800429c:	370c      	adds	r7, #12
 800429e:	46bd      	mov	sp, r7
 80042a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042a4:	4770      	bx	lr
	...

080042a8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80042a8:	b480      	push	{r7}
 80042aa:	b089      	sub	sp, #36	; 0x24
 80042ac:	af00      	add	r7, sp, #0
 80042ae:	6078      	str	r0, [r7, #4]
 80042b0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80042b2:	2300      	movs	r3, #0
 80042b4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80042b6:	2300      	movs	r3, #0
 80042b8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80042ba:	2300      	movs	r3, #0
 80042bc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80042be:	2300      	movs	r3, #0
 80042c0:	61fb      	str	r3, [r7, #28]
 80042c2:	e165      	b.n	8004590 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80042c4:	2201      	movs	r2, #1
 80042c6:	69fb      	ldr	r3, [r7, #28]
 80042c8:	fa02 f303 	lsl.w	r3, r2, r3
 80042cc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80042ce:	683b      	ldr	r3, [r7, #0]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	697a      	ldr	r2, [r7, #20]
 80042d4:	4013      	ands	r3, r2
 80042d6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80042d8:	693a      	ldr	r2, [r7, #16]
 80042da:	697b      	ldr	r3, [r7, #20]
 80042dc:	429a      	cmp	r2, r3
 80042de:	f040 8154 	bne.w	800458a <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80042e2:	683b      	ldr	r3, [r7, #0]
 80042e4:	685b      	ldr	r3, [r3, #4]
 80042e6:	f003 0303 	and.w	r3, r3, #3
 80042ea:	2b01      	cmp	r3, #1
 80042ec:	d005      	beq.n	80042fa <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80042ee:	683b      	ldr	r3, [r7, #0]
 80042f0:	685b      	ldr	r3, [r3, #4]
 80042f2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80042f6:	2b02      	cmp	r3, #2
 80042f8:	d130      	bne.n	800435c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	689b      	ldr	r3, [r3, #8]
 80042fe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004300:	69fb      	ldr	r3, [r7, #28]
 8004302:	005b      	lsls	r3, r3, #1
 8004304:	2203      	movs	r2, #3
 8004306:	fa02 f303 	lsl.w	r3, r2, r3
 800430a:	43db      	mvns	r3, r3
 800430c:	69ba      	ldr	r2, [r7, #24]
 800430e:	4013      	ands	r3, r2
 8004310:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004312:	683b      	ldr	r3, [r7, #0]
 8004314:	68da      	ldr	r2, [r3, #12]
 8004316:	69fb      	ldr	r3, [r7, #28]
 8004318:	005b      	lsls	r3, r3, #1
 800431a:	fa02 f303 	lsl.w	r3, r2, r3
 800431e:	69ba      	ldr	r2, [r7, #24]
 8004320:	4313      	orrs	r3, r2
 8004322:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	69ba      	ldr	r2, [r7, #24]
 8004328:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	685b      	ldr	r3, [r3, #4]
 800432e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004330:	2201      	movs	r2, #1
 8004332:	69fb      	ldr	r3, [r7, #28]
 8004334:	fa02 f303 	lsl.w	r3, r2, r3
 8004338:	43db      	mvns	r3, r3
 800433a:	69ba      	ldr	r2, [r7, #24]
 800433c:	4013      	ands	r3, r2
 800433e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004340:	683b      	ldr	r3, [r7, #0]
 8004342:	685b      	ldr	r3, [r3, #4]
 8004344:	091b      	lsrs	r3, r3, #4
 8004346:	f003 0201 	and.w	r2, r3, #1
 800434a:	69fb      	ldr	r3, [r7, #28]
 800434c:	fa02 f303 	lsl.w	r3, r2, r3
 8004350:	69ba      	ldr	r2, [r7, #24]
 8004352:	4313      	orrs	r3, r2
 8004354:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	69ba      	ldr	r2, [r7, #24]
 800435a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800435c:	683b      	ldr	r3, [r7, #0]
 800435e:	685b      	ldr	r3, [r3, #4]
 8004360:	f003 0303 	and.w	r3, r3, #3
 8004364:	2b03      	cmp	r3, #3
 8004366:	d017      	beq.n	8004398 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	68db      	ldr	r3, [r3, #12]
 800436c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800436e:	69fb      	ldr	r3, [r7, #28]
 8004370:	005b      	lsls	r3, r3, #1
 8004372:	2203      	movs	r2, #3
 8004374:	fa02 f303 	lsl.w	r3, r2, r3
 8004378:	43db      	mvns	r3, r3
 800437a:	69ba      	ldr	r2, [r7, #24]
 800437c:	4013      	ands	r3, r2
 800437e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004380:	683b      	ldr	r3, [r7, #0]
 8004382:	689a      	ldr	r2, [r3, #8]
 8004384:	69fb      	ldr	r3, [r7, #28]
 8004386:	005b      	lsls	r3, r3, #1
 8004388:	fa02 f303 	lsl.w	r3, r2, r3
 800438c:	69ba      	ldr	r2, [r7, #24]
 800438e:	4313      	orrs	r3, r2
 8004390:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	69ba      	ldr	r2, [r7, #24]
 8004396:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004398:	683b      	ldr	r3, [r7, #0]
 800439a:	685b      	ldr	r3, [r3, #4]
 800439c:	f003 0303 	and.w	r3, r3, #3
 80043a0:	2b02      	cmp	r3, #2
 80043a2:	d123      	bne.n	80043ec <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80043a4:	69fb      	ldr	r3, [r7, #28]
 80043a6:	08da      	lsrs	r2, r3, #3
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	3208      	adds	r2, #8
 80043ac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80043b0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80043b2:	69fb      	ldr	r3, [r7, #28]
 80043b4:	f003 0307 	and.w	r3, r3, #7
 80043b8:	009b      	lsls	r3, r3, #2
 80043ba:	220f      	movs	r2, #15
 80043bc:	fa02 f303 	lsl.w	r3, r2, r3
 80043c0:	43db      	mvns	r3, r3
 80043c2:	69ba      	ldr	r2, [r7, #24]
 80043c4:	4013      	ands	r3, r2
 80043c6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80043c8:	683b      	ldr	r3, [r7, #0]
 80043ca:	691a      	ldr	r2, [r3, #16]
 80043cc:	69fb      	ldr	r3, [r7, #28]
 80043ce:	f003 0307 	and.w	r3, r3, #7
 80043d2:	009b      	lsls	r3, r3, #2
 80043d4:	fa02 f303 	lsl.w	r3, r2, r3
 80043d8:	69ba      	ldr	r2, [r7, #24]
 80043da:	4313      	orrs	r3, r2
 80043dc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80043de:	69fb      	ldr	r3, [r7, #28]
 80043e0:	08da      	lsrs	r2, r3, #3
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	3208      	adds	r2, #8
 80043e6:	69b9      	ldr	r1, [r7, #24]
 80043e8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80043f2:	69fb      	ldr	r3, [r7, #28]
 80043f4:	005b      	lsls	r3, r3, #1
 80043f6:	2203      	movs	r2, #3
 80043f8:	fa02 f303 	lsl.w	r3, r2, r3
 80043fc:	43db      	mvns	r3, r3
 80043fe:	69ba      	ldr	r2, [r7, #24]
 8004400:	4013      	ands	r3, r2
 8004402:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004404:	683b      	ldr	r3, [r7, #0]
 8004406:	685b      	ldr	r3, [r3, #4]
 8004408:	f003 0203 	and.w	r2, r3, #3
 800440c:	69fb      	ldr	r3, [r7, #28]
 800440e:	005b      	lsls	r3, r3, #1
 8004410:	fa02 f303 	lsl.w	r3, r2, r3
 8004414:	69ba      	ldr	r2, [r7, #24]
 8004416:	4313      	orrs	r3, r2
 8004418:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	69ba      	ldr	r2, [r7, #24]
 800441e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004420:	683b      	ldr	r3, [r7, #0]
 8004422:	685b      	ldr	r3, [r3, #4]
 8004424:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004428:	2b00      	cmp	r3, #0
 800442a:	f000 80ae 	beq.w	800458a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800442e:	2300      	movs	r3, #0
 8004430:	60fb      	str	r3, [r7, #12]
 8004432:	4b5d      	ldr	r3, [pc, #372]	; (80045a8 <HAL_GPIO_Init+0x300>)
 8004434:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004436:	4a5c      	ldr	r2, [pc, #368]	; (80045a8 <HAL_GPIO_Init+0x300>)
 8004438:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800443c:	6453      	str	r3, [r2, #68]	; 0x44
 800443e:	4b5a      	ldr	r3, [pc, #360]	; (80045a8 <HAL_GPIO_Init+0x300>)
 8004440:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004442:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004446:	60fb      	str	r3, [r7, #12]
 8004448:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800444a:	4a58      	ldr	r2, [pc, #352]	; (80045ac <HAL_GPIO_Init+0x304>)
 800444c:	69fb      	ldr	r3, [r7, #28]
 800444e:	089b      	lsrs	r3, r3, #2
 8004450:	3302      	adds	r3, #2
 8004452:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004456:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004458:	69fb      	ldr	r3, [r7, #28]
 800445a:	f003 0303 	and.w	r3, r3, #3
 800445e:	009b      	lsls	r3, r3, #2
 8004460:	220f      	movs	r2, #15
 8004462:	fa02 f303 	lsl.w	r3, r2, r3
 8004466:	43db      	mvns	r3, r3
 8004468:	69ba      	ldr	r2, [r7, #24]
 800446a:	4013      	ands	r3, r2
 800446c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	4a4f      	ldr	r2, [pc, #316]	; (80045b0 <HAL_GPIO_Init+0x308>)
 8004472:	4293      	cmp	r3, r2
 8004474:	d025      	beq.n	80044c2 <HAL_GPIO_Init+0x21a>
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	4a4e      	ldr	r2, [pc, #312]	; (80045b4 <HAL_GPIO_Init+0x30c>)
 800447a:	4293      	cmp	r3, r2
 800447c:	d01f      	beq.n	80044be <HAL_GPIO_Init+0x216>
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	4a4d      	ldr	r2, [pc, #308]	; (80045b8 <HAL_GPIO_Init+0x310>)
 8004482:	4293      	cmp	r3, r2
 8004484:	d019      	beq.n	80044ba <HAL_GPIO_Init+0x212>
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	4a4c      	ldr	r2, [pc, #304]	; (80045bc <HAL_GPIO_Init+0x314>)
 800448a:	4293      	cmp	r3, r2
 800448c:	d013      	beq.n	80044b6 <HAL_GPIO_Init+0x20e>
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	4a4b      	ldr	r2, [pc, #300]	; (80045c0 <HAL_GPIO_Init+0x318>)
 8004492:	4293      	cmp	r3, r2
 8004494:	d00d      	beq.n	80044b2 <HAL_GPIO_Init+0x20a>
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	4a4a      	ldr	r2, [pc, #296]	; (80045c4 <HAL_GPIO_Init+0x31c>)
 800449a:	4293      	cmp	r3, r2
 800449c:	d007      	beq.n	80044ae <HAL_GPIO_Init+0x206>
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	4a49      	ldr	r2, [pc, #292]	; (80045c8 <HAL_GPIO_Init+0x320>)
 80044a2:	4293      	cmp	r3, r2
 80044a4:	d101      	bne.n	80044aa <HAL_GPIO_Init+0x202>
 80044a6:	2306      	movs	r3, #6
 80044a8:	e00c      	b.n	80044c4 <HAL_GPIO_Init+0x21c>
 80044aa:	2307      	movs	r3, #7
 80044ac:	e00a      	b.n	80044c4 <HAL_GPIO_Init+0x21c>
 80044ae:	2305      	movs	r3, #5
 80044b0:	e008      	b.n	80044c4 <HAL_GPIO_Init+0x21c>
 80044b2:	2304      	movs	r3, #4
 80044b4:	e006      	b.n	80044c4 <HAL_GPIO_Init+0x21c>
 80044b6:	2303      	movs	r3, #3
 80044b8:	e004      	b.n	80044c4 <HAL_GPIO_Init+0x21c>
 80044ba:	2302      	movs	r3, #2
 80044bc:	e002      	b.n	80044c4 <HAL_GPIO_Init+0x21c>
 80044be:	2301      	movs	r3, #1
 80044c0:	e000      	b.n	80044c4 <HAL_GPIO_Init+0x21c>
 80044c2:	2300      	movs	r3, #0
 80044c4:	69fa      	ldr	r2, [r7, #28]
 80044c6:	f002 0203 	and.w	r2, r2, #3
 80044ca:	0092      	lsls	r2, r2, #2
 80044cc:	4093      	lsls	r3, r2
 80044ce:	69ba      	ldr	r2, [r7, #24]
 80044d0:	4313      	orrs	r3, r2
 80044d2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80044d4:	4935      	ldr	r1, [pc, #212]	; (80045ac <HAL_GPIO_Init+0x304>)
 80044d6:	69fb      	ldr	r3, [r7, #28]
 80044d8:	089b      	lsrs	r3, r3, #2
 80044da:	3302      	adds	r3, #2
 80044dc:	69ba      	ldr	r2, [r7, #24]
 80044de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80044e2:	4b3a      	ldr	r3, [pc, #232]	; (80045cc <HAL_GPIO_Init+0x324>)
 80044e4:	689b      	ldr	r3, [r3, #8]
 80044e6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80044e8:	693b      	ldr	r3, [r7, #16]
 80044ea:	43db      	mvns	r3, r3
 80044ec:	69ba      	ldr	r2, [r7, #24]
 80044ee:	4013      	ands	r3, r2
 80044f0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80044f2:	683b      	ldr	r3, [r7, #0]
 80044f4:	685b      	ldr	r3, [r3, #4]
 80044f6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d003      	beq.n	8004506 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80044fe:	69ba      	ldr	r2, [r7, #24]
 8004500:	693b      	ldr	r3, [r7, #16]
 8004502:	4313      	orrs	r3, r2
 8004504:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004506:	4a31      	ldr	r2, [pc, #196]	; (80045cc <HAL_GPIO_Init+0x324>)
 8004508:	69bb      	ldr	r3, [r7, #24]
 800450a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800450c:	4b2f      	ldr	r3, [pc, #188]	; (80045cc <HAL_GPIO_Init+0x324>)
 800450e:	68db      	ldr	r3, [r3, #12]
 8004510:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004512:	693b      	ldr	r3, [r7, #16]
 8004514:	43db      	mvns	r3, r3
 8004516:	69ba      	ldr	r2, [r7, #24]
 8004518:	4013      	ands	r3, r2
 800451a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800451c:	683b      	ldr	r3, [r7, #0]
 800451e:	685b      	ldr	r3, [r3, #4]
 8004520:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004524:	2b00      	cmp	r3, #0
 8004526:	d003      	beq.n	8004530 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8004528:	69ba      	ldr	r2, [r7, #24]
 800452a:	693b      	ldr	r3, [r7, #16]
 800452c:	4313      	orrs	r3, r2
 800452e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004530:	4a26      	ldr	r2, [pc, #152]	; (80045cc <HAL_GPIO_Init+0x324>)
 8004532:	69bb      	ldr	r3, [r7, #24]
 8004534:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004536:	4b25      	ldr	r3, [pc, #148]	; (80045cc <HAL_GPIO_Init+0x324>)
 8004538:	685b      	ldr	r3, [r3, #4]
 800453a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800453c:	693b      	ldr	r3, [r7, #16]
 800453e:	43db      	mvns	r3, r3
 8004540:	69ba      	ldr	r2, [r7, #24]
 8004542:	4013      	ands	r3, r2
 8004544:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004546:	683b      	ldr	r3, [r7, #0]
 8004548:	685b      	ldr	r3, [r3, #4]
 800454a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800454e:	2b00      	cmp	r3, #0
 8004550:	d003      	beq.n	800455a <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8004552:	69ba      	ldr	r2, [r7, #24]
 8004554:	693b      	ldr	r3, [r7, #16]
 8004556:	4313      	orrs	r3, r2
 8004558:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800455a:	4a1c      	ldr	r2, [pc, #112]	; (80045cc <HAL_GPIO_Init+0x324>)
 800455c:	69bb      	ldr	r3, [r7, #24]
 800455e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004560:	4b1a      	ldr	r3, [pc, #104]	; (80045cc <HAL_GPIO_Init+0x324>)
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004566:	693b      	ldr	r3, [r7, #16]
 8004568:	43db      	mvns	r3, r3
 800456a:	69ba      	ldr	r2, [r7, #24]
 800456c:	4013      	ands	r3, r2
 800456e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004570:	683b      	ldr	r3, [r7, #0]
 8004572:	685b      	ldr	r3, [r3, #4]
 8004574:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004578:	2b00      	cmp	r3, #0
 800457a:	d003      	beq.n	8004584 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 800457c:	69ba      	ldr	r2, [r7, #24]
 800457e:	693b      	ldr	r3, [r7, #16]
 8004580:	4313      	orrs	r3, r2
 8004582:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004584:	4a11      	ldr	r2, [pc, #68]	; (80045cc <HAL_GPIO_Init+0x324>)
 8004586:	69bb      	ldr	r3, [r7, #24]
 8004588:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800458a:	69fb      	ldr	r3, [r7, #28]
 800458c:	3301      	adds	r3, #1
 800458e:	61fb      	str	r3, [r7, #28]
 8004590:	69fb      	ldr	r3, [r7, #28]
 8004592:	2b0f      	cmp	r3, #15
 8004594:	f67f ae96 	bls.w	80042c4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004598:	bf00      	nop
 800459a:	bf00      	nop
 800459c:	3724      	adds	r7, #36	; 0x24
 800459e:	46bd      	mov	sp, r7
 80045a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045a4:	4770      	bx	lr
 80045a6:	bf00      	nop
 80045a8:	40023800 	.word	0x40023800
 80045ac:	40013800 	.word	0x40013800
 80045b0:	40020000 	.word	0x40020000
 80045b4:	40020400 	.word	0x40020400
 80045b8:	40020800 	.word	0x40020800
 80045bc:	40020c00 	.word	0x40020c00
 80045c0:	40021000 	.word	0x40021000
 80045c4:	40021400 	.word	0x40021400
 80045c8:	40021800 	.word	0x40021800
 80045cc:	40013c00 	.word	0x40013c00

080045d0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80045d0:	b480      	push	{r7}
 80045d2:	b085      	sub	sp, #20
 80045d4:	af00      	add	r7, sp, #0
 80045d6:	6078      	str	r0, [r7, #4]
 80045d8:	460b      	mov	r3, r1
 80045da:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	691a      	ldr	r2, [r3, #16]
 80045e0:	887b      	ldrh	r3, [r7, #2]
 80045e2:	4013      	ands	r3, r2
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	d002      	beq.n	80045ee <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80045e8:	2301      	movs	r3, #1
 80045ea:	73fb      	strb	r3, [r7, #15]
 80045ec:	e001      	b.n	80045f2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80045ee:	2300      	movs	r3, #0
 80045f0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80045f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80045f4:	4618      	mov	r0, r3
 80045f6:	3714      	adds	r7, #20
 80045f8:	46bd      	mov	sp, r7
 80045fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045fe:	4770      	bx	lr

08004600 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004600:	b480      	push	{r7}
 8004602:	b085      	sub	sp, #20
 8004604:	af00      	add	r7, sp, #0
 8004606:	6078      	str	r0, [r7, #4]
 8004608:	460b      	mov	r3, r1
 800460a:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	695b      	ldr	r3, [r3, #20]
 8004610:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004612:	887a      	ldrh	r2, [r7, #2]
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	4013      	ands	r3, r2
 8004618:	041a      	lsls	r2, r3, #16
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	43d9      	mvns	r1, r3
 800461e:	887b      	ldrh	r3, [r7, #2]
 8004620:	400b      	ands	r3, r1
 8004622:	431a      	orrs	r2, r3
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	619a      	str	r2, [r3, #24]
}
 8004628:	bf00      	nop
 800462a:	3714      	adds	r7, #20
 800462c:	46bd      	mov	sp, r7
 800462e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004632:	4770      	bx	lr

08004634 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8004634:	b580      	push	{r7, lr}
 8004636:	b082      	sub	sp, #8
 8004638:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 800463a:	2300      	movs	r3, #0
 800463c:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800463e:	2300      	movs	r3, #0
 8004640:	603b      	str	r3, [r7, #0]
 8004642:	4b20      	ldr	r3, [pc, #128]	; (80046c4 <HAL_PWREx_EnableOverDrive+0x90>)
 8004644:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004646:	4a1f      	ldr	r2, [pc, #124]	; (80046c4 <HAL_PWREx_EnableOverDrive+0x90>)
 8004648:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800464c:	6413      	str	r3, [r2, #64]	; 0x40
 800464e:	4b1d      	ldr	r3, [pc, #116]	; (80046c4 <HAL_PWREx_EnableOverDrive+0x90>)
 8004650:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004652:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004656:	603b      	str	r3, [r7, #0]
 8004658:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800465a:	4b1b      	ldr	r3, [pc, #108]	; (80046c8 <HAL_PWREx_EnableOverDrive+0x94>)
 800465c:	2201      	movs	r2, #1
 800465e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004660:	f7ff f862 	bl	8003728 <HAL_GetTick>
 8004664:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8004666:	e009      	b.n	800467c <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8004668:	f7ff f85e 	bl	8003728 <HAL_GetTick>
 800466c:	4602      	mov	r2, r0
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	1ad3      	subs	r3, r2, r3
 8004672:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004676:	d901      	bls.n	800467c <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8004678:	2303      	movs	r3, #3
 800467a:	e01f      	b.n	80046bc <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800467c:	4b13      	ldr	r3, [pc, #76]	; (80046cc <HAL_PWREx_EnableOverDrive+0x98>)
 800467e:	685b      	ldr	r3, [r3, #4]
 8004680:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004684:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004688:	d1ee      	bne.n	8004668 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800468a:	4b11      	ldr	r3, [pc, #68]	; (80046d0 <HAL_PWREx_EnableOverDrive+0x9c>)
 800468c:	2201      	movs	r2, #1
 800468e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004690:	f7ff f84a 	bl	8003728 <HAL_GetTick>
 8004694:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8004696:	e009      	b.n	80046ac <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8004698:	f7ff f846 	bl	8003728 <HAL_GetTick>
 800469c:	4602      	mov	r2, r0
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	1ad3      	subs	r3, r2, r3
 80046a2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80046a6:	d901      	bls.n	80046ac <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 80046a8:	2303      	movs	r3, #3
 80046aa:	e007      	b.n	80046bc <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80046ac:	4b07      	ldr	r3, [pc, #28]	; (80046cc <HAL_PWREx_EnableOverDrive+0x98>)
 80046ae:	685b      	ldr	r3, [r3, #4]
 80046b0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80046b4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80046b8:	d1ee      	bne.n	8004698 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 80046ba:	2300      	movs	r3, #0
}
 80046bc:	4618      	mov	r0, r3
 80046be:	3708      	adds	r7, #8
 80046c0:	46bd      	mov	sp, r7
 80046c2:	bd80      	pop	{r7, pc}
 80046c4:	40023800 	.word	0x40023800
 80046c8:	420e0040 	.word	0x420e0040
 80046cc:	40007000 	.word	0x40007000
 80046d0:	420e0044 	.word	0x420e0044

080046d4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80046d4:	b580      	push	{r7, lr}
 80046d6:	b084      	sub	sp, #16
 80046d8:	af00      	add	r7, sp, #0
 80046da:	6078      	str	r0, [r7, #4]
 80046dc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d101      	bne.n	80046e8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80046e4:	2301      	movs	r3, #1
 80046e6:	e0cc      	b.n	8004882 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80046e8:	4b68      	ldr	r3, [pc, #416]	; (800488c <HAL_RCC_ClockConfig+0x1b8>)
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	f003 030f 	and.w	r3, r3, #15
 80046f0:	683a      	ldr	r2, [r7, #0]
 80046f2:	429a      	cmp	r2, r3
 80046f4:	d90c      	bls.n	8004710 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80046f6:	4b65      	ldr	r3, [pc, #404]	; (800488c <HAL_RCC_ClockConfig+0x1b8>)
 80046f8:	683a      	ldr	r2, [r7, #0]
 80046fa:	b2d2      	uxtb	r2, r2
 80046fc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80046fe:	4b63      	ldr	r3, [pc, #396]	; (800488c <HAL_RCC_ClockConfig+0x1b8>)
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	f003 030f 	and.w	r3, r3, #15
 8004706:	683a      	ldr	r2, [r7, #0]
 8004708:	429a      	cmp	r2, r3
 800470a:	d001      	beq.n	8004710 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800470c:	2301      	movs	r3, #1
 800470e:	e0b8      	b.n	8004882 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	f003 0302 	and.w	r3, r3, #2
 8004718:	2b00      	cmp	r3, #0
 800471a:	d020      	beq.n	800475e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	f003 0304 	and.w	r3, r3, #4
 8004724:	2b00      	cmp	r3, #0
 8004726:	d005      	beq.n	8004734 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004728:	4b59      	ldr	r3, [pc, #356]	; (8004890 <HAL_RCC_ClockConfig+0x1bc>)
 800472a:	689b      	ldr	r3, [r3, #8]
 800472c:	4a58      	ldr	r2, [pc, #352]	; (8004890 <HAL_RCC_ClockConfig+0x1bc>)
 800472e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004732:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	f003 0308 	and.w	r3, r3, #8
 800473c:	2b00      	cmp	r3, #0
 800473e:	d005      	beq.n	800474c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004740:	4b53      	ldr	r3, [pc, #332]	; (8004890 <HAL_RCC_ClockConfig+0x1bc>)
 8004742:	689b      	ldr	r3, [r3, #8]
 8004744:	4a52      	ldr	r2, [pc, #328]	; (8004890 <HAL_RCC_ClockConfig+0x1bc>)
 8004746:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800474a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800474c:	4b50      	ldr	r3, [pc, #320]	; (8004890 <HAL_RCC_ClockConfig+0x1bc>)
 800474e:	689b      	ldr	r3, [r3, #8]
 8004750:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	689b      	ldr	r3, [r3, #8]
 8004758:	494d      	ldr	r1, [pc, #308]	; (8004890 <HAL_RCC_ClockConfig+0x1bc>)
 800475a:	4313      	orrs	r3, r2
 800475c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	f003 0301 	and.w	r3, r3, #1
 8004766:	2b00      	cmp	r3, #0
 8004768:	d044      	beq.n	80047f4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	685b      	ldr	r3, [r3, #4]
 800476e:	2b01      	cmp	r3, #1
 8004770:	d107      	bne.n	8004782 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004772:	4b47      	ldr	r3, [pc, #284]	; (8004890 <HAL_RCC_ClockConfig+0x1bc>)
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800477a:	2b00      	cmp	r3, #0
 800477c:	d119      	bne.n	80047b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800477e:	2301      	movs	r3, #1
 8004780:	e07f      	b.n	8004882 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	685b      	ldr	r3, [r3, #4]
 8004786:	2b02      	cmp	r3, #2
 8004788:	d003      	beq.n	8004792 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800478e:	2b03      	cmp	r3, #3
 8004790:	d107      	bne.n	80047a2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004792:	4b3f      	ldr	r3, [pc, #252]	; (8004890 <HAL_RCC_ClockConfig+0x1bc>)
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800479a:	2b00      	cmp	r3, #0
 800479c:	d109      	bne.n	80047b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800479e:	2301      	movs	r3, #1
 80047a0:	e06f      	b.n	8004882 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80047a2:	4b3b      	ldr	r3, [pc, #236]	; (8004890 <HAL_RCC_ClockConfig+0x1bc>)
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	f003 0302 	and.w	r3, r3, #2
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d101      	bne.n	80047b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80047ae:	2301      	movs	r3, #1
 80047b0:	e067      	b.n	8004882 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80047b2:	4b37      	ldr	r3, [pc, #220]	; (8004890 <HAL_RCC_ClockConfig+0x1bc>)
 80047b4:	689b      	ldr	r3, [r3, #8]
 80047b6:	f023 0203 	bic.w	r2, r3, #3
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	685b      	ldr	r3, [r3, #4]
 80047be:	4934      	ldr	r1, [pc, #208]	; (8004890 <HAL_RCC_ClockConfig+0x1bc>)
 80047c0:	4313      	orrs	r3, r2
 80047c2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80047c4:	f7fe ffb0 	bl	8003728 <HAL_GetTick>
 80047c8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80047ca:	e00a      	b.n	80047e2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80047cc:	f7fe ffac 	bl	8003728 <HAL_GetTick>
 80047d0:	4602      	mov	r2, r0
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	1ad3      	subs	r3, r2, r3
 80047d6:	f241 3288 	movw	r2, #5000	; 0x1388
 80047da:	4293      	cmp	r3, r2
 80047dc:	d901      	bls.n	80047e2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80047de:	2303      	movs	r3, #3
 80047e0:	e04f      	b.n	8004882 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80047e2:	4b2b      	ldr	r3, [pc, #172]	; (8004890 <HAL_RCC_ClockConfig+0x1bc>)
 80047e4:	689b      	ldr	r3, [r3, #8]
 80047e6:	f003 020c 	and.w	r2, r3, #12
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	685b      	ldr	r3, [r3, #4]
 80047ee:	009b      	lsls	r3, r3, #2
 80047f0:	429a      	cmp	r2, r3
 80047f2:	d1eb      	bne.n	80047cc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80047f4:	4b25      	ldr	r3, [pc, #148]	; (800488c <HAL_RCC_ClockConfig+0x1b8>)
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	f003 030f 	and.w	r3, r3, #15
 80047fc:	683a      	ldr	r2, [r7, #0]
 80047fe:	429a      	cmp	r2, r3
 8004800:	d20c      	bcs.n	800481c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004802:	4b22      	ldr	r3, [pc, #136]	; (800488c <HAL_RCC_ClockConfig+0x1b8>)
 8004804:	683a      	ldr	r2, [r7, #0]
 8004806:	b2d2      	uxtb	r2, r2
 8004808:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800480a:	4b20      	ldr	r3, [pc, #128]	; (800488c <HAL_RCC_ClockConfig+0x1b8>)
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	f003 030f 	and.w	r3, r3, #15
 8004812:	683a      	ldr	r2, [r7, #0]
 8004814:	429a      	cmp	r2, r3
 8004816:	d001      	beq.n	800481c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004818:	2301      	movs	r3, #1
 800481a:	e032      	b.n	8004882 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	f003 0304 	and.w	r3, r3, #4
 8004824:	2b00      	cmp	r3, #0
 8004826:	d008      	beq.n	800483a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004828:	4b19      	ldr	r3, [pc, #100]	; (8004890 <HAL_RCC_ClockConfig+0x1bc>)
 800482a:	689b      	ldr	r3, [r3, #8]
 800482c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	68db      	ldr	r3, [r3, #12]
 8004834:	4916      	ldr	r1, [pc, #88]	; (8004890 <HAL_RCC_ClockConfig+0x1bc>)
 8004836:	4313      	orrs	r3, r2
 8004838:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	f003 0308 	and.w	r3, r3, #8
 8004842:	2b00      	cmp	r3, #0
 8004844:	d009      	beq.n	800485a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004846:	4b12      	ldr	r3, [pc, #72]	; (8004890 <HAL_RCC_ClockConfig+0x1bc>)
 8004848:	689b      	ldr	r3, [r3, #8]
 800484a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	691b      	ldr	r3, [r3, #16]
 8004852:	00db      	lsls	r3, r3, #3
 8004854:	490e      	ldr	r1, [pc, #56]	; (8004890 <HAL_RCC_ClockConfig+0x1bc>)
 8004856:	4313      	orrs	r3, r2
 8004858:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800485a:	f000 f855 	bl	8004908 <HAL_RCC_GetSysClockFreq>
 800485e:	4602      	mov	r2, r0
 8004860:	4b0b      	ldr	r3, [pc, #44]	; (8004890 <HAL_RCC_ClockConfig+0x1bc>)
 8004862:	689b      	ldr	r3, [r3, #8]
 8004864:	091b      	lsrs	r3, r3, #4
 8004866:	f003 030f 	and.w	r3, r3, #15
 800486a:	490a      	ldr	r1, [pc, #40]	; (8004894 <HAL_RCC_ClockConfig+0x1c0>)
 800486c:	5ccb      	ldrb	r3, [r1, r3]
 800486e:	fa22 f303 	lsr.w	r3, r2, r3
 8004872:	4a09      	ldr	r2, [pc, #36]	; (8004898 <HAL_RCC_ClockConfig+0x1c4>)
 8004874:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004876:	4b09      	ldr	r3, [pc, #36]	; (800489c <HAL_RCC_ClockConfig+0x1c8>)
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	4618      	mov	r0, r3
 800487c:	f7fe ff10 	bl	80036a0 <HAL_InitTick>

  return HAL_OK;
 8004880:	2300      	movs	r3, #0
}
 8004882:	4618      	mov	r0, r3
 8004884:	3710      	adds	r7, #16
 8004886:	46bd      	mov	sp, r7
 8004888:	bd80      	pop	{r7, pc}
 800488a:	bf00      	nop
 800488c:	40023c00 	.word	0x40023c00
 8004890:	40023800 	.word	0x40023800
 8004894:	080079f8 	.word	0x080079f8
 8004898:	20000008 	.word	0x20000008
 800489c:	2000000c 	.word	0x2000000c

080048a0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80048a0:	b480      	push	{r7}
 80048a2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80048a4:	4b03      	ldr	r3, [pc, #12]	; (80048b4 <HAL_RCC_GetHCLKFreq+0x14>)
 80048a6:	681b      	ldr	r3, [r3, #0]
}
 80048a8:	4618      	mov	r0, r3
 80048aa:	46bd      	mov	sp, r7
 80048ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048b0:	4770      	bx	lr
 80048b2:	bf00      	nop
 80048b4:	20000008 	.word	0x20000008

080048b8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80048b8:	b580      	push	{r7, lr}
 80048ba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80048bc:	f7ff fff0 	bl	80048a0 <HAL_RCC_GetHCLKFreq>
 80048c0:	4602      	mov	r2, r0
 80048c2:	4b05      	ldr	r3, [pc, #20]	; (80048d8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80048c4:	689b      	ldr	r3, [r3, #8]
 80048c6:	0a9b      	lsrs	r3, r3, #10
 80048c8:	f003 0307 	and.w	r3, r3, #7
 80048cc:	4903      	ldr	r1, [pc, #12]	; (80048dc <HAL_RCC_GetPCLK1Freq+0x24>)
 80048ce:	5ccb      	ldrb	r3, [r1, r3]
 80048d0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80048d4:	4618      	mov	r0, r3
 80048d6:	bd80      	pop	{r7, pc}
 80048d8:	40023800 	.word	0x40023800
 80048dc:	08007a08 	.word	0x08007a08

080048e0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80048e0:	b580      	push	{r7, lr}
 80048e2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80048e4:	f7ff ffdc 	bl	80048a0 <HAL_RCC_GetHCLKFreq>
 80048e8:	4602      	mov	r2, r0
 80048ea:	4b05      	ldr	r3, [pc, #20]	; (8004900 <HAL_RCC_GetPCLK2Freq+0x20>)
 80048ec:	689b      	ldr	r3, [r3, #8]
 80048ee:	0b5b      	lsrs	r3, r3, #13
 80048f0:	f003 0307 	and.w	r3, r3, #7
 80048f4:	4903      	ldr	r1, [pc, #12]	; (8004904 <HAL_RCC_GetPCLK2Freq+0x24>)
 80048f6:	5ccb      	ldrb	r3, [r1, r3]
 80048f8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80048fc:	4618      	mov	r0, r3
 80048fe:	bd80      	pop	{r7, pc}
 8004900:	40023800 	.word	0x40023800
 8004904:	08007a08 	.word	0x08007a08

08004908 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004908:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800490c:	b0a6      	sub	sp, #152	; 0x98
 800490e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004910:	2300      	movs	r3, #0
 8004912:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  uint32_t pllvco = 0U;
 8004916:	2300      	movs	r3, #0
 8004918:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  uint32_t pllp = 0U;
 800491c:	2300      	movs	r3, #0
 800491e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  uint32_t pllr = 0U;
 8004922:	2300      	movs	r3, #0
 8004924:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  uint32_t sysclockfreq = 0U;
 8004928:	2300      	movs	r3, #0
 800492a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800492e:	4bc8      	ldr	r3, [pc, #800]	; (8004c50 <HAL_RCC_GetSysClockFreq+0x348>)
 8004930:	689b      	ldr	r3, [r3, #8]
 8004932:	f003 030c 	and.w	r3, r3, #12
 8004936:	2b0c      	cmp	r3, #12
 8004938:	f200 817e 	bhi.w	8004c38 <HAL_RCC_GetSysClockFreq+0x330>
 800493c:	a201      	add	r2, pc, #4	; (adr r2, 8004944 <HAL_RCC_GetSysClockFreq+0x3c>)
 800493e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004942:	bf00      	nop
 8004944:	08004979 	.word	0x08004979
 8004948:	08004c39 	.word	0x08004c39
 800494c:	08004c39 	.word	0x08004c39
 8004950:	08004c39 	.word	0x08004c39
 8004954:	08004981 	.word	0x08004981
 8004958:	08004c39 	.word	0x08004c39
 800495c:	08004c39 	.word	0x08004c39
 8004960:	08004c39 	.word	0x08004c39
 8004964:	08004989 	.word	0x08004989
 8004968:	08004c39 	.word	0x08004c39
 800496c:	08004c39 	.word	0x08004c39
 8004970:	08004c39 	.word	0x08004c39
 8004974:	08004af3 	.word	0x08004af3
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004978:	4bb6      	ldr	r3, [pc, #728]	; (8004c54 <HAL_RCC_GetSysClockFreq+0x34c>)
 800497a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
       break;
 800497e:	e15f      	b.n	8004c40 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004980:	4bb5      	ldr	r3, [pc, #724]	; (8004c58 <HAL_RCC_GetSysClockFreq+0x350>)
 8004982:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      break;
 8004986:	e15b      	b.n	8004c40 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004988:	4bb1      	ldr	r3, [pc, #708]	; (8004c50 <HAL_RCC_GetSysClockFreq+0x348>)
 800498a:	685b      	ldr	r3, [r3, #4]
 800498c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004990:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004994:	4bae      	ldr	r3, [pc, #696]	; (8004c50 <HAL_RCC_GetSysClockFreq+0x348>)
 8004996:	685b      	ldr	r3, [r3, #4]
 8004998:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800499c:	2b00      	cmp	r3, #0
 800499e:	d031      	beq.n	8004a04 <HAL_RCC_GetSysClockFreq+0xfc>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80049a0:	4bab      	ldr	r3, [pc, #684]	; (8004c50 <HAL_RCC_GetSysClockFreq+0x348>)
 80049a2:	685b      	ldr	r3, [r3, #4]
 80049a4:	099b      	lsrs	r3, r3, #6
 80049a6:	2200      	movs	r2, #0
 80049a8:	66bb      	str	r3, [r7, #104]	; 0x68
 80049aa:	66fa      	str	r2, [r7, #108]	; 0x6c
 80049ac:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80049ae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80049b2:	663b      	str	r3, [r7, #96]	; 0x60
 80049b4:	2300      	movs	r3, #0
 80049b6:	667b      	str	r3, [r7, #100]	; 0x64
 80049b8:	4ba7      	ldr	r3, [pc, #668]	; (8004c58 <HAL_RCC_GetSysClockFreq+0x350>)
 80049ba:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 80049be:	462a      	mov	r2, r5
 80049c0:	fb03 f202 	mul.w	r2, r3, r2
 80049c4:	2300      	movs	r3, #0
 80049c6:	4621      	mov	r1, r4
 80049c8:	fb01 f303 	mul.w	r3, r1, r3
 80049cc:	4413      	add	r3, r2
 80049ce:	4aa2      	ldr	r2, [pc, #648]	; (8004c58 <HAL_RCC_GetSysClockFreq+0x350>)
 80049d0:	4621      	mov	r1, r4
 80049d2:	fba1 1202 	umull	r1, r2, r1, r2
 80049d6:	67fa      	str	r2, [r7, #124]	; 0x7c
 80049d8:	460a      	mov	r2, r1
 80049da:	67ba      	str	r2, [r7, #120]	; 0x78
 80049dc:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 80049de:	4413      	add	r3, r2
 80049e0:	67fb      	str	r3, [r7, #124]	; 0x7c
 80049e2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80049e6:	2200      	movs	r2, #0
 80049e8:	65bb      	str	r3, [r7, #88]	; 0x58
 80049ea:	65fa      	str	r2, [r7, #92]	; 0x5c
 80049ec:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80049f0:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	; 0x78
 80049f4:	f7fb fc06 	bl	8000204 <__aeabi_uldivmod>
 80049f8:	4602      	mov	r2, r0
 80049fa:	460b      	mov	r3, r1
 80049fc:	4613      	mov	r3, r2
 80049fe:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8004a02:	e064      	b.n	8004ace <HAL_RCC_GetSysClockFreq+0x1c6>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004a04:	4b92      	ldr	r3, [pc, #584]	; (8004c50 <HAL_RCC_GetSysClockFreq+0x348>)
 8004a06:	685b      	ldr	r3, [r3, #4]
 8004a08:	099b      	lsrs	r3, r3, #6
 8004a0a:	2200      	movs	r2, #0
 8004a0c:	653b      	str	r3, [r7, #80]	; 0x50
 8004a0e:	657a      	str	r2, [r7, #84]	; 0x54
 8004a10:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004a12:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004a16:	64bb      	str	r3, [r7, #72]	; 0x48
 8004a18:	2300      	movs	r3, #0
 8004a1a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004a1c:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	; 0x48
 8004a20:	4622      	mov	r2, r4
 8004a22:	462b      	mov	r3, r5
 8004a24:	f04f 0000 	mov.w	r0, #0
 8004a28:	f04f 0100 	mov.w	r1, #0
 8004a2c:	0159      	lsls	r1, r3, #5
 8004a2e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004a32:	0150      	lsls	r0, r2, #5
 8004a34:	4602      	mov	r2, r0
 8004a36:	460b      	mov	r3, r1
 8004a38:	4621      	mov	r1, r4
 8004a3a:	1a51      	subs	r1, r2, r1
 8004a3c:	6139      	str	r1, [r7, #16]
 8004a3e:	4629      	mov	r1, r5
 8004a40:	eb63 0301 	sbc.w	r3, r3, r1
 8004a44:	617b      	str	r3, [r7, #20]
 8004a46:	f04f 0200 	mov.w	r2, #0
 8004a4a:	f04f 0300 	mov.w	r3, #0
 8004a4e:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004a52:	4659      	mov	r1, fp
 8004a54:	018b      	lsls	r3, r1, #6
 8004a56:	4651      	mov	r1, sl
 8004a58:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004a5c:	4651      	mov	r1, sl
 8004a5e:	018a      	lsls	r2, r1, #6
 8004a60:	4651      	mov	r1, sl
 8004a62:	ebb2 0801 	subs.w	r8, r2, r1
 8004a66:	4659      	mov	r1, fp
 8004a68:	eb63 0901 	sbc.w	r9, r3, r1
 8004a6c:	f04f 0200 	mov.w	r2, #0
 8004a70:	f04f 0300 	mov.w	r3, #0
 8004a74:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004a78:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004a7c:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004a80:	4690      	mov	r8, r2
 8004a82:	4699      	mov	r9, r3
 8004a84:	4623      	mov	r3, r4
 8004a86:	eb18 0303 	adds.w	r3, r8, r3
 8004a8a:	60bb      	str	r3, [r7, #8]
 8004a8c:	462b      	mov	r3, r5
 8004a8e:	eb49 0303 	adc.w	r3, r9, r3
 8004a92:	60fb      	str	r3, [r7, #12]
 8004a94:	f04f 0200 	mov.w	r2, #0
 8004a98:	f04f 0300 	mov.w	r3, #0
 8004a9c:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004aa0:	4629      	mov	r1, r5
 8004aa2:	028b      	lsls	r3, r1, #10
 8004aa4:	4621      	mov	r1, r4
 8004aa6:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004aaa:	4621      	mov	r1, r4
 8004aac:	028a      	lsls	r2, r1, #10
 8004aae:	4610      	mov	r0, r2
 8004ab0:	4619      	mov	r1, r3
 8004ab2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004ab6:	2200      	movs	r2, #0
 8004ab8:	643b      	str	r3, [r7, #64]	; 0x40
 8004aba:	647a      	str	r2, [r7, #68]	; 0x44
 8004abc:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8004ac0:	f7fb fba0 	bl	8000204 <__aeabi_uldivmod>
 8004ac4:	4602      	mov	r2, r0
 8004ac6:	460b      	mov	r3, r1
 8004ac8:	4613      	mov	r3, r2
 8004aca:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004ace:	4b60      	ldr	r3, [pc, #384]	; (8004c50 <HAL_RCC_GetSysClockFreq+0x348>)
 8004ad0:	685b      	ldr	r3, [r3, #4]
 8004ad2:	0c1b      	lsrs	r3, r3, #16
 8004ad4:	f003 0303 	and.w	r3, r3, #3
 8004ad8:	3301      	adds	r3, #1
 8004ada:	005b      	lsls	r3, r3, #1
 8004adc:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88

      sysclockfreq = pllvco/pllp;
 8004ae0:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8004ae4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004ae8:	fbb2 f3f3 	udiv	r3, r2, r3
 8004aec:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      break;
 8004af0:	e0a6      	b.n	8004c40 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004af2:	4b57      	ldr	r3, [pc, #348]	; (8004c50 <HAL_RCC_GetSysClockFreq+0x348>)
 8004af4:	685b      	ldr	r3, [r3, #4]
 8004af6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004afa:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004afe:	4b54      	ldr	r3, [pc, #336]	; (8004c50 <HAL_RCC_GetSysClockFreq+0x348>)
 8004b00:	685b      	ldr	r3, [r3, #4]
 8004b02:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d02a      	beq.n	8004b60 <HAL_RCC_GetSysClockFreq+0x258>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004b0a:	4b51      	ldr	r3, [pc, #324]	; (8004c50 <HAL_RCC_GetSysClockFreq+0x348>)
 8004b0c:	685b      	ldr	r3, [r3, #4]
 8004b0e:	099b      	lsrs	r3, r3, #6
 8004b10:	2200      	movs	r2, #0
 8004b12:	63bb      	str	r3, [r7, #56]	; 0x38
 8004b14:	63fa      	str	r2, [r7, #60]	; 0x3c
 8004b16:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b18:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8004b1c:	2100      	movs	r1, #0
 8004b1e:	4b4e      	ldr	r3, [pc, #312]	; (8004c58 <HAL_RCC_GetSysClockFreq+0x350>)
 8004b20:	fb03 f201 	mul.w	r2, r3, r1
 8004b24:	2300      	movs	r3, #0
 8004b26:	fb00 f303 	mul.w	r3, r0, r3
 8004b2a:	4413      	add	r3, r2
 8004b2c:	4a4a      	ldr	r2, [pc, #296]	; (8004c58 <HAL_RCC_GetSysClockFreq+0x350>)
 8004b2e:	fba0 1202 	umull	r1, r2, r0, r2
 8004b32:	677a      	str	r2, [r7, #116]	; 0x74
 8004b34:	460a      	mov	r2, r1
 8004b36:	673a      	str	r2, [r7, #112]	; 0x70
 8004b38:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8004b3a:	4413      	add	r3, r2
 8004b3c:	677b      	str	r3, [r7, #116]	; 0x74
 8004b3e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004b42:	2200      	movs	r2, #0
 8004b44:	633b      	str	r3, [r7, #48]	; 0x30
 8004b46:	637a      	str	r2, [r7, #52]	; 0x34
 8004b48:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8004b4c:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	; 0x70
 8004b50:	f7fb fb58 	bl	8000204 <__aeabi_uldivmod>
 8004b54:	4602      	mov	r2, r0
 8004b56:	460b      	mov	r3, r1
 8004b58:	4613      	mov	r3, r2
 8004b5a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8004b5e:	e05b      	b.n	8004c18 <HAL_RCC_GetSysClockFreq+0x310>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004b60:	4b3b      	ldr	r3, [pc, #236]	; (8004c50 <HAL_RCC_GetSysClockFreq+0x348>)
 8004b62:	685b      	ldr	r3, [r3, #4]
 8004b64:	099b      	lsrs	r3, r3, #6
 8004b66:	2200      	movs	r2, #0
 8004b68:	62bb      	str	r3, [r7, #40]	; 0x28
 8004b6a:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004b6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b6e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004b72:	623b      	str	r3, [r7, #32]
 8004b74:	2300      	movs	r3, #0
 8004b76:	627b      	str	r3, [r7, #36]	; 0x24
 8004b78:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004b7c:	4642      	mov	r2, r8
 8004b7e:	464b      	mov	r3, r9
 8004b80:	f04f 0000 	mov.w	r0, #0
 8004b84:	f04f 0100 	mov.w	r1, #0
 8004b88:	0159      	lsls	r1, r3, #5
 8004b8a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004b8e:	0150      	lsls	r0, r2, #5
 8004b90:	4602      	mov	r2, r0
 8004b92:	460b      	mov	r3, r1
 8004b94:	4641      	mov	r1, r8
 8004b96:	ebb2 0a01 	subs.w	sl, r2, r1
 8004b9a:	4649      	mov	r1, r9
 8004b9c:	eb63 0b01 	sbc.w	fp, r3, r1
 8004ba0:	f04f 0200 	mov.w	r2, #0
 8004ba4:	f04f 0300 	mov.w	r3, #0
 8004ba8:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004bac:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004bb0:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004bb4:	ebb2 040a 	subs.w	r4, r2, sl
 8004bb8:	eb63 050b 	sbc.w	r5, r3, fp
 8004bbc:	f04f 0200 	mov.w	r2, #0
 8004bc0:	f04f 0300 	mov.w	r3, #0
 8004bc4:	00eb      	lsls	r3, r5, #3
 8004bc6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004bca:	00e2      	lsls	r2, r4, #3
 8004bcc:	4614      	mov	r4, r2
 8004bce:	461d      	mov	r5, r3
 8004bd0:	4643      	mov	r3, r8
 8004bd2:	18e3      	adds	r3, r4, r3
 8004bd4:	603b      	str	r3, [r7, #0]
 8004bd6:	464b      	mov	r3, r9
 8004bd8:	eb45 0303 	adc.w	r3, r5, r3
 8004bdc:	607b      	str	r3, [r7, #4]
 8004bde:	f04f 0200 	mov.w	r2, #0
 8004be2:	f04f 0300 	mov.w	r3, #0
 8004be6:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004bea:	4629      	mov	r1, r5
 8004bec:	028b      	lsls	r3, r1, #10
 8004bee:	4621      	mov	r1, r4
 8004bf0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004bf4:	4621      	mov	r1, r4
 8004bf6:	028a      	lsls	r2, r1, #10
 8004bf8:	4610      	mov	r0, r2
 8004bfa:	4619      	mov	r1, r3
 8004bfc:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004c00:	2200      	movs	r2, #0
 8004c02:	61bb      	str	r3, [r7, #24]
 8004c04:	61fa      	str	r2, [r7, #28]
 8004c06:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004c0a:	f7fb fafb 	bl	8000204 <__aeabi_uldivmod>
 8004c0e:	4602      	mov	r2, r0
 8004c10:	460b      	mov	r3, r1
 8004c12:	4613      	mov	r3, r2
 8004c14:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8004c18:	4b0d      	ldr	r3, [pc, #52]	; (8004c50 <HAL_RCC_GetSysClockFreq+0x348>)
 8004c1a:	685b      	ldr	r3, [r3, #4]
 8004c1c:	0f1b      	lsrs	r3, r3, #28
 8004c1e:	f003 0307 	and.w	r3, r3, #7
 8004c22:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84

      sysclockfreq = pllvco/pllr;
 8004c26:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8004c2a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004c2e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c32:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      break;
 8004c36:	e003      	b.n	8004c40 <HAL_RCC_GetSysClockFreq+0x338>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004c38:	4b06      	ldr	r3, [pc, #24]	; (8004c54 <HAL_RCC_GetSysClockFreq+0x34c>)
 8004c3a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      break;
 8004c3e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004c40:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
}
 8004c44:	4618      	mov	r0, r3
 8004c46:	3798      	adds	r7, #152	; 0x98
 8004c48:	46bd      	mov	sp, r7
 8004c4a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004c4e:	bf00      	nop
 8004c50:	40023800 	.word	0x40023800
 8004c54:	00f42400 	.word	0x00f42400
 8004c58:	016e3600 	.word	0x016e3600

08004c5c <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004c5c:	b580      	push	{r7, lr}
 8004c5e:	b086      	sub	sp, #24
 8004c60:	af00      	add	r7, sp, #0
 8004c62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d101      	bne.n	8004c6e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004c6a:	2301      	movs	r3, #1
 8004c6c:	e28d      	b.n	800518a <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	f003 0301 	and.w	r3, r3, #1
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	f000 8083 	beq.w	8004d82 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8004c7c:	4b94      	ldr	r3, [pc, #592]	; (8004ed0 <HAL_RCC_OscConfig+0x274>)
 8004c7e:	689b      	ldr	r3, [r3, #8]
 8004c80:	f003 030c 	and.w	r3, r3, #12
 8004c84:	2b04      	cmp	r3, #4
 8004c86:	d019      	beq.n	8004cbc <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8004c88:	4b91      	ldr	r3, [pc, #580]	; (8004ed0 <HAL_RCC_OscConfig+0x274>)
 8004c8a:	689b      	ldr	r3, [r3, #8]
 8004c8c:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8004c90:	2b08      	cmp	r3, #8
 8004c92:	d106      	bne.n	8004ca2 <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8004c94:	4b8e      	ldr	r3, [pc, #568]	; (8004ed0 <HAL_RCC_OscConfig+0x274>)
 8004c96:	685b      	ldr	r3, [r3, #4]
 8004c98:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004c9c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004ca0:	d00c      	beq.n	8004cbc <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004ca2:	4b8b      	ldr	r3, [pc, #556]	; (8004ed0 <HAL_RCC_OscConfig+0x274>)
 8004ca4:	689b      	ldr	r3, [r3, #8]
 8004ca6:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8004caa:	2b0c      	cmp	r3, #12
 8004cac:	d112      	bne.n	8004cd4 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004cae:	4b88      	ldr	r3, [pc, #544]	; (8004ed0 <HAL_RCC_OscConfig+0x274>)
 8004cb0:	685b      	ldr	r3, [r3, #4]
 8004cb2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004cb6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004cba:	d10b      	bne.n	8004cd4 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004cbc:	4b84      	ldr	r3, [pc, #528]	; (8004ed0 <HAL_RCC_OscConfig+0x274>)
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	d05b      	beq.n	8004d80 <HAL_RCC_OscConfig+0x124>
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	685b      	ldr	r3, [r3, #4]
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	d157      	bne.n	8004d80 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8004cd0:	2301      	movs	r3, #1
 8004cd2:	e25a      	b.n	800518a <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	685b      	ldr	r3, [r3, #4]
 8004cd8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004cdc:	d106      	bne.n	8004cec <HAL_RCC_OscConfig+0x90>
 8004cde:	4b7c      	ldr	r3, [pc, #496]	; (8004ed0 <HAL_RCC_OscConfig+0x274>)
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	4a7b      	ldr	r2, [pc, #492]	; (8004ed0 <HAL_RCC_OscConfig+0x274>)
 8004ce4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004ce8:	6013      	str	r3, [r2, #0]
 8004cea:	e01d      	b.n	8004d28 <HAL_RCC_OscConfig+0xcc>
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	685b      	ldr	r3, [r3, #4]
 8004cf0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004cf4:	d10c      	bne.n	8004d10 <HAL_RCC_OscConfig+0xb4>
 8004cf6:	4b76      	ldr	r3, [pc, #472]	; (8004ed0 <HAL_RCC_OscConfig+0x274>)
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	4a75      	ldr	r2, [pc, #468]	; (8004ed0 <HAL_RCC_OscConfig+0x274>)
 8004cfc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004d00:	6013      	str	r3, [r2, #0]
 8004d02:	4b73      	ldr	r3, [pc, #460]	; (8004ed0 <HAL_RCC_OscConfig+0x274>)
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	4a72      	ldr	r2, [pc, #456]	; (8004ed0 <HAL_RCC_OscConfig+0x274>)
 8004d08:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004d0c:	6013      	str	r3, [r2, #0]
 8004d0e:	e00b      	b.n	8004d28 <HAL_RCC_OscConfig+0xcc>
 8004d10:	4b6f      	ldr	r3, [pc, #444]	; (8004ed0 <HAL_RCC_OscConfig+0x274>)
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	4a6e      	ldr	r2, [pc, #440]	; (8004ed0 <HAL_RCC_OscConfig+0x274>)
 8004d16:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004d1a:	6013      	str	r3, [r2, #0]
 8004d1c:	4b6c      	ldr	r3, [pc, #432]	; (8004ed0 <HAL_RCC_OscConfig+0x274>)
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	4a6b      	ldr	r2, [pc, #428]	; (8004ed0 <HAL_RCC_OscConfig+0x274>)
 8004d22:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004d26:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	685b      	ldr	r3, [r3, #4]
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d013      	beq.n	8004d58 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d30:	f7fe fcfa 	bl	8003728 <HAL_GetTick>
 8004d34:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004d36:	e008      	b.n	8004d4a <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004d38:	f7fe fcf6 	bl	8003728 <HAL_GetTick>
 8004d3c:	4602      	mov	r2, r0
 8004d3e:	693b      	ldr	r3, [r7, #16]
 8004d40:	1ad3      	subs	r3, r2, r3
 8004d42:	2b64      	cmp	r3, #100	; 0x64
 8004d44:	d901      	bls.n	8004d4a <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8004d46:	2303      	movs	r3, #3
 8004d48:	e21f      	b.n	800518a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004d4a:	4b61      	ldr	r3, [pc, #388]	; (8004ed0 <HAL_RCC_OscConfig+0x274>)
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	d0f0      	beq.n	8004d38 <HAL_RCC_OscConfig+0xdc>
 8004d56:	e014      	b.n	8004d82 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d58:	f7fe fce6 	bl	8003728 <HAL_GetTick>
 8004d5c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004d5e:	e008      	b.n	8004d72 <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004d60:	f7fe fce2 	bl	8003728 <HAL_GetTick>
 8004d64:	4602      	mov	r2, r0
 8004d66:	693b      	ldr	r3, [r7, #16]
 8004d68:	1ad3      	subs	r3, r2, r3
 8004d6a:	2b64      	cmp	r3, #100	; 0x64
 8004d6c:	d901      	bls.n	8004d72 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8004d6e:	2303      	movs	r3, #3
 8004d70:	e20b      	b.n	800518a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004d72:	4b57      	ldr	r3, [pc, #348]	; (8004ed0 <HAL_RCC_OscConfig+0x274>)
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d1f0      	bne.n	8004d60 <HAL_RCC_OscConfig+0x104>
 8004d7e:	e000      	b.n	8004d82 <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004d80:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	f003 0302 	and.w	r3, r3, #2
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d06f      	beq.n	8004e6e <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8004d8e:	4b50      	ldr	r3, [pc, #320]	; (8004ed0 <HAL_RCC_OscConfig+0x274>)
 8004d90:	689b      	ldr	r3, [r3, #8]
 8004d92:	f003 030c 	and.w	r3, r3, #12
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d017      	beq.n	8004dca <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8004d9a:	4b4d      	ldr	r3, [pc, #308]	; (8004ed0 <HAL_RCC_OscConfig+0x274>)
 8004d9c:	689b      	ldr	r3, [r3, #8]
 8004d9e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8004da2:	2b08      	cmp	r3, #8
 8004da4:	d105      	bne.n	8004db2 <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8004da6:	4b4a      	ldr	r3, [pc, #296]	; (8004ed0 <HAL_RCC_OscConfig+0x274>)
 8004da8:	685b      	ldr	r3, [r3, #4]
 8004daa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d00b      	beq.n	8004dca <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004db2:	4b47      	ldr	r3, [pc, #284]	; (8004ed0 <HAL_RCC_OscConfig+0x274>)
 8004db4:	689b      	ldr	r3, [r3, #8]
 8004db6:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8004dba:	2b0c      	cmp	r3, #12
 8004dbc:	d11c      	bne.n	8004df8 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004dbe:	4b44      	ldr	r3, [pc, #272]	; (8004ed0 <HAL_RCC_OscConfig+0x274>)
 8004dc0:	685b      	ldr	r3, [r3, #4]
 8004dc2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	d116      	bne.n	8004df8 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004dca:	4b41      	ldr	r3, [pc, #260]	; (8004ed0 <HAL_RCC_OscConfig+0x274>)
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	f003 0302 	and.w	r3, r3, #2
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d005      	beq.n	8004de2 <HAL_RCC_OscConfig+0x186>
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	68db      	ldr	r3, [r3, #12]
 8004dda:	2b01      	cmp	r3, #1
 8004ddc:	d001      	beq.n	8004de2 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8004dde:	2301      	movs	r3, #1
 8004de0:	e1d3      	b.n	800518a <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004de2:	4b3b      	ldr	r3, [pc, #236]	; (8004ed0 <HAL_RCC_OscConfig+0x274>)
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	691b      	ldr	r3, [r3, #16]
 8004dee:	00db      	lsls	r3, r3, #3
 8004df0:	4937      	ldr	r1, [pc, #220]	; (8004ed0 <HAL_RCC_OscConfig+0x274>)
 8004df2:	4313      	orrs	r3, r2
 8004df4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004df6:	e03a      	b.n	8004e6e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	68db      	ldr	r3, [r3, #12]
 8004dfc:	2b00      	cmp	r3, #0
 8004dfe:	d020      	beq.n	8004e42 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004e00:	4b34      	ldr	r3, [pc, #208]	; (8004ed4 <HAL_RCC_OscConfig+0x278>)
 8004e02:	2201      	movs	r2, #1
 8004e04:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e06:	f7fe fc8f 	bl	8003728 <HAL_GetTick>
 8004e0a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004e0c:	e008      	b.n	8004e20 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004e0e:	f7fe fc8b 	bl	8003728 <HAL_GetTick>
 8004e12:	4602      	mov	r2, r0
 8004e14:	693b      	ldr	r3, [r7, #16]
 8004e16:	1ad3      	subs	r3, r2, r3
 8004e18:	2b02      	cmp	r3, #2
 8004e1a:	d901      	bls.n	8004e20 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8004e1c:	2303      	movs	r3, #3
 8004e1e:	e1b4      	b.n	800518a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004e20:	4b2b      	ldr	r3, [pc, #172]	; (8004ed0 <HAL_RCC_OscConfig+0x274>)
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	f003 0302 	and.w	r3, r3, #2
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	d0f0      	beq.n	8004e0e <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004e2c:	4b28      	ldr	r3, [pc, #160]	; (8004ed0 <HAL_RCC_OscConfig+0x274>)
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	691b      	ldr	r3, [r3, #16]
 8004e38:	00db      	lsls	r3, r3, #3
 8004e3a:	4925      	ldr	r1, [pc, #148]	; (8004ed0 <HAL_RCC_OscConfig+0x274>)
 8004e3c:	4313      	orrs	r3, r2
 8004e3e:	600b      	str	r3, [r1, #0]
 8004e40:	e015      	b.n	8004e6e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004e42:	4b24      	ldr	r3, [pc, #144]	; (8004ed4 <HAL_RCC_OscConfig+0x278>)
 8004e44:	2200      	movs	r2, #0
 8004e46:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e48:	f7fe fc6e 	bl	8003728 <HAL_GetTick>
 8004e4c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004e4e:	e008      	b.n	8004e62 <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004e50:	f7fe fc6a 	bl	8003728 <HAL_GetTick>
 8004e54:	4602      	mov	r2, r0
 8004e56:	693b      	ldr	r3, [r7, #16]
 8004e58:	1ad3      	subs	r3, r2, r3
 8004e5a:	2b02      	cmp	r3, #2
 8004e5c:	d901      	bls.n	8004e62 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8004e5e:	2303      	movs	r3, #3
 8004e60:	e193      	b.n	800518a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004e62:	4b1b      	ldr	r3, [pc, #108]	; (8004ed0 <HAL_RCC_OscConfig+0x274>)
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	f003 0302 	and.w	r3, r3, #2
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d1f0      	bne.n	8004e50 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	f003 0308 	and.w	r3, r3, #8
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d036      	beq.n	8004ee8 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	695b      	ldr	r3, [r3, #20]
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d016      	beq.n	8004eb0 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004e82:	4b15      	ldr	r3, [pc, #84]	; (8004ed8 <HAL_RCC_OscConfig+0x27c>)
 8004e84:	2201      	movs	r2, #1
 8004e86:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004e88:	f7fe fc4e 	bl	8003728 <HAL_GetTick>
 8004e8c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004e8e:	e008      	b.n	8004ea2 <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004e90:	f7fe fc4a 	bl	8003728 <HAL_GetTick>
 8004e94:	4602      	mov	r2, r0
 8004e96:	693b      	ldr	r3, [r7, #16]
 8004e98:	1ad3      	subs	r3, r2, r3
 8004e9a:	2b02      	cmp	r3, #2
 8004e9c:	d901      	bls.n	8004ea2 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8004e9e:	2303      	movs	r3, #3
 8004ea0:	e173      	b.n	800518a <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004ea2:	4b0b      	ldr	r3, [pc, #44]	; (8004ed0 <HAL_RCC_OscConfig+0x274>)
 8004ea4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004ea6:	f003 0302 	and.w	r3, r3, #2
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	d0f0      	beq.n	8004e90 <HAL_RCC_OscConfig+0x234>
 8004eae:	e01b      	b.n	8004ee8 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004eb0:	4b09      	ldr	r3, [pc, #36]	; (8004ed8 <HAL_RCC_OscConfig+0x27c>)
 8004eb2:	2200      	movs	r2, #0
 8004eb4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004eb6:	f7fe fc37 	bl	8003728 <HAL_GetTick>
 8004eba:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004ebc:	e00e      	b.n	8004edc <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004ebe:	f7fe fc33 	bl	8003728 <HAL_GetTick>
 8004ec2:	4602      	mov	r2, r0
 8004ec4:	693b      	ldr	r3, [r7, #16]
 8004ec6:	1ad3      	subs	r3, r2, r3
 8004ec8:	2b02      	cmp	r3, #2
 8004eca:	d907      	bls.n	8004edc <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8004ecc:	2303      	movs	r3, #3
 8004ece:	e15c      	b.n	800518a <HAL_RCC_OscConfig+0x52e>
 8004ed0:	40023800 	.word	0x40023800
 8004ed4:	42470000 	.word	0x42470000
 8004ed8:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004edc:	4b8a      	ldr	r3, [pc, #552]	; (8005108 <HAL_RCC_OscConfig+0x4ac>)
 8004ede:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004ee0:	f003 0302 	and.w	r3, r3, #2
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	d1ea      	bne.n	8004ebe <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	f003 0304 	and.w	r3, r3, #4
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	f000 8097 	beq.w	8005024 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004ef6:	2300      	movs	r3, #0
 8004ef8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004efa:	4b83      	ldr	r3, [pc, #524]	; (8005108 <HAL_RCC_OscConfig+0x4ac>)
 8004efc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004efe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d10f      	bne.n	8004f26 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004f06:	2300      	movs	r3, #0
 8004f08:	60bb      	str	r3, [r7, #8]
 8004f0a:	4b7f      	ldr	r3, [pc, #508]	; (8005108 <HAL_RCC_OscConfig+0x4ac>)
 8004f0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f0e:	4a7e      	ldr	r2, [pc, #504]	; (8005108 <HAL_RCC_OscConfig+0x4ac>)
 8004f10:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004f14:	6413      	str	r3, [r2, #64]	; 0x40
 8004f16:	4b7c      	ldr	r3, [pc, #496]	; (8005108 <HAL_RCC_OscConfig+0x4ac>)
 8004f18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f1a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004f1e:	60bb      	str	r3, [r7, #8]
 8004f20:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004f22:	2301      	movs	r3, #1
 8004f24:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004f26:	4b79      	ldr	r3, [pc, #484]	; (800510c <HAL_RCC_OscConfig+0x4b0>)
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	d118      	bne.n	8004f64 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004f32:	4b76      	ldr	r3, [pc, #472]	; (800510c <HAL_RCC_OscConfig+0x4b0>)
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	4a75      	ldr	r2, [pc, #468]	; (800510c <HAL_RCC_OscConfig+0x4b0>)
 8004f38:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004f3c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004f3e:	f7fe fbf3 	bl	8003728 <HAL_GetTick>
 8004f42:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004f44:	e008      	b.n	8004f58 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004f46:	f7fe fbef 	bl	8003728 <HAL_GetTick>
 8004f4a:	4602      	mov	r2, r0
 8004f4c:	693b      	ldr	r3, [r7, #16]
 8004f4e:	1ad3      	subs	r3, r2, r3
 8004f50:	2b02      	cmp	r3, #2
 8004f52:	d901      	bls.n	8004f58 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8004f54:	2303      	movs	r3, #3
 8004f56:	e118      	b.n	800518a <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004f58:	4b6c      	ldr	r3, [pc, #432]	; (800510c <HAL_RCC_OscConfig+0x4b0>)
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	d0f0      	beq.n	8004f46 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	689b      	ldr	r3, [r3, #8]
 8004f68:	2b01      	cmp	r3, #1
 8004f6a:	d106      	bne.n	8004f7a <HAL_RCC_OscConfig+0x31e>
 8004f6c:	4b66      	ldr	r3, [pc, #408]	; (8005108 <HAL_RCC_OscConfig+0x4ac>)
 8004f6e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f70:	4a65      	ldr	r2, [pc, #404]	; (8005108 <HAL_RCC_OscConfig+0x4ac>)
 8004f72:	f043 0301 	orr.w	r3, r3, #1
 8004f76:	6713      	str	r3, [r2, #112]	; 0x70
 8004f78:	e01c      	b.n	8004fb4 <HAL_RCC_OscConfig+0x358>
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	689b      	ldr	r3, [r3, #8]
 8004f7e:	2b05      	cmp	r3, #5
 8004f80:	d10c      	bne.n	8004f9c <HAL_RCC_OscConfig+0x340>
 8004f82:	4b61      	ldr	r3, [pc, #388]	; (8005108 <HAL_RCC_OscConfig+0x4ac>)
 8004f84:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f86:	4a60      	ldr	r2, [pc, #384]	; (8005108 <HAL_RCC_OscConfig+0x4ac>)
 8004f88:	f043 0304 	orr.w	r3, r3, #4
 8004f8c:	6713      	str	r3, [r2, #112]	; 0x70
 8004f8e:	4b5e      	ldr	r3, [pc, #376]	; (8005108 <HAL_RCC_OscConfig+0x4ac>)
 8004f90:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f92:	4a5d      	ldr	r2, [pc, #372]	; (8005108 <HAL_RCC_OscConfig+0x4ac>)
 8004f94:	f043 0301 	orr.w	r3, r3, #1
 8004f98:	6713      	str	r3, [r2, #112]	; 0x70
 8004f9a:	e00b      	b.n	8004fb4 <HAL_RCC_OscConfig+0x358>
 8004f9c:	4b5a      	ldr	r3, [pc, #360]	; (8005108 <HAL_RCC_OscConfig+0x4ac>)
 8004f9e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004fa0:	4a59      	ldr	r2, [pc, #356]	; (8005108 <HAL_RCC_OscConfig+0x4ac>)
 8004fa2:	f023 0301 	bic.w	r3, r3, #1
 8004fa6:	6713      	str	r3, [r2, #112]	; 0x70
 8004fa8:	4b57      	ldr	r3, [pc, #348]	; (8005108 <HAL_RCC_OscConfig+0x4ac>)
 8004faa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004fac:	4a56      	ldr	r2, [pc, #344]	; (8005108 <HAL_RCC_OscConfig+0x4ac>)
 8004fae:	f023 0304 	bic.w	r3, r3, #4
 8004fb2:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	689b      	ldr	r3, [r3, #8]
 8004fb8:	2b00      	cmp	r3, #0
 8004fba:	d015      	beq.n	8004fe8 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004fbc:	f7fe fbb4 	bl	8003728 <HAL_GetTick>
 8004fc0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004fc2:	e00a      	b.n	8004fda <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004fc4:	f7fe fbb0 	bl	8003728 <HAL_GetTick>
 8004fc8:	4602      	mov	r2, r0
 8004fca:	693b      	ldr	r3, [r7, #16]
 8004fcc:	1ad3      	subs	r3, r2, r3
 8004fce:	f241 3288 	movw	r2, #5000	; 0x1388
 8004fd2:	4293      	cmp	r3, r2
 8004fd4:	d901      	bls.n	8004fda <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8004fd6:	2303      	movs	r3, #3
 8004fd8:	e0d7      	b.n	800518a <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004fda:	4b4b      	ldr	r3, [pc, #300]	; (8005108 <HAL_RCC_OscConfig+0x4ac>)
 8004fdc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004fde:	f003 0302 	and.w	r3, r3, #2
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d0ee      	beq.n	8004fc4 <HAL_RCC_OscConfig+0x368>
 8004fe6:	e014      	b.n	8005012 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004fe8:	f7fe fb9e 	bl	8003728 <HAL_GetTick>
 8004fec:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004fee:	e00a      	b.n	8005006 <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004ff0:	f7fe fb9a 	bl	8003728 <HAL_GetTick>
 8004ff4:	4602      	mov	r2, r0
 8004ff6:	693b      	ldr	r3, [r7, #16]
 8004ff8:	1ad3      	subs	r3, r2, r3
 8004ffa:	f241 3288 	movw	r2, #5000	; 0x1388
 8004ffe:	4293      	cmp	r3, r2
 8005000:	d901      	bls.n	8005006 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8005002:	2303      	movs	r3, #3
 8005004:	e0c1      	b.n	800518a <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005006:	4b40      	ldr	r3, [pc, #256]	; (8005108 <HAL_RCC_OscConfig+0x4ac>)
 8005008:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800500a:	f003 0302 	and.w	r3, r3, #2
 800500e:	2b00      	cmp	r3, #0
 8005010:	d1ee      	bne.n	8004ff0 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005012:	7dfb      	ldrb	r3, [r7, #23]
 8005014:	2b01      	cmp	r3, #1
 8005016:	d105      	bne.n	8005024 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005018:	4b3b      	ldr	r3, [pc, #236]	; (8005108 <HAL_RCC_OscConfig+0x4ac>)
 800501a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800501c:	4a3a      	ldr	r2, [pc, #232]	; (8005108 <HAL_RCC_OscConfig+0x4ac>)
 800501e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005022:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	699b      	ldr	r3, [r3, #24]
 8005028:	2b00      	cmp	r3, #0
 800502a:	f000 80ad 	beq.w	8005188 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800502e:	4b36      	ldr	r3, [pc, #216]	; (8005108 <HAL_RCC_OscConfig+0x4ac>)
 8005030:	689b      	ldr	r3, [r3, #8]
 8005032:	f003 030c 	and.w	r3, r3, #12
 8005036:	2b08      	cmp	r3, #8
 8005038:	d060      	beq.n	80050fc <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	699b      	ldr	r3, [r3, #24]
 800503e:	2b02      	cmp	r3, #2
 8005040:	d145      	bne.n	80050ce <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005042:	4b33      	ldr	r3, [pc, #204]	; (8005110 <HAL_RCC_OscConfig+0x4b4>)
 8005044:	2200      	movs	r2, #0
 8005046:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005048:	f7fe fb6e 	bl	8003728 <HAL_GetTick>
 800504c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800504e:	e008      	b.n	8005062 <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005050:	f7fe fb6a 	bl	8003728 <HAL_GetTick>
 8005054:	4602      	mov	r2, r0
 8005056:	693b      	ldr	r3, [r7, #16]
 8005058:	1ad3      	subs	r3, r2, r3
 800505a:	2b02      	cmp	r3, #2
 800505c:	d901      	bls.n	8005062 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 800505e:	2303      	movs	r3, #3
 8005060:	e093      	b.n	800518a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005062:	4b29      	ldr	r3, [pc, #164]	; (8005108 <HAL_RCC_OscConfig+0x4ac>)
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800506a:	2b00      	cmp	r3, #0
 800506c:	d1f0      	bne.n	8005050 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	69da      	ldr	r2, [r3, #28]
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	6a1b      	ldr	r3, [r3, #32]
 8005076:	431a      	orrs	r2, r3
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800507c:	019b      	lsls	r3, r3, #6
 800507e:	431a      	orrs	r2, r3
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005084:	085b      	lsrs	r3, r3, #1
 8005086:	3b01      	subs	r3, #1
 8005088:	041b      	lsls	r3, r3, #16
 800508a:	431a      	orrs	r2, r3
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005090:	061b      	lsls	r3, r3, #24
 8005092:	431a      	orrs	r2, r3
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005098:	071b      	lsls	r3, r3, #28
 800509a:	491b      	ldr	r1, [pc, #108]	; (8005108 <HAL_RCC_OscConfig+0x4ac>)
 800509c:	4313      	orrs	r3, r2
 800509e:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80050a0:	4b1b      	ldr	r3, [pc, #108]	; (8005110 <HAL_RCC_OscConfig+0x4b4>)
 80050a2:	2201      	movs	r2, #1
 80050a4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80050a6:	f7fe fb3f 	bl	8003728 <HAL_GetTick>
 80050aa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80050ac:	e008      	b.n	80050c0 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80050ae:	f7fe fb3b 	bl	8003728 <HAL_GetTick>
 80050b2:	4602      	mov	r2, r0
 80050b4:	693b      	ldr	r3, [r7, #16]
 80050b6:	1ad3      	subs	r3, r2, r3
 80050b8:	2b02      	cmp	r3, #2
 80050ba:	d901      	bls.n	80050c0 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 80050bc:	2303      	movs	r3, #3
 80050be:	e064      	b.n	800518a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80050c0:	4b11      	ldr	r3, [pc, #68]	; (8005108 <HAL_RCC_OscConfig+0x4ac>)
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	d0f0      	beq.n	80050ae <HAL_RCC_OscConfig+0x452>
 80050cc:	e05c      	b.n	8005188 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80050ce:	4b10      	ldr	r3, [pc, #64]	; (8005110 <HAL_RCC_OscConfig+0x4b4>)
 80050d0:	2200      	movs	r2, #0
 80050d2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80050d4:	f7fe fb28 	bl	8003728 <HAL_GetTick>
 80050d8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80050da:	e008      	b.n	80050ee <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80050dc:	f7fe fb24 	bl	8003728 <HAL_GetTick>
 80050e0:	4602      	mov	r2, r0
 80050e2:	693b      	ldr	r3, [r7, #16]
 80050e4:	1ad3      	subs	r3, r2, r3
 80050e6:	2b02      	cmp	r3, #2
 80050e8:	d901      	bls.n	80050ee <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 80050ea:	2303      	movs	r3, #3
 80050ec:	e04d      	b.n	800518a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80050ee:	4b06      	ldr	r3, [pc, #24]	; (8005108 <HAL_RCC_OscConfig+0x4ac>)
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d1f0      	bne.n	80050dc <HAL_RCC_OscConfig+0x480>
 80050fa:	e045      	b.n	8005188 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	699b      	ldr	r3, [r3, #24]
 8005100:	2b01      	cmp	r3, #1
 8005102:	d107      	bne.n	8005114 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8005104:	2301      	movs	r3, #1
 8005106:	e040      	b.n	800518a <HAL_RCC_OscConfig+0x52e>
 8005108:	40023800 	.word	0x40023800
 800510c:	40007000 	.word	0x40007000
 8005110:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005114:	4b1f      	ldr	r3, [pc, #124]	; (8005194 <HAL_RCC_OscConfig+0x538>)
 8005116:	685b      	ldr	r3, [r3, #4]
 8005118:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	699b      	ldr	r3, [r3, #24]
 800511e:	2b01      	cmp	r3, #1
 8005120:	d030      	beq.n	8005184 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800512c:	429a      	cmp	r2, r3
 800512e:	d129      	bne.n	8005184 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800513a:	429a      	cmp	r2, r3
 800513c:	d122      	bne.n	8005184 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800513e:	68fa      	ldr	r2, [r7, #12]
 8005140:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005144:	4013      	ands	r3, r2
 8005146:	687a      	ldr	r2, [r7, #4]
 8005148:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800514a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800514c:	4293      	cmp	r3, r2
 800514e:	d119      	bne.n	8005184 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800515a:	085b      	lsrs	r3, r3, #1
 800515c:	3b01      	subs	r3, #1
 800515e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005160:	429a      	cmp	r2, r3
 8005162:	d10f      	bne.n	8005184 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800516e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005170:	429a      	cmp	r2, r3
 8005172:	d107      	bne.n	8005184 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800517e:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005180:	429a      	cmp	r2, r3
 8005182:	d001      	beq.n	8005188 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8005184:	2301      	movs	r3, #1
 8005186:	e000      	b.n	800518a <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8005188:	2300      	movs	r3, #0
}
 800518a:	4618      	mov	r0, r3
 800518c:	3718      	adds	r7, #24
 800518e:	46bd      	mov	sp, r7
 8005190:	bd80      	pop	{r7, pc}
 8005192:	bf00      	nop
 8005194:	40023800 	.word	0x40023800

08005198 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005198:	b580      	push	{r7, lr}
 800519a:	b082      	sub	sp, #8
 800519c:	af00      	add	r7, sp, #0
 800519e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d101      	bne.n	80051aa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80051a6:	2301      	movs	r3, #1
 80051a8:	e041      	b.n	800522e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80051b0:	b2db      	uxtb	r3, r3
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	d106      	bne.n	80051c4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	2200      	movs	r2, #0
 80051ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80051be:	6878      	ldr	r0, [r7, #4]
 80051c0:	f7fd ff98 	bl	80030f4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	2202      	movs	r2, #2
 80051c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	681a      	ldr	r2, [r3, #0]
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	3304      	adds	r3, #4
 80051d4:	4619      	mov	r1, r3
 80051d6:	4610      	mov	r0, r2
 80051d8:	f000 fd18 	bl	8005c0c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	2201      	movs	r2, #1
 80051e0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	2201      	movs	r2, #1
 80051e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	2201      	movs	r2, #1
 80051f0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	2201      	movs	r2, #1
 80051f8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	2201      	movs	r2, #1
 8005200:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	2201      	movs	r2, #1
 8005208:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	2201      	movs	r2, #1
 8005210:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	2201      	movs	r2, #1
 8005218:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	2201      	movs	r2, #1
 8005220:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	2201      	movs	r2, #1
 8005228:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800522c:	2300      	movs	r3, #0
}
 800522e:	4618      	mov	r0, r3
 8005230:	3708      	adds	r7, #8
 8005232:	46bd      	mov	sp, r7
 8005234:	bd80      	pop	{r7, pc}
	...

08005238 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005238:	b480      	push	{r7}
 800523a:	b085      	sub	sp, #20
 800523c:	af00      	add	r7, sp, #0
 800523e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005246:	b2db      	uxtb	r3, r3
 8005248:	2b01      	cmp	r3, #1
 800524a:	d001      	beq.n	8005250 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800524c:	2301      	movs	r3, #1
 800524e:	e04e      	b.n	80052ee <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	2202      	movs	r2, #2
 8005254:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	68da      	ldr	r2, [r3, #12]
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	f042 0201 	orr.w	r2, r2, #1
 8005266:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	4a23      	ldr	r2, [pc, #140]	; (80052fc <HAL_TIM_Base_Start_IT+0xc4>)
 800526e:	4293      	cmp	r3, r2
 8005270:	d022      	beq.n	80052b8 <HAL_TIM_Base_Start_IT+0x80>
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800527a:	d01d      	beq.n	80052b8 <HAL_TIM_Base_Start_IT+0x80>
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	4a1f      	ldr	r2, [pc, #124]	; (8005300 <HAL_TIM_Base_Start_IT+0xc8>)
 8005282:	4293      	cmp	r3, r2
 8005284:	d018      	beq.n	80052b8 <HAL_TIM_Base_Start_IT+0x80>
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	4a1e      	ldr	r2, [pc, #120]	; (8005304 <HAL_TIM_Base_Start_IT+0xcc>)
 800528c:	4293      	cmp	r3, r2
 800528e:	d013      	beq.n	80052b8 <HAL_TIM_Base_Start_IT+0x80>
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	4a1c      	ldr	r2, [pc, #112]	; (8005308 <HAL_TIM_Base_Start_IT+0xd0>)
 8005296:	4293      	cmp	r3, r2
 8005298:	d00e      	beq.n	80052b8 <HAL_TIM_Base_Start_IT+0x80>
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	4a1b      	ldr	r2, [pc, #108]	; (800530c <HAL_TIM_Base_Start_IT+0xd4>)
 80052a0:	4293      	cmp	r3, r2
 80052a2:	d009      	beq.n	80052b8 <HAL_TIM_Base_Start_IT+0x80>
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	4a19      	ldr	r2, [pc, #100]	; (8005310 <HAL_TIM_Base_Start_IT+0xd8>)
 80052aa:	4293      	cmp	r3, r2
 80052ac:	d004      	beq.n	80052b8 <HAL_TIM_Base_Start_IT+0x80>
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	4a18      	ldr	r2, [pc, #96]	; (8005314 <HAL_TIM_Base_Start_IT+0xdc>)
 80052b4:	4293      	cmp	r3, r2
 80052b6:	d111      	bne.n	80052dc <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	689b      	ldr	r3, [r3, #8]
 80052be:	f003 0307 	and.w	r3, r3, #7
 80052c2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	2b06      	cmp	r3, #6
 80052c8:	d010      	beq.n	80052ec <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	681a      	ldr	r2, [r3, #0]
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	f042 0201 	orr.w	r2, r2, #1
 80052d8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80052da:	e007      	b.n	80052ec <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	681a      	ldr	r2, [r3, #0]
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	f042 0201 	orr.w	r2, r2, #1
 80052ea:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80052ec:	2300      	movs	r3, #0
}
 80052ee:	4618      	mov	r0, r3
 80052f0:	3714      	adds	r7, #20
 80052f2:	46bd      	mov	sp, r7
 80052f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052f8:	4770      	bx	lr
 80052fa:	bf00      	nop
 80052fc:	40010000 	.word	0x40010000
 8005300:	40000400 	.word	0x40000400
 8005304:	40000800 	.word	0x40000800
 8005308:	40000c00 	.word	0x40000c00
 800530c:	40010400 	.word	0x40010400
 8005310:	40014000 	.word	0x40014000
 8005314:	40001800 	.word	0x40001800

08005318 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8005318:	b480      	push	{r7}
 800531a:	b083      	sub	sp, #12
 800531c:	af00      	add	r7, sp, #0
 800531e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	68da      	ldr	r2, [r3, #12]
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	f022 0201 	bic.w	r2, r2, #1
 800532e:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	6a1a      	ldr	r2, [r3, #32]
 8005336:	f241 1311 	movw	r3, #4369	; 0x1111
 800533a:	4013      	ands	r3, r2
 800533c:	2b00      	cmp	r3, #0
 800533e:	d10f      	bne.n	8005360 <HAL_TIM_Base_Stop_IT+0x48>
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	6a1a      	ldr	r2, [r3, #32]
 8005346:	f240 4344 	movw	r3, #1092	; 0x444
 800534a:	4013      	ands	r3, r2
 800534c:	2b00      	cmp	r3, #0
 800534e:	d107      	bne.n	8005360 <HAL_TIM_Base_Stop_IT+0x48>
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	681a      	ldr	r2, [r3, #0]
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	f022 0201 	bic.w	r2, r2, #1
 800535e:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	2201      	movs	r2, #1
 8005364:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8005368:	2300      	movs	r3, #0
}
 800536a:	4618      	mov	r0, r3
 800536c:	370c      	adds	r7, #12
 800536e:	46bd      	mov	sp, r7
 8005370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005374:	4770      	bx	lr

08005376 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005376:	b580      	push	{r7, lr}
 8005378:	b082      	sub	sp, #8
 800537a:	af00      	add	r7, sp, #0
 800537c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	2b00      	cmp	r3, #0
 8005382:	d101      	bne.n	8005388 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005384:	2301      	movs	r3, #1
 8005386:	e041      	b.n	800540c <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800538e:	b2db      	uxtb	r3, r3
 8005390:	2b00      	cmp	r3, #0
 8005392:	d106      	bne.n	80053a2 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	2200      	movs	r2, #0
 8005398:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800539c:	6878      	ldr	r0, [r7, #4]
 800539e:	f000 f839 	bl	8005414 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	2202      	movs	r2, #2
 80053a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	681a      	ldr	r2, [r3, #0]
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	3304      	adds	r3, #4
 80053b2:	4619      	mov	r1, r3
 80053b4:	4610      	mov	r0, r2
 80053b6:	f000 fc29 	bl	8005c0c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	2201      	movs	r2, #1
 80053be:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	2201      	movs	r2, #1
 80053c6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	2201      	movs	r2, #1
 80053ce:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	2201      	movs	r2, #1
 80053d6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	2201      	movs	r2, #1
 80053de:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	2201      	movs	r2, #1
 80053e6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	2201      	movs	r2, #1
 80053ee:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	2201      	movs	r2, #1
 80053f6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	2201      	movs	r2, #1
 80053fe:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	2201      	movs	r2, #1
 8005406:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800540a:	2300      	movs	r3, #0
}
 800540c:	4618      	mov	r0, r3
 800540e:	3708      	adds	r7, #8
 8005410:	46bd      	mov	sp, r7
 8005412:	bd80      	pop	{r7, pc}

08005414 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005414:	b480      	push	{r7}
 8005416:	b083      	sub	sp, #12
 8005418:	af00      	add	r7, sp, #0
 800541a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800541c:	bf00      	nop
 800541e:	370c      	adds	r7, #12
 8005420:	46bd      	mov	sp, r7
 8005422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005426:	4770      	bx	lr

08005428 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005428:	b580      	push	{r7, lr}
 800542a:	b084      	sub	sp, #16
 800542c:	af00      	add	r7, sp, #0
 800542e:	6078      	str	r0, [r7, #4]
 8005430:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005432:	683b      	ldr	r3, [r7, #0]
 8005434:	2b00      	cmp	r3, #0
 8005436:	d109      	bne.n	800544c <HAL_TIM_PWM_Start+0x24>
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800543e:	b2db      	uxtb	r3, r3
 8005440:	2b01      	cmp	r3, #1
 8005442:	bf14      	ite	ne
 8005444:	2301      	movne	r3, #1
 8005446:	2300      	moveq	r3, #0
 8005448:	b2db      	uxtb	r3, r3
 800544a:	e022      	b.n	8005492 <HAL_TIM_PWM_Start+0x6a>
 800544c:	683b      	ldr	r3, [r7, #0]
 800544e:	2b04      	cmp	r3, #4
 8005450:	d109      	bne.n	8005466 <HAL_TIM_PWM_Start+0x3e>
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8005458:	b2db      	uxtb	r3, r3
 800545a:	2b01      	cmp	r3, #1
 800545c:	bf14      	ite	ne
 800545e:	2301      	movne	r3, #1
 8005460:	2300      	moveq	r3, #0
 8005462:	b2db      	uxtb	r3, r3
 8005464:	e015      	b.n	8005492 <HAL_TIM_PWM_Start+0x6a>
 8005466:	683b      	ldr	r3, [r7, #0]
 8005468:	2b08      	cmp	r3, #8
 800546a:	d109      	bne.n	8005480 <HAL_TIM_PWM_Start+0x58>
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005472:	b2db      	uxtb	r3, r3
 8005474:	2b01      	cmp	r3, #1
 8005476:	bf14      	ite	ne
 8005478:	2301      	movne	r3, #1
 800547a:	2300      	moveq	r3, #0
 800547c:	b2db      	uxtb	r3, r3
 800547e:	e008      	b.n	8005492 <HAL_TIM_PWM_Start+0x6a>
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005486:	b2db      	uxtb	r3, r3
 8005488:	2b01      	cmp	r3, #1
 800548a:	bf14      	ite	ne
 800548c:	2301      	movne	r3, #1
 800548e:	2300      	moveq	r3, #0
 8005490:	b2db      	uxtb	r3, r3
 8005492:	2b00      	cmp	r3, #0
 8005494:	d001      	beq.n	800549a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8005496:	2301      	movs	r3, #1
 8005498:	e07c      	b.n	8005594 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800549a:	683b      	ldr	r3, [r7, #0]
 800549c:	2b00      	cmp	r3, #0
 800549e:	d104      	bne.n	80054aa <HAL_TIM_PWM_Start+0x82>
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	2202      	movs	r2, #2
 80054a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80054a8:	e013      	b.n	80054d2 <HAL_TIM_PWM_Start+0xaa>
 80054aa:	683b      	ldr	r3, [r7, #0]
 80054ac:	2b04      	cmp	r3, #4
 80054ae:	d104      	bne.n	80054ba <HAL_TIM_PWM_Start+0x92>
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	2202      	movs	r2, #2
 80054b4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80054b8:	e00b      	b.n	80054d2 <HAL_TIM_PWM_Start+0xaa>
 80054ba:	683b      	ldr	r3, [r7, #0]
 80054bc:	2b08      	cmp	r3, #8
 80054be:	d104      	bne.n	80054ca <HAL_TIM_PWM_Start+0xa2>
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	2202      	movs	r2, #2
 80054c4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80054c8:	e003      	b.n	80054d2 <HAL_TIM_PWM_Start+0xaa>
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	2202      	movs	r2, #2
 80054ce:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	2201      	movs	r2, #1
 80054d8:	6839      	ldr	r1, [r7, #0]
 80054da:	4618      	mov	r0, r3
 80054dc:	f000 fe80 	bl	80061e0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	4a2d      	ldr	r2, [pc, #180]	; (800559c <HAL_TIM_PWM_Start+0x174>)
 80054e6:	4293      	cmp	r3, r2
 80054e8:	d004      	beq.n	80054f4 <HAL_TIM_PWM_Start+0xcc>
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	4a2c      	ldr	r2, [pc, #176]	; (80055a0 <HAL_TIM_PWM_Start+0x178>)
 80054f0:	4293      	cmp	r3, r2
 80054f2:	d101      	bne.n	80054f8 <HAL_TIM_PWM_Start+0xd0>
 80054f4:	2301      	movs	r3, #1
 80054f6:	e000      	b.n	80054fa <HAL_TIM_PWM_Start+0xd2>
 80054f8:	2300      	movs	r3, #0
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	d007      	beq.n	800550e <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800550c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	4a22      	ldr	r2, [pc, #136]	; (800559c <HAL_TIM_PWM_Start+0x174>)
 8005514:	4293      	cmp	r3, r2
 8005516:	d022      	beq.n	800555e <HAL_TIM_PWM_Start+0x136>
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005520:	d01d      	beq.n	800555e <HAL_TIM_PWM_Start+0x136>
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	4a1f      	ldr	r2, [pc, #124]	; (80055a4 <HAL_TIM_PWM_Start+0x17c>)
 8005528:	4293      	cmp	r3, r2
 800552a:	d018      	beq.n	800555e <HAL_TIM_PWM_Start+0x136>
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	4a1d      	ldr	r2, [pc, #116]	; (80055a8 <HAL_TIM_PWM_Start+0x180>)
 8005532:	4293      	cmp	r3, r2
 8005534:	d013      	beq.n	800555e <HAL_TIM_PWM_Start+0x136>
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	4a1c      	ldr	r2, [pc, #112]	; (80055ac <HAL_TIM_PWM_Start+0x184>)
 800553c:	4293      	cmp	r3, r2
 800553e:	d00e      	beq.n	800555e <HAL_TIM_PWM_Start+0x136>
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	4a16      	ldr	r2, [pc, #88]	; (80055a0 <HAL_TIM_PWM_Start+0x178>)
 8005546:	4293      	cmp	r3, r2
 8005548:	d009      	beq.n	800555e <HAL_TIM_PWM_Start+0x136>
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	4a18      	ldr	r2, [pc, #96]	; (80055b0 <HAL_TIM_PWM_Start+0x188>)
 8005550:	4293      	cmp	r3, r2
 8005552:	d004      	beq.n	800555e <HAL_TIM_PWM_Start+0x136>
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	4a16      	ldr	r2, [pc, #88]	; (80055b4 <HAL_TIM_PWM_Start+0x18c>)
 800555a:	4293      	cmp	r3, r2
 800555c:	d111      	bne.n	8005582 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	689b      	ldr	r3, [r3, #8]
 8005564:	f003 0307 	and.w	r3, r3, #7
 8005568:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	2b06      	cmp	r3, #6
 800556e:	d010      	beq.n	8005592 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	681a      	ldr	r2, [r3, #0]
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	f042 0201 	orr.w	r2, r2, #1
 800557e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005580:	e007      	b.n	8005592 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	681a      	ldr	r2, [r3, #0]
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	f042 0201 	orr.w	r2, r2, #1
 8005590:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005592:	2300      	movs	r3, #0
}
 8005594:	4618      	mov	r0, r3
 8005596:	3710      	adds	r7, #16
 8005598:	46bd      	mov	sp, r7
 800559a:	bd80      	pop	{r7, pc}
 800559c:	40010000 	.word	0x40010000
 80055a0:	40010400 	.word	0x40010400
 80055a4:	40000400 	.word	0x40000400
 80055a8:	40000800 	.word	0x40000800
 80055ac:	40000c00 	.word	0x40000c00
 80055b0:	40014000 	.word	0x40014000
 80055b4:	40001800 	.word	0x40001800

080055b8 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80055b8:	b580      	push	{r7, lr}
 80055ba:	b082      	sub	sp, #8
 80055bc:	af00      	add	r7, sp, #0
 80055be:	6078      	str	r0, [r7, #4]
 80055c0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	2200      	movs	r2, #0
 80055c8:	6839      	ldr	r1, [r7, #0]
 80055ca:	4618      	mov	r0, r3
 80055cc:	f000 fe08 	bl	80061e0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	4a2e      	ldr	r2, [pc, #184]	; (8005690 <HAL_TIM_PWM_Stop+0xd8>)
 80055d6:	4293      	cmp	r3, r2
 80055d8:	d004      	beq.n	80055e4 <HAL_TIM_PWM_Stop+0x2c>
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	4a2d      	ldr	r2, [pc, #180]	; (8005694 <HAL_TIM_PWM_Stop+0xdc>)
 80055e0:	4293      	cmp	r3, r2
 80055e2:	d101      	bne.n	80055e8 <HAL_TIM_PWM_Stop+0x30>
 80055e4:	2301      	movs	r3, #1
 80055e6:	e000      	b.n	80055ea <HAL_TIM_PWM_Stop+0x32>
 80055e8:	2300      	movs	r3, #0
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	d017      	beq.n	800561e <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	6a1a      	ldr	r2, [r3, #32]
 80055f4:	f241 1311 	movw	r3, #4369	; 0x1111
 80055f8:	4013      	ands	r3, r2
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d10f      	bne.n	800561e <HAL_TIM_PWM_Stop+0x66>
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	6a1a      	ldr	r2, [r3, #32]
 8005604:	f240 4344 	movw	r3, #1092	; 0x444
 8005608:	4013      	ands	r3, r2
 800560a:	2b00      	cmp	r3, #0
 800560c:	d107      	bne.n	800561e <HAL_TIM_PWM_Stop+0x66>
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800561c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	6a1a      	ldr	r2, [r3, #32]
 8005624:	f241 1311 	movw	r3, #4369	; 0x1111
 8005628:	4013      	ands	r3, r2
 800562a:	2b00      	cmp	r3, #0
 800562c:	d10f      	bne.n	800564e <HAL_TIM_PWM_Stop+0x96>
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	6a1a      	ldr	r2, [r3, #32]
 8005634:	f240 4344 	movw	r3, #1092	; 0x444
 8005638:	4013      	ands	r3, r2
 800563a:	2b00      	cmp	r3, #0
 800563c:	d107      	bne.n	800564e <HAL_TIM_PWM_Stop+0x96>
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	681a      	ldr	r2, [r3, #0]
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	f022 0201 	bic.w	r2, r2, #1
 800564c:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800564e:	683b      	ldr	r3, [r7, #0]
 8005650:	2b00      	cmp	r3, #0
 8005652:	d104      	bne.n	800565e <HAL_TIM_PWM_Stop+0xa6>
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	2201      	movs	r2, #1
 8005658:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800565c:	e013      	b.n	8005686 <HAL_TIM_PWM_Stop+0xce>
 800565e:	683b      	ldr	r3, [r7, #0]
 8005660:	2b04      	cmp	r3, #4
 8005662:	d104      	bne.n	800566e <HAL_TIM_PWM_Stop+0xb6>
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	2201      	movs	r2, #1
 8005668:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800566c:	e00b      	b.n	8005686 <HAL_TIM_PWM_Stop+0xce>
 800566e:	683b      	ldr	r3, [r7, #0]
 8005670:	2b08      	cmp	r3, #8
 8005672:	d104      	bne.n	800567e <HAL_TIM_PWM_Stop+0xc6>
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	2201      	movs	r2, #1
 8005678:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800567c:	e003      	b.n	8005686 <HAL_TIM_PWM_Stop+0xce>
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	2201      	movs	r2, #1
 8005682:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Return function status */
  return HAL_OK;
 8005686:	2300      	movs	r3, #0
}
 8005688:	4618      	mov	r0, r3
 800568a:	3708      	adds	r7, #8
 800568c:	46bd      	mov	sp, r7
 800568e:	bd80      	pop	{r7, pc}
 8005690:	40010000 	.word	0x40010000
 8005694:	40010400 	.word	0x40010400

08005698 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005698:	b580      	push	{r7, lr}
 800569a:	b082      	sub	sp, #8
 800569c:	af00      	add	r7, sp, #0
 800569e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	691b      	ldr	r3, [r3, #16]
 80056a6:	f003 0302 	and.w	r3, r3, #2
 80056aa:	2b02      	cmp	r3, #2
 80056ac:	d122      	bne.n	80056f4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	68db      	ldr	r3, [r3, #12]
 80056b4:	f003 0302 	and.w	r3, r3, #2
 80056b8:	2b02      	cmp	r3, #2
 80056ba:	d11b      	bne.n	80056f4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	f06f 0202 	mvn.w	r2, #2
 80056c4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	2201      	movs	r2, #1
 80056ca:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	699b      	ldr	r3, [r3, #24]
 80056d2:	f003 0303 	and.w	r3, r3, #3
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	d003      	beq.n	80056e2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80056da:	6878      	ldr	r0, [r7, #4]
 80056dc:	f000 fa77 	bl	8005bce <HAL_TIM_IC_CaptureCallback>
 80056e0:	e005      	b.n	80056ee <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80056e2:	6878      	ldr	r0, [r7, #4]
 80056e4:	f000 fa69 	bl	8005bba <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80056e8:	6878      	ldr	r0, [r7, #4]
 80056ea:	f000 fa7a 	bl	8005be2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	2200      	movs	r2, #0
 80056f2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	691b      	ldr	r3, [r3, #16]
 80056fa:	f003 0304 	and.w	r3, r3, #4
 80056fe:	2b04      	cmp	r3, #4
 8005700:	d122      	bne.n	8005748 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	68db      	ldr	r3, [r3, #12]
 8005708:	f003 0304 	and.w	r3, r3, #4
 800570c:	2b04      	cmp	r3, #4
 800570e:	d11b      	bne.n	8005748 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	f06f 0204 	mvn.w	r2, #4
 8005718:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	2202      	movs	r2, #2
 800571e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	699b      	ldr	r3, [r3, #24]
 8005726:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800572a:	2b00      	cmp	r3, #0
 800572c:	d003      	beq.n	8005736 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800572e:	6878      	ldr	r0, [r7, #4]
 8005730:	f000 fa4d 	bl	8005bce <HAL_TIM_IC_CaptureCallback>
 8005734:	e005      	b.n	8005742 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005736:	6878      	ldr	r0, [r7, #4]
 8005738:	f000 fa3f 	bl	8005bba <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800573c:	6878      	ldr	r0, [r7, #4]
 800573e:	f000 fa50 	bl	8005be2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	2200      	movs	r2, #0
 8005746:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	691b      	ldr	r3, [r3, #16]
 800574e:	f003 0308 	and.w	r3, r3, #8
 8005752:	2b08      	cmp	r3, #8
 8005754:	d122      	bne.n	800579c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	68db      	ldr	r3, [r3, #12]
 800575c:	f003 0308 	and.w	r3, r3, #8
 8005760:	2b08      	cmp	r3, #8
 8005762:	d11b      	bne.n	800579c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	f06f 0208 	mvn.w	r2, #8
 800576c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	2204      	movs	r2, #4
 8005772:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	69db      	ldr	r3, [r3, #28]
 800577a:	f003 0303 	and.w	r3, r3, #3
 800577e:	2b00      	cmp	r3, #0
 8005780:	d003      	beq.n	800578a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005782:	6878      	ldr	r0, [r7, #4]
 8005784:	f000 fa23 	bl	8005bce <HAL_TIM_IC_CaptureCallback>
 8005788:	e005      	b.n	8005796 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800578a:	6878      	ldr	r0, [r7, #4]
 800578c:	f000 fa15 	bl	8005bba <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005790:	6878      	ldr	r0, [r7, #4]
 8005792:	f000 fa26 	bl	8005be2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	2200      	movs	r2, #0
 800579a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	691b      	ldr	r3, [r3, #16]
 80057a2:	f003 0310 	and.w	r3, r3, #16
 80057a6:	2b10      	cmp	r3, #16
 80057a8:	d122      	bne.n	80057f0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	68db      	ldr	r3, [r3, #12]
 80057b0:	f003 0310 	and.w	r3, r3, #16
 80057b4:	2b10      	cmp	r3, #16
 80057b6:	d11b      	bne.n	80057f0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	f06f 0210 	mvn.w	r2, #16
 80057c0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	2208      	movs	r2, #8
 80057c6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	69db      	ldr	r3, [r3, #28]
 80057ce:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	d003      	beq.n	80057de <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80057d6:	6878      	ldr	r0, [r7, #4]
 80057d8:	f000 f9f9 	bl	8005bce <HAL_TIM_IC_CaptureCallback>
 80057dc:	e005      	b.n	80057ea <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80057de:	6878      	ldr	r0, [r7, #4]
 80057e0:	f000 f9eb 	bl	8005bba <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80057e4:	6878      	ldr	r0, [r7, #4]
 80057e6:	f000 f9fc 	bl	8005be2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	2200      	movs	r2, #0
 80057ee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	691b      	ldr	r3, [r3, #16]
 80057f6:	f003 0301 	and.w	r3, r3, #1
 80057fa:	2b01      	cmp	r3, #1
 80057fc:	d10e      	bne.n	800581c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	68db      	ldr	r3, [r3, #12]
 8005804:	f003 0301 	and.w	r3, r3, #1
 8005808:	2b01      	cmp	r3, #1
 800580a:	d107      	bne.n	800581c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	f06f 0201 	mvn.w	r2, #1
 8005814:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005816:	6878      	ldr	r0, [r7, #4]
 8005818:	f7fd fd02 	bl	8003220 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	691b      	ldr	r3, [r3, #16]
 8005822:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005826:	2b80      	cmp	r3, #128	; 0x80
 8005828:	d10e      	bne.n	8005848 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	68db      	ldr	r3, [r3, #12]
 8005830:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005834:	2b80      	cmp	r3, #128	; 0x80
 8005836:	d107      	bne.n	8005848 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005840:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005842:	6878      	ldr	r0, [r7, #4]
 8005844:	f000 fd78 	bl	8006338 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	691b      	ldr	r3, [r3, #16]
 800584e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005852:	2b40      	cmp	r3, #64	; 0x40
 8005854:	d10e      	bne.n	8005874 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	68db      	ldr	r3, [r3, #12]
 800585c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005860:	2b40      	cmp	r3, #64	; 0x40
 8005862:	d107      	bne.n	8005874 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800586c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800586e:	6878      	ldr	r0, [r7, #4]
 8005870:	f000 f9c1 	bl	8005bf6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	691b      	ldr	r3, [r3, #16]
 800587a:	f003 0320 	and.w	r3, r3, #32
 800587e:	2b20      	cmp	r3, #32
 8005880:	d10e      	bne.n	80058a0 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	68db      	ldr	r3, [r3, #12]
 8005888:	f003 0320 	and.w	r3, r3, #32
 800588c:	2b20      	cmp	r3, #32
 800588e:	d107      	bne.n	80058a0 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	f06f 0220 	mvn.w	r2, #32
 8005898:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800589a:	6878      	ldr	r0, [r7, #4]
 800589c:	f000 fd42 	bl	8006324 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80058a0:	bf00      	nop
 80058a2:	3708      	adds	r7, #8
 80058a4:	46bd      	mov	sp, r7
 80058a6:	bd80      	pop	{r7, pc}

080058a8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80058a8:	b580      	push	{r7, lr}
 80058aa:	b086      	sub	sp, #24
 80058ac:	af00      	add	r7, sp, #0
 80058ae:	60f8      	str	r0, [r7, #12]
 80058b0:	60b9      	str	r1, [r7, #8]
 80058b2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80058b4:	2300      	movs	r3, #0
 80058b6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80058be:	2b01      	cmp	r3, #1
 80058c0:	d101      	bne.n	80058c6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80058c2:	2302      	movs	r3, #2
 80058c4:	e0ae      	b.n	8005a24 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	2201      	movs	r2, #1
 80058ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	2b0c      	cmp	r3, #12
 80058d2:	f200 809f 	bhi.w	8005a14 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80058d6:	a201      	add	r2, pc, #4	; (adr r2, 80058dc <HAL_TIM_PWM_ConfigChannel+0x34>)
 80058d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80058dc:	08005911 	.word	0x08005911
 80058e0:	08005a15 	.word	0x08005a15
 80058e4:	08005a15 	.word	0x08005a15
 80058e8:	08005a15 	.word	0x08005a15
 80058ec:	08005951 	.word	0x08005951
 80058f0:	08005a15 	.word	0x08005a15
 80058f4:	08005a15 	.word	0x08005a15
 80058f8:	08005a15 	.word	0x08005a15
 80058fc:	08005993 	.word	0x08005993
 8005900:	08005a15 	.word	0x08005a15
 8005904:	08005a15 	.word	0x08005a15
 8005908:	08005a15 	.word	0x08005a15
 800590c:	080059d3 	.word	0x080059d3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	68b9      	ldr	r1, [r7, #8]
 8005916:	4618      	mov	r0, r3
 8005918:	f000 fa18 	bl	8005d4c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	699a      	ldr	r2, [r3, #24]
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	f042 0208 	orr.w	r2, r2, #8
 800592a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	699a      	ldr	r2, [r3, #24]
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	f022 0204 	bic.w	r2, r2, #4
 800593a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	6999      	ldr	r1, [r3, #24]
 8005942:	68bb      	ldr	r3, [r7, #8]
 8005944:	691a      	ldr	r2, [r3, #16]
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	430a      	orrs	r2, r1
 800594c:	619a      	str	r2, [r3, #24]
      break;
 800594e:	e064      	b.n	8005a1a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	68b9      	ldr	r1, [r7, #8]
 8005956:	4618      	mov	r0, r3
 8005958:	f000 fa68 	bl	8005e2c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	699a      	ldr	r2, [r3, #24]
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800596a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	699a      	ldr	r2, [r3, #24]
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800597a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	6999      	ldr	r1, [r3, #24]
 8005982:	68bb      	ldr	r3, [r7, #8]
 8005984:	691b      	ldr	r3, [r3, #16]
 8005986:	021a      	lsls	r2, r3, #8
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	430a      	orrs	r2, r1
 800598e:	619a      	str	r2, [r3, #24]
      break;
 8005990:	e043      	b.n	8005a1a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005992:	68fb      	ldr	r3, [r7, #12]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	68b9      	ldr	r1, [r7, #8]
 8005998:	4618      	mov	r0, r3
 800599a:	f000 fabd 	bl	8005f18 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	69da      	ldr	r2, [r3, #28]
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	f042 0208 	orr.w	r2, r2, #8
 80059ac:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	69da      	ldr	r2, [r3, #28]
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	f022 0204 	bic.w	r2, r2, #4
 80059bc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	69d9      	ldr	r1, [r3, #28]
 80059c4:	68bb      	ldr	r3, [r7, #8]
 80059c6:	691a      	ldr	r2, [r3, #16]
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	430a      	orrs	r2, r1
 80059ce:	61da      	str	r2, [r3, #28]
      break;
 80059d0:	e023      	b.n	8005a1a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	68b9      	ldr	r1, [r7, #8]
 80059d8:	4618      	mov	r0, r3
 80059da:	f000 fb11 	bl	8006000 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	69da      	ldr	r2, [r3, #28]
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80059ec:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	69da      	ldr	r2, [r3, #28]
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80059fc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80059fe:	68fb      	ldr	r3, [r7, #12]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	69d9      	ldr	r1, [r3, #28]
 8005a04:	68bb      	ldr	r3, [r7, #8]
 8005a06:	691b      	ldr	r3, [r3, #16]
 8005a08:	021a      	lsls	r2, r3, #8
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	430a      	orrs	r2, r1
 8005a10:	61da      	str	r2, [r3, #28]
      break;
 8005a12:	e002      	b.n	8005a1a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8005a14:	2301      	movs	r3, #1
 8005a16:	75fb      	strb	r3, [r7, #23]
      break;
 8005a18:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	2200      	movs	r2, #0
 8005a1e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005a22:	7dfb      	ldrb	r3, [r7, #23]
}
 8005a24:	4618      	mov	r0, r3
 8005a26:	3718      	adds	r7, #24
 8005a28:	46bd      	mov	sp, r7
 8005a2a:	bd80      	pop	{r7, pc}

08005a2c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005a2c:	b580      	push	{r7, lr}
 8005a2e:	b084      	sub	sp, #16
 8005a30:	af00      	add	r7, sp, #0
 8005a32:	6078      	str	r0, [r7, #4]
 8005a34:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005a36:	2300      	movs	r3, #0
 8005a38:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005a40:	2b01      	cmp	r3, #1
 8005a42:	d101      	bne.n	8005a48 <HAL_TIM_ConfigClockSource+0x1c>
 8005a44:	2302      	movs	r3, #2
 8005a46:	e0b4      	b.n	8005bb2 <HAL_TIM_ConfigClockSource+0x186>
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	2201      	movs	r2, #1
 8005a4c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	2202      	movs	r2, #2
 8005a54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	689b      	ldr	r3, [r3, #8]
 8005a5e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005a60:	68bb      	ldr	r3, [r7, #8]
 8005a62:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005a66:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005a68:	68bb      	ldr	r3, [r7, #8]
 8005a6a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005a6e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	68ba      	ldr	r2, [r7, #8]
 8005a76:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005a78:	683b      	ldr	r3, [r7, #0]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005a80:	d03e      	beq.n	8005b00 <HAL_TIM_ConfigClockSource+0xd4>
 8005a82:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005a86:	f200 8087 	bhi.w	8005b98 <HAL_TIM_ConfigClockSource+0x16c>
 8005a8a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005a8e:	f000 8086 	beq.w	8005b9e <HAL_TIM_ConfigClockSource+0x172>
 8005a92:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005a96:	d87f      	bhi.n	8005b98 <HAL_TIM_ConfigClockSource+0x16c>
 8005a98:	2b70      	cmp	r3, #112	; 0x70
 8005a9a:	d01a      	beq.n	8005ad2 <HAL_TIM_ConfigClockSource+0xa6>
 8005a9c:	2b70      	cmp	r3, #112	; 0x70
 8005a9e:	d87b      	bhi.n	8005b98 <HAL_TIM_ConfigClockSource+0x16c>
 8005aa0:	2b60      	cmp	r3, #96	; 0x60
 8005aa2:	d050      	beq.n	8005b46 <HAL_TIM_ConfigClockSource+0x11a>
 8005aa4:	2b60      	cmp	r3, #96	; 0x60
 8005aa6:	d877      	bhi.n	8005b98 <HAL_TIM_ConfigClockSource+0x16c>
 8005aa8:	2b50      	cmp	r3, #80	; 0x50
 8005aaa:	d03c      	beq.n	8005b26 <HAL_TIM_ConfigClockSource+0xfa>
 8005aac:	2b50      	cmp	r3, #80	; 0x50
 8005aae:	d873      	bhi.n	8005b98 <HAL_TIM_ConfigClockSource+0x16c>
 8005ab0:	2b40      	cmp	r3, #64	; 0x40
 8005ab2:	d058      	beq.n	8005b66 <HAL_TIM_ConfigClockSource+0x13a>
 8005ab4:	2b40      	cmp	r3, #64	; 0x40
 8005ab6:	d86f      	bhi.n	8005b98 <HAL_TIM_ConfigClockSource+0x16c>
 8005ab8:	2b30      	cmp	r3, #48	; 0x30
 8005aba:	d064      	beq.n	8005b86 <HAL_TIM_ConfigClockSource+0x15a>
 8005abc:	2b30      	cmp	r3, #48	; 0x30
 8005abe:	d86b      	bhi.n	8005b98 <HAL_TIM_ConfigClockSource+0x16c>
 8005ac0:	2b20      	cmp	r3, #32
 8005ac2:	d060      	beq.n	8005b86 <HAL_TIM_ConfigClockSource+0x15a>
 8005ac4:	2b20      	cmp	r3, #32
 8005ac6:	d867      	bhi.n	8005b98 <HAL_TIM_ConfigClockSource+0x16c>
 8005ac8:	2b00      	cmp	r3, #0
 8005aca:	d05c      	beq.n	8005b86 <HAL_TIM_ConfigClockSource+0x15a>
 8005acc:	2b10      	cmp	r3, #16
 8005ace:	d05a      	beq.n	8005b86 <HAL_TIM_ConfigClockSource+0x15a>
 8005ad0:	e062      	b.n	8005b98 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	6818      	ldr	r0, [r3, #0]
 8005ad6:	683b      	ldr	r3, [r7, #0]
 8005ad8:	6899      	ldr	r1, [r3, #8]
 8005ada:	683b      	ldr	r3, [r7, #0]
 8005adc:	685a      	ldr	r2, [r3, #4]
 8005ade:	683b      	ldr	r3, [r7, #0]
 8005ae0:	68db      	ldr	r3, [r3, #12]
 8005ae2:	f000 fb5d 	bl	80061a0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	689b      	ldr	r3, [r3, #8]
 8005aec:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005aee:	68bb      	ldr	r3, [r7, #8]
 8005af0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005af4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	68ba      	ldr	r2, [r7, #8]
 8005afc:	609a      	str	r2, [r3, #8]
      break;
 8005afe:	e04f      	b.n	8005ba0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	6818      	ldr	r0, [r3, #0]
 8005b04:	683b      	ldr	r3, [r7, #0]
 8005b06:	6899      	ldr	r1, [r3, #8]
 8005b08:	683b      	ldr	r3, [r7, #0]
 8005b0a:	685a      	ldr	r2, [r3, #4]
 8005b0c:	683b      	ldr	r3, [r7, #0]
 8005b0e:	68db      	ldr	r3, [r3, #12]
 8005b10:	f000 fb46 	bl	80061a0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	689a      	ldr	r2, [r3, #8]
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005b22:	609a      	str	r2, [r3, #8]
      break;
 8005b24:	e03c      	b.n	8005ba0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	6818      	ldr	r0, [r3, #0]
 8005b2a:	683b      	ldr	r3, [r7, #0]
 8005b2c:	6859      	ldr	r1, [r3, #4]
 8005b2e:	683b      	ldr	r3, [r7, #0]
 8005b30:	68db      	ldr	r3, [r3, #12]
 8005b32:	461a      	mov	r2, r3
 8005b34:	f000 faba 	bl	80060ac <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	2150      	movs	r1, #80	; 0x50
 8005b3e:	4618      	mov	r0, r3
 8005b40:	f000 fb13 	bl	800616a <TIM_ITRx_SetConfig>
      break;
 8005b44:	e02c      	b.n	8005ba0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	6818      	ldr	r0, [r3, #0]
 8005b4a:	683b      	ldr	r3, [r7, #0]
 8005b4c:	6859      	ldr	r1, [r3, #4]
 8005b4e:	683b      	ldr	r3, [r7, #0]
 8005b50:	68db      	ldr	r3, [r3, #12]
 8005b52:	461a      	mov	r2, r3
 8005b54:	f000 fad9 	bl	800610a <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	2160      	movs	r1, #96	; 0x60
 8005b5e:	4618      	mov	r0, r3
 8005b60:	f000 fb03 	bl	800616a <TIM_ITRx_SetConfig>
      break;
 8005b64:	e01c      	b.n	8005ba0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	6818      	ldr	r0, [r3, #0]
 8005b6a:	683b      	ldr	r3, [r7, #0]
 8005b6c:	6859      	ldr	r1, [r3, #4]
 8005b6e:	683b      	ldr	r3, [r7, #0]
 8005b70:	68db      	ldr	r3, [r3, #12]
 8005b72:	461a      	mov	r2, r3
 8005b74:	f000 fa9a 	bl	80060ac <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	2140      	movs	r1, #64	; 0x40
 8005b7e:	4618      	mov	r0, r3
 8005b80:	f000 faf3 	bl	800616a <TIM_ITRx_SetConfig>
      break;
 8005b84:	e00c      	b.n	8005ba0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	681a      	ldr	r2, [r3, #0]
 8005b8a:	683b      	ldr	r3, [r7, #0]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	4619      	mov	r1, r3
 8005b90:	4610      	mov	r0, r2
 8005b92:	f000 faea 	bl	800616a <TIM_ITRx_SetConfig>
      break;
 8005b96:	e003      	b.n	8005ba0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005b98:	2301      	movs	r3, #1
 8005b9a:	73fb      	strb	r3, [r7, #15]
      break;
 8005b9c:	e000      	b.n	8005ba0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005b9e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	2201      	movs	r2, #1
 8005ba4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	2200      	movs	r2, #0
 8005bac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005bb0:	7bfb      	ldrb	r3, [r7, #15]
}
 8005bb2:	4618      	mov	r0, r3
 8005bb4:	3710      	adds	r7, #16
 8005bb6:	46bd      	mov	sp, r7
 8005bb8:	bd80      	pop	{r7, pc}

08005bba <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005bba:	b480      	push	{r7}
 8005bbc:	b083      	sub	sp, #12
 8005bbe:	af00      	add	r7, sp, #0
 8005bc0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005bc2:	bf00      	nop
 8005bc4:	370c      	adds	r7, #12
 8005bc6:	46bd      	mov	sp, r7
 8005bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bcc:	4770      	bx	lr

08005bce <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005bce:	b480      	push	{r7}
 8005bd0:	b083      	sub	sp, #12
 8005bd2:	af00      	add	r7, sp, #0
 8005bd4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005bd6:	bf00      	nop
 8005bd8:	370c      	adds	r7, #12
 8005bda:	46bd      	mov	sp, r7
 8005bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005be0:	4770      	bx	lr

08005be2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005be2:	b480      	push	{r7}
 8005be4:	b083      	sub	sp, #12
 8005be6:	af00      	add	r7, sp, #0
 8005be8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005bea:	bf00      	nop
 8005bec:	370c      	adds	r7, #12
 8005bee:	46bd      	mov	sp, r7
 8005bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bf4:	4770      	bx	lr

08005bf6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005bf6:	b480      	push	{r7}
 8005bf8:	b083      	sub	sp, #12
 8005bfa:	af00      	add	r7, sp, #0
 8005bfc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005bfe:	bf00      	nop
 8005c00:	370c      	adds	r7, #12
 8005c02:	46bd      	mov	sp, r7
 8005c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c08:	4770      	bx	lr
	...

08005c0c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005c0c:	b480      	push	{r7}
 8005c0e:	b085      	sub	sp, #20
 8005c10:	af00      	add	r7, sp, #0
 8005c12:	6078      	str	r0, [r7, #4]
 8005c14:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	4a40      	ldr	r2, [pc, #256]	; (8005d20 <TIM_Base_SetConfig+0x114>)
 8005c20:	4293      	cmp	r3, r2
 8005c22:	d013      	beq.n	8005c4c <TIM_Base_SetConfig+0x40>
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005c2a:	d00f      	beq.n	8005c4c <TIM_Base_SetConfig+0x40>
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	4a3d      	ldr	r2, [pc, #244]	; (8005d24 <TIM_Base_SetConfig+0x118>)
 8005c30:	4293      	cmp	r3, r2
 8005c32:	d00b      	beq.n	8005c4c <TIM_Base_SetConfig+0x40>
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	4a3c      	ldr	r2, [pc, #240]	; (8005d28 <TIM_Base_SetConfig+0x11c>)
 8005c38:	4293      	cmp	r3, r2
 8005c3a:	d007      	beq.n	8005c4c <TIM_Base_SetConfig+0x40>
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	4a3b      	ldr	r2, [pc, #236]	; (8005d2c <TIM_Base_SetConfig+0x120>)
 8005c40:	4293      	cmp	r3, r2
 8005c42:	d003      	beq.n	8005c4c <TIM_Base_SetConfig+0x40>
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	4a3a      	ldr	r2, [pc, #232]	; (8005d30 <TIM_Base_SetConfig+0x124>)
 8005c48:	4293      	cmp	r3, r2
 8005c4a:	d108      	bne.n	8005c5e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005c52:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005c54:	683b      	ldr	r3, [r7, #0]
 8005c56:	685b      	ldr	r3, [r3, #4]
 8005c58:	68fa      	ldr	r2, [r7, #12]
 8005c5a:	4313      	orrs	r3, r2
 8005c5c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	4a2f      	ldr	r2, [pc, #188]	; (8005d20 <TIM_Base_SetConfig+0x114>)
 8005c62:	4293      	cmp	r3, r2
 8005c64:	d02b      	beq.n	8005cbe <TIM_Base_SetConfig+0xb2>
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005c6c:	d027      	beq.n	8005cbe <TIM_Base_SetConfig+0xb2>
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	4a2c      	ldr	r2, [pc, #176]	; (8005d24 <TIM_Base_SetConfig+0x118>)
 8005c72:	4293      	cmp	r3, r2
 8005c74:	d023      	beq.n	8005cbe <TIM_Base_SetConfig+0xb2>
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	4a2b      	ldr	r2, [pc, #172]	; (8005d28 <TIM_Base_SetConfig+0x11c>)
 8005c7a:	4293      	cmp	r3, r2
 8005c7c:	d01f      	beq.n	8005cbe <TIM_Base_SetConfig+0xb2>
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	4a2a      	ldr	r2, [pc, #168]	; (8005d2c <TIM_Base_SetConfig+0x120>)
 8005c82:	4293      	cmp	r3, r2
 8005c84:	d01b      	beq.n	8005cbe <TIM_Base_SetConfig+0xb2>
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	4a29      	ldr	r2, [pc, #164]	; (8005d30 <TIM_Base_SetConfig+0x124>)
 8005c8a:	4293      	cmp	r3, r2
 8005c8c:	d017      	beq.n	8005cbe <TIM_Base_SetConfig+0xb2>
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	4a28      	ldr	r2, [pc, #160]	; (8005d34 <TIM_Base_SetConfig+0x128>)
 8005c92:	4293      	cmp	r3, r2
 8005c94:	d013      	beq.n	8005cbe <TIM_Base_SetConfig+0xb2>
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	4a27      	ldr	r2, [pc, #156]	; (8005d38 <TIM_Base_SetConfig+0x12c>)
 8005c9a:	4293      	cmp	r3, r2
 8005c9c:	d00f      	beq.n	8005cbe <TIM_Base_SetConfig+0xb2>
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	4a26      	ldr	r2, [pc, #152]	; (8005d3c <TIM_Base_SetConfig+0x130>)
 8005ca2:	4293      	cmp	r3, r2
 8005ca4:	d00b      	beq.n	8005cbe <TIM_Base_SetConfig+0xb2>
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	4a25      	ldr	r2, [pc, #148]	; (8005d40 <TIM_Base_SetConfig+0x134>)
 8005caa:	4293      	cmp	r3, r2
 8005cac:	d007      	beq.n	8005cbe <TIM_Base_SetConfig+0xb2>
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	4a24      	ldr	r2, [pc, #144]	; (8005d44 <TIM_Base_SetConfig+0x138>)
 8005cb2:	4293      	cmp	r3, r2
 8005cb4:	d003      	beq.n	8005cbe <TIM_Base_SetConfig+0xb2>
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	4a23      	ldr	r2, [pc, #140]	; (8005d48 <TIM_Base_SetConfig+0x13c>)
 8005cba:	4293      	cmp	r3, r2
 8005cbc:	d108      	bne.n	8005cd0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005cc4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005cc6:	683b      	ldr	r3, [r7, #0]
 8005cc8:	68db      	ldr	r3, [r3, #12]
 8005cca:	68fa      	ldr	r2, [r7, #12]
 8005ccc:	4313      	orrs	r3, r2
 8005cce:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005cd6:	683b      	ldr	r3, [r7, #0]
 8005cd8:	695b      	ldr	r3, [r3, #20]
 8005cda:	4313      	orrs	r3, r2
 8005cdc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	68fa      	ldr	r2, [r7, #12]
 8005ce2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005ce4:	683b      	ldr	r3, [r7, #0]
 8005ce6:	689a      	ldr	r2, [r3, #8]
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005cec:	683b      	ldr	r3, [r7, #0]
 8005cee:	681a      	ldr	r2, [r3, #0]
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	4a0a      	ldr	r2, [pc, #40]	; (8005d20 <TIM_Base_SetConfig+0x114>)
 8005cf8:	4293      	cmp	r3, r2
 8005cfa:	d003      	beq.n	8005d04 <TIM_Base_SetConfig+0xf8>
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	4a0c      	ldr	r2, [pc, #48]	; (8005d30 <TIM_Base_SetConfig+0x124>)
 8005d00:	4293      	cmp	r3, r2
 8005d02:	d103      	bne.n	8005d0c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005d04:	683b      	ldr	r3, [r7, #0]
 8005d06:	691a      	ldr	r2, [r3, #16]
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	2201      	movs	r2, #1
 8005d10:	615a      	str	r2, [r3, #20]
}
 8005d12:	bf00      	nop
 8005d14:	3714      	adds	r7, #20
 8005d16:	46bd      	mov	sp, r7
 8005d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d1c:	4770      	bx	lr
 8005d1e:	bf00      	nop
 8005d20:	40010000 	.word	0x40010000
 8005d24:	40000400 	.word	0x40000400
 8005d28:	40000800 	.word	0x40000800
 8005d2c:	40000c00 	.word	0x40000c00
 8005d30:	40010400 	.word	0x40010400
 8005d34:	40014000 	.word	0x40014000
 8005d38:	40014400 	.word	0x40014400
 8005d3c:	40014800 	.word	0x40014800
 8005d40:	40001800 	.word	0x40001800
 8005d44:	40001c00 	.word	0x40001c00
 8005d48:	40002000 	.word	0x40002000

08005d4c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005d4c:	b480      	push	{r7}
 8005d4e:	b087      	sub	sp, #28
 8005d50:	af00      	add	r7, sp, #0
 8005d52:	6078      	str	r0, [r7, #4]
 8005d54:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	6a1b      	ldr	r3, [r3, #32]
 8005d5a:	f023 0201 	bic.w	r2, r3, #1
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	6a1b      	ldr	r3, [r3, #32]
 8005d66:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	685b      	ldr	r3, [r3, #4]
 8005d6c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	699b      	ldr	r3, [r3, #24]
 8005d72:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005d7a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	f023 0303 	bic.w	r3, r3, #3
 8005d82:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005d84:	683b      	ldr	r3, [r7, #0]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	68fa      	ldr	r2, [r7, #12]
 8005d8a:	4313      	orrs	r3, r2
 8005d8c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005d8e:	697b      	ldr	r3, [r7, #20]
 8005d90:	f023 0302 	bic.w	r3, r3, #2
 8005d94:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005d96:	683b      	ldr	r3, [r7, #0]
 8005d98:	689b      	ldr	r3, [r3, #8]
 8005d9a:	697a      	ldr	r2, [r7, #20]
 8005d9c:	4313      	orrs	r3, r2
 8005d9e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	4a20      	ldr	r2, [pc, #128]	; (8005e24 <TIM_OC1_SetConfig+0xd8>)
 8005da4:	4293      	cmp	r3, r2
 8005da6:	d003      	beq.n	8005db0 <TIM_OC1_SetConfig+0x64>
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	4a1f      	ldr	r2, [pc, #124]	; (8005e28 <TIM_OC1_SetConfig+0xdc>)
 8005dac:	4293      	cmp	r3, r2
 8005dae:	d10c      	bne.n	8005dca <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005db0:	697b      	ldr	r3, [r7, #20]
 8005db2:	f023 0308 	bic.w	r3, r3, #8
 8005db6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005db8:	683b      	ldr	r3, [r7, #0]
 8005dba:	68db      	ldr	r3, [r3, #12]
 8005dbc:	697a      	ldr	r2, [r7, #20]
 8005dbe:	4313      	orrs	r3, r2
 8005dc0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005dc2:	697b      	ldr	r3, [r7, #20]
 8005dc4:	f023 0304 	bic.w	r3, r3, #4
 8005dc8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	4a15      	ldr	r2, [pc, #84]	; (8005e24 <TIM_OC1_SetConfig+0xd8>)
 8005dce:	4293      	cmp	r3, r2
 8005dd0:	d003      	beq.n	8005dda <TIM_OC1_SetConfig+0x8e>
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	4a14      	ldr	r2, [pc, #80]	; (8005e28 <TIM_OC1_SetConfig+0xdc>)
 8005dd6:	4293      	cmp	r3, r2
 8005dd8:	d111      	bne.n	8005dfe <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005dda:	693b      	ldr	r3, [r7, #16]
 8005ddc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005de0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005de2:	693b      	ldr	r3, [r7, #16]
 8005de4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005de8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005dea:	683b      	ldr	r3, [r7, #0]
 8005dec:	695b      	ldr	r3, [r3, #20]
 8005dee:	693a      	ldr	r2, [r7, #16]
 8005df0:	4313      	orrs	r3, r2
 8005df2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005df4:	683b      	ldr	r3, [r7, #0]
 8005df6:	699b      	ldr	r3, [r3, #24]
 8005df8:	693a      	ldr	r2, [r7, #16]
 8005dfa:	4313      	orrs	r3, r2
 8005dfc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	693a      	ldr	r2, [r7, #16]
 8005e02:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	68fa      	ldr	r2, [r7, #12]
 8005e08:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005e0a:	683b      	ldr	r3, [r7, #0]
 8005e0c:	685a      	ldr	r2, [r3, #4]
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	697a      	ldr	r2, [r7, #20]
 8005e16:	621a      	str	r2, [r3, #32]
}
 8005e18:	bf00      	nop
 8005e1a:	371c      	adds	r7, #28
 8005e1c:	46bd      	mov	sp, r7
 8005e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e22:	4770      	bx	lr
 8005e24:	40010000 	.word	0x40010000
 8005e28:	40010400 	.word	0x40010400

08005e2c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005e2c:	b480      	push	{r7}
 8005e2e:	b087      	sub	sp, #28
 8005e30:	af00      	add	r7, sp, #0
 8005e32:	6078      	str	r0, [r7, #4]
 8005e34:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	6a1b      	ldr	r3, [r3, #32]
 8005e3a:	f023 0210 	bic.w	r2, r3, #16
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	6a1b      	ldr	r3, [r3, #32]
 8005e46:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	685b      	ldr	r3, [r3, #4]
 8005e4c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	699b      	ldr	r3, [r3, #24]
 8005e52:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005e5a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005e62:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005e64:	683b      	ldr	r3, [r7, #0]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	021b      	lsls	r3, r3, #8
 8005e6a:	68fa      	ldr	r2, [r7, #12]
 8005e6c:	4313      	orrs	r3, r2
 8005e6e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005e70:	697b      	ldr	r3, [r7, #20]
 8005e72:	f023 0320 	bic.w	r3, r3, #32
 8005e76:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005e78:	683b      	ldr	r3, [r7, #0]
 8005e7a:	689b      	ldr	r3, [r3, #8]
 8005e7c:	011b      	lsls	r3, r3, #4
 8005e7e:	697a      	ldr	r2, [r7, #20]
 8005e80:	4313      	orrs	r3, r2
 8005e82:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	4a22      	ldr	r2, [pc, #136]	; (8005f10 <TIM_OC2_SetConfig+0xe4>)
 8005e88:	4293      	cmp	r3, r2
 8005e8a:	d003      	beq.n	8005e94 <TIM_OC2_SetConfig+0x68>
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	4a21      	ldr	r2, [pc, #132]	; (8005f14 <TIM_OC2_SetConfig+0xe8>)
 8005e90:	4293      	cmp	r3, r2
 8005e92:	d10d      	bne.n	8005eb0 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005e94:	697b      	ldr	r3, [r7, #20]
 8005e96:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005e9a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005e9c:	683b      	ldr	r3, [r7, #0]
 8005e9e:	68db      	ldr	r3, [r3, #12]
 8005ea0:	011b      	lsls	r3, r3, #4
 8005ea2:	697a      	ldr	r2, [r7, #20]
 8005ea4:	4313      	orrs	r3, r2
 8005ea6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005ea8:	697b      	ldr	r3, [r7, #20]
 8005eaa:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005eae:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	4a17      	ldr	r2, [pc, #92]	; (8005f10 <TIM_OC2_SetConfig+0xe4>)
 8005eb4:	4293      	cmp	r3, r2
 8005eb6:	d003      	beq.n	8005ec0 <TIM_OC2_SetConfig+0x94>
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	4a16      	ldr	r2, [pc, #88]	; (8005f14 <TIM_OC2_SetConfig+0xe8>)
 8005ebc:	4293      	cmp	r3, r2
 8005ebe:	d113      	bne.n	8005ee8 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005ec0:	693b      	ldr	r3, [r7, #16]
 8005ec2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005ec6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005ec8:	693b      	ldr	r3, [r7, #16]
 8005eca:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005ece:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005ed0:	683b      	ldr	r3, [r7, #0]
 8005ed2:	695b      	ldr	r3, [r3, #20]
 8005ed4:	009b      	lsls	r3, r3, #2
 8005ed6:	693a      	ldr	r2, [r7, #16]
 8005ed8:	4313      	orrs	r3, r2
 8005eda:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005edc:	683b      	ldr	r3, [r7, #0]
 8005ede:	699b      	ldr	r3, [r3, #24]
 8005ee0:	009b      	lsls	r3, r3, #2
 8005ee2:	693a      	ldr	r2, [r7, #16]
 8005ee4:	4313      	orrs	r3, r2
 8005ee6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	693a      	ldr	r2, [r7, #16]
 8005eec:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	68fa      	ldr	r2, [r7, #12]
 8005ef2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005ef4:	683b      	ldr	r3, [r7, #0]
 8005ef6:	685a      	ldr	r2, [r3, #4]
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	697a      	ldr	r2, [r7, #20]
 8005f00:	621a      	str	r2, [r3, #32]
}
 8005f02:	bf00      	nop
 8005f04:	371c      	adds	r7, #28
 8005f06:	46bd      	mov	sp, r7
 8005f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f0c:	4770      	bx	lr
 8005f0e:	bf00      	nop
 8005f10:	40010000 	.word	0x40010000
 8005f14:	40010400 	.word	0x40010400

08005f18 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005f18:	b480      	push	{r7}
 8005f1a:	b087      	sub	sp, #28
 8005f1c:	af00      	add	r7, sp, #0
 8005f1e:	6078      	str	r0, [r7, #4]
 8005f20:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	6a1b      	ldr	r3, [r3, #32]
 8005f26:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	6a1b      	ldr	r3, [r3, #32]
 8005f32:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	685b      	ldr	r3, [r3, #4]
 8005f38:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	69db      	ldr	r3, [r3, #28]
 8005f3e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005f46:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	f023 0303 	bic.w	r3, r3, #3
 8005f4e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005f50:	683b      	ldr	r3, [r7, #0]
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	68fa      	ldr	r2, [r7, #12]
 8005f56:	4313      	orrs	r3, r2
 8005f58:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005f5a:	697b      	ldr	r3, [r7, #20]
 8005f5c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005f60:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005f62:	683b      	ldr	r3, [r7, #0]
 8005f64:	689b      	ldr	r3, [r3, #8]
 8005f66:	021b      	lsls	r3, r3, #8
 8005f68:	697a      	ldr	r2, [r7, #20]
 8005f6a:	4313      	orrs	r3, r2
 8005f6c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	4a21      	ldr	r2, [pc, #132]	; (8005ff8 <TIM_OC3_SetConfig+0xe0>)
 8005f72:	4293      	cmp	r3, r2
 8005f74:	d003      	beq.n	8005f7e <TIM_OC3_SetConfig+0x66>
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	4a20      	ldr	r2, [pc, #128]	; (8005ffc <TIM_OC3_SetConfig+0xe4>)
 8005f7a:	4293      	cmp	r3, r2
 8005f7c:	d10d      	bne.n	8005f9a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005f7e:	697b      	ldr	r3, [r7, #20]
 8005f80:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005f84:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005f86:	683b      	ldr	r3, [r7, #0]
 8005f88:	68db      	ldr	r3, [r3, #12]
 8005f8a:	021b      	lsls	r3, r3, #8
 8005f8c:	697a      	ldr	r2, [r7, #20]
 8005f8e:	4313      	orrs	r3, r2
 8005f90:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005f92:	697b      	ldr	r3, [r7, #20]
 8005f94:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005f98:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	4a16      	ldr	r2, [pc, #88]	; (8005ff8 <TIM_OC3_SetConfig+0xe0>)
 8005f9e:	4293      	cmp	r3, r2
 8005fa0:	d003      	beq.n	8005faa <TIM_OC3_SetConfig+0x92>
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	4a15      	ldr	r2, [pc, #84]	; (8005ffc <TIM_OC3_SetConfig+0xe4>)
 8005fa6:	4293      	cmp	r3, r2
 8005fa8:	d113      	bne.n	8005fd2 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005faa:	693b      	ldr	r3, [r7, #16]
 8005fac:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005fb0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005fb2:	693b      	ldr	r3, [r7, #16]
 8005fb4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005fb8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005fba:	683b      	ldr	r3, [r7, #0]
 8005fbc:	695b      	ldr	r3, [r3, #20]
 8005fbe:	011b      	lsls	r3, r3, #4
 8005fc0:	693a      	ldr	r2, [r7, #16]
 8005fc2:	4313      	orrs	r3, r2
 8005fc4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005fc6:	683b      	ldr	r3, [r7, #0]
 8005fc8:	699b      	ldr	r3, [r3, #24]
 8005fca:	011b      	lsls	r3, r3, #4
 8005fcc:	693a      	ldr	r2, [r7, #16]
 8005fce:	4313      	orrs	r3, r2
 8005fd0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	693a      	ldr	r2, [r7, #16]
 8005fd6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	68fa      	ldr	r2, [r7, #12]
 8005fdc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005fde:	683b      	ldr	r3, [r7, #0]
 8005fe0:	685a      	ldr	r2, [r3, #4]
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	697a      	ldr	r2, [r7, #20]
 8005fea:	621a      	str	r2, [r3, #32]
}
 8005fec:	bf00      	nop
 8005fee:	371c      	adds	r7, #28
 8005ff0:	46bd      	mov	sp, r7
 8005ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ff6:	4770      	bx	lr
 8005ff8:	40010000 	.word	0x40010000
 8005ffc:	40010400 	.word	0x40010400

08006000 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006000:	b480      	push	{r7}
 8006002:	b087      	sub	sp, #28
 8006004:	af00      	add	r7, sp, #0
 8006006:	6078      	str	r0, [r7, #4]
 8006008:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	6a1b      	ldr	r3, [r3, #32]
 800600e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	6a1b      	ldr	r3, [r3, #32]
 800601a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	685b      	ldr	r3, [r3, #4]
 8006020:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	69db      	ldr	r3, [r3, #28]
 8006026:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006028:	68fb      	ldr	r3, [r7, #12]
 800602a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800602e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006030:	68fb      	ldr	r3, [r7, #12]
 8006032:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006036:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006038:	683b      	ldr	r3, [r7, #0]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	021b      	lsls	r3, r3, #8
 800603e:	68fa      	ldr	r2, [r7, #12]
 8006040:	4313      	orrs	r3, r2
 8006042:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006044:	693b      	ldr	r3, [r7, #16]
 8006046:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800604a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800604c:	683b      	ldr	r3, [r7, #0]
 800604e:	689b      	ldr	r3, [r3, #8]
 8006050:	031b      	lsls	r3, r3, #12
 8006052:	693a      	ldr	r2, [r7, #16]
 8006054:	4313      	orrs	r3, r2
 8006056:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	4a12      	ldr	r2, [pc, #72]	; (80060a4 <TIM_OC4_SetConfig+0xa4>)
 800605c:	4293      	cmp	r3, r2
 800605e:	d003      	beq.n	8006068 <TIM_OC4_SetConfig+0x68>
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	4a11      	ldr	r2, [pc, #68]	; (80060a8 <TIM_OC4_SetConfig+0xa8>)
 8006064:	4293      	cmp	r3, r2
 8006066:	d109      	bne.n	800607c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006068:	697b      	ldr	r3, [r7, #20]
 800606a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800606e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006070:	683b      	ldr	r3, [r7, #0]
 8006072:	695b      	ldr	r3, [r3, #20]
 8006074:	019b      	lsls	r3, r3, #6
 8006076:	697a      	ldr	r2, [r7, #20]
 8006078:	4313      	orrs	r3, r2
 800607a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	697a      	ldr	r2, [r7, #20]
 8006080:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	68fa      	ldr	r2, [r7, #12]
 8006086:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006088:	683b      	ldr	r3, [r7, #0]
 800608a:	685a      	ldr	r2, [r3, #4]
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	693a      	ldr	r2, [r7, #16]
 8006094:	621a      	str	r2, [r3, #32]
}
 8006096:	bf00      	nop
 8006098:	371c      	adds	r7, #28
 800609a:	46bd      	mov	sp, r7
 800609c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060a0:	4770      	bx	lr
 80060a2:	bf00      	nop
 80060a4:	40010000 	.word	0x40010000
 80060a8:	40010400 	.word	0x40010400

080060ac <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80060ac:	b480      	push	{r7}
 80060ae:	b087      	sub	sp, #28
 80060b0:	af00      	add	r7, sp, #0
 80060b2:	60f8      	str	r0, [r7, #12]
 80060b4:	60b9      	str	r1, [r7, #8]
 80060b6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	6a1b      	ldr	r3, [r3, #32]
 80060bc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80060be:	68fb      	ldr	r3, [r7, #12]
 80060c0:	6a1b      	ldr	r3, [r3, #32]
 80060c2:	f023 0201 	bic.w	r2, r3, #1
 80060c6:	68fb      	ldr	r3, [r7, #12]
 80060c8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	699b      	ldr	r3, [r3, #24]
 80060ce:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80060d0:	693b      	ldr	r3, [r7, #16]
 80060d2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80060d6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	011b      	lsls	r3, r3, #4
 80060dc:	693a      	ldr	r2, [r7, #16]
 80060de:	4313      	orrs	r3, r2
 80060e0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80060e2:	697b      	ldr	r3, [r7, #20]
 80060e4:	f023 030a 	bic.w	r3, r3, #10
 80060e8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80060ea:	697a      	ldr	r2, [r7, #20]
 80060ec:	68bb      	ldr	r3, [r7, #8]
 80060ee:	4313      	orrs	r3, r2
 80060f0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80060f2:	68fb      	ldr	r3, [r7, #12]
 80060f4:	693a      	ldr	r2, [r7, #16]
 80060f6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	697a      	ldr	r2, [r7, #20]
 80060fc:	621a      	str	r2, [r3, #32]
}
 80060fe:	bf00      	nop
 8006100:	371c      	adds	r7, #28
 8006102:	46bd      	mov	sp, r7
 8006104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006108:	4770      	bx	lr

0800610a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800610a:	b480      	push	{r7}
 800610c:	b087      	sub	sp, #28
 800610e:	af00      	add	r7, sp, #0
 8006110:	60f8      	str	r0, [r7, #12]
 8006112:	60b9      	str	r1, [r7, #8]
 8006114:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006116:	68fb      	ldr	r3, [r7, #12]
 8006118:	6a1b      	ldr	r3, [r3, #32]
 800611a:	f023 0210 	bic.w	r2, r3, #16
 800611e:	68fb      	ldr	r3, [r7, #12]
 8006120:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006122:	68fb      	ldr	r3, [r7, #12]
 8006124:	699b      	ldr	r3, [r3, #24]
 8006126:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	6a1b      	ldr	r3, [r3, #32]
 800612c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800612e:	697b      	ldr	r3, [r7, #20]
 8006130:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006134:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	031b      	lsls	r3, r3, #12
 800613a:	697a      	ldr	r2, [r7, #20]
 800613c:	4313      	orrs	r3, r2
 800613e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006140:	693b      	ldr	r3, [r7, #16]
 8006142:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006146:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006148:	68bb      	ldr	r3, [r7, #8]
 800614a:	011b      	lsls	r3, r3, #4
 800614c:	693a      	ldr	r2, [r7, #16]
 800614e:	4313      	orrs	r3, r2
 8006150:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006152:	68fb      	ldr	r3, [r7, #12]
 8006154:	697a      	ldr	r2, [r7, #20]
 8006156:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	693a      	ldr	r2, [r7, #16]
 800615c:	621a      	str	r2, [r3, #32]
}
 800615e:	bf00      	nop
 8006160:	371c      	adds	r7, #28
 8006162:	46bd      	mov	sp, r7
 8006164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006168:	4770      	bx	lr

0800616a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800616a:	b480      	push	{r7}
 800616c:	b085      	sub	sp, #20
 800616e:	af00      	add	r7, sp, #0
 8006170:	6078      	str	r0, [r7, #4]
 8006172:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	689b      	ldr	r3, [r3, #8]
 8006178:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800617a:	68fb      	ldr	r3, [r7, #12]
 800617c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006180:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006182:	683a      	ldr	r2, [r7, #0]
 8006184:	68fb      	ldr	r3, [r7, #12]
 8006186:	4313      	orrs	r3, r2
 8006188:	f043 0307 	orr.w	r3, r3, #7
 800618c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	68fa      	ldr	r2, [r7, #12]
 8006192:	609a      	str	r2, [r3, #8]
}
 8006194:	bf00      	nop
 8006196:	3714      	adds	r7, #20
 8006198:	46bd      	mov	sp, r7
 800619a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800619e:	4770      	bx	lr

080061a0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80061a0:	b480      	push	{r7}
 80061a2:	b087      	sub	sp, #28
 80061a4:	af00      	add	r7, sp, #0
 80061a6:	60f8      	str	r0, [r7, #12]
 80061a8:	60b9      	str	r1, [r7, #8]
 80061aa:	607a      	str	r2, [r7, #4]
 80061ac:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80061ae:	68fb      	ldr	r3, [r7, #12]
 80061b0:	689b      	ldr	r3, [r3, #8]
 80061b2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80061b4:	697b      	ldr	r3, [r7, #20]
 80061b6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80061ba:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80061bc:	683b      	ldr	r3, [r7, #0]
 80061be:	021a      	lsls	r2, r3, #8
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	431a      	orrs	r2, r3
 80061c4:	68bb      	ldr	r3, [r7, #8]
 80061c6:	4313      	orrs	r3, r2
 80061c8:	697a      	ldr	r2, [r7, #20]
 80061ca:	4313      	orrs	r3, r2
 80061cc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80061ce:	68fb      	ldr	r3, [r7, #12]
 80061d0:	697a      	ldr	r2, [r7, #20]
 80061d2:	609a      	str	r2, [r3, #8]
}
 80061d4:	bf00      	nop
 80061d6:	371c      	adds	r7, #28
 80061d8:	46bd      	mov	sp, r7
 80061da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061de:	4770      	bx	lr

080061e0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80061e0:	b480      	push	{r7}
 80061e2:	b087      	sub	sp, #28
 80061e4:	af00      	add	r7, sp, #0
 80061e6:	60f8      	str	r0, [r7, #12]
 80061e8:	60b9      	str	r1, [r7, #8]
 80061ea:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80061ec:	68bb      	ldr	r3, [r7, #8]
 80061ee:	f003 031f 	and.w	r3, r3, #31
 80061f2:	2201      	movs	r2, #1
 80061f4:	fa02 f303 	lsl.w	r3, r2, r3
 80061f8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80061fa:	68fb      	ldr	r3, [r7, #12]
 80061fc:	6a1a      	ldr	r2, [r3, #32]
 80061fe:	697b      	ldr	r3, [r7, #20]
 8006200:	43db      	mvns	r3, r3
 8006202:	401a      	ands	r2, r3
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006208:	68fb      	ldr	r3, [r7, #12]
 800620a:	6a1a      	ldr	r2, [r3, #32]
 800620c:	68bb      	ldr	r3, [r7, #8]
 800620e:	f003 031f 	and.w	r3, r3, #31
 8006212:	6879      	ldr	r1, [r7, #4]
 8006214:	fa01 f303 	lsl.w	r3, r1, r3
 8006218:	431a      	orrs	r2, r3
 800621a:	68fb      	ldr	r3, [r7, #12]
 800621c:	621a      	str	r2, [r3, #32]
}
 800621e:	bf00      	nop
 8006220:	371c      	adds	r7, #28
 8006222:	46bd      	mov	sp, r7
 8006224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006228:	4770      	bx	lr
	...

0800622c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800622c:	b480      	push	{r7}
 800622e:	b085      	sub	sp, #20
 8006230:	af00      	add	r7, sp, #0
 8006232:	6078      	str	r0, [r7, #4]
 8006234:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800623c:	2b01      	cmp	r3, #1
 800623e:	d101      	bne.n	8006244 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006240:	2302      	movs	r3, #2
 8006242:	e05a      	b.n	80062fa <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	2201      	movs	r2, #1
 8006248:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	2202      	movs	r2, #2
 8006250:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	685b      	ldr	r3, [r3, #4]
 800625a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	689b      	ldr	r3, [r3, #8]
 8006262:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006264:	68fb      	ldr	r3, [r7, #12]
 8006266:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800626a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800626c:	683b      	ldr	r3, [r7, #0]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	68fa      	ldr	r2, [r7, #12]
 8006272:	4313      	orrs	r3, r2
 8006274:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	68fa      	ldr	r2, [r7, #12]
 800627c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	4a21      	ldr	r2, [pc, #132]	; (8006308 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8006284:	4293      	cmp	r3, r2
 8006286:	d022      	beq.n	80062ce <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006290:	d01d      	beq.n	80062ce <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	4a1d      	ldr	r2, [pc, #116]	; (800630c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8006298:	4293      	cmp	r3, r2
 800629a:	d018      	beq.n	80062ce <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	4a1b      	ldr	r2, [pc, #108]	; (8006310 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80062a2:	4293      	cmp	r3, r2
 80062a4:	d013      	beq.n	80062ce <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	4a1a      	ldr	r2, [pc, #104]	; (8006314 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80062ac:	4293      	cmp	r3, r2
 80062ae:	d00e      	beq.n	80062ce <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	4a18      	ldr	r2, [pc, #96]	; (8006318 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80062b6:	4293      	cmp	r3, r2
 80062b8:	d009      	beq.n	80062ce <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	4a17      	ldr	r2, [pc, #92]	; (800631c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80062c0:	4293      	cmp	r3, r2
 80062c2:	d004      	beq.n	80062ce <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	4a15      	ldr	r2, [pc, #84]	; (8006320 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80062ca:	4293      	cmp	r3, r2
 80062cc:	d10c      	bne.n	80062e8 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80062ce:	68bb      	ldr	r3, [r7, #8]
 80062d0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80062d4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80062d6:	683b      	ldr	r3, [r7, #0]
 80062d8:	685b      	ldr	r3, [r3, #4]
 80062da:	68ba      	ldr	r2, [r7, #8]
 80062dc:	4313      	orrs	r3, r2
 80062de:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	68ba      	ldr	r2, [r7, #8]
 80062e6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	2201      	movs	r2, #1
 80062ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	2200      	movs	r2, #0
 80062f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80062f8:	2300      	movs	r3, #0
}
 80062fa:	4618      	mov	r0, r3
 80062fc:	3714      	adds	r7, #20
 80062fe:	46bd      	mov	sp, r7
 8006300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006304:	4770      	bx	lr
 8006306:	bf00      	nop
 8006308:	40010000 	.word	0x40010000
 800630c:	40000400 	.word	0x40000400
 8006310:	40000800 	.word	0x40000800
 8006314:	40000c00 	.word	0x40000c00
 8006318:	40010400 	.word	0x40010400
 800631c:	40014000 	.word	0x40014000
 8006320:	40001800 	.word	0x40001800

08006324 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006324:	b480      	push	{r7}
 8006326:	b083      	sub	sp, #12
 8006328:	af00      	add	r7, sp, #0
 800632a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800632c:	bf00      	nop
 800632e:	370c      	adds	r7, #12
 8006330:	46bd      	mov	sp, r7
 8006332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006336:	4770      	bx	lr

08006338 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006338:	b480      	push	{r7}
 800633a:	b083      	sub	sp, #12
 800633c:	af00      	add	r7, sp, #0
 800633e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006340:	bf00      	nop
 8006342:	370c      	adds	r7, #12
 8006344:	46bd      	mov	sp, r7
 8006346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800634a:	4770      	bx	lr

0800634c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800634c:	b580      	push	{r7, lr}
 800634e:	b082      	sub	sp, #8
 8006350:	af00      	add	r7, sp, #0
 8006352:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	2b00      	cmp	r3, #0
 8006358:	d101      	bne.n	800635e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800635a:	2301      	movs	r3, #1
 800635c:	e03f      	b.n	80063de <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006364:	b2db      	uxtb	r3, r3
 8006366:	2b00      	cmp	r3, #0
 8006368:	d106      	bne.n	8006378 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	2200      	movs	r2, #0
 800636e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006372:	6878      	ldr	r0, [r7, #4]
 8006374:	f7fd f89c 	bl	80034b0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	2224      	movs	r2, #36	; 0x24
 800637c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	68da      	ldr	r2, [r3, #12]
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800638e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006390:	6878      	ldr	r0, [r7, #4]
 8006392:	f000 fd7b 	bl	8006e8c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	691a      	ldr	r2, [r3, #16]
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80063a4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	695a      	ldr	r2, [r3, #20]
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80063b4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	68da      	ldr	r2, [r3, #12]
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80063c4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	2200      	movs	r2, #0
 80063ca:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	2220      	movs	r2, #32
 80063d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	2220      	movs	r2, #32
 80063d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80063dc:	2300      	movs	r3, #0
}
 80063de:	4618      	mov	r0, r3
 80063e0:	3708      	adds	r7, #8
 80063e2:	46bd      	mov	sp, r7
 80063e4:	bd80      	pop	{r7, pc}

080063e6 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80063e6:	b580      	push	{r7, lr}
 80063e8:	b08a      	sub	sp, #40	; 0x28
 80063ea:	af02      	add	r7, sp, #8
 80063ec:	60f8      	str	r0, [r7, #12]
 80063ee:	60b9      	str	r1, [r7, #8]
 80063f0:	603b      	str	r3, [r7, #0]
 80063f2:	4613      	mov	r3, r2
 80063f4:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80063f6:	2300      	movs	r3, #0
 80063f8:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006400:	b2db      	uxtb	r3, r3
 8006402:	2b20      	cmp	r3, #32
 8006404:	d17c      	bne.n	8006500 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8006406:	68bb      	ldr	r3, [r7, #8]
 8006408:	2b00      	cmp	r3, #0
 800640a:	d002      	beq.n	8006412 <HAL_UART_Transmit+0x2c>
 800640c:	88fb      	ldrh	r3, [r7, #6]
 800640e:	2b00      	cmp	r3, #0
 8006410:	d101      	bne.n	8006416 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8006412:	2301      	movs	r3, #1
 8006414:	e075      	b.n	8006502 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006416:	68fb      	ldr	r3, [r7, #12]
 8006418:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800641c:	2b01      	cmp	r3, #1
 800641e:	d101      	bne.n	8006424 <HAL_UART_Transmit+0x3e>
 8006420:	2302      	movs	r3, #2
 8006422:	e06e      	b.n	8006502 <HAL_UART_Transmit+0x11c>
 8006424:	68fb      	ldr	r3, [r7, #12]
 8006426:	2201      	movs	r2, #1
 8006428:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800642c:	68fb      	ldr	r3, [r7, #12]
 800642e:	2200      	movs	r2, #0
 8006430:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	2221      	movs	r2, #33	; 0x21
 8006436:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800643a:	f7fd f975 	bl	8003728 <HAL_GetTick>
 800643e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8006440:	68fb      	ldr	r3, [r7, #12]
 8006442:	88fa      	ldrh	r2, [r7, #6]
 8006444:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8006446:	68fb      	ldr	r3, [r7, #12]
 8006448:	88fa      	ldrh	r2, [r7, #6]
 800644a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800644c:	68fb      	ldr	r3, [r7, #12]
 800644e:	689b      	ldr	r3, [r3, #8]
 8006450:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006454:	d108      	bne.n	8006468 <HAL_UART_Transmit+0x82>
 8006456:	68fb      	ldr	r3, [r7, #12]
 8006458:	691b      	ldr	r3, [r3, #16]
 800645a:	2b00      	cmp	r3, #0
 800645c:	d104      	bne.n	8006468 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800645e:	2300      	movs	r3, #0
 8006460:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006462:	68bb      	ldr	r3, [r7, #8]
 8006464:	61bb      	str	r3, [r7, #24]
 8006466:	e003      	b.n	8006470 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8006468:	68bb      	ldr	r3, [r7, #8]
 800646a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800646c:	2300      	movs	r3, #0
 800646e:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	2200      	movs	r2, #0
 8006474:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8006478:	e02a      	b.n	80064d0 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800647a:	683b      	ldr	r3, [r7, #0]
 800647c:	9300      	str	r3, [sp, #0]
 800647e:	697b      	ldr	r3, [r7, #20]
 8006480:	2200      	movs	r2, #0
 8006482:	2180      	movs	r1, #128	; 0x80
 8006484:	68f8      	ldr	r0, [r7, #12]
 8006486:	f000 faf9 	bl	8006a7c <UART_WaitOnFlagUntilTimeout>
 800648a:	4603      	mov	r3, r0
 800648c:	2b00      	cmp	r3, #0
 800648e:	d001      	beq.n	8006494 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8006490:	2303      	movs	r3, #3
 8006492:	e036      	b.n	8006502 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8006494:	69fb      	ldr	r3, [r7, #28]
 8006496:	2b00      	cmp	r3, #0
 8006498:	d10b      	bne.n	80064b2 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800649a:	69bb      	ldr	r3, [r7, #24]
 800649c:	881b      	ldrh	r3, [r3, #0]
 800649e:	461a      	mov	r2, r3
 80064a0:	68fb      	ldr	r3, [r7, #12]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80064a8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80064aa:	69bb      	ldr	r3, [r7, #24]
 80064ac:	3302      	adds	r3, #2
 80064ae:	61bb      	str	r3, [r7, #24]
 80064b0:	e007      	b.n	80064c2 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80064b2:	69fb      	ldr	r3, [r7, #28]
 80064b4:	781a      	ldrb	r2, [r3, #0]
 80064b6:	68fb      	ldr	r3, [r7, #12]
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80064bc:	69fb      	ldr	r3, [r7, #28]
 80064be:	3301      	adds	r3, #1
 80064c0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80064c2:	68fb      	ldr	r3, [r7, #12]
 80064c4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80064c6:	b29b      	uxth	r3, r3
 80064c8:	3b01      	subs	r3, #1
 80064ca:	b29a      	uxth	r2, r3
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80064d0:	68fb      	ldr	r3, [r7, #12]
 80064d2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80064d4:	b29b      	uxth	r3, r3
 80064d6:	2b00      	cmp	r3, #0
 80064d8:	d1cf      	bne.n	800647a <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80064da:	683b      	ldr	r3, [r7, #0]
 80064dc:	9300      	str	r3, [sp, #0]
 80064de:	697b      	ldr	r3, [r7, #20]
 80064e0:	2200      	movs	r2, #0
 80064e2:	2140      	movs	r1, #64	; 0x40
 80064e4:	68f8      	ldr	r0, [r7, #12]
 80064e6:	f000 fac9 	bl	8006a7c <UART_WaitOnFlagUntilTimeout>
 80064ea:	4603      	mov	r3, r0
 80064ec:	2b00      	cmp	r3, #0
 80064ee:	d001      	beq.n	80064f4 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80064f0:	2303      	movs	r3, #3
 80064f2:	e006      	b.n	8006502 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	2220      	movs	r2, #32
 80064f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80064fc:	2300      	movs	r3, #0
 80064fe:	e000      	b.n	8006502 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8006500:	2302      	movs	r3, #2
  }
}
 8006502:	4618      	mov	r0, r3
 8006504:	3720      	adds	r7, #32
 8006506:	46bd      	mov	sp, r7
 8006508:	bd80      	pop	{r7, pc}
	...

0800650c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800650c:	b580      	push	{r7, lr}
 800650e:	b0ba      	sub	sp, #232	; 0xe8
 8006510:	af00      	add	r7, sp, #0
 8006512:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	68db      	ldr	r3, [r3, #12]
 8006524:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	695b      	ldr	r3, [r3, #20]
 800652e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8006532:	2300      	movs	r3, #0
 8006534:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8006538:	2300      	movs	r3, #0
 800653a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800653e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006542:	f003 030f 	and.w	r3, r3, #15
 8006546:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800654a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800654e:	2b00      	cmp	r3, #0
 8006550:	d10f      	bne.n	8006572 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006552:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006556:	f003 0320 	and.w	r3, r3, #32
 800655a:	2b00      	cmp	r3, #0
 800655c:	d009      	beq.n	8006572 <HAL_UART_IRQHandler+0x66>
 800655e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006562:	f003 0320 	and.w	r3, r3, #32
 8006566:	2b00      	cmp	r3, #0
 8006568:	d003      	beq.n	8006572 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800656a:	6878      	ldr	r0, [r7, #4]
 800656c:	f000 fbd3 	bl	8006d16 <UART_Receive_IT>
      return;
 8006570:	e256      	b.n	8006a20 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8006572:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006576:	2b00      	cmp	r3, #0
 8006578:	f000 80de 	beq.w	8006738 <HAL_UART_IRQHandler+0x22c>
 800657c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006580:	f003 0301 	and.w	r3, r3, #1
 8006584:	2b00      	cmp	r3, #0
 8006586:	d106      	bne.n	8006596 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006588:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800658c:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8006590:	2b00      	cmp	r3, #0
 8006592:	f000 80d1 	beq.w	8006738 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006596:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800659a:	f003 0301 	and.w	r3, r3, #1
 800659e:	2b00      	cmp	r3, #0
 80065a0:	d00b      	beq.n	80065ba <HAL_UART_IRQHandler+0xae>
 80065a2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80065a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80065aa:	2b00      	cmp	r3, #0
 80065ac:	d005      	beq.n	80065ba <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065b2:	f043 0201 	orr.w	r2, r3, #1
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80065ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80065be:	f003 0304 	and.w	r3, r3, #4
 80065c2:	2b00      	cmp	r3, #0
 80065c4:	d00b      	beq.n	80065de <HAL_UART_IRQHandler+0xd2>
 80065c6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80065ca:	f003 0301 	and.w	r3, r3, #1
 80065ce:	2b00      	cmp	r3, #0
 80065d0:	d005      	beq.n	80065de <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065d6:	f043 0202 	orr.w	r2, r3, #2
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80065de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80065e2:	f003 0302 	and.w	r3, r3, #2
 80065e6:	2b00      	cmp	r3, #0
 80065e8:	d00b      	beq.n	8006602 <HAL_UART_IRQHandler+0xf6>
 80065ea:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80065ee:	f003 0301 	and.w	r3, r3, #1
 80065f2:	2b00      	cmp	r3, #0
 80065f4:	d005      	beq.n	8006602 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065fa:	f043 0204 	orr.w	r2, r3, #4
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8006602:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006606:	f003 0308 	and.w	r3, r3, #8
 800660a:	2b00      	cmp	r3, #0
 800660c:	d011      	beq.n	8006632 <HAL_UART_IRQHandler+0x126>
 800660e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006612:	f003 0320 	and.w	r3, r3, #32
 8006616:	2b00      	cmp	r3, #0
 8006618:	d105      	bne.n	8006626 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800661a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800661e:	f003 0301 	and.w	r3, r3, #1
 8006622:	2b00      	cmp	r3, #0
 8006624:	d005      	beq.n	8006632 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800662a:	f043 0208 	orr.w	r2, r3, #8
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006636:	2b00      	cmp	r3, #0
 8006638:	f000 81ed 	beq.w	8006a16 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800663c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006640:	f003 0320 	and.w	r3, r3, #32
 8006644:	2b00      	cmp	r3, #0
 8006646:	d008      	beq.n	800665a <HAL_UART_IRQHandler+0x14e>
 8006648:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800664c:	f003 0320 	and.w	r3, r3, #32
 8006650:	2b00      	cmp	r3, #0
 8006652:	d002      	beq.n	800665a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8006654:	6878      	ldr	r0, [r7, #4]
 8006656:	f000 fb5e 	bl	8006d16 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	695b      	ldr	r3, [r3, #20]
 8006660:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006664:	2b40      	cmp	r3, #64	; 0x40
 8006666:	bf0c      	ite	eq
 8006668:	2301      	moveq	r3, #1
 800666a:	2300      	movne	r3, #0
 800666c:	b2db      	uxtb	r3, r3
 800666e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006676:	f003 0308 	and.w	r3, r3, #8
 800667a:	2b00      	cmp	r3, #0
 800667c:	d103      	bne.n	8006686 <HAL_UART_IRQHandler+0x17a>
 800667e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8006682:	2b00      	cmp	r3, #0
 8006684:	d04f      	beq.n	8006726 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006686:	6878      	ldr	r0, [r7, #4]
 8006688:	f000 fa66 	bl	8006b58 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	695b      	ldr	r3, [r3, #20]
 8006692:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006696:	2b40      	cmp	r3, #64	; 0x40
 8006698:	d141      	bne.n	800671e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	3314      	adds	r3, #20
 80066a0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066a4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80066a8:	e853 3f00 	ldrex	r3, [r3]
 80066ac:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80066b0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80066b4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80066b8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	3314      	adds	r3, #20
 80066c2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80066c6:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80066ca:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066ce:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80066d2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80066d6:	e841 2300 	strex	r3, r2, [r1]
 80066da:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80066de:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80066e2:	2b00      	cmp	r3, #0
 80066e4:	d1d9      	bne.n	800669a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	d013      	beq.n	8006716 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80066f2:	4a7d      	ldr	r2, [pc, #500]	; (80068e8 <HAL_UART_IRQHandler+0x3dc>)
 80066f4:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80066fa:	4618      	mov	r0, r3
 80066fc:	f7fd fdb1 	bl	8004262 <HAL_DMA_Abort_IT>
 8006700:	4603      	mov	r3, r0
 8006702:	2b00      	cmp	r3, #0
 8006704:	d016      	beq.n	8006734 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800670a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800670c:	687a      	ldr	r2, [r7, #4]
 800670e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8006710:	4610      	mov	r0, r2
 8006712:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006714:	e00e      	b.n	8006734 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006716:	6878      	ldr	r0, [r7, #4]
 8006718:	f000 f99a 	bl	8006a50 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800671c:	e00a      	b.n	8006734 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800671e:	6878      	ldr	r0, [r7, #4]
 8006720:	f000 f996 	bl	8006a50 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006724:	e006      	b.n	8006734 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006726:	6878      	ldr	r0, [r7, #4]
 8006728:	f000 f992 	bl	8006a50 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	2200      	movs	r2, #0
 8006730:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8006732:	e170      	b.n	8006a16 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006734:	bf00      	nop
    return;
 8006736:	e16e      	b.n	8006a16 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800673c:	2b01      	cmp	r3, #1
 800673e:	f040 814a 	bne.w	80069d6 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8006742:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006746:	f003 0310 	and.w	r3, r3, #16
 800674a:	2b00      	cmp	r3, #0
 800674c:	f000 8143 	beq.w	80069d6 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8006750:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006754:	f003 0310 	and.w	r3, r3, #16
 8006758:	2b00      	cmp	r3, #0
 800675a:	f000 813c 	beq.w	80069d6 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800675e:	2300      	movs	r3, #0
 8006760:	60bb      	str	r3, [r7, #8]
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	60bb      	str	r3, [r7, #8]
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	685b      	ldr	r3, [r3, #4]
 8006770:	60bb      	str	r3, [r7, #8]
 8006772:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	695b      	ldr	r3, [r3, #20]
 800677a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800677e:	2b40      	cmp	r3, #64	; 0x40
 8006780:	f040 80b4 	bne.w	80068ec <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	685b      	ldr	r3, [r3, #4]
 800678c:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006790:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8006794:	2b00      	cmp	r3, #0
 8006796:	f000 8140 	beq.w	8006a1a <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800679e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80067a2:	429a      	cmp	r2, r3
 80067a4:	f080 8139 	bcs.w	8006a1a <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80067ae:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80067b4:	69db      	ldr	r3, [r3, #28]
 80067b6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80067ba:	f000 8088 	beq.w	80068ce <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	330c      	adds	r3, #12
 80067c4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067c8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80067cc:	e853 3f00 	ldrex	r3, [r3]
 80067d0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80067d4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80067d8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80067dc:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	330c      	adds	r3, #12
 80067e6:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 80067ea:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80067ee:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067f2:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80067f6:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80067fa:	e841 2300 	strex	r3, r2, [r1]
 80067fe:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8006802:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006806:	2b00      	cmp	r3, #0
 8006808:	d1d9      	bne.n	80067be <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	3314      	adds	r3, #20
 8006810:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006812:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006814:	e853 3f00 	ldrex	r3, [r3]
 8006818:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800681a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800681c:	f023 0301 	bic.w	r3, r3, #1
 8006820:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	3314      	adds	r3, #20
 800682a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800682e:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8006832:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006834:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8006836:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800683a:	e841 2300 	strex	r3, r2, [r1]
 800683e:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8006840:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006842:	2b00      	cmp	r3, #0
 8006844:	d1e1      	bne.n	800680a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	3314      	adds	r3, #20
 800684c:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800684e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006850:	e853 3f00 	ldrex	r3, [r3]
 8006854:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8006856:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006858:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800685c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	3314      	adds	r3, #20
 8006866:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800686a:	66fa      	str	r2, [r7, #108]	; 0x6c
 800686c:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800686e:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8006870:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8006872:	e841 2300 	strex	r3, r2, [r1]
 8006876:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8006878:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800687a:	2b00      	cmp	r3, #0
 800687c:	d1e3      	bne.n	8006846 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	2220      	movs	r2, #32
 8006882:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	2200      	movs	r2, #0
 800688a:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	330c      	adds	r3, #12
 8006892:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006894:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006896:	e853 3f00 	ldrex	r3, [r3]
 800689a:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800689c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800689e:	f023 0310 	bic.w	r3, r3, #16
 80068a2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	330c      	adds	r3, #12
 80068ac:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 80068b0:	65ba      	str	r2, [r7, #88]	; 0x58
 80068b2:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068b4:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80068b6:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80068b8:	e841 2300 	strex	r3, r2, [r1]
 80068bc:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80068be:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80068c0:	2b00      	cmp	r3, #0
 80068c2:	d1e3      	bne.n	800688c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80068c8:	4618      	mov	r0, r3
 80068ca:	f7fd fc5a 	bl	8004182 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80068d6:	b29b      	uxth	r3, r3
 80068d8:	1ad3      	subs	r3, r2, r3
 80068da:	b29b      	uxth	r3, r3
 80068dc:	4619      	mov	r1, r3
 80068de:	6878      	ldr	r0, [r7, #4]
 80068e0:	f000 f8c0 	bl	8006a64 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80068e4:	e099      	b.n	8006a1a <HAL_UART_IRQHandler+0x50e>
 80068e6:	bf00      	nop
 80068e8:	08006c1f 	.word	0x08006c1f
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80068f4:	b29b      	uxth	r3, r3
 80068f6:	1ad3      	subs	r3, r2, r3
 80068f8:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006900:	b29b      	uxth	r3, r3
 8006902:	2b00      	cmp	r3, #0
 8006904:	f000 808b 	beq.w	8006a1e <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8006908:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800690c:	2b00      	cmp	r3, #0
 800690e:	f000 8086 	beq.w	8006a1e <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	330c      	adds	r3, #12
 8006918:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800691a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800691c:	e853 3f00 	ldrex	r3, [r3]
 8006920:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006922:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006924:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006928:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	330c      	adds	r3, #12
 8006932:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8006936:	647a      	str	r2, [r7, #68]	; 0x44
 8006938:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800693a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800693c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800693e:	e841 2300 	strex	r3, r2, [r1]
 8006942:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006944:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006946:	2b00      	cmp	r3, #0
 8006948:	d1e3      	bne.n	8006912 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	3314      	adds	r3, #20
 8006950:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006952:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006954:	e853 3f00 	ldrex	r3, [r3]
 8006958:	623b      	str	r3, [r7, #32]
   return(result);
 800695a:	6a3b      	ldr	r3, [r7, #32]
 800695c:	f023 0301 	bic.w	r3, r3, #1
 8006960:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	3314      	adds	r3, #20
 800696a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800696e:	633a      	str	r2, [r7, #48]	; 0x30
 8006970:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006972:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006974:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006976:	e841 2300 	strex	r3, r2, [r1]
 800697a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800697c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800697e:	2b00      	cmp	r3, #0
 8006980:	d1e3      	bne.n	800694a <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	2220      	movs	r2, #32
 8006986:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	2200      	movs	r2, #0
 800698e:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	330c      	adds	r3, #12
 8006996:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006998:	693b      	ldr	r3, [r7, #16]
 800699a:	e853 3f00 	ldrex	r3, [r3]
 800699e:	60fb      	str	r3, [r7, #12]
   return(result);
 80069a0:	68fb      	ldr	r3, [r7, #12]
 80069a2:	f023 0310 	bic.w	r3, r3, #16
 80069a6:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	330c      	adds	r3, #12
 80069b0:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 80069b4:	61fa      	str	r2, [r7, #28]
 80069b6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069b8:	69b9      	ldr	r1, [r7, #24]
 80069ba:	69fa      	ldr	r2, [r7, #28]
 80069bc:	e841 2300 	strex	r3, r2, [r1]
 80069c0:	617b      	str	r3, [r7, #20]
   return(result);
 80069c2:	697b      	ldr	r3, [r7, #20]
 80069c4:	2b00      	cmp	r3, #0
 80069c6:	d1e3      	bne.n	8006990 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80069c8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80069cc:	4619      	mov	r1, r3
 80069ce:	6878      	ldr	r0, [r7, #4]
 80069d0:	f000 f848 	bl	8006a64 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80069d4:	e023      	b.n	8006a1e <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80069d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80069da:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80069de:	2b00      	cmp	r3, #0
 80069e0:	d009      	beq.n	80069f6 <HAL_UART_IRQHandler+0x4ea>
 80069e2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80069e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80069ea:	2b00      	cmp	r3, #0
 80069ec:	d003      	beq.n	80069f6 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 80069ee:	6878      	ldr	r0, [r7, #4]
 80069f0:	f000 f929 	bl	8006c46 <UART_Transmit_IT>
    return;
 80069f4:	e014      	b.n	8006a20 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80069f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80069fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80069fe:	2b00      	cmp	r3, #0
 8006a00:	d00e      	beq.n	8006a20 <HAL_UART_IRQHandler+0x514>
 8006a02:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006a06:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006a0a:	2b00      	cmp	r3, #0
 8006a0c:	d008      	beq.n	8006a20 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8006a0e:	6878      	ldr	r0, [r7, #4]
 8006a10:	f000 f969 	bl	8006ce6 <UART_EndTransmit_IT>
    return;
 8006a14:	e004      	b.n	8006a20 <HAL_UART_IRQHandler+0x514>
    return;
 8006a16:	bf00      	nop
 8006a18:	e002      	b.n	8006a20 <HAL_UART_IRQHandler+0x514>
      return;
 8006a1a:	bf00      	nop
 8006a1c:	e000      	b.n	8006a20 <HAL_UART_IRQHandler+0x514>
      return;
 8006a1e:	bf00      	nop
  }
}
 8006a20:	37e8      	adds	r7, #232	; 0xe8
 8006a22:	46bd      	mov	sp, r7
 8006a24:	bd80      	pop	{r7, pc}
 8006a26:	bf00      	nop

08006a28 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006a28:	b480      	push	{r7}
 8006a2a:	b083      	sub	sp, #12
 8006a2c:	af00      	add	r7, sp, #0
 8006a2e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8006a30:	bf00      	nop
 8006a32:	370c      	adds	r7, #12
 8006a34:	46bd      	mov	sp, r7
 8006a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a3a:	4770      	bx	lr

08006a3c <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8006a3c:	b480      	push	{r7}
 8006a3e:	b083      	sub	sp, #12
 8006a40:	af00      	add	r7, sp, #0
 8006a42:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8006a44:	bf00      	nop
 8006a46:	370c      	adds	r7, #12
 8006a48:	46bd      	mov	sp, r7
 8006a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a4e:	4770      	bx	lr

08006a50 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006a50:	b480      	push	{r7}
 8006a52:	b083      	sub	sp, #12
 8006a54:	af00      	add	r7, sp, #0
 8006a56:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8006a58:	bf00      	nop
 8006a5a:	370c      	adds	r7, #12
 8006a5c:	46bd      	mov	sp, r7
 8006a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a62:	4770      	bx	lr

08006a64 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006a64:	b480      	push	{r7}
 8006a66:	b083      	sub	sp, #12
 8006a68:	af00      	add	r7, sp, #0
 8006a6a:	6078      	str	r0, [r7, #4]
 8006a6c:	460b      	mov	r3, r1
 8006a6e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006a70:	bf00      	nop
 8006a72:	370c      	adds	r7, #12
 8006a74:	46bd      	mov	sp, r7
 8006a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a7a:	4770      	bx	lr

08006a7c <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8006a7c:	b580      	push	{r7, lr}
 8006a7e:	b090      	sub	sp, #64	; 0x40
 8006a80:	af00      	add	r7, sp, #0
 8006a82:	60f8      	str	r0, [r7, #12]
 8006a84:	60b9      	str	r1, [r7, #8]
 8006a86:	603b      	str	r3, [r7, #0]
 8006a88:	4613      	mov	r3, r2
 8006a8a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006a8c:	e050      	b.n	8006b30 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006a8e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006a90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a94:	d04c      	beq.n	8006b30 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8006a96:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006a98:	2b00      	cmp	r3, #0
 8006a9a:	d007      	beq.n	8006aac <UART_WaitOnFlagUntilTimeout+0x30>
 8006a9c:	f7fc fe44 	bl	8003728 <HAL_GetTick>
 8006aa0:	4602      	mov	r2, r0
 8006aa2:	683b      	ldr	r3, [r7, #0]
 8006aa4:	1ad3      	subs	r3, r2, r3
 8006aa6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006aa8:	429a      	cmp	r2, r3
 8006aaa:	d241      	bcs.n	8006b30 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006aac:	68fb      	ldr	r3, [r7, #12]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	330c      	adds	r3, #12
 8006ab2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ab4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ab6:	e853 3f00 	ldrex	r3, [r3]
 8006aba:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006abc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006abe:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8006ac2:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006ac4:	68fb      	ldr	r3, [r7, #12]
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	330c      	adds	r3, #12
 8006aca:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8006acc:	637a      	str	r2, [r7, #52]	; 0x34
 8006ace:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ad0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006ad2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006ad4:	e841 2300 	strex	r3, r2, [r1]
 8006ad8:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8006ada:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006adc:	2b00      	cmp	r3, #0
 8006ade:	d1e5      	bne.n	8006aac <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006ae0:	68fb      	ldr	r3, [r7, #12]
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	3314      	adds	r3, #20
 8006ae6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ae8:	697b      	ldr	r3, [r7, #20]
 8006aea:	e853 3f00 	ldrex	r3, [r3]
 8006aee:	613b      	str	r3, [r7, #16]
   return(result);
 8006af0:	693b      	ldr	r3, [r7, #16]
 8006af2:	f023 0301 	bic.w	r3, r3, #1
 8006af6:	63bb      	str	r3, [r7, #56]	; 0x38
 8006af8:	68fb      	ldr	r3, [r7, #12]
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	3314      	adds	r3, #20
 8006afe:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006b00:	623a      	str	r2, [r7, #32]
 8006b02:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b04:	69f9      	ldr	r1, [r7, #28]
 8006b06:	6a3a      	ldr	r2, [r7, #32]
 8006b08:	e841 2300 	strex	r3, r2, [r1]
 8006b0c:	61bb      	str	r3, [r7, #24]
   return(result);
 8006b0e:	69bb      	ldr	r3, [r7, #24]
 8006b10:	2b00      	cmp	r3, #0
 8006b12:	d1e5      	bne.n	8006ae0 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8006b14:	68fb      	ldr	r3, [r7, #12]
 8006b16:	2220      	movs	r2, #32
 8006b18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8006b1c:	68fb      	ldr	r3, [r7, #12]
 8006b1e:	2220      	movs	r2, #32
 8006b20:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8006b24:	68fb      	ldr	r3, [r7, #12]
 8006b26:	2200      	movs	r2, #0
 8006b28:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8006b2c:	2303      	movs	r3, #3
 8006b2e:	e00f      	b.n	8006b50 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006b30:	68fb      	ldr	r3, [r7, #12]
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	681a      	ldr	r2, [r3, #0]
 8006b36:	68bb      	ldr	r3, [r7, #8]
 8006b38:	4013      	ands	r3, r2
 8006b3a:	68ba      	ldr	r2, [r7, #8]
 8006b3c:	429a      	cmp	r2, r3
 8006b3e:	bf0c      	ite	eq
 8006b40:	2301      	moveq	r3, #1
 8006b42:	2300      	movne	r3, #0
 8006b44:	b2db      	uxtb	r3, r3
 8006b46:	461a      	mov	r2, r3
 8006b48:	79fb      	ldrb	r3, [r7, #7]
 8006b4a:	429a      	cmp	r2, r3
 8006b4c:	d09f      	beq.n	8006a8e <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006b4e:	2300      	movs	r3, #0
}
 8006b50:	4618      	mov	r0, r3
 8006b52:	3740      	adds	r7, #64	; 0x40
 8006b54:	46bd      	mov	sp, r7
 8006b56:	bd80      	pop	{r7, pc}

08006b58 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006b58:	b480      	push	{r7}
 8006b5a:	b095      	sub	sp, #84	; 0x54
 8006b5c:	af00      	add	r7, sp, #0
 8006b5e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	330c      	adds	r3, #12
 8006b66:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b68:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006b6a:	e853 3f00 	ldrex	r3, [r3]
 8006b6e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8006b70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b72:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006b76:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	330c      	adds	r3, #12
 8006b7e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8006b80:	643a      	str	r2, [r7, #64]	; 0x40
 8006b82:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b84:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8006b86:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006b88:	e841 2300 	strex	r3, r2, [r1]
 8006b8c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006b8e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006b90:	2b00      	cmp	r3, #0
 8006b92:	d1e5      	bne.n	8006b60 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	3314      	adds	r3, #20
 8006b9a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b9c:	6a3b      	ldr	r3, [r7, #32]
 8006b9e:	e853 3f00 	ldrex	r3, [r3]
 8006ba2:	61fb      	str	r3, [r7, #28]
   return(result);
 8006ba4:	69fb      	ldr	r3, [r7, #28]
 8006ba6:	f023 0301 	bic.w	r3, r3, #1
 8006baa:	64bb      	str	r3, [r7, #72]	; 0x48
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	3314      	adds	r3, #20
 8006bb2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006bb4:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006bb6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bb8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006bba:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006bbc:	e841 2300 	strex	r3, r2, [r1]
 8006bc0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006bc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bc4:	2b00      	cmp	r3, #0
 8006bc6:	d1e5      	bne.n	8006b94 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006bcc:	2b01      	cmp	r3, #1
 8006bce:	d119      	bne.n	8006c04 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	330c      	adds	r3, #12
 8006bd6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	e853 3f00 	ldrex	r3, [r3]
 8006bde:	60bb      	str	r3, [r7, #8]
   return(result);
 8006be0:	68bb      	ldr	r3, [r7, #8]
 8006be2:	f023 0310 	bic.w	r3, r3, #16
 8006be6:	647b      	str	r3, [r7, #68]	; 0x44
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	330c      	adds	r3, #12
 8006bee:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006bf0:	61ba      	str	r2, [r7, #24]
 8006bf2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bf4:	6979      	ldr	r1, [r7, #20]
 8006bf6:	69ba      	ldr	r2, [r7, #24]
 8006bf8:	e841 2300 	strex	r3, r2, [r1]
 8006bfc:	613b      	str	r3, [r7, #16]
   return(result);
 8006bfe:	693b      	ldr	r3, [r7, #16]
 8006c00:	2b00      	cmp	r3, #0
 8006c02:	d1e5      	bne.n	8006bd0 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	2220      	movs	r2, #32
 8006c08:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	2200      	movs	r2, #0
 8006c10:	631a      	str	r2, [r3, #48]	; 0x30
}
 8006c12:	bf00      	nop
 8006c14:	3754      	adds	r7, #84	; 0x54
 8006c16:	46bd      	mov	sp, r7
 8006c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c1c:	4770      	bx	lr

08006c1e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006c1e:	b580      	push	{r7, lr}
 8006c20:	b084      	sub	sp, #16
 8006c22:	af00      	add	r7, sp, #0
 8006c24:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c2a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8006c2c:	68fb      	ldr	r3, [r7, #12]
 8006c2e:	2200      	movs	r2, #0
 8006c30:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8006c32:	68fb      	ldr	r3, [r7, #12]
 8006c34:	2200      	movs	r2, #0
 8006c36:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006c38:	68f8      	ldr	r0, [r7, #12]
 8006c3a:	f7ff ff09 	bl	8006a50 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006c3e:	bf00      	nop
 8006c40:	3710      	adds	r7, #16
 8006c42:	46bd      	mov	sp, r7
 8006c44:	bd80      	pop	{r7, pc}

08006c46 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006c46:	b480      	push	{r7}
 8006c48:	b085      	sub	sp, #20
 8006c4a:	af00      	add	r7, sp, #0
 8006c4c:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006c54:	b2db      	uxtb	r3, r3
 8006c56:	2b21      	cmp	r3, #33	; 0x21
 8006c58:	d13e      	bne.n	8006cd8 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	689b      	ldr	r3, [r3, #8]
 8006c5e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006c62:	d114      	bne.n	8006c8e <UART_Transmit_IT+0x48>
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	691b      	ldr	r3, [r3, #16]
 8006c68:	2b00      	cmp	r3, #0
 8006c6a:	d110      	bne.n	8006c8e <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	6a1b      	ldr	r3, [r3, #32]
 8006c70:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006c72:	68fb      	ldr	r3, [r7, #12]
 8006c74:	881b      	ldrh	r3, [r3, #0]
 8006c76:	461a      	mov	r2, r3
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006c80:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	6a1b      	ldr	r3, [r3, #32]
 8006c86:	1c9a      	adds	r2, r3, #2
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	621a      	str	r2, [r3, #32]
 8006c8c:	e008      	b.n	8006ca0 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	6a1b      	ldr	r3, [r3, #32]
 8006c92:	1c59      	adds	r1, r3, #1
 8006c94:	687a      	ldr	r2, [r7, #4]
 8006c96:	6211      	str	r1, [r2, #32]
 8006c98:	781a      	ldrb	r2, [r3, #0]
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006ca4:	b29b      	uxth	r3, r3
 8006ca6:	3b01      	subs	r3, #1
 8006ca8:	b29b      	uxth	r3, r3
 8006caa:	687a      	ldr	r2, [r7, #4]
 8006cac:	4619      	mov	r1, r3
 8006cae:	84d1      	strh	r1, [r2, #38]	; 0x26
 8006cb0:	2b00      	cmp	r3, #0
 8006cb2:	d10f      	bne.n	8006cd4 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	68da      	ldr	r2, [r3, #12]
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006cc2:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	68da      	ldr	r2, [r3, #12]
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006cd2:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006cd4:	2300      	movs	r3, #0
 8006cd6:	e000      	b.n	8006cda <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8006cd8:	2302      	movs	r3, #2
  }
}
 8006cda:	4618      	mov	r0, r3
 8006cdc:	3714      	adds	r7, #20
 8006cde:	46bd      	mov	sp, r7
 8006ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ce4:	4770      	bx	lr

08006ce6 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006ce6:	b580      	push	{r7, lr}
 8006ce8:	b082      	sub	sp, #8
 8006cea:	af00      	add	r7, sp, #0
 8006cec:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	68da      	ldr	r2, [r3, #12]
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006cfc:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	2220      	movs	r2, #32
 8006d02:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006d06:	6878      	ldr	r0, [r7, #4]
 8006d08:	f7ff fe8e 	bl	8006a28 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8006d0c:	2300      	movs	r3, #0
}
 8006d0e:	4618      	mov	r0, r3
 8006d10:	3708      	adds	r7, #8
 8006d12:	46bd      	mov	sp, r7
 8006d14:	bd80      	pop	{r7, pc}

08006d16 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006d16:	b580      	push	{r7, lr}
 8006d18:	b08c      	sub	sp, #48	; 0x30
 8006d1a:	af00      	add	r7, sp, #0
 8006d1c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006d24:	b2db      	uxtb	r3, r3
 8006d26:	2b22      	cmp	r3, #34	; 0x22
 8006d28:	f040 80ab 	bne.w	8006e82 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	689b      	ldr	r3, [r3, #8]
 8006d30:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006d34:	d117      	bne.n	8006d66 <UART_Receive_IT+0x50>
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	691b      	ldr	r3, [r3, #16]
 8006d3a:	2b00      	cmp	r3, #0
 8006d3c:	d113      	bne.n	8006d66 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8006d3e:	2300      	movs	r3, #0
 8006d40:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006d46:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	685b      	ldr	r3, [r3, #4]
 8006d4e:	b29b      	uxth	r3, r3
 8006d50:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006d54:	b29a      	uxth	r2, r3
 8006d56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d58:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006d5e:	1c9a      	adds	r2, r3, #2
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	629a      	str	r2, [r3, #40]	; 0x28
 8006d64:	e026      	b.n	8006db4 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006d6a:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8006d6c:	2300      	movs	r3, #0
 8006d6e:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	689b      	ldr	r3, [r3, #8]
 8006d74:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006d78:	d007      	beq.n	8006d8a <UART_Receive_IT+0x74>
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	689b      	ldr	r3, [r3, #8]
 8006d7e:	2b00      	cmp	r3, #0
 8006d80:	d10a      	bne.n	8006d98 <UART_Receive_IT+0x82>
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	691b      	ldr	r3, [r3, #16]
 8006d86:	2b00      	cmp	r3, #0
 8006d88:	d106      	bne.n	8006d98 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	685b      	ldr	r3, [r3, #4]
 8006d90:	b2da      	uxtb	r2, r3
 8006d92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006d94:	701a      	strb	r2, [r3, #0]
 8006d96:	e008      	b.n	8006daa <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	685b      	ldr	r3, [r3, #4]
 8006d9e:	b2db      	uxtb	r3, r3
 8006da0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006da4:	b2da      	uxtb	r2, r3
 8006da6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006da8:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006dae:	1c5a      	adds	r2, r3, #1
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006db8:	b29b      	uxth	r3, r3
 8006dba:	3b01      	subs	r3, #1
 8006dbc:	b29b      	uxth	r3, r3
 8006dbe:	687a      	ldr	r2, [r7, #4]
 8006dc0:	4619      	mov	r1, r3
 8006dc2:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8006dc4:	2b00      	cmp	r3, #0
 8006dc6:	d15a      	bne.n	8006e7e <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	68da      	ldr	r2, [r3, #12]
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	f022 0220 	bic.w	r2, r2, #32
 8006dd6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	68da      	ldr	r2, [r3, #12]
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006de6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	695a      	ldr	r2, [r3, #20]
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	f022 0201 	bic.w	r2, r2, #1
 8006df6:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	2220      	movs	r2, #32
 8006dfc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006e04:	2b01      	cmp	r3, #1
 8006e06:	d135      	bne.n	8006e74 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	2200      	movs	r2, #0
 8006e0c:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	330c      	adds	r3, #12
 8006e14:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e16:	697b      	ldr	r3, [r7, #20]
 8006e18:	e853 3f00 	ldrex	r3, [r3]
 8006e1c:	613b      	str	r3, [r7, #16]
   return(result);
 8006e1e:	693b      	ldr	r3, [r7, #16]
 8006e20:	f023 0310 	bic.w	r3, r3, #16
 8006e24:	627b      	str	r3, [r7, #36]	; 0x24
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	330c      	adds	r3, #12
 8006e2c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006e2e:	623a      	str	r2, [r7, #32]
 8006e30:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e32:	69f9      	ldr	r1, [r7, #28]
 8006e34:	6a3a      	ldr	r2, [r7, #32]
 8006e36:	e841 2300 	strex	r3, r2, [r1]
 8006e3a:	61bb      	str	r3, [r7, #24]
   return(result);
 8006e3c:	69bb      	ldr	r3, [r7, #24]
 8006e3e:	2b00      	cmp	r3, #0
 8006e40:	d1e5      	bne.n	8006e0e <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	f003 0310 	and.w	r3, r3, #16
 8006e4c:	2b10      	cmp	r3, #16
 8006e4e:	d10a      	bne.n	8006e66 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006e50:	2300      	movs	r3, #0
 8006e52:	60fb      	str	r3, [r7, #12]
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	60fb      	str	r3, [r7, #12]
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	685b      	ldr	r3, [r3, #4]
 8006e62:	60fb      	str	r3, [r7, #12]
 8006e64:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006e6a:	4619      	mov	r1, r3
 8006e6c:	6878      	ldr	r0, [r7, #4]
 8006e6e:	f7ff fdf9 	bl	8006a64 <HAL_UARTEx_RxEventCallback>
 8006e72:	e002      	b.n	8006e7a <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8006e74:	6878      	ldr	r0, [r7, #4]
 8006e76:	f7ff fde1 	bl	8006a3c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8006e7a:	2300      	movs	r3, #0
 8006e7c:	e002      	b.n	8006e84 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8006e7e:	2300      	movs	r3, #0
 8006e80:	e000      	b.n	8006e84 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8006e82:	2302      	movs	r3, #2
  }
}
 8006e84:	4618      	mov	r0, r3
 8006e86:	3730      	adds	r7, #48	; 0x30
 8006e88:	46bd      	mov	sp, r7
 8006e8a:	bd80      	pop	{r7, pc}

08006e8c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006e8c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006e90:	b0c0      	sub	sp, #256	; 0x100
 8006e92:	af00      	add	r7, sp, #0
 8006e94:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006e98:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	691b      	ldr	r3, [r3, #16]
 8006ea0:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8006ea4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006ea8:	68d9      	ldr	r1, [r3, #12]
 8006eaa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006eae:	681a      	ldr	r2, [r3, #0]
 8006eb0:	ea40 0301 	orr.w	r3, r0, r1
 8006eb4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006eb6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006eba:	689a      	ldr	r2, [r3, #8]
 8006ebc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006ec0:	691b      	ldr	r3, [r3, #16]
 8006ec2:	431a      	orrs	r2, r3
 8006ec4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006ec8:	695b      	ldr	r3, [r3, #20]
 8006eca:	431a      	orrs	r2, r3
 8006ecc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006ed0:	69db      	ldr	r3, [r3, #28]
 8006ed2:	4313      	orrs	r3, r2
 8006ed4:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006ed8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	68db      	ldr	r3, [r3, #12]
 8006ee0:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8006ee4:	f021 010c 	bic.w	r1, r1, #12
 8006ee8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006eec:	681a      	ldr	r2, [r3, #0]
 8006eee:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8006ef2:	430b      	orrs	r3, r1
 8006ef4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006ef6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	695b      	ldr	r3, [r3, #20]
 8006efe:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8006f02:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006f06:	6999      	ldr	r1, [r3, #24]
 8006f08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006f0c:	681a      	ldr	r2, [r3, #0]
 8006f0e:	ea40 0301 	orr.w	r3, r0, r1
 8006f12:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006f14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006f18:	681a      	ldr	r2, [r3, #0]
 8006f1a:	4b8f      	ldr	r3, [pc, #572]	; (8007158 <UART_SetConfig+0x2cc>)
 8006f1c:	429a      	cmp	r2, r3
 8006f1e:	d005      	beq.n	8006f2c <UART_SetConfig+0xa0>
 8006f20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006f24:	681a      	ldr	r2, [r3, #0]
 8006f26:	4b8d      	ldr	r3, [pc, #564]	; (800715c <UART_SetConfig+0x2d0>)
 8006f28:	429a      	cmp	r2, r3
 8006f2a:	d104      	bne.n	8006f36 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006f2c:	f7fd fcd8 	bl	80048e0 <HAL_RCC_GetPCLK2Freq>
 8006f30:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8006f34:	e003      	b.n	8006f3e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006f36:	f7fd fcbf 	bl	80048b8 <HAL_RCC_GetPCLK1Freq>
 8006f3a:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006f3e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006f42:	69db      	ldr	r3, [r3, #28]
 8006f44:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006f48:	f040 810c 	bne.w	8007164 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006f4c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006f50:	2200      	movs	r2, #0
 8006f52:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8006f56:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8006f5a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8006f5e:	4622      	mov	r2, r4
 8006f60:	462b      	mov	r3, r5
 8006f62:	1891      	adds	r1, r2, r2
 8006f64:	65b9      	str	r1, [r7, #88]	; 0x58
 8006f66:	415b      	adcs	r3, r3
 8006f68:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006f6a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8006f6e:	4621      	mov	r1, r4
 8006f70:	eb12 0801 	adds.w	r8, r2, r1
 8006f74:	4629      	mov	r1, r5
 8006f76:	eb43 0901 	adc.w	r9, r3, r1
 8006f7a:	f04f 0200 	mov.w	r2, #0
 8006f7e:	f04f 0300 	mov.w	r3, #0
 8006f82:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006f86:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006f8a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006f8e:	4690      	mov	r8, r2
 8006f90:	4699      	mov	r9, r3
 8006f92:	4623      	mov	r3, r4
 8006f94:	eb18 0303 	adds.w	r3, r8, r3
 8006f98:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8006f9c:	462b      	mov	r3, r5
 8006f9e:	eb49 0303 	adc.w	r3, r9, r3
 8006fa2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8006fa6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006faa:	685b      	ldr	r3, [r3, #4]
 8006fac:	2200      	movs	r2, #0
 8006fae:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8006fb2:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8006fb6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8006fba:	460b      	mov	r3, r1
 8006fbc:	18db      	adds	r3, r3, r3
 8006fbe:	653b      	str	r3, [r7, #80]	; 0x50
 8006fc0:	4613      	mov	r3, r2
 8006fc2:	eb42 0303 	adc.w	r3, r2, r3
 8006fc6:	657b      	str	r3, [r7, #84]	; 0x54
 8006fc8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8006fcc:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8006fd0:	f7f9 f918 	bl	8000204 <__aeabi_uldivmod>
 8006fd4:	4602      	mov	r2, r0
 8006fd6:	460b      	mov	r3, r1
 8006fd8:	4b61      	ldr	r3, [pc, #388]	; (8007160 <UART_SetConfig+0x2d4>)
 8006fda:	fba3 2302 	umull	r2, r3, r3, r2
 8006fde:	095b      	lsrs	r3, r3, #5
 8006fe0:	011c      	lsls	r4, r3, #4
 8006fe2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006fe6:	2200      	movs	r2, #0
 8006fe8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006fec:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8006ff0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8006ff4:	4642      	mov	r2, r8
 8006ff6:	464b      	mov	r3, r9
 8006ff8:	1891      	adds	r1, r2, r2
 8006ffa:	64b9      	str	r1, [r7, #72]	; 0x48
 8006ffc:	415b      	adcs	r3, r3
 8006ffe:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007000:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8007004:	4641      	mov	r1, r8
 8007006:	eb12 0a01 	adds.w	sl, r2, r1
 800700a:	4649      	mov	r1, r9
 800700c:	eb43 0b01 	adc.w	fp, r3, r1
 8007010:	f04f 0200 	mov.w	r2, #0
 8007014:	f04f 0300 	mov.w	r3, #0
 8007018:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800701c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8007020:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007024:	4692      	mov	sl, r2
 8007026:	469b      	mov	fp, r3
 8007028:	4643      	mov	r3, r8
 800702a:	eb1a 0303 	adds.w	r3, sl, r3
 800702e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8007032:	464b      	mov	r3, r9
 8007034:	eb4b 0303 	adc.w	r3, fp, r3
 8007038:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800703c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007040:	685b      	ldr	r3, [r3, #4]
 8007042:	2200      	movs	r2, #0
 8007044:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8007048:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 800704c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8007050:	460b      	mov	r3, r1
 8007052:	18db      	adds	r3, r3, r3
 8007054:	643b      	str	r3, [r7, #64]	; 0x40
 8007056:	4613      	mov	r3, r2
 8007058:	eb42 0303 	adc.w	r3, r2, r3
 800705c:	647b      	str	r3, [r7, #68]	; 0x44
 800705e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8007062:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8007066:	f7f9 f8cd 	bl	8000204 <__aeabi_uldivmod>
 800706a:	4602      	mov	r2, r0
 800706c:	460b      	mov	r3, r1
 800706e:	4611      	mov	r1, r2
 8007070:	4b3b      	ldr	r3, [pc, #236]	; (8007160 <UART_SetConfig+0x2d4>)
 8007072:	fba3 2301 	umull	r2, r3, r3, r1
 8007076:	095b      	lsrs	r3, r3, #5
 8007078:	2264      	movs	r2, #100	; 0x64
 800707a:	fb02 f303 	mul.w	r3, r2, r3
 800707e:	1acb      	subs	r3, r1, r3
 8007080:	00db      	lsls	r3, r3, #3
 8007082:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8007086:	4b36      	ldr	r3, [pc, #216]	; (8007160 <UART_SetConfig+0x2d4>)
 8007088:	fba3 2302 	umull	r2, r3, r3, r2
 800708c:	095b      	lsrs	r3, r3, #5
 800708e:	005b      	lsls	r3, r3, #1
 8007090:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8007094:	441c      	add	r4, r3
 8007096:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800709a:	2200      	movs	r2, #0
 800709c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80070a0:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 80070a4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 80070a8:	4642      	mov	r2, r8
 80070aa:	464b      	mov	r3, r9
 80070ac:	1891      	adds	r1, r2, r2
 80070ae:	63b9      	str	r1, [r7, #56]	; 0x38
 80070b0:	415b      	adcs	r3, r3
 80070b2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80070b4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80070b8:	4641      	mov	r1, r8
 80070ba:	1851      	adds	r1, r2, r1
 80070bc:	6339      	str	r1, [r7, #48]	; 0x30
 80070be:	4649      	mov	r1, r9
 80070c0:	414b      	adcs	r3, r1
 80070c2:	637b      	str	r3, [r7, #52]	; 0x34
 80070c4:	f04f 0200 	mov.w	r2, #0
 80070c8:	f04f 0300 	mov.w	r3, #0
 80070cc:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80070d0:	4659      	mov	r1, fp
 80070d2:	00cb      	lsls	r3, r1, #3
 80070d4:	4651      	mov	r1, sl
 80070d6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80070da:	4651      	mov	r1, sl
 80070dc:	00ca      	lsls	r2, r1, #3
 80070de:	4610      	mov	r0, r2
 80070e0:	4619      	mov	r1, r3
 80070e2:	4603      	mov	r3, r0
 80070e4:	4642      	mov	r2, r8
 80070e6:	189b      	adds	r3, r3, r2
 80070e8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80070ec:	464b      	mov	r3, r9
 80070ee:	460a      	mov	r2, r1
 80070f0:	eb42 0303 	adc.w	r3, r2, r3
 80070f4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80070f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80070fc:	685b      	ldr	r3, [r3, #4]
 80070fe:	2200      	movs	r2, #0
 8007100:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8007104:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8007108:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800710c:	460b      	mov	r3, r1
 800710e:	18db      	adds	r3, r3, r3
 8007110:	62bb      	str	r3, [r7, #40]	; 0x28
 8007112:	4613      	mov	r3, r2
 8007114:	eb42 0303 	adc.w	r3, r2, r3
 8007118:	62fb      	str	r3, [r7, #44]	; 0x2c
 800711a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800711e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8007122:	f7f9 f86f 	bl	8000204 <__aeabi_uldivmod>
 8007126:	4602      	mov	r2, r0
 8007128:	460b      	mov	r3, r1
 800712a:	4b0d      	ldr	r3, [pc, #52]	; (8007160 <UART_SetConfig+0x2d4>)
 800712c:	fba3 1302 	umull	r1, r3, r3, r2
 8007130:	095b      	lsrs	r3, r3, #5
 8007132:	2164      	movs	r1, #100	; 0x64
 8007134:	fb01 f303 	mul.w	r3, r1, r3
 8007138:	1ad3      	subs	r3, r2, r3
 800713a:	00db      	lsls	r3, r3, #3
 800713c:	3332      	adds	r3, #50	; 0x32
 800713e:	4a08      	ldr	r2, [pc, #32]	; (8007160 <UART_SetConfig+0x2d4>)
 8007140:	fba2 2303 	umull	r2, r3, r2, r3
 8007144:	095b      	lsrs	r3, r3, #5
 8007146:	f003 0207 	and.w	r2, r3, #7
 800714a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	4422      	add	r2, r4
 8007152:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8007154:	e105      	b.n	8007362 <UART_SetConfig+0x4d6>
 8007156:	bf00      	nop
 8007158:	40011000 	.word	0x40011000
 800715c:	40011400 	.word	0x40011400
 8007160:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007164:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007168:	2200      	movs	r2, #0
 800716a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800716e:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8007172:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8007176:	4642      	mov	r2, r8
 8007178:	464b      	mov	r3, r9
 800717a:	1891      	adds	r1, r2, r2
 800717c:	6239      	str	r1, [r7, #32]
 800717e:	415b      	adcs	r3, r3
 8007180:	627b      	str	r3, [r7, #36]	; 0x24
 8007182:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8007186:	4641      	mov	r1, r8
 8007188:	1854      	adds	r4, r2, r1
 800718a:	4649      	mov	r1, r9
 800718c:	eb43 0501 	adc.w	r5, r3, r1
 8007190:	f04f 0200 	mov.w	r2, #0
 8007194:	f04f 0300 	mov.w	r3, #0
 8007198:	00eb      	lsls	r3, r5, #3
 800719a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800719e:	00e2      	lsls	r2, r4, #3
 80071a0:	4614      	mov	r4, r2
 80071a2:	461d      	mov	r5, r3
 80071a4:	4643      	mov	r3, r8
 80071a6:	18e3      	adds	r3, r4, r3
 80071a8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80071ac:	464b      	mov	r3, r9
 80071ae:	eb45 0303 	adc.w	r3, r5, r3
 80071b2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80071b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80071ba:	685b      	ldr	r3, [r3, #4]
 80071bc:	2200      	movs	r2, #0
 80071be:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80071c2:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80071c6:	f04f 0200 	mov.w	r2, #0
 80071ca:	f04f 0300 	mov.w	r3, #0
 80071ce:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80071d2:	4629      	mov	r1, r5
 80071d4:	008b      	lsls	r3, r1, #2
 80071d6:	4621      	mov	r1, r4
 80071d8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80071dc:	4621      	mov	r1, r4
 80071de:	008a      	lsls	r2, r1, #2
 80071e0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80071e4:	f7f9 f80e 	bl	8000204 <__aeabi_uldivmod>
 80071e8:	4602      	mov	r2, r0
 80071ea:	460b      	mov	r3, r1
 80071ec:	4b60      	ldr	r3, [pc, #384]	; (8007370 <UART_SetConfig+0x4e4>)
 80071ee:	fba3 2302 	umull	r2, r3, r3, r2
 80071f2:	095b      	lsrs	r3, r3, #5
 80071f4:	011c      	lsls	r4, r3, #4
 80071f6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80071fa:	2200      	movs	r2, #0
 80071fc:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8007200:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8007204:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8007208:	4642      	mov	r2, r8
 800720a:	464b      	mov	r3, r9
 800720c:	1891      	adds	r1, r2, r2
 800720e:	61b9      	str	r1, [r7, #24]
 8007210:	415b      	adcs	r3, r3
 8007212:	61fb      	str	r3, [r7, #28]
 8007214:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007218:	4641      	mov	r1, r8
 800721a:	1851      	adds	r1, r2, r1
 800721c:	6139      	str	r1, [r7, #16]
 800721e:	4649      	mov	r1, r9
 8007220:	414b      	adcs	r3, r1
 8007222:	617b      	str	r3, [r7, #20]
 8007224:	f04f 0200 	mov.w	r2, #0
 8007228:	f04f 0300 	mov.w	r3, #0
 800722c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007230:	4659      	mov	r1, fp
 8007232:	00cb      	lsls	r3, r1, #3
 8007234:	4651      	mov	r1, sl
 8007236:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800723a:	4651      	mov	r1, sl
 800723c:	00ca      	lsls	r2, r1, #3
 800723e:	4610      	mov	r0, r2
 8007240:	4619      	mov	r1, r3
 8007242:	4603      	mov	r3, r0
 8007244:	4642      	mov	r2, r8
 8007246:	189b      	adds	r3, r3, r2
 8007248:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800724c:	464b      	mov	r3, r9
 800724e:	460a      	mov	r2, r1
 8007250:	eb42 0303 	adc.w	r3, r2, r3
 8007254:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8007258:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800725c:	685b      	ldr	r3, [r3, #4]
 800725e:	2200      	movs	r2, #0
 8007260:	67bb      	str	r3, [r7, #120]	; 0x78
 8007262:	67fa      	str	r2, [r7, #124]	; 0x7c
 8007264:	f04f 0200 	mov.w	r2, #0
 8007268:	f04f 0300 	mov.w	r3, #0
 800726c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8007270:	4649      	mov	r1, r9
 8007272:	008b      	lsls	r3, r1, #2
 8007274:	4641      	mov	r1, r8
 8007276:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800727a:	4641      	mov	r1, r8
 800727c:	008a      	lsls	r2, r1, #2
 800727e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8007282:	f7f8 ffbf 	bl	8000204 <__aeabi_uldivmod>
 8007286:	4602      	mov	r2, r0
 8007288:	460b      	mov	r3, r1
 800728a:	4b39      	ldr	r3, [pc, #228]	; (8007370 <UART_SetConfig+0x4e4>)
 800728c:	fba3 1302 	umull	r1, r3, r3, r2
 8007290:	095b      	lsrs	r3, r3, #5
 8007292:	2164      	movs	r1, #100	; 0x64
 8007294:	fb01 f303 	mul.w	r3, r1, r3
 8007298:	1ad3      	subs	r3, r2, r3
 800729a:	011b      	lsls	r3, r3, #4
 800729c:	3332      	adds	r3, #50	; 0x32
 800729e:	4a34      	ldr	r2, [pc, #208]	; (8007370 <UART_SetConfig+0x4e4>)
 80072a0:	fba2 2303 	umull	r2, r3, r2, r3
 80072a4:	095b      	lsrs	r3, r3, #5
 80072a6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80072aa:	441c      	add	r4, r3
 80072ac:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80072b0:	2200      	movs	r2, #0
 80072b2:	673b      	str	r3, [r7, #112]	; 0x70
 80072b4:	677a      	str	r2, [r7, #116]	; 0x74
 80072b6:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 80072ba:	4642      	mov	r2, r8
 80072bc:	464b      	mov	r3, r9
 80072be:	1891      	adds	r1, r2, r2
 80072c0:	60b9      	str	r1, [r7, #8]
 80072c2:	415b      	adcs	r3, r3
 80072c4:	60fb      	str	r3, [r7, #12]
 80072c6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80072ca:	4641      	mov	r1, r8
 80072cc:	1851      	adds	r1, r2, r1
 80072ce:	6039      	str	r1, [r7, #0]
 80072d0:	4649      	mov	r1, r9
 80072d2:	414b      	adcs	r3, r1
 80072d4:	607b      	str	r3, [r7, #4]
 80072d6:	f04f 0200 	mov.w	r2, #0
 80072da:	f04f 0300 	mov.w	r3, #0
 80072de:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80072e2:	4659      	mov	r1, fp
 80072e4:	00cb      	lsls	r3, r1, #3
 80072e6:	4651      	mov	r1, sl
 80072e8:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80072ec:	4651      	mov	r1, sl
 80072ee:	00ca      	lsls	r2, r1, #3
 80072f0:	4610      	mov	r0, r2
 80072f2:	4619      	mov	r1, r3
 80072f4:	4603      	mov	r3, r0
 80072f6:	4642      	mov	r2, r8
 80072f8:	189b      	adds	r3, r3, r2
 80072fa:	66bb      	str	r3, [r7, #104]	; 0x68
 80072fc:	464b      	mov	r3, r9
 80072fe:	460a      	mov	r2, r1
 8007300:	eb42 0303 	adc.w	r3, r2, r3
 8007304:	66fb      	str	r3, [r7, #108]	; 0x6c
 8007306:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800730a:	685b      	ldr	r3, [r3, #4]
 800730c:	2200      	movs	r2, #0
 800730e:	663b      	str	r3, [r7, #96]	; 0x60
 8007310:	667a      	str	r2, [r7, #100]	; 0x64
 8007312:	f04f 0200 	mov.w	r2, #0
 8007316:	f04f 0300 	mov.w	r3, #0
 800731a:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800731e:	4649      	mov	r1, r9
 8007320:	008b      	lsls	r3, r1, #2
 8007322:	4641      	mov	r1, r8
 8007324:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007328:	4641      	mov	r1, r8
 800732a:	008a      	lsls	r2, r1, #2
 800732c:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8007330:	f7f8 ff68 	bl	8000204 <__aeabi_uldivmod>
 8007334:	4602      	mov	r2, r0
 8007336:	460b      	mov	r3, r1
 8007338:	4b0d      	ldr	r3, [pc, #52]	; (8007370 <UART_SetConfig+0x4e4>)
 800733a:	fba3 1302 	umull	r1, r3, r3, r2
 800733e:	095b      	lsrs	r3, r3, #5
 8007340:	2164      	movs	r1, #100	; 0x64
 8007342:	fb01 f303 	mul.w	r3, r1, r3
 8007346:	1ad3      	subs	r3, r2, r3
 8007348:	011b      	lsls	r3, r3, #4
 800734a:	3332      	adds	r3, #50	; 0x32
 800734c:	4a08      	ldr	r2, [pc, #32]	; (8007370 <UART_SetConfig+0x4e4>)
 800734e:	fba2 2303 	umull	r2, r3, r2, r3
 8007352:	095b      	lsrs	r3, r3, #5
 8007354:	f003 020f 	and.w	r2, r3, #15
 8007358:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800735c:	681b      	ldr	r3, [r3, #0]
 800735e:	4422      	add	r2, r4
 8007360:	609a      	str	r2, [r3, #8]
}
 8007362:	bf00      	nop
 8007364:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8007368:	46bd      	mov	sp, r7
 800736a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800736e:	bf00      	nop
 8007370:	51eb851f 	.word	0x51eb851f

08007374 <LL_EXTI_EnableIT_0_31>:
{
 8007374:	b480      	push	{r7}
 8007376:	b083      	sub	sp, #12
 8007378:	af00      	add	r7, sp, #0
 800737a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR, ExtiLine);
 800737c:	4b05      	ldr	r3, [pc, #20]	; (8007394 <LL_EXTI_EnableIT_0_31+0x20>)
 800737e:	681a      	ldr	r2, [r3, #0]
 8007380:	4904      	ldr	r1, [pc, #16]	; (8007394 <LL_EXTI_EnableIT_0_31+0x20>)
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	4313      	orrs	r3, r2
 8007386:	600b      	str	r3, [r1, #0]
}
 8007388:	bf00      	nop
 800738a:	370c      	adds	r7, #12
 800738c:	46bd      	mov	sp, r7
 800738e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007392:	4770      	bx	lr
 8007394:	40013c00 	.word	0x40013c00

08007398 <LL_EXTI_DisableIT_0_31>:
{
 8007398:	b480      	push	{r7}
 800739a:	b083      	sub	sp, #12
 800739c:	af00      	add	r7, sp, #0
 800739e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR, ExtiLine);
 80073a0:	4b06      	ldr	r3, [pc, #24]	; (80073bc <LL_EXTI_DisableIT_0_31+0x24>)
 80073a2:	681a      	ldr	r2, [r3, #0]
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	43db      	mvns	r3, r3
 80073a8:	4904      	ldr	r1, [pc, #16]	; (80073bc <LL_EXTI_DisableIT_0_31+0x24>)
 80073aa:	4013      	ands	r3, r2
 80073ac:	600b      	str	r3, [r1, #0]
}
 80073ae:	bf00      	nop
 80073b0:	370c      	adds	r7, #12
 80073b2:	46bd      	mov	sp, r7
 80073b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073b8:	4770      	bx	lr
 80073ba:	bf00      	nop
 80073bc:	40013c00 	.word	0x40013c00

080073c0 <LL_EXTI_EnableEvent_0_31>:
{
 80073c0:	b480      	push	{r7}
 80073c2:	b083      	sub	sp, #12
 80073c4:	af00      	add	r7, sp, #0
 80073c6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR, ExtiLine);
 80073c8:	4b05      	ldr	r3, [pc, #20]	; (80073e0 <LL_EXTI_EnableEvent_0_31+0x20>)
 80073ca:	685a      	ldr	r2, [r3, #4]
 80073cc:	4904      	ldr	r1, [pc, #16]	; (80073e0 <LL_EXTI_EnableEvent_0_31+0x20>)
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	4313      	orrs	r3, r2
 80073d2:	604b      	str	r3, [r1, #4]
}
 80073d4:	bf00      	nop
 80073d6:	370c      	adds	r7, #12
 80073d8:	46bd      	mov	sp, r7
 80073da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073de:	4770      	bx	lr
 80073e0:	40013c00 	.word	0x40013c00

080073e4 <LL_EXTI_DisableEvent_0_31>:
{
 80073e4:	b480      	push	{r7}
 80073e6:	b083      	sub	sp, #12
 80073e8:	af00      	add	r7, sp, #0
 80073ea:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR, ExtiLine);
 80073ec:	4b06      	ldr	r3, [pc, #24]	; (8007408 <LL_EXTI_DisableEvent_0_31+0x24>)
 80073ee:	685a      	ldr	r2, [r3, #4]
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	43db      	mvns	r3, r3
 80073f4:	4904      	ldr	r1, [pc, #16]	; (8007408 <LL_EXTI_DisableEvent_0_31+0x24>)
 80073f6:	4013      	ands	r3, r2
 80073f8:	604b      	str	r3, [r1, #4]
}
 80073fa:	bf00      	nop
 80073fc:	370c      	adds	r7, #12
 80073fe:	46bd      	mov	sp, r7
 8007400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007404:	4770      	bx	lr
 8007406:	bf00      	nop
 8007408:	40013c00 	.word	0x40013c00

0800740c <LL_EXTI_EnableRisingTrig_0_31>:
{
 800740c:	b480      	push	{r7}
 800740e:	b083      	sub	sp, #12
 8007410:	af00      	add	r7, sp, #0
 8007412:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR, ExtiLine);
 8007414:	4b05      	ldr	r3, [pc, #20]	; (800742c <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8007416:	689a      	ldr	r2, [r3, #8]
 8007418:	4904      	ldr	r1, [pc, #16]	; (800742c <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	4313      	orrs	r3, r2
 800741e:	608b      	str	r3, [r1, #8]
}
 8007420:	bf00      	nop
 8007422:	370c      	adds	r7, #12
 8007424:	46bd      	mov	sp, r7
 8007426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800742a:	4770      	bx	lr
 800742c:	40013c00 	.word	0x40013c00

08007430 <LL_EXTI_DisableRisingTrig_0_31>:
{
 8007430:	b480      	push	{r7}
 8007432:	b083      	sub	sp, #12
 8007434:	af00      	add	r7, sp, #0
 8007436:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR, ExtiLine);
 8007438:	4b06      	ldr	r3, [pc, #24]	; (8007454 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 800743a:	689a      	ldr	r2, [r3, #8]
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	43db      	mvns	r3, r3
 8007440:	4904      	ldr	r1, [pc, #16]	; (8007454 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8007442:	4013      	ands	r3, r2
 8007444:	608b      	str	r3, [r1, #8]
}
 8007446:	bf00      	nop
 8007448:	370c      	adds	r7, #12
 800744a:	46bd      	mov	sp, r7
 800744c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007450:	4770      	bx	lr
 8007452:	bf00      	nop
 8007454:	40013c00 	.word	0x40013c00

08007458 <LL_EXTI_EnableFallingTrig_0_31>:
{
 8007458:	b480      	push	{r7}
 800745a:	b083      	sub	sp, #12
 800745c:	af00      	add	r7, sp, #0
 800745e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR, ExtiLine);
 8007460:	4b05      	ldr	r3, [pc, #20]	; (8007478 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8007462:	68da      	ldr	r2, [r3, #12]
 8007464:	4904      	ldr	r1, [pc, #16]	; (8007478 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	4313      	orrs	r3, r2
 800746a:	60cb      	str	r3, [r1, #12]
}
 800746c:	bf00      	nop
 800746e:	370c      	adds	r7, #12
 8007470:	46bd      	mov	sp, r7
 8007472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007476:	4770      	bx	lr
 8007478:	40013c00 	.word	0x40013c00

0800747c <LL_EXTI_DisableFallingTrig_0_31>:
{
 800747c:	b480      	push	{r7}
 800747e:	b083      	sub	sp, #12
 8007480:	af00      	add	r7, sp, #0
 8007482:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR, ExtiLine);
 8007484:	4b06      	ldr	r3, [pc, #24]	; (80074a0 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8007486:	68da      	ldr	r2, [r3, #12]
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	43db      	mvns	r3, r3
 800748c:	4904      	ldr	r1, [pc, #16]	; (80074a0 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 800748e:	4013      	ands	r3, r2
 8007490:	60cb      	str	r3, [r1, #12]
}
 8007492:	bf00      	nop
 8007494:	370c      	adds	r7, #12
 8007496:	46bd      	mov	sp, r7
 8007498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800749c:	4770      	bx	lr
 800749e:	bf00      	nop
 80074a0:	40013c00 	.word	0x40013c00

080074a4 <LL_EXTI_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: EXTI registers are initialized
  *          - ERROR: not applicable
  */
uint32_t LL_EXTI_Init(LL_EXTI_InitTypeDef *EXTI_InitStruct)
{
 80074a4:	b580      	push	{r7, lr}
 80074a6:	b084      	sub	sp, #16
 80074a8:	af00      	add	r7, sp, #0
 80074aa:	6078      	str	r0, [r7, #4]
  ErrorStatus status = SUCCESS;
 80074ac:	2300      	movs	r3, #0
 80074ae:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_EXTI_LINE_0_31(EXTI_InitStruct->Line_0_31));
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->LineCommand));
  assert_param(IS_LL_EXTI_MODE(EXTI_InitStruct->Mode));

  /* ENABLE LineCommand */
  if (EXTI_InitStruct->LineCommand != DISABLE)
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	791b      	ldrb	r3, [r3, #4]
 80074b4:	2b00      	cmp	r3, #0
 80074b6:	d065      	beq.n	8007584 <LL_EXTI_Init+0xe0>
  {
    assert_param(IS_LL_EXTI_TRIGGER(EXTI_InitStruct->Trigger));

    /* Configure EXTI Lines in range from 0 to 31 */
    if (EXTI_InitStruct->Line_0_31 != LL_EXTI_LINE_NONE)
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	681b      	ldr	r3, [r3, #0]
 80074bc:	2b00      	cmp	r3, #0
 80074be:	d06c      	beq.n	800759a <LL_EXTI_Init+0xf6>
    {
      switch (EXTI_InitStruct->Mode)
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	795b      	ldrb	r3, [r3, #5]
 80074c4:	2b02      	cmp	r3, #2
 80074c6:	d01c      	beq.n	8007502 <LL_EXTI_Init+0x5e>
 80074c8:	2b02      	cmp	r3, #2
 80074ca:	dc25      	bgt.n	8007518 <LL_EXTI_Init+0x74>
 80074cc:	2b00      	cmp	r3, #0
 80074ce:	d002      	beq.n	80074d6 <LL_EXTI_Init+0x32>
 80074d0:	2b01      	cmp	r3, #1
 80074d2:	d00b      	beq.n	80074ec <LL_EXTI_Init+0x48>
 80074d4:	e020      	b.n	8007518 <LL_EXTI_Init+0x74>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	681b      	ldr	r3, [r3, #0]
 80074da:	4618      	mov	r0, r3
 80074dc:	f7ff ff82 	bl	80073e4 <LL_EXTI_DisableEvent_0_31>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	4618      	mov	r0, r3
 80074e6:	f7ff ff45 	bl	8007374 <LL_EXTI_EnableIT_0_31>
          break;
 80074ea:	e018      	b.n	800751e <LL_EXTI_Init+0x7a>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	4618      	mov	r0, r3
 80074f2:	f7ff ff51 	bl	8007398 <LL_EXTI_DisableIT_0_31>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	4618      	mov	r0, r3
 80074fc:	f7ff ff60 	bl	80073c0 <LL_EXTI_EnableEvent_0_31>
          break;
 8007500:	e00d      	b.n	800751e <LL_EXTI_Init+0x7a>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT & Event on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	681b      	ldr	r3, [r3, #0]
 8007506:	4618      	mov	r0, r3
 8007508:	f7ff ff34 	bl	8007374 <LL_EXTI_EnableIT_0_31>
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	681b      	ldr	r3, [r3, #0]
 8007510:	4618      	mov	r0, r3
 8007512:	f7ff ff55 	bl	80073c0 <LL_EXTI_EnableEvent_0_31>
          break;
 8007516:	e002      	b.n	800751e <LL_EXTI_Init+0x7a>
        default:
          status = ERROR;
 8007518:	2301      	movs	r3, #1
 800751a:	73fb      	strb	r3, [r7, #15]
          break;
 800751c:	bf00      	nop
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	799b      	ldrb	r3, [r3, #6]
 8007522:	2b00      	cmp	r3, #0
 8007524:	d039      	beq.n	800759a <LL_EXTI_Init+0xf6>
      {
        switch (EXTI_InitStruct->Trigger)
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	799b      	ldrb	r3, [r3, #6]
 800752a:	2b03      	cmp	r3, #3
 800752c:	d01c      	beq.n	8007568 <LL_EXTI_Init+0xc4>
 800752e:	2b03      	cmp	r3, #3
 8007530:	dc25      	bgt.n	800757e <LL_EXTI_Init+0xda>
 8007532:	2b01      	cmp	r3, #1
 8007534:	d002      	beq.n	800753c <LL_EXTI_Init+0x98>
 8007536:	2b02      	cmp	r3, #2
 8007538:	d00b      	beq.n	8007552 <LL_EXTI_Init+0xae>
 800753a:	e020      	b.n	800757e <LL_EXTI_Init+0xda>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	681b      	ldr	r3, [r3, #0]
 8007540:	4618      	mov	r0, r3
 8007542:	f7ff ff9b 	bl	800747c <LL_EXTI_DisableFallingTrig_0_31>
            /* Then Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	681b      	ldr	r3, [r3, #0]
 800754a:	4618      	mov	r0, r3
 800754c:	f7ff ff5e 	bl	800740c <LL_EXTI_EnableRisingTrig_0_31>
            break;
 8007550:	e024      	b.n	800759c <LL_EXTI_Init+0xf8>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	681b      	ldr	r3, [r3, #0]
 8007556:	4618      	mov	r0, r3
 8007558:	f7ff ff6a 	bl	8007430 <LL_EXTI_DisableRisingTrig_0_31>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	4618      	mov	r0, r3
 8007562:	f7ff ff79 	bl	8007458 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 8007566:	e019      	b.n	800759c <LL_EXTI_Init+0xf8>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	681b      	ldr	r3, [r3, #0]
 800756c:	4618      	mov	r0, r3
 800756e:	f7ff ff4d 	bl	800740c <LL_EXTI_EnableRisingTrig_0_31>
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	4618      	mov	r0, r3
 8007578:	f7ff ff6e 	bl	8007458 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 800757c:	e00e      	b.n	800759c <LL_EXTI_Init+0xf8>
          default:
            status = ERROR;
 800757e:	2301      	movs	r3, #1
 8007580:	73fb      	strb	r3, [r7, #15]
            break;
 8007582:	e00b      	b.n	800759c <LL_EXTI_Init+0xf8>
  }
  /* DISABLE LineCommand */
  else
  {
    /* De-configure EXTI Lines in range from 0 to 31 */
    LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	4618      	mov	r0, r3
 800758a:	f7ff ff05 	bl	8007398 <LL_EXTI_DisableIT_0_31>
    LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	681b      	ldr	r3, [r3, #0]
 8007592:	4618      	mov	r0, r3
 8007594:	f7ff ff26 	bl	80073e4 <LL_EXTI_DisableEvent_0_31>
 8007598:	e000      	b.n	800759c <LL_EXTI_Init+0xf8>
      }
 800759a:	bf00      	nop
  }
  return status;
 800759c:	7bfb      	ldrb	r3, [r7, #15]
}
 800759e:	4618      	mov	r0, r3
 80075a0:	3710      	adds	r7, #16
 80075a2:	46bd      	mov	sp, r7
 80075a4:	bd80      	pop	{r7, pc}

080075a6 <LL_GPIO_SetPinMode>:
{
 80075a6:	b480      	push	{r7}
 80075a8:	b089      	sub	sp, #36	; 0x24
 80075aa:	af00      	add	r7, sp, #0
 80075ac:	60f8      	str	r0, [r7, #12]
 80075ae:	60b9      	str	r1, [r7, #8]
 80075b0:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 80075b2:	68fb      	ldr	r3, [r7, #12]
 80075b4:	681a      	ldr	r2, [r3, #0]
 80075b6:	68bb      	ldr	r3, [r7, #8]
 80075b8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80075ba:	697b      	ldr	r3, [r7, #20]
 80075bc:	fa93 f3a3 	rbit	r3, r3
 80075c0:	613b      	str	r3, [r7, #16]
  return result;
 80075c2:	693b      	ldr	r3, [r7, #16]
 80075c4:	fab3 f383 	clz	r3, r3
 80075c8:	b2db      	uxtb	r3, r3
 80075ca:	005b      	lsls	r3, r3, #1
 80075cc:	2103      	movs	r1, #3
 80075ce:	fa01 f303 	lsl.w	r3, r1, r3
 80075d2:	43db      	mvns	r3, r3
 80075d4:	401a      	ands	r2, r3
 80075d6:	68bb      	ldr	r3, [r7, #8]
 80075d8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80075da:	69fb      	ldr	r3, [r7, #28]
 80075dc:	fa93 f3a3 	rbit	r3, r3
 80075e0:	61bb      	str	r3, [r7, #24]
  return result;
 80075e2:	69bb      	ldr	r3, [r7, #24]
 80075e4:	fab3 f383 	clz	r3, r3
 80075e8:	b2db      	uxtb	r3, r3
 80075ea:	005b      	lsls	r3, r3, #1
 80075ec:	6879      	ldr	r1, [r7, #4]
 80075ee:	fa01 f303 	lsl.w	r3, r1, r3
 80075f2:	431a      	orrs	r2, r3
 80075f4:	68fb      	ldr	r3, [r7, #12]
 80075f6:	601a      	str	r2, [r3, #0]
}
 80075f8:	bf00      	nop
 80075fa:	3724      	adds	r7, #36	; 0x24
 80075fc:	46bd      	mov	sp, r7
 80075fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007602:	4770      	bx	lr

08007604 <LL_GPIO_SetPinOutputType>:
{
 8007604:	b480      	push	{r7}
 8007606:	b085      	sub	sp, #20
 8007608:	af00      	add	r7, sp, #0
 800760a:	60f8      	str	r0, [r7, #12]
 800760c:	60b9      	str	r1, [r7, #8]
 800760e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8007610:	68fb      	ldr	r3, [r7, #12]
 8007612:	685a      	ldr	r2, [r3, #4]
 8007614:	68bb      	ldr	r3, [r7, #8]
 8007616:	43db      	mvns	r3, r3
 8007618:	401a      	ands	r2, r3
 800761a:	68bb      	ldr	r3, [r7, #8]
 800761c:	6879      	ldr	r1, [r7, #4]
 800761e:	fb01 f303 	mul.w	r3, r1, r3
 8007622:	431a      	orrs	r2, r3
 8007624:	68fb      	ldr	r3, [r7, #12]
 8007626:	605a      	str	r2, [r3, #4]
}
 8007628:	bf00      	nop
 800762a:	3714      	adds	r7, #20
 800762c:	46bd      	mov	sp, r7
 800762e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007632:	4770      	bx	lr

08007634 <LL_GPIO_SetPinSpeed>:
{
 8007634:	b480      	push	{r7}
 8007636:	b089      	sub	sp, #36	; 0x24
 8007638:	af00      	add	r7, sp, #0
 800763a:	60f8      	str	r0, [r7, #12]
 800763c:	60b9      	str	r1, [r7, #8]
 800763e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U)),
 8007640:	68fb      	ldr	r3, [r7, #12]
 8007642:	689a      	ldr	r2, [r3, #8]
 8007644:	68bb      	ldr	r3, [r7, #8]
 8007646:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007648:	697b      	ldr	r3, [r7, #20]
 800764a:	fa93 f3a3 	rbit	r3, r3
 800764e:	613b      	str	r3, [r7, #16]
  return result;
 8007650:	693b      	ldr	r3, [r7, #16]
 8007652:	fab3 f383 	clz	r3, r3
 8007656:	b2db      	uxtb	r3, r3
 8007658:	005b      	lsls	r3, r3, #1
 800765a:	2103      	movs	r1, #3
 800765c:	fa01 f303 	lsl.w	r3, r1, r3
 8007660:	43db      	mvns	r3, r3
 8007662:	401a      	ands	r2, r3
 8007664:	68bb      	ldr	r3, [r7, #8]
 8007666:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007668:	69fb      	ldr	r3, [r7, #28]
 800766a:	fa93 f3a3 	rbit	r3, r3
 800766e:	61bb      	str	r3, [r7, #24]
  return result;
 8007670:	69bb      	ldr	r3, [r7, #24]
 8007672:	fab3 f383 	clz	r3, r3
 8007676:	b2db      	uxtb	r3, r3
 8007678:	005b      	lsls	r3, r3, #1
 800767a:	6879      	ldr	r1, [r7, #4]
 800767c:	fa01 f303 	lsl.w	r3, r1, r3
 8007680:	431a      	orrs	r2, r3
 8007682:	68fb      	ldr	r3, [r7, #12]
 8007684:	609a      	str	r2, [r3, #8]
}
 8007686:	bf00      	nop
 8007688:	3724      	adds	r7, #36	; 0x24
 800768a:	46bd      	mov	sp, r7
 800768c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007690:	4770      	bx	lr

08007692 <LL_GPIO_SetPinPull>:
{
 8007692:	b480      	push	{r7}
 8007694:	b089      	sub	sp, #36	; 0x24
 8007696:	af00      	add	r7, sp, #0
 8007698:	60f8      	str	r0, [r7, #12]
 800769a:	60b9      	str	r1, [r7, #8]
 800769c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 800769e:	68fb      	ldr	r3, [r7, #12]
 80076a0:	68da      	ldr	r2, [r3, #12]
 80076a2:	68bb      	ldr	r3, [r7, #8]
 80076a4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80076a6:	697b      	ldr	r3, [r7, #20]
 80076a8:	fa93 f3a3 	rbit	r3, r3
 80076ac:	613b      	str	r3, [r7, #16]
  return result;
 80076ae:	693b      	ldr	r3, [r7, #16]
 80076b0:	fab3 f383 	clz	r3, r3
 80076b4:	b2db      	uxtb	r3, r3
 80076b6:	005b      	lsls	r3, r3, #1
 80076b8:	2103      	movs	r1, #3
 80076ba:	fa01 f303 	lsl.w	r3, r1, r3
 80076be:	43db      	mvns	r3, r3
 80076c0:	401a      	ands	r2, r3
 80076c2:	68bb      	ldr	r3, [r7, #8]
 80076c4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80076c6:	69fb      	ldr	r3, [r7, #28]
 80076c8:	fa93 f3a3 	rbit	r3, r3
 80076cc:	61bb      	str	r3, [r7, #24]
  return result;
 80076ce:	69bb      	ldr	r3, [r7, #24]
 80076d0:	fab3 f383 	clz	r3, r3
 80076d4:	b2db      	uxtb	r3, r3
 80076d6:	005b      	lsls	r3, r3, #1
 80076d8:	6879      	ldr	r1, [r7, #4]
 80076da:	fa01 f303 	lsl.w	r3, r1, r3
 80076de:	431a      	orrs	r2, r3
 80076e0:	68fb      	ldr	r3, [r7, #12]
 80076e2:	60da      	str	r2, [r3, #12]
}
 80076e4:	bf00      	nop
 80076e6:	3724      	adds	r7, #36	; 0x24
 80076e8:	46bd      	mov	sp, r7
 80076ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076ee:	4770      	bx	lr

080076f0 <LL_GPIO_SetAFPin_0_7>:
{
 80076f0:	b480      	push	{r7}
 80076f2:	b089      	sub	sp, #36	; 0x24
 80076f4:	af00      	add	r7, sp, #0
 80076f6:	60f8      	str	r0, [r7, #12]
 80076f8:	60b9      	str	r1, [r7, #8]
 80076fa:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 80076fc:	68fb      	ldr	r3, [r7, #12]
 80076fe:	6a1a      	ldr	r2, [r3, #32]
 8007700:	68bb      	ldr	r3, [r7, #8]
 8007702:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007704:	697b      	ldr	r3, [r7, #20]
 8007706:	fa93 f3a3 	rbit	r3, r3
 800770a:	613b      	str	r3, [r7, #16]
  return result;
 800770c:	693b      	ldr	r3, [r7, #16]
 800770e:	fab3 f383 	clz	r3, r3
 8007712:	b2db      	uxtb	r3, r3
 8007714:	009b      	lsls	r3, r3, #2
 8007716:	210f      	movs	r1, #15
 8007718:	fa01 f303 	lsl.w	r3, r1, r3
 800771c:	43db      	mvns	r3, r3
 800771e:	401a      	ands	r2, r3
 8007720:	68bb      	ldr	r3, [r7, #8]
 8007722:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007724:	69fb      	ldr	r3, [r7, #28]
 8007726:	fa93 f3a3 	rbit	r3, r3
 800772a:	61bb      	str	r3, [r7, #24]
  return result;
 800772c:	69bb      	ldr	r3, [r7, #24]
 800772e:	fab3 f383 	clz	r3, r3
 8007732:	b2db      	uxtb	r3, r3
 8007734:	009b      	lsls	r3, r3, #2
 8007736:	6879      	ldr	r1, [r7, #4]
 8007738:	fa01 f303 	lsl.w	r3, r1, r3
 800773c:	431a      	orrs	r2, r3
 800773e:	68fb      	ldr	r3, [r7, #12]
 8007740:	621a      	str	r2, [r3, #32]
}
 8007742:	bf00      	nop
 8007744:	3724      	adds	r7, #36	; 0x24
 8007746:	46bd      	mov	sp, r7
 8007748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800774c:	4770      	bx	lr

0800774e <LL_GPIO_SetAFPin_8_15>:
{
 800774e:	b480      	push	{r7}
 8007750:	b089      	sub	sp, #36	; 0x24
 8007752:	af00      	add	r7, sp, #0
 8007754:	60f8      	str	r0, [r7, #12]
 8007756:	60b9      	str	r1, [r7, #8]
 8007758:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 800775a:	68fb      	ldr	r3, [r7, #12]
 800775c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800775e:	68bb      	ldr	r3, [r7, #8]
 8007760:	0a1b      	lsrs	r3, r3, #8
 8007762:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007764:	697b      	ldr	r3, [r7, #20]
 8007766:	fa93 f3a3 	rbit	r3, r3
 800776a:	613b      	str	r3, [r7, #16]
  return result;
 800776c:	693b      	ldr	r3, [r7, #16]
 800776e:	fab3 f383 	clz	r3, r3
 8007772:	b2db      	uxtb	r3, r3
 8007774:	009b      	lsls	r3, r3, #2
 8007776:	210f      	movs	r1, #15
 8007778:	fa01 f303 	lsl.w	r3, r1, r3
 800777c:	43db      	mvns	r3, r3
 800777e:	401a      	ands	r2, r3
 8007780:	68bb      	ldr	r3, [r7, #8]
 8007782:	0a1b      	lsrs	r3, r3, #8
 8007784:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007786:	69fb      	ldr	r3, [r7, #28]
 8007788:	fa93 f3a3 	rbit	r3, r3
 800778c:	61bb      	str	r3, [r7, #24]
  return result;
 800778e:	69bb      	ldr	r3, [r7, #24]
 8007790:	fab3 f383 	clz	r3, r3
 8007794:	b2db      	uxtb	r3, r3
 8007796:	009b      	lsls	r3, r3, #2
 8007798:	6879      	ldr	r1, [r7, #4]
 800779a:	fa01 f303 	lsl.w	r3, r1, r3
 800779e:	431a      	orrs	r2, r3
 80077a0:	68fb      	ldr	r3, [r7, #12]
 80077a2:	625a      	str	r2, [r3, #36]	; 0x24
}
 80077a4:	bf00      	nop
 80077a6:	3724      	adds	r7, #36	; 0x24
 80077a8:	46bd      	mov	sp, r7
 80077aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077ae:	4770      	bx	lr

080077b0 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 80077b0:	b580      	push	{r7, lr}
 80077b2:	b088      	sub	sp, #32
 80077b4:	af00      	add	r7, sp, #0
 80077b6:	6078      	str	r0, [r7, #4]
 80077b8:	6039      	str	r1, [r7, #0]
  uint32_t pinpos     = 0x00000000U;
 80077ba:	2300      	movs	r3, #0
 80077bc:	61fb      	str	r3, [r7, #28]
  uint32_t currentpin = 0x00000000U;
 80077be:	2300      	movs	r3, #0
 80077c0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 80077c2:	683b      	ldr	r3, [r7, #0]
 80077c4:	681b      	ldr	r3, [r3, #0]
 80077c6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80077c8:	697b      	ldr	r3, [r7, #20]
 80077ca:	fa93 f3a3 	rbit	r3, r3
 80077ce:	613b      	str	r3, [r7, #16]
  return result;
 80077d0:	693b      	ldr	r3, [r7, #16]
 80077d2:	fab3 f383 	clz	r3, r3
 80077d6:	b2db      	uxtb	r3, r3
 80077d8:	61fb      	str	r3, [r7, #28]
  
  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 80077da:	e050      	b.n	800787e <LL_GPIO_Init+0xce>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001U << pinpos);
 80077dc:	683b      	ldr	r3, [r7, #0]
 80077de:	681a      	ldr	r2, [r3, #0]
 80077e0:	2101      	movs	r1, #1
 80077e2:	69fb      	ldr	r3, [r7, #28]
 80077e4:	fa01 f303 	lsl.w	r3, r1, r3
 80077e8:	4013      	ands	r3, r2
 80077ea:	61bb      	str	r3, [r7, #24]
    
    if (currentpin)
 80077ec:	69bb      	ldr	r3, [r7, #24]
 80077ee:	2b00      	cmp	r3, #0
 80077f0:	d042      	beq.n	8007878 <LL_GPIO_Init+0xc8>
    {
      
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 80077f2:	683b      	ldr	r3, [r7, #0]
 80077f4:	685b      	ldr	r3, [r3, #4]
 80077f6:	2b01      	cmp	r3, #1
 80077f8:	d003      	beq.n	8007802 <LL_GPIO_Init+0x52>
 80077fa:	683b      	ldr	r3, [r7, #0]
 80077fc:	685b      	ldr	r3, [r3, #4]
 80077fe:	2b02      	cmp	r3, #2
 8007800:	d10d      	bne.n	800781e <LL_GPIO_Init+0x6e>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));
        
        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 8007802:	683b      	ldr	r3, [r7, #0]
 8007804:	689b      	ldr	r3, [r3, #8]
 8007806:	461a      	mov	r2, r3
 8007808:	69b9      	ldr	r1, [r7, #24]
 800780a:	6878      	ldr	r0, [r7, #4]
 800780c:	f7ff ff12 	bl	8007634 <LL_GPIO_SetPinSpeed>
        
        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));
        
        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, currentpin, GPIO_InitStruct->OutputType);
 8007810:	683b      	ldr	r3, [r7, #0]
 8007812:	68db      	ldr	r3, [r3, #12]
 8007814:	461a      	mov	r2, r3
 8007816:	69b9      	ldr	r1, [r7, #24]
 8007818:	6878      	ldr	r0, [r7, #4]
 800781a:	f7ff fef3 	bl	8007604 <LL_GPIO_SetPinOutputType>
      }
      
      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 800781e:	683b      	ldr	r3, [r7, #0]
 8007820:	691b      	ldr	r3, [r3, #16]
 8007822:	461a      	mov	r2, r3
 8007824:	69b9      	ldr	r1, [r7, #24]
 8007826:	6878      	ldr	r0, [r7, #4]
 8007828:	f7ff ff33 	bl	8007692 <LL_GPIO_SetPinPull>
      
      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 800782c:	683b      	ldr	r3, [r7, #0]
 800782e:	685b      	ldr	r3, [r3, #4]
 8007830:	2b02      	cmp	r3, #2
 8007832:	d11a      	bne.n	800786a <LL_GPIO_Init+0xba>
 8007834:	69bb      	ldr	r3, [r7, #24]
 8007836:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007838:	68fb      	ldr	r3, [r7, #12]
 800783a:	fa93 f3a3 	rbit	r3, r3
 800783e:	60bb      	str	r3, [r7, #8]
  return result;
 8007840:	68bb      	ldr	r3, [r7, #8]
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));
        
        /* Speed mode configuration */
        if (POSITION_VAL(currentpin) < 0x00000008U)
 8007842:	fab3 f383 	clz	r3, r3
 8007846:	b2db      	uxtb	r3, r3
 8007848:	2b07      	cmp	r3, #7
 800784a:	d807      	bhi.n	800785c <LL_GPIO_Init+0xac>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800784c:	683b      	ldr	r3, [r7, #0]
 800784e:	695b      	ldr	r3, [r3, #20]
 8007850:	461a      	mov	r2, r3
 8007852:	69b9      	ldr	r1, [r7, #24]
 8007854:	6878      	ldr	r0, [r7, #4]
 8007856:	f7ff ff4b 	bl	80076f0 <LL_GPIO_SetAFPin_0_7>
 800785a:	e006      	b.n	800786a <LL_GPIO_Init+0xba>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800785c:	683b      	ldr	r3, [r7, #0]
 800785e:	695b      	ldr	r3, [r3, #20]
 8007860:	461a      	mov	r2, r3
 8007862:	69b9      	ldr	r1, [r7, #24]
 8007864:	6878      	ldr	r0, [r7, #4]
 8007866:	f7ff ff72 	bl	800774e <LL_GPIO_SetAFPin_8_15>
        }
      }
      
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 800786a:	683b      	ldr	r3, [r7, #0]
 800786c:	685b      	ldr	r3, [r3, #4]
 800786e:	461a      	mov	r2, r3
 8007870:	69b9      	ldr	r1, [r7, #24]
 8007872:	6878      	ldr	r0, [r7, #4]
 8007874:	f7ff fe97 	bl	80075a6 <LL_GPIO_SetPinMode>
    }
    pinpos++;
 8007878:	69fb      	ldr	r3, [r7, #28]
 800787a:	3301      	adds	r3, #1
 800787c:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 800787e:	683b      	ldr	r3, [r7, #0]
 8007880:	681a      	ldr	r2, [r3, #0]
 8007882:	69fb      	ldr	r3, [r7, #28]
 8007884:	fa22 f303 	lsr.w	r3, r2, r3
 8007888:	2b00      	cmp	r3, #0
 800788a:	d1a7      	bne.n	80077dc <LL_GPIO_Init+0x2c>
  }

  return (SUCCESS);
 800788c:	2300      	movs	r3, #0
}
 800788e:	4618      	mov	r0, r3
 8007890:	3720      	adds	r7, #32
 8007892:	46bd      	mov	sp, r7
 8007894:	bd80      	pop	{r7, pc}
	...

08007898 <__libc_init_array>:
 8007898:	b570      	push	{r4, r5, r6, lr}
 800789a:	4d0d      	ldr	r5, [pc, #52]	; (80078d0 <__libc_init_array+0x38>)
 800789c:	4c0d      	ldr	r4, [pc, #52]	; (80078d4 <__libc_init_array+0x3c>)
 800789e:	1b64      	subs	r4, r4, r5
 80078a0:	10a4      	asrs	r4, r4, #2
 80078a2:	2600      	movs	r6, #0
 80078a4:	42a6      	cmp	r6, r4
 80078a6:	d109      	bne.n	80078bc <__libc_init_array+0x24>
 80078a8:	4d0b      	ldr	r5, [pc, #44]	; (80078d8 <__libc_init_array+0x40>)
 80078aa:	4c0c      	ldr	r4, [pc, #48]	; (80078dc <__libc_init_array+0x44>)
 80078ac:	f000 f830 	bl	8007910 <_init>
 80078b0:	1b64      	subs	r4, r4, r5
 80078b2:	10a4      	asrs	r4, r4, #2
 80078b4:	2600      	movs	r6, #0
 80078b6:	42a6      	cmp	r6, r4
 80078b8:	d105      	bne.n	80078c6 <__libc_init_array+0x2e>
 80078ba:	bd70      	pop	{r4, r5, r6, pc}
 80078bc:	f855 3b04 	ldr.w	r3, [r5], #4
 80078c0:	4798      	blx	r3
 80078c2:	3601      	adds	r6, #1
 80078c4:	e7ee      	b.n	80078a4 <__libc_init_array+0xc>
 80078c6:	f855 3b04 	ldr.w	r3, [r5], #4
 80078ca:	4798      	blx	r3
 80078cc:	3601      	adds	r6, #1
 80078ce:	e7f2      	b.n	80078b6 <__libc_init_array+0x1e>
 80078d0:	08007a18 	.word	0x08007a18
 80078d4:	08007a18 	.word	0x08007a18
 80078d8:	08007a18 	.word	0x08007a18
 80078dc:	08007a1c 	.word	0x08007a1c

080078e0 <memcmp>:
 80078e0:	b510      	push	{r4, lr}
 80078e2:	3901      	subs	r1, #1
 80078e4:	4402      	add	r2, r0
 80078e6:	4290      	cmp	r0, r2
 80078e8:	d101      	bne.n	80078ee <memcmp+0xe>
 80078ea:	2000      	movs	r0, #0
 80078ec:	e005      	b.n	80078fa <memcmp+0x1a>
 80078ee:	7803      	ldrb	r3, [r0, #0]
 80078f0:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 80078f4:	42a3      	cmp	r3, r4
 80078f6:	d001      	beq.n	80078fc <memcmp+0x1c>
 80078f8:	1b18      	subs	r0, r3, r4
 80078fa:	bd10      	pop	{r4, pc}
 80078fc:	3001      	adds	r0, #1
 80078fe:	e7f2      	b.n	80078e6 <memcmp+0x6>

08007900 <memset>:
 8007900:	4402      	add	r2, r0
 8007902:	4603      	mov	r3, r0
 8007904:	4293      	cmp	r3, r2
 8007906:	d100      	bne.n	800790a <memset+0xa>
 8007908:	4770      	bx	lr
 800790a:	f803 1b01 	strb.w	r1, [r3], #1
 800790e:	e7f9      	b.n	8007904 <memset+0x4>

08007910 <_init>:
 8007910:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007912:	bf00      	nop
 8007914:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007916:	bc08      	pop	{r3}
 8007918:	469e      	mov	lr, r3
 800791a:	4770      	bx	lr

0800791c <_fini>:
 800791c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800791e:	bf00      	nop
 8007920:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007922:	bc08      	pop	{r3}
 8007924:	469e      	mov	lr, r3
 8007926:	4770      	bx	lr
