$date
	Mon Sep 12 18:19:23 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module top_tb $end
$var wire 1 ! pulse $end
$var reg 1 " A $end
$var reg 1 # clk $end
$var reg 1 $ reset $end
$scope module U1 $end
$var wire 1 " A $end
$var wire 1 # clk $end
$var wire 1 $ reset $end
$var reg 2 % next_state [1:0] $end
$var reg 1 ! pulse $end
$var reg 2 & state [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 &
b0 %
1$
0#
x"
0!
$end
#5
1#
#10
0#
0$
#15
1#
#20
b1 %
0#
1"
#25
1!
b10 %
b1 &
1#
#30
0#
#35
0!
b10 &
1#
#40
0#
#45
1#
#50
b0 %
0#
0"
#55
b0 &
1#
#60
b1 %
0#
1"
#65
1!
b10 %
b1 &
1#
#70
0#
#75
0!
b10 &
1#
#80
0#
#85
1#
#90
0#
#95
1#
#100
0#
#105
1#
#110
0#
#115
1#
#120
0#
#125
1#
#130
0#
#135
1#
#140
0#
#145
1#
#150
0#
