; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-i64:64-i128:128-v16:16-v32:32-n16:32:64"

define void @triton_poi_fused_leaky_relu_2(ptr addrspace(1) %0, i32 %1) local_unnamed_addr !dbg !7 {
  %3 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #1, !dbg !10
  %4 = shl i32 %3, 10, !dbg !11
  %5 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %6 = shl i32 %5, 2, !dbg !12
  %7 = and i32 %6, 508, !dbg !12
  %8 = or disjoint i32 %4, %7, !dbg !13
  %9 = or disjoint i32 %8, 512, !dbg !13
  %10 = icmp slt i32 %8, 230400, !dbg !14
  %11 = icmp slt i32 %9, 230400, !dbg !14
  %12 = sext i32 %8 to i64, !dbg !15
  %13 = getelementptr float, ptr addrspace(1) %0, i64 %12, !dbg !15
  %14 = sext i32 %9 to i64, !dbg !15
  %15 = getelementptr float, ptr addrspace(1) %0, i64 %14, !dbg !15
  %16 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %13, i1 %10) #1, !dbg !16
  %17 = extractvalue { i32, i32, i32, i32 } %16, 0, !dbg !16
  %18 = extractvalue { i32, i32, i32, i32 } %16, 1, !dbg !16
  %19 = extractvalue { i32, i32, i32, i32 } %16, 2, !dbg !16
  %20 = extractvalue { i32, i32, i32, i32 } %16, 3, !dbg !16
  %21 = bitcast i32 %17 to float, !dbg !16
  %22 = bitcast i32 %18 to float, !dbg !16
  %23 = bitcast i32 %19 to float, !dbg !16
  %24 = bitcast i32 %20 to float, !dbg !16
  %25 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %15, i1 %11) #1, !dbg !16
  %26 = extractvalue { i32, i32, i32, i32 } %25, 0, !dbg !16
  %27 = extractvalue { i32, i32, i32, i32 } %25, 1, !dbg !16
  %28 = extractvalue { i32, i32, i32, i32 } %25, 2, !dbg !16
  %29 = extractvalue { i32, i32, i32, i32 } %25, 3, !dbg !16
  %30 = bitcast i32 %26 to float, !dbg !16
  %31 = bitcast i32 %27 to float, !dbg !16
  %32 = bitcast i32 %28 to float, !dbg !16
  %33 = bitcast i32 %29 to float, !dbg !16
  %34 = fcmp ogt float %21, 0.000000e+00, !dbg !17
  %35 = fcmp ogt float %22, 0.000000e+00, !dbg !17
  %36 = fcmp ogt float %23, 0.000000e+00, !dbg !17
  %37 = fcmp ogt float %24, 0.000000e+00, !dbg !17
  %38 = fcmp ogt float %30, 0.000000e+00, !dbg !17
  %39 = fcmp ogt float %31, 0.000000e+00, !dbg !17
  %40 = fcmp ogt float %32, 0.000000e+00, !dbg !17
  %41 = fcmp ogt float %33, 0.000000e+00, !dbg !17
  %42 = fmul float %21, 0x3FC99999A0000000, !dbg !18
  %43 = fmul float %22, 0x3FC99999A0000000, !dbg !18
  %44 = fmul float %23, 0x3FC99999A0000000, !dbg !18
  %45 = fmul float %24, 0x3FC99999A0000000, !dbg !18
  %46 = fmul float %30, 0x3FC99999A0000000, !dbg !18
  %47 = fmul float %31, 0x3FC99999A0000000, !dbg !18
  %48 = fmul float %32, 0x3FC99999A0000000, !dbg !18
  %49 = fmul float %33, 0x3FC99999A0000000, !dbg !18
  %50 = select i1 %34, float %21, float %42, !dbg !19
  %51 = select i1 %35, float %22, float %43, !dbg !19
  %52 = select i1 %36, float %23, float %44, !dbg !19
  %53 = select i1 %37, float %24, float %45, !dbg !19
  %54 = select i1 %38, float %30, float %46, !dbg !19
  %55 = select i1 %39, float %31, float %47, !dbg !19
  %56 = select i1 %40, float %32, float %48, !dbg !19
  %57 = select i1 %41, float %33, float %49, !dbg !19
  %58 = bitcast float %50 to i32, !dbg !20
  %59 = bitcast float %51 to i32, !dbg !20
  %60 = bitcast float %52 to i32, !dbg !20
  %61 = bitcast float %53 to i32, !dbg !20
  tail call void asm sideeffect "@$5 st.global.v4.b32 [ $4 + 0 ], { $0, $1, $2, $3 };", "r,r,r,r,l,b"(i32 %58, i32 %59, i32 %60, i32 %61, ptr addrspace(1) %13, i1 %10) #1, !dbg !20
  %62 = bitcast float %54 to i32, !dbg !20
  %63 = bitcast float %55 to i32, !dbg !20
  %64 = bitcast float %56 to i32, !dbg !20
  %65 = bitcast float %57 to i32, !dbg !20
  tail call void asm sideeffect "@$5 st.global.v4.b32 [ $4 + 0 ], { $0, $1, $2, $3 };", "r,r,r,r,l,b"(i32 %62, i32 %63, i32 %64, i32 %65, ptr addrspace(1) %15, i1 %11) #1, !dbg !20
  ret void, !dbg !21
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "cobuviowwpt7wddig6g2jnf4zw7wbfsezc3vamu2evia3guej4au.py", directory: "inductor_cache/ob")
!4 = !{ptr @triton_poi_fused_leaky_relu_2, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused_leaky_relu_2, !"reqntidx", i32 128}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused_leaky_relu_2", linkageName: "triton_poi_fused_leaky_relu_2", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 21, column: 28, scope: !7)
!11 = !DILocation(line: 21, column: 33, scope: !7)
!12 = !DILocation(line: 22, column: 36, scope: !7)
!13 = !DILocation(line: 22, column: 23, scope: !7)
!14 = !DILocation(line: 23, column: 21, scope: !7)
!15 = !DILocation(line: 25, column: 34, scope: !7)
!16 = !DILocation(line: 25, column: 39, scope: !7)
!17 = !DILocation(line: 27, column: 18, scope: !7)
!18 = !DILocation(line: 29, column: 18, scope: !7)
!19 = !DILocation(line: 30, column: 32, scope: !7)
!20 = !DILocation(line: 31, column: 39, scope: !7)
!21 = !DILocation(line: 31, column: 4, scope: !7)
