Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Reading design: led_game.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "led_game.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "led_game"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : led_game
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\student\Desktop\lab2 CN2\lab2\rom.v" into library work
Parsing module <rom>.
Analyzing Verilog file "C:\Users\student\Desktop\lab2 CN2\lab2\fsm.v" into library work
Parsing module <fsm>.
Analyzing Verilog file "C:\Users\student\Desktop\lab2 CN2\lab2\led_game.v" into library work
Parsing module <led_game>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "C:\Users\student\Desktop\lab2 CN2\lab2\led_game.v" Line 10: Port debug_state is not connected to this instance

Elaborating module <led_game>.

Elaborating module <fsm>.
WARNING:HDLCompiler:413 - "C:\Users\student\Desktop\lab2 CN2\lab2\fsm.v" Line 42: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\Users\student\Desktop\lab2 CN2\lab2\fsm.v" Line 52: Result of 32-bit expression is truncated to fit in 2-bit target.

Elaborating module <rom>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <led_game>.
    Related source file is "C:\Users\student\Desktop\lab2 CN2\lab2\led_game.v".
INFO:Xst:3210 - "C:\Users\student\Desktop\lab2 CN2\lab2\led_game.v" line 10: Output port <debug_state> of the instance <fsm1> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <led_game> synthesized.

Synthesizing Unit <fsm>.
    Related source file is "C:\Users\student\Desktop\lab2 CN2\lab2\fsm.v".
WARNING:Xst:653 - Signal <debug_state> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 32-bit register for signal <idle_counter>.
    Found 2-bit register for signal <state>.
    Found 3-bit adder for signal <addressreg[2]_GND_2_o_add_4_OUT> created at line 42.
    Found 32-bit adder for signal <idle_counter[31]_GND_2_o_add_38_OUT> created at line 58.
    Found 4x4-bit Read Only RAM for signal <_n0132>
WARNING:Xst:737 - Found 1-bit latch for signal <led_reg<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <led_reg<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <led_reg<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <led_reg<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <led_reg<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <led_reg<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <led_reg<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <led_reg<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <next_state<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <next_state<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <addressreg<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <addressreg<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <addressreg<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 32-bit comparator greater for signal <idle_counter[31]_GND_2_o_LessThan_6_o> created at line 52
    Summary:
	inferred   1 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred  34 D-type flip-flop(s).
	inferred  13 Latch(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <fsm> synthesized.

Synthesizing Unit <rom>.
    Related source file is "C:\Users\student\Desktop\lab2 CN2\lab2\rom.v".
    Found 16x8-bit Read Only RAM for signal <data>
    Summary:
	inferred   1 RAM(s).
Unit <rom> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x8-bit single-port Read Only RAM                    : 1
 4x4-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 2
 3-bit adder                                           : 1
 32-bit adder                                          : 1
# Registers                                            : 2
 2-bit register                                        : 1
 32-bit register                                       : 1
# Latches                                              : 13
 1-bit latch                                           : 13
# Comparators                                          : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 1
 1-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <fsm>.
The following registers are absorbed into counter <idle_counter>: 1 register on signal <idle_counter>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0132> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <state>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <fsm> synthesized (advanced).

Synthesizing (advanced) Unit <rom>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_data> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <address>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <data>          |          |
    -----------------------------------------------------------------------
Unit <rom> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x8-bit single-port distributed Read Only RAM        : 1
 4x4-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 1
 3-bit adder                                           : 1
# Counters                                             : 1
 32-bit up counter                                     : 1
# Registers                                            : 2
 Flip-Flops                                            : 2
# Comparators                                          : 1
 32-bit comparator greater                             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <led_game> ...

Optimizing unit <fsm> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block led_game, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 34
 Flip-Flops                                            : 34

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : led_game.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 151
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 31
#      LUT2                        : 11
#      LUT3                        : 25
#      LUT4                        : 2
#      LUT5                        : 8
#      MUXCY                       : 37
#      VCC                         : 1
#      XORCY                       : 32
# FlipFlops/Latches                : 47
#      FD                          : 21
#      FDR                         : 12
#      FDS                         : 1
#      LD                          : 13
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 9
#      IBUF                        : 1
#      OBUF                        : 8

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              39  out of  18224     0%  
 Number of Slice LUTs:                   80  out of   9112     0%  
    Number used as Logic:                80  out of   9112     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     81
   Number with an unused Flip Flop:      42  out of     81    51%  
   Number with an unused LUT:             1  out of     81     1%  
   Number of fully used LUT-FF pairs:    38  out of     81    46%  
   Number of unique control sets:         6

IO Utilization: 
 Number of IOs:                          10
 Number of bonded IOBs:                  10  out of    232     4%  
    IOB Flip Flops/Latches:               8

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
----------------------------------------+---------------------------+-------+
Clock Signal                            | Clock buffer(FF name)     | Load  |
----------------------------------------+---------------------------+-------+
clk                                     | BUFGP                     | 34    |
fsm1/Mram__n0132(fsm1/Mram__n01321:O)   | NONE(*)(fsm1/addressreg_2)| 3     |
fsm1/Mram__n01321(fsm1/Mram__n0132111:O)| NONE(*)(fsm1/next_state_1)| 2     |
fsm1/Mram__n01323(fsm1/Mram__n013231:O) | NONE(*)(fsm1/led_reg_0)   | 8     |
----------------------------------------+---------------------------+-------+
(*) These 3 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.304ns (Maximum Frequency: 302.659MHz)
   Minimum input arrival time before clock: 2.268ns
   Maximum output required time after clock: 3.648ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.304ns (frequency: 302.659MHz)
  Total number of paths / destination ports: 592 / 43
-------------------------------------------------------------------------
Delay:               3.304ns (Levels of Logic = 1)
  Source:            fsm1/state_1 (FF)
  Destination:       fsm1/idle_counter_31 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: fsm1/state_1 to fsm1/idle_counter_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             20   0.447   1.197  fsm1/state_1 (fsm1/state_1)
     LUT2:I0->O           17   0.203   1.027  fsm1/GND_2_o_GND_2_o_equal_38_o_inv1 (fsm1/GND_2_o_GND_2_o_equal_38_o_inv)
     FDR:R                     0.430          fsm1/idle_counter_21
    ----------------------------------------
    Total                      3.304ns (1.080ns logic, 2.224ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'fsm1/Mram__n0132'
  Clock period: 2.202ns (frequency: 454.102MHz)
  Total number of paths / destination ports: 6 / 3
-------------------------------------------------------------------------
Delay:               2.202ns (Levels of Logic = 1)
  Source:            fsm1/addressreg_0 (LATCH)
  Destination:       fsm1/addressreg_0 (LATCH)
  Source Clock:      fsm1/Mram__n0132 falling
  Destination Clock: fsm1/Mram__n0132 falling

  Data Path: fsm1/addressreg_0 to fsm1/addressreg_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              11   0.498   0.882  fsm1/addressreg_0 (fsm1/addressreg_0)
     INV:I->O              1   0.206   0.579  fsm1/Madd_addressreg[2]_GND_2_o_add_4_OUT_xor<0>11_INV_0 (fsm1/addressreg[2]_GND_2_o_add_4_OUT<0>)
     LD:D                      0.037          fsm1/addressreg_0
    ----------------------------------------
    Total                      2.202ns (0.741ns logic, 1.461ns route)
                                       (33.6% logic, 66.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              2.268ns (Levels of Logic = 1)
  Source:            rst (PAD)
  Destination:       fsm1/state_1 (FF)
  Destination Clock: clk rising

  Data Path: rst to fsm1/state_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.616  rst_IBUF (rst_IBUF)
     FDS:S                     0.430          fsm1/state_0
    ----------------------------------------
    Total                      2.268ns (1.652ns logic, 0.616ns route)
                                       (72.8% logic, 27.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'fsm1/Mram__n01323'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              3.648ns (Levels of Logic = 1)
  Source:            fsm1/led_reg_7 (LATCH)
  Destination:       led<7> (PAD)
  Source Clock:      fsm1/Mram__n01323 falling

  Data Path: fsm1/led_reg_7 to led<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.579  fsm1/led_reg_7 (fsm1/led_reg_7)
     OBUF:I->O                 2.571          led_7_OBUF (led<7>)
    ----------------------------------------
    Total                      3.648ns (3.069ns logic, 0.579ns route)
                                       (84.1% logic, 15.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
clk              |    3.304|         |         |         |
fsm1/Mram__n01321|         |    1.179|         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock fsm1/Mram__n0132
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
fsm1/Mram__n0132|         |         |    2.202|         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock fsm1/Mram__n01321
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    2.928|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock fsm1/Mram__n01323
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
fsm1/Mram__n0132|         |         |    1.851|         |
----------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 8.58 secs
 
--> 

Total memory usage is 257828 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   17 (   0 filtered)
Number of infos    :    4 (   0 filtered)

