# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../../ecen248/lab6/full_adder.v"
verilog xil_defaultlib  "../../../adder_2bit.v"
verilog xil_defaultlib  "../../../adder_2bit_tb.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
