Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 325059b1f3064abf8c1b76a153408ff2 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_task_water_behav xil_defaultlib.tb_task_water xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port EN [C:/Users/YanJiasheng/Desktop/Timer/Timer_G2.srcs/sources_1/new/DP1.v:35]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/YanJiasheng/Desktop/Timer/Timer_G2.srcs/sources_1/new/Top_Timer.v" Line 1. Module Top_Timer doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/YanJiasheng/Desktop/Timer/Timer_G2.srcs/sources_1/new/FSM1.v" Line 1. Module FSM1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/YanJiasheng/Desktop/Timer/Timer_G2.srcs/sources_1/new/DP1.v" Line 1. Module DP1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/YanJiasheng/Desktop/Timer/Timer_G2.srcs/sources_1/new/MUX.v" Line 1. Module MUX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/YanJiasheng/Desktop/Timer/Timer_G2.srcs/sources_1/new/MUX.v" Line 1. Module MUX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/YanJiasheng/Desktop/Timer/Timer_G2.srcs/sources_1/new/MUX.v" Line 1. Module MUX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/YanJiasheng/Desktop/Timer/Timer_G2.srcs/sources_1/new/MUX.v" Line 1. Module MUX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/YanJiasheng/Desktop/Timer/Timer_G2.srcs/sources_1/new/MUX.v" Line 1. Module MUX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/YanJiasheng/Desktop/Timer/Timer_G2.srcs/sources_1/new/MUX.v" Line 1. Module MUX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/YanJiasheng/Desktop/Timer/Timer_G2.srcs/sources_1/new/MUX.v" Line 1. Module MUX doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FSM1
Compiling module xil_defaultlib.Set_timer
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.DP1
Compiling module xil_defaultlib.clk_div_1
Compiling module xil_defaultlib.select
Compiling module xil_defaultlib.pin
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.str_display
Compiling module xil_defaultlib.Top_Timer
Compiling module xil_defaultlib.water_reminder
Compiling module xil_defaultlib.Alarm_Controller
Compiling module xil_defaultlib.task_water
Compiling module xil_defaultlib.tb_task_water
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_task_water_behav
