$date
	Tue Nov 26 15:12:45 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 1 ! s $end
$var wire 1 " co $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % ci $end
$var integer 32 & seed [31:0] $end
$scope module dut $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % ci $end
$var wire 1 " co $end
$var wire 1 ! s $end
$var wire 1 ' n3 $end
$var wire 1 ( n2 $end
$var wire 1 ) n1 $end
$scope module u0 $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 ( c $end
$var wire 1 ) s $end
$upscope $end
$scope module u1 $end
$var wire 1 % a $end
$var wire 1 ) b $end
$var wire 1 ' c $end
$var wire 1 ! s $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0)
0(
0'
b11101110111001011101001100011100 &
1%
0$
0#
0"
1!
$end
#1
1"
0!
1(
0%
1$
1#
b101000100101011111001000011 &
#2
1!
1%
b1100110101101111010101010110110 &
#3
0!
1'
1"
1)
0(
0#
b1110110100011100111101100101 &
#4
1!
0'
0)
1(
1#
b111000100010011011001000000000 &
#5
0"
0!
0(
0%
0$
0#
b10111100011000001001110111110111 &
#6
b11101010001110011010011101111010 &
#7
1!
1%
b111100111100100010101001111001 &
#8
1"
0!
1(
0%
1$
1#
b11101010000100000111010110100100 &
#9
1'
1)
0(
1%
0$
b11100100101010010001000101101011 &
#10
1!
0'
0)
1(
1$
b1001111110001111101001011111110 &
#11
0!
0%
b10101001001011010101101001101 &
#12
0"
0(
0$
0#
b10011011001010101110001000001000 &
#13
1"
1(
1$
1#
b10001001000010110010110010011111 &
#14
1!
0"
1)
0(
0$
b1111111001110011101000101000010 &
#15
0)
1%
0#
b10100001100000111100010111100001 &
#16
1)
0%
1$
b10100011011110000111101100101100 &
#17
1"
0!
1'
1%
0$
1#
b10010110100010111100001110010011 &
#18
0"
1!
0'
0)
0#
b111001110100000000011001000110 &
#19
b1001110100010111010111000110101 &
#20
